## SPT ANALOG PRODUCT CATALOG

لـLY 1988



# SIGNAL PROCESSING TECHNOLOGIES 

## JULY 1988 ANALOG PRODUCT CATALOG

## GENERAL DISCLAIMER

This data book presents technical data for a wide variety of integrated circuits and has been organized into sections by product type. Additional sections include product selection guides, ordering information, package specifications, quality flows and application notes.

There are three types of data sheets in this book:
ADVANCE INFORMATION - These data sheets contain the description of products that are in development. The specifications are based on engineering calculations, computer simulations and/or initial prototype evaluation.

PRELIMINARY - These data sheets contain minimum and maximum specifications that are based upon initial device characterization. These limits are subject to change upon the completion of full characterization over the specified temperature and supply voltage ranges.

FINAL - These data sheets contain specifications based on a complete characterization of the device over the specified temperature and supply voltage ranges.

Signal Processing Technologies reserves the right to make changes to its products or specifications at any time, without notice, to improve the design and/or performance in order to supply the best possible product. Signal Processing Technologies does not assume any responsibility for the use of any circuitry described in this book other than the circuitry contained within a Signal Processing Technologies product. Signal Processing Technologies makes no representations that the circuitry described within this book is free from patent infringement or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent, patent rights, or other rights, of Signal Processing Technologies.

Signal Processing Technologies, reserves the right to change products and specifications without notice.
WARNING-LIFE SUPPORT APPLICATIONS POLICY-Signal Processing Technologies products shall not be used within any Life Support Systems without the specific written consent of Signal Processing Technologies. A Life Support System is a product or system intended to support or sustain life which, if it fails, can be reasonably expected to result in a significant personal injury or death.
*Permission is hereby expressly granted to copy this literature for informational purposes only. Copying this material for any other use is strictly prohibited.

## TABLE OF CONTENTS

SECTION 1 - Selection Guide ..... $1-2$
Product Cross Reference Guide ..... 1-4
SPT Product Identification Code ..... $1-6$
Ordering Information ..... $1-7$
SECTION 2 - Analog to Digital Converters
HADC574Z 12-BIT, $25 \mu \mathrm{~s}$, BIMOS ..... 2-3
HADC674Z 12-BIT, $15 \mu \mathrm{~s}$, BIMOS ..... 2.25
HADC7572 12-BIT, $5 \mu \mathrm{~S}$, BIMOS ..... 2-47
HADC7672 12-BIT, $5 \mu$ s, BIMOS ..... 2-49
HADC77100 8-BIT, 150 MSPS ..... 2-51
HADC77200 8-BIT, 150 MSPS ..... 2-69
HADC77600 10-BIT, 50 MSPS ..... 2-89
HADC78160 $16-\mathrm{BIT}, 3 \mu \mathrm{~S}$ ..... 2-103
SECTION 3 - Digital to Analog Converters
HDAC7541Z 12-BIT, 500 ns, BIMOS ..... 3-3
HDAC7542A 12-BIT, 500 ns , BIMOS ..... 3-15
HDAC7543A 12-BIT, 500 ns, BIMOS ..... 3-27
HDAC7545A 12-BIT, 500 ns, BIMOS ..... $3-39$
HDAC10180A/B 8-BIT, 275/180 MWPS ..... 3-51
HDAC10181A/B 8-BIT, 275/180 MWPS ..... 3.63
HDAC51400 8-BIT, 385 MWPS ..... $3-75$
HDAC52160 16-BIT, 150 ns ..... 3-87
HDAC97000 8-BIT, 200 MWPS ..... 3-95
SECTION 4 - Comparators
HCMP96850 HIGH SPEED SINGLE ..... 4-3
HCMP96870A HIGH SPEED DUAL ..... 4-13
HCMP96900 HIGH SPEED DUAL ..... 4-23
SECTION 5 - Filters
HSCF24040 7TH ORDER LOW PASS, $\mu$ P PROGRAMMABLE ..... 5-3
SECTION 6 - Digital Signal Processing
HDSP66110 DIGITAL ARRAY SIGNAL PROCESSOR ..... 6-7 PROGRAMMABLE ARRAY CONTROLLER ..... 6-12
HDSP66210
HDSP66210

## TABLE OF CONTENTS CONTINUED

SECTION 7 - Evaluation Boards
EB100 HADC77100 \& HDAC10181/51400 ..... 7-3
EB101 HADC77200 \& HDAC10181/51400 ..... 7-5
EB102 OPTIONAL BUFFER BOARD ..... 7-7
EB103 HADC77200 PING-PONG APPLICATION ..... 7.9
EB104 HADC574/674Z \& HDAC7545A ..... 7-11
EB105 HSCF24040 ..... 7-13
EB106 HADC77600 CAV1040 COMPATIBLE ..... 7-15
SECTION 8 - Applications Information
AN100 EB100 EVALUATION BOARD ..... 8-3
AN101 FLASH CONVERTERS ..... 8-29
AN102 EB101 EVALUATION BOARD ..... 8-41
AN103 EB103 EVALUATION BOARD ..... 8-67
AN104 VIDEO DACS \& RASTER GRAPHICS ..... 8-83
AN106 EB104 EVALUATION BOARD ..... 8-89
AN108 THERMAL CONSIDERATIONS ..... 8-111
AN109 EB105 EVALUATION BOARD ..... 8-117
AN110 EB106 EVALUATION BOARD ..... 8-125
AN111 HSCF24040 INTERFACE REQUIREMENTS ..... 8-139
AB100 ECLDACS WITH TTLLOGIC ..... 8-151
AB101 VIDEO DAC EXTERNAL SYNCCIRCUIT ..... 8-155
AB102 CHARGE SCALING DATA CONVERTERS ..... 8-157
AB103 HADC574/674Z INPUT STRUCTURE ..... 8-159
AB104 HADC574/674Z TESTING ON LTS2020. ..... 8-163
AB105 GLITCH ENERGY ..... 8-165
SECTION 9 -Quality Assurance ..... 9-3
SECTION 10 - Package Outlines
DIE PLOTS ..... 10-3
PACKAGING INFORMATION ..... 10-7
SECTION 11 - Sales Representatives
AREA SALES MANAGERS ..... 11-3
DOMESTIC REPRESENTATIVES ..... $.11 \cdot 3$
DOMESTIC DISTRIBUTORS ..... 11-5
INTERNATIONAL DISTRIBUTORS ..... $.11-6$
FAREAST DISTRIBUTORS ..... 11-6


> ANALOG TO DIGITAL CONVERTERS

## DIGITAL TO ANALOG CONVERTERS

## COMPARATORS

## FILTERS

## DIGITAL SIGNAL PROCESSING

> EVALUATION BOARDS

## APPLICATIONS INFORMATION

## PACKAGE OUTLINES

## PRODUCT SELECTION GUIDE

## AD CONVERTERS

| PART NO. | $\begin{gathered} \text { RESOLUTION } \\ \text { (BITS) } \end{gathered}$ | $\begin{aligned} & \text { SAMPLE } \\ & \text { RATE (MSPS) } \end{aligned}$ | CONVERSION <br> TIME ( $\mu 8$ ) | $\begin{aligned} & \text { LOGIC } \\ & \text { FAMILY } \end{aligned}$ |  | $\begin{aligned} & \text { DEARITY } \\ & \text { DIF } \end{aligned}$ | FEATURES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HADC 77100A | 8 | 150 |  | ECL | $1 / 2$ | 1/2 | PRE AMPLIFIER DESIGN |
| HADC 77100B | 8 | 150 |  | ECL | $3 / 4$ | $3 / 4$ |  |
| HADC 77200A | 8 | 150 |  | ECL | 1/2 | 1/2 | DATA READY AND OVERRANGE OUTPUTS, QUARTER POINT LADDER TAPS, IMPROVED ANALOG PERFORMANCE |
| HADC 772008 | 8 | 150 |  | ECL | $3 / 4$ | $3 / 4$ |  |
| HADC 77800 | 10 | 50 |  | ECL | 1 | $1 / 2$ | ON BOARD BUFFER, <br> METASTABLE STATE ERROR REDUCTION |
| HADC 7572 | 12 |  | 5 | TTL | 1/2 | 1/2 | ON-CHIP REFERENCE |
| HADC 7672 | 12 |  | 5 | TTL | $1 / 2$ | 1/2 | BIPOLAR INPUT WITH OPTIONAL REFERENCE |
| HADC 674A | 12 |  | 15 | TTL | $1 / 2$ | $1 / 2$ | MONOLITHIC, S/H FUNCTION, LOW POWER, NO NEGATIVE SUPPLY REQUIRED, NO TRANSIENTS AT INPUT, FULL BIPOLAR INPUT, ALTERNATES FOR HI574, H1674 AND AD574 |
| HADC 674B | 12 |  | 15 | TTL | 1/2 | 1/2 |  |
| HADC 674C | 12 |  | 15 | TTL | 1 | 1 |  |
| HADC 574A | 12 |  | 25 | TTL | $1 / 2$ | $1 / 2$ |  |
| HADC 574B | 12 |  | 25 | TTL. | 1/2 | 1/2 |  |
| HADC 574C | 12 |  | 25 | TTL | 1 | 1 |  |
| HADC 78160 | 16 |  | 3 | TTL | 2 | 2 | ON-CHIP REFERENCE |

DIA CONVERTERS

| PART NO. | $\begin{aligned} & \text { RESOLUTION } \\ & \text { (BITS) } \end{aligned}$ | UPDATE RATE (MSPS) | SETTLING <br> TIME (ns) | LOGIC <br> FAMILY |  | $\underset{\text { RITY }}{\substack{\text { DIF }}}$ | FEATURES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HDAC 51400 | 8 | 385 | 3 | ECL | 1/2 | $1 / 2$ | REF, VIDEO CONTROL |
| HDAC 10181A | 8 | 275 | 3 | ECL | 1/2 | $1 / 2$ | REF, VIDEO CONTROL |
| HDAC 10180A | 8 | 275 | 3 | ECL | 1/2 | 1/2 | VIDEO CONTROL, ALTERNATE FOR TEC 1018 |
| HDAC 97000 | 8 | 200 | 10 | ECL | 1/2 | 1/2 | REF, ALTERNATE FOR AD9700 |
| HDAC 10181B | 8 | 180 | 3 | ECL | $1 / 2$ | $1 / 2$ | REF, VIDEO CONTROL |
| HDAC 10180B | 8 | 180 | 3 | ECL | $1 / 2$ | $1 / 2$ | VIDEO CONTROL, ALTERNATE FOR TDC 1018 |
| HDAC 75412 | 12 |  | 500 | TTL | 1/2 | 1/2 | ALTERNATE FOR AD7541A |
| HDAC 7542A | 12 |  | 500 | TTL | 1/2 | $1 / 2$ | ALTERNATE FOR AD7542 |
| HDAC 7543A | 12 |  | 500 | TTL | 1/2 | $1 / 2$ | ALTERNATE FOR AD7543 |
| HDAC 7545A | 12 |  | 500 | $\pi \mathrm{L}$ | 1/2 | 1/2 | ALTERNATE FOR AD7545 |
| HDAC 52180 | 16 |  | 150 | TTL | 1 | 2 | PARALLEL INPUT, REFERENCE |

COMPARATORS


FILTER

DIGITAL SIGNAL PROCESSING

EVALUATION BOARDS

## PRODUCT CROSS REFERENCE GUIDE

(SPT TO INDUSTRY EQUIVALENT)

| SPT PART \# | ALTERNATE | DESCRIPTION |
| :---: | :---: | :---: |
| HADC574ZCCJ | AD574AJD | 12-BIT RES ADC; 11-BIT LIN |
| HADC5742BCJ | AD574AKD | 12-BIT RES ADC; 12-BIT LIN |
| HADC574ZACJ | ADC574ALD | 12-BIT RES ADC; 12-BIT LIN |
| HADC574ZCCJ | H11-574AJD-5 | 12-BIT RES ADC; 11-BIT LIN |
| HADC574ZBCJ | HI1-574AKD-5 | 12-BIT RES ADC; 12-BIT LIN |
| HADC574ZACJ | HI-574ALD-5 | 12-BIT RES ADC; 12-BIT LIN |
| HADC674ZCCJ | H1674AJD-5 | 12-BIT RES ADC; 11-BIT LIN |
| HADC674ZBCJ | HI-674AKD-5 | 12-BIT RES ADC; 12-BIT LIN |
| HADC674ZACJ | HI-674ALD-5 | 12-BIT RES ADC; 12-BIT LIN |
| HADC77100AlJ | CX20116 | 8-BIT, 150 MSPS ADC $\pm 1 / 2$ LSB |
| HDAC10180 | IDT1018 | 8-BIT, 275 MWPS DAC |
| HDAC10180AID | TEC1018J7C | 8-BIT, 275 MWPS DAC |
| HDAC7541ZBID | AD7541AAQ | 12-BIT RES DAC; 11-BIT LIN |
| HDAC7541ZAID | AD7541ABQ | 12-BIT RES DAC; 12-BIT LIN |
| HDAC7541Z | AD7541ACHIPS | 12-BIT RES DAC; DIE |
| HDAC75412BMD | AD7541ASD | 12-BIT RES DAC; 12-BIT LIN |
| HDAC7541ZAMD | AD7541ATD | 12-BIT RES DAC; 11-BIT LIN |
| HDAC7541Z | MP7623 | 12-BIT RES DAC; DIE |
| HDAC7541ZBID | MP7623AD | 12-BIT RES DAC; 11-BIT LIN |
| HDAC7541ZAID | MP7623BD | 12-BIT RES DAC; 12-BIT LIN |
| HDAC7541ZBMD | MP7623SD | 12-BIT RES DAC; 11-BIT LIN |
| HDAC7541ZAMD | MP7623TD | 12-BIT RES DAC; 12-BIT LIN |
| HDAC7542ABID | AD7542AD | 12-BIT RES DAC; 11-BIT LIN |
| HDAC7542AAID | AD7542BD | 12-BIT RES DAC; 12-BIT LIN |
| HDAC7542A | AD7542CHIPS | 12-BIT RES DAC; DIE |
| HDAC7542AAID/G | AD7542GBD | 12-BIT RES DAC; 12-BIT LIN |
| HDAC7542AAMD/G | AD7542GTD | 12-BIT RES ADC; 12-BIT LIN |
| HDAC7542ABMD | AD7542SD | 12-BIT RES DAC; 11-BIT LIN |
| HDAC7542AAMD | AD7542TD | 12-BIT RES DAC; 12-BIT LIN |
| HDAC7542A | MP7542 | 12-BIT RES DAC; DIE |
| HDAC7542ABID | MP7542AD | 12-BIT RES DAC; 11-BIT LIN |
| HDAC7542AAID | MP7542BD | 12-BIT RES DAC; 12-BIT LIN |
| HDAC7542ABMD | MP7542SD | 12-BIT RES DAC; 11-BIT LIN |
| HDAC7542AAMD | MP7542TD | 12-BIT RES DAC; 12-BIT LIN |
| HDAC7542AAMD/G | PM7542AQ | 12-BIT RES DAC; 12-BIT LIN |
| HDAC7542AAMD | PM7542BQ | 12-BIT RES DAC; 12-BIT LIN |
| HDAC7542ABMD | PM7542BQ | 12-BIT RES DAC; 11-BIT LIN |
| HDAC7542AAID/G | PM7542EQ | 12-BIT RES DAC; 12-BIT LIN |
| HDAC7542AAID | PM7542FQ | 12-BIT RES DAC; 12-BIT LIN |
| HDAC7542ABID | PM7542FQ | 12-BIT RES DAC; 11-BIT LIN |
| HDAC7542A | PM7542G | 12-BIT RES DAC; DIE |
| HDAC7543ABAD | AD7543AD | 12-BIT RES DAC; 11-BIT LIN |
| HDAC7543AAID | AD7543BD | 12-BIT RES DAC; 12-BIT LIN |
| HDAC7543A | AD7543CHIPS | 12-BIT RES DAC; DIE |
| HDAC7543AAID/G | AD7543GBD | 12-BIT RES DAC; 12-BIT LIN |
| HDAC7543AAMD/G | AD7543GTD | 12-BIT RES DAC; 12-BIT LIN |
| HDAC7543ABMD | AD7543SD | 12-BIT RES DAC; 11-BIT LIN |
| HDAC7543AAMD | AD7543TD | 12-BIT RES DAC; 12-BIT LIN |
| HDAC7543A | MP7543 | 12-BIT RES DAC; DIE |
| HDAC7543ABID | MP7543AD | 12-BIT RES DAC; 11-BIT LIN |
| HDAC7543AAID | MP7543BD | 12-BIT RES DAC; 12-BIT LIN |


| SPT PART \# | ALTERNATE | DESCRIPTION |
| :---: | :---: | :---: |
| HDAC7543ABMD | MP7543SD | 12-BIT RES DAC; 11-BIT LIN |
| HDAC7543AAMD | MP7543TD | 12-BIT RES DAC; 12-BIT LIN |
| HDAC7543AAMD/G | PM7543AQ | 12-BIT RES DAC; 12-BIT LIN |
| HDAC7543AAMD | PM75438Q | 12-BIT RES DAC; 12-BIT LIN |
| HDAC7543ABMD | PM7543BQ | 12-BIT RES DAC; 11-BIT LIN |
| HDAC7543AAID/G | PM7543EQ | 12-BIT RES DAC; 12-BIT LIN |
| HDAC7543AAID | PM7543FQ | 12-BIT RES DAC; 12-BIT LIN |
| HDAC7543ABID | PM7543FQ | 12-8IT RES DAC; 11-BIT LIN |
| HDAC7543A | PM7543G | 12-BIT RES DAC; DIE |
| HDAC7545ABID | AD7545AQ | 12-BIT RES DAC; 11-BIT LIN |
| HDAC7545ABID | AD7545BQ | 12-BIT RES DAC; 12-BIT LIN |
| HDAC7545A | AD7545CHIPS | 12-BIT RES DAC; DIE |
| HDAC7545AAID | AD7545SQ | 12-BIT RES DAC; 12-BIT LIN |
| HDAC7545AAID/G | AD7543GCQ | 12-BIT RES DAC; 12-BIT LIN |
| HDAC7545AAMD/G | AD7545GUD | 12-BIT RES DAC; 12-BIT LIN |
| HDAC7545ABMD | AD7545SD | 12-BIT RES DAC; 11-BIT LIN |
| HDAC7545ABMD | AD7545TD | 12-BIT RES DAC; 11-BIT LIN |
| HDAC7545AAMD | AD7545UD | 12-BIT RES DAC; 12-BIT LIN |
| HDAC7545A | MP7545 | 12-BIT RES DAC; DIE |
| HDAC7545ABID | MP7545AD | 12-BIT RES DAC; 11-BIT LIN |
| HDAC7545ABID | MP7545BD | 12-BIT RES DAC; 11-BIT LIN |
| HDAC7545AAID | MP7545CD | 12-BIT RES DAC; 12-BIT LIN |
| HDAC7545ABMD | MP7545SD | 12-BIT RES DAC; 11-BIT LIN |
| HDAC7545ABMD | MP7545TD | 12-BIT RES DAC; 11-BIT LIN |
| HDAC7545AAMD | MP7545UD | 12-BIT RES DAC; 12-BIT LIN |
| HDAC7545AAMD/G | PM7545AR | 12-BIT RES DAC; 12-BIT LIN |
| HDAC7545AAMD | PM7545BR | 12-BIT RES DAC; 12-BIT LIN |
| HDAC7545ABMD | PM7545BR | 12-BIT RES DAC; 11-BIT LIN |
| HDAC7545AAID/G | PM7545ER | 12-BIT RES DAC; 12-BIT LIN |
| HDAC7545AAID | PM7545FR | 12-BIT RES DAC; 12-BIT LIN |
| HDAC7545ABID | PM7545FR | 12-BIT RES DAC; 11-BIT LIN |
| HDAC7545A | PM7545G | 12-BIT RES DAC; DIE |
| HDAC97000SID | AD9700D22A | 8-BIT, 200 MWPS DAC W/REF |
| HCMP96850SID | AD9685B | HIGH SPEED COMPARATOR |
| HCMP96850SID | AM6688DL | HIGH SPEED COMPARATOR |
| HCMP96850SID | SP9685DG18 | HIGH SPEED COMPARATOR |
| HCMP96870AID | AD9687B | DUAL HIGH SPEED COMPARATOR |
| HCMP96870AID | AM6686DL | DUAL HIGH SPEED COMPARATOR |
| HCMP96870AIC | AM6687LL | DUAL HIGH SPEED COMPARATOR |
| HCMP96870AID | SP9687DG16 | DUAL HIGH SPEED COMPARATOR |

## PRODUCT CROSS REFERENCE GUIDE

(INDUSTRY TOSPT EQUIVALENT)

| ANALOG DEVICES | SPT | DESCRIPTION |
| :---: | :---: | :---: |
| AD574AND | HADC574ZCCJ | 12-BIT RES ADC; 11 -BIT LIN |
| AD574AKD | HADC5742BCJ | 12-BIT RES ADC; 12-BIT LIN |
| AD574ALD | HADC574ZACJ | 12-BIT RES ADC; 12-BIT LIN |
| AD7541AAQ | HDAC7541ZBID | 12-BIT RES DAC; 11-BIT LIN |
| AD7541ABQ | HDAC7541ZAID | 12-BIT RES DAC; 12-BIT LIN |
| AD7541ACHIPS | HDAC75412 | 12-BIT RES DAC - DIE |
| AD7541ASD | HDAC75412BMD | 12-BIT RES DAC; 11-BIT LIN |
| AD7541ATD | HDAC7541ZAMD | 12-BIT RES DAC; 12-BIT LIN |
| AD7542AD | HDAC7542ABID | 12-BIT RES DAC; 11-BIT LIN |
| AD7542BD | HDAC7542AAID | 12-BIT RES DAC; 12-BIT LIN |
| AD7542CHIPS | HDAC7542A | 12-BIT RES DAC - DIE |
| AD7542GBD | HDAC7542AAID/G | 12-BIT RES DAC; 12-BIT LIN |
| AD7542GTD | HDAC7542AAMD/G | 12-BIT RES DAC; 12-BIT LIN |
| AD7542SD | HDAC7542ABMD | 12-BIT RES DAC; 11-BIT LIN |
| AD7542TD | HDAC7542AAMD | 12-BIT RES DAC; 12-BIT LIN |
| AD7543AD | HDAC7543ABID | 12-BIT RES DAC; 11-BIT LIN |
| AD7543BD | HDAC7543AAID | 12-BIT RES DAC; 12-BIT LIN |
| AD7543CHIPS | HDAC7543A | 12-BIT RES DAC - DIE |
| AD7543GBD | HDAC7543AAID/G | 12-BIT RES DAC; 12-BIT LIN |
| AD7543GTD | HDAC75543AAMD/G | 12-BIT RES DAC; 12-BIT LIN |
| AD7543SD | HDAC7543ABMD | 12-BIT RES DAC; 11-BIT LIN |
| AD7543TD | HDAC7543AAMD | 12-BIT RES DAC; 12-BIT LIN |
| AD7545AQ | HDAC7545ABID | 12-BIT RES DAC; 11-BIT LIN |
| AD7545BQ | HDAC7545ABID | 12-BIT RES DAC; 11-BIT LIN |
| AD7545CHIPS | HDAC7545A | 12-BIT RES DAC - DIE |
| AD7545CQ | HDAC7545AAID | 12-BIT RES DAC; 12-BIT LIN |
| AD7545GCQ | HDAC7545AAID/G | 12-BIT RES DAC; 12-BIT LIN |
| AD7545GUD | HDAC7545AAMD/G | 12-BIT RES DAC; 12-BIT LIN |
| AD7545SD | HDAC7545ABMD | 12-BIT RES DAC; 11-BIT LIN |
| AD7545TD | HDAC7545ABMD | 12-BIT RES DAC; 11-BIT LIN |
| AD7545UD | HDAC7 454AAMD | 12-BIT RES DAC; 12-BIT LIN |
| AD9700D22A | HDAC97000SID | 8-BIT, 200 MWPS DAC W/REF |
| AD9685B | HCMP96850SID | HIGH SPEED COMPARATOR |
| AD9687B | HCMP96870AIS | DUAL HIGH SPEED COMPARATOR |
| AMD | SPT | DESCRIPTON |
| AM6685DL | HCMP96850SID | HIGH SPEED COMPARATOR |
| AM6687DL | HCMP96870AID | DUAL HIGH SPEED COMPARATOR |
| AM6687DL | HCMP96870AIC | DUAL HIGH SPEED COMPARATOR |
| HARRIS | SPT | DESCRIPTION |
| HI1-574AJD-5 | HADC574ZCCJ | 12-BIT RES ADC; 11-BIT LIN |
| HI1-574AKD-5 | HADC574ZBCJ | 12-BIT RES ADC; 12-BIT LIN |
| HI1-574ALD-5 | HADC574ZACJ | 12-BIT RES ADC; 12-BIT LIN |
| HI1-674AJD-5 | HADC674ZCCJ | 12-BIT RES ADC; 11-BIT LIN |
| HI1-674AKD-5 | HADC67428CJ | 12-BIT RES ADC; 12-BIT LIN |
| HI1-674ALD-5 | HADC674ZACJ | 12-BIT RES ADC; 12-BIT LIN |


| MICRO <br> POWER | SPT | DESCRIPTION |
| :---: | :---: | :---: |
| MP7623DIE | HDAC75412 | 12-BIT RES DAC - DIE |
| MP7623AD | HDAC7541ZBID | 12-BIT RES DAC; 11-BIT LIN |
| MP7623BD | HDAC7541ZAID | 12-BIT RES DAC; 12-BIT LIN |
| MP7623SD | HDAC7541ZBMD | 12-BIT RES DAC; 11-BIT LIN |
| MP7623TD | HDAC7541ZAMD | 12-BIT RES DAC; 12-BIT LIN |
| MP7542DIE | HDAC7542A | 12-BIT RES DAC - DIE |
| MP7542AD | HDAC7542ABID | 12-BIT RES DAC; 11-BIT LIN |
| MP7542BD | HDAC7542AAID | 12-BIT RES DAC; 12-BIT LIN |
| MP7542SD | HDAC7542ABMD | 12-BIT RES DAC; 11-BIT LIN |
| MP7542TD | HDAC7542AAMD | 12-BIT RES DAC; 12-BIT LIN |
| MP7543DIE | HDAC7543A | 12-BIT RES DAC - DIE |
| MP7543AD | HDAC7543ABID | 12-BIT RES DAC; 11-BIT LIN |
| MP7543BD | HDAC7543AAID | 12-BIT RES DAC; 12-BIT LIN |
| MP7543SD | HDAC7543ABMD | 12-BIT RES DAC; 11-BIT LIN |
| MP7543TD | HDAC7543AAMD | 12-BIT RES DAC; 12-BIT LIN |
| MP7545DIE | HDAC7545A | 12-BIT RES DAC - DIE |
| MP7545AD | HDAC7545ABID | 12-BIT RES DAC; 11-BIT LIN |
| MP7545BD | HDAC7545ABID | 12-BIT RES DAC; 11-BIT LIN |
| MP7545CD | HDAC7545AAID | 12-BIT RES DAC; 12-BIT LIN |
| MP7545SD | HDAC7545ABMD | 12-BIT RES DAC; 11-BIT LIN |
| MP7545UD | HDAC7545AAMD | 12-BIT RES DAC; 12-BIT LIN |
| PMI | SPT | DESCRIPTION |
| PM7542AQ | HDAC7542AAMD/G | 12-BIT RES DAC; 12-BIT LIN |
| PM7542BQ | HDAC7542AAMD | 12-BIT RES DAC; 12-BIT LIN |
| PM7542BQ | HDAC7542ABMD | 12-BIT RES DAC; 11-BIT LIN |
| PM7542EQ | HDAC7542AAID/G | 12-BIT RES DAC; 12-BIT LIN |
| PM7542FQ | HDAC7542AAID | 12-BIT RES DAC; 12-BIT LIN |
| PM7542FQ | HDAC7542ABID | 12-BIT RES DAC; 11-BIT LIN |
| PM7542G | HDAC7542A | 12-BIT RES DAC - DIE |
| PM7543AQ | HDAC7543AAMD/G | 12-BIT RES DAC; 12-BIT LIN |
| PM7543BQ | HDAC7543AAMD | 12-BIT RES DAC; 12-BIT LIN |
| PM7543BQ | HDAC7543ABMD | 12-BIT RES DAC; 11-BIT LIN |
| PM7543EQ | HDAC7543AAID/G | 12-BIT RES DAC; 12-BIT LIN |
| PM7543FQ | HDAC7543AAID | 12-BIT RES DAC; 12-BIT LIN |
| PM7543FQ | HDAC7543ABID | 12-BIT RES DAC; 11-BIT LIN |
| PM7543G | HDAC7543A | 12-BIT RES DAC - DIE |
| PM7545AR | HDAC7545AAMD/G | 12-BIT RES DAC; 12-BIT LIN |
| PM7545BR | HDAC7545AAMD | 12-BIT RES DAC; 12-BIT LIN |
| PM7545BR | HDAC7545ABMD | 12-BIT RES DAC; 11-BIT LIN |
| PM7545ER | HDAC7545AAID/G | 12-BIT RES DAC; 12-BIT LIN |
| PM7545FR | HDAC7545AAID | 12-BIT RES DAC; 12-BIT LIN |
| PM7545FR | HDAC7545ABID | 12-BIT RES DAC; 11-BIT LIN |
| PM7545G | HDAC7545A | 12-BIT RES DAC - DIE |
| PLESSEY | SPT | DESCRIPTION |
| SP9685DG16 | HCMP96850SID | HIGH SPEED COMPARATOR |
| SP9687DG16 | HCMP96870AID | DUAL HIGH SPEED COMPARATOR |
| SONY | SPT | DESCRIPTION |
| CX20116 | HADC77100AlJ | 8-BITm 150 MSPS ADC $\pm 1 / 2 \mathrm{LSB}$ |
| IDT | SPT | DESCRIPTION |
| IDT1018 | HDAC10180 | 8-BIT, 275 MWPS DAC |



| ANALOG TO DIGITAL CONVERTERS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| PART NUMBER | DESCRIPTION | PACKAGE TYPE | \# PINS | TEMPERATURE RANGE |
| HADC574ZACJ | 12-BIT RES ADC; 12-BIT LIN | SIDEBRAZED | 28 | COMMERCIAL |
| HADC574ZBCJ | 12-BIT RES ADC; 12-BIT LIN | SIDEBRAZED | 28 | COMMERCIAL |
| HADC574ZCCJ | 12-BIT RES ADC; 11-BIT LIN | SIDEBRAZED | 28 | COMMERCIAL |
| HADC574ZAIJ | 12-BIT RES ADC; 12-BIT LIN | SIDEBRAZED | 28 | INDUSTRIAL |
| HADC574ZBIJ | 12-BIT RES ADC; 12-BIT LIN | SIDEBRAZED | 28 | INDUSTRIAL |
| HADC574ZCIJ | 12-BIT RES ADC; 11-BIT LIN | SIDEBRAZED | 28 | INDUSTRIAL |
| HADC574ZAMJ | 12-BIT RES ADC; 12-BIT LIN | SIDEBRAZED | 28 | MILITARY |
| HADC574ZBMJ | 12-BIT RES ADC: 12-BIT LIN | SIDEBRAZED | 28 | MILITARY |
| HADC574ZCMJ | 12-BIT RES ADC; 11-BIT LIN | SIDEBRAZED | 28 | MILITARY |
| HADC574ZAMJ/883C | 12-BIT RES ADC; 12-BIT LIN | SIDEBRAZED* | 28 | MILITARY |
| HADC574ZBMJ/883C | 12-BIT RES ADC; 12-BIT LIN | SIDEBRAZED* | 28 | MILITARY |
| HADC574ZCMJ/883C | 12-BIT RES ADC; 11-BIT LIN | SIDEBRAZED* | 28 | MILITARY |
| HADC574Z | 12.BIT RES ADC | LCC* | 28 | COM., IND., \& MIL. |
| HADC574Z | 12-BIT RES ADC | PLASTIC* | 28 | COMMERCIAL |
| HADC574Z | 12-BIT RES ADC | DIE* |  | $+25^{\circ} \mathrm{C}$ |
| HADC674ZACJ | 12-BIT RES ADC; 12-BIT LIN | SIDEBRAZED | 28 | COMMERCIAL |
| HADC6742BCJ | 12-BIT RES ADC; 12-BIT LIN | SIDEBRAZED | 28 | COMMERCIAL |
| HADC674ZCCJ | 12-BIT RES ADC; 11-BIT LIN | SIDEBRAZED | 28 | COMMERCIAL |
| HADC6742AlJ | 12-BIT RES ADC; 12-BIT LIN | SIDEBRAZED | 28 | INDUSTRIAL |
| HADC674ZBIJ | 12-BIT RES ADC; 12 -BIT LIN | SIDEBRAZED | 28 | INDUSTRIAL |
| HADC674ZCIJ | 12-BIT RES ADC; 11-BIT LIN | SIDEBRAZED | 28 | INDUSTRIAL |
| HADC674ZAMJ | 12-BIT RES ADC; 12-BIT LIN | SIDEBRAZED | 28 | MILITARY |
| HADC674ZBMJ | 12-BIT RES ADC; 12-BIT LIN | SIDEBRAZED | 28 | MiLITARY |
| HADC674ZCMJ | 12-BIT RES ADC; 11-BIT LIN | SIDEBRAZED | 28 | MILITARY |
| HADC674ZAMJ/883C | 12-BIT RES ADC; 12 -BIT LIN | SIDEBRAZED* | 28 | MILITARY |
| HADC674ZBMJ/883C | 12-BIT RES ADC; 12-BIT LIN | SIDEBRAZED* | 28 | MILITARY |
| HADC674ZCMJ/883C | 12-BIT RES ADC; 11-BIT LIN | SIDEBRAZED* | 28 | MILITARY |
| HADC674Z | 12-BIT RES ADC | LCC* | 28 | COM., IND., \& MIL. |
| HADC674Z | 12-BIT RES ADC | PLASTIC* | 28 | COMMERCIAL |
| HADC6742 | 12-BIT RES ADC | DIE* |  | $+25^{\circ} \mathrm{C}$ |
| HADC7572 | 12 BIT RES ADC | * | 24 | COM., IND., \& MIL. |
| HADC7672 | 12-BIT RES ADC | * | 24 | COM., IND., \& MIL. |
| HADC77100AIJ | 8-BIT, 150 MSPS ADC $\pm 1 / 2$ LSB | SIDEBRAZED | 42 | INDUSTRIAL |
| HADC77100BIJ | 8-BIT, 150 MSPS ADC $\pm 3 / 4$ LSB | SIDEBRAZED | 42 | INDUSTRIAL |
| HADC77100AMJ | $8-\mathrm{BIT}, 150 \mathrm{MSPS}$ ADC $\pm 1 / 2 \mathrm{LSB}$ | SIDEBRAZED | 42 | MILITARY |
| HADC77200AIJ | $8-\mathrm{BIT}, 150 \mathrm{MSPS}$ ADC $\pm 1 / 2 \mathrm{LSB}$ | SIDEBRAZED | 48 | INDUSTRIAL |
| HADC77200BIJ | $8-\mathrm{BIT}, 150 \mathrm{MSPS}$ ADC $\pm 3 / 4 \mathrm{LSB}$ | SIDEBRAZED | 48 | INDUSTRIAL |
| HADC77200AMJ | $8-\mathrm{BIT}, 150 \mathrm{MSPS}$ ADC $\pm 1 / 2 \mathrm{LSB}$ | SIDEBRAZED | 48 | MILITARY |
| HADC77200AMJ/883C | 8-BIT, 150 MSPS ADC $\pm 1 / 2$ LSB | SIDEBRAZED* | 48 | MILITARY |
| HADC77600SCG | 10-BIT, 50 MSPS ADC $\pm 3 / 4 \mathrm{LSB}$ | PGA* | 72 | COMMERCIAL |
| HADC77600SIG | 10-BIT, 50 MSPS ADC $\pm 3 / 4 \mathrm{LSB}$ | PGA* | 72 | INDUSTRIAL |
| HADC77600SMG | 10-BIT, 50 MSPS ADC $\pm 3 / 4 \mathrm{LSB}$ | PGA* | 72 | MILITARY |
| HADC78160 | 16-BIT RES ADC | SIDEBRAZED* | 40 |  |

[^0]| DIGITAL TO ANALOG CONVERTERS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| PART NUMBER | DESCRIPTION | PACKAGE TYPE | \# PINS | TEMPERATURE RANGE |
| HDAC75412ACD | 12-BIT RES DAC; 12-BIT LIN | CERDIP | 18 | COMMERCIAL |
| HDAC75412BCD | 12-BIT RES DAC; 11-BIT LIN | CERDIP | 18 | COMMERCIAL |
| HDAC7541ZAID | 12-BIT RES DAC; 12-BIT LIN | CERDIP | 18 | Industrial |
| HDAC7541ZBID | 12-BIT RES DAC; 11-BIT LIN | CERDIP | 18 | INDUSTRIAL |
| HDAC75412AMD | 12-BIT RES DAC; 12-BIT LIN | CERDIP | 18 | MILITARY |
| HDAC7541ZBMD | 12-BIT RES DAC; 11-BIT LIN | CERDIP | 18 | MILITARY |
| HDAC75412 | 12-BIT RES DAC | PLASTIC* | 18 | COMMERCIAL |
| HDAC75412 | 12-BIT RES DAC | DIE* |  | $+25^{\circ} \mathrm{C}$ |
| HDAC7542AACD/G | 12-BIT RES DAC; 12-BIT LIN | CERDIP | 18 | COMMERCIAL |
| HDAC7542AACD | 12-BIT RES DAC; 12-BIT LIN | CERDIP | 18 | COMMERCIAL |
| HDAC7542ABCD | 12-BIT RES DAC; 11-BIT LIN | CERDIP | 18 | COMMERCIAL |
| HDAC7542AAID/G | 12-BIT RES DAC; 12.BIT LIN | CERDIP | 18 | INDUSTRIAL |
| HDAC7542AAID | 12-BIT RES DAC; 12-BIT LIN | CERDIP | 18 | INDUSTRIAL |
| HDAC7542ABID | 12-BIT RES DAC; 11-BIT LIN | CERDIP | 18 | INDUSTRIAL |
| HDAC7542AAMD/G | 12-BIT RES DAC; 12-BIT LIN | CERDIP | 18 | MILITARY |
| HDAC7542AAMD | 12-BIT RES DAC; 12-BIT LIN | CERDIP | 18 | MILITARY |
| HDAC7542ABMD | 12-BIT RES DAC; 11-BIT LIN | CERDIP | 18 | MILITARY |
| HDAC7542A | 12 -BIT RES DAC | PLASTIC* | 18 | COMMERCIAL |
| HDAC7542A | 12-BIT RES DAC | DIE* |  | $+25^{\circ} \mathrm{C}$ |
| HDAC7543AACD/G | 12-BIT RES DAC; 12-BIT LIN | CERDIP | 18 | COMMERCIAL |
| HDAC7543AACD | 12-BIT RES DAC; 12-BIT LIN | CERDIP | 18 | COMMERCIAL |
| HDAC7543ABCD | 12-BIT RES DAC; 11-BIT LIN | CERDIP | 18 | COMMERCIAL |
| HDAC7543AAID/G | 12-BIT RES DAC; 12-BIT LIN | CERDIP | 18 | INDUSTRIAL |
| HDAC7543AAID | 12-BIT RES DAC; 12-BIT LIN | CERDIP | 18 | INDUSTRIAL |
| HDAC7543ABID | 12-BIT RES DAC; 11-BIT LIN | CERDIP | 18 | INDUSTRIAL |
| HDAC7543AAMD/G | 12-BIT RES DAC; 12-BIT LIN | CERDIP | 18 | MILITARY |
| HDAC7543AAMD | 12-BIT RES DAC; 12-BIT LIN | CERDIP | 18 | MILITARY |
| HDAC7543ABMD | 12-BIT RES DAC; 11-BIT LIN | CERDIP | 18 | MILITARY |
| HDAC7543A | 12-BIT RES DAC | PLASTIC* | 18 | COMMERCIAL |
| HDAC7543A | 12-BIT RES DAC | DIE* |  | $+25^{\circ} \mathrm{C}$ |
| HDAC7545AACD/G | 12 BIT RES DAC; $12 \cdot \mathrm{BIT}$ LIN | CERDIP | 20 | COMMERCIAL |
| HDAC7545AACD | 12-BIT RES DAC; 12-BIT LIN | CERDIP | 20 | COMMERCIAL |
| HDAC7545ABCD | 12-BIT RES DAC; 11-BIT LIN | CERDIP | 20 | COMMERCIAL |
| HDAC7545AAID/G | 12-BIT RES DAC; 12-BIT LIN | CERDIP | 20 | INDUSTRIAL |
| HDAC7545AAID | 12-BIT RES DAC; 12-BIT LIN | CERDIP | 20 | INDUSTRIAL |
| HDAC7545ABID | 12-BIT RES DAC; 11-BIT LIN | CERDIP | 20 | INDUSTRIAL |
| HDAC7545AAMD/G | 12-BIT RES DAC; 12-BIT LIN | CERDIP | 20 | MILITARY |
| HDAC7545AAMD | 12-BIT RES DAC; 12-BIT LIN | CERDIP | 20 | MILITARY |
| HDAC7545ABMD | 12-BIT RES DAC; 11-BIT LIN | CERDIP | 20 | MILITARY |
| HDAC7545A | 12-BIT RES DAC | PLASTIC* | 20 | COMMERCIAL |
| HDAC7545A | 12-BIT RES DAC | DIE* |  | $+25^{\circ} \mathrm{C}$ |

[^1]DIGITAL TO ANALOG CONVERTERS

| PART NUMBER | DESCRIPTION | PACKAGE TYPE | \# PINS | TEMPERATURE RANGE |
| :---: | :---: | :---: | :---: | :---: |
| HDAC10180AID | 8-BIT, 275 MWPS DAC | CERDIP | 24 | INDUSTRIAL |
| HDAC10180BID | 8-BIT, 165 MWPS DAC | CERDIP | 24 | INDUSTRIAL |
| HDAC10180AMD | 8-BIT, 275 MWPS DAC | CERDIP | 24 | MILITARY |
| HDAC10180BMD | 8 -BIT, 165 MWPS DAC | CERDIP | 24 | MILITARY |
| HDAC10180AMD/883C | 8-BIT, 275 MWPS DAC | CERDIP* | 24 | MILITARY |
| HDAC10180BMD/883C | 8-BIT, 165 MWPS DAC | CERDIP* | 24 | MILITARY |
| HDAC10181AID | 8-BIT, 275 MWPS DAC W/REF | CERDIP | 24 | INDUSTRIAL |
| HDAC10181BID | 8-BIT, 165 MWPS DAC W/REF | CERDIP | 24 | INDUSTRIAL |
| HDAC10181AMD | 8-BIT, 275 MWPS DAC W/REF | CERDIP | 24 | MILITARY |
| HDAC10181BMD | 8-BIT, 165 MWPS DAC W/REF | CERDIP | 24 | MILITARY |
| HDAC10181AMD/883C | 8-BIT, 275 MWPS DAC WIREF | CERDIP* | 24 | MILITARY |
| HDAC10181BMD/883C | 8-BIT, 165 MWPS DAC W/REF | CERDIP* | 24 | MILITARY |
| HDAC51400SID | 8-BIT, 385 MWPS DAC W/REF | CERDIP | 24 | INDUSTRIAL |
| HDAC51400SMD | 8-BIT, 385 MWPS DAC W/REF | CERDIP | 24 | MILITARY |
| HDAC51400SMD/883C | 8 -BIT, 385 MWPS DAC W/REF | CERDIP* | 24 | MILITARY |
| HDAC52160AIJ | 16-BIT RES DAC W/REF | SIDEBRAZED | 32 | INDUSTRIAL |
| HDAC52160BIJ | 16-BIT RES DAC W/REF | SIDEBRAZED | 32 | INDUSTRIAL |
| HDAC52160CIJ | 16-BIT RES DAC W/REF | SIDEBRAZED | 32 | INDUSTRIAL |
| HDAC52160 | 16-BIT RES DAC W/REF | DIE* |  | $+25^{\circ} \mathrm{C}$ |
| HDAC97000SIJ | 8-BIT, 200 MWPS DAC W/REF | SIDEBRAZED | 22 | INDUSTRIAL |
| HDAC97000SID | 8-BIT, 200 MWPS DAC W/REF | CERDIP | 22 | INDUSTRIAL |
| HDAC97000SMJ | 8-BIT, 200 MWPS DAC W/REF | SIDEBRAZED | 22 | MILITARY |
| HDAC97000SMD | 8-BIT, 200 MWPS DAC WIREF | CERDIP | 22 | MILITARY |

*Consult Factory For Avallability

COMPARATORS

| PART NUMBER | DESCRIPTION | PACKAGE TYPE | \# PINS | TEMPERATURE RANGE |
| :---: | :---: | :---: | :---: | :---: |
| HCMP96850SID | HIGH SPEED COMPARATOR | CERDIP | 16 | INDUSTRIAL |
| HCMP96850 | HIGH SPEED COMPARATOR | DIE* |  | $+25^{\circ} \mathrm{C}$ |
| HCMP96870AID | DUAL HIGH SPEED COMPARATOR | CERDIP | 16 | INDUSTRIAL |
| HCMP96870AIC | DUAL HIGH SPEED COMPARATOR | LCC | 20 | INDUSTRIAL |
| HCMP96870AIJ | DUAL HIGH SPEED COMPARATOR | SIDEBRAZED | 16 | INDUSTRIAL |
| HCMP96870 | DUAL HIGH SPEED COMPARATOR | DIE* |  | $+25^{\circ} \mathrm{C}$ |
| HCMP96900SIJ | DUAL HIGH SPEED COMPARATOR | SIDEBRAZED | 16 | INDUSTRIAL |
| HCMP96900SIC | DUAL HIGH SPEED COMPARATOR | LCC | 20 | INDUSTRIAL |
| HCMP96900 | DUAL HIGH SPEED COMPARATOR | DIE* |  | $+25^{\circ} \mathrm{C}$ |
| FILTERS |  |  |  |  |
| HSCF24040ACJ | LOW PASS PROGRAMMABLE FILTER | SIDEBRAZED | 32 | COMMERCIAL |
| HSCF24040AMJ | LOW PASS PROGRAMMABLE FILTER | SIDEBRAZED | 32 | MILITARY |
| HSCF24040 | LOW PASS PROGRAMMABLE FILTER | DIE* |  | $+25^{\circ} \mathrm{C}$ |

## EVALUATION BOARDS

| EB100A | HADC77100AIJ DEMO BOARD |
| :--- | :--- |
| EB100B | HADC77100BIJ DEMO BOARD |
| EB101A | HADC77200AIJ DEMO BOARD |
| EB101B | HADC77200BIJ DEMO BOARD |
| EB102B | HADC777200/77300 PING-PONG BOARD |
| EB103 | HADC574/674Z DEMO BOARD |
| EB104 | HSCF24040 DEMO BOARD |
| EB105 | CAV 1040 COMPATIBLE HADC77600 DEMO BOARD |
| EB106 | HDSP66110/HDSP66210 DEMO BOARD |
| EB107 | A/D DEMO BOARD FOR EB107* |
| EB108 | D/A DEMO BOARD FOR EB107* |
| EB109 |  |

*Consult Factory For Availability

## SELECTION GUIDE, CROSS REFERENCE

 ORDERING INFORMATION
## 

DIGITAL TO ANALOG CONVERTERS

## FILTERS

DIGITAL SIGNAL PROCESSING

EVALUATION BOARDS

## APPLICATIONS INFORMATION



# SIGNAL <br> PROCESSING TECHNOLOGIES 

# FAST, COMPLETE 12-BIT $\mu$ P COMPATIBLE A/D CONVERTER WITH SAMPLE/HOLD 

## FEATURES:

- IMPROVED PIN-TO-PIN COMPATIBLE MONOLITHIC VERSION OF THE HI574A
AND AD574A
- Complete 12-bit A/D Converter with Sample-Hold, Reference and Clock
- Low Power Dissipation ( 150 mW Max)
- 12-bit Linearity (over temp)
- $25 \mu \mathrm{~s}$ Max Conversion Time
- No Negative Supply Required
- Full Bipolar and Unipolar Input Range


## GENERAL DESCRIPTION

The HADC574Z is a complete, 12 -bit successive approximation A/D converter. The device is integrated on a single die to make it the first monolithic CMOS version of the industry standard device, HI574A and AD574A. Included on chip is an internal reference, clock, and a sample and hold. The $\mathrm{S} / \mathrm{H}$ is an additional feature not available on similar devices.

The HADC574Z features $25 \mu \mathrm{~s}$ (Max) conversion time of 10 or 20 Volt input signals. Also, a 3 -state output buffer is added for direct interface to an 8 -, 12 -, or 16 bit $\mu \mathrm{P}$ bus.

The HADC574Z is manufactured on Honeywell SPT's Bipolar Enhanced CMOS process (BEMOS) which combines CMOS logic and fast bipolar npn transistors to yield high performance digital and analog functions on one chip.

## APPLICATIONS:

- MILITARY/INDUSTRIAL DATA ACQUISITION SYSTEMS
- 8 OR 12-bit $\mu \mathrm{P}$ Input Functions
- Process Control Systems
- Test and Scientific Instruments
- Personal Computer Interface

The BEMOS process and monolithic construction reduces power consumption, ground noise, and keeps parasitics to a minimum. In addition, the thin film option on this process allows active adjustment of DAC and comparator offsets, linearity errors, and gain errors.

The HADC574Z has standard bipolar and unipolar input ranges of 10 V and 20 V that are controlled by a bipolar offset pin and laser trimmed for specified linearity, gain and offset accuracy.

Power requirements are +5 V and +12 V to +15 V with a maximum dissipation of 150 mW at the specified voltages. Power consumption is about five times lower than currently available devices, and a negative power supply is not needed.

BLOCK DIAGRAM


## ABSOLUTE MAXIMUM RATINGS (Beyond which damage may occur) ${ }^{125^{\circ}} \mathbf{C}$

## Supply Voltages

Positive Supply Voltage (VCC to DGND)... 0 to +16.5 V
Logic Supply Voltage (V ${ }_{\text {LOGIC }}$ to DGND).......... 0 to +7 V
Analog to Digital Ground (AGND to DGND)...- 0.5 to +1 V
Input Voltages
Control Input Voltages (to DGND).
(CE, $\overline{C S}, A 0,12 / \overline{8}, R / \bar{C})$ $\qquad$ $+0.5 \mathrm{~V}$
Analog input Voltage (to AGND) $\qquad$ $\pm 16.5 \mathrm{~V}$
(REF IN, BIP OFF, 10Vin)
20 V Vin Input Voltage (to AGND) $\qquad$

## Notes:

1. Operation at any Absolute Maximum Rating is not implied. See Operating Conditions for proper nominal applied conditions in typical applications.

## COMMERCIAL TEMPERATURE RANGE: 0 TO +70

$T_{A}=0$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{C C}=+15 \mathrm{~V}$ or $+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{LOGI}}=+5 \mathrm{~V}$, unless otherwise specified.

| PARAMETER | TEST <br> CONDITIONS | TEST <br> LEVEL | HADC574ZCC <br> MIN TYP MAX | HADC574ZBC <br> MIN TYP MAX | HADC574ZAC <br> MIN TYP MAX | UNITS |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

DC ELECTRICAL CHARACTERISTICS
$\left.\begin{array}{l|l|l|r|r|r|l}\hline \text { Resolution } & & & 12 & 12 & 12 & \text { BITS } \\ \hline \text { Linearity Error } & & 1 & & \pm 1 & \pm 1 & \pm 1\end{array}\right)$ LSB

Note 1: Fixed $50 \Omega$ resistor from REF OUT to REF IN and REF OUT to BIP OFF.

COMMERCIAL TEMPERATURE RANGE: 0 TO $+\mathbf{7 0 ^ { \circ }} \mathbf{C}$
$T_{A}=0$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+15 \mathrm{~V}$ or $+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{LOGIC}}=+5 \mathrm{~V}$, Unless otherwise specified.

| PARAMETER | TEST <br> CONDITIONS | TEST <br> LEVEL | HADC574ZCC | HADC574ZBC | HADC574ZAC |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

DC ELECTRICAL CHARACTERISTICS

| Power Supply Rejection | Maxchange in full scale calibration |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & +13.5 V<V c c<+16.5 V \text { or } \\ & +11.4 V<V c c<+12.6 V \end{aligned}$ |  | 1 | $\pm 0.5 \pm 2$ | $\pm 0.5 \pm 1$ | $\pm 0.5 \pm 1$ | LSB |
| $+4.5 \mathrm{~V}<\mathrm{V}_{\text {LOGIC }}<+5.5 \mathrm{~V}$ |  | 1 | $\pm 0.1 \pm 0.5$ | $\pm 0.1 \pm 0.5$ | $\pm 0.1 \pm 0.5$ | LSB |
| Analog Inputs Ranges Bipolar |  | 1 | -5 +5 <br> -10 +10 | -5 +5 <br> -10 +10 | $\begin{array}{cc} -5 & +5 \\ -10 & +10 \end{array}$ | VOLTS <br> VOLTS |
| Unipolar |  | 1 | 0 +10 <br> 0 +20 | $\begin{array}{ll} 0 & +10 \\ 0 & +20 \end{array}$ | 0 +10 <br> 0 +20 |  |
| Input Impedance 10 Volt Span 20 Volt Span |  | 1 | $\begin{array}{lrr} 3.75 & 5 & 6.25 \\ 15 & 20 & 25 \\ \hline \end{array}$ | $\left\lvert\, \begin{array}{llr} 3.75 & 5 & 6.25 \\ 15 & 20 & 25 \\ \hline \end{array}\right.$ | $\begin{array}{\|lcr} 3.75 & 5 & 6.25 \\ 15 & 20 & 25 \\ \hline \end{array}$ | $\begin{array}{\|l} \mathrm{k} \Omega \\ \mathrm{k} \Omega \end{array}$ |
| Power Supplies Operating Voltage Range $V_{\text {LOGIC }}$ |  | 1 | +4.5 +5.5 | +4.5 +5.5 | +4.5 +5.5 | VOLTS |
| $V_{\text {cc }}$ |  | 1 | +11.4 +16.5 | +11.4 +16.5 | +11.4 +16.5 | VOLTS |
| $\mathrm{V}_{\mathrm{EE}}$ | Not required for circuit operation. |  |  |  |  |  |
| Operating Current logic |  | 1 | 0.51 | 0.51 | 0.51 | mA |
| 1 cc |  | 1 | 79 | $7 \quad 9$ | 79 | mA |
| $I_{\text {EE }}$ | Not required for circuitoperation. |  |  |  |  |  |
| Power Dissipation $+15 \mathrm{~V},+5 \mathrm{~V}$ |  | 1 | 110150 | 110150 | 110150 | mW |
| Internal Reference Voltage |  | 1 | $9.9 \quad 10 \quad 10.1$ | $9.9 \quad 10 \quad 10.1$ | $\begin{array}{lll}9.9 & 10 & 10.1\end{array}$ | VOLTS |
| Output Current ${ }^{2}$ |  | I | 2 | 2 | 2 | mA |

Note 2: Available for external loads, external load should not change during conversion.
When supplying an external load and operating on a +12 V supply, a buffer amplifier must be provided for the reference output.

COMMERCIAL TEMPERATURE RANGE: 0 TO $+70^{\circ} \mathrm{C}$
$T_{A}=0$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+15 \mathrm{~V}$ or $+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{LOGIC}}=+5 \mathrm{~V}$, unless otherwise specified.

| PARAMETER | TEST <br> CONDITIONS | TEST <br> LEVEL | HADC574ZCC <br> MIN TYP MAX | HADC574ZBC <br> MIN TYP MAX | HADC574ZAC | MIN TYP MAX |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | UNTS

DIGITAL CHARACTERISTICS

| $\begin{gathered} \text { Logic Inputs (CE, } \overline{C S}, \\ \mathrm{R} / \overline{\mathrm{C}}, \mathrm{AD}, 12 / \overline{8}) \\ \text { Logic "1" } \end{gathered}$ |  | 1 | 2.05 | 2.05 | 2.0 | 5.5 | VOLTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Logic "0" |  | 1 | $-0.5+0.8$ |  | -0.5 | +0.8 | VOLTS |
| Current | 0 to 5.5V Input | 1 | $\pm .01+1$ | $\pm .01+1$ | $\pm .01$ | +1 | $\mu \mathrm{A}$ |
| Capacitance |  | II | 5 | 5 | 5 |  | pF |
| Logic Outputs (DB11-DB0, STS) <br> Logic "0" | ( ${ }^{\text {Sink }}$ = $=1.6 \mathrm{~mA}$ ) | 1 | +0.4 | +0.4 |  | +0.4 | VOLTS |
| Logic "1" | (ISOURCE $=500 \mathrm{AA}$ ) | 1 | +2.4 | +2.4 | +2.4 |  | VOLTS |
| Leakage | (High Z State, DB11-DB0 Only) | 1 | $-5 \pm 0.1+5$ | $-5 \pm 0.1+5$ | -5 $\pm 0.1$ | +5 | $\mu \mathrm{A}$ |
| Capacitance |  | 11 | 5 | 5 | 5 |  | pF |

## INDUSTRIAL TEMPERATURE RANGE - 25 TO $+85^{\circ} \mathrm{C}$

$\mathrm{T}_{\mathrm{A}}=-25$ to $85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+15 \mathrm{~V}$ or $+12 \mathrm{~V}, \mathrm{~V}_{\text {LOGIC }}=+5 \mathrm{~V}$, unless otherwise specified.

| PARAMETER | TEST <br> CONDITIONS | TEST <br> LEVEL | HADC574ZCI <br> MIN TYP MAX | HADC574ZBI <br> MIN TYP MAX | HADC574ZAI <br> MIN TYP MAX | UNITS |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

DC ELECTRICAL CHARACTERISTICS

| Resolution |  |  | 12 | 12 | 12 | BITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Linearity Error | $25^{\circ} \mathrm{C}$ | 1 | $\pm 1$ | $\pm 1$ 2 | $\pm 1$ 2 | LSB |
| Linearity Error |  | 1 | $\pm 1$ | $\pm 1$ 2 | $\pm 1$ | LSB |
| Differential Linearity Error |  | 1 | $\pm 1$ | $\begin{array}{r}1 \\ 2 \\ \hline\end{array}$ | $\pm 1$ | LSB |
| Unipolar Offset; 10V, 20 V | $\begin{aligned} & +25^{\circ} \mathrm{C} \\ & \text { Adjustable to zero } \end{aligned}$ | 1 | $\pm 2$ | $\pm 2$ | $\pm 2$ | LSB |
| Bipolar Offset ${ }^{1} ; \pm 5 \mathrm{~V}, \pm 10 \mathrm{~V}$ | $\begin{aligned} & +25^{\circ} \mathrm{C} \\ & \text { Adjustable to zero } \end{aligned}$ | 1 | $\pm 10$ | $\pm 4$ | $\pm 4$ | LSB |
| Full Scale Calibration Error ${ }^{1}$ All Ranges | $\begin{aligned} & +25^{\circ} \mathrm{C} \\ & \text { Adjustable to zero } \end{aligned}$ | 1 | 0.3 | 0.3 | 0.3 | \% of FS |
|  | No adjustment at $+25^{\circ} \mathrm{C}$ <br> $T$ min to $T_{\text {max }}$ | 11 | 0.7 | 0.5 | 0.4 | \% of FS |
|  | With adjustment at $+25^{\circ} \mathrm{C}$ <br> $T_{\text {min }}$ to Tmax | II | 0.4 | 0.2 | 0.1 | \% of FS |
| Temperature Coefficients | Using internal reference Tmin to Tmax |  |  |  |  |  |
| Unipolar Offset |  | 1 | $\begin{aligned} & \pm^{2} \\ & (5) \\ & \hline \end{aligned}$ | $\begin{array}{r}  \pm 1 \\ (2.5) \\ \hline \end{array}$ | $\begin{array}{r}  \pm 1 \\ (2.5) \end{array}$ | $\begin{aligned} & \mathrm{LSB} \\ & \left(\mathrm{ppm}^{\circ} \mathrm{C}\right) \end{aligned}$ |
| Bipolar Offset |  | 1 | $\begin{aligned} & \pm^{2} \\ & (5) \end{aligned}$ | $\begin{gathered} \pm 1 \\ (2.5) \end{gathered}$ | $\begin{array}{r}  \pm 1 \\ (2.5) \end{array}$ | $\begin{aligned} & \mathrm{LSB} \\ & \left(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\right) \end{aligned}$ |
| Full Scale Calibration |  | 1 | $\begin{aligned} & \pm 12 \\ & (50) \\ & \hline \end{aligned}$ | $\begin{gathered} \pm 7 \\ (25) \\ \hline \end{gathered}$ | $\begin{gathered} \pm 3 \\ (12) \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{LSB} \\ & \left(\mathrm{ppm}{ }^{\circ} \mathrm{C}\right) \end{aligned}$ |
| Power Supply Rejection | Max change in full scale calibration |  |  |  |  |  |
| $\begin{aligned} & +13.5 \mathrm{~V}<\mathrm{Vcc}<+16.5 \mathrm{~V} \text { or } \\ & +11.4 \mathrm{~V}<\mathrm{Vcc}<+12.6 \mathrm{~V} \end{aligned}$ |  | 1 | $\pm 0.5 \pm 2$ | $\pm 0.5 \pm 1$ | $\pm 0.5 \pm 1$ | LSB |
| $+4.5 \mathrm{~V}<\mathrm{V}_{\text {LOGIC }}<+5.5 \mathrm{~V}$ |  | 1 | $\pm 0.1 \pm 0.5$ | $\pm 0.1 \pm 0.5$ | $\pm 0.1 \pm 0.5$ | LSB |
| Analog Inputs Input Ranges Bipolar |  | 1 | $\left\|\begin{array}{ll} -5 & +5 \\ -10 & +10 \end{array}\right\|$ | $\left\|\begin{array}{ll} -5 & +5 \\ -10 & +10 \end{array}\right\|$ | $\left\|\begin{array}{ll} -5 & +5 \\ -10 & +10 \end{array}\right\|$ | $\left\lvert\, \begin{aligned} & \text { VOLTS } \\ & \text { volts } \end{aligned}\right.$ |
| Unipolar |  | 1 | $\begin{array}{ll} 0 & +10 \\ 0 & +20 \end{array}$ | $\left\|\begin{array}{ll} 0 & +10 \\ 0 & +20 \end{array}\right\|$ | $\begin{array}{\|ll\|} \hline 0 & +10 \\ 0 & +20 \end{array}$ | $\begin{array}{\|l} \text { VOLTS } \\ \text { VOLTS } \end{array}$ |
| Input Impedance 10 Vott Span 20 Volt Span |  | 1 | $\left\|\begin{array}{lrr} 3.75 & 5 & 6.25 \\ 15 & 20 & 25 \end{array}\right\|$ | $\left\|\begin{array}{lll} 3.75 & 5 & 6.25 \\ 15 & 20 & 25 \end{array}\right\|$ | $\left\|\begin{array}{lrr} 3.75 & 5 & 6.25 \\ 15 & 20 & 25 \end{array}\right\|$ | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{k} \Omega \end{aligned}$ |

Note 1: Fixed $50 \Omega$ resistor from REF OUT to REF IN and REF OUT to BIP OFF.

INDUSTRIAL TEMPERATURE RANGE -25 TO +85 ${ }^{\circ} \mathrm{C}$
$\mathrm{T}_{\mathrm{A}}=-25$ to $85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+15 \mathrm{~V}$ or $+12 \mathrm{~V}, \mathrm{~V}_{\text {LOGIC }}=+5 \mathrm{~V}$, unless otherwise specified.

| TEST <br> CONDITIONS | TEST <br> LEVEL | HADC574ZCI <br> MIN TYP MAX | HADC574ZBI <br> MIN TYP MAX | HADC574ZAI <br> MIN TYP MAX | UNITS |
| :--- | :--- | :--- | :--- | :--- | :--- |

DC ELECTRICAL CHARACTERISTICS

| Power Supplies Operating Voltage Range $V_{\text {LOGIC }}$ |  | 1 | +4.5 +5.5 | +4.5 | +5.5 | +4.5 |  | +5.5 | VOLTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{cc}}$ |  | 1 | +11.4 +16.5 | +11.4 | +16.5 | +11.4 |  | +16.5 | VOLTS |
| $\mathrm{V}_{\mathrm{EE}}$ | Not required for circuit operation |  |  |  |  |  |  |  |  |
| Operating Current logic |  | 1 | 0.51 | 0.5 | 1 |  | 0.5 | 1 | mA |
| Icc |  | I | $7 \quad 9$ | 7 | 9 |  | 7 | 9 | mA |
| lee | Not required for circuit operation. |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { Power Dissipation } \\ & \pm 15 \mathrm{~V},+5 \mathrm{~V} \end{aligned}$ |  | I | 110150 | 110 | 150 |  | 110 | 150 | mW |
| Internal Reference Voltage |  | 1 | $9.9 \quad 10 \quad 10.1$ | 9.910 | 10.1 |  | 10 | 10.1 | VOLTS |
| Output Current ${ }^{2}$ |  | 1 | 2 |  | 2 |  |  | 2 | mA |

DIGITAL CHARACTERISTICS

| $\begin{gathered} \text { Logic Inputs (CE, } \overline{\mathrm{CS}}, \\ \mathrm{R} / \overline{\mathrm{C}}, \mathrm{A0}, 12 / \overline{8}) \\ \text { Logic "1" } \end{gathered}$ |  | 1 | 2.05 .5 | 2.0 5.5 | 2.05 | VOLTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Logic "0" |  | I | $-0.5+0.8$ | $-0.5+0.8$ | $\begin{array}{ll}-0.5 & +0.8\end{array}$ | VOLTS |
| Current | 0to +5.5 V Input | 1 | $\pm .01+5$ | $\pm .01+5$ | $\pm .01+5$ | $\mu \mathrm{A}$ |
| Capacitance |  | II | 5 | 5 | 5 | pF |
| ```Logic Outputs (DB11-DBO, STS) Logic "0"``` | ( Sink $=1.6 \mathrm{~mA}$ ) | 1 | +0.4 | +0.4 | +0.4 | VOLTS |
| Logic "1" | (ISOURCE = $500 \mu \mathrm{~A})$ | 1 | +2.4 | +2.4 | +2.4 | VOLTS |
| Leakage | $\begin{aligned} & \hline \text { (High Z State, } \\ & \text { DB1 1- DBO Only) } \end{aligned}$ |  | $-5 \pm 0.1+5$ | $-5 \pm 0.1+5$ | $-5 \pm 0.1+5$ | $\mu \mathrm{A}$ |
| Capacitance |  | II | 5 | 5 | 5 | pF |

Note 2 Available for extemal loads, external load should not change during conversion.
When supplying an external load and operating on +12 V supplies, a buffer amplifier must be provided for the reference output.

MILITARY TEMPERATURE RANGE -55 TO $+\mathbf{1 2 5}^{\circ} \mathrm{C}$
$T_{A}=-55$ to $125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+15 \mathrm{~V}$ or $+12 \mathrm{~V}, \mathrm{~V}_{\text {LOGIC }}=+5 \mathrm{~V}$, unless otherwise specified.

| PARAMETER | TEST <br> CONDITIONS | TEST <br> LEVEL | HADC574ZCM <br> MIN TYP MAX | HADC574ZBM <br> MIN TYP MAX | HADC574ZAM <br> MIN TYP MAX | UNITS |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

DC ELECTRICAL CHARACTERISTICS


Note 1: Fixed $50 \Omega$ resistor from REF OUT to REF IN and REF OUT to BIP OFF.

MILITARY TEMPERATURE RANGE $-55 \mathrm{TO}+125^{\circ} \mathrm{C}$
$T_{A}=-55$ to $125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+15 \mathrm{~V}$ or $+12 \mathrm{~V}, \mathrm{~V}_{\text {LOGIC }}=+5 \mathrm{~V}$, unless otherwise specified.

| PARAMETER | TEST <br> CONDITIONS | TEST <br> LEVEL | HADC574ZCM <br> MIN TYP MAX | HADC574ZBM <br> MIN TYP MAX | HADC574ZAM <br> MIN TYP MAX | UNITS |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

DC ELECTRICAL CHARACTERISTICS

| Power Supplies Operating Voltage Range $V_{\text {LOGIC }}$ |  | 1 | +4.5 +5.5 | +4.5 | +5.5 | +4.5 |  | +5.5 | VOLTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vcc |  | 1 | +11.4 +16.5 | +11.4 | +16.5 | +11.4 |  | +16.5 | VOLTS |
| $\mathrm{V}_{\mathrm{EE}}$ | Not required for circuit operation. |  |  |  |  |  |  |  |  |
| Operating Current logic |  | 1 | 0.51 | 0.5 | 1 |  | 0.5 | 1 | mA |
| Icc |  | 1 | $7 \quad 9$ | 7 | 9 |  | 7 | 9 | mA |
| IEE | Not required for circuit operation. |  |  |  |  |  |  |  |  |
| Power Dissipation $\pm 15 \mathrm{~V},+5 \mathrm{~V}$ |  | 1 | 110150 | 110 | 150 |  | 110 | 150 | mW |
| Internal Reference Voltage |  | 1 | $9.9 \quad 10 \quad 10.1$ | 9.910 | 10.1 | 9.9 | 10 | 10.1 | VOLTS |
| Output Current ${ }^{2}$ |  | 1 | 2 |  | 2 |  |  | 2 | mA |

DIGITAL CHARACTERISTICS

| Logic Inputs (CE, CS, $\mathrm{R} / \overline{\mathrm{C}}, \mathrm{AO}, 12 / \overline{8})$ Logic "1" |  | 1 | 2.05 .5 | $2.0 \quad 5.5$ | 2.05 | VOLTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Logic "0" |  | 1 | -0.5 +0.8 | -0.5 +0.8 | $-0.5+0.8$ | VOLTS |
| Current | 0to +5.5 V Input | I | $\pm .01+1$ | $\pm .01+1$ | $\pm .01+1$ | $\mu \mathrm{A}$ |
| Capacitance |  | II | 5 | 5 | 5 | pF |
| ```Logic Outputs (DB11-DBO, STS) Logic "0"``` | ( ${ }^{\text {S }}$ Sink $=1.6 \mathrm{~mA}$ ) | 1 | +0.4 | +0.4 | +0.4 | VOLTS |
| Logic "1" | $\begin{aligned} & \text { (ISOURCE = } \\ & 500 \mu \mathrm{~A}) \end{aligned}$ | 1 | +2.4 | +2.4 | +2.4 | VOLTS |
| Leakage | (High Z State, DB11-DB0 Only) |  | $-5 \pm 0.1+5$ | $-5 \pm 0.1+5$ | $-5 \pm 0.1+5$ | $\mu \mathrm{A}$ |
| Capacitance |  | II | 5 | 5 | 5 | pF |

Note 2 Available for extemal loads, external load should not change during conversion.
When supplying an external load and operating on +12 V supplies, a buffer amplifier must be provided for the reference output.

## CONVERT MODE TIMING CHARACTERISTICS

Typical @ $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+15 \mathrm{~V}$ or $+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{LOGI}} \mathrm{C}=+5 \mathrm{~V}$, unless otherwise specified.

| PARAMETER | TEST <br> CONDITIONS <br> NOTE 5 | TEST <br> LEVEL | HADC574ZC <br> MIN TYP MAX | HADC574ZB | HAD TYP MAX | MIN TYP MAX |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | UNITS

AC ELECTRICAL CHARACTERISTICS

| $\mathrm{t}_{\text {DSC }}$ STS Delay from CE |  | 1 |  |  | 200 |  |  | 200 |  |  | 200 | ns |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {HEC }}$ CE Pulse Width |  | 1 | 50 |  |  | 50 |  |  | 50 |  |  | ns |  |
| ${ }^{\text {ISSC }}$ CS to CE Setup |  | 1 | 50 |  |  | 50 |  |  | 50 |  |  | ns |  |
| ${ }^{t^{\prime} \text { HSC }} \overline{\text { CS Low during } C E}$ High |  | I | 50 |  |  | 50 |  |  | 50 |  |  | ns |  |
| ${ }^{\text {t }}$ SRC $\mathrm{R} / \mathrm{C}$ to CE Setup |  | 1 | 50 |  |  | 50 |  |  | 50 |  |  | ns |  |
| ${ }^{\mathrm{t}}$ HRC R/C Low During CE High |  | I | 50 |  |  | 50 |  |  | 50 |  |  | ns |  |
| $\mathrm{t}_{\text {SAC }} \mathrm{AO}$ to CE Setup |  | 1 | 0 |  |  | 0 |  |  | 0 |  |  | ns |  |
| $\mathrm{t}_{\mathrm{HAC}}$ AO Valid During CE High |  | 1 | 50 |  |  | 50 |  |  | 50 |  |  | ns |  |
| $t_{C}$ Conversion Time 12-Bit Cycle | Tmin to Tmax | 1 | 13 | 18 | 25 | 15 | 18 | 25 | 15 | 18 | 25 | $\mu \mathrm{s}$ |  |
| 8-Bit Cycle | Tmin to Tmax | 1 | 10 | 13 | 19 | 10 | 13 | 17 | 10 | 13 | 17 | $\mu \mathrm{s}$ |  |

Note 5: Time is measured from $50 \%$ level of digital transitions. Tested with a 100 pF and $3 \mathrm{k} \Omega$ load for high impedance to drive and tested with 10 pF and $3 \mathrm{~K} \Omega$ load for drive to high impedance.


Figure 1 - Convert Mode Timing Diagram

READ MODE TIMING CHARACTERISTICS
Typical @ $+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+15 \mathrm{~V}$ or $+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{LOGIC}}=+5 \mathrm{~V}$, Unless otherwise specified.

| TEST <br> CONDITIONS <br> NOTE 5 | TEST <br> LEVEL | HADC574ZC | HADC574ZB | HADC574ZA | MIN TYP MAX |
| :--- | :--- | :---: | :---: | :---: | :--- | MIN TYP MAX | MIN TYP MAX |
| :--- | UNITS

AC ELECTRICAL CHARACTERISTICS

| ${ }^{\text {t }}$ D Access Time from CE | 1 |  | 150 |  | 150 |  | 150 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {HD }}$ Data Valid After CE Low | 1 | 25 |  | 25 |  | 25 |  | ns |
| $\mathrm{t}_{\text {HL }}$ Output Float Delay | 1 |  | 150 |  | 150 |  | 150 | ns |
| ${ }^{\text {S SSR }}$ CS to CE Setup | 1 | 50 | 0 | 50 | 0 | 50 | 0 | ns |
| ${ }^{\text {t }}$ SRR $\mathrm{R} / \mathrm{C}$ to CE Setup | 1 | 0 | 0 | 0 | 0 | 0 | 0 | ns |
| $\mathrm{t}_{\text {SAR }} \mathrm{A} 0$ to CE Setup | 1 | 50 |  | 50 |  | 50 |  | ns |
| $t_{\text {HSR }} \overline{\text { LS }}$ Valid After CE | I | 0 | 0 | 0 | 0 | 0 | 0 | ns |
| $t_{\text {HRR }}$ R/C High After CE | 1 | 0 | 0 | 0 | 0 | 0 | 0 | ns |
| $t_{\text {HAR }}$ Ao Valid After CE Low | 1 | 50 |  | 50 |  | 50 |  | ns |
| $t_{\text {HS }} \underset{\text { VTlid }}{\text { STS Delay After Data }}$ | 1 | 300 | 1000 | 300 | 1000 | 300 | 1000 | ns |



Figure 2 - Read Mode Timing Diagram

STAND-ALONE MODE TIMING CHARACTERISTICS

$$
\text { Typical @ }+25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{CC}}=+15 \mathrm{~V} \text { or }+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{LOGIC}}=+5 \mathrm{~V} \text {, Unless otherwise specified. }
$$

$\begin{array}{l|l|l|l|l|l|l}\hline \text { PARAMETER } & \begin{array}{l}\text { TEST } \\ \text { CONDITIONS } \\ \text { NOTE 5 }\end{array} & \begin{array}{l}\text { TEST } \\ \text { LEVEL }\end{array} & \text { HADC574ZC } & \text { HADC574ZB } & \text { HADC574ZA } & \text { TYP MAX }\end{array}$ MIN TYP MAX $\left.\begin{array}{l}\text { MIN TYP MAX }\end{array}\right]$ UNITS

| $t_{\text {HRL }}$ Low R/C Pulse Width | 1 | 50 |  | 50 |  | 50 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {t DS }}$ STS Delay fromR/C | 1 |  | 200 |  | 200 |  | 200 | ns |
| $t_{\text {HDR }}^{\text {Data Valid After }} \begin{aligned} & \text { R/C Low }\end{aligned}$ | 1 | 25 |  | 25 |  | 25 |  | ns |
| $t_{\text {HS }} \underset{\text { Valid }}{\text { STS Delay After Data }}$ | 1 | 300 | 1000 | 300 | 1000 | 300 | 1000 | ns |
| $t_{\text {HRH }}$ High R $\overline{\mathrm{C}}$ Pulse Width | 1 | 150 |  | 150 |  | 150 |  | ns |
| ${ }^{\text {t }}$ DDR Data Access Time | . 1 |  | 150 |  | 150 |  | 150 | ns |

SAMPLE AND HOLD


Figure 3 - Low Pulse For R/C - Outputs Enabled After Conversion

Figure 4 - High Pulse For R/C - Outputs Enabled While R/C is High, Otherwise High Impedance

## ELECTRICAL CHARACTERISTICS TESTING

All electrical characteristics are subject to the following conditions:

All parameters having Min./Max. specifications are guaranteed. The Test Level column indicates the specific device testing actually performed during production and Quality Assurance inspection. Any blank sections in the data columns indicates that the specification is not tested at the specified condition.

Unless otherwise noted, all tests are pulsed tests, therefore $\mathrm{T}_{\text {junc }}=\mathrm{T}_{\text {case }}=\mathrm{T}_{\text {ambient }}$.

## TEST LEVEL TEST PROCEDURE

Production tested at the specified conditions.

Parameter is guaranteed by design and sampled characterization data.

## DEFINITION OF SPECIFICATIONS

## INTEGRAL LINEARITY ERROR

Linearity error refers to the deviation of each individual code from a line drawn from "zero" through "full scale" with all offset errors nulled out (See Figure 5 and 7). The point used as "zero" occurs $1 / 2 \mathrm{LSB}$ ( 1.22 mV for a 10 Volt span) before the first code transistion (all zeros to only the LSB "on"). "Full scale" is defined as a level 1 and 1/2LSB beyond the last code transition (to all ones). The deviation of a code from the true straight line is measured from the middle of each particular code.

The HADC574ZAC and Bc grades are guaranteed for maximum nonlinearity of $\pm 1 / 2$ LSB. For these grades, this means that an analog value which falls exactly in the center of a given code width will result in the correct digital output code. Values nearer the upper or lower transition of the code width may produce the next upper or lower digital output code. The HADC574AM, BM, CC and CM grades are guaranteed to $\pm 1$ LSB maximum error. For these grades, an analog value which falls within a given code width will result in either the correct code for that region or either adjacent one. The linearity is not user-adjustable.

## DIFFERENTIAL LINEARITY ERROR (NO MISSING CODES)

A specification which guarantees no missing codes requires that every code combination appear in a monotonically increasing sequence as the analog input level is increased. Thus every code must have a finite width. For the HADC574Z type BC, AC, BM, and AM grades, which guarantee no missing codes to 12bit resolution, all 4096 codes must be present over the entire operating temperature ranges. The HADC574Z CC and CM grades guarantee no missing codes to 11bit resolution over temperature; this means that all code combinations of the upper 11 bits must be present; in practice, very few of the 12-bit codes are missing.

## DIFFERENTIAL NONLINEARITY

Differential nonlinearity is a measure of how much the actual quantization step width varies from the ideal step width of 1 LSB. Figure 7 shows a differential nonlinearity of 2 LSB - the actual step width is 3 LSB. The HADC574Z's specification gives the worst case differential nonlinearity in the A/D transfer function under specified dynamic operating conditions. Small, localized differential nonlinearities may be insignificant when digitizing full scale signals. However, if a low level input signal happens to fall on that part of the A/D transfer function with the differential nonlinearity error, the effect will be significant.

## MISSING CODES

Missing codes represent a special kind of differential nonlinearity. The quantization step width for a missing code is 0 LSB, which results in a differential nonlinearity of -1 LSB. Figure 7 points out two missed codes in the transfer function.


Figure 5-Static Input Conditions

## QUANTIZATION UNCERTAINTY

Analog-to-digital converters exhibit an inherent quantization uncertainty of $\pm 1 / 2$ LSB. This uncertainty is a fundamental characteristic of the quantization process and cannot be reduced for a converter of a given resolution.

## QUANTIZATION ERROR

Quantization error is the fundamental, irreducible error associated with the perfect quantizing of a continuous (analog) signal into a finite number of digital bits (A/D transfer function). A 12-bit AD converter can represent an input voltage with a best case uncertainty of 1 part in $2^{12}$ ( 1 part in 4096). In real A/Ds under dynamic operating conditions, the quantization bands (bit change step vs input amplitude) for certain codes can be significantly larger (or smaller) than the ideal. The ideal width of each quantization step (or band) is $Q=F S R / 2^{N}$ where $F S R=$ full scale range and $N=12$. Non- ideal quantization bands represent differential nonlinearity errors (See Figures 5, 6 and 7).

## RESOLUTION - ACTUAL VS. AVAILABLE

The available resolution of an N -bit converter is $2^{\mathrm{N}}$. This means it is theoretically posssible to generate 2 N unique output codes.


Figure 6-Quantizing error


Figure 7 - Dynamic Conditions

## THROUGHPUT

Maximum throughput is the greatest number of conversions per second at which an ADC will deliver its full rated performance. This is equivalent to the inverse of the sum of the multiplex time (if applicable), the $\mathrm{S} / \mathrm{H}$ settling time and the conversion time.

GAIN
The slope of the transfer curve. Gain is generally user adjustable to compensate for long term drift.

## ACQUISITION TIME/APERTURE DELAY TIME

In the HADC574Z, this is the time delay between the $\mathrm{R} / \overline{\mathrm{C}}$ falling edge and the actual start of the HOLD mode in a sample and HOLD function.

## APERTURE JITTER

A specification indicating how much the aperture delay time varies between samples.

## SUCCESSIVE APPROXIMATION ADC

The successive approximation converter uses an architecture with inherently high throughput rates which converts high frequency signals with great accuracy. A sample and hold type circuit can be used on the input to freeze these signals during conversion.

An N -bit successive approximation converter performs a sequence of tests comparing the input voltage to a successively narrower voltage range. The first range is half full scale, the next is quarter full scale, etc., until it reaches the Nth test which narrows it to a range of $1 / 2^{\mathrm{N}}$ of full scale. The conversion time is fixed by the clock frequency and is thus independent of the input voltage.

## UNIPOLAR OFFSET

The first transition should occur at a level $1 / 2$ LSB above analog common. Unipolar offset is defined as the deviation of the actual transition from that point. This offset can be adjusted as discussed on the following pages. The unipolar offset temperature coefficient specifies the maximum change of the transition point over temperature, with and without external adjustment.

## BIPOLAR OFFSET

In the bipolar mode, the major carry transition (0111 11111111 to 100000000000 ) should occur for an analog value $1 / 2 \mathrm{LSB}$ below analog common. The bipolar offset error and temperature coefficient specify the initial deviation and maximum change in the error over temperature.

## CONVERSION TIME

specified operating range. Conversion time can be expressed as time/bit for a converter with selectable resolution or as time/conversion when the number of bits is constant. The HADC574Z is specified as time/conversion for all 12-bits. Conversion time should not be confused with maximum allowable analog input frequency which is discussed later.

## FULL SCALE CALIBRATION ERROR

The last transition (from 111111111110 to 1111 11111111 1111) should occur for an analog value 1 and $1 / 2$ LSB below the nominal full scale ( 9.9963 Volts for 10.000 Volts full scale). The full scale calibration error is the deviation of the actual level at the last transition from the ideal level. This error, which typically is 0.05 to $0.1 \%$ of full scale, can be trimmed out as shown in Figures 11 and 12. The full scale calibration error over temperature is given with and without the initial error trimmed out. The temperature coefficients for each grade indicate the maximum change in the full scale gain from the initial value using the internal 10 Volt reference.

## TEMPERATURE COEFFICIENTS

The temperature coefficients for full scale calibration, unipolar offset, and bipolar offset specify the maximum change from the initial $\left(25^{\circ} \mathrm{C}\right)$ value to the value at $T_{\text {min }}$ or Tmax.

## POWER SUPPLY REJECTION

The standard specifications for the HADC574Z assume +5.00 and +15.00 or +12.00 Volt supplies. The only effect of power supply error on the performance of the device will be a small change in the full scale calibration. This will result in a linear change in all lower order codes. The specifications show the maximum change in calibration from the initial value with the supplies at the various limits.

## CODE WIDTH

A fundamental quantity for A/D converter specifications is the code width. This is defined as the range of analog input values for which a given digital output code will occur. The nominal value of a code width is equivalent to 1 least significant bit (LSB) of the full scale range or 2.44 mV out of 10 Volts for a 12-bit ADC.

## LEFT-JUSTIFIED DATA

The data format used in the HADC574Z is left-justified. This means that the data represents the analog input as a fraction of full scale, ranging from 0 to 4095/4096. This implies a binary point to the left of the MSB.

## MONOTONICITY

This characteristic describes an aspect of the code to code progression from minimum to maximum input. A device is said to be monotonic if the output code continuously increases as the input signal increases, and if the output code continuously decreases as the input signal decreases. Figure 7 demonstrates nonmonotonic behavior.

## CIRCUIT OPERATION

The HADC574Z is a complete 12-bit Analog-To-Digital converter which consists of a single chip version of the industry standard 574 . This single chip contains a precision 12-bit capacitor digital-to-analog converter (CDAC) with voltage reference, comparator, successive approximation register (SAR), sample \& hold, clock, output buffers and control circuitry to make it possible to use the HADC574Z with few external components.

When the control section of the HADC574Z initiates a conversion command, the clock is enabled and the successive-approximation register is reset to all zeros. Once the conversion cycle begins, it can not be stopped or re-started and data is not available from the output buffers.

The SAR, timed by the clock, sequences through the conversion cycle and returns an end-of-convert flag to the control section of the ADC. The clock is then disabled by the control section, the output status goes low, and the control section is enabled to allow the data to be read by external command.

The internal HADC574Z 12-bit CDAC is sequenced by the SAR starting from the MSB to the LSB at the beginning of the conversion cycle to provide an output voltage from the CDAC that is equal to the input signal voltage (which is divided by the input voltage divider network). The comparator determines whether the addition of each successively-weighted bit voltage causes the CDAC output voltage summation to be greater or less than the input voltage; if the sum is less, the bit is left on; if more, the bit is turned off. After testing all the bits, the SAR contains a 12-bit binary code which accurately represents the input signal to within $\pm 1 / 2 \mathrm{LSB}$.

The internal reference provides the voltage reference to the CDAC with excellent stability over temperature and time. The reference is trimmed to 10.00 Volts $\pm 1 \%$ and can supply up to 2 mA to an external load in addition to that required to drive the reference input resistor ( 1 mA ) and offset resistor ( 1 mA ) when operating with $\pm 15 \mathrm{~V}$ supplies. If the HADC574Z is used with $\pm 12 \mathrm{~V}$ supplies, or if external current must be supplied over the full temperature range, an
external buffer amplifier is recommended. Any external load on the HADC574Z reference must remain constant during conversion.

The sample and hold feature is a bonus of the CDAC architecture. Therefore the majority of the S/H specifications are included within the ADD specifications.

Although the sample-and-hold circuit is not implemented in the classical sense, the sampling nature of the capacitive DAC makes the HADC574Z appear to have a built in sample-and-hold. This sample-and-hold action substantially increases the signal bandwidth of the HADC574Z over that of similar competing devices.

Note that even though the user may use an external sample and hold for very high frequency inputs, the internal sample and hold still provides a very useful isolation function. Once the internal sample is taken by the CDAC capacitance, the input of the HADC574Z is disconnected from the user's sample and hold. This prevents transients occuring during conversion from being inflicted upon the attached sample and hold buffer. All other 574 circuits will cause a transient load current on the sample and hold which will upset the buffer output and may add error to the conversion itself.

Furthermore, the isolation of the input after the acquisition time in the HADC574Z allows the user an opportunity to release the hold on an external sample and hold and start it tracking the next sample. This will increase system throughput with the user's existing components.

## SAMPLE AND HOLD FUNCTION

When using an external S/H, the HADC574Z acts as any other 574 device because the internal S/H Is transparent. The sample/hold function in the HADC574Z is inherent to the capacitor DAC structure, and its timing characteristics are determined by the internally generated clock. However, for limited frequency ranges, the internal $\mathrm{S} / \mathrm{H}$ may eliminate the need for an external $\mathrm{S} / \mathrm{H}$. This function will be explained in the next two sections.

The operation of the S/H function is internal to the HADC574Z and is controlled through the normal R/C control line (refer to Figure 8.) When the R/C line makes a negative transition, the HADC574Z stants the timing of the sampling and conversion. The first 2 clock cycles are allocated to signal acquisition of the input by the CDAC (this time is defined as $\mathrm{T}_{\mathrm{acq}}$ ). Following these two cycles, the input sample is taken and held. The A/D conversion follows this cycle with
the duration controlled by the internal clock cycle.
During $T_{\text {acq }}$, the equivalent circuit of the HADC574Z in-put is as shown in Figure 9 (the time constant of the input is independant of which input level is used.) This CDAC capacitance must be charged up to the input voltage during $\mathrm{T}_{\text {acc. }}$. Since the CDAC time constant is 100 nsecs., there is more than enough time for settling the input to 12 bits of accuracy during $T_{\text {acq }}$ The excess time left during $\mathrm{T}_{\text {acg }}$ allows the user's buffer amp to settle after being switched to the CDAC load.

Note that because the sample is taken relative to the $\mathrm{R} / \overline{\mathrm{C}}$ transition, $\mathrm{T}_{\mathrm{acq}}$ is also the traditional "aperture delay" of this internal sample and hold.

Since $\mathrm{T}_{\text {acg }}$ is measured in clock cycles, its duration will vary with the internal clock frequency. This results in $\mathrm{T}_{\mathrm{acq}}=2.4 \mu \mathrm{secs} \pm 0.6 \mu \mathrm{secs}$. between units and over temperature.

Offset, gain and linearity errors of the $\mathrm{S} / \mathrm{H}$ circuit, as well as the effects of its droop rate, are included in the overall specs for the HADC574Z.

## APERTURE UNCERTAINTY

Often the limiting factor in the application of the sample and hold is the uncertainty in the time the actual sample is taken - i.e. the "aperture jitter" or $\mathrm{T}_{\mathrm{AJ}}$. The HADC574Z has a nominal aperture jitter of 8 nsecs. between samples. With this jitter, it is possible to accurately sample a wide range of input signals.

The aperture jitter causes an amplitude uncertainty for any input where the voltage is changing. The approximate voltage error due to aperture jitter depends on the slew rate of the signal at the sample point (See Figure 10). The magnitude of this change for a sinewave can be calculated:

Assume a sinusoidal signal, maximum slew rate, $\mathrm{Sr}=$ $2 \pi \mathrm{fVp}(\mathrm{Vp}=$ peak voltage, $\mathrm{f}=$ frequency of sine wave)
For an N -bit converter to maintain $+/-1 / 2$ LSB accuracy:
Verr $\leq \mathrm{Vfs} / 2^{\mathrm{N}+1}$ (where Verr is the allowable error voltage and Vfs is the full scale voltage)

From Figure 10:
$\mathrm{Sr}=\Delta \mathrm{V} / \Delta \mathrm{T}=2 \pi \mathrm{fV} \mathrm{p}$
Let $\Delta V=V e r r=V_{f s} 2-(N+1), V p=V i n / 2$ and $\Delta T=t_{A J}$ (the time during which unwanted voltage change occurs)

The above conditions then yield:
$\mathrm{Vfs} / 2^{\mathrm{N}+1} \geq \pi \mathrm{fVint}_{\mathrm{AJ}}$ or $\mathrm{f}_{\text {max }} \leq \mathrm{Vfs} /\left(\pi \mathrm{Vint} \mathrm{t}_{\mathrm{A}}\right) 2^{2 \mathrm{~N}+1}$ therefore $f_{\max } \leq 5 \mathrm{KHz}$.

For higher frequency signal inputs, an external sample and hold is recommended.


Figure 8 - Sample and Hold Function


Figure 9 - Equivalent HADC574Z Input Circuit


## TYPICAL INTERFACE CIRCUIT

The HADC574Z is a complete AD converter that is fully operational when powered up and issued a Start Convert Signal. Only a few external components are necessary as shown in Figures 11 and 12. The two typical interface circuits are for operating the HADC574Z in either a unipolar or bipolar input mode. Further information is given in the following sections on these connections, but first a few considerations concerning board layout to achieve the best operation.

For each application of this device, strict attention must be given to power supply decoupling, board layout (to reduce pickup between analog and digital sections), and grounding. Digital timing, calibration and the analog signal source must be considered for correct operation.

To achieve specified accuracy, a double-sided printed circuit board with a copper ground plane on the component side is recommended. Keep analog signal traces away from digital lines. It is best to lay the P.C. board out such that there is an analog section and a digital section with a single point ground connection between the two through an RF bead. If this is not possible, run analog signals between ground traces and cross digital lines at right angles only.

## POWER SUPPLIES

The supply voltages for the HADC574Z must be kept as quiet as possible from noise pickup and also regulated from transients or drops. Because the part has 12 -bit accuracy, voltage spikes on the supply lines can cause several LSB deviations on the output. Switching power supply noise can be a problem. Careful filtering and shielding should be employed to prevent the noise from being picked up by the converter.

Capacitor bypass pairs are needed from each supply pin to it's respective ground to filter noise and counter the problems caused by the variations in supply current. A $10 \mu \mathrm{~F}$ tantalum and a $0.1 \mu \mathrm{~F}$ ceramic type in parallel between V LOGIC (pin1) and digital common (pin15), and $\mathrm{V}_{\mathrm{cc}}$ (pin 7) and analog common (pin 9) is sufficient. $\mathrm{V}_{\mathrm{EE}}$ is generated internally so pin 11 may be grounded or connected to a negative supply if the HADC574Z is being used to upgrade an already existing design.

Figure 10 - Aperture Uncertainty

## GROUNDING CONSIDERATIONS

Any ground path from the analog and digital ground should be as low resistance as possible to accomodate the ground currents present with this device.

The analog ground current is approximately 6 mADC while the digital ground is 3mADC. The analog and digital common pins should be tied together as close to the package as possible to guarantee best performance. The code dependant currents flow through the $V_{\text {LOGIC }}$ and $V_{C C}$ terminals and not through the analog and digital common pins.

The HADC574Z may be operated by a $\mu \mathrm{P}$ or in the stand-alone mode. The part has four standard input ranges: 0 V to $+10 \mathrm{~V}, 0 \mathrm{~V}$ to $+20 \mathrm{~V}, \pm 5 \mathrm{~V}$ and $\pm 10 \mathrm{~V}$. The maximum errors that are listed in the specifications for gain and offset may be adjusted externally to zero as explained in the next two sections.

## CALIBRATION AND CONNECTION PROCEDURES

## UNIPOLAR

The calibration procedure consists of adjusting the converter's most negative output to its ideal value for offset adjustment, and then adjusting the most positive output to its ideal value for gain adjustment.

Starting with offset adjustment and referring to Figure 11, the midpoint of the first LSB increment should be positioned at the origin to get an output code of all $0 s$. To do this, an input of $+1 / 2 \mathrm{LSB}$ or +1.22 mV for the 10 V range and +2.44 mV for the 20 V range should be applied to the HADC574Z. Adjust the offset potentiometer R1 for code transition flickers between 000000000000 and 000000000001.

The gain adjustment should be done at positive full scale. The ideal input corresponding to the last code change is applied. This is 1 and $1 / 2 \mathrm{LSB}$ below the nominal full scale which is +9.9963 V for the 10 V range and +19.9927 V for the 20 V range. Adjust the gain potentiometer R2 for flicker between codes 1111 11111110 and 11111111 1111. If calibration is not necessary for the intended application, replace R1 with a $50 \Omega, 1 \%$ metal film resister and remove the network from pin 12. Connect pin 12 to pin 9. Connect the analog input to pin 13 for the 0 V to 10 V range or to pin 14 for the 0 V to 20 V range.

## BIPOLAR

The gain and offset errors listed in the specifications may be adjusted to zero using the potentiometers R1
and R2 (See Figure 12). If adjustment is not needed, either or both pots may be replaced by a $50 \Omega, 1 \%$ metal film resistor.

To calibrate, connect the analog input signal to pin 13 for $\mathrm{a} \pm 5 \mathrm{~V}$ range or to pin 14 for $\mathrm{a} \pm 10 \mathrm{~V}$ range. First apply a DC input voltage $1 / 2 \mathrm{LSB}$ above negative full scale which is -4.9988 V for the $\pm 5 \mathrm{~V}$ range or 9.9976 V for the $\pm 10 \mathrm{~V}$ range. Adjust the offset potentiometer R1 for flicker between output codes 000000000000 and 000000000001 . Next, apply a DC input voltage 1 and 1/2LSB below positive full scale which is +4.9963 V for the $\pm 5 \mathrm{~V}$ range or +9.9927 V for the $\pm 10 \mathrm{~V}$ range. Adjust the gain potentiometer R2 for flicker between codes 1111 11111110 and 111111111111.

## ALTERNATIVE

The $100 \Omega$ potentiometer R2 provides gain adjust for the 10 V and 20 V ranges. In some applications, a full scale of 10.24 V (for an LSB of 2.5 mV ) or 20.48 V (for an LSB of 5.0 mV ) is more convenient. For these, replace R2 by a $50 \Omega, 1 \%$ metal film resistor. Then to provide gain adjust for the 10.24 V range, add a $200 \Omega$ potentiometer in series with pin 13. For the 20.48 V range, add a $1000 \Omega$ potentiometer in series with pin 14.

## CONTROLLING THE HADC574Z

The HADC574Z can be operated by most microprocessor systems due to the control input pins and on-chip logic. It may also be operated in the "stand-alone" mode and enabled by the R/C input pin. Full $\mu \mathrm{P}$ control consists of selecting an 8 or 12 -bit conversion cycle, initiating the conversion, and reading the output data when ready. The output read has the options of choosing either 12-bits at once or 8 followed by 4-bits in a left-justified format. All five control inputs are TTL/CMOS compatible and include $12 / \overline{8}, \overline{\mathrm{CS}}, \mathrm{A} 0, \mathrm{R} / \overline{\mathrm{C}}$ and CE$)$. The use of these inputs in controlling the converter's operations is shown in Table 1, and the internal control logic is shown in a simplified schematic in Figure 13.

## STAND-ALONE OPERATION

The simplest interface is a control line connected to R/C. The other controls must be tied to known states as follows: CE and 12/8 are wired high, A0 and $\overline{\mathrm{CS}}$ are wired low. The output data arrives in words of 12-bits each. The limits on R$\overline{/ C}$ duty cycle are shown in Figures 3 and 4. It may have duty cycle within and including the extremes shown in the specifications on the pages. In general, data may be read when $R / C$ is high unless STS is also high, indicating a conversion is in progress.

## CONVERSION LENGTH

A conversion start transition latches the state of Ao as shown in Figure 13 and Table 1. The latched state determines if the conversion stops with 8 -bits (Ao high) or continues for 12-bits (Ao low). If all 12-bits are read following an 8 -bit conversion, the three LSB's will be a logic "0" and DB3 will be a logic "1". Ao is latched because it is also involved in enabling the output buffers as will be explained later. No other control inputs are latched.


Figure 11-Unipolar Input Connections


Figure 12 - Bipolar Input Connections

A conversion may be initiated by a logic transition on any of the three inputs: $C E, \overline{C S}, R / \bar{C}$, as shown in Table 1. The last of the three to reach the correct state starts the conversion, so one, two or all three may be dynamically controlled. The nominal delay from each is the same and all three may change state simultaneously. In order to assure that a particular input controls the start of conversion, the other two should be setup at least 50 ns earlier. Refer to the convert mode timing specifications. The Convert Start timing diagram is illustrated in Figure 1.

The output signal STS is the status flag and goes high only when a conversion is in progress. While STS is high, the output buffers remain in a high impedance state so that data can not be read. Also, when STS is high, an additional Start Convert will not reset the converter or reinitiate a conversion. Note, if Ao changes state after a conversion begins, an additional Start Convert command will latch the new state of Ao and possibly cause a wrong cycle length for that conversion ( 8 versus 12-bits).

## READING THE OUTPUT DATA

The output data buffers remain in a high impedance state until the following four conditions are met: R/C is high, STS is low, CE is high and CS is low. The data lines become active in response to the four conditions and output data according to the conditions of $12 / 8$ and Ao. The timing diagram for this process is shown in Figure 2. When $12 / \overline{8}$ is high, all 12 data outputs become active simultaneously and the Ao input is ignored. This is for easy interface to a 12 or 16-bit data bus. The $12 / \overline{8}$ input is usually tied high or low, although it is TTUCMOS compatible.

Table 1-Truth Table for the HADC574Z Control Inputs

| CE | CS | $\mathrm{R} \boldsymbol{C}$ | 12/8 | Ao | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | x | x | x | x | None |
| x | 1 | x | $x$ | x | None |
| $\uparrow$ | 0 | 0 | $\mathbf{x}$ | 0 | Intilate 12 bit converalon |
| 4 | 0 | 0 | $\mathbf{x}$ | 1 | Intiate 8 bit conversion |
| 1 | $\dagger$ | 0 | $\mathbf{x}$ | 0 | Intiate 12 blt conversion |
| 1 | $\downarrow$ | 0 | x | 1 | Intiate 8 bit conversion |
| 1 | 0 | $\downarrow$ | $x$ | 0 | Initiate 12 bit converelon |
| 1 | 0 | $\downarrow$ | x | 1 | Intiate 8 bit convorelon |
| 1 | 0 | 1 | 1 | x | Enable 12 bh Output |
| 1 | 0 | 1 | 0 | 0 | Enable 8 MSE's Only |
| 1 | 0 | 1 | 0 | 1 | Enable 4 LSB's Phus 4 Trailing Zeroes |

When $12 / \overline{8}$ is low, the output is separated into two 8 bit bytes as shown below:

BYTE $1 \quad$ BYTE 2


This configuration makes it easy to connect to an 8-bit data bus as shown in Figure 13. The Ao control can be connected to the least significant bit of the data bus in order to store the output data into two consecutive memory locations. When Ao is pulled low, the 8 MSBs are enabled only. When Ao is high, the 4 MSBs are disabled, bits 4 through 7 are forced to a zero and the four LSBs are enabled. The two byte format is "left justified data" as shown above and can be considered to have a decimal point or binary to the left of byte 1.

Ao may be toggled without damage to the converter at any time. Break-before-make action is guaranteed between the two data bytes. This assures that the outputs which are strapped together in Figure 13 will never be enabled at the same time.

In Figure 2, it can be seen that a read operation usually begins after the conversion is complete and STS is low. If earlier access is needed, the read can begin no later than the addition of times $t_{D D}$ and $t_{H S}$ before STS goes low.


Figure 13 - Interfacing the HADC574Z to an 8-bit Data Bus


Figure 14 - HADC574Z Control Logic


Figure 15 - Burn-in Schematic

PIN ASSIGNMENT HADC574Z
TOP VIEW

| NAME | FUNCTION | N <br>  <br>  <br> 0 |
| :---: | :---: | :---: |
| V LOGIC | Logic Supply Voltage, Nominally +5 V | 1 |
| $12 / \overline{8}$ | Data Mode Select |  |
| $\overline{\text { CS }}$ | Chip Select |  |
| Ao | Byte Address/ Short cycle |  |
| R/C | Read/ Convert | 2 |
| CE | Chip Enable |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Analog Positive Supply Voltage Nominally +15 V |  |
| REF OUT | Reference Output Nominally +10V |  |
| AGND | Analog Ground |  |
| REF IN | Reference Input |  |
| N/C (VEE) | This pin is not connected to the device. |  |
| BIP OFF | Bipolar Offset |  |
| 10 V IN | 10 Volt Analog Input |  |
| 20 VIN | 20V Analog Input |  |
| DGND | Digital Ground |  |
| DB0-DB11 | $\begin{aligned} & \text { Digital DataOutput } \\ & \text { DB11-MSB } \\ & \text { DB0-LSB } \end{aligned}$ |  |
| STS | Status |  |


| VLOGIC | STS |  |  |
| :---: | :---: | :---: | :---: |
|  |  |  | 28 |
| $12 / 8$$\overline{c s}$ | DB11 |  | 27 |
|  |  | DB10 | 26 |
| Ao |  | DB9 | 25 |
| R/C |  | DB8 | 24 |
| CE |  | DB7 | 23 |
| vcc |  | DB6 | 22 |
| REF OUT |  | DB5 | 21 |
| AGND |  | DB4 | 20 |
| REF IN |  | DB3 | 19 |
| N/C (VEE) |  | DB2 | 18 |
| BIP OFF | LSB | DB1 | 17 |
| 10 V IN20 V IN |  | DBO | 16 |
|  |  | DGND | 15 |

28 LEAD DIP
**For Ordering Information See Section 1.

NOTES:

## FEATURES:

- IMPROVED PIN-TO-PIN COMPATIBLE MONOLITHIC VERSION OF THE HI574A
AND AD674A
- Complete 12-bit A/D Converter with

Sample-Hold, Reference and Clock

- Low Power Dissipation ( 150 mW Max)
- 12-bit Linearity (over temp)
- $15 \mu \mathrm{~s}$ Max Conversion Time
- No Negative Supply Required
- Full Bipolar and Unipolar Input Range


## GENERAL DESCRIPTION

The HADC674Z is a complete, 12 -bit successive approximation A/D converter. The device is integrated on a single die to make it the first monolithic CMOS version of the industry standard device, HI674A and AD674A. Included on chip is an internal reference, clock, and a sample and hold. The S/H is an additional feature not available on similar devices.

The HADC674Z features $15 \mu$ (Max) conversion time of 10 or 20 Volt input signals. Also, a 3 -state output buffer is added for direct interface to an 8 -, 12-, or 16 bit $\mu \mathrm{P}$ bus.

The HADC674Z is manufactured on Honeywell SPT's Bipolar Enhanced CMOS process (BEMOS) which combines CMOS logic and fast bipolar npn transistors to yield high performance digital and analog functions on one chip.


## ABSOLUTE MAXIMUM RATINGS (Beyond which damage may occur) ${ }^{125^{\circ}} \mathrm{C}$

## Supply Voltages

Positive Supply Voltage (VCC to DGND)... 0 to +16.5 V
Logic Supply Voltage (VLOGIC to DGND).......... 0 to +7 V
Analog to Digital Ground (AGND to DGND)...- 0.5 to +1 V
Input Voltages
Control Input Voltages (to DGND).
(CE, $\overline{C S}, A o, 12 / \overline{8}, R / C)$ $\qquad$ $+0.5 \mathrm{~V}$
Analog Input Voltage (to AGND)
-0.5 to $\mathrm{V}_{\text {LOGIC }}$ $\pm 16.5 \mathrm{~V}$
(REF IN, BIP OFF, 10Vin)
20 V Vin Input Voltage (to AGND) $\qquad$ $\pm 24 \mathrm{~V}$

## Output

Reference Output Voltage.........Indefinite short to GND Momentary short to $\mathrm{V}_{\mathrm{CC}}$
Temperature
Operating Temperature, ambient. -55 to +125 (case) ${ }^{\circ} \mathrm{C}$ junction.................... $+175^{\circ} \mathrm{C}$
Lead Temperature, (soldering 10 seconds)....... $+300^{\circ} \mathrm{C}$ Storage Temperature. -65 to $+150^{\circ} \mathrm{C}$
Power Dissipation.
1000 mW
Thermal Resistance $\left(\theta_{\mathrm{j}} \mathrm{A}\right)$
$.48^{\circ} \mathrm{C} / \mathrm{W}$

## Notes:

1. Operation at any Absolute Maximum Rating is not implied. See Operating Conditions for proper nominal applied conditions in typical applications.

## COMMERCIAL TEMPERATURE RANGE: 0 TO $+70^{\circ} \mathrm{C}$

$T_{A}=0$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+15 \mathrm{~V}$ or $+12 \mathrm{~V}, \mathrm{~V}_{\text {LOGIC }}=+5 \mathrm{~V}$, Unless otherwise specified.

| PARAMETER | TEST <br> CONDITIONS | TEST <br> LEVEL | HADC674ZCC <br> MIN TYP MAX | HADC674ZBC <br> MIN TYP MAX | HADC674ZAC <br> MIN TYP MAX | UNITS |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

DC ELECTRICAL CHARACTERISTICS

| Resolution |  |  | 12 | 12 | 12 | BITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Linearity Error |  | I | $\pm 1$ | $\pm \frac{1}{2}$ | $\pm \frac{1}{2}$ | LSB |
| Differential Linearity Error |  | I | $\pm 1$ | $\pm 1$ | $\pm 1$ | LSB |
| Unipolar Offset ; 10V, 20V | $\begin{aligned} & +25^{\circ} \mathrm{C} \\ & \text { Adjustable to zero } \end{aligned}$ | 1 | $\pm 0.1 \pm 2$ | $\pm 0.1 \pm 2$ | $\pm 0.1 \pm 2$ | LSB |
| Bipolar Offset ${ }^{1} ; \pm 5 \mathrm{~V}, \pm 10 \mathrm{~V}$ | $\begin{aligned} & +25^{\circ} \mathrm{C} \\ & \text { Adjustable to zero } \end{aligned}$ | I | $\pm 10$ | $\pm 4$ | $\pm 4$ | LSB |
| Full Scale Calibration Error ${ }^{1}$ All Ranges | $\begin{aligned} & +25^{\circ} \mathrm{C} \\ & \text { Adjustable to zero } \end{aligned}$ | I | 0.3 | 0.3 | 0.3 | \% of FS |
|  | No adjustment at $+25^{\circ} \mathrm{C}$ | II | 0.5 | 0.4 | 0.35 | \% of FS |
|  | With adjustment at $+25^{\circ} \mathrm{C}$ | II | 0.22 | 0.12 | 0.05 | \% of FS |
| Temperature Coefficients | Using internal reference |  |  |  |  |  |
| Unipolar Offset |  | I | $\begin{array}{cc} \hline \pm 0.2 & \pm 2  \tag{5}\\ & (10) \\ \hline \end{array}$ | $\pm 0.1 \quad \pm 1$ | $\begin{array}{cc}  \pm 0.1 & \pm 1 \\ & (5) \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{LSB} \\ & \left(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\right) \end{aligned}$ |
| Bipolar Offset |  | I | $\begin{array}{ll\|} \hline \pm 0.2 & \pm 2 \\ & (10) \\ \hline \end{array}$ | $\begin{array}{cc}  \pm 0.1 & \pm 1 \\ & (5) \\ \hline \end{array}$ | $\begin{array}{ll}  \pm 0.1 & \pm 1 \\ & (5) \\ \hline \end{array}$ | $\begin{aligned} & \text { LSB } \\ & (\mathrm{ppm} / \circ \mathrm{C}) \end{aligned}$ |
| Full Scale Calibration |  | 1 | $\begin{gathered} \pm 9 \\ (45) \\ \hline \end{gathered}$ | $\begin{gathered} \pm 5 \\ (25) \end{gathered}$ | $\begin{gathered} \pm 2 \\ (10) \end{gathered}$ | $\begin{aligned} & \text { LSB } \\ & \left(\text { ppm } /{ }^{\circ} \mathrm{C}\right) \end{aligned}$ |

Note 1: Fixed $50 \Omega$ resistor from REF OUT to REF IN and REF OUT to BIP OFF.

COMMERCIAL TEMPERATURE RANGE: 0 TO $+\mathbf{7 0}{ }^{\circ} \mathrm{C}$
$T_{A}=0$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+15 \mathrm{~V}$ or $+12 \mathrm{~V}, \mathrm{~V}_{\text {LOGIC }}=+5 \mathrm{~V}$, Unless otherwise specified.

| PARAMETER | TEST <br> CONDITIONS | TEST <br> LEVEL | HADC674ZCC <br> MIN TYP MAX | HADC674ZBC | HADC674ZAC <br> MIN TYP MAX | MIN TYP MAX |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | UNITS

## DC ELECTRICAL CHARACTERISTICS

| Power Supply Rejection | Max change in full scale calibration |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & +13.5 V<V c c<+16.5 V \text { or } \\ & +11.4 V<V c c<+12.6 V \end{aligned}$ |  | I | $\pm 0.5 \pm 2$ | $\pm 0.5 \pm 1$ | $\pm 0.5 \pm 1$ | LSB |
| $+4.5 \mathrm{~V}<\mathrm{V}_{\text {LOGIC }}<+5.5 \mathrm{~V}$ |  | I | $\pm 0.1 \pm 0.5$ | $\pm 0.1 \pm 0.5$ | $\pm 0.1 \pm 0.5$ | LSB |
| Analog Inputs Ranges <br> Bipolar |  | I | -5 +5 <br> -10 +10 | -5 +5 <br> -10 +10 | -5 +5 <br> -10 +10 | VOLTS <br> VOLTS |
| Unipolar |  | I | 0 +10 <br> 0 +20 | $\begin{array}{ll} 0 & +10 \\ 0 & +20 \end{array}$ | 0 +10 <br> 0 +20 |  |
| Input Impedance 10 Volt Span 20 Volt Span |  | 1 | $\begin{array}{lrr} 3.75 & 5 & 6.25 \\ 15 & 20 & 25 \\ \hline \end{array}$ | $\begin{array}{llr} 3.75 & 5 & 6.25 \\ 15 & 20 & 25 \\ \hline \end{array}$ | $\begin{array}{\|ccr} 3.75 & 5 & 6.25 \\ 15 & 20 & 25 \\ \hline \end{array}$ | $\left\lvert\, \begin{aligned} & k \Omega \\ & k \Omega \end{aligned}\right.$ |
| Power Supplies Operating Voltage Range VLogic |  | 1 | $+4.5 \quad+5.5$ | +4.5 +5.5 | +4.5 +5.5 | VOLTS |
| $\mathrm{V}_{\mathrm{CC}}$ |  | 1 | +11.4 +16.5 | +11.4 +16.5 | +11.4 +16.5 | VOLTS |
| $V_{E E}$ | Not required for circuit operation. |  |  |  |  |  |
| Operating Current ILOGIC |  | 1 | 0.51 | 0.51 | 0.51 | mA |
| Icc |  | I | 79 | $7 \quad 9$ | 79 | mA |
| $\mathrm{I}_{\mathrm{EE}}$ | Not required for circuit operation |  |  |  |  |  |
| Power Dissipation $+15 \mathrm{~V},+5 \mathrm{~V}$ |  | 1 | 110150 | 110150 | 110150 | mW |
| Internal Reference Voltage |  | 1 | $9.9 \quad 10 \quad 10.1$ | $9.9 \quad 10 \quad 10.1$ | $9.9 \quad 10 \quad 10.1$ | VOLTS |
| Output Current ${ }^{2}$ |  | 1 | 2 | 2 | 2 | mA |

Note 2: Available for external loads, external load should not change during conversion.
When supplying an external load and operating on a +12 V supply, a buffer amplifier must be provided for the reference output.
$T_{A}=0$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+15 \mathrm{~V}$ or $+12 \mathrm{~V}, \mathrm{~V}_{\text {LOGIC }}=+5 \mathrm{~V}$, unless otherwise specified.

| PARAMETER | TEST <br> CONDITIONS | TEST <br> LEVEL | HADC674ZCC <br> MIN TYP MAX | HADC674ZBC <br> MIN TYP MAX | HADC674ZAC <br> MIN TYP MAX | UNITS |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

DIGITAL CHARACTERISTICS

| $\begin{gathered} \text { Logic Inputs (CE, } \overline{C S}, \\ \text { R/C, A0, } 12 / \overline{8} \text { ) } \\ \text { Logic "1" } \end{gathered}$ |  | I | 2.0 | 5.5 | 2.0 | 5.5 | 2.0 |  | 5.5 | VOLTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Logic "0" |  | I | -0.5 | +0.8 | -0.5 | +0.8 | -0.5 |  | +0.8 | VOLTS |
| Current | 0 to 5.5V Input | I | $\pm .01$ | +5 |  | $\pm .01 \quad+5$ |  | $\pm .01$ | +5 | $\mu \mathrm{A}$ |
| Capacitance |  | II | 5 |  |  | 5 |  | 5 |  | pF |
| $\begin{gathered} \text { Logic Outputs (DB11-DB0, } \\ \text { STS) } \\ \text { Logic "0" } \end{gathered}$ | ( ${ }^{\text {S ink }}$ = $=1.6 \mathrm{~mA}$ ) | I |  | +0.4 |  | +0.4 |  |  | +0.4 | VOLTS |
| Logic "1" | (ISOURCE $=500 \mu \mathrm{~A})$ | 1 | +2.4 |  | +2.4 |  | +2.4 |  |  | VOLTS |
| Leakage | (High Z State, DB11-DB0 Only) | 1 | -5 $\pm 0.1$ | +5 | -5 | $\pm 0.1+5$ | -5 | $\pm 0.1$ | +5 | $\mu \mathrm{A}$ |
| Capacitance |  | II | 5 |  |  | 5 |  | 5 |  | pF |

## INDUSTRIAL TEMPERATURE RANGE -25 TO $\mathbf{~ 8 ~}^{\circ}{ }^{\circ} \mathrm{C}$

$T_{A}=-25$ to $85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+15 \mathrm{~V}$ or $+12 \mathrm{~V}, \mathrm{~V}_{\text {LOGIC }}=+5 \mathrm{~V}$, unless otherwise specified.

| PARAMETER | TEST <br> CONDITIONS | TEST <br> LEVEL | HADC674ZCI <br> MIN TYP MAX | HADC674ZBI <br> MIN TYP MAX | HADC674ZAI <br> MIN TYP MAX | UNITS |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

DC ELECTRICAL CHARACTERISTICS

| Resolution |  |  | 12 |  | 12 |  | 12 | BITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Linearity Error | $25^{\circ} \mathrm{C}$ | 1 | $\pm 1$ |  | $\pm 1$ |  | $\pm 1$ | LSB |
| Linearity Error |  | 1 | $\pm 1$ |  | $\pm 1$ |  | $\pm 1$ | LSB |
| Differential Linearity Error |  | 1 | $\pm 1$ |  | $\pm 1$ 2 |  | $\pm 1$ | LSB |
| Unipolar Offset; $10 \mathrm{~V}, 20 \mathrm{~V}$ | $\begin{array}{\|l\|} \hline+25^{\circ} \mathrm{C} \\ \text { Adjustable to zero } \\ \hline \end{array}$ | 1 | $\pm 2$ |  | $\pm 2$ |  | $\pm 2$ | LSB |
| Bipolar Offset $1 ; \pm 5 \mathrm{~V}, \pm 10 \mathrm{~V}$ | $+25^{\circ} \mathrm{C}$ Adjustable to zero | 1 | $\pm 10$ |  | $\pm 4$ |  | $\pm 4$ | LSB |
| Full Scale Calibration Error ${ }^{1}$ All Ranges | $\begin{aligned} & +25^{\circ} \mathrm{C} \\ & \text { Adjustable to zero } \end{aligned}$ | 1 | 0.3 |  | 0.3 |  | 0.3 | \% of FS |
|  | No adjustment at $+25^{\circ} \mathrm{C}$ <br> Tmin to Tmax | II | 0.7 |  | 0.5 |  | 0.4 | \% of FS |
|  | With adjustment at $+25^{\circ} \mathrm{C}$ <br> Tmin to Tmax | II | 0.4 |  | 0.2 |  | 0.1 | \% of FS |
| Temperature Coefficients | Using internal reference Tmin to Tmax |  |  |  |  |  |  |  |
| Unipolar Offset |  | I | $\begin{aligned} & \pm^{2} \\ & (5) \\ & \hline \end{aligned}$ |  | $\begin{array}{r}  \pm 1 \\ (2.5) \end{array}$ |  | $\begin{array}{r}  \pm 1 \\ (2.5) \end{array}$ | $\begin{aligned} & \text { LSB } \\ & \left(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\right) \end{aligned}$ |
| Bipolar Offset |  | 1 | $\begin{aligned} & \pm^{2} \\ & (5) \end{aligned}$ |  | $\begin{gathered} \pm 1 \\ (2.5) \\ \hline \end{gathered}$ |  | $\begin{array}{r}  \pm 1 \\ (2.5) \end{array}$ | $\begin{aligned} & \text { LSB } \\ & \left(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\right) \end{aligned}$ |
| Full Scale Calibration |  | 1 | $\begin{aligned} & \pm 12 \\ & (50) \\ & \hline \end{aligned}$ |  | $\begin{gathered} \pm 7 \\ (25) \\ \hline \end{gathered}$ |  | $\begin{gathered} \pm 3 \\ (12) \end{gathered}$ | $\begin{aligned} & \mathrm{LSB} \\ & \left(\mathrm{ppm} \mathrm{~m}^{\circ} \mathrm{C}\right) \end{aligned}$ |
| Power Supply Rejection | Max change in full scale calibration |  |  |  |  |  |  |  |
| $\begin{aligned} & +13.5 \mathrm{~V}<\mathrm{Vcc}<+16.5 \mathrm{~V} \text { or } \\ & +11.4 \mathrm{~V}<\mathrm{Vcc}<+12.6 \mathrm{~V} \end{aligned}$ |  | I | $\pm 0.5 \pm 2$ |  | $\pm 0.5 \pm 1$ |  | $\pm 0.5 \pm 1$ | LSB |
| $+4.5 \mathrm{~V}<\mathrm{V}_{\text {LOGIC }}<+5.5 \mathrm{~V}$ |  | 1 | $\pm 0.1 \pm 0.5$ |  | $\pm 0.1 \pm 0.5$ |  | $\pm 0.1 \pm 0.5$ | LSB |
| Analog Inputs Input Ranges Bipolar |  | I | $\left\|\begin{array}{ll} -5 & +5 \\ -10 & +10 \end{array}\right\|$ | $\begin{aligned} & -5 \\ & -10 \end{aligned}$ | $\begin{array}{r} +5 \\ +10 \end{array}$ | $\begin{aligned} & -5 \\ & -10 \end{aligned}$ | $\begin{array}{r} +5 \\ +10 \end{array}$ | VOLTS <br> VOLTS |
| Unipolar |  | I | $\begin{array}{ll}0 & +10 \\ 0 & +20\end{array}$ |  | +10 +20 |  | $\begin{aligned} & +10 \\ & +20 \end{aligned}$ | VOLTS <br> VOLTS |
| Input Impedance 10 Volt Span 20 Volt Span |  | I | $\left\|\begin{array}{lrr} 3.75 & 5 & 6.25 \\ 15 & 20 & 25 \end{array}\right\|$ |  | $\begin{array}{cr} 5 & 6.25 \\ 20 & 25 \end{array}$ |  | $\begin{array}{rr} 5 & 6.25 \\ 20 & 25 \end{array}$ | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{k} \Omega \end{aligned}$ |

Note 1: Fixed $50 \Omega$ resistor from REF OUT to REF IN and REF OUT to BIP OFF.

INDUSTRIAL TEMPERATURE RANGE - $25 \mathrm{TO}+85^{\circ} \mathrm{C}$
$\mathrm{T}_{\mathrm{A}}=-25$ to $85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+15 \mathrm{~V}$ or $+12 \mathrm{~V}, \mathrm{~V}_{\text {LOGIC }}=+5 \mathrm{~V}$, unless otherwise specified.

| PARAMETER | TEST <br> CONDITIONS | TEST <br> LEVEL | HADC674ZCI <br> MIN TYP MAX | HADC674ZBI <br> MIN TYP MAX | HADC674ZAI <br> MIN TYP MAX | UNITS |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

DC ELECTRICAL CHARACTERISTICS

| Power Supplies Operating Voltage Range $V_{\text {LOGIC }}$ |  | I | +4.5 +5.5 | +4.5 +5.5 | +4.5 +5.5 | VOLTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ |  | 1 | +11.4 +16.5 | +11.4 +16.5 | +11.4 +16.5 | VOLTS |
| $V_{\text {EE }}$ | Not required for circuit operation. |  |  |  |  | VOLTS |
| Operating Current LOGIC |  | 1 | 0.51 | 0.51 | 0.51 | mA |
| Icc |  | 1 | $7 \quad 9$ | $7 \quad 9$ | $7 \quad 9$ | mA |
| $\mathrm{I}_{\mathrm{EE}}$ | Not required for circuit operation. |  |  |  |  |  |
| Power Dissipation $\pm 15 \mathrm{~V},+5 \mathrm{~V}$ |  | 1 | 110150 | 110150 | 110150 | mW |
| Internal Reference Voitage |  | 1 | $9.9 \quad 10 \quad 10.1$ | $9.9 \quad 10 \quad 10.1$ | $9.9 \quad 10 \quad 10.1$ | VOLTS |
| Output Current ${ }^{2}$ |  | 1 | 2 | 2 |  | mA |

## DIGITAL CHARACTERISTICS

| $\begin{gathered} \text { Logic Inputs (CE, } \overline{C S}, \\ \mathrm{R} / \overline{\mathrm{C}}, \mathrm{~A} 0,12 / \overline{8}) \\ \text { Logic "1" } \\ \hline \end{gathered}$ |  | I | 2.05 | $2.0 \quad 5.5$ | 2.0 | 5.5 | VOLTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Logic "0" |  | I | -0.5 +0.8 | $\begin{array}{ll}-0.5 & +0.8\end{array}$ | $-0.5$ | +0.8 | VOLTS |
| Current | 0 to +5.5 V Input | 1 | $\pm .01+5$ | $\pm .01+5$ | $\pm .01$ | +5 | $\mu \mathrm{A}$ |
| Capacitance |  | II | 5 | 5 | 5 |  | pF |
| ```Logic Outputs (DB11-DB0, STS) Logic "0"``` | $($ ISink $=1.6 \mathrm{~mA}$ ) | 1 | +0.4 | +0.4 |  | +0.4 | VOLTS |
| Logic "1" | $\begin{aligned} & \text { (ISOURCE = } \\ & 500 \mu \mathrm{~A}) \end{aligned}$ | 1 | +2.4 | +2.4 | +2.4 |  | VOLTS |
| Leakage | $\begin{array}{\|c\|} \hline \text { (High Z State, } \\ \text { DB11- DBO Only) } \\ \hline \end{array}$ |  | -5 $\pm 0.1+5$ | $-5 \pm 0.1+5$ | -5 $\pm 0.1$ | +5 | $\mu \mathrm{A}$ |
| Capacitance |  | II | 5 | 5 | 5 |  | pF |

[^2]When supplying an external load and operating on +12 V supplies, a buffer amplifier must be provided for the reference output.

## MILITARY TEMPERATURE RANGE -55 TO $+125^{\circ} \mathrm{C}$

$T_{A}=-55$ to $125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+15 \mathrm{~V}$ or $+12 \mathrm{~V}, \mathrm{~V}_{\text {LOGIC }}=+5 \mathrm{~V}$, unless otherwise specified.

| PARAMETER | TEST <br> CONDITIONS | TEST <br> LEVEL | HADC674ZCM <br> MIN TYP MAX | HADC674ZBM <br> MIN TYP MAX | HADC674ZAM <br> MIN TYP MAX | UNITS |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

DC ELECTRICAL CHARACTERISTICS

| Resolution |  |  | 12 | 12 | 12 | BITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Linearity Error | $25^{\circ} \mathrm{C}$ | 1 | $\pm 1$ | $\pm 1$ | $\pm 1$ 2 | LSB |
| Linearity Error |  | I | $\pm 1$ | $\pm 1$ | $\pm 1$ | LSB |
| Differential Linearity Error |  | 1 | $\pm 1$ | $\pm 1$ | $\pm 1$ | LSB |
| Unipolar Offset; 10V, 20 V | $\begin{aligned} & 25^{\circ} \mathrm{C} \\ & \text { Adjustable to zero } \end{aligned}$ | 1 | $\pm 2$ | $\pm 2$ | $\pm 2$ | LSB |
| Bipolar Offset ${ }^{1} ; \pm 5 \mathrm{~V}, \pm 10 \mathrm{~V}$ | $25^{\circ} \mathrm{C}$ Adjustable to zero | 1 | $\pm 10$ | $\pm 4$ | $\pm 4$ | LSB |
| Full Scale Calibration Error ${ }^{1}$ All Ranges | $\begin{aligned} & 25^{\circ} \mathrm{C} \\ & \text { Acjustable to zero } \end{aligned}$ | 1 | 0.3 | 0.3 | 0.3 | \% of FS |
|  | No adjustment at $+25^{\circ} \mathrm{C}$ <br> Tmin to Tmax | II | 0.8 | 0.6 | 0.4 | \% of FS |
|  | With adjustment at $+25^{\circ} \mathrm{C}$ <br> Tmin to Tmax | II | 0.5 | 0.25 | 0.12 | \% of FS |
| Temperature Coefficients | $\begin{aligned} & \text { Using internal } \\ & \text { reference } \\ & \text { Tmin to Tmax } \\ & \hline \end{aligned}$ |  |  |  | $\cdots$ |  |
| Unipolar Offset |  | 1 | $\begin{gathered} \pm^{2} \\ (5) \end{gathered}$ | $\begin{array}{r}  \pm 1 \\ (2.5) \end{array}$ | $\begin{array}{r}  \pm 1 \\ (2.5) \end{array}$ | $\begin{aligned} & \text { LSB } \\ & \left(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\right) \end{aligned}$ |
| Bipolar Offset |  | 1 | $\begin{gathered} \pm 4 \\ (10) \\ \hline \end{gathered}$ | $\begin{aligned} & \pm 2 \\ & (5) \end{aligned}$ | $\begin{array}{r}  \pm 1 \\ \text { (2.5) } \end{array}$ | $\begin{aligned} & \mathrm{LSB} \\ & \left(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\right) \end{aligned}$ |
| Full Scale Calibration |  | 1 | $\begin{aligned} & \pm 20 \\ & (50) \\ & \hline \end{aligned}$ | $\begin{aligned} & \pm 10 \\ & (25) \\ & \hline \end{aligned}$ | $\begin{array}{r}  \pm 5 \\ (12.5) \end{array}$ | $\begin{aligned} & \text { LSB } \\ & \left(\mathrm{ppm}^{\circ} \mathrm{C}\right) \end{aligned}$ |
| Power Supply Rejection | Max change in full scale calibration |  |  |  |  |  |
| $\begin{aligned} & +13.5 \mathrm{~V}<\mathrm{Vcc}<+16.5 \mathrm{~V} \text { or } \\ & +11.4 \mathrm{~V}<\mathrm{Vcc}<+12.6 \mathrm{~V} \end{aligned}$ |  | I | $\pm 0.5 \pm 2$ | $\pm 0.5 \pm 1$ | $\pm 0.5 \pm 1$ | LSB |
| $+4.5 \mathrm{~V}<\mathrm{V}_{\text {LOGIC }}<+5.5 \mathrm{~V}$ |  | I | $\pm 0.1 \pm 0.5$ | $\pm 0.1 \pm 0.5$ | $\pm 0.1 \pm 0.5$ | LSB |
| Analog Inputs Input Ranges Bipolar |  | 1 | $\begin{array}{ll} -5 & +5 \\ -10 & +10 \end{array}$ | $\left\|\begin{array}{ll} -5 & +5 \\ -10 & +10 \end{array}\right\|$ | $\begin{array}{ll} -5 & +5 \\ -10 & +10 \end{array}$ | VOLTS |
| Unipolar |  | 1 | $\begin{array}{ll}0 & +10 \\ 0 & +20\end{array}$ | $\left\|\begin{array}{ll} 0 & +10 \\ 0 & +20 \end{array}\right\|$ | $\begin{array}{\|ll\|} \hline 0 & +10 \\ 0 & +20 \end{array}$ | VOLTS VOLTS |
| Input Impedance 10 Volt Span 20 Volt Span |  | 1 | $\begin{array}{\|lrr} 3.75 & 5 & 6.25 \\ 15 & 20 & 25 \end{array}$ | $\left\|\begin{array}{lcr} 3.75 & 5 & 6.25 \\ 15 & 20 & 25 \end{array}\right\|$ | $\begin{array}{lrr} 3.75 & 5 & 6.25 \\ 15 & 20 & 25 \end{array}$ | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{k} \Omega \end{aligned}$ |

Note 1: Fixed $50 \Omega$ resistor from REF OUT to REF IN and REF OUT to BIP OFF.

MILITARY TEMPERATURE RANGE $\mathbf{- 5 5} \mathbf{T O}+125^{\circ} \mathrm{C}$
$T_{A}=-55$ to $125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+15 \mathrm{~V}$ or $+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{LOGI}}=+5 \mathrm{~V}$, unless otherwise specified.

| PARAMETER | TEST <br> CONDITIONS | TEST <br> LEVEL | HADC674ZCM <br> MIN TYP MAX | HADC674ZBM <br> MIN TYP MAX | HADC674ZAM <br> MIN TYP MAX | UNITS |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| Power Supplies Operating Voltage Range $V_{\text {LOGIC }}$ |  | 1 | +4.5 +5.5 | +4.5 | +5.5 | +4.5 |  | +5.5 | VOLTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{cc}}$ |  | I | +11.4 +16.5 | +11.4 | +16.5 | +11.4 |  | +16.5 | VOLTS |
| $\mathrm{V}_{\mathrm{EE}}$ | Not required for circuit operation. |  |  |  |  |  |  |  |  |
| Operating Current LOGIC |  | 1 | 0.51 | 0.5 | 1 |  | 0.5 | 1 | mA |
| Icc |  | I | $7 \quad 9$ | 7 | 9 |  | 7 | 9 | mA |
| $\mathrm{I}_{\text {EE }}$ | Not required for circuit operation. |  |  |  |  |  |  |  |  |
| Power Dissipation $\pm 15 \mathrm{~V},+5 \mathrm{~V}$ |  | I | 110150 | 110 | 150 |  | 110 | 150 | mW |
| Internal Reference Voltage |  | 1 | $\begin{array}{lll}9.9 & 10 & 10.1\end{array}$ | 9.910 | 10.1 | 9.9 | 10 | 10.1 | VOLTS |
| Output Current ${ }^{2}$ |  | 1 | 2 |  | 2 |  |  |  | mA |

## DIGITAL CHARACTERISTICS

| Logic Inputs (CE, $\overline{\mathrm{CS}}$, $\mathrm{R} / \overline{\mathrm{C}}, \mathrm{AO}, 12 \overline{8})$ Logic "1" |  | 1 | $2.0 \quad 5.5$ | $2.0 \quad 5.5$ | $2.0 \quad 5.5$ | VOLTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Logic "0" |  | 1 | -0.5 +0.8 | $-0.5+0.8$ | $\begin{array}{ll}-0.5 & +0.8\end{array}$ | VOLTS |
| Current | 0 to +5.5 V Input | 1 | $\pm .01+1$ | $\pm .01+1$ | $\pm .01+1$ | $\mu \mathrm{A}$ |
| Capacitance |  | II | 5 | 5 | 5 | pF |
| ```Logic Outputs (DB11-DB0, STS) Logic "0"``` | ( ${ }^{\text {Sink }}=1.6 \mathrm{~mA}$ ) | 1 | +0.4 | +0.4 | +0.4 | VOLTS |
| Logic "1" | (ISOURCE = <br> $500 \mu \mathrm{~A})$ | I | +2.4 | +2.4 | +2.4 | VOLTS |
| Leakage | (High Z State, DB11- DB0 Only) |  | $-5 \pm 0.1+5$ | $-5 \pm 0.1+5$ | $-5 \pm 0.1+5$ | $\mu \mathrm{A}$ |
| Capacitance |  | II | 5 | 5 | 5 | pF |

Note 2 Available for extemal loads, external load should not change during conversion.
When supplying an external load and operating on +12 V supplies, a buffer amplifier must be provided for the reference output.

Typical @ $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+15 \mathrm{~V}$ or $+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{LOGIC}}=+5 \mathrm{~V}$, unless otherwise specified.

| PARAMETER | TEST <br> CONDITIONS <br> NOTE 5 | TEST <br> LEVEL | HADC674ZC | HADC674ZB | HADC674ZA | TYP MAX |
| :--- | :--- | :--- | :---: | :---: | :---: | :--- | MIN TYP MAX | MIN TYP MAX |
| :--- | UNITS

AC ELECTRICAL CHARACTERISTICS

| ${ }^{\text {t }}$ DSC STS Delay from CE |  | I |  | 200 |  | 200 |  | 200 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {t HEC }}$ CEPulse Width |  | 1 | 50 |  | 50 |  | 50 |  | ns |
| $t_{\text {SSC }} \overline{C S}$ to CE Setup |  | 1 | 50 |  | 50 |  | 50 |  | ns |
| ${ }^{\mathrm{t}} \mathrm{HSC} \overline{\text { CS }}$ Low during CE High |  | 1 | 50 |  | 50 |  | 50 |  | ns |
| $\mathrm{t}_{\text {SRC }} \mathrm{R} / \overline{\mathrm{C}}$ to CE Setup |  | I | 50 |  | 50 |  | 50 |  | ns |
| $t_{\text {HRC }}$ R/C Low During CE High |  | 1 | 50 |  | 50 |  | 50 |  | ns |
| ${ }^{\text {t SAC }}$ AO to CE Setup |  | I | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{HAC}}$ AO Valid During CE High |  | 1 | 50 |  | 50 |  | 50 |  | ns |
| ${ }^{\mathrm{t}} \mathrm{C}$ Conversion Time 12-Bit Cycle | Tmin to Tmax | 1 | 9 | 15 | 9 | 15 | 9 | 15 | $\mu \mathrm{s}$ |
| 8-Bit Cycle | Tmin to Tmax | 1 | 6 | 10 | 6 | 10 | 6 | 10 | $\mu \mathrm{s}$ |

Note 5: Time is measured from $50 \%$ level of digital transitions. Tested with a 100 pF and $3 \mathrm{k} \Omega$ load for high impedance to drive and tested with 10 pF and $3 \mathrm{~K} \Omega$ load for drive to high impedance.


Figure 1 - Convert Mode Timing Diagram

Typical $@+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+15 \mathrm{~V}$ or $+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{LOGIC}}=+5 \mathrm{~V}$, unless otherwise specified.

| PARAMETER | TEST <br> CONDITIONS <br> NOTE 5 | TEST <br> LEVEL | HADC674ZC | HADC674ZB | HADC674ZA | MIN TYP MAX | MIN TYP MAX |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | MIN TYP MAX | UNITS |
| :--- |

AC ELECTRICAL CHARACTERISTICS

| ${ }^{t_{\text {DD }}}$ Access Time from CE |  | 1 |  | 150 |  | 150 |  | 150 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {HD }}$ Data Valid After CE Low |  | 1 | 25 |  | 25 |  | 25 |  | ns |
| ${ }^{\text {t HL }}$ Output Float Delay |  | 1 |  | 150 |  | 150 |  | 150 | ns |
| ${ }^{\text {t }}$ SSR $\overline{C S}^{\text {to CE Setup }}$ |  | 1 | 50 | 0 | 50 | 0 | 50 | 0 | ns |
| ${ }^{\text {t }}$ SRR $\mathrm{R} / \overline{\mathrm{C}}$ to CE Setup |  | 1 | 0 | 0 | 0 | 0 | 0 | 0 | ns |
| ${ }^{\text {t SAR }}$ Ao to CE Setup |  | 1 | 50 |  | 50 |  | 50 |  | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{HSR}} \overline{\mathrm{CS}} \text { Valid After CE } \\ & \text { Low } \end{aligned}$ |  | 1 | 0 | 0 | 0 | 0 | 0 | 0 | ns |
| $t_{\text {HRR }}^{R} \bar{R} \bar{C}$ High After CE Low |  | 1 | 0 | 0 |  | 0 | 0 | 0 | ns |
| ${ }^{\mathrm{t}}$ HAR AO Valid After CE Low |  | 1 | 50 |  | 50 |  | 50 |  | ns |
| ths $\begin{gathered}\text { STS Delay After Data } \\ \text { Valid }\end{gathered}$ |  | 1 | 100 | 600 | 100 | 600 | 100 | 600 | ns |



Figure 2 - Read Mode Timing Diagram

STAND－ALONE MODE TIMING CHARACTERISTICS
Typical＠$+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+15 \mathrm{~V}$ or $+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{LOGIC}}=+5 \mathrm{~V}$ ，unless otherwise specified．

| PARAMETER | TEST <br> CONDTIONS <br> NOTE 5 | TEST <br> LEVEL | HADC674ZC <br> MIN TYP MAX | HADC674ZB | HAN TYP MAX | MIN TYP MAX |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## AC ELECTRICAL CHARACTERISTICS

| ${ }^{t}$ HRL Low $R / \bar{C}$ Pulse Width |  | 1 | 50 |  | 50 |  | 50 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{t}$ DS STS Delay from R／C |  | 1 |  | 200 |  | 200 |  | 200 | ns |
| ${ }^{t}$ HDR Data Valid After R／CLow |  | 1 | 25 |  | 25 |  | 25 |  | ns |
| ${ }^{\mathrm{t}}$ HS $\underset{\text { Valid }}{\text { STS Delay After Data }}$ |  | 1 | 100 | 600 | 100 | 600 | 100 | 600 | ns |
| $t_{\text {HRH }}$ High R／C Pulse Width |  | 1 | 150 |  | 150 |  | 150 |  | ns |
| ${ }^{\text {t DDR }}$ Data Access Time |  | I |  | 150 |  | 150 |  | 150 | ns |

SAMPLE AND HOLD


Figure 3 －Low Pulse For R／C－Outputs Enabled After Conversion

Figure 4 －High Pulse For R／C－Outputs Enabled While R／C is High，Otherwise High Impedance

## ELECTRICAL CHARACTERISTICS TESTING

All electrical characteristics are subject to the following conditions：

All parameters having Min．／Max．specifications are guaranteed．The Test Level column indicates the specific device testing actually performed during production and Quality Assurance inspection．Any blank sections in the data columns indicates that the specification is not tested at the specified condition．

Unless otherwise noted，all tests are pulsed tests，therefore $\mathrm{T}_{\text {junc }}=\mathrm{T}_{\text {case }}=\mathrm{T}_{\text {ambient }}$ ．

## TEST LEVEL TEST PROCEDURE

Production tested at the specified conditions．

Parameter is guaranteed by design and sampled characterization data．

## DEFINITION OF SPECIFICATIONS

## INTEGRAL LINEARITY ERROR

Linearity error refers to the deviation of each individual code from a line drawn from "zero" through "full scale" with all offset errors nulled out (See Figure 5 and 7). The point used as "zero" occurs $1 / 2$ LSB $(1.22 \mathrm{mV}$ for a 10 Volt span) before the first code transistion (all zeros to only the LSB "on"). "Full scale" is defined as a level 1 and $1 / 2$ LSB beyond the last code transition (to all ones). The deviation of a code from the true straight line is measured from the middle of each particular code.

The HADC674ZAC and BC grades are guaranteed for maximum nonlinearity of $\pm 1 / 2 \mathrm{LSB}$. For these grades, this means that an analog value which falls exactly in the center of a given code width will result in the correct digital output code. Values nearer the upper or lower transition of the code width may produce the next upper or lower digital output code. The HADC674AM, BM, CC and CM grades are guaranteed to $\pm$ 1LSB maximum error. For these grades, an analog value which falls within a given code width will result in either the correct code for that region or either adjacent one. The linearity is not user-adjustable.

## DIFFERENTIAL LINEARITY ERROR (NO MISSING CODES)

A specification which guarantees no missing codes requires that every code combination appear in a monotonically increasing sequence as the analog input level is increased. Thus every code must have a finite width. For the HADC674Z type BC, AC, BM, and AM grades, which guarantee no missing codes to 12bit resolution, all 4096 codes must be present over the entire operating temperature ranges. The HADC674Z CC and CM grades guarantee no missing codes to 11bit resolution over temperature; this means that all code combinations of the upper 11 bits must be present; in practice, very few of the 12-bit codes are missing.

## DIFFERENTIAL NONLINEARITY

Differential nonlinearity is a measure of how much the actual quantization step width varies from the ideal step width of 1 LSB. Figure 7 shows a differential nonlinearity of 2 LSB - the actual step width is 3 LSB. The HADC674Z's specification gives the worst case differential nonlinearity in the A/D transfer function under specified dynamic operating conditions. Small, localized differential nonlinearities may be insignificant when digitizing full scale signals. However, if a low level input signal happens to fall on that part of the AD transfer function with the differential nonlinearity error, the effect will be significant.

## MISSING CODES

Missing codes represent a special kind of differential nonlinearity. The quantization step width for a missing code is 0 LSB, which results in a differential nonlinearity of -1 LSB. Figure 7 points out two missed codes in the transfer function.


Figure 5 - Static Input Conditions

## QUANTIZATION UNCERTAINTY

Analog-tó-digital converters exhibit an inherent quantization uncertainty of $\pm 1 / 2$ LSB. This uncertainty is a fundamental characteristic of the quantization process and cannot be reduced for a converter of a given resolution.

## QUANTIZATION ERROR

Quantization error is the fundamental, irreducible error associated with the perfect quantizing of a continuous (analog) signal into a finite number of digital bits (AD transfer function). A 12-bit AD converter can represent an input voltage with a best case uncertainty of 1 part in $2^{12}$ ( 1 part in 4096). In real A/Ds under dynamic operating conditions, the quantization bands (bit change step vs input amplitude) for certain codes can be significantly larger (or smaller) than the ideal. The ideal width of each quantization step (or band) is $Q=F S R / 2^{N}$ where $F S R=$ full scale range and $N=12$. Non- ideal quantization bands represent differential nonlinearity errors (See Figures 5, 6 and 7).

## RESOLUTION - ACTUAL VS. AVAILABLE

The available resolution of an N -bit converter is $2^{\mathrm{N}}$. This means it is theoretically posssible to generate $2^{\mathrm{N}}$ unique output codes.


## CONVERSION TIME

The time required to complete a conversion over the specified operating range. Conversion time can be expressed as time/bit for a converter with selectable resolution or as time/conversion when the number of bits is constant. The HADC674Z is specified as time/conversion for all 12-bits. Conversion time should not be confused with maximum allowable analog input frequency which is discussed later.

## FULL SCALE CALIBRATION ERROR

The last transition (from 111111111110 to 1111 1111 1111 1111) should occur for an analog value 1 and $1 / 2$ LSB below the nominal full scale ( 9.9963 Volts for 10.000 Volts full scale). The full scale calibration error is the deviation of the actual level at the last transition from the ideal level. This error, which typically is 0.05 to $0.1 \%$ of full scale, can be trimmed out as shown in Figures 11 and 12. The full scale calibration error over temperature is given with and without the initial error trimmed out. The temperature coefficients for each grade indicate the maximum change in the full scale gain from the initial value using the internal 10 Volt reference.

## TEMPERATURE COEFFICIENTS

The temperature coefficients for full scale calibration, unipolar offset, and bipolar offset specify the maximum change from the initial $\left(25^{\circ} \mathrm{C}\right)$ value to the value at $T_{\text {min }}$ or Tmax.

## POWER SUPPLY REJECTION

The standard specifications for the HADC674Z assume +5.00 and +15.00 or +12.00 Volt supplies. The only effect of power supply error on the performance of the device will be a small change in the full scale calibration. This will result in a linear change in all lower order codes. The specifications show the maximum change in calibration from the initial value with the supplies at the various limits.

## CODE WIDTH

A fundamental quantity for A/D converter specifications is the code width. This is defined as the range of analog input values for which a given digital output code will occur. The nominal value of a code width is equivalent to 1 least significant bit (LSB) of the full scale range or 2.44 mV out of 10 Volts for a 12-bit ADC.

## LEFT-JUSTIFIED DATA

The data format used in the HADC674Z is left-justified. This means that the data represents the analog input as a fraction of full scale, ranging from 0 to 4095/4096. This implies a binary point to the left of the MSB.

## MONOTONICITY

This characteristic describes an aspect of the code to code progression from minimum to maximum input. A device is said to be monotonic if the output code continuously increases as the input signal increases, and if the output code continuously decreases as the input signal decreases. Figure 7 demonstrates nonmonotonic behavior.

## CIRCUIT OPERATION

The HADC674Z is a complete 12-bit Analog-To-Digital converter which consists of a single chip version of the industry standard 674. This single chip contains a precision 12-bit capacitor digital-to-analog converter (CDAC) with voltage reference, comparator, successive approximation register (SAR), sample \& hold, clock, output buffers and control circuitry to make it possible to use the HADC674Z with few external components.

When the control section of the HADC674Z initiates a conversion command, the clock is enabled and the successive-approximation register is reset to all zeros. Once the conversion cycle begins, it can not be stopped or re-started and data is not available from the output buffers.

The SAR, timed by the clock, sequences through the conversion cycle and returns an end-of-convert flag to the control section of the ADC. The clock is then disabled by the control section, the output status goes low, and the control section is enabled to allow the data to be read by external command.

The internal HADC674Z 12-bit CDAC is sequenced by the SAR starting from the MSB to the LSB at the beginning of the conversion cycle to provide an output voltage from the CDAC that is equal to the input signal voitage (which is divided by the input voltage divider network). The comparator determines whether the addition of each successively-weighted bit voltage causes the CDAC output voltage summation to be greater or less than the input voltage; if the sum is less, the bit is left on; if more, the bit is turned off. After testing all the bits, the SAR contains a 12-bit binary code which accurately represents the input signal to within $\pm 1 / 2$ LSB.

The internal reference provides the voltage reference to the CDAC with excellent stability over temperature and time. The reference is trimmed to 10.00 Volts $\pm 1 \%$ and can supply up to 2 mA to an external load in addition to that required to drive the reference input resistor ( 1 mA ) and offset resistor ( 1 mA ) when operating with $\pm 15 \mathrm{~V}$ supplies. If the HADC674Z is used with $\pm 12 \mathrm{~V}$ supplies, or if external current must be supplied over the full temperature range, an
external buffer amplifier is recommended. Any external load on the HADC674Z reference must remain constant during conversion.

The sample and hold feature is a bonus of the CDAC architecture. Therefore the majority of the S/H specifications are included within the AVD specifications.

Although the sample-and-hold circuit is not implemented in the classical sense, the sampling nature of the capacitive DAC makes the HADC674Z appear to have a built in sample-and-hold. This sample-and-hold action substantially increases the signal bandwidth of the HADC674Z over that of similar competing devices.

Note that even though the user may use an external sample and hold for very high frequency inputs, the internal sample and hold still provides a very useful isolation function. Once the internal sample is taken by the CDAC capacitance, the input of the HADC674Z is disconnected from the user's sample and hold. This prevents transients occuring during conversion from being inflicted upon the attached sample and hold buffer. All other 674 circuits will cause a transient load current on the sample and hold which will upset the buffer output and may add error to the conversion itself.

Furthermore, the isolation of the input after the acquisition time in the HADC674Z allows the user an opportunity to release the hold on an external sample and hold and start it tracking the next sample. This will increase system throughput with the user's existing components.

## SAMPLE AND HOLD FUNCTION

When using an external $S / H$, the HADC674Z acts as any other 674 device because the internal $\mathrm{S} / \mathrm{H}$ is transparent. The sample/hold function in the HADC674Z is inherent to the capacitor DAC structure, and its timing characteristics are determined by the internally generated clock. However, for limited frequency ranges, the internal S/H may eliminate the need for an external $S / H$. This function will be explained in the next two sections.

The operation of the S/H function is internal to the HADC674Z and is controlled through the normal R/C control line (refer to Figure 8.) When the R/C line makes a negative transition, the HADC674Z starts the timing of the sampling and conversion. The first 2 clock cycles are allocated to signal acquisition of the input by the CDAC (this time is defined as $\mathrm{T}_{\mathrm{acq}}$ ). Following these two cycles, the input sample is taken and held. The A/D conversion follows this cycle with
the duration controlled by the internal clock cycle.
During $T_{\text {acq }}$, the equivalent circuit of the HADC674Z in-put is as shown in Figure 9 (the time constant of the input is independant of which input level is used.) This CDAC capacitance must be charged up to the input voltage during $T_{\text {acq. }}$ Since the CDAC time constant is 100 nsecs., there is more than enough time for settling the input to 12 bits of accuracy during $T_{\text {acq. }}$. The excess time left during $T_{\text {acq }}$ allows the user's buffer amp to settle after being switched to the CDAC load.

Note that because the sample is taken relative to the $R / \overline{\mathrm{C}}$ transition, $\mathrm{T}_{\text {acq }}$ is also the traditional "aperture delay" of this internal sample and hold.

Since $T_{a c q}$ is measured in clock cycles, its duration will vary with the internal clock frequency. This results in $\mathrm{T}_{\mathrm{acq}}=2.4 \mu$ secs $\pm 0.6 \mu$ secs. between units and over temperature.

Offset, gain and linearity errors of the S/H circuit, as well as the effects of its droop rate, are included in the overall specs for the HADC674Z.

## APERTURE UNCERTAINTY

Often the limiting factor in the application of the sample and hold is the uncertainty in the time the actual sample is taken - i.e. the "aperture jitter" or TAJ. The HADC674Z has a nominal aperture jitter of 8 nsecs. between samples. With this jitter, it is possible to accurately sample a wide range of input signals.

The aperture jitter causes an amplitude uncertainty for any input where the voltage is changing. The approximate voltage error due to aperture jitter depends on the slew rate of the signal at the sample point (See Figure 10). The magnitude of this change for a sinewave can be calculated:

Assume a sinusoidal signal, maximum slew rate, $\mathrm{Sr}=$ $2 \pi \mathrm{fVp}(\mathrm{Vp}=$ peak voltage, $\mathrm{f}=$ frequency of sine wave)
For an N -bit converter to maintain $+/-1 / 2$ LSB accuracy :
Verr $\leq \mathrm{Vfs} / 2^{\mathrm{N}+1}$ (where Verr is the allowable error voltage and Vfs is the full scale voltage)

From Figure 10:
$\mathrm{Sr}=\Delta \mathrm{V} / \Delta \mathrm{T}=2 \pi \mathrm{fVp}$
Let $\Delta V=$ Verr $=V_{f S} 2^{-}(N+1), V p=V i n / 2$ and $\Delta T=t_{A J}$ (the time during which unwanted voltage change occurs)

The above conditions then yield:
$\mathrm{Vfs} / 2^{\mathrm{N}+1} \geq \pi \mathrm{VVint}_{\mathrm{AJ}}$ or $\mathrm{f}_{\text {max }} \leq \mathrm{Vfs} /\left(\pi \mathrm{Vin} \mathrm{t}_{\mathrm{AJ}}\right) 2^{\mathrm{N}+1}$
For the HADC674Z, $T_{A J}=8 \mathrm{nsec}$, therefore $\mathrm{f}_{\max } \leq 5 \mathrm{KHz}$.

For higher frequency signal inputs, an external sample and hold is recommended.


Figure 8 - Sample and Hold Function


Figure 9 - Equivalent HADC674Z Input Circuit


## TYPICAL INTERFACE CIRCUIT

The HADC674Z is a complete A/D converter that is fully operational when powered up and issued a Start Convert Signal. Only a few external components are necessary as shown in Figures 11 and 12. The two typical interface circuits are for operating the HADC674Z in either a unipolar or bipolar input mode. Further information is given in the following sections on these connections, but first a few considerations concerning board layout to achieve the best operation.

For each application of this device, strict attention must be given to power supply decoupling, board layout (to reduce pickup between analog and digital sections), and grounding. Digital timing, calibration and the analog signal source must be considered for correct operation.

To achieve specified accuracy, a double-sided printed circuit board with a copper ground plane on the component side is recommended. Keep analog signal traces away from digital lines. It is best to lay the P.C. board out such that there is an analog section and a digital section with a single point ground connection between the two through an RF bead. If this is not possible, run analog signals between ground traces and cross digital lines at right angles only.

## POWER SUPPLIES

The supply voltages for the HADC674Z must be kept as quiet as possible from noise pickup and also regulated from transients or drops. Because the part has 12 -bit accuracy, voltage spikes on the supply lines can cause several LSB deviations on the output. Switching power supply noise can be a problem. Careful filtering and shielding should be employed to prevent the noise from being picked up by the converter.

Capacitor bypass pairs are needed from each supply pin to it's respective ground to filter noise and counter the problems caused by the variations in supply current. A $10 \mu \mathrm{~F}$ tantalum and a $0.1 \mu \mathrm{~F}$ ceramic type in parallel between V LOGIC (pin1) and digital common (pin15), and $\mathrm{V}_{\mathrm{Cc}}$ (pin 7) and analog common (pin 9) is sufficient. $\mathrm{V}_{\mathrm{EE}}$ is generated internally so pin 11 may be grounded or connected to a negative supply if the HADC674Z is being used to upgrade an already existing design.

Figure 10 - Aperture Uncertainty

## GROUNDING CONSIDERATIONS

Any ground path from the analog and digital ground should be as low resistance as possible to accomodate the ground currents present with this device.

The analog ground current is approximately 6mADC while the digital ground is 3mADC. The analog and digital common pins should be tied together as close to the package as possible to guarantee best performance. The code dependant currents flow through the $\mathrm{V}_{\mathrm{LOGIC}}$ and $\mathrm{V}_{\mathrm{CC}}$ terminals and not through the analog and digital common pins.

The HADC674Z may be operated by a $\mu \mathrm{P}$ or in the stand-alone mode. The part has four standard input ranges: 0 V to $+10 \mathrm{~V}, 0 \mathrm{~V}$ to $+20 \mathrm{~V}, \pm 5 \mathrm{~V}$ and $\pm 10 \mathrm{~V}$. The maximum errors that are listed in the specifications for gain and offset may be adjusted externally to zero as explained in the next two sections.

## CALIBRATION AND CONNECTION PROCEDURES

## UNIPOLAR

The calibration procedure consists of adjusting the converter's most negative output to its ideal value for offset adjustment, and then adjusting the most positive output to its ideal value for gain adjustment.

Starting with offset adjustment and referring to Figure 11, the midpoint of the first LSB increment should be positioned at the origin to get an output code of all Os. To do this, an input of $+1 / 2$ LSB or +1.22 mV for the 10 V range and +2.44 mV for the 20 V range should be applied to the HADC674Z. Adjust the offset potentiometer R1 for code transition flickers between 000000000000 and 000000000001.

The gain adjustment should be done at positive full scale. The ideal input corresponding to the last code change is applied. This is 1 and 1/2LSB below the nominal full scale which is +9.9963 V for the 10 V range and +19.9927 V for the 20 V range. Adjust the gain potentiometer R2 for flicker between codes 1111 11111110 and 11111111 1111. If calibration is not necessary for the intended application, replace R1 with a $50 \Omega, 1 \%$ metal film resister and remove the network from pin 12. Connect pin 12 to pin 9. Connect the analog input to pin 13 for the 0 V to 10 V range or to pin 14 for the 0 V to 20 V range.

## BIPOLAR

The gain and offset errors listed in the specifications may be adjusted to zero using the potentiometers R1
and R2 (See Figure 12). If adjustment is not needed, either or both pots may be replaced by a $50 \Omega, 1 \%$ metal film resistor.

To calibrate, connect the analog input signal to pin 13 for a $\pm 5 \mathrm{~V}$ range or to pin 14 for a $\pm 10 \mathrm{~V}$ range. First apply a DC input voltage 1/2LSB above negative full scale which is -4.9988 V for the $\pm 5 \mathrm{~V}$ range or 9.9976 V for the $\pm 10 \mathrm{~V}$ range. Adjust the offset potentiometer R1 for flicker between output codes 000000000000 and 00000000 0001. Next, apply a DC input voltage 1 and 1/2LSB below positive full scale which is +4.9963 V for the $\pm 5 \mathrm{~V}$ range or +9.9927 V for the $\pm 10 \mathrm{~V}$ range. Adjust the gain potentiometer R2 for flicker between codes 1111 11111110 and 111111111111.

## ALTERNATIVE

The $100 \Omega$ potentiometer R2 provides gain adjust for the 10 V and 20 V ranges. In some applications, a full scale of 10.24 V (for an LSB of 2.5 mV ) or 20.48 V (for an LSB of 5.0 mV ) is more convenient. For these, replace R2 by a $50 \Omega, 1 \%$ metal film resistor. Then to provide gain adjust for the 10.24 V range, add a $200 \Omega$ potentiometer in series with pin 13 . For the 20.48 V range, add a $1000 \Omega$ potentiometer in series with pin 14.

## CONTROLLING THE HADC674Z

The HADC674Z can be operated by most microprocessor systems due to the control input pins and on-chip logic. It may also be operated in the "stand-alone" mode and enabled by the $\mathrm{R} / \overline{\mathrm{C}}$ input pin. Full $\mu \mathrm{P}$ control consists of selecting an 8 or 12 -bit conversion cycle, initiating the conversion, and reading the output data when ready. The output read has the options of choosing either 12 -bits at once or 8 followed by 4 -bits in a left-justified format. All five control inputs are TTLCMOS compatible and include $12 / \overline{8}, \overline{C S}, A 0, R / C$ and CE). The use of these inputs in controlling the converter's operations is shown in Table 1, and the internal control logic is shown in a simplified schematic in Figure 13.

## STAND-ALONE OPERATION

The simplest interface is a control line connected to $\mathrm{R} / \mathrm{C}$. The other controls must be tied to known states as follows: CE and $12 / \overline{8}$ are wired high, AO and CS are wired low. The output data arrives in words of 12 -bits each. The limits on R/C duty cycle are shown in Figures 3 and 4. It may have duty cycle within and including the extremes shown in the specifications on the pages. In general, data may be read when R/C is high unless STS is also high, indicating a conversion is in progress.

## CONVERSION LENGTH

A conversion start transition latches the state of Ao as shown in Figure 13 and Table 1. The latched state determines if the conversion stops with 8 -bits (Ao high) or continues for 12-bits (Ao low). If all 12-bits are read following an 8 -bit conversion, the three LSB's will be a logic " 0 " and DB3 will be a logic "1". Ao is latched because it is also involved in enabling the output buffers as will be explained later. No other control inputs are latched.


Figure 11 - Unipolar Input Connections


Figure 12 - Bipolar Input Connections

A conversion may be initiated by a logic transition on any of the three inputs: $C E, \overline{C S}, R / \bar{C}$, as shown in Table 1. The last of the three to reach the correct state starts the conversion, so one, two or all three may be dynamically controlled. The nominal delay from each is the same and all three may change state simultaneously. In order to assure that a particular input controls the start of conversion, the other two should be setup at least 50 ns earlier. Refer to the convert mode timing specifications. The Convert Start timing diagram is illustrated in Figure 1.

The output signal STS is the status flag and goes high only when a conversion is in progress. While STS is high, the output buffers remain in a high impedance state so that data can not be read. Also, when STS is high, an additional Start Convert will not reset the converter or reinitiate a conversion. Note, if Ao changes state after a conversion begins, an additional Start Convert command will latch the new state of Ao and possibly cause a wrong cycle length for that conversion (8 versus 12-bits).

## READING THE OUTPUT DATA

The output data buffers remain in a high impedance state until the following four conditions are met: R/C is high, STS is low, CE is high and $\overline{C S}$ is low. The data lines become active in response to the four conditions and output data according to the conditions of $12 / 8$ and Ao. The timing diagram for this process is shown in Figure 2. When $12 \overline{8}$ is high, all 12 data outputs become active simultaneously and the Ao input is ignored. This is for easy interface to a 12 or 16-bit data bus. The $12 / \overline{8}$ input is usually tied high or low, although it is TTLCMOS compatible.

Table 1 - Truth Table for the HADC674Z Control Inputs

| CE | CS | $\mathrm{R} / \mathrm{C}$ | 12/8 | Ao | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | X | x | x | X | None |
| X | 1 | $\mathbf{X}$ | $\mathbf{x}$ | X | None |
| 4 | 0 | 0 | $\mathbf{x}$ | 0 | Initate 12 blt conversion |
| 4 | 0 | 0 | $\mathbf{x}$ | 1 | Intilate 8 bit conversion |
| 1 | $\downarrow$ | 0 | $\mathbf{x}$ | 0 | Infilate 12 blt conversion |
| 1 | $\downarrow$ | 0 | $\mathbf{x}$ | 1 | Initate $\mathbf{8}$ blt conversion |
| 1 | 0 | $t$ | $\mathbf{x}$ | 0 | Initate 12 blt conversion |
| 1 | 0 | 1 | $\mathbf{x}$ | 1 | Initiate $\mathbf{8}$ bit conversion |
| 1 | 0 | 1 | 1 | X | Enable 12 bit Output |
| 1 | 0 | 1 | 0 | 0 | Enable 8 MSB's Only |
| 1 | 0 | 1 | 0 | 1 | Enable 4 LSB's Plus 4 Tralling Zeroes |

When $12 / \overline{8}$ is low, the output is separated into two 8 bit bytes as shown below:

BYTE $1 \quad$ BYTE 2


This configuration makes it easy to connect to an 8-bit data bus as shown in Figure 13. The Ao control can be connected to the least significant bit of the data bus in order to store the output data into two consecutive memory locations. When Ao is pulled low, the 8 MSBs are enabled only. When Ao is high, the 4 MSBs are disabled, bits 4 through 7 are forced to a zero and the four LSBs are enabled. The two byte format is "left justified data" as shown above and can be considered to have a decimal point or binary to the left of byte 1.

Ao may be toggled without damage to the converter at any time. Break-before-make action is guaranteed between the two data bytes. This assures that the outputs which are strapped together in Figure 13 will never be enabled at the same time.

In Figure 2, it can be seen that a read operation usually begins after the conversion is complete and STS is low. If earlier access is needed, the read can begin no later than the addition of times $t_{D D}$ and $t_{H S}$ before STS goes low.


Figure 13 - Interfacing the HADC674Z to an 8-bit Data Bus


Figure 14 - HADC674Z Control Logic


Figure 15 - Burn-in Schematic

PIN ASSIGNMENT HADC674Z
TOP VIEW


28 LEAD DIP

PIN FUNCTIONS HADC674Z

| NAME | FUNCTION | $\begin{aligned} & N \\ & \underset{N}{N} \\ & 0 \\ & \hline \end{aligned}$ |
| :---: | :---: | :---: |
| VLOGIC | Logic Supply Voltage, Nominally +5 V | I |
| $12 / \overline{8}$ | Data Mode Select |  |
| $\overline{C S}$ | Chip Select |  |
| Ao | Byte Address/Short cycle |  |
| R/C | Read/ Convert |  |
| CE | Chip Enable |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Analog Positive Supply Voltage Nominally +15 V |  |
| REF OUT | Reference Output Nominally +10 V |  |
| AGND | Analog Ground |  |
| REF IN | Reference Input |  |
| N/C (VEE ) | This pin is not connected to the device. |  |
| BIP OFF | Bipolar Offset |  |
| 10V IN | 10 Volt Analog Input |  |
| 20 V IN | 20 V Analog Input |  |
| DGND | Digital Ground |  |
| DB0-DB11 | $\begin{aligned} & \text { Digital Data Output } \\ & \text { DB11 - MSB } \\ & \text { DB0 - LSB } \end{aligned}$ |  |
| STS | Status |  |

NOTES:

# SIGNAL <br> PROCESSING TECHNOLOGIES 

## COMPLETE HIGH-SPEED 12-BIT A/D CONVERTER

ADVANCE INFORMATION

## FEATURES:

- Improved Version of the AD7572
- 12-Bit Resolution and Accuracy
- High Speed; 3 and $5 \mu \mathrm{sec}$ Versions
- Improved Analog Input Circuitry;

No Dynamic Source Loading
High impedance

- Improved Negative Power Supply Range;
-10.5 to -16.5 Volts


## GENERAL DESCRIPTION

The HADC7572 is a complete 12 -bit AD converter that offers high speed with low power dissipation. This is achieved with a successive approximation architecture on a monolithic BIMOS process. Unlike the AD7572, the HADC7572 uses analog input circuitry that virtually eliminates dynamic source loading during the conversion. This minimizes the required bandwidth of the circuitry driving the HADC7572, lowers system cost and simplifies system design.

The HADC7572 also offers an improved negative power supply range of -10.5 to -16.5 volts. This broadens application possibilities and simplifies applications that utilize negative power supplies which vary from the standard - 15 volt analog supply system.

APPLICATIONS:<br>- Data Acquisition<br>- Instrumentation<br>- Process Control<br>- DSP System Digitizer<br>- Microprocessor Interface<br>- Personal Computer Interface

The pre-trimmed internal band-gap voltage reference assures stable operation over all operating conditions. No external trim is required to meet the specified accuracy. Device timing is controlled by the synchronous clock input, or optionally an external crystal, both provided by the user. For 0 to 5 volt unipolar operation no external components are required. Decoupling capacitors at the power supply pins are recommended.

The tri-statable data outputs and high speed digital interface of the HADC7572 ensures compatibility with most popular 8, 16 and 32 -bit microprocessors. The device is packaged in a 24 pin 300 mil DIP.

BLOCK DIAGRAM


## ELECTRICAL SPECIFICATIONS

$\mathrm{VDD}=5 \mathrm{~V} \pm 5 \%, \mathrm{VSS}=-10.5$ to $-16.5 \mathrm{~V}, \mathrm{~F}_{\mathrm{CLK}}=2.5 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$ Unless Otherwise Noted

|  | Test <br> Conditlons | Test <br> Pevel (1) | Min | HADC7572 |
| :--- | :---: | :---: | :---: | :---: | :--- |
| Parameter | Typ | Max | Units |  |


| Integral Nonlinearity |  | $I$ |  | $\pm 0.5$ | LSB |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Differential Nonlinearity |  | 1 |  | $\pm 0.5$ | LSB |
| Gain Temperature Coefficient |  | 1 |  | 25 | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Logic Inputs |  | 1 | 2.0 |  |  |
| $V_{\mathrm{IH}}{ }^{\text {(Input High Voltage) }}$ |  | 1 |  | Volts |  |
| $\mathrm{V}_{\mathrm{IL}}$ (Input Low Voltage) |  |  |  | 0.8 | Volts |
| Conversion Time |  |  |  | 5 | $\mu$ sec. |
| Synchronous Clock |  | 1 | 4.8 | 5.2 | $\mu$ sec |
| Asynchronous Clock |  |  |  |  |  |

(1) Test Procedure: 1 - Production tested at the specified conditions

## HADC7572 PIN OUT



[^3]
## COMPLETE HIGH-SPEED 12-BIT A/D CONVERTER WITH INTERNAL VOLTAGE REFERENCE

## ADVANCE INFORMATION

## FEATURES:

- Improved Version of the AD7672
- Optional Internal Voltage Reference
-12-Bit Resolution and Accuracy
- High Speed; 3 and $5 \mu \mathrm{sec}$ Versions
- Improved Analog Input Circuitry;

No Dynamic Source Loading
High Impedance

- Improved Negative Power Supply Range;
-10.5 to - 16.5 Volts


## GENERAL DESCRIPTION

The HADC7672 is a complete 12 -bit AD converter that offers high speed with low power dissipation. This is achieved with a successive approximation architecture on a monolithic BIMOS process.

Unlike the AD7672, the HADC7672 includes an on-chip voltage reference which can be used in unipolar applications (only). Optionally, like the AD7672 an offchip reference can be provided at the VREF pin. An internal multiplexer then automatically disconnects the internal reference. This internal/external reference option provides direct plug-in compatibility, yet allows the user to delete the external reference. The HADC7672 also uses an analog input circuit that virtually eliminates dynamic source loading during the conversion. This reduces the required bandwidth of the circuitry driving the HADC7672, further lowering system cost and simplifying system design.

## BLOCK DIAGRAM



## ELECTRICAL SPECIFICATIONS

| Parameter | Test Conditions | Test Level (1) | Min | HADC7672 Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Integral Nonlinearity |  | I |  |  | $\pm 0.5$ | LSB |
| Differential Nonlinearity |  | 1 |  |  | $\pm 0.5$ | LSB |
| Gain Temperature Coefficient |  | 1 |  |  | 25 | ppm $/{ }^{\circ} \mathrm{C}$ |
| Logic Inputs <br> $\mathrm{V}_{\mathrm{IH}}$ (Input High Voltage) <br> $\mathrm{V}_{\text {IL }}$ (Input Low Voltage) |  | I | 2.0 |  | 0.8 | Volts <br> Volts |
| Conversion Time <br> Synchronous Clock <br> Asynchronous Clock |  | $1$ | 4.8 |  | 5 5.2 | $\mu \mathrm{sec}$. $\mu \mathrm{sec}$ |

(1) Test Procedure: I - Production tested at the specified conditions

## HADC7672 PIN OUT


**For Ordering Information See Section 1.

# 8-BIT, 150 MSPS FLASH A/D CONVERTER 

## FEATURES

-150 MSPS NOMINAL CONVERSION RATE
-1/2 LSB Linearity

- Preamplifier Comparator Design
- Typical Power Dissipation < 2.0 Watts


## GENERAL DESCRIPTION

The HADC77100 is a monolithic flash A/D converter capable of digitizing a 2 volt analog input signal with full scale frequency components to 50 MHz into 8 -bit digital words at a 150 MSPS update rate.

For most applications, no external sample-and-hold is required for accurate conversion due to the device's narrow aperture time. A single standard -5.2 Volt power supply is required for operation of the

## APPLICATIONS

- Digital Oscilloscopes
-Transient Capture
- Radar, EW, ECM
- Direct RF Down-conversion
- Medical Electronics: Ultrasound, CAT Instrumentation

HADC77100, with nominal power dissipation of less than 1.75 Watts.

The part is packaged in a 42 Lead Ceramic DIP that is pin compatible with the CX20116. Careful attention to design and layout has provided a device with better linearity, lower noise floor, stable input capacitance, and lower data error rates. The HADC77100 is available in Industrial and Military Temperature ranges.



Output
Digital Output Current $\qquad$ 0 to - 25 mA

Temperature
Operating Temperature, ambient........... 65 to $+150^{\circ} \mathrm{C}$ junction $+150^{\circ} \mathrm{C}$
Lead Temperature, (soldering 10 seconds)...... $+300^{\circ} \mathrm{C}$ Storage Temperature.
-65 to $+150^{\circ} \mathrm{C}$

Notes:

1. Operation at any Absolute Maximum Rating is not implied. See Electrical Specifications for proper nominal applied conditions in typical applications.

## ELECTRICAL SPECIFICATIONS

INDUSTRIAL TEMPERATURE RANGE
$\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}, \mathrm{R}_{\text {Source }}=10 \Omega, \mathrm{f}_{\text {clock }}=100 \mathrm{MHz}$, Duty Cycle $=50 \% \quad$ VRB $=-2.00 \mathrm{~V}, \mathrm{VRT}=0.00 \mathrm{~V}$, Unless otherwise specified

| DC ELECTRICAL PARAMETERS | TEST CONDITIONS | TEST LEVEL | $\begin{aligned} & \text { ROOM } \\ & +25^{\circ} \mathrm{C} \end{aligned}$ |  |  |  |  | $\begin{aligned} & \text { COLD } \\ & -25^{\circ} \mathrm{C} \end{aligned}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN |  | MAX | MIN | MAX | MIN | MAX |  |

TRANSFER
CHARACTERISTICS

| Integral Linearity, 77100A |  | II | $\pm \frac{1}{2}$ | $\pm \frac{1}{2}$ | $\pm \frac{1}{2}$ | LSB |
| :--- | ---: | :---: | ---: | ---: | ---: | :--- |
| Differential Linearity, 77100A |  | II | $\pm \frac{1}{2}$ | $\pm \frac{1}{2}$ | $\pm \frac{1}{2}$ | LSB |
| Integral Linearity, 77100B |  | II | $\pm \frac{3}{4}$ | $\pm \frac{3}{4}$ | $\pm \frac{3}{4}$ | LSB |
| Differential Linearity, 77100B <br> (Nomissing codes) |  | II |  | $\pm \frac{3}{4}$ | $\pm \frac{3}{4}$ | $\pm \frac{3}{4}$ |
| Offset Error VRT |  | LISB |  |  |  |  |
| Offset Error VRB |  | -30 | 30 | -30 | 30 | -30 |

ANALOG INPUT
CHARACTERISTICS


TEST LEVEL CODE: See page 5.

INDUSTRIAL TEMPERATURE RANGE


## POWER SUPPLIES

| Supply Current |  | II | 330 | 370 | 370 | 370 |
| :--- | ---: | ---: | ---: | ---: | ---: | :--- |
| mA |  |  |  |  |  |  |
| Power Dissipation |  | II | 1.7 | 1.93 | 1.93 | 1.93 |

## REFERENCE

| Ladder Resistance |  | II | 100 | 300 | 100 | 300 | 80 | 300 | $\Omega$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| Reference Bandwidth |  | V | 50 |  |  |  |  |  | MHz |

## DIGITAL LOGIC

| Output High Voitage | $50 \Omega 2$ to -2 V | II | -0.98 | -0.90 | -0.82 | -0.89 | -0.70 | -1.08 | -0.91 | VOLTS |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Output Low Vottage | $50 \Omega$ to -2 V | II | -1.95 | -1.80 | -1.65 | -1.95 | -1.65 | -1.95 | -1.69 | VOLTS |
| Input High Voltage (MINV, LINV) |  | II | -1.13 | -0.81 | -1.07 | -0.67 | -1.27 | -0.87 | VOLTS |  |
| Input Low Voltage (MINV, LINV) |  | II | -1.95 | -1.48 | -1.95 | -1.42 | -1.95 | -1.50 | VOLTS |  |

$\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}, \mathrm{R}_{\text {Source }}=10 \Omega, \mathrm{f}_{\text {clock }}=100 \mathrm{MHz}$, Duty Cycle $=50 \% \quad \mathrm{VRB}=-2.00 \mathrm{~V}, \mathrm{VRT}=0.00 \mathrm{~V}$, Unless otherwise specified

| AC ELECTRICAL |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| PARAMETERS |

CONVERSION TIMING, See Figure 1A

| Maximum Sample Rate |  | V | 125 | 150 | 125 | 125 | MSPS |
| :--- | :--- | :---: | :---: | :---: | :--- | :--- | :--- |
| Clock Low Width, TPW0 |  | V | 4 | 3 | 4 | 4 |  |
| Clock High Width, TPW1 |  | V | 4 | 3 | 4 | 4 |  |
| Output Latency |  | IV |  | 1 |  | 1 |  |
| Output Delay, TD | Differential Clock | V | 4.2 |  | 1 | CYCLE |  |
| Output Delay Tempco | Differential Clock | V | 45 |  |  | ns |  |
| Output Rise Time $20 \%$ to $80 \%$ | $50 \Omega$ to-2V | V |  | 2 |  |  | $\mathrm{~ns} /{ }^{\circ} \mathrm{C}$ |
| Output Fall Time $20 \%$ to $80 \%$ | $50 \Omega$ to-2V | V | 2 |  |  | ns |  |

TEST LEVEL CODE: See page 5.

## ELECTRICAL SPECIFICATIONS

## HADC77100

INDUSTRIAL TEMPERATURE RANGE

$\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}$, R $_{\text {Source }}=10 \Omega, \mathrm{f}_{\text {clock }}=100 \mathrm{MHz}$, Duty Cycle $=50 \% \quad$ VRB $=-2.00 \mathrm{~V}$, VRT $=0.00 \mathrm{~V}$, Unless otherwise specified | DC ELECTRICAL | TEST | TEST | $\begin{array}{c}\text { ROOM } \\ +25^{\circ} \mathrm{C} \\ \text { PARAMETERS }\end{array}$ | $\begin{array}{c}\text { HOT } \\ \text { CONDITIONS }\end{array}$ | $\begin{array}{c}\text { CEOLD } \\ \text { LEVEL }\end{array}$ | $\begin{array}{c}\text { COLD } \\ \text { MIN } \\ \text { TYP }\end{array}$ |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |

## ANALOG INPUTS

| Large Signal Bandwidth | Vin = F.S. | V | 60 |  |  | MHz |
| :--- | :---: | :---: | :---: | :---: | :---: | :--- |
| Small Signal Bandwidth | Vin $=500 \mathrm{mV}$ PP | V | 120 |  |  | MHz |
| Aperture Jitter |  | V | 12 |  |  | ps RMS |
| Aperture Delay | Differential Clock | V | 1.8 |  |  | ns |
| Aperture Delay Tempco | Differential Clock | V | 7 |  |  | $\mathrm{Ps} /{ }^{\circ} \mathrm{C}$ |
| Aperture Time |  | V | $<100$ |  |  | ps |
| Settle-to-Hold Time |  | V | 3 |  |  | ns |
| Input Slew Rate |  | V | 300 |  | $\mathrm{~V} / \mu \mathrm{s}$ |  |

$\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}, \mathrm{R}_{\text {Source }}=10 \Omega, \mathrm{f}_{\text {clock }}=100 \mathrm{MHz}$, Duty Cycle $=50 \% \quad \mathrm{VRB}=-2.00 \mathrm{~V}, \mathrm{VRT}=0.00 \mathrm{~V}$, Unless otherwise specified

| AC ELECTRICAL PARAMETERS | TEST CONDITIONS | TEST LEVEL |  | $\begin{gathered} \text { ROOM } \\ .25^{\circ} \mathrm{C} \\ \text { TYP } \end{gathered}$ | MAX |  | OT MAX |  | $\begin{aligned} & \text { LDD } \\ & { }^{\circ} \mathrm{C} \\ & \text { MAX } \end{aligned}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

SIGNAL QUALITY $\mathrm{f}_{\text {clock }}=100 \mathrm{MHz}$

| Total Dynamic Error | Vin = FS @ 1 MHz | V | 46 |  |  | dB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Total Dynamic Error | Vin=FS@ 25MHz | V | 36 |  |  | dB |
| Total Dynamic Error | Vin = FS @ 50MHz | V | 32 |  |  | dB |
| Signal to noise ratio | $\mathrm{Vin}=\mathrm{FS} @ 1 \mathrm{MHz}$ | V | 48 |  |  | dB |
| Signal to noise ratio | Vin = FS @ 25MHz | V | 43 |  |  | dB |
| Signal to noise ratio | Vin = FS @ 50MHz | V | 36 |  |  | dB |
| Total Harmonic Distortion | $\mathrm{Vin}=\mathrm{FS}$ @ 1 MHz | V | 44 |  |  | dBc |
| Total Harmonic Distortion | Vin = FS @ 25MHz | V | 35 |  |  | dBC |
| Total Harmonic Distortion | Vin = FS @ 50MHz | V | 24 |  |  | dBc |
| Mean Differential NonLinearity |  | V | . 001 |  |  | LSB |
| RMS Differential NonLinearity |  | V | . 2 |  |  | LSB |
| Differential Gain | NTSC 40IRE mod. ramp, Fc = 125MSPS | V | 1.0 |  |  | \% |
| Differential Phase |  | V | . 5 |  |  | DEG |

TEST LEVEL CODE: See page 5.

## ELECTRICAL CHARACTERISTICS TESTING

All electrical characteristics are subject to the following conditions:

All parameters having Min.Max. specifications are guaranteed. The Test Level column indicates the specific device testing actually performed during production and Quality Assurance inspection. Any blank sections in the data columns indicates that the specification is not tested at the specified condition.

Unless otherwise noted, all tests are performed after die reaches operating temperature

## TEST LEVEL

1

## TEST PROCEDURE

$100 \%$ production tested at the specified temperatures.
$100 \%$ production tested at $\mathrm{Ta}=$ $25^{\circ} \mathrm{C}$, and sample tested at the specified temperatures.

QA sample tested only at the specified temperatures.

Parameter is guaranteed (but not tested) by design and characterization data.

Parameter is a typical value for information purposes only.

## GENERAL DESCRIPTION

The HADC77100 is the fastest monolithic 8 -bit parallel flash AD converter available today. The nominal conversion rate is 150 MSPS and the analog bandwidth is in excess of 50 MHZ . A major advance over previous flash converters is the inclusion of 256 input preamplifiers between the reference ladder and input comparators (see block diagram). This not only reduces clock transient kickback to the input and reference ladder due to a low ac beta but also reduces the effect of the dynamic state of the input signal on the latching characteristics of the input comparators. The preamplifiers act as buffers and stabilize the input capacitance so that it remains constant over different input voltage and frequency ranges and therefore makes the part easier to drive than previous flash A/Ds. The preamplifiers also add a gain of six to the input signal so that each comparator has a wider overdrive or threshold range to "trip" into or out of the active state. This gain reduces metastable states that can cause errors at the output.

The HADC77100 has true differential analog and digital data paths from the preamplifiers to the output buffers (Current Mode Logic) for reducing potential missing codes while rejecting common mode noise.

Signature errors are also reduced by careful layout of the analog circuitry. Every comparator also has a clock buffer to reduce differential delays and to improve signal-to-noise ratio. Furthermore, the HADC77100 has an on-board power supply bypass of 1500 pF to reduce external component needs, and the output drive capability of the device can provide full ECL swings into $50 \Omega$ loads.

## TYPICAL INTERFACE CIRCUIT

The HADC77100 is relatively easy to apply depending on the accuracy needed in the intended application. Wire-wrap may be employed with careful point-to-point ground connections if desired, but to achieve the best operation, a double sided PC board with a ground plane on the component side separated into digital and analog sections will give the best performance. The converter is bonded-out to
place the digital pins on the left side of the package and the analog pins on the right side. Additionally, an RF bead connection through a single point from the analog to digital ground planes will reduce ground noise pickup.
The circuit in Figure 1 is intended to show the most elaborate method of achieving the least error by correcting for integral linearity, input induced distortion and power supply/ground noise. This is achieved by the use of external reference ladder tap connections, input buffer and supply decoupling. The function of each pin and external connections to other components are as follows:

## VEE, AGND, DGND

VEE is the supply pin with AGND as ground for the device. The power supply pins should be bypassed as close to the device as possible with at least a $.01 \mu \mathrm{~F}$ ceramic capacitor. A $1 \mu \mathrm{~F}$ tantalum can also be used for low frequency suppression. DGND is the ground for the ECL outputs and is to be referenced to the output pulldown voltage and appropriately bypassed as shown in Figure 1.

## VIN (Analog Input)

There are two analog input pins that are tied to the same point internally. Either one may be used as an analog input "sense" and the other for input "force". This is convenient for testing the source signal to see if there is sufficient drive capability. The pins can also be tied together and driven by the same source. The HADC77100 is superior to similar devices due to a preamplifier stage before the comparators. This makes the device easier to drive because it has constant capacitance and induces less slew rate distortion. If an input buffer is needed, a Harris HA2540 may be used in conjunction with an output transistor buffer for lower frequency applications. For higher frequencies, another option is to use an Elantec EL2004 video buffer or an HA2539 and a 2N5836/7 transistor. Very high performance can be achieved by using a comlinear CLC100.

FIGURE 1 HADC77100 TYPICAL INTERFACE CIRCUIT


## CLK, $\overline{\text { CLK }}$ (Clock Inputs)

The clock inputs are designed to be driven differentially with ECL levels. The clock may be driven single-ended since CLK is internally biased to -1.3V (see clock input circuit on page 12). It may be left open but a $.01 \mu \mathrm{~F}$ bypass capacitor from $\overline{\mathrm{CLK}}$ to DGND is recommended. The duty cycle of the clock should be kept at $50 \%$ to avoid causing larger 2nd harmonics. If this is not important to the intended application, then duty cycles other than 50\% may be used.

## MINV, LINV (Output Logic Control)

These are digital controls for changing the output code from straight binary to two's complement, etc. For more information, see Table 1. Both MINV and LINV are in the logic "low" (0) state when they are left open. The "high" state can be obtained by tying to DGND through a diode or $3.9 \mathrm{k} \Omega$ resistor.

## D0 to D7 (Digital Outputs)

The digital outputs can drive $50 \Omega$ to ECL levels when pulled down to -2 V . When pulled down to -5.2 V the outputs can drive $130 \Omega$ to $1 \mathrm{~K} \Omega$ loads.

## VRB, VRM, VRT (Reference Input)

There are two reference inputs and one external reference voltage tap. These are -2 V (VRB), mid-tap (VRM), and AGND (VRT). The reference pins and tap can be driven by op amps as shown in Figure 1 or VRM may be bypassed for limited temperature operation. These voltage level inputs can be bypassed to AGND for further noise suppression if so desired.

## N/C

All "Not Connected" pins should be tied to DGND on the left side of the package and to AGND on the right side.

TABLE 1 - OUTPUT CODING

| $\begin{aligned} & \hline \text { MINV } \\ & \text { LINV } \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | 0 | 1 | 1 |
| :---: | :---: | :---: | :---: | :---: |
| ov | 111... 11 | 100... 00 | 011...11 | 000... 00 |
| . | 111... 10 | 100... 01 | 011... 10 | 000... 01 |
| - | - | - | - | - |
| - | $\stackrel{.}{ }$ | $\cdots$ | $\cdots$ | $\cdots$ |
| $V_{\text {IN }}$ | 100...00 | 111... 11 | 000...00 | 011...11 |
| . | 011... 11 | 000...00 | 111... 11 | 100...00 |
| - | - | - | - | - |
| - | - | - | - |  |
| - | 000... 01 | 011... 10 | 100...01 | 111... 10 |
| -2V | 000... 01 $000 . .00$ | 011... 10 | $100 . . .01$ $100 . .00$ | 111... 11 |
| $\begin{array}{lll} 1: V_{\mathrm{IH}}, & \mathrm{~V}_{\mathrm{OH}} \\ 0: V_{\mathrm{IL}}, & V_{\mathrm{OL}} \end{array}$ |  |  |  |  |
|  |  |  |  |  |

## OPERATION

The HADC77100 has 256 preamp/comparator pairs which are each supplied with the voltage from VRT to VRB divided equally by the resistive ladder as shown in the block diagram on page 1 . This voltage is applied
to the positive input of each preamplifier and comparator pair. An analog input voltage applied at VIN is connected to the negative inputs of each preamplifier/comparator pair. The comparators are then clocked through each one's individual clock buffer. When the CLK pin is in the low state, the master or input stage of the comparators compare the analog input voltage to the respective reference voltage. When the CLK pin changes from low to high the comparators are latched to the state prior to the clock transition and output logic codes in sequence from the top comparators, closest to VRT(0V), down to the point where the magnitude of the input signal changes sign (thermometer code). The output of each comparator is then registered into four 64-to-6 bit decoders when the CLK is changed from high to low. At the output of the decoders is a set of four 7-bit latches which are enabled ("track") when the clock changes from high to low. From here, the output of the latches are coded into 6 LSBs from four columns and 4 columns are coded into 2 MSBs. Next are the MINV and LINV controls for output inversions and they consist of a set of eight XOR gates. Finally, eight ECL output latches and buffers are used to drive the external loads. The conversion takes one clock cycle from the input to the data outputs.

FIGURE 1A - TIMING DIAGRAM


Dots (e) in the chart denote respective latch timings.

INPUT CIRCUIT


CLOCK INPUT


## DYNAMIC EVALUATION




## SPECIFICATIONS

## AD CONVERTER ERROR SUMMARY

Honeywell SPT realizes that the transfer function for an A/D converter is very dependent upon the slew rate of the signal it is digitizing. The transfer function under dynamic conditions may exhibit numerous errors (Figure 2B) while a static dc input level may appear close to the ideal (Figure 2A). That is why we are including many dynamic tests as well as the the industry standard dc specifications.

## EFFECTIVE BITS (SNR)

This is the difference between the measured data at the output of an A/D converter in response to a sinewave and an ideal sinewave's data best fitted to the measured data. The data is then plotted as usable (effective) output bits versus frequency. This is the most important specification since it is tested over the entire frequency range of the part and shows true dynamic performance. It also indicates the cumulative effect of many error sources. These are quantization error, dynamic differential nonlinearity, missing codes, integral nonlinearity, total harmonic distortion, aperture uncertainty and noise. Not included are DC specifications such as offset and gain errors. The result is calculated from measured rms error for the ideal sinewave and the measured actual rms error as follows:

$$
\text { eff bits }=8-\log _{2} \frac{\text { actual rms error }}{\text { ideal rms error }}
$$

Furthermore, signal-to-noise ratio (SNR) can be related to effective bits by the following formula:

$$
\operatorname{SNR}(\mathrm{dB})=1.8+6.02 \times \mathrm{N}(\text { eff bits })
$$

## QUANTIZATION ERROR

Quantization error is the fundamental, irreducible error associated with the perfect quantizing of a continuous (analog) signal into a finite number of digital bits (A/D tranfer function). An 8-bit A/D converter can represent an input voltage with a best case uncertainty of 1 part in $2^{8}$ (1 part in 256). In real A/Ds under dynamic operating conditions, the quantization bands (bit change step vs input amplitude) for certain codes can be significantly larger (or smalier) than the ideal. The ideal width of each quantization step (or band) is $Q=$ $\mathrm{FSR} / 2^{\mathrm{N}}$ where FSR = full scale range and $\mathrm{N}=8$. Nonideal quantization bands represent differential nonlinearity errors (See Figures 2A and 2B).

## DIFFERENTIAL NONLINEARITY

Differential nonlinearity is a measure of how much the actual quantization step width varies from the ideal step width of 1 LSB. Figure $2 B$ shows a differential nonlinearity of 2 LSB - the actual step width is 3 LSB. The HADC77100's specification gives the worst case differential nonlinearity in the AVD transfer function under specified dynamic operating conditions. Small, localized differential nonlinearities may be insignificant when digitizing full scale signals. However, if a low level input signal happens to fall on that part of the A/D transfer function with the differential nonlinearity error, the effect will be significant.

## MISSING CODES

Missing codes represent a special kind of differential nonlinearity. The quantization step width for a missing code is 0 LSB, which results in a differential nonlinearity of -1 LSB. Figure 2 B points out two missed codes in the transfer function.


Figure 2A Static Input Conditions


Figure 2B Dynamic Conditions

## SPECIFICATIONS CONTINUED

## INTEGRAL NONLINEARITY

Integral nonlinearity is the maximum deviation of the A/D transfer function from a best fit straight line (Figure 3A). Integral nonlinearity does not include any gain and offset errors. Integral nonlinearity in an A/D is generally more detrimental when digitizing full scale signals than low level signals which may fall on a part of the transfer function which is relatively linear. Figure 2B shows an integral nonlinearity error of 2 LSB. The HADC77100's integral nonlinearity can be improved by using the external reference ladder taps as shown in Figure 1. The resulting effect on the linearity is shown in Figure 3B.

## APERTURE UNCERTAINTY

Aperture uncertainty is the time jitter in the sample point and is caused by short term stability errors in the timebase generating the sample (encode) command to the A/D converter. The approximate voltage error due to aperture uncertainty depends on the slew rate of the signal at the sample point. See Figure 3C .

As in any sampled data system, the aperture width affects the accuracy of the system. The aperture time can be considered an amplitude uncertainty for any input where the voltage is changing. The magnitude of this change for a sinewave can be calculated for time or voltage by the equation:

By calculating the aperture time for a given system accuracy and comparing it to the aperture time specification of the flash converter, the need for a track and hold can be determined. The graph in Figure 4 summarizes required aperture time for 8 -bit resolution high speed converters using sinusoidal frequencies.

An example using an 8 -bit flash converter follows. If the signal that is to be measured is known not to contain any sinusoidal frequencies above 10 MHz , then from Figure 4 it can be determined that to assure less than 8 -bits of error due to aperture alone, the A/D converter must have an aperture time of less than 70 ps . Most data sheets do not state aperture time so usually a sample and hold is used. Unfortunately, the sample and holds generally available today are not faster than 70ps.

Aperture time and delay are very difficult to measure, however these values are needed to make intelligent design decisions. Honeywell SPT supplies these values for the HADC77100 based on both computer design simulations and verified by characterization of samples.



FIGURE 3C Aperture Uncertainty


FIGURE 4 Aperture Time - Sinewaves


In the histogram test, ADD transfer function step widths larger than ideal show up as "spikes" in the histogram. Codes missing from the transfer function show up as "bins" with zero counts.

## CHARACTERISTIC TESTING

TESTING
All of the following tests can be performed using Hewlett-Packard equipment as referred to in H.P. Product Note 5180A-2. Test methods available to measure the previous specifications are explained as follows and listed in Table 2.

## HISTOGRAM TESTING

In histogram testing, a full scale sinewave of specified frequency is input to the HADC77100. The frequency of the sinewave is selected to be non-coherent with the sample rate of the ADD converter. Several hundred thousand samples of the signal are taken and processed into a histogram. At the end of the sampling, the histogram is plotted with possible output codes along the x-axis and frequency of occurance along the $y$-axis. Above each possible output code (the $x$-axis is from 0 to 256), a point is plotted whose height is proportional to the total number of times that code occurs. For a sinewave input, a perfect A/D converter would produce a cusp probability density function described by the equation:

$$
p(V)=\frac{1}{\pi\left(A^{2}-V^{2}\right)^{-1 / 2}}
$$

where $A$ is the peak amplitude of the sinewave and $p(V)$ is the probability of an occurance at a voltage $V$. If a particular step is wider than the ideal width, then the code associated with that step will have accumulated more "counts" than a code corresponding to the ideal step. A step narrower than the ideal width will accumulate fewer counts. Missing codes are readily apparent because a missing code will show zero counts (See Figure 5).

## FAST FOURIER TRANSFORM TESTING

The Discrete Fourier Transform (DFT) is another useful tool for evaluating A/D converter dynamic performance. Implemented using a Fast Fourier Transform algorithm, the DFT converts a finite time sequence of sampled data into the frequency domain. From the frequency domain representation of the data, the linearity of the A/D converter's dynamic transfer function may be measured. Harmonics of the input sinewave, caused by the integral nonlinearity, are aliased

FIGURE 5 Histogram Testing

## SPECIFICATION TESTING

 CONTINUED:into the baseband spectrum and can be readily identified and measured. Additional effects can be measured as shown in Table 2.

## SINEWAVECURVE FITTING

In the sinewave curve fit test, a full scale sinewave of specified frequency is digitized by the HADC77100. Using least squared error minimization techniques, an idealized sinewave fit to the data is calulated by software. The sinewave is in the form:

$$
A \sin (2 \pi f t+\theta)+D C
$$

where $A, f, \theta, D C$ are the parameters which are selected for a best fit to the data. The idealized best fit sinewave, $A_{0} \sin \left(2 \pi f_{0} t+\theta_{0}\right)+D C_{0}$ is then subtracted from the digitized time record.

The rms errors are then calculated and the effective bits specification is found.

## BEAT FREQUENCY TEST

Beat frequency testing is a qualitative test for $A D$ converter dynamic performance and may be used to quickly judge whether or not there are any gross problems with the HADC77100. In this technique, a full scale sinewave input signal is offset slightly in frequency from the AVD converters sample rate. This frequency offset is selected such that on successive cycles of the input sinewave, the A/D's output ideally would change by 1 LSB at the point of maximum slope. Thus the AVD sample point "walks" through the input signal. When the data stored in memory is reconstructed using a low speed DAC, the beat frequency, $\Delta f$, is observed. Differential nonlinearities show up as nonuniform horizontal lines in the observed beat frequency waveform and missing codes show up as gaps.

## TABLE 2

## TESTS

The following table summarizes the dynamic performance tests previously described and the dynamic errors which influence test results.
(Table from H. P. Product Note 5180A-2)

| ERROR | HISTOGRAM | FFT | SINEWAVE CURVE FIT | BEAT <br> FREQUENCY TEST |
| :---: | :---: | :---: | :---: | :---: |
| Differential Nonlinearity | Yes-shows up as spikes | Yes-shows up as elevated noise floor | Yes-part of RMS error | Yes |
| Missing Codes | Yes-shows up as bins with 0 counts | Yes-shows up as elevated noise floor | Yes-part of RMS error | Yes |
| Integral Nonlinearity | Yes (could be measured directly with highly linear ramp waveform) | Yes-shows up as harmonics of fundamental aliased into baseband | Yes-part of RMS error | Yes |
| Aperature Uncertainty | No-averaged out. Can be measured with "phase locked" histogram. | Yes-shows up as elevated noise floor | Yes-part of RMS error | No |
| Noise | No-averaged out. Can be measured with "phase locked" histogram. | Yes-shows up as elevated noise floor | Yes-part of RMS error | No |
| Bandwidth Errors | No | No | No | Yes-used to measure analog bandwidth. |
| Gain Errors | Yes-shows up in peak to peak of distribution. | No | No | No |
| Offset Errors | Yes-shows up in offset of distribution average. | No | No | No |





PIN ASSIGNMENT
HADC77100


| NAME | FUNCTION | NAME | FUNCTION |
| :--- | :--- | :--- | :--- |
| VEE | Negative Supply <br> Nominally -5.2V | CLK | ECL Clock Input Pin |
| DGND | Do through D6 Output <br> Inversion Control Pin | CLK | ECL Clock Input Pin | Digital Ground $\quad$ VRB $\quad$| Reference Voltage Bottom |
| :--- |
| Nominally -2.0V |

## 42 LEAD CERAMIC

SIDEBRAZED DIP

NOTES:

# SIGNAL <br> PROCESSING TECHNOLOGIES 

## HADC77200

## 8-BIT, 150 MSPS FLASH A/D CONVERTER

## FEATURES

-150 MSPS CONVERSION RATE

- 1/2 LSB Linearity
- Preamplifier Comparator Design
- Typical Power Dissipation < 2.2 Watts


## GENERAL DESCRIPTION

The HADC77200 is a monolithic flash AD converter capable of digitizing a 2 Volt analog input signal with full scale frequency components into 8-bit digital words at a 150 MSPS update rate.

For most applications, no external sample-and-hold is required for accurate conversion due to the device's wide bandwidth. A single standard -5.2 Volt power supply is required for operation of the HADC77200, with nominal power dissipation of 2.2 Watts.

## APPLICATIONS

- Digital Oscilloscopes
- Transient Capture
- Radar, EW
- Medical Electronics: Ultrasound, CAT Instrumentation

The part is packaged in a 48 or 42 Lead Ceramic Sidebrazed DIP. The 42 Lead DIP is pin compatible with the CX20116. The HADC77200 in the 48 or 46 lead packages includes five external reference ladder TAPS to gain better control over linearity; an overrange bit for use in higher resolution systems; and a data ready output pin for ease in interfacing to high-speed memory. Careful attention to design and layout has provided a device with low noise floor, stable input characteristics, and low data error rate. The HADC77200 is available in Industrial and Military Temperature ranges.


ABSOLUTE MAXIMUM RATINGS (Beyond which damage may occur) ${ }^{1} \mathbf{2 5}^{\circ} \mathrm{C}$

```
Supply Voltages Output
    Negative Supply Voltage (VEE TO GND) ..-7.0 to +0.5 V
    Ground Voltage Differential.
```

$\qquad$

```
                -0.5 to +0.5V
Input Voltage
    Analog Input Voltage
                                +0.5 to VEE V
    Reference Input Voltage.....................+0.5 to VEE V
    Digital Input Voltage...........................+0.5 to V EE V
    Reference Current VRT to VRB..................... }25\mathrm{ mA
    Tap Reference Current.........................-6 to +6 mA
```

Output
Digital Output Current. $\qquad$ .0 to - 25 mA

## Temperature

Operating Temperature, ambient.......... 65 to $+150^{\circ} \mathrm{C}$ junction
........$+150^{\circ} \mathrm{C}$
Lead Temperature, (soldering 10 seconds)..... $+300^{\circ} \mathrm{C}$ Storage Temperature.
-65 to $+150^{\circ} \mathrm{C}$

Notes:

1. Operation at any Absolute Maximum Rating is not implied. See Electrical Specifications for proper nominal applied conditions in typical applications.

## ELECTRICAL SPECIFICATIONS

INDUSTRIAL TEMPERATURE RANGE
$V_{E E}=-5.2 \mathrm{~V}, R_{\text {Source }}=10 \Omega, \mathrm{VRB}=-2.00 \mathrm{~V}, \mathrm{VRT}=0.00 \mathrm{~V}$, Unless otherwise specified

| DC ELECTRICAL PARAMETERS | $\begin{aligned} & \text { TEST } \\ & \text { CONDITIONS } \end{aligned}$ | $\begin{aligned} & \mathrm{TEST} \\ & \text { LEVEL } \end{aligned}$ | $\begin{aligned} & \text { ROOM } \\ & +25^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} \mathrm{HOT} \\ +85^{\circ} \mathrm{C} \end{gathered}$ | $\begin{aligned} & \text { COLD } \\ & -25^{\circ} \mathrm{C} \end{aligned}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN TYP MAX | MIN MAX | MIN | MAX |  |

TRANSFER
CHARACTERISTICS

| Integral Linearity, 77200A |  | 11 |  | $\pm \frac{1}{2}$ |  | $\pm \frac{1}{2}$ |  | $\pm \frac{1}{2}$ | LSB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Differential Linearity , 77200A |  | II |  | $\pm \frac{1}{2}$ |  | $\pm \frac{1}{2}$ |  | $\pm \frac{1}{2}$ | LSB |
| Integral Linearity, 77200B |  | 11 |  | $\pm \frac{3}{4}$ |  | $\pm \frac{3}{4}$ |  | $\pm \frac{3}{4}$ | LSB |
| Differential Linearity, 77200B (No missing codes) |  | 11 |  | $\pm \frac{3}{4}$ |  | $\pm 3$ 4 |  | $\pm \frac{3}{4}$ | LSB |
| Offset Error VRT |  | II | -30 | 30 | -30 | 30 | -30 | 30 | mV |
| Offset Error VRB |  | II | -30 | 30 | -30 | 30 | -30 | 30 | mV |

ANALOG INPUT
CHARACTERISTICS

| Input Voltage Range |  | $\\|$ | -2.0 | 0.0 | -2.0 | 0.0 | -2.0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Capacitance | Over full input range | V | 0.0 | VOLTS |  |  |  |
| Input Resistance |  | 45 |  |  |  |  | pF |
| Input Current |  | V | 4 | 4 |  |  |  |
| Clock Synchronous <br> Input Currents |  | V | 300 | 500 | 450 | $\mathrm{k} \Omega$ |  |

## INDUSTRIAL TEMPERATURE RANGE

$\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}, \mathrm{R}_{\text {Source }}=10 \Omega, \mathrm{VRB}=-2.00 \mathrm{~V}, \mathrm{VRT}=0.00 \mathrm{~V}$, Unless otherwise specified

| DC ELECTRICAL PARAMETERS | TEST CONDITIONS | $\left\lvert\, \begin{aligned} & \text { TEST } \\ & \text { LEVEL } \end{aligned}\right.$ | $\begin{aligned} & \text { ROOM } \\ & +25^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{array}{r} \text { HOT } \\ +85^{\circ} \mathrm{C} \end{array}$ |  | $\begin{aligned} & \text { COLD } \\ & -25^{\circ} \mathrm{C} \end{aligned}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP MAX | MIN | MAX | MIN | MAX |  |

POWER SUPPLIES

| Supply Current |  | II | 420 | 505 | 525 | 505 |
| :--- | ---: | ---: | ---: | ---: | ---: | ---: |
| Power Dissipation |  | $1 I$ | 2.18 | 2.63 | 2.73 | 2.63 |

## REFERENCE

| Ladder Resistance |  | II | 100 | 300 | 100 | 300 | 80 | 300 | $\Omega$ |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reference Bandwidth |  | V | 50 |  |  |  |  |  |  |

DIGITAL LOGIC

| Output High Voltage | $50 \Omega$ to -2 V | II | -0.98 | -0.90 | -0.82 | -0.89 | -0.70 | -1.08 | -0.91 | VOLTS |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Low Voltage | $50 \Omega$ to -2 V | II | -1.95 | -1.80 | -1.65 | -1.95 | -1.65 | -1.95 | -1.69 | VOLTS |
| Input High Voltage (MINV, LINV) |  | II | -1.13 | -0.81 | -1.07 | -0.67 | -1.27 | -0.87 | VOLTS |  |
| Input Low Voltage (MINV, LINV) |  | II | -1.95 | -1.48 | -1.95 | -1.42 | -1.95 | -1.50 | VOLTS |  |

$V_{E E}=-5.2 \mathrm{~V}, R_{\text {Source }}=10 \Omega, \mathrm{VRB}=-2.00 \mathrm{~V}, \mathrm{VRT}=0.00 \mathrm{~V}$, Unless otherwise specified

| AC ELECTRICAL |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| PARAMETERS |

CONVERSION TIMING, See Figure 1A

| Maximum Sample Rate |  | IV | 125 | 150 |  | 125 | 125 | MSPS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock Low Width, TPW0 |  | 1 | 5 | 3 |  | 4 | 4 | ns |
| Clock High Width, TPW1 |  | 1 | 5 | 3 |  | 4 | 4 |  |
| Output Delay, TD | Differential Clock | 1 | 3 | 4.2 | 5 |  |  | ns |
| Output Delay Tempco | Differential Clock | V |  | 15 |  |  |  | ps/ ${ }^{\circ} \mathrm{C}$ |
| Data Ready Deiay | Differential Clock | 1 | 3 | 4 | 5 |  |  | ns |
| Output Rise Time 20\% to 80\% | $50 \Omega$ to-2V | 1 | 1.3 | 1.9 | 2.4 |  |  | ns |
| Output Fall Time 20\% to 80\% | 50, to - 2 V | 1 |  | 1.5 | 2.2 |  |  | ns |

HADC77200

INDUSTRIAL TEMPERATURE RANGE
$\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}$, R $_{\text {Source }}=10 \Omega,{ }_{\mathrm{f}}^{\text {clock }}=100 \mathrm{MHz}$, Duty Cycle $=50 \%, \quad \mathrm{VRB}=-2.00 \mathrm{~V}$, VRT $=0.00 \mathrm{~V}$, Unless otherwise specified

| DC ELECTRICAL PARAMETERS | TEST CONDITIONS | TEST <br> LEVEL |  | $\begin{aligned} & \text { ROOM } \\ & .25^{\circ} \mathrm{C} \end{aligned}$ TYP | M | $\begin{gathered} \text { HOT } \\ +85^{\circ} \mathrm{C} \\ \text { MIN MAX } \end{gathered}$ | $\begin{aligned} & \text { COLD } \\ & -25^{\circ} \mathrm{C} \\ & \text { MIN } \mathrm{MAX} \end{aligned}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## ANALOG INPUTS

| Large Signal Bandwidth | Vin $=$ F.S. | V | 100 |  |  | MHz |
| :--- | :--- | :---: | :---: | :---: | :---: | :--- |
| Small Signal Bandwidth | Vin $=500 \mathrm{mV} \mathrm{PP}$ | V | 175 |  |  | MHz |
| Aperture Jitter |  | V | 12 |  |  | ps RMS |
| Aperture Delay | Differential Clock | I | 0.3 | $1.8 \quad 2.3$ |  |  |
| Aperture Delay Tempco | Differential Clock | V | 4 |  | ns |  |
| Aperture Time |  | V | $<100$ |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ |  |
| Acquisition Time | F.S. to $\pm 1 / 2 \mathrm{LSB}$ | V | 5 |  | ps |  |
| Input Slew Rate |  | V | 800 |  |  | ns |

$\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}$, R $_{\text {Source }}=10 \Omega$, f clock $=100 \mathrm{MHz}$, Duty Cycle $=50 \%, \quad \mathrm{VRB}=-2.00 \mathrm{~V}, \mathrm{VRT}=0.00 \mathrm{~V}$, Unless otherwise specified

| AC ELECTRICAL PARAMETERS | TEST CONDITIONS | TEST LEVEL | $\begin{aligned} & \text { ROOM } \\ & +25^{\circ} \mathrm{C} \end{aligned}$ |  | MAX | $\begin{gathered} \text { HOT } \\ +85^{\circ} \mathrm{C} \\ \text { MIN MAX } \end{gathered}$ |  | $\begin{aligned} & \text { COLD } \\ & -25^{\circ} \mathrm{C} \end{aligned}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## SIGNAL QUALITY $\mathrm{f}_{\text {clock }}=100 \mathrm{MHz}$

| Total Dynamic Error | $\mathrm{Vin}=\mathrm{FS} @ 1 \mathrm{MHz}$ | 1 | 45 | 48 |  |  | dB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Total Dynamic Error | $\mathrm{Vin}=\mathrm{FS}$ @ 25MHz | 1 | 36.7 | 38 |  |  | dB |
| Total Dynamic Error | Vin=FS@ 50MHz | 1 | 31 | 33 |  |  | dB |
| Signal to noise ratio | $\mathrm{Vin}=\mathrm{FS}$ @ 1 M Hz | 1 | 46.5 | 49 |  |  | dB |
| Signal to noise ratio | $\mathrm{Vin}=\mathrm{FS}$ @ 25MHz | 1 | 42.5 | 46 |  |  | dB |
| Signal to noise ratio | Vin $=$ FS @ 50MHz | 1 | 34 | 38 |  |  | dB |
| Total Harmonic Distortion | $\mathrm{Vin}=\mathrm{FS}$ @ 1 MHz | 1 | 52 | 56 |  |  | dBC |
| Total Harmonic Distortion | Vin = FS @ 25MHz | 1 | 38 | 39 |  |  | dBc |
| Total Harmonic Distortion | Vin=FS@ 50MHz | 1 |  | 34 |  |  | dBc |
| Differential Gain | NTSC 40IRE mod. ramp, $\mathrm{Fc}=125 \mathrm{MSPS}$ | V |  | 1.0 |  |  | \% |
| Differential Phase |  | V |  | . 5 |  |  | DEG |

## ELECTRICAL SPECIFICATIONS

MILITARY TEMPERATURE RANGE
$\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V}$, R Source $=10 \Omega, \mathrm{f}_{\text {clock }}=100 \mathrm{MHz}$, Duty Cycle $=50 \%, \quad \mathrm{VRB}=-2.00 \mathrm{~V}, \mathrm{VRT}=0.00 \mathrm{~V}$, Unless otherwise specified

| DC ELECTRICAL PARAMETERS | TEST CONDITIONS | TEST LEVEL | MIN | $\begin{aligned} & \text { ROOM } \\ & +25^{\circ} \mathrm{C} \\ & \text { TYP MAX } \end{aligned}$ | $\begin{array}{r} \text { HOT } \\ +125^{\circ} \mathrm{C} \end{array}$ |  | $\begin{aligned} & \text { COLD } \\ & -55^{\circ} \mathrm{C} \end{aligned}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | MIN | MAX | MIN | MAX |  |

TRANSFER
CHARACTERISTICS

| Integral Linearity, 77200A |  | 1 | $\pm \frac{1}{4}$ | $\pm \frac{1}{2}$ | $\pm \frac{1}{2}$ | $\pm \frac{1}{2}$ | LSB |
| :--- | ---: | :---: | ---: | ---: | ---: | ---: | :--- |
| Differential Linearity, 77200A |  | 1 | $\pm \frac{1}{4}$ | $\pm \frac{1}{2}$ |  | $\pm \frac{1}{2}$ | $\pm \frac{1}{2}$ |
| Offset Error VRT |  | 1 | -30 | 30 | -30 | 30 | -30 |
| Offset Error VRB |  |  | -30 | 30 | -30 | 30 | -30 |

ANALOG INPUT
CHARACTERISTICS

| Input Voltage Range | VRT $=0.5 \mathrm{~V}$ VRB $=-2.5 \mathrm{~V}$ | I | -2.5 | +0.5 | -2.5 | +0.5 | -2.5 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Capacitance | Over full input range | NV | 45 |  |  |  |  |
| Input Resistance |  | V | 4 |  |  |  |  |
| Input Current |  | I | 300 | 500 | 400 | 750 | $\mu \mathrm{~A}$ |
| Clock Synchronous <br> Input Currents |  | V | 40 |  |  |  | $\mu \mathrm{~A}$ |

POWER SUPPLIES

| Supply Current |  | 1 | 420 | 505 | 535 | 505 |
| :--- | ---: | ---: | ---: | ---: | ---: | :--- |

REFERENCE

| Ladder Resistance |  | I | 100 | 300 | 130 | 300 | 60 | 300 | $\Omega$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reference Bandwidth |  | V |  | 50 |  |  |  |  | MHz |

## ELECTRICAL SPECIFICATIONS

## MILITARY TEMPERATURE RANGE

$V_{E E}=-5.2 \mathrm{~V}$, R $_{\text {Source }}=10 \Omega, \mathrm{f}_{\text {clock }}=100 \mathrm{MHz}$, Duty Cycle $=50 \%, \quad$ VRB $=-2.00 \mathrm{~V}, \mathrm{VRT}=0.00 \mathrm{~V}$, Unless otherwise specified

| DC ELECTRICAL PARAMETERS | TEST CONDITIONS | TEST LEVEL | $\begin{aligned} & \text { ROOM } \\ & +25^{\circ} \mathrm{C} \end{aligned}$ |  |  | $\begin{gathered} \text { HOT } \\ +125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{aligned} & \text { COLD } \\ & -55^{\circ} \mathrm{C} \end{aligned}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

DIGITAL LOGIC

| Output High Voltage | $50 \Omega$ to -2V | 1 | -0.98 | -0.90 | -0.82 | -0.85 | -0.66 | -1.10 | -0.95 | VOLTS |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- | :--- |
| Output Low Voltage | $50 \Omega$ to -2V | $\\|$ | -1.95 | 1.80 | -1.65 | -1.95 | -1.65 | -2.0 | -1.70 | VOLTS |
| Input High Voltage (MINV, LINV) |  | 1 | -1.13 | -0.81 | -1.07 | -0.67 | -1.27 | -0.87 | VOLTS |  |
| Input Low Voltage (MINV, LINV) |  | 1 | -1.95 | -1.48 | -1.95 | -1.42 | -1.95 | -1.50 | VOLTS |  |


| AC ELECTRICAL PARAMETERS | TEST CONDITIONS | $\begin{aligned} & \text { TEST } \\ & \text { LEVEL } \end{aligned}$ | MIN | $\begin{gathered} \text { ROOM } \\ +25^{\circ} \mathrm{C} \\ \text { TYP } \end{gathered}$ | MAX |  | $5^{\circ} \mathrm{C}$ MAX | MIN | $\begin{aligned} & \mathrm{OLD} \\ & { }^{\circ} \mathrm{C} \\ & \text { MAX } \end{aligned}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

CONVERSION TIMING (See Figure1A)

| Maximum Sample Rate |  | 1 | 100 | 150 | 100 |  | 100 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Clock Low Width, TPW0 |  | 1 | 5 | 3 | 5 |  | 5 |  |
| Clock High Width, TPW1 |  | 1 | 5 | 3 | $n s$ |  |  |  |
| Data Ready Delay, TD |  | 1 | 3 | 4 | 5 | 3.8 | 7 | 3.5 |
| Output Delay, TD | Differential Clock | 1 | 3 | 3.4 | 5 | 4 | 7 | 3 |
| Output Rise Time (20\% to 80\%) | $50 \Omega$ to -2V | 1 | 1.3 | 1.9 | 2.4 | 1.3 | 4 | 0.5 |
| Output Fall Time (20\% to $80 \%)$ | $50 \Omega$ to -2V | 1 | 1.1 | 1.5 | 2.2 | 1.1 | 4 | 0.5 |

## ANALOG INPUTS

| Aperture Jitter |  | V | 12 |  |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :--- |
| Aperture Delay | Differential Clock | I | 0.3 | 1.2 | 2.3 | 0.3 |

## MILITARY TEMPERATURE RANGE

$V_{E E}=-5.2 \mathrm{~V}, R_{\text {Source }}=10 \Omega, f_{\text {clock }}=100 \mathrm{MHz}$, Duty Cycle $=50 \%, \quad$ VRB $=-2.00 \mathrm{~V}, \mathrm{VRT}=0.00 \mathrm{~V}$, Unless otherwise specified

| AC ELECTRICAL PARAMETERS | TEST CONDITIONS | TEST LEVEL |  | $\begin{aligned} & 100 \mathrm{M} \\ & 25^{\circ} \mathrm{C} \\ & \text { TYP } \end{aligned}$ | MAX |  | OT $5^{\circ} \mathrm{C}$ <br> MAX |  | $\begin{aligned} & \text { LD } \\ & { }^{\circ} \mathrm{C} \\ & \mathrm{MAX} \end{aligned}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

SIGNAL QUALITY $\mathrm{f}_{\text {clock }}=100 \mathrm{MHz}$

| Total Dynamic Error | Vin = FS @ 1 MHz | 1 | 45 | 48 | 44.2 | 44.2 | dB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Total Dynamic Error | Vin =FS@25MHz | 1 | 36.7 | 38 | 36.2 | 36.2 | dB |
| Total Dynamic Error | $\mathrm{Vin}=\mathrm{FS} @ 50 \mathrm{MHz}$ | 1 | 31 | 33 | 29.2 | 29.2 | dB |
| Signal to noise ratio | Vin=FS@1MHz | 1 | 46.5 | 49 | 45 | 45 | dB |
| Signal to noise ratio | Vin =FS@ ${ }^{\text {2 }}$ M Mz | 1 | 42.5 | 46 | 41 | 41 | dB |
| Signal to noise ratio | $\mathrm{Vin}=\mathrm{FS} @ 50 \mathrm{MHz}$ | 1 | 34 | 38 | 32.5 | 32.5 | dB |
| Total Harmonic Distortion | Vin = FS @ 1 MHz | I | 52 | 56 | 50.5 | 52 | dBc |
| Total Harmonic Distortion | $\mathrm{Vin}=\mathrm{FS} @ 25 \mathrm{MHz}$ | 1 | 38 | 39 | 36.5 | 38 | dBc |
| Total Harmonic Distortion | $\mathrm{Vin}=\mathrm{FS} @ 50 \mathrm{MHz}$ | I | 32 | 34 | 30.5 | 32 | dBc |

## TEST LEVEL CODES

## ELECTRICAL CHARACTERISTICS TESTING

All electrical characteristics are subject to the following conditions:

All parameters having Min.Max. specifications are guaranteed. The Test Level column indicates the specific device testing actually performed during production and Quality Assurance inspection. Any blank sections in the data columns indicates that the specification is not tested. at the specified condition.

## TEST LEVEL

1

II

III

IV
v

## TEST PROCEDURE

$100 \%$ production tested at the specified temperatures.
$100 \%$ production tested at $\mathrm{Ta}=$ $25^{\circ} \mathrm{C}$, and sample tested at the specified temperatures.

QA sample tested only at the specified temperatures.

Parameter is guaranteed (but not tested) by design and characterization data.

Parameter is a typical value for information purposes only.

## GENERAL DESCRIPTION

The HADC77200 is the fastest monolithic 8 -bit parallel flash A/D converter available today. The minimum conversion rate is 150 MSPS and the analog bandwidth is in excess of 70 MHZ . A major advance over previous flash converters is the inclusion of 256 input preamplifiers between the reference ladder and input comparators (see block diagram). This reduces clock transient kickback to the input and reference ladder. The preamplfiers also add a gain of six to the input signal so that each comparator has a wider overdrive or threshold range to "trip" into or out of the active state. This gain reduces meta- stable states that can cause errors at the output.

An additional advantage of the HADC77200 over similar devices is a better integral linearity specification over the part's entire usable range.
The specification is improved from $1 / 2$ LSB to $1 / 4$ LSB. The center reference ladder tap is optional as needed to futher decrease this specification.

The HADC77200 has true differential analog and digital data paths from the preamplifiers to the output buffers (Current Mode Logic) for reducing potential missing codes while rejecting common mode noise.

Signature errors are also reduced by careful layout of the analog circuitry. Every comparator also has a clock buffer to reduce differential delays and to improve signal-to-noise ratio. Furthermore, the HADC77200 has an on-board power supply bypass of 1500 pF to reduce external component needs, and the output drive capability of the device can provide full ECL swings into $50 \Omega$ loads.

## TYPICAL INTERFACE CIRCUIT

The HADC77200 is relatively easy to apply depending on the accuracy needed in the intended application. Wire-wrap may be employed with careful point-to-point ground connections if desired, but to achieve the best operation, a double sided PC board with a ground plane on the component side separated into digital and analog sections will give the
best performance. The converter is bonded-out to place the digital pins on the left side of the package and the analog pins on the right side. Additionally, an RF bead connection through a single point from the analog to digital ground planes will reduce ground noise pickup.

The circuit in Figure 1 is intended to show the most elaborate method of achieving the least error by correcting for integral linearity, input induced distortion and power supply/ground noise. This is achieved by the use of external reference ladder tap connections, input buffer and supply decoupling. The function of each pin and external connections to other components are as follows:

## VEE, AGND, DGND

VEE is the supply pin with AGND as ground for the device. The power supply pins should be bypassed as close to the device as possible with at least a $.01 \mu \mathrm{~F}$ ceramic capacitor. A $1 \mu \mathrm{~F}$ tantalum can also be used for low frequency suppression. DGND is the ground for the ECL outputs and is to be referenced to the output pulldown voltage and appropriately bypassed as shown in Figure 1.

## VIN (Analog input)

There are two analog input pins that are tied to the same point internally. Either one may be used as an analog input "sense" and the other for input "force". This is convenient for testing the source signal to see if there is sufficient drive capability. The pins can also be tied together and driven by the same source. The HADC77200 is superior to similar devices due to a preamplifier stage before the comparators. If an input buffer is needed, a Harris HA2540 may be used in conjunction with an output transistor buffer for lower frequency applications. For higher frequencies, another option is to use an Elantec EL2004 video buffer or an HA2539 and a 2N5836 transistor. Very high performance can be achieved by using a Comlinear CLC221/231.

## FIGURE 1 HADC77200 TYPICAL INTERFACE CIRCUIT



## CLK, $\overline{\text { CLK }}$ (Clock Inputs)

The clock inputs are designed to be driven differentially with ECL levels. The clock may be driven singleended since CLK is internally biased to -1.3 V (see clock input circuit on page 12). It may be left open but a $.01 \mu \mathrm{~F}$ bypass capacitor from CLK to AGND is recommended. The duty cycle of the clock is not important as long as minimum pulse width is maintained.

## MINV, LINV (Output Logic Control)

These are digital controls for changing the output code from straight binary to two's complement, etc. For more information, see Table 1. Both MINV and LINV are in the logic "low" ( 0 ) state when they are left open. The "high" state can be obtained by tying to AGND through a diode or $3.9 \mathrm{k} \Omega$ resistor.

## D0 to D7 (Digital Outputs)

The digital outputs can drive $50 \Omega$ to ECL levels when pulled down to -2 V . When pulled down to -5.2 V the outputs can drive $130 \Omega$ to $1 \mathrm{~K} \Omega$ loads.

VRBF, VRBS, VR1, VR2, VR3, VRTF, VRTS
(Reference Inputs)
These are five external reference voltage taps from $-2 V$ (VRB) to AGND (VRT) which can be used to control integral linearity over temperature. The TAPS can be driven by Op amps as shown in Figure 1. These voltage level inputs can be bypassed to AGND for futher noise suppression it so desired. VRB and VRT have "force" and "sense" pins for monitoring the top and bottom voltage references.

## DREAD (Data Ready), DRINV (Data Ready Inverse)

The data ready pin is a flag that goes high or low at the output when data is valid or ready to be received. It is essentially a delay line that accounts for the time necessary for information to be clocked through the HADC77200's decoders and latches. This function is useful for interfacing with high speed memory. Using the data ready output to latch the output data ensures minimum setup and hold times. DRINV is a data ready inverse control pin. Timing is shown in Figure 1A.

## D8 (Overrange)

This is an overrange function. When the HADC77200 is in an overrange condition, D8 goes high and all data outputs go high as well. This makes it possible to include the HADC77200 into higher resolution systems.

N/C
All "Not Connected" pins should be tied to AGND.

TABLE 1 - OUTPUT CODING

| $\begin{aligned} & \hline \text { MINV } \\ & \text { LINV } \end{aligned}$ | 0 | 0 | 1 | 1 |
| :---: | :---: | :---: | :---: | :---: |
| OV | 111... 11 | 100... 00 | 011...11 | 000...00 |
| - | 111... 10 | 100... 01 | 011... 10 | 000... 01 |
| - | - | - | - | - |
| - | . | - | . | - |
| $\mathrm{V}_{\text {IN }}$ | 100...00 | 111...11 | 000... 00 | 011... 11 |
| . | 011...11 | 000... 00 | 111...11 | 100... 00 |
| - | - | - | - | - |
| - | - | . | - | - |
| - | 000.01 | 011.10 | 100.01 | 111.10 |
| - | 000... 01 | 011... 10 | 100... 01 | 111... 10 |
| -2V | 000...00 | 011... 11 | 100... 00 | 111... 11 |
| 1: $\mathrm{V}_{\text {IH, }} \mathrm{V}_{\text {OH }}$ |  |  |  |  |
| O:V IL. V $\mathrm{V}_{\text {OL }}$ |  |  |  |  |

## OPERATION

The HADC77200 has 256 preamp/comparator pairs which are each supplied with the voltage from VRT to VRB divided equally by the resistive ladder as shown in the block diagram on page 1. This voltage is applied to the positive input of each preamplifier and comparator pair. An analog input voltage applied at VIN is connected to the negative inputs of each preamplifier/comparator pair. The comparators are then clocked through each one's individual clock buffer. When the CLK pin is in the low state, the master or input stage of the comparators compare the analog input voltage to the respective reference voltage. When the CLK pin changes from low to high the comparators are latched to the state prior to the clock transition and output logic codes in sequence from the top comparators, closest to VRT(OV), down to the point where the magnitude of the input signal changes sign (thermometer code). The output of each comparator is then registered into four 64-to-6 bit decoders when the CLK is changed from high to low. At the output of the decoders is a set of four 7-bit latches which are enabled ("track") when the clock changes from high to low. From here, the output of the latches are coded into 6 LSBs from four columns and 4 columns are coded into 2 MSBs. Next are the MINV and LINV controls for output inversions and they consist of a set of eight XOR gates. Finally, eight ECL output latches and buffers are used to drive the external loads. The conversion takes one clock cycle from the input to the data outputs.

FIGURE 1A - TIMING DIAGRAM


## INPUT CIRCUIT



## CLOCK INPUT



## DYNAMIC EVALUATION




## DEFINITION OF TERMS

## SPECIFICATIONS

## AD CONVERTER ERROR SUMMARY

Honeywell SPT realizes that the transfer function for an $A / D$ converter is very dependent upon the slew rate of the signal it is digitizing. The transfer function under dynamic conditions may exhibit numerous errors (Figure 2 B ) while a static dc input level may appear close to the ideal (Figure 2A). That is why we are including many dynamic tests as well as the the industry standard dc specifications.

## EFFECTIVE BITS (SNR)

This is the difference between the measured data at the output of an A/D converter in response to a sinewave and an ideal sinewave's data best fitted to the measured data. The data is then plotted as usable (effective) output bits versus frequency. This is the most important specification since it is tested over the entire frequency range of the part and shows true dynamic performance. It also indicates the cumulative effect of many error sources. These are quantization error, dynamic differential nonlinearity, missing codes, integral nonlinearity, total harmonic distortion, aperture uncertainty and noise. Not included are DC specifications such as offset and gain errors. The result is calculated from measured rms error for the ideal sinewave and the measured actual rms error as follows:

$$
\text { eff bits }=8-\log _{2} \frac{\text { actual } r m s \text { error }}{\text { ideal rms error }}
$$

Furthermore, signal-to-noise ratio (SNR) can be related to effective bits by the following formula:

$$
\mathrm{SNR}(\mathrm{~dB})=1.8+6.02 \times \mathrm{N}(\mathrm{eff} \text { bits })
$$

## QUANTIZATION ERROR

Quantization error is the fundamental, irreducible error associated with the perfect quantizing of a continuous (analog) signal into a finite number of digital bits (A/D tranfer function). An 8-bit A/D converter can represent an input voltage with a best case uncertainty of 1 part in $2^{8}$ (1 part in 256). In real A/Ds under dynamic operating conditions, the quantization bands (bit change step vs input amplitude) for certain codes can be significantly larger (or smaller) than the ideal. The ideal width of each quantization step (or band) is $\mathrm{Q}=$ $\mathrm{FSR} / 2^{\mathrm{N}}$ where $\mathrm{FSR}=$ full scale range and $\mathrm{N}=8$. Nonideal quantization bands represent differential nonlinearity errors (See Figures 2A and 2B).

## DIFFERENTIAL NONLINEARITY

Differential nonlinearity is a measure of how much the actual quantization step width varies from the ideal step width of 1 LSB. Figure 2 B shows a differential nonlinearity of 2 LSB - the actual step width is 3 LSB. The HADC77200's specification gives the worst case differential nonlinearity in the A/D transfer function under specified dynamic operating conditions. Small, localized differential nonlinearities may be insignificant when digitizing full scale signals. However, if a low level input signal happens to fall on that part of the A/D transfer function with the differential nonlinearity error, the effect will be significant.

## MISSING CODES

Missing codes represent a special kind of differential nonlinearity. The quantization step width for a missing code is 0 LSB, which results in a differential nonlinearity of -1 LSB. Figure $2 B$ points out two missed codes in the transfer function.


Figure 2A Static Input Conditions


Figure 2B Dynamic Conditions

## SPECIFICATIONS CONTINUED

## INTEGRAL NONLINEARITY

Integral nonlinearity is the maximum deviation of the A/D transfer function from a best fit straight line (Figure 3A). Integral nonlinearity does not include any gain and offset errors. Integral nonlinearity in an A/D is generally more detrimental when digitizing full scale signals than low level signals which may fall on a part of the transfer function which is relatively linear. Figure 2B shows an integral nonlinearity error of 2 LSB. The HADC77200's integral nonlinearity can be improved by using the external reference ladder taps as shown in Figure 1. The resulting effect on the linearity is shown in Figure 3B.

## APERTURE UNCERTAINTY

Aperture uncertainty is the time jitter in the sample point and is caused by short term stability errors in the timebase generating the sample (encode) command to the A/D converter. The approximate voltage error due to aperture uncertainty depends on the slew rate of the signal at the sample point. See Figure 3C.

As in any sampled data system, the aperture width affects the accuracy of the system. The aperture time can be considered an amplitude uncertainty for any input where the voltage is changing. The magnitude of this change for a sinewave can be calculated for time or voltage by the equation:


Bit Number
FIGURE 3A Linearity Curve with no TAP adjustment

By calculating the aperture time for a given system accuracy and comparing it to the aperture time specification of the flash converter, the need for a track and hold can be determined. The graph in Figure 4 summarizes required aperture time for 8 -bit resolution high speed converters using sinusoidal frequencies.

An example using an 8 -bit flash converter follows. If the signal that is to be measured is known not to contain any sinusoidal frequencies above 10 MHz , then from Figure 4 it can be determined that to assure less than 8 -bits of error due to aperture alone, the AD converter must have an aperture time of less than 70ps. Most data sheets do not state aperture time so usually a sample and hold is used. Unfortunately, the sample and holds generally available today are not faster than 70ps.

Aperture time and delay are very difficult to measure, however these values are needed to make intelligent design decisions. Honeywell SPT supplies these values for the HADC77200 based on both computer design simulations and verified by characterization of samples.


FIGURE 3C Aperture Uncertainty


FIGURE 4 Aperture Time - Sinewaves


## Sinewave

Histogram
In the histogram test, AD transfer function step widths larger than ideal show up as "spikes" in the histogram. Codes missing from the transfer function show up as "bins" with zero counts.

## CHARACTERISTIC TESTING

## TESTING

All of the following tests can be performed using Hewlett-Packard equipment as referred to in H.P. Product Note 5180A-2. Test methods available to measure the previous specifications are explained as follows and listed in Table 2.

## HISTOGRAM TESTING

In histogram testing, a full scale sinewave of specified frequency is input to the HADC77200. The frequency of the sinewave is selected to be non-coherent with the sample rate of the A/D converter. Several hundred thousand samples of the signal are taken and processed into a histogram. At the end of the sampling, the histogram is plotted with possible output codes along the x-axis and frequency of occurance along the $y$-axis. Above each possible output code (the $x$-axis is from 0 to 256), a point is plotted whose height is proportional to the total number of times that code occurs. For a sinewave input, a perfect A/D converter would produce a cusp probability density function described by the equation:

$$
p(V)=\frac{1}{\pi\left(A^{2}-V^{2}\right)^{-1 / 2}}
$$

where $A$ is the peak amplitude of the sinewave and $\mathrm{p}(\mathrm{V})$ is the probability of an occurance at a voltage V . If a particular step is wider than the ideal width, then the code associated with that step will have accumulated more "counts" than a code corresponding to the ideal step. A step narrower than the ideal width will accumulate fewer counts. Missing codes are readily apparent because a missing code will show zero counts (See Figure 5).

## FAST FOURIER TRANSFORM TESTING

The Discrete Fourier Transform (DFT) is another useful tool for evaluating $A / D$ converter dynamic performance. Implemented using a Fast Fourier Transform algorithm, the DFT converts a finite time sequence of sampled data into the frequency domain. From the frequency domain representation of the data, the linearity of the A/D converter's dynamic transfer function may be measured. Harmonics of the input sinewave, caused by the integral nonlinearity, are aliased

FIGURE 5 Histogram Testing

## SPECIFICATION TESTING CONTINUED:

into the baseband spectrum and can be readily identified and measured. Additional effects can be measured as shown in Table 2.

## SINEWAVE CURVE FITTING

In the sinewave curve fit test, a full scale sinewave of specified frequency is digitized by the HADC77200. Using least squared error minimization techniques, an idealized sinewave fit to the data is calulated by software. The sinewave is in the form:

$$
A \sin (2 \pi f t+\theta)+D C
$$

where $A, f, \theta, D C$ are the parameters which are selected for a best fit to the data. The idealized best fit sinewave, $A_{0} \sin \left(2 \pi f_{0} t+\theta_{0}\right)+D C_{0}$ is then subtracted from the digitized time record.

The rms errors are then calculated and the effective bits specification is found.

## BEAT FREQUENCY TEST

Beat frequency testing is a qualitative test for $A / D$ converter dynamic performance and may be used to quickly judge whether or not there are any gross problems with the HADC77200. In this technique, a full scale sinewave input signal is offset slightly in frequency from the AVD converters sample rate. This frequency offset is selected such that on successive cycles of the input sinewave, the A/D's output ideally would change by 1 LSB at the point of maximum slope. Thus the A/D sample point "waiks" through the input signal. When the data stored in memory is reconstructed using a low speed DAC, the beat frequency, $\Delta \mathrm{f}$, is observed. Differential nonlinearities show up as nonuniform horizontal lines in the observed beat frequency waveform and missing codes show up as gaps.

TABLE 2
TESTS

The following table summarizes the dynamic performance tests previously described and the dynamic errors which influence test results.
(Table from H. P. Product Note 5180A-2)

| ERROR | HISTOGRAM | FFT | SINEWAVE CURVE FIT | BEAT <br> FREQUENCY <br> TEST |
| :---: | :---: | :---: | :---: | :---: |
| Differential Nonlinearity | Yes-shows up as spikes | Yes-shows up as elevated noise floor | Yes-part of RMS error | Yes |
| Missing Codes | Yes-shows up as bins with 0 counts | Yes-shows up as elevated noise floor | Yes-part of RMS error | Yes |
| Integral Nonlinearity | Yes (could be measured directly with highly linear ramp waveform) | Yes-shows up as harmonics of fundamental aliased into baseband | Yes-part of RMS error | Yes |
| Aperature Uncertainty | No-averaged out. Can be measured with "phase locked" histogram. | Yes-shows up as elevated noise floor | Yes-part of RMS error | No |
| Noise | No-averaged out. Can be measured with "phase locked" histogram. | Yes-shows up as elevated noise floor | Yes-part of RMS error | No |
| Bandwidth Errors | No | No | No | Yes-used to measure analog bandwidth. |
| Gain Errors | Yes-shows up in peak to peak of distribution. | No | No | No |
| Offset Errors | Yes-shows up in offset of distribution average. | No | No | No |









## PIN ASSIGNMENT HADC77200



## NAME FUNCTION

| VEE | Negative Supply <br> Nominally -5.2V |
| :--- | :--- |
| LINV | Do through D6 Output <br> Inversion Control Pin |
| DREAD | Data Ready Output |
| DGND | Digital Ground |
| AGND | Analog Ground |

D0 Digital Data Output Pin 1 (LSB)

D1-D6 Digital Data Output Pin 2 through Pin 6

D7 Digital Data Output Pin 7 (MSB)

Overrange Output
D7 Output inversion Control Pin

## NAME FUNCTION

CLK
ECL Clock Input Pin

ECL Clock Input Pin

DRINV Data Ready Inverse
VRBS Reference Voltage Bottom, Sense, Nominally -2.0V

VRBF Reference Voltage Bottom, Force, Nominally -2.0V

Analog Input, connected to the input signal or used as Sense

Reference Voltage Tap 1
Reference Voltage Tap 2
Reference Voltage Tap 3
Reference Voltage Top, Sense, Nominally -2.0V

Reference Voltage Top, Force, Nominally -2.0V

48 LEAD CERAMIC SIDEBRAZED DIP

[^4]NOTES:

## SIGNAL PROCESSING TECHNOLOGIES

## HADC77600

## 10-BIT, 50 MSPS FLASH ANALOG TO DIGITAL CONVERTER

## PRELIMINARY INFORMATION

## FEATURES:

- Output Glitches Eliminated
- Trimmed to $\pm 3 / 4$ LSB
- On-Chip Input Buffer Amplifier
- Internal Gray Coded Logic for Low Noise
- Preamplifier/Comparator Inputs


## GENERAL DESCRIPTION

The HADC77600 is a monolithic 10 -bit parallel A/D converter. The sample rate can be set up to 50MSPS (75MSPS TYPICAL) for digitizing signals up to 25 MHz . The full scale input range is -1.5 to +1.5 Volts.

The HADC77600 has a wide bandwidth to allow it to be used in many applications without a track and hold. If a track and hold is required for the application, the converter has excellent step response.
New design techniques have been used to eliminate random errors commonly found in flash converters.

## APPLICATIONS:

- Radar
- Digital Oscilloscopes
- Video Equipment
- Spectrum Analyzers
- Medical Imaging

Glitches and metastable states have been reduced to the 1 LSB level. This provides a great advantage to designers of single event detection systems for better performance than previously possible.

The device is packaged in a 72 -lead Pin Grid Array (PGA) that includes on board power supply bypass capacitors equivalent to 120 pF on the VEE and VCC supply pins. Power dissipation is only 4.7 Watts, and operation is guaranteed over both the commercial and military temperature ranges.

## BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS $25^{\circ} \mathrm{C}$ (1)

Supply Votages
Positive Supply Votage (VCC to AGND)...... +6.0 to -0.5 V
Negative Supply Voltage (VEE to AGND)....-6.0 to +0.5 V
GND Voltage Differential (AGND to DGND).. +0.5 to -0.5 V

Input Voltages
Data, Controls (ECL, measured to AGND).....+0.5 to VEE Analog (VIN) $+/-1.5 \mathrm{~V}$ for $+1-1.5 \mathrm{~V}$ Ref

Output
Applied Voltage................................. .8 V to +.4 V
Temperature
Temperature, ambient....................... -60 to $+140^{\circ} \mathrm{C}$
, junction................................ $+150^{\circ} \mathrm{C}$
Lead Temperature (soldering 10 seconds).... $+300^{\circ} \mathrm{C}$
Storage Temperature
-65 to $+150^{\circ} \mathrm{C}$

Note: Operation at any Absolute Maximum Rating is not implied. See Electrical Specifications for proper nominal applied conditions in typical applications.

## ELECTRICAL SPECIFICATIONS

$\mathrm{VCC}=+5.0 \mathrm{~V}, \mathrm{VEE}=-5.2 \mathrm{~V}, \mathrm{VBIAS}=+2.0 \mathrm{~V}, \mathrm{fCLOCK}=50 \mathrm{MHz}, \mathrm{VRT}=1.5 \mathrm{~V}, \mathrm{VRB}=-1.5 \mathrm{~V}$, unless otherwise specified.

| DC Electrical Characteristics | Test Conditions | Test Level (1) | Room $+25^{\circ} \mathrm{C}$ Min Typ Max | Hot $+70^{\circ} \mathrm{C}$ Min Typ Max | Cold $-25^{\circ} \mathrm{C}$ Min Typ Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

TRANSFER CHARACTERISTICS

| Integral Linearity |  |  | $\pm 1$ |  |  | LSB |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Differential Linearity |  |  | $\pm 3 / 4$ |  |  | LSB |
| Offset Error VRT |  |  | -15 |  | mV |  |
| Offset Error VRB |  |  | 15 |  |  | mV |

ANALOG INPUT CHARACTERISTICS (ADC)

| Input Voltage Range |  |  | $-1.5+1.5$ | -1.5 | +1.5 | -1.5 |
| :--- | :--- | :--- | :---: | :---: | :---: | :--- |
| Input Capacitance |  |  |  |  |  |  |

ELECTRICAL SPECIFICATIONS
$\mathrm{VCC}=+5.0 \mathrm{~V}, \mathrm{VEE}=-5.2 \mathrm{~V}, \mathrm{VBIAS}=+2.0 \mathrm{~V}, \mathrm{fCLOCK}=50 \mathrm{MHz}, \mathrm{VRT}=1.5 \mathrm{~V}, \mathrm{VRB}=-1.5 \mathrm{~V}$, unless otherwise specified.

| DC Electrical Characteristics | Test Conditions | Test <br> Level (1) | Room $+25^{\circ} \mathrm{C}$ Min Typ Max | Hot $+70^{\circ} \mathrm{C}$ Min Typ Max | Cold $-25^{\circ} \mathrm{C}$ Min Typ Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## POWER SUPPLY CHARACTERISTICS

| Positive Supply Current |  |  | 440 |  |  | mA |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Negative Supply Current |  |  | 380 |  | mA |  |
| Bias Supply Current |  |  | 130 |  | mA |  |
| Power Dissipation |  |  | 4.7 |  |  | Watts |

## REFERENCE CHARACTERISTICS

| Positive Reference Voltage |  |  | +2.5 |  |  | Volts |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Negative Reference Voltage |  |  | -2.5 |  |  | Volts |
| Reference Current |  |  | 6 |  |  | mA |
| Reference Tap Currents |  |  | $0.4 \quad 1$ |  |  | mA |
| Ladder Resistance |  |  | 650 |  |  | Ohms |
| Reference Bandwidth |  |  | 10 |  |  | MHz |

DIGITAL LOGIC CHARACTERISTICS

| Output High Voltage | 75 Ohms to -2 V |  | -0.98 | -0.91 | -0.89 | -0.70 | -1.10 | -0.87 | Volts |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Output Low Voltage | 75 Ohms to -2 V |  | -1.95 | -1.65 | -1.95 | -1.57 | -1.95 | -1.65 | Volts |
| Input High Voltage |  |  | -1.13 | -0.81 | -1.07 | -0.67 | -1.27 | -0.87 | Volts |
| Input Low Voltage |  |  | -1.95 | -1.48 | -1.95 | -1.42 | -1.95 | -1.50 | Volts |


| AC Electrical Characteristics | Test Conditions | $\begin{gathered} \text { Test } \\ \text { Level (1) } \end{gathered}$ | $\begin{aligned} & \text { Room }+25^{\circ} \mathrm{C} \\ & \text { Min Typ Max } \end{aligned}$ | Hot $+70^{\circ} \mathrm{C}$ Min Typ Max | $\begin{aligned} & \text { Cold }-25^{\circ} \mathrm{C} \\ & \text { Min Typ Max } \end{aligned}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CONVERSION TIMING CHARACTERISTICS |  |  |  |  |  |  |
| Maximum Sample Rate |  |  | $50 \quad 75$ |  |  | MSPS |
| Clock Width (tPW) | Figure 1 |  | 10 |  |  | ns |
| Output Latency |  |  | 1 |  |  | Cycle |
| Output Delay (tD) |  |  | 5 TBD | 8 | 2 | ns |
| Acquisition Time | Figure 2; Full Scale to .1\% |  | 20 |  |  | ns |
| Aperture Jitter |  |  | 12 |  |  | psRMS |
| Aperture Delay (tAP) |  |  | 5 |  |  | ns |

(1) See page 4.

## ELECTRICAL SPECIFICATIONS

$\mathrm{VCC}=+5.0 \mathrm{~V}, \mathrm{VEE}=-5.2 \mathrm{~V}, \mathrm{VBIAS}=+2.0 \mathrm{~V}, \mathrm{fCLOCK}=50 \mathrm{MHz}, \mathrm{VRT}=1.5 \mathrm{~V}, \mathrm{VRB}=-1.5 \mathrm{~V}$, unless otherwise specified.

| AC Electrical Characteristics | Test Conditions | Test Level (1) | Room $+25^{\circ} \mathrm{C}$ Min Typ Max | Hot $+70^{\circ} \mathrm{C}$ Min Typ Max | Cold $-25^{\circ} \mathrm{C}$ Min Typ Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

SIGNAL QUALITY CHARACTERISTICS (i (f clock $=50 \mathrm{MHz}$ )

| Total Harmonic Distortion | $V I N=F S$ <br> @ 1 MHz |  | 60 |  |  | dB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Total Harmonic Distortion | VIN = FS <br> @ 5 MHz |  | TBD |  |  | dB |
| Total Harmonic Distortion | $V I N=F S$ <br> @ 10 MHz |  | TBD |  |  | dB |
| Signal to Noise Ratio | $\mathrm{VIN}=\mathrm{FS}$ <br> @ 1 MHz |  | 62 |  |  | dB |
| Signal to Noise Ratio | $V I N=F S$ <br> @ 5 MHz |  | TBD |  |  | dB |
| Signal to Noise Ratio | $V I N=F S$ <br> @ 10 MHz |  | TBD |  |  | dB |
| Total Dynamic Error | $\mathrm{VIN}=\mathrm{FS}$ <br> @ 1MHz |  | TBD |  |  |  |
| Total Dynamic Error | VIN $=\mathrm{FS}$ <br> @ 5 MHz |  | TBD |  |  |  |
| Total Dynamic Error | VIN $=\mathrm{FS}$ <br> @ 10MHz |  | TBD |  |  |  |
| Gain Flatness |  |  |  |  |  |  |
| Noise Power Ratio |  |  |  |  |  |  |
| Differential Gain | NTSC 140 IRE Mod. Ramp fclock $=13.5 \mathrm{MHz}$ |  | TBD |  |  |  |
| Differential Phase |  |  | TBD |  |  |  |

(1) All electrical characteristics are subject to the following conditions:

All parameters having $\min /$ max specifications are guaranteed. The Test Level Column indicates the specific device testing actually performed during production and Quality Assurance inspection. Any blank sections in the data columns indicates that the specification is not tested at the specified condition. Unless otherwise noted, all tests performed after a three minute power soak.

Test Level I-100\% production tested at the specified temperatures.
Test Level II-100\% production tested at $\mathrm{Ta}=25^{\circ} \mathrm{C}$ and sample tested at the specified temperatures.
Test Level III - QA sample tested only at the specified temperatures.
Test Level IV - Parameter is guaranteed (but not tested) by design and characterization data.
Test Level V - Parameter is a typical value for information purposes only.

FIGURE 1. CONVERSION TIME CHARACTERISTICS


FIGURE 2. ACQUISITION TIME IS WORST CASE VALUE


Reconstructed Output

## DESCRIPTION

The HADC77600 is a full parallel 10 -bit, 50MSPS (75MSPS Typical) flash converter with linearity trimmed to $\pm 3 / 4$ LSB and random error reduction to the LSB level. It is designed with preamplifier inputs to each comparator and has an on-chip input amplifier. Linearity is trimmed to better than $\pm 3 / 4$ LSB without affecting temperature performance or reliability. Data sheet specifications include both time and frequency domain data to assist the designer in making accurate predictions of system performance.

## TRIMMING

The linearity of the HADC77600 is capable of being trimmed to at least $\pm 3 / 4$ LSB. The trimming is accomplished by adjusting each of the comparator offsets that is off by greater than $3 / 4$ LSB. The trim sites are set for bipolar adjustments so that either direction of offset is capable of being trimmed. Adjustments are done in discrete steps on metal link sites. This method of trimming completely removes resistors from the circuit. This results in a trim that does not affect either reliability of long-term stability. Stability and reliability are not effected because current carrying structures are not altered, they are either left in the circuit or they are completely removed. The resistor ladder is not altered in any manner.

## ERROR REDUCTION

All flash converters prior to the HADC77600 exhibit random errors that are called metastable states or sparkle codes. These errors have the possibility of occurring at any speed or at any code. A similar error is signature error, commonly referred to as glitches. They are most likely to appear at mid, quarter or eighth scale points and the possibility of these errors increases as the input frequency increases. The latter is especially true at the very highest input frequencies that the part is capable of accepting, while random errors increase with clock frequency at a rate that appears to be exponential.

The HADC77600 addresses this problem in a new manner. First a Gray code is used to decrease the internal data synchronous noise. The Gray code also allows the addition of circuitry after the comparators to eliminate errors. The error detection is accomplished by looking for the thermometer code output from the comparators and making an error detection decision based on the comparator outputs.

This thermometer code should have the specific form of all comparators being in either a " 0 " or a "1" state, and all codes above a certain point should be zeroes and all below should be ones. If this does not occur then an error will be detected. Once an error is detected, the logic looks at a number of codes near the error code or codes, and makes a logical decision of what the correct

TABLE 1. LOGIC TABLE
Data Format: OVR, D9, D8, D7 through D0

| MINV LINV | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  | $\begin{aligned} & \mathbf{0} \\ & \mathbf{1} \end{aligned}$ |  | $\begin{aligned} & 1 \\ & 0 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 1 \\ & 1 \\ & \hline \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| >+1.998V | 1 | 1111111111 | 1 | 1000000000 | 0 | 0111111111 | 0 | 0000000000 |
| $\begin{aligned} & +1.996 \mathrm{~V} \\ & +1.992 \mathrm{~V} \end{aligned}$ | 0 | $\begin{aligned} & 1111111111 \\ & 1111111110 \end{aligned}$ | 0 | $\begin{aligned} & 1000000000 \\ & 1000000001 \end{aligned}$ | 1 | 0111111111 0111111110 | 1 | $\begin{aligned} & 0000000000 \\ & 0000000001 \end{aligned}$ |
| $\begin{aligned} & 0.0 \mathrm{~V} \\ & -0.004 \mathrm{~V} \end{aligned}$ | 0 | $\begin{aligned} & 1000000000 \\ & 011111111 \end{aligned}$ | 0 | $\begin{aligned} & 1111111111 \\ & 0000000000 \end{aligned}$ | 1 1 | $\begin{aligned} & 0000000000 \\ & 111111111 \end{aligned}$ | 1 | $\begin{aligned} & 0111111111 \\ & 1000000000 \end{aligned}$ |
| $\begin{aligned} & -1.996 \mathrm{~V} \\ & <-1.998 \mathrm{~V} \end{aligned}$ | 0 | $\begin{aligned} & 0000000001 \\ & 0000000000 \end{aligned}$ | 0 | $\begin{aligned} & 0111111110 \\ & 0111111111 \end{aligned}$ | 1 | $\begin{aligned} & 1000000001 \\ & 1000000000 \\ & \hline \end{aligned}$ | 1 | $\begin{aligned} & 1111111110 \\ & 1111111111 \end{aligned}$ |

[^5]$1=\mathrm{VOH}, 0=\mathrm{VOL}$.
code should have been. This logical decision can either choose the correct code or it can be off by one LSB. For this reason errors will not be any greater than 1 LSB.

## REFERENCE LADDER

The ladder of the HADC77600 is composed of 1023 metal resistors of approximately 63 Ohms each and a resistor of half that value at each end of the ladder. Each resistor is actually a different value, with each value calculated to offset the typical $25^{\circ} \mathrm{C}$ bias current value of the preamplifiers. This results in a typical integral linearity curve that has very little, if any bow due to the effects of the summation of bias currents. The reference top and bottom are both connected to sense pins to reduce the offset of the ladder. In addition to the top and bottom reference points to the ladder there are also external taps to the ladder at $1 / 8$ scale increments. These taps can be used to maintain the ladder's linearity if operation over a wide temperature range in required.

A better use for the ladder taps is in applications, where the linearity of the ladder is to be changed to piece-wise approximate a non-linear transfer function. This is often done to increase the dynamic range of the converter. Each ladder tap has been designed to handle the full reference current so that a wide variety of curves can be accommodated.

The top reference to the ladder is typically driven to +1.5 Volts, and the bottom of the ladder to -1.5 Volts. These points can be driven by any op amp that can supply 6 mA . Care must be taken to assure that the amplifier offsets and drifts are commensurate with the system design. Ladder taps can be driven in a similar manner if desired. If they are not used they can be left open or by-passed to VRT or VRB.

## INPUT PREAMPLIFIERS

The input to each comparator is buffered by a preamplifier to prevent currents caused by the dynamic switching of the comparator latches from feeding back to the input. These preamplifiers also isolate the ladder from these same currents.

## CLK AND CLK INPUTS

The clock inputs are designed to be driven with differential ECL levels. Single-ended operation can be accomplished by bypassing the /CLK input, which is internally biased to -1.3 V , and driving CLK input.

## OVER-RANGE

The over-range output can be used to either alarm the system when an over-range occurs or it can be used in applications where the dynamic range of the system is to be increased by stacking two converters. Over-range is true when the top reference (VRT) is exceeded by 1 LSB.

## OPERATING TEMPERATURE RANGE

The HADC77600 is designed to operate over the full military temperature range. A custom package with the cavity down has been designed for the HADC77600. There is an internal heat sink built into the package. This package has a $\theta_{\mathrm{JA}}$ of approximately $30^{\circ} \mathrm{C} / \mathrm{W}$. This can be reduced to $15^{\circ} \mathrm{C} / \mathrm{W}$ by airflow at a rate of 500 LFPM across the package. Further reduction can be obtained by adding a heat sink.

## TYPICAL APPLICATIONS CIRCUIT

The circuit in Figure 3 shows the HADC77600 in a high performance application. This circuit is intended to give the best possible results when used with the HADC77600. However, the external circuitry is not necessary in all aplications. The track-and-hold (HTS0010) and buffer-amps (CLC231s) are utilyzed to increase input bandwidth beyond 25 MHz . This is not necessary if the device is being used below 25 MHz . The buffer before the $T / H$ is used to gain up the input signal by a factor of X 1 or X 2 depending on whether the input resistors are tied together or only one is connected to the input signal. This approach makes it easier to interface with 1 V or 2 V systems. The buffer is also used to sum in a small offset voltage to center the signal within the T/H input span of 2 V . A second CLC231 buffer-amp is used after the $T / H$ to drive the input to the HADC77600 as an option to the internal amplifier on board the ADC. This buffer is set in an inverting gain of 2 to boost the signal up to $\pm 2 \mathrm{~V}$ swing to take advantage of the full dynamic range of the HADC77600. Notice the liberal use of power supply decoupling on the external devices. Shown are RF beads that increase in resistance at high frequencies, small chip capacitors for high frequency bypassing as close to the device pins as possible, and medium to low frequency capacitors for general decoupling. All of these components are not entirely necessary depending on how much digital and high frequency noise is coupled into the power supply lines by other devices on the board and at what frequency range the system is operating. Good separate digital and analog ground planes and separate supply lines will decrease the number of components needed for noise free operation.

The Maxim ICL7664ACPA is a very precise negative voltage regulator used to develop the $\pm 2 \mathrm{~V}$ reference voltage for the ADC reference ladder. The ladder biases up the threshold voltage inputs for the 1024 comparators on the ADC. The external op-amps are used to correct any "bow" in the thresholds or comparators by changing the voltage at $1 / 4,1 / 2$, and $3 / 4$ full scale to give better integral linearity. Additional op-amps or voitage sources can be tied to all five ladder taps for even more control. But again, this is optional and all that is really needed is the top ( +2 V ) and bottom ( -2 V ) voltage reference.

Power supply requirements are $\pm 5 \mathrm{~V}$ and +2 V . The +2 V is generated by the LM317T adjustable voltage regulator. The reason a separate regulator is used than the one for the reference is that a lot of noise is generated on the +2 V power line. The noise should not be injected into the reference circuitry.

The power supply pins to the HADC77600 do not require high frequency decoupling due to internal capacitive bypassing of 120 pF . The +2 V supply does require the additional component.

The ECL digital outputs are capable of driving $75 \Omega$ loads to 10 KH specifications. A convenient Thevenin equivalent 75 or $130 \Omega$ load connected to the digital 5.2 V supply can be used (see Figure 3 notes) or a $75 \Omega$ to -2 V will work as well. If the output digital signal lines are greater then an inch long, microstripline techniques should be used.


FIGURE 3 - HADC77600 TYPICAL APPLICATIONS CIRCUIT


FIGURE 4 - HADC77600 WITH TRACK-AND-HOLD AMPLIFIER


FIGURE 4 - HADC77600 WITH TRACK-AND-HOLD AMPLIFIER CONTINUED

FIGURE 4. BURN-IN SCHEMATIC


FIGURE 5. 77600 DIE PLOT


HADC77600 PIN DESCRIPTION

| Pins | Description |
| :--- | :--- |
| VEE | Analog and digital negative supply. Typically -5.2 Volts. |
| VBIAS | Supply voltage. Typically +2.0 Volts. |
| VCC | Positive digital supply. Typically +5.0 Volts. |
| AGND | Analog ground. |
| DGND | Digital ground. Return for ECL outputs. Return to termination ground. |
| VRT | Most positive reference. Typically +1.50 Volts. |
| VRTS | Sense pin for the positive reference. |
| VRB | Most negative reference. Typically -1.50 Volts. |
| VRBS | Sense pin for the negative reference. |
| VR1 thru VR7 | Reference ladder taps in 1/8 scale increments for ladder adjustments. |
| LINV | Data complement control for bits 0 through 8. |
| MINV | Data complement control for bits 9 and 10 (OVR). |
| VIN | Flash converter input. |
| D0 thru D9 | Digital ECL outputs. Capable of driving 75 Ohm loads to 10KH specifications. |
| D10 or OVR | Over-range bit. True when the input exceeds the voltage at VRT. |

## HADC77600 PIN OUT

TOP VIEW


[^6]NOTES:

## SIGNAL PROCESSING TECHNOLOGIES <br> HADC78160

## 16-BIT $\mu$ P COMPATIBLE HIGH SPEED A/D CONVERTER <br> ADVANCE INFORMATION

## FEATURES:

- $4 \mu \mathrm{sec}$ Conversion Rate
- Low Power- 700 mW
- Internal Voltage Reference
- Internal or External Clock
- Parallel, Serial or 2-byte Output Options
$- \pm 2.5$ Volt Analog Input


## GENERAL DESCRIPTION

The HADC78160 is a complete 16-bit A/D converter which offers high speed and low power dissipation. This hybrid device utilizes a successive approximation type architecture and contains an internal clock oscillator and bandgap voltage reference. It has microprocessorcompatible control functions and can output code from the tri-statable output buffer in selectable format onto an 8 or 16 bit bus, or it can output data in a serial mode.

## APPLICATIONS:

- Data Acquisition
- Instrumentation
- Digital Signal Processing
- Commiunication Systems
- Sonar

All input and output logic is TTL compatible. Full scale analog input range is $\pm 2.5$ volts. The internal clock oscillator is adjustable via an external control voltage; alternatively, an external clock can be used. A large variety of available logic control pins makes the HADC78160 directly suitable for many applications, without the need for external logic circuitry.

The HADC78160 is packaged in a 40 lead, 600 mil Ceramic DIP and operates on $\pm 15$ and +5 volt power supplies.


## ABSOLUTE MAXIMUM RATING (Beyond Which Damage May Occur) $25^{\circ} \mathrm{C}$ (1)

| Supply Voitage |  |
| :---: | :---: |
| VCC to AGND . | 8 V |
| VEE to AGND | 18 V |
| VDD to DGND. | +6V |
| AGND to DGND | $+0.5 \mathrm{~V}$ |

Temperature
Temperature, case ...................... 60 to $+140^{\circ} \mathrm{C}$
junction ........................... $+150^{\circ} \mathrm{C}$
Lead Temperature (soldering 10 seconds) .. $+300^{\circ} \mathrm{C}$
Storage Temperature $\ldots \ldots . . . . . . . . . . . .-65$ to $+150^{\circ} \mathrm{C}$

Input Voltages
All Digital Inputs to DGND. .... -0.3 V to (VDD +0.3 V )
Analog Input to AGND....................... -6 to +6 V
NOTE 1: Operation at any Absolute Maximum Rating is not implied. See Electrical Specifications for proper nominal applied conditions in typical applications.

## RECOMMENDED OPERATING CONDITIONS



Temperature
Temperature, Ambient (1) ................. -25 to $+85^{\circ} \mathrm{C}$

## ELECTRICAL SPECIFICATIONS

$T_{A}=25^{\circ} \mathrm{C}, \mathrm{VCC}=15 \mathrm{~V}, \mathrm{VDD}=5 \mathrm{~V}$, unless otherwise specified.

| Parameter | Test <br> Conditions | Test (1) | Min | Typ | Max |
| :--- | :---: | :---: | :---: | :---: | :---: | Units

## ACCURACY SPECIFICATIONS

| Integral Linearity Error |  | 1 |  | $\pm 0.0030$ |  | \%FSR |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Integral Linearity Drift |  | 1 |  | $\pm 2$ |  | PPM $/{ }^{\circ} \mathrm{C}$ |
| Differential Linearity Error |  | I |  | $\pm 0.0030$ |  | $\% \mathrm{FSR}$ |
| Differential Linearity Drift |  | I |  | $\pm 2$ |  | $\mathrm{PPM} /{ }^{\circ} \mathrm{C}$ |
| Gain Error |  | I |  | $\pm 0.05$ | $\pm 0.2$ | $\% \mathrm{FSR}$ |
| Gain Error Drift |  | I |  | $\pm 15$ | $\pm 25$ | $\mathrm{PPM} /{ }^{\circ} \mathrm{C}$ |
| Zero Offset Error | I |  | $\pm 0.05$ | $\pm 0.2$ | $\% \mathrm{FSR}$ |  |
| Zero Offset Error Drift <br> Minimum Resolution With <br> Guarantee Of No Missing <br> Codes |  | I |  | $\pm 2$ | $\pm 4$ | $\mathrm{PPM} /{ }^{\circ} \mathrm{C}$ |

ANALOG INPUT SPECIFICATIONS

| Analog Input Range | Bipolar | I |  | $\pm 2.5$ |  | Volts |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Analog Input Impedance |  | N | 5 |  |  | $\mathrm{k} \Omega$ |

DYNAMIC SPECIFICATIONS

| Conversion Time |  | 1 | 3.5 | 4 | 4.5 | $\mu \mathrm{sec}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

POWER SUPPLIES

| VCC Supply Current | $+15 \mathrm{~V} \pm 5 \%$ | I |  | 5.4 |  | mA |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| VEE Supply Current | $-15 \mathrm{~V} \pm 5 \%$ | I |  | 30.1 |  | mA |
| VDD Supply Current | $+5 \mathrm{~V} \pm 5 \%$ | I |  | 32.0 |  | mA |
| Power Dissipation |  | N |  | 693 | mW |  |


| Parameter | Test <br> Conditions | Test <br> Level (1) | Min | Typ | Max | Units |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| LOGIC SPECIFICATIONS |  | 1 | 2.0 |  | 5.5 | V |
| VIH |  | 1 | 0 |  | 0.8 | V |
| VIL |  | 1 |  | 10 |  | $\mu \mathrm{~A}$ |
| IH |  | 1 |  | 10 |  | $\mu \mathrm{~A}$ |
| IIL |  | 1 | 3.8 | 4.5 |  | V |
| VOH |  | 1 |  | 0.8 |  | V |
| VOL |  | 1 |  | 100 |  | $\mu \mathrm{~A}$ |
| IOH |  | 1 |  | 3.2 |  | mA |

NOTES:

## (1) ELECTRICAL CHARACTERISTICS TESTING

All electrical characteristcs are subject to the following conditions:

All parameters having Min./Max. specifications are guaranteed. The Test Level column indicates the specific device testing actually performed during production and Quality Assurance inspection. Any blank sections in the data columns indicate that the specification is not tested at the specified condition.

Unless otherwise noted, all tests performed after a 10 min . power soak.

TEST LEVEL

## TEST PROCEDURE

$100 \%$ production tested at the specified temperature.
$100 \%$ production tested at $\mathrm{Ta}=$ $25^{\circ} \mathrm{C}$, and sample tested at the specified temperature.

QA sample tested only at the specified temperatures.

Parameter is guaranteed (but not tested) by design and characterization data.

Parameter is a typical value for information purposes only.

| $V_{\text {IN }}$ | DIGITAL OUTPUT |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} \text { INV MSB } & =0 \\ \text { INV LSB'S } & =0 \\ \text { SWAP BYTES } & =0 \end{aligned}$ | $\begin{gathered} \text { TNV MSB }=1 \\ \text { INV LSB'S }=0 \\ \text { SWAP BYTES }=0 \end{gathered}$ | $\begin{gathered} \text { INV MSB }=1 \\ \text { INV LSB'S }=1 \\ \text { SWAP BYTES }=0 \end{gathered}$ |  | $\begin{aligned} & 3 \mathrm{SB}=0 \\ & \mathrm{~B}^{\prime} \mathrm{S}=0 \\ & \mathrm{YTES}=1 \end{aligned}$ |
| (VOLTS) | (MSB - LSB) | (MSB - LSB) | (MSB - LSB) | (B7 - B0 | B15-88) |
| $\begin{gathered} -2.499924 \\ 0.0 \\ +2.500000 \end{gathered}$ | $1-1$ $10-0$ 0.0 | $\begin{aligned} & 01-1 \\ & 0 \div 0 \\ & 10-0 \end{aligned}$ | $\begin{gathered} 0 \\ 01 \\ 01 \end{gathered}-1$ | 11111111 00000000 00000000 | 11111111 10000000 00000000 |

HADC78160 OUTPUT LOGIC

CONVERSION START, METHOD 1


CONVERSION START, METHOD 2

t1 = 30 nsec Min; Setup Time (T/H SETTLE, CONV START, INV LSB'S, INV MSB, SWAP BYTES)
t2 = 50 nsec Max; Output Delay Time (SAR BUSY, RDY CONV)
t3 = 50 nsec Max; Output Delay Time (B0 - B15, SER DATA)
t4 = 30 nsec Max; Tri-State Low to Data Valid Delay (B0 - B15, SER DATA)
t5 = 100 nsec Max; Tri-State High to Data Valid Delay (B0 - B15, SER DATA)
t6 = 150 nsec Min; Hold Time or Minimum Pulse Width (CONV START)
t7 = $\mathbf{0} \mathrm{nsec}$ Min; Optimum Restart Time (Restart earlier than clock cycle \#49 will cause RDY CONV signal to be a random signal)
$t 8=1$ CLOCK IN Cycle Min; Minimum Puise Width (CONV START) for Conversion Start, Method 2
t9 = 1 CLOCK IN Cycle Min; CONV START to T/H SETTLE Set Up Time

* Note: RDY CONV is An Optional Output (See Note of t7)

HADC78160 TIMING


HADC78160 Pin Assignment

## Pin Functions

| PIN | PIN NAME | PIN FUNCTION |
| :--- | :--- | :--- |
|  |  |  |
| 1 | VEE | -15 volt power supply connection |
| 2 | NC | No connection |
| 3 | AGND | Analog ground connection |
| 4 | DGND | Digital ground connection |
| 5 | NC | No connection |
| 6 | VDD | +5 yolt power supply connection |
| 7 | INV LSB'S | Logic input to invert outputs B0-B14, active high --(int. pulldown) |
| 8 | NV MSB | Logic input to invert output B15, active high -- (int. pullup) |
| 9 | SAR BUSY | Logic output indicating device is busy, active high |
| 10 | TRISTATE | Logic input to put Bo-B15 into tristate, active high - (int. pulldown) |
| 11 | RDY CONV | Logic output indicating device is ready, active high |
| 12 | SER DATA. | Serial data output |
| 13 | B15 (MSB) | Parallel output data bit 15, most-significant-bit |
| 14 | B14 | Parallel output data bit 14 |
| 15 | B13 | Parallel output data bit 13 |
| 16 | B12 | Parallel output data bit 12 |
| 17 | B11 | Parallel output data bit 11 |
| 18 | B10 | Parallel output data bit 10 |
| 19 | B9 | Parallel output data bit 9 |
| 20 | B8 | Parallel output data bit 8 |
| 21 | B7 | Parallel output data bit 7 |
| 22 | B6 | Parallel output data bit 6 |
| 23 | B5 | Parallel output data bit 5 |
| 24 | B4 | Parallel output data bit 4 |
| 25 | B3 | Parallel output data bit 3 |
| 26 | B2 | Parallel output data bit 2 |

[^7]NOTES:

## ANALOG TO DIGITAL CONVERTERS

## COMPARATORS

## FILTERS

DIGITAL SIGNAL PROCESSING

## EVALUATION BOARDS

## APPLICATIONS INFORMATION

```
QUALITY ASSURANCE
```


# CMOS, 12 BIT MONOLITHIC MULTIPLYING DAC 

## FEATURES

- Improved Version of the AD7541A
- Low Output Capacitance (<75 pf.)
- Maximum Gain Error < 2 LSB (all grades)
- 12 Bit Linearity Over Temperature
- Settling Time $=500$ nsecs.
- +5 V to +15 V operation


## APPLICATIONS

- Gain Control Circuits
- Programmable Gain Amplifiers
- Programmble Filters
- Function Generators
- Digital/Synchro Converters
- Digitally Controlled Attenuation


## GENERAL DESCRIPTION

The HDAC7541Z is a monolithic, low cost 12 bit digital to analog converter (DAC). It is compatible with the industry standard 7541A but with significant performance improvements in speed and gain accuracy. The HDAC7541Z is fabricated in a 3 micron, polysilicon gate

CMOS process. The excellent linearity and gain accuracy are achieved through the use of laser-trimmed thin film resistors. Latch-up immunity is insured by the use of an epi process base. This eliminates the need for external Schottky clamping diodes.

## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS (Beyond which damage may occur) ${ }^{125}{ }^{\circ} \mathrm{C}$

Supply Voltages
$V_{D D}($ pin 16$)$ to GND...............................................................................
Input Voltages
$V_{\text {feedback }}$ (pin 18) to GND
$\pm 25 \mathrm{~V}$
Digitall Input Voltage to GND (pins 4-15).....-0.3V, $\mathrm{V}_{\mathrm{DD}}$

## Outputs

$\mathrm{V}_{\text {pin1 }}, \mathrm{V}_{\text {pin2 }}$ to $G N D$
$-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}$
Temperature
Operating Temperature, ambient........... -55 to $+125^{\circ} \mathrm{C}$
junction..................... $150^{\circ} \mathrm{C}$
Lead Temperature, (soldering 10 seconds)...... $+300^{\circ} \mathrm{C}$
Storage Temperature............................. -65 to $+150^{\circ} \mathrm{C}$ Power Dissipation (Any Package) to $+75^{\circ} \mathrm{C}$...... 450 mW Derates above $+75^{\circ} \mathrm{C}$ $\qquad$ $.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$

Notes: Operation at any Absolute Maximum Rating is not implied. See Electrical Specifications for proper nominal applied conditions in typical applications. Excessive exposure to absolute maximum ratings may effect device reliability.

CAUTION - ESD SENSITIVE DEVICE: The logic and analog ports of this device have special circuits to protect it against ESD damage. Although this protection should prevent permanent damage to the inputs, care should be taken in handling.

## ELECTRICAL SPECIFICATIONS

TEST CONDITIONS: Unless Otherwise Noted, $\mathrm{VDD}=15 \mathrm{~V}, \mathrm{VREF}=+10 \mathrm{~V}, \mathrm{OUT} 1=0 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}$, $T_{A}=0$ to $70^{\circ} \mathrm{C}$ for Commercial Grade Units, $T_{A}=-25$ to $85^{\circ} \mathrm{C}$ for Industrial Grade Units, $\mathrm{T}_{A}=-55$ to $125^{\circ} \mathrm{C}$ for Military Grade Units (Refer to Ordering Information for Grade Descriptions)

| PARAMETER | TEST <br> CONDITIONS | TEST <br> LEVEL | HDAC7541ZA <br> MIN NOM MAX | HDAC7541ZB <br> MIN NOM MAX | UNITS |
| :--- | :--- | :--- | :--- | :--- | :--- |

## DC ELECTRICAL CHARACTERISTICS

| Accuracy |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution |  | 1 | - | 12 | - | - | 12 | - | bits |
| Relative Accuracy | Tmin- Tmax | 1 | -1/2 | $\pm 1 / 4$ | +1/2 | -1 |  | +1 | LSB |
| Differential Nonlinearity | Tmin - Tmax | 1 | -1/2 | $\pm 1 / 4$ | +1/2 | -1 |  | +1 | LSB |
| Gain Error | Using Internal $\mathrm{R}_{\text {feedback }}$ |  |  |  |  |  |  |  |  |
|  | $25^{\circ} \mathrm{C}$ | 1 | - | - | . 75 | - | - | 1.75 | LSB |
|  | Tmin-Tmax | 1 | - | - | 2.0 |  | - | 3 | LSB |
| Gain Temperature Coefficient | Tmin - Tmax | 11 |  | 0.3 | 3 | - | 0.3 | 3 | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Output Leakage |  |  |  |  |  |  |  |  |  |
| Pin 1 | $\begin{gathered} 25^{\circ} \mathrm{C} \\ 0-70^{\circ} \mathrm{C} /-25 \text { to }+85^{\circ} \mathrm{C} \\ -5 \mathrm{C}+125^{\circ} \mathrm{C} \\ \text { All digital inputs at } \mathrm{VV} \end{gathered}$ | 1 1 1 | $\begin{aligned} & -5 \\ & -10 \\ & -200 \end{aligned}$ |  | $\begin{array}{r} +5 \\ +10 \\ +200 \end{array}$ | $\begin{aligned} & -5 \\ & -10 \\ & -200 \end{aligned}$ |  | $\begin{array}{r} +5 \\ +10 \\ +200 \end{array}$ | nA |

TEST CONDITIONS: Unless Otherwise Noted, VDD $=15 \mathrm{~V}, \mathrm{VREF}=+10 \mathrm{~V}, \mathrm{OUT} 1=0 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}$, $T_{A}=0$ to $70^{\circ} \mathrm{C}$ for Commercial Grade Units,
$\mathrm{T}_{A}=-25$ to $85^{\circ} \mathrm{C}$ for Industrial Grade Units,
$T_{A}=-55$ to $125^{\circ} \mathrm{C}$ for Military Grade Units
(Refer to Ordering Information for Grade Descriptions)

| PARAMETER | TEST <br> CONDITIONS | TEST <br> LEVEL | HDAC7541ZA <br> MIN NOM MAX | HDAC7541ZB <br> MIN NOM MAX | UNITS |
| :--- | :--- | :--- | :---: | :---: | :---: |

DC ELECTRICAL CHARACTERISTICS

| Output Leakage |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin 2 | $0-70^{\circ} \mathrm{C} /-25$ to $+85^{\circ} \mathrm{C}$ <br> -55 to $+125^{\circ} \mathrm{C}$ <br> All digital inputs at $V_{D D}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & -5 \\ & -10 \\ & -200 \end{aligned}$ |  | $\begin{array}{r} +5 \\ +10 \\ +200 \end{array}$ | $\begin{array}{\|l\|} \hline-5 \\ -10 \\ -200 \end{array}$ |  | $\begin{array}{r} +5 \\ +10 \\ +200 \end{array}$ | nA |
| Reference Input Resistence | $\begin{gathered} \text { Pin } 17 \text { to GND } \\ +25^{\circ} \mathrm{C} \\ \text { Temp. Coefficient } \end{gathered}$ | $\begin{aligned} & 11 \\ & \text { In } \end{aligned}$ |  | $\begin{array}{r} 12.5 \\ -180 \end{array}$ | $18$ | 7 | $\begin{array}{r} 12.5 \\ -180 \end{array}$ | $18$ | $\mathrm{K} \Omega$ $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Digital Inputs | Tmin- Tmax |  |  |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ (High Input Voltage) |  | 1 | 2.0 |  |  | 2.0 |  |  | Volts |
| VIL (Low Input Voltage) |  | 1 |  |  | 0.8 |  |  | 0.8 | Volts |
| $\mathrm{I}_{1}$ (Input Current) |  | 1 |  |  | 1 |  |  | 1 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {IN }}$ (Input Capacitance) | $\mathrm{V}_{\text {IN }}=0$ Volts | II |  |  | 8 |  |  | 8 | pF |
| Power Supply |  |  |  |  |  |  |  |  |  |
| $V_{\text {DD }}$ Range |  | 1 | +5 | +15 | +16 | +5 | +15 | +16 | Volts |
| IDD | $25^{\circ} \mathrm{C}$ <br> Tmin-Tmax /Digital Inputs at $\mathrm{V}_{\text {IL }}$ or GND | $1$ |  |  | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ |  |  | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
|  | $\frac{25^{\circ} \mathrm{C}}{\text { Tmin-Tmax } / \text { Digital }}$ Inputs at $V_{D D}$ or $V_{I H}$ | $1$ |  |  | 3 4 |  |  | 3 4 | $\left\lvert\, \begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}\right.$ |
| PSRR | $\Delta V_{\text {DD }}= \pm 5 \%$ | 1 |  | $\pm .001$ | $\pm .005$ |  | $\pm .001$ | $\pm .005$ | $\begin{aligned} & (\Delta \text { gain\%) }) \\ & \left(\Delta V_{D D}\right) \end{aligned}$ |

AC ELECTRICAL CHARACTERISTICS

| Propagation Delay | From Digital Inputto <br> $90 \%$ of Output Final <br> Value; Note 3 | II | - | 50 | 100 | - | 50 |
| :--- | :---: | :---: | ---: | ---: | ---: | ---: | :--- |
|  | 100 | nsecs |  |  |  |  |  |
| Digital to Analog Glitch Impulse | $V_{\text {REF }}=0 \mathrm{~V} ;$ Note 2 | 11 | - | 200 | 400 | - | 200 |

TEST CONDITIONS: Unless Otherwise Noted, $\mathrm{VDD}=15 \mathrm{~V}, \mathrm{VREF}=+10 \mathrm{~V}, \mathrm{OUT} 1=0 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}$,
$T_{A}=0$ to $70^{\circ} \mathrm{C}$ for Commercial Grade Units,
$T_{A}=-25$ to $85^{\circ} \mathrm{C}$ for Industrial Grade Units,
$\mathrm{T}_{\mathrm{A}}=-55$ to $125^{\circ} \mathrm{C}$ for Military Grade Units
(Refer to Ordering Information for Grade Descriptions)

| PARAMETER | TEST <br> CONDITIONS | TEST <br> LEVEL | HDAC7541ZA <br> MIN NOM MAX | HDAC7541ZB <br> MIN NOM MAX | UNITS |
| :--- | :--- | :--- | :---: | :---: | :---: |

## AC ELECTRICALCHARACTERISTICS

| Multiplying Feedthrough Error | $V_{\text {REF }}$ to $V_{\text {OUT }}$ <br> $V_{\text {REF }}= \pm 10$ Volts <br> 10 KHz Sinewave | II | 0.3 | 0.5 |  | 0.3 | 0.5 | $\mathrm{mV}(\mathrm{p}-\mathrm{p})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Current Settling Time | To $0.01 \%$ of full scale; Notes 2 \& 3 | II | 0.5 | 1.0 |  | 0.5 | 1.0 | $\mu \mathrm{sec}$ |
| Output Capacitance | Tmin-Tmax |  |  |  |  |  |  |  |
| Cout1 | Pin1; Digital Inputs $=\mathrm{V}_{\mathrm{IH}}$ | 11 | 48 | 75 |  | 48 | 75 | pF |
| Cout2 | Pin2; Digital Inputs $=\mathrm{V}_{\mathrm{IH}}$ | II | 15 | 25 |  | 15 | 25 | pF |
| COUT1 | Pin1; Digital Inputs $=\mathrm{V}_{\mathrm{IL}}$ | II | 19 | 30 |  | 19 | 30 | pF |
| COUT2 | Pin2; Digital Inputs $=\mathrm{V}_{\mathrm{IL}}$ | 11 | 38 | 65 |  | 38 | 65 | pF |

Note 2: Digital inputs change from 0 V to $\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\mathrm{DD}}$ to OV .
Note 3: OUT1 load: $100 \Omega+13$ pf.
Voltage outputs derived using HOS-50 amplifier.

## ELECTRICAL CHARACTERISTICS TESTING

All electrical characteristics that follow are subject to the following conditions:

All parameters having Min./Max. specifications are guaranteed. The Test Level column indicates the specific device testing actually performed during production and Quality Assurance inspection. Any blank sections in the data columns indicates that the specification is not tested at the specified condition.

Unless otherwise noted, all tests are pulsed tests, therefore $\mathrm{T}_{\mathrm{j}}=\mathrm{T}_{\mathrm{c}}=\mathrm{T}_{\mathrm{a}}$.

## TEST LEVEL

I
II

## TEST PROCEDURE

Productiontested.
Parameter is guaranteed by design and characterization data.

NONLINEARITY vs.
SUPPLY VOLTAGE


GAIN ERROR vs.
SUPPLY VOLTAGE


## TERMINOLOGY

## RELATIVE ACCURACY

Relative accuracy or endpoint nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for zero and full scale and is expressed in \% of full scale range or (sub)multiples of 1LSB.

## DIFFERENTIAL NONLINEARITY

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of 1LSB (max) over the operating temperature range ensures monotonicity.

## GAIN ERROR

Gain error or full-scale error is a measure of the output error between an ideal DAC and the actual device output. For the HDAC7541Z ideal full-scale output is $-(4095) /(4096) \cdot\left(V_{\text {REF }}\right)$. Gain error is adjustable to zero using external trims as shown in Figures 4 and 5.

## OUTPUT LEAKAGE CURRENT

Current which appears at OUT1 with the DAC loaded to all 0's or at OUT2 with the DAC loaded to all 1 's.

## MULTIPLYING FEEDTHROUGH ERROR

AC error due to capacitive feedthrough from the $V_{\text {REF }}$ terminal to OUT1 with the DAC loaded to all 0's.

## OUTPUT CURRENT SETTLING TIME

Time required for the output of the DAC to settle to within 1/2LSB for a given digital input stimulus, i.e., 0 to Full Scale.

## PROPAGATION DELAY

This is a measure of the internal delay of the circuit and is
measured from the time a digital input changes to the point at which the analog output at OUT1 reaches $90 \%$ of its final value.

## DIGITAL TO ANALOG GLITCH IMPULSE

This is a measure of the amount of charge injected from the digital inputs to the analog outputs when the inputs change state. It is usually specified as the area of the glitch in nV -secs and is measured with $\mathrm{V}_{\mathrm{REF}}=\mathrm{GND}$.

## CIRCUIT DESCRIPTION

The HADC7541Z operation is best understood from the simplified circuit description in Figure 1. The input $V_{\text {REF }}$ is applied to an R-2R ladder network. The R-2R network divides the $\mathrm{V}_{\text {REF }}$ input by 2 at each stage to produce currents in the $2 R$ legs which decrease by a factor of 2 moving toward the LSB end of the ladder.

The switches on each $2 R$ leg allow this current to be routed to analog ground or through the feedback resistor of the external op-amp on OUT1. This op-amp resistor converts the current to a voltage again. The sum of the selected leg currents forced through R feedback determines the output voltage by the equation in Figure 1.

The op-amp on OUT1 creates a virtual ground point on OUT1 such that the voltage on the 2R legs is ground no matter which positions the current steering switches are in. This makes the input resistance seen by $V_{\text {REF }} a$ constant R Ohms.

The HDAC7541Z uses a modification of this R-2R ladder which has the largest 3 bits' current provided by equally weighted resistors rather than binary scaled resistors. This "segmentation" technique improves the linearity and gain accuracy of the HDAC7541Z and lowers the glitch energy during code transitions. This internal structure, however, does not change the way the output code is selected by the user. Therefore, the simplified schematic in Figure 1 is suitable for understanding the operation of the HDAC7541Z.

## EQUIVALENT CIRCUIT ANALYSIS

The equivalent output circuit of the HDAC75412 is the key to understanding offset, linearity and settling time. Figures 2 and 3 illustrate these effects.

In Figure 2, the equivalent unipolar operation is illustrated with an external op-amp and all switches LOW to route all current to OUT2. The current from OUT2 is composed of (4095/4096)-th's of the input current at pin 17 plus parasitic leakage currents of the switches. These leakage currents are due to both junction and surface leakage on the MOS switches. $1 / 4096$-th of the input current passes to the ground through the ladder terminal 2R resistor. OUT1 DC current is due only to switch leakage.

Figure 3 shows the same equivalent circuit when all switches are HIGH thereby routing all current to OUT1. The conditions are symmetrical in this case to Figure 2.

The main effect of switch leakages in either case is an offset voltage from the DAC when used in voltage output mode as shown in Figures 2 and 3.

The output resistance seen at the input terminals of the op-amp varies with the code chosen. Between Figures 2 and 3, resistance at each op-amp input can change from 10 K Ohms to an open for extremes in code. This causes the gain of the offsets (due to either leakage currents of the DAC or op-amp offset) to be code dependent. For example, the gain of offsets of the op-amp under these extreme cases is given below:

Offset gain $=1+\mathrm{R}_{\text {feedback }} /$ RDAC
With all code bits LOW:
RDAC >> Reedback ; offset gain $=1$
With all code bits HIGH:
RDAC $=10 \mathrm{~K}$ Ohms; offset gain $=2$
Thus, the offset is not amplified by a constant gain over the range of code input. This variation in offset gain is seen as a non-linearity in the voltage output over the full scale output. The magnitude of non-linearity is the difference in the gains at code extremes times the offset
voltage. In this DAC, this non-linearity is equal to the offset itself. Thus, the total offset voltage of the op-amp plus leakage induced offset of the DAC and op-amp must be kept to less than 1 LSB to prevent degradation to the DAC linearity performance.

The dynamic output impedance of OUT1 and OUT2 is composed of the DAC switch capacitances to ground. OUT2 has the capacitance of the OFF switches while OUT1 has switch capacitance for $O N$ switches.

The capacitance on OUT1 creates a feedback pole in the voltage output operation mode (Figures 2 and 3). Instability of the output amplifier can occur due to the presence of this pole. This pole's instability effect is typically compensated by the use of a feedback capacitor C1 (Figures 4 and 5). Although all R-2R DAC's have the need for this type of compensation, the HDAC7541Z maintains faster settling times when used in the voltage output mode. This is due to the lower output capacitance of the HDAC7541Z.

The choice of compensation capacitor is bounded by three limits:

- C1 along with $\mathrm{R}_{\text {feedback }}$ determines the settling time of the output voltage from the op-amp; therefore C1 should be as small as possible for minimum setting time.
- The pole defined by C1 and $\mathrm{R}_{\text {feedback }}$ should be smaller than secondary poles in the op-amp - as a rule of thumb, about one half of the op-amp's gain-bandwidth.
- Settling time is proportional to $\sqrt{C_{\text {OUT1 }}+\mathrm{C1}}$.

For an OP-27 used as an output op-amp with 8 MHz gain-bandwidth, the choice of C 1 would be:
$\left(2 \cdot \pi \cdot \mathrm{Cl}^{\prime} \cdot \mathrm{R}_{\text {feedback }}\right)^{-1}=4 \mathrm{MHz}$ or $\mathrm{C} 1=4 \mathrm{pf}$.
Fast settling time with small amounts of ringing are obtained when the small values of C1 (given by the criteria above) are as close as possible to the DAC output capacitance. The HDAC7541Z 's low output capacitance comes much closer to fulfilling this goal than most other 7541 compatible DAC's. Thus, faster, more well controlled settling is seen with the HDAC7541Z.

## ANALOG/DIGITAL DIVISION

FIGURE 1
SIMPLIFIED, TYPICAL INTERFACE CIRCUIT
$\mathrm{V}_{\text {REF-IN }}$

where $A_{X}$ assume a value of 1 for a "HIGH" bit and 0 for a

FIGURE 2
HDAC7541Z DAC EQUIVALENT CIRCUIT
ALL DIGITAL INPUTS LOW


FIGURE 3
HDAC7541Z DAC EQUIVALENT CIRCUIT
ALL DIGITAL INPUTS HIGH

## UNIPOLAR BINARY OPERATION 2 QUADRANT MULTIPLICATION

Figure 4 illustrates the use of the HDAC7541Z in a unipolar (or 2 quadrant multiplication) mode. The VREF is applied from pin 17 to ground voltage or an input current can be applied to pin 17. Positive or negative voltages/current can be applied. The input is multiplied by $(-1)$ times the DAC code scaling.

R1 can be used to provide full scale output trimming capability. The adjustment is made by selecting code 111111111111 and changing R1 for (4095/4096) of the $\mathrm{V}_{\text {REF }}$ voltage out. If the source of $\mathrm{V}_{\text {REF }}$ is adjustable, $\mathrm{V}_{\text {REF }}$ could be directly adjusted for full scale calibration.

The output capacitance of OUT1 must be compensated as described in Equivalent Circuit Analysis by the use of C 1 in the feedback path. This cancels the feedback pole caused by OUT1's capacitance.

The op-amp used with the HDAC5741Z should be selected for low offset voltage and low bias currents to reduce offset and linearity errors as described in Equivalent Circuit Analysis. The op-amp's bias currents appear as errors in the same fashion as the DAC's leakage currents. The op-amp offset voltage should be less than approximately $10 \%$ of an LSB (of the output full scale voltage). This is due to the fact that the offset effect is code dependant and contributes to the nonlinearity in proportion to its size with respect to full scale output voltage.

## BIPOLAR OPERATION -

## 4 QUADRANT MULTIPLICATION

The use of the HDAC7541Z in a bipolar (or 4 quadrant multiplication) mode is illustrated in Figure 5. The $\mathrm{V}_{\mathrm{REF}}$ is applied from pin 17 to ground voltage or an input current can be applied to pin 17. Positive or negative voltages/current can be applied. The output is either +1 or -1 times the code scaling of the DAC. The polarity is selected by the MSB of the DAC input code.

Amplifier A1's output is subtracted from $1 / 2$ the value of $V_{\text {REF }}$ to produce a maximum output which is half of $\mathrm{V}_{\text {REF }}$ in either polarity (see Table 3 for the exact scaling). The MSB of the DAC selects the polarity of the output.

Full scale calibration of the output can be made by adjusting R5 or the $\mathrm{V}_{\text {REF }}$ source itself. Calibration of the zero output at code 100000000000 is made by adjusting R1. It is key that R3, R4 and R5 track one another for the stability of the summation made at A2. Failure of these resistors to track will result in both gain and offset drift over temperature even though calibration is done at room temperature.

As with unipolar operation, C1 is needed to compensate the OUT1 capacitance. A1 must be selected for low offset voltage and bias current to minimize nonlinearity and offset errors.

*REFER TO TABLE 1.
FIGURE 4 UNIPOLAR BINARY OPERATION


FIGURE 5: BIPOLAR OPERATION (4-QUADRANT MULTIPLICATION)

| TRIM <br> RESISTOR |  |  |
| :---: | :---: | :---: |
|  | "A" grades | " B " grades |
| R1 | $20 \Omega$ | $100 \Omega$ |
| R2 | $6.8 \Omega$ | $33 \Omega$ |

TABLE I: RECOMMENDED TRIM RESISTOR VALUES VS. GRADES

| BINARY NUMBER IN |  |  |  |
| :---: | :---: | :---: | :--- |
| MSB |  | LSB |  |
| 1111 | 1111 | 1111 | $-V_{\text {IN }}\left(\frac{4095}{4096}\right)$ |
| 1000 | 0000 | 0000 | $-V_{\text {IN }}\left(\frac{2048}{4096}\right)=-1 / 2 \mathrm{~V}_{\text {IN }}$ |
| 0000 | 0000 | 0001 | $-\mathbf{V}_{\text {IN }}\left(\frac{1}{4096}\right)$ |
| 0000 | 0000 | 0000 | 0 Volts |

TABLE II: UNIPOLAR BINARY CODE TABLE FOR CIRCUIT OF FIGURE 4

| BINARY NUMBER IN |  |  | ANALOG OUTPUT, $\mathrm{V}_{\text {OUT }}$ |
| :---: | :---: | :---: | :--- |
| MSB |  | LSB |  |
| 1111 | 1111 | 1111 | $+\mathrm{V}_{\text {IN }}\left(\frac{2047}{2048}\right)$ |
| 1000 | 0000 | 0001 | $+\mathrm{V}_{\text {IN }}\left(\frac{1}{2048}\right)$ |
| 1000 | 0000 | 0000 | $0 V^{2}$ |
| 0111 | 1111 | 1111 | $-\mathrm{V}_{\text {IN }}\left(\frac{1}{2048}\right)$ |
| 0000 | 0000 | 0000 | $-\mathrm{V}_{\text {IN }}\left(\frac{2048}{2048}\right)$ |

TABLE III: BIPOLAR CODE TABLE
FOR CIRCUIT OF FIGURE 5


PIN ASSIGNMENT HDAC7541Z

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 1 | OUT1 | CURRENT OUTPUT 1 |
| 2 | OUT2 | CURRENT OUTPUT 2 |
| 3 | GND | GROUND |
| 4 | BIT 1 | DIGITAL INPUT (BIT 1) (MOST SIGNIFICANT BIT) |
| 5 | BIT 2 | DIGITAL INPUT (BIT 2) |
| 6 | BIT 3 | DIGITAL INPUT (BiT 3) |
| 7 | BIT 4 | DIGITAL INPUT (BIT 4) |
| 8 | BIT 5 | DIGITAL INPUT (BIT 5) |
| 9 | BIT 6 | DIGITAL INPUT (BIT6) |
| 10 | BIT 7 | DIGITAL INPUT (BIT 7) |
| 11 | BIT 8 | DIGITAL INPUT (BIT 8) |
| 12 | BIT9 | DIGITAL INPUT (BIT9) |
| 13 | BIT 10 | DIGITAL INPUT (BIT 10) |
| 14 | BIT 11 | DIGITAL INPUT (BIT 11) |
| 15 | BIT 12 | DIGITAL INPUT (BIT 12) (LEAST SIGNIFICANTBIT) |
| 16 | $V_{\text {DD }}$ | POSITIVE POWER SUPPLY |
| 17 | VREF-IN | REFERENCE INPUT VOLTAGE |
| 18 | $\mathrm{R}_{\text {feedback }}$ | INTERNAL FEEDBACK RESISTOR |

PIN FUNCTIONS HDAC7541Z

[^8]NOTES:

## SIGNAL <br> PROCESSING TECHNOLOGIES

## CMOS 12-BIT $\mu$ P BUFFERED DAC

## FEATURES:

- Improved Direct Replacement for AD7542
- Maximum Gain Error < 1/2 LSB ('AG' Grade)
-12-Bit Linearity Over Temperature
- $0.5 \mu$ secs. Settling Time
- Microprocessor Compatible I/O
- 4 Quadrant Multiplication
- Low Gain Drift (<3ppm/ ${ }^{\circ} \mathrm{C}$ )


## APPLICATIONS:

- $\mu$ P Gain Control Circuits
- $\mu \mathrm{P}$ Attenuator Control
- $\mu \mathrm{P}$ Controlled Function Generators
- Bus Structured Instrumentation
- Process Controllers
- Industrial Controllers


## GENERAL DESCRIPTION

The HDAC7542A is a monolithic, low cost, multiplying 12bit digital to analog converter (DAC) designed for direct microprocessor interface. It is compatible with the industry standard 7542 but with significant performance improvements in speed and gain accuracy.

The HDAC7542A is fabricated in a 3 micron, polysilicon gate CMOS process. Accuracy is assured by the use of Laser-trimmed thin film resistors. Use of an epi process base provides latch-up immunity. Linearity and gain accuracy are well controlled over temperature.

The data bits for selecting the DAC output are written into the HDAC7542A via a direct connection to the parallel bus of a microprocessor. Data bytes are written as 3, 4 bit groups or "nibbles" into the data registers on the chip. The input bits are double buffered on-chip. Updating the analog output is controlled via the parallel bus by writing to the chip. A clear pin (CLR) allows for resetting the output to all zeros under power up or system reset conditions. All address decoding for writing to the chip registers is handled on the chip.

The HDAC7542A's direct parallel bus interconnect makes it an excellent choice for microprocessor-based instruments and industrial or process controllers utilizing microprocessors.

BLOCK DIAGRAM


## Supply Voltages

$V_{D D}$ to DGND or AGND +7V
AGND to DGND............................................................. O to VDD
Input Voltages
Digital Inputs to DGND $\qquad$ -0.3 V to VDD
VRfeedback or VREF to DGND. $\qquad$ $\pm 25 \mathrm{~V}$
Outputs
$V_{\text {OUT1 }}$ or V OUT2 $^{\text {to }}$ GND. $\qquad$ -0.3 V to VDD

Temperature
Operating Temperature, ambient............. -55 to $+125^{\circ} \mathrm{C}$
junction...................... $+150^{\circ} \mathrm{C}$
Lead Temperature, (soldering 10 seconds)....... $+300^{\circ} \mathrm{C}$ Storage Temperature.............................. 65 to $+150^{\circ} \mathrm{C}$ Power Dissipation (Any Package) to $+75^{\circ} \mathrm{C}$...... 450 mW (derates above $75^{\circ} \mathrm{C}$ by $6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ )

## Notes:

1. Operation at any Absolute Maximum Rating is not implied. See Electrical Specifications for proper nominal applied conditions in typical applications.
2. CAUTION-ESD SENSITIVE DEVICE: The logic and analog ports of this device have special circuits to protect it against ESD damage. Although this protection should prevent permanent damage to the inputs, care should be taken in handling.

## ELECTRICAL SPECIFICATIONS

Test Conditions: Unless Otherwise Noted, VDD $=5 \mathrm{~V}, \mathrm{VREF}=+10 \mathrm{~V}, \mathrm{OUT1}=\mathrm{OUT} 2=0 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}$, $T_{A}=0$ to $70^{\circ} \mathrm{C}$ for Commercial Grade Units, $T_{A}=-25$ to $85^{\circ} \mathrm{C}$ for Industrial Grade Units,
$T_{A}=-55$ to $125^{\circ} \mathrm{C}$ for Military Grade Units (Please Refer to Ordering Information for Grade Descriptions)

| DC ELECTRICAL | TEST | TEST | HDAC7542AAG | HDAC7542AA | HDAC7542AB |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| CARAMETERS |  |  |  |  |  |  |

ACCURACY

| Resolution |  | 1 | - | 12 | - | - | 12 | - | - |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## ELECTRICAL SPECIFICATIONS

Test Conditions: Unless Otherwise Noted, VDD $=5 \mathrm{~V}, \mathrm{VREF}=+10 \mathrm{~V}, \mathrm{OUT} 1=\mathrm{OUT} 2=0 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}$, $T_{A}=0$ to $70^{\circ} \mathrm{C}$ for Commercial Grade Units,
$T_{A}=-25$ to $85^{\circ} \mathrm{C}$ for Industrial Grade Units,
$T_{A}=-55$ to125 ${ }^{\circ} \mathrm{C}$ for Military Grade Units
(Please Refer to Ordering Information for Grade Descriptions)

| DC ELECTRICAL <br> PARAMETERS <br> (CONTINUED) | TEST <br> CONDITIONS | TEST <br> LEVEL | HDAC7542AA/G | HDAC7542AA | HDAC7542AB |  |
| :--- | :---: | :--- | :--- | :--- | :--- | :--- |

## OUTPUT LEAKAGE

| Pins OUT1 and OUT2 | $25^{\circ} \mathrm{C}$ | 1 | -1 | +1 | -1 | +1 | -1 | +1 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| PA |  |  |  |  |  |  |  |  |
| Pins OUT1Military Grades <br> and OUT2 <br> Other Grades |  | 1 | -50 | +50 | -50 | +50 | -50 | +50 |

INPUT RESISTANCE

| Input VREF | Pin 19 to GND <br> $25^{\circ} \mathrm{C}$ | I | 7 | 12.5 | 18 | 7 | 12.5 | 18 | 7 | 12.5 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 18 | $\mathrm{~K} \Omega$ |  |  |  |  |  |  |  |  |  |
| Input VREF Temp. Coefficient |  | $\\|$ |  | -180 |  | -180 |  | -180 | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |  |

LOGIC INPUTS (D0-D3, A0-A1, $\overline{C S}, \overline{W R}, \overline{C L R})$

| $\mathrm{V}_{\mathrm{IH}}$ (High input voltage) |  | 1 | 2.0 | 2.0 |  | 2.0 |
| :--- | ---: | ---: | ---: | ---: | ---: | :--- |
| $\mathrm{~V}_{\mathrm{IL}}$ (Low input voltage) |  | 1 |  | 0.8 | 0.8 |  |
| $\mathrm{I}_{\mathrm{IN}}$ (Input current) |  | 1 | 1 | 1 | 0.8 | Volts |
| $\mathrm{C}_{\mathrm{IN}}$ (Input capacitance) | $\mathrm{V}_{\mathbb{I N}}=0 \mathrm{~V}$ | 1 I |  | 5 | 1 | $\mu \mathrm{~A}$ |

POWER SUPPLY

| IDD | All Logic Inputs <br> at VIL or VIH | I | 2.5 | 2.5 | 2.5 | mA |
| :--- | :---: | :---: | ---: | ---: | ---: | ---: |

Test Conditions: Unless Otherwise Noted, VDD $=5 \mathrm{~V}, \mathrm{VREF}=+10 \mathrm{~V}, \mathrm{OUT} 1=\mathrm{OUT} 2=0 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}$, $T_{A}=0$ to $70^{\circ} \mathrm{C}$ for Commercial Grade Units, $T_{A}=-25$ to $85^{\circ} \mathrm{C}$ for Industrial Grade Units,
$T_{A}=-55$ to1 $25^{\circ} \mathrm{C}$ for Military Grade Units
(Please Refer to Ordering Information for Grade Descriptions)

AC ELECTRICAL
PARAMETERS
\(\left.\begin{array}{|c|c|}\hline TEST <br>

CONDITIONS\end{array}\right)\)| TEST |
| :--- |
| LEVEL |


| HDAC7542AA/G | HDAC7542AA | HDAC7542AB |  |
| :---: | :---: | :---: | :--- |
| MIN TYP MAX | MIN TYP MAX | MIN TYP MAX | UNITS |


| Multiplying Feedthrough Error | Note 3 | 11 | . 3 . 5 | . 3 | . 5 | . 3 | . 5 | mVPP |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| COUT1,2 (Output Capacitance) | $\begin{gathered} \text { DAC REG. }= \\ \text { ALL O'S } \end{gathered}$ | 11 | 30 |  | 30 |  | 30 | pF |
| COUT1,2 (Output Capacitance) | $\begin{gathered} \text { DAC REG. }= \\ \text { ALL 1'S } \end{gathered}$ | II | 75 |  | 75 |  | 75 | pF |
| Output Current Settling Time | Note 4 | 11 | 0.51 | 0.5 | 1 | 0.5 | 1 | $\mu \mathrm{sec}$. |

4. Measured to 0.5 LSB from falling edge of WR. Load on Pin OUT1 $=100 \Omega+13 \mathrm{pF}$

## WRITE CYCLE TIMING DIAGRAM



TIMING MEASUREMENT REFERENCE LEVEL IS (VIH + VIL)/2 UNLESS OTHERWISE INDICATED

Test Conditions: Unless Otherwise Noted, VDD $=5 \mathrm{~V}, \mathrm{VREF}=+10 \mathrm{~V}, \mathrm{OUT} 1=\mathrm{OUT} 2=0 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}$, $T_{A}=0$ to $70^{\circ} \mathrm{C}$ for Commercial Grade Units,
$T_{A}=-25$ to $85^{\circ} \mathrm{C}$ for Industrial Grade Units,
$T_{A}=-55$ to125 ${ }^{\circ}$ C for Military Grade Units
(Please Refer to Ordering Information for Grade Descriptions)

| AC ELECTRICAL <br> PARAMETERS <br> (CONTINUED) | TEST <br> CONDITIONS | TEST <br> LEVEL | HDAC7542AA/G <br> MIN TYP MAX | HDAC7542AA | HDAC7542AB TYP MAX | MIN TYP MAX |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | UNITS | MIN |
| :--- |

## SWITCHING CHARACTERISTICS

| $\mathrm{t}_{\text {WR }}$ (WRITE Pulse Width) |  | 1 | 40 | 40 | 40 | nsec |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\text {AWH }}$ (Address-to-WRITE <br> hold time) |  | 1 | 0 | 0 | 0 | nsec |
| $\mathrm{t}_{\mathrm{CWH}}$(Chip select-to-Write <br> hold time) <br> $\mathrm{t}_{\mathrm{CLR}}$ (CLEAR pulse Width) |  | 1 | 0 | 0 | 0 | nsec |

## Input Byte Register Loading

| t$C W S$ <br> (Chip select-to-WRITE <br> Setup Time) |  | 1 | 0 | 0 | 0 | nsec |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| tAWS (Address Valid-to-WRITE <br> Setup Time) |  | 1 | 40 | 40 | 40 | nsec |
| $t_{\text {DS }}$ (Data Setup Time) |  | 1 | 20 | 20 | 20 | nsec |
| $t_{\text {DH }}$ (Data Hold Time) | 1 | 20 | 20 | 20 | nsec |  |

Internal DAC Register Loading

| t CWS (Chip Select-to-WRITE <br> Setup Time) |  | I | 0 | 0 | 0 | nsec |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| taWS (Address Valid-to-WRITE <br> Setup Time) |  | I | 40 | 40 | 40 | nsec |

## ELECTRICAL CHARACTERISTICS TESTING

All electrical characteristics are subject to the following conditions:
Parameters having Min./Max. specifications are guaranteed. The Test Level column indicates the specific device testing actually performed during production and Quality Assurance inspection. Any blank sections in the data columns indicates that the specification is not tested at the specified condition. Unless otherwise noted, all tests are pulsed tests, therefore $T_{J}=T_{C}=T_{A}$.

TEST LEVEL
I
II

## TEST PROCEDURE

Production tested.
Guaranteed by design and sampled characterization data.

## TERMINOLOGY

## RELATIVE ACCURACY

Relative accuracy or endpoint nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for zero and full scale and is expressed in \% of full scale range or (sub)multiples of 1 LSB.

## DIFFERENTIAL NONLINEARITY

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of 1 LSB (max) over the operating temperature range ensures monotonicity.

## GAIN ERROR

Gain error or full-scale error is a measure of the output error between an ideal DAC and the actual device output. For the HDAC7542A ideal full-scale output is -(4095)/(4096)•(VREF). Gain error is adjustable to zero using external trims as shown in Figures 5 and 6 and Table II.

## OUTPUT LEAKAGE CURRENT

Current which appears at OUT1 with the DAC loaded to all 0's or at OUT2 with the DAC loaded to all 1's.

## MULTIPLYING FEEDTHROUGH ERROR

AC error due to capacitive feedthrough from the VREF terminal to OUT1 with the DAC loaded to all O's.

## OUTPUT CURRENT SETTLING TIME

Time required for the output of the DAC to settle to within $1 / 2$ LSB for a given digital input stimulus, i.e., 0 to Full Scale.

## GENERAL CIRCUIT DESCRIPTION

As shown in the Block Diagram of the cover sheet, the HDAC7542A consists of a 12-bit multiplying DAC and data input logic. The data input logic consists of three 4 -bit input data registers (H, M and L-Byte) and a 12-bit DAC register. The DAC register is loaded from the three input registers. Content of the DAC Register controls the DAC's analog output level. Data entry is further described in the Interface Logic section.

Figure 1 shows a simplified version of the 12-bit multiplying DAC circuitry. Note that the HDAC7542A


FIGURE 1 SIMPLIFIED HDAC7542A DAC CIRCUITRY
(WITH EXTERNAL OP AMP)
uses a modified R-2R ladder technique that provides for superior linearity over similar devices which use the basic R-2R ladder.

A basic R-2R ladder portion is used within the HDAC7542A for the nine least-significant bits (bits 0 8). This ladder portion successively divides the (remaining) VREF input to produce a binary weighted nine-stage current division. In other words, in moving from left to right, each 2 R resistor leg has half the current flow of the previous leg. Double-pole switches within each leg are controlled by the respective input data bit. The switch routes the bitweighted current of the leg to either pin OUT1 (output) or to pin OUT2 (analog ground). OUT1 is a virtual ground by means of the external active circuitry. Hence, with every switch in either position, the R-2R ladder resistive integrity is maintained. Input resistance of pin VREF is kept constant.

Modification of the basic R-2R ladder structure occurs in the 3 most-significant bits. Here, the switches of seven equally weighted current dividers are controlled by bits $9-11$ via a logic decoder. Although more complex, this method provides increased accuracy. Application of the HDAC7542A is identical to similar devices that use an unmodified R-2R ladder network.

The DAC output current is converted to a voltage by the feedback resistance composed of the optional external resistor of Figure 1 in series with internal resistor $R_{\text {feedback }}$ The operational amplifier provides a buffered VOUT, and in combination with the feedback resistance, maintains OUT1 at virtual ground. The transfer function of Figure 2 shows the relationship of VOUT for an equivalent R-2R resistor network, shown in the same figure. A more detailed understanding of the circuit operation and performance aspects are found in the following Equivalent Circuit Analysis section.

## EQUIVALENT CIRCUIT ANALYSIS

The equivalent output circuit of the HDAC7542A is the key to understanding offset, linearity and settling time. Figures 3 and 4 illustrate these effects.

In Figure 3, the equivalent unipolar operation is illustrated with an external op-amp and all switches LOW to route all current to pin OUT2 which is externally connected to analog ground. The current from OUT2 is composed of (4095/4096)-th's of the input current at pin VREF plus parasitic leakage currents of the switches. These leakage currents are due to both junction and surface leakage on the MOS switches. $1 / 4096$-th of the input current passes to the ground through the ladder terminal 2R resistor. OUT1 DC current is due only to switch leakage.

Figure 4 shows the same equivalent circuit when all switches are HIGH thereby routing all current to OUT1. The conditions are symmetrical in this case to Figure 3.

The main effect of switch leakages in either case is an offset voltage from the DAC when used in voltage output mode as shown in Figures 3 and 4.

The output resistance seen at the input terminals of the op-amp varies with the code chosen. Between Figures 3 and 4, resistance at each op-amp input can change from 10K Ohms to an open for extremes in code. This causes the gain of the offsets (due to either leakage currents of the DAC or op-amp offset) to be code dependent. For example, the gain of offisets of the op-amp under these extreme cases is given below: (next page)


The transferfunction for the equivalent network shown is:

$$
V_{\text {OUT }}=- \text { VREF } \cdot\left(\frac{A_{11}}{2^{1}}+\frac{A_{10}}{2^{2}}+\cdots \frac{A_{0}}{2^{12}}\right)
$$

where $A_{X}$ assumes a value of 1 for a "HIGH" bit and 0 for a "LOW" bit.

FIGURE 2 EQUIVALENT R-2R RESISTOR NETWORK FOR THE HDAC7542A DAC CIRCUITRY (WITH EXTERNAL OP AMP)

FIGURE 3
HDAC7542A DAC EQUIVALENT CIRCUIT ALL DIGITAL INPUTSLOW (WITH EXTERNAL OP AMP)


FIGURE 4
HDAC7542A DAC EQUIVALENT CIRCUIT ALL DIGITAL INPUTS HIGH (WITH EXTERNAL OP AMP)

Offset gain $=1+R_{\text {feedback }} /$ RDAC
With all code bits LOW:
RDAC >> R feedback; offset gain $=1 ~_{\text {f }}$
With all code bits HIGH:
RDAC $=$ R $_{\text {feedback }}$; offset gain $=2$
Thus, the offset is not amplified by a constant gain over the range of code inputs. This variation in offset gain is seen as a non-linearity in the voltage output over the full scale output. The magnitude of nonlinearity is the difference in the gains at code extremes times the offset voltage. In this DAC, the non-linearity is equal to the offset itself. Thus, the total offset voltage of the op-amp plus leakage induced offset of the DAC and op-amp must be kept to less than 1 LSB to prevent degradation to the DAC linearity performance.

The dynamic output impedance of OUT1 and OUT2 is composed of the DAC switch capacitances to ground. OUT2 has the capacitance of the OFF switches while OUT1 has switch capacitance for ON switches.

The capacitance on OUT1 creates a feedback pole in the voltage output operation mode (Figures 3 and 4). Instability of the output amplifier can occur due to the presence of this pole. This pole's instability effect is typically compensated by the use of a feedback capacitor - C1 (Figures 5 and 6). Although all R-2R DAC's have the need for this type of compensation,
the HDAC7542A maintains faster settling times when used in the voltage output mode. This is due to the lower output capacitance of the HDAC7542A.

The choice of compensation capacitor is bounded by three limits:

- C1 along with $\mathrm{R}_{\text {feedback }}$ determines the settling time of the output voltage from the op-amp; therefore C1 should be as small as possible for minimum settling time.
- The pole defined by C1 and $\mathrm{R}_{\text {feedback }}$ should be smaller than secondary poles in the op-amp - as a rule of thumb, about one half of the op-amp's gainbandwidth.
- Settling time is proportional to $\sqrt{C_{\text {OUT1 }}+\mathrm{C} 1}$.

For an OP-17 used as an output op-amp with a 30 MHz gain-bandwidth, the choice of C1 would be:

$$
\begin{aligned}
& \left(2 \cdot \pi \cdot \mathrm{C}_{1} \cdot \mathrm{R}_{\text {feedback }}\right)^{-1}=15 \mathrm{MHz} \\
& \text { or } \mathrm{C} 1 \approx 15 \mathrm{pt} \quad\left(\mathrm{R}_{\text {feedback }} \approx 12.5 \mathrm{~K} \Omega\right)
\end{aligned}
$$

Fast settling time with small amounts of ringing are obtained when the small values of C1 (given by the criteria above) are as close as possible to the DAC output capacitance. The HDAC7542A 's low output capacitance comes much closer to fulfilling this goal than most other 7542 compatible DAC's. Thus, faster, more well controlled settling is obtained with the HDAC7542A.

| HDAC7542A CONTROL INPUTS |  |  |  |  | HDAC7542A OPERATION | NOTE (1) : <br> $\overline{\mathrm{CLR}}=0$ ASYNCHRONOUSLY RESETS DAC REGISTER TO 000000000000 BUT HAS NO EFFECT ON INPUT REGISTERS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A1 | AO | $\overline{\text { CS }}$ |  | $\overline{C L R}$ |  |  |
| X | X | X | X | 0 | RESETS DAC REGISTER TO 000000000000 (1) |  |
| X | X | 1 | X | 1 | NO OPERATION, DEVICE NOT SELECTED |  |
| 0 | 0 | 0 |  | 1 | LOAD L-BYTE DATA REGISTER WITH DATA AT DO-D3 |  |
| 0 | 1 | 0 |  | 1 | LOAD M-BYTE DATA REGISTER WITH DAA AT DO-D3 |  |
| 1 | 0 | 0 |  | 1 | LOAD H-BYTE DATA REGISTER WITH DĀ AT DO-D3 | $0=$ LOGIC LOW $1=$ LOGIC HIGH |
|  |  |  |  |  |  | $\begin{aligned} \mathrm{X} & =\text { DONT CARE } \\ & =\text { POSITIVE EDGE TRIGGERED }\end{aligned}$ |
| 1 | 1 | 0 | U | 1 | LOAD DAC REGISTER WITHL, M, H-BYE REG. DATA | Un LEVEL TRIGGERED |

## TABLE I INPUT LOGIC TRUTH TABLE

## INTERFACE LOGIC

Data is loaded into the HDAC7542A in three 4-bit bytes through data pins D0, D1, D2 and D3. Address pins A0 and A1 select the loading of internal byte register H (high byte), M (middle Byte) or L (low byte). Address pin A0 and A1 also allow the selection of the internal 12-bit DAC register, which is loaded by the H , $M$ and $L$ register simutaneously. Data in the internal DAC register determines the DAC analog output value. Table I, above, provides the complete input logic truth table.

Write timing, as shown in the Write Cycle Timing Diagram of Page 4, is similar to data loading of a RAM device. Note that pin WR is used to both load the input byte registers and the internal DAC register. The CLR pin, when momentarily brought to logic 0 , resets the internal DAC register to 000000000000. This feature is useful for system initialization since the DAC output is set to a known condition.

## UNIPOLAR BINARY OPERATION 2 QUADRANT MULTIPLICATION

Figure 5 illustrates the use of the HDAC7542A in a unipolar (or 2 quadrant multiplication) mode. Data input pins have been omitted for clarity. The VREF is applied as a voltage from pin 15 to ground or an input current can be applied to pin 15. Positive or negative voltages/currents can be applied. The input is multiplied by $(-1)$ times the DAC code scaling.

R1 can be used to provide full scale output trimming capability. The adjustment is made by selecting code 111111111111 and changing R1 for $(4095 / 4096)$ of the VREF voltage out. If the source of VREF is adjustable, VREF could be directly adjusted for full scale calibration (refer to table III).

The output capacitance of OUT1 must be compensated as described in Equivalent Circuit Analysis by the use of C1 in the feedback path. This compensates for the feedback pole caused by OUT1's capacitance.

*REFER TO TABLE II.
FIGURE 5 UNIPOLAR BINARY OPERATION

The op-amp used with the HDAC7542A should be selected for low offset voltage and low bias currents to reduce offset and linearity errors as described in Equivalent Circuit Analysis. The op-amp's bias currents appear as errors in the same fashion as the DAC's leakage currents. The op-amp offset voltage should be less than approximately $10 \%$ of an LSB (of the output full scale voltage). This is due to the fact that the offset effect is code dependant and contributes to the nonlinearity in proportion to its size with respect to full scale output voltage.

The use of the HDAC7542A in a bipolar (or 4 quadrant multiplication) mode is illustrated in Figure 6. The VREF is applied from pin 15 to ground voltage or an input current can be applied to pin 15. Positive or negative voltages/currents can be applied. The output is either +1 or -1 times the code scaling of the DAC. The polarity is selected by the MSB of the DAC input code.

Amplifier A1's output is subtracted from $1 / 2$ the value of VREF to produce a maximum output which is half of VREF in either polarity (see Table IV for the exact scaling). The MSB of the DAC selects the polarity of the output.

Full scale calibration of the output can be made by adjusting R5 or the VREF source itself. Calibration of the zero output at code 100000000000 is made by adjusting R1. It is key that R3, R4 and R5 track one another for the stability of the summation made at A2. Failure of these resistors to track will result in both gain and offset drift over temperature even though calibration is done at room temperature.

As with unipolar operation, C 1 is needed to compensate for OUT1 capacitance. A1 must be selected for low offset voltage and bias current to minimize nonlinearity and offset errors.


- hefer to table li.

FIGURE 6 BIPOLAR OPERATION


TABLE II
RECOMMENDED TRIM RESISTANCE

| BINARY NUMBER IN <br> DAC |  | LSB |
| :---: | :---: | :---: | ANALOG OUTPUT, V OUT

TABLE III UNIPOLAR BINARY CODE FOR CIRCUIT OF FIGURE 6

| binary number in |  |  | analog output, $\mathrm{V}_{\text {out }}$ |
| :---: | :---: | :---: | :---: |
| MSB |  | LSB |  |
| 1111 | 1111 | 1111 | ${ }^{+V_{\text {IN }}}\left(\frac{2047}{2048}\right)$ |
| 1000 | 0000 | 0001 | ${ }^{+} \mathrm{V}_{\text {IN }}\left(\frac{1}{2048}\right)$ |
| 1000 | 0000 | 0000 | ov |
| 0111 | 1111 | 1111 | $\cdot_{\operatorname{lN}}\left(\frac{1}{2048}\right)$ |
| 0000 | 0000 | 0000 | ${ }^{-V_{1 N}}\left(\frac{2048}{2048}\right)$ |

TABLE IV
BIPOLAR CODE
FOR CIRCUIT OF FIGURE 7


| PIN | PINNAME |
| :--- | :--- |
|  |  |
| 1 | OUT1 |
| 2 | OUT2 |
| 3 | AGND |
| 4 | D3 |
| 5 | D2 |
| 6 | D1 |
| 7 | DO |
| 8 | $\overline{\text { CS }}$ |
| 9 | WR |
| 10 | AO |
| 11 | A1 |
| 12 | DGND |
| 13 | $\overline{\text { CLR }}$ |
| 14 | VDD |
| 15 | VREF |
| 16 | Rfeedback |

FUNCTION
ANALOG CURRENTOUTPUT 1 ANALOG CURRENTOUTPUT 2 ANALOG GROUND DATA BUS INPUT 3 (MSB) DATA BUS INPUT 2 DATA BUS INPUT 1 DATA BUS INPUT O (LSB) CHIP SELECT INPUT DATA WRITE INPUT ADDRESS BUS INPUTO ADDRESS BUS INPUT 1 DIGITAL GROUND CLEARINPUT FORDAC REG. POSITIVE POWER SUPPLY REFERENCE VOLTAGE INPUT INTERNALFEEDBACK RESISTOR
(TOP VIEW)

NOTES:

# SIGNAL <br> PROCESSING TECHNOLOGIES 

## CMOS 12-BIT SERIAL INPUT BUFFERED MULTIPLYING DAC

## FEATURES:

- Improved Direct Replacement for AD7543
- Maximum Gain Error < 1/2 LSB ('AG' Grade)
$-0.5 \mu$ secs. Settling Time
-12-Bit Linearity Over Temperature
- Serial Data load With Flexible Strobe Conditions
- 4 Quadrant Multiplication
- Low Gain Drift (<3ppm/ ${ }^{\circ} \mathrm{C}$ )


## GENERAL DESCRIPTION

The HDAC7543A is a monolithic, bw cost, multiplying 12bit digital to analog converter (DAC) designed for serial digital input. It is compatible with the industry standard 7543 but with significant performance improvements in speed and gain accuracy.

The HDAC7543A is fabricated in a 3 micron, polysilicon gate CMOS process. Accuracy is assured by the use of Laser-trimmed thin film resistors. Use of an epi process base provides latch-up immunity. Linearity and gain accuracy are well controlled over temperature.

## APPLICATIONS:

- Industrial and Process Controllers
- Proportional Controllers Requiring Serial Isolation or Remote Location

The data bits for selecting the DAC output are written into the HDAC7543A via a serial data port prior to latching them into the output register. The input bits are double buffered on-chip. The serial bus control pins provide a great deal of flexibility in providing the serial input strobe conditions for the data transfer. A clear pin (CLR) allows for resetting the output to all zero's under power up or system reset conditions.

The HDAC7543A's direct serial data interconnect makes it an excellent choice for industrial or process controllers which require electrical isolation or remote location. The serial bus minimizes the number of control lines which would require isolation devices or line drivers in these types of applications.


ABSOLUTE MAXIMUM RATINGS (Beyond which damage may occur) $\mathbf{1}^{\mathbf{2} 5^{\mathbf{0}} \mathrm{C}}$

Temperature
Operating Temperature, ambient............. 55 to $+125^{\circ} \mathrm{C}$
junction...................... $+150^{\circ} \mathrm{C}$
Lead Temperature, (soldering 10 seconds)....... $+300^{\circ} \mathrm{C}$ Storage Temperature. $\qquad$ -65 to $+150^{\circ} \mathrm{C}$ Power Dissipation (Any Package) to $+75^{\circ} \mathrm{C}$...... 450 mW (derates above $75^{\circ} \mathrm{C}$ by $6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ )

Notes:

1. Operation at any Absolute Maximum Rating is not implied. See Electrical Specifications for proper nominal applied conditions in typical applications.
2. CAUTION - ESD SENSITIVE DEVICE: The logic and analog ports of this device have special circuits to protect it against ESD damage. Although this protection should prevent permanent damage to the inputs, care should be taken in handling.

## ELECTRICAL SPECIFICATIONS

Test Conditions: Unless Otherwise Noted, VDD $=5 \mathrm{~V}, \mathrm{VREF}=+10 \mathrm{~V}, \mathrm{OUT} 1=\mathrm{OUT} 2=0 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}$, $T_{A}=0$ to $70^{\circ} \mathrm{C}$ for Commercial Grade Units,
$T_{A}=-25$ to $85^{\circ} \mathrm{C}$ for Industrial Grade Units,
$T_{A}=-55$ to $125^{\circ} \mathrm{C}$ for Military Grade Units (Please Refer to Ordering Information for Grade Descriptions)

| DC ELECTRICAL |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETERS |

ACCURACY

| Resolution |  | 1 | - 12 - |  | - 12 - |  | - | 12 | - | bits |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Relative Accuracy |  | 1 | $-1 / 2 \pm 1 / 4+1 / 2$ |  | -1/2 | +1/2 | -1 |  | +1 | LSB |
| Differential Nonlinearity |  | 1 | $-1 / 2 \pm 1 / 4+1 / 2$ |  | -1/2 | +1/2 | -1 |  | +1 | LSB |
| Gain Error, Using $\mathrm{R}_{\text {feedback }}$ | $25^{\circ} \mathrm{C}$ | 1 | -1/2 | +1/2 | -2 | +2 | -3 |  | +3 | LSB |
| Gain Error, Using $\mathrm{R}_{\text {feedback }}$ |  | 1 | $-1.5+1.5$ |  | $-3 \quad+3$ |  | -4 |  | +4 | LSB |
| Gain Temperature Coefficient |  | 11 | 0.3 3 |  | 0.3 |  | 0.3 |  | 3 | ppm/ ${ }^{\circ} \mathrm{C}$ |

Test Conditions: Unless Otherwise Noted, VDD $=5 \mathrm{~V}, \mathrm{VREF}=+10 \mathrm{~V}, \mathrm{OUT} 1=\mathrm{OUT} 2=0 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}$,

$$
T_{A}=0 \text { to } 70^{\circ} \mathrm{C} \text { for Commercial Grade Units, }
$$

$\mathrm{T}_{\mathrm{A}}=-25$ to $85^{\circ} \mathrm{C}$ for Industrial Grade Units,
$T_{A}=-55$ to $25^{\circ} \mathrm{C}$ for Military Grade Units
(Please Refer to Ordering Information for Grade Descriptions)

| DC ELECTRICAL PARAMETERS (CONTINUED) | TEST CONDITIONS | TEST LEVEL | HDAC7543AA/G MIN TYP MAX | HDAC7543AA MIN TYP MAX | $\begin{aligned} & \text { HDAC7543AB } \\ & \text { MIN TYP MAX } \end{aligned}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## OUTPUT LEAKAGE

| Pins OUT1 and OUT2 |  | $25^{\circ} \mathrm{C}$ | 1 | -1 | +1 | -1 | +1 | -1 | +1 | nA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pins OUT1 and OUT2 | Military Grades |  | 1 | -50 | +50 | -50 | +50 | -50 | +50 | nA |
|  | Other Grades |  | 1 | -10 | +10 | -10 | +10 | -10 | +10 | nA |

INPUT RESISTANCE

| Input VREF | Pin 19 to GND <br> $25^{\circ} \mathrm{C}$ | I | 7 | 12.5 | 18 | 7 | 12.5 | 18 | 7 | 12.5 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 18 | $\mathrm{~K} \Omega$ |  |  |  |  |  |  |  |  |  |
| Input VREF Temp. Coefficient |  | $\\|$ | -180 | -180 | -180 | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |  |  |  |  |

LOGIC INPUTS (STB1, STB2, STB3, STB4, $\overline{\mathrm{LD} 1, ~ \overline{L D 2}, ~ \overline{C L R}, ~ S R I) ~}$

| $\mathrm{V}_{\mathrm{IH}}$ (High input voltage) |  | 1 | 2.0 | 2.0 | 2.0 | Volts |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL }}$ (Low input voitage) |  | 1 | 0.8 | 0.8 | 0.8 | Volts |
| $\mathbb{I N S}^{(1)}$ (Input current) |  | 1 | 1 | 1 | 1 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {IN }}$ (Input capacitance) | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | II | 5 | 5 | 5 | pF |

## POWER SUPPLY

| IDD | All Logic Inputs <br> at VIL or VIH | 1 | 2.5 | 2.5 | 2.5 | mA |
| :--- | :---: | :---: | ---: | ---: | ---: | ---: |

Test Conditions: Unless Otherwise Noted, VDD $=5 \mathrm{~V}, \mathrm{VREF}=+10 \mathrm{~V}, \mathrm{OUT} 1=\mathrm{OUT} 2=0 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}$, $T_{A}=0$ to $70^{\circ} \mathrm{C}$ for Commercial Grade Units, $T_{A}=-25$ to $85^{\circ} \mathrm{C}$ for Industrial Grade Units,
$T_{A}=-55$ to125 ${ }^{\circ} \mathrm{C}$ for Military Grade Units
(Please Refer to Ordering Information for Grade Descriptions)

| AC ELECTRICAL | TEST | TEST | HDAC7543AAG | HDAC7543AA | HDAC7543AB |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETERS | CONDITIONS | LEVEL. | MIN TYP MAX | MIN TYP MAX | MIN TYP MAX | UNITS |

## SWITCHING CHARACTERISTICS

| Serial Input ${ }^{\mathbf{t}}$ DS1 <br> to Stobe ${ }^{\mathbf{t}}$ DS2 <br> Setup Time ${ }^{\text {t }}$ DS3 <br>  ${ }^{\mathbf{t}}$ DS4 | STB1 strobed STB2 strobed $\overline{\text { STB3 }}$ strobed STB4 strobed | 1 1 1 1 | $\begin{aligned} & 50 \\ & 20 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 50 \\ & 20 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 50 \\ & 20 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & \text { nsec } \\ & \text { nsec } \\ & \text { nsec } \\ & \text { nsec } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Serial Input <br> to Stobe <br> Hold Time ${ }^{t_{\mathrm{DH}}}$ <br>  $\mathrm{t}_{\mathrm{DH} 2}$ <br>  $\mathrm{t}_{\mathrm{DH} 3}$ <br>  $\mathrm{t}_{\mathrm{DH} 4}$ | STB1 strobed STB2 strobed $\overline{\text { STB3 }}$ strobed STB4 strobed | I | $\begin{aligned} & 30 \\ & 60 \\ & 80 \\ & 80 \end{aligned}$ | $\begin{aligned} & 30 \\ & 60 \\ & 80 \\ & 80 \end{aligned}$ | $\begin{aligned} & 30 \\ & 60 \\ & 80 \\ & 80 \end{aligned}$ | nsec nsec nsec nsec |
| ${ }^{\text {t }}$ SRI (SRI Data Pulse Width) |  | 1 | 80 | 80 | 80 | nsec |
| ${ }^{\text {t STB1 }}$ (STB1 Pulse Width) |  | 1 | 40 | 40 | 40 | nsec |
| ${ }^{\text {t }}$ STB2 (STB2 Pulse Width) |  | 1 | 40 | 40 | 40 | nsec |
| ${ }^{\text {t }}$ STB3 (STB3 Pulse Width) |  | 1 | 40 | 40 | 40 | nsec |
| ${ }^{\text {t }}$ STB4 (STB4 Pulse Width) |  | 1 | 40 | 40 | 40 | nsec |
| t LD1, LD2 (Load Pulse Width) |  | 1 | 120 | 120 | 120 | nsec |
| ${ }^{t}$ ASB (Min. Time Between Strobing LSB Into Register A and Loading Register B) |  | 11 | 0 | 0 | 0 | nsec |
| ${ }^{\text {t }}$ CLR ( ${ }^{\text {CLR }}$ Pulse Width) |  | I | 100 | 100 | 100 | nsec |

LOGIC TIMING DIAGRAM SRI

STB1, STB2 OR STB4


STB3
$\overline{\text { LD1 AND }} \overline{\text { LD2 }}$

Test Conditions: Unless Otherwise Noted, VDD $=5 \mathrm{~V}, \mathrm{VREF}=+10 \mathrm{~V}, \mathrm{OUT} 1=\mathrm{OUT} 2=0 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}$, $T_{A}=0$ to $70^{\circ} \mathrm{C}$ for Commercial Grade Units,
$T_{A}=-25$ to $85^{\circ} \mathrm{C}$ for Industrial Grade Units,
$T_{A}=-55$ to125 ${ }^{\circ}$ C for Military Grade Units
(Please Refer to Ordering Information for Grade Descriptions)

| AC ELECTRICAL <br> PARAMETERS <br> (CONTINUED) | TEST <br> CONDITIONS | TEST <br> LEVEL | HDAC7543AAG <br> MIN TYP MAX | HDAC7543AA <br> MIN TYP MAX | HDAC7543AB | MIN TYP MAX |
| :--- | :---: | :---: | ---: | ---: | ---: | ---: | :--- | UNITS

NOTES: 3. VREF $= \pm 10 \mathrm{~V} @ 10 \mathrm{KHz}$ Sinewave.
4. Measured to 0.5 LSB from falling edge of LD1 and LD2. Load on pin OUT1 $=100 \Omega+13 \mathrm{pF}$.

## ELECTRICAL CHARACTERISTICS TESTING

All electrical characteristics are subject to the following conditions:
Parameters having Min./Max. specifications are guaranteed. The Test Level column indicates the specific device testing actually performed during production and Quality Assurance inspection. Any blank sections in the data columns indicates that the specification is not tested at the specified condition.

Unless otherwise noted, all tests are pulsed tests, therefore $T_{J}=T_{C}=T_{A}$.

## TEST LEVEL

I
II

## IEST PROCEDURE

Production tested.
Guaranteed by design and sampled characterization data.

## RELATIVE ACCURACY

Relative accuracy or endpoint nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for zero and full scale and is expressed in \% of full scale range or (sub)multiples of 1 LSB.

## DIFFERENTIAL NONLINEARITY

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of 1 LSB (max) over the operating temperature range ensures monotonicity.

## GAIN ERROR

Gain error or full-scale error is a measure of the output error between an ideal DAC and the actual device output. For the HDAC7543A ideal full-scale output is $-(4095) /(4096) \cdot($ VREF $)$. Gain error is adjustable to zero using external trims as shown in Figures 5 and 6 and Table II.

## OUTPUT LEAKAGE CURRENT

Current which appears at OUT1 with the DAC loaded to all O's or at OUT2 with the DAC loaded to all 1's.

## MULTIPLYING FEEDTHROUGH ERROR

AC error due to capacitive feedthrough from the VREF terminal to OUT1 with the DAC loaded to all O's.

## OUTPUT CURRENT SETTLING TIME

Time required for the output of the DAC to settle to within $1 / 2$ LSB for a given digital input stimulus, i.e., 0 to Full Scale.

## GENERAL CIRCUIT DESCRIPTION

As shown in the Block Diagram of the cover sheet, the HDAC7543A consists of a 12 -bit multiplying DAC and and data input logic. The data input logic consists of a serial input data register (Register A) and a parallel DAC register (Register B). Register A loads Register $B$ with a 12 -bit parallel data work. The content of Register B controls the DAC's output. Data entry is further described in the interface Logic section.

Figure 1 shows a simplified version of the 12-bit multiplying DAC circuitry. Note that the HDAC7543A


FIGURE 1 SIMPLIFIED HDAC7543A DAC CIRCUITRY
(WITH EXTERNAL OP AMP)
uses a modified R-2R ladder technique that provides for superior linearity over similar devices which use the basic R-2R ladder.

A basic R-2R ladder portion is used within the HDAC7543A for the nine least-significant bits (bits 0 8). This ladder portion successively divides the (remaining) VREF input to produce a binary weighted nine-stage current division. In other words, in moving from left to right, each 2 R resistor leg has half the current flow of the previous leg. Double-pole switches within each leg are controlled by the respective input data bit. The switch routes the bitweighted current of the leg to either pin OUT1 (output) or to pin OUT2 (analog ground). OUT1 is a virtual ground by means of the external active circuitry. Hence, with every switch in either position, the R-2R ladder resistive integrity is maintained. Input resistance of pin VREF is kept constant.

Modification of the basic R-2R ladder structure occurs in the 3 most-significant bits. Here, the switches of seven equally weighted current dividers are controlled by bits 9-11 via a logic decoder. Although more complex, this method provides increased accuracy. Application of the HDAC7543A is identical to similar devices that use an unmodified R-2R ladder network.

The DAC output current is converted to a voltage by the feedback resistance composed of the optional external resistor of Figure 1 in series with internal resistor $R_{\text {feedback. }}$ The operational amplifier provides a buffered VOUT, and in combination with the feedback resistance, maintains OUT1 at virtual ground. The transfer function of Figure 2 shows the relationship of VOUT for an equivalent R-2R resistor network, shown in the same figure. A more detailed understanding of the circuit operation and performance aspects are found in the following Equivalent Circuit Analysis section.

## EQUIVALENT CIRCUIT ANALYSIS

The equivalent output circuit of the HDAC7543A is the key to understanding offset, linearity and settling time. Figures 3 and 4 illustrate these effects.

In Figure 3, the equivalent unipolar operation is illustrated with an external op-amp and all switches LOW to route all current to pin OUT2 which is externally connected to analog ground. The current from OUT2 is composed of (4095/4096)-th's of the input current at pin VREF plus parasitic leakage currents of the switches. These leakage currents are due to both junction and surface leakage on the MOS switches. $1 / 4096$-th of the input current passes to the ground through the ladder terminal 2R resistor. OUT1 DC current is due only to switch leakage.

Figure 4 shows the same equivalent circuit when all switches are HIGH thereby routing all current to OUT1. The conditions are symmetrical in this case to Figure 3.

The main effect of switch leakages in either case is an offset voltage from the DAC when used in voltage output mode as shown in Figures 3 and 4.

The output resistance seen at the input terminals of the op-amp varies with the code chosen. Between Figures 3 and 4, resistance at each op-amp input can change from 10K Ohms to an open for extremes in code. This causes the gain of the offsets (due to either leakage currents of the DAC or op-amp offset) to be code dependent. For example, the gain of offsets of the op-amp under these extreme cases is given below: (next page)


The transfer function for the equivalent network shown is:
$V_{\text {OUT }}=-\operatorname{VREF} \cdot\left(\frac{A_{11}}{2^{1}}+\frac{A_{10}}{2^{2}}+\cdots \frac{A_{0}}{2^{12}}\right)$
where $A_{X}$ assumes a value of 1
for a "HIGH" bit and 0 for a
"LOW" bit.

FIGURE 2 EQUIVALENT R-2R RESISTOR NETWORK FOR THE HDAC7543A DAC CIRCUITRY (WITH EXTERNAL OP AMP)

FIGURE 3
HDAC7543A DAC EQUIVALENT CIRCUIT ALL DIGITAL INPUTS LOW (WITH EXTERNAL OP AMP)


FIGURE 4 HDAC7543A DAC EQUIVALENT CIRCUIT ALL DIGITAL INPUTS HIGH (WITH EXTERNAL OP AMP)

Offset gain $=1+R_{\text {feedback }} /$ RDAC
With all code bits LOW:
RDAC $\gg$ Reedback; $_{\text {feff }}$ gain $=1$
With all code bits HIGH:
RDAC $=$ R $_{\text {feedback; }}$ offset gain $=2$
Thus, the offset is not amplified by a constant gain over the range of code inputs. This variation in offset gain is seen as a non-linearity in the voltage output over the full scale output. The magnitude of nonlinearity is the difference in the gains at code extremes times the offset voltage. In this DAC, the non-linearity is equal to the offset itself. Thus, the total offset voltage of the op-amp plus leakage induced offset of the DAC and op-amp must be kept to less than 1 LSB to prevent degradation to the DAC linearity performance.

The dynamic output impedance of OUT1 and OUT2 is composed of the DAC switch capacitances to ground. OUT2 has the capacitance of the OFF switches while OUT1 has switch capacitance for ON switches.

The capacitance on OUT1 creates a feedback pole in the voltage output operation mode (Figures 3 and 4). Instability of the output amplifier can occur due to the presence of this pole. This pole's instability effect is typically compensated by the use of a feedback capacitor - C1 (Figures 5 and 6). Although all R-2R DAC's have the need for this type of compensation,
the HDAC7543A maintains faster settling times when used in the voltage output mode. This is due to the lower output capacitance of the HDAC7543A.

The choice of compensation capacitor is bounded by three limits:

- C1 along with R feedback determines the settling time of the output voltage from the op-amp; therefore C 1 should be as small as possible for minimum settling time.
- The pole defined by C1 and $\mathrm{R}_{\text {feedback }}$ should be smaller than secondary poles in the op-amp - as a rule of thumb, about one half of the op-amp's gainbandwidth.
- Settling time is proportional to $\sqrt{\mathrm{COUT}_{\mathrm{OU}}+\mathrm{C} 1}$.

For an OP-17 used as an output op-amp with a 30 MHz gain-bandwidth, the choice of C1 would be:

$$
\begin{aligned}
& \left(2 \cdot \pi \cdot \mathrm{C} 1 \cdot \mathrm{R}_{\text {feedback }}\right)^{-1}=15 \mathrm{MHz}, \\
& \text { or } \mathrm{C} 1 \approx 15 \mathrm{pf} \quad\left(R_{\text {feedback }} \approx 12.5 \mathrm{~K} \Omega\right)
\end{aligned}
$$

Fast settling time with small amounts of ringing are obtained when the small values of C1 (given by the criteria above) are as close as possible to the DAC output capacitance. The HDAC7543A 's low output capacitance comes much closer to fulfilling this goal than most other 7543 compatible DAC's. Thus, faster, more well controlled settling is obtained with the HDAC7543A.

| REGISTERA CONTROL INPUTS |  |  |  | REGISTERB CONTROL INPUTS |  |  | HDAC7543A OPERATION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STB4 | $\overline{\text { STB3 }}$ | STB2 | STB1 | $\overline{C L T}$ | $\overline{\text { LD2 }}$ | $\overline{\text { LD1 }}$ |  |
| 0 0 0 $N$ | 1 1 2 1 | 0 -1 0 0 | 1 0 0 0 | $\begin{aligned} & x \\ & X \\ & X \\ & X \\ & X \end{aligned}$ | X $\mathbf{X}$ X X | X $\mathbf{X}$ $\mathbf{X}$ X | DATA APPEARING AT SRI IS STROBED INTO REGISTER A (MSB FIRST) |
| 1 X X X | X 0 $\times$ $X$ $X$ | $\begin{aligned} & x \\ & x \\ & 1 \\ & x \end{aligned}$ | $\begin{aligned} & x \\ & x \\ & x \\ & 1 \end{aligned}$ |  |  |  | NO OPERATION OF REGISTERA |
| $0 \times \mathrm{X}$ SET REG. B TO 000000000000 (1) |  |  |  |  |  |  |  |
|  |  |  |  | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & \times \end{aligned}$ | $\begin{gathered} x \\ 1 \end{gathered}$ | NO OPERATION OF REGISTER B |
|  |  |  |  | 1 | 0 | 0 | LOAD REG. B WITH CONTENTS OF REG.A |

## TABLE I INPUT LOGIC TRUTH TABLE

NOTE (1) :
CLR $=0$ ASYNCHRONOUSLY RESETS REGISTER B TO 000000000000 BUT HAS NO EFFECT ON REGISTER A

## INTERFACE LOGIC

Data is loaded into the HDAC7543A serially through pin SRI. The serial data is clocked into Register A with either pin STB1, STB2 or STB4 at the rising clock edge or with pin STB3 at the falling clock edge. When Register A has been loaded with the 12 data bits, the data is transferred to Register B by bringing both pin LD1 and LD2 momentarily low. Refer to the Logic Timing Diagram of page 4 for loading sequence. Table l above provides the logic truth table.

When pin $\overline{C L R}$ is momentarily brought to logic 0 , Register B is reset to 000000000000 . This feature is useful for system initialization since the DAC output is set to a known condition.

## UNIPOLAR BINARY OPERATION - <br> 2 QUADRANT MULTIPLICATION

Figure 5 illustrates the use of the HDAC7543A in a unipolar (or 2 quadrant multiplication) mode. Data input pins have been omitted for clarity. The VREF is applied as a voltage from pin 15 to ground or an input current can be applied to pin 15. Positive or negative voltages/currents can be applied. The input is multiplied by $(-1)$ times the DAC code scaling.

R1 can be used to provide full scale output trimming capability. The adjustment is made by selecting code 111111111111 and changing R1 for (4095/4096) of the VREF voltage out. If the source of VREF is adjustable, VREF could be directly adjusted for full scale calibration (refer to table III).

The output capacitance of OUT1 must be compensated as described in Equivalent Circuit Analysis by the use of C 1 in the feedback path. This compensates for the feedback pole caused by OUT1's capacitance.

*REFER TO TABLE i.
FIGURE 5 UNIPOLAR BINARY OPERATION

The op-amp used with the HDAC7543A should be selected for low offset voltage and low bias currents to reduce offset and linearity errors as described in Equivalent Circuit Analysis. The op-amp's bias currents appear as errors in the same fashion as the DAC's leakage currents. The op-amp offset voltage should be less than approximately $10 \%$ of an LSB (of the output full scale voltage). This is due to the fact that the offset effect is code dependant and contributes to the nonlinearity in proportion to its size with respect to full scale output voltage.

## BIPOLAR OPERATION 4 QUADRANT MULTIPLICATION

The use of the HDAC7543A in a bipolar (or 4 quadrant multiplication) mode is illustrated in Figure 6. The VREF is applied from pin 15 to ground voltage or an input current can be applied to pin 15. Positive or negative voltages/currents can be applied. The output is either +1 or -1 times the code scaling of the DAC. The polarity is selected by the MSB of the DAC input code.

Amplifier A1's output is subtracted from $1 / 2$ the value of VREF to produce a maximum output which is half of VREF in either polarity (see Table IV for the exact scaling). The MSB of the DAC selects the polarity of the output.

Full scale calibration of the output can be made by adjusting R5 or the VREF source itself. Calibration of the zero output at code 100000000000 is made by adjusting R1. It is key that R3, R4 and R5 track one another for the stability of the summation made at A2. Failure of these resistors to track will result in both gain and offset drift over temperature even though calibration is done at room temperature.

As with unipolar operation, C 1 is needed to compensate for OUT1 capacitance. A1 must be selected for low offset voltage and bias current to minimize nonlinearity and offset errors.


- REFER TO TABLE II.

FIGURE 6 BIPOLAR OPERATION

| TRIM <br> RESISTOR |  |  |
| :---: | :---: | :---: |
|  | "A" grades | "B" grades |
| R1 | $20 \Omega$ | $100 \Omega$ |
| R2 | $6.8 \Omega$ | $33 \Omega$ |

TABLE II
RECOMMENDED TRIM RESISTANCE

| BINARY NUMBER IN |  | ANALOG OUTPUT, $V_{\text {OUT }}$ |  |
| :---: | :---: | :---: | :--- |
| MSB |  | LSB |  |
| 1111 | 1111 | 1111 | $-V_{\text {IN }}\left(\frac{4095}{4096}\right)$ |
| 1000 | 0000 | 0000 | $-V_{\text {IN }}\left(\frac{2048}{4096}\right)=-1 / 2 V_{\text {IN }}$ |
| 0000 | 0000 | 0001 | $-V_{\text {IN }}\left(\frac{1}{4096}\right)$ |
| 0000 | 0000 | 0000 | 0 Volts |

TABLE III
UNIPOLAR BINARY CODE
FOR CIRCUIT OF FIGURE 6

| BINARY NUMBER IN |  |  |  |
| :---: | :---: | :---: | :--- |
| MSB |  | LSB |  |
| 1111 | 1111 | 1111 | $+V_{\text {IN }}\left(\frac{2047}{2048}\right)$ |
| 1000 | 0000 | 0001 | $+V_{\text {IN }}\left(\frac{1}{2048}\right)$ |
| 1000 | 0000 | 0000 | OV |
| 0111 | 1111 | 1111 | $-V_{\text {IN }} \cdot\left(\frac{1}{2048}\right)$ |
| 0000 | 0000 | 0000 | $-V_{\text {IN }}\left(\frac{2048}{2048}\right)$ |
|  |  |  |  |

TABLE IV BIPOLAR CODE FOR CIRCUIT OF FIGURE 7


HDAC7543A PIN ASSIGNMENT (TOP VIEW)

ANALOG CURRENT OUTPUT 1 ANALOG CURRENTOUTPUT 2 ANALOG GROUND STROBE INPUT 1 FOR REG. A LOAD INPUT 1 FORREG. B NOCONNECTION SERIAL DATA INPUT STROBE INPUT 2 FOR REG. A LOAD INPUT 2 FOR REG. B STROBE INPUT 3 FOR REG. A STROBE INPUT 4 FOR REG. A DIGITAL GROUND CLEARINPUT FOR REG. B POSITIVEPOWER SUPPLY REFERENCE VOLTAGE INPUT INTERNAL FEEDBACK RESISTOR

[^9]NOTES:

## SIGNAL <br> PROCESSING <br> TECHNOLOGIES

CMOS 12-BIT BUFFERED MULTIPLYING DAC

## FEATURES:

- Improved Version of the AD7545
- Maximum Gain Error < 2 LSB
- Low Output Capacitance ( < 75 pf.)
- 500 ns Settling Time
-12-Bit Linearity Over Temperature
- 8 or 16-Bit Bus Compatible


## APPLICATIONS:

- $\mu \mathrm{P}$ Controlled Gain Circuits
- $\mu \mathrm{P}$ Controlled Function Generation
- Bus Structured Instruments
- $\mu$ P Based Control Systems


## GENERAL DESCRIPTION

The HDAC7545A is a monolithic, low cost, multiplying 12 -bit digital to analog converter (DAC) designed for direct microprocessor interface. It is compatible with the industry standard 7545 but has significant performance improvements in speed and gain accuracy. The HDAC7545A is fabricated in a 3 micron, polysilicon gate BEMOS process and operates from a single +5 volt (maximum) supply. Excellent linearity and gain accuracy are acheived through the use of laser-trimmed thin film resistors. Latch-up immunity is insured by the use of an epi process base; this eliminates the need for external Schottky clamping diodes for latch-up protection.

The HDAC7545A incorporates a parallel loading architecture for the DAC conversion bits. When pins $\overline{\mathrm{CS}}$ and $\overline{W R}$ are low, the twelve input data registers read the bus data. This single load and convert operation allows one-cycle updating by 16 -bit microprocessors.

With direct parallel bus data loading, the HDAC7545A is ideally suited for microprocessor-based instruments and industrial or process controllers.

## BLOCK DIAGRAM



Supply Voltages
$V_{D D}$ to DGND.
AGND to DGND
Input Voltages
Digital Inputs to DGND
-0.3 to VDD
VRfeedback or VREF to DGND
$\pm 25 \mathrm{~V}$

## Outputs

VOUT1 to GND
-0.3 V to VDD

## Temperature

Operating Temperature, ambient............. -55 to $+125^{\circ} \mathrm{C}$
junction. $+150^{\circ} \mathrm{C}$
Lead Temperature, (soldering 10 seconds)....... $+300^{\circ} \mathrm{C}$ Storage Temperature. .-65 to $+150^{\circ} \mathrm{C}$ Power Dissipation (Any Package) to $+75^{\circ} \mathrm{C}$...... 450 mW (derates above $75^{\circ} \mathrm{C}$ by $6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ )

## Notes:

1. Operation at any Absolute Maximum Rating is not implied. See Electrical Specifications for proper nominal applied conditions in typical applications.
2. CAUTION-ESD SENSITIVE DEVICE: The logic and analog ports of this device have special circuits to protect it against ESD damage. Although this protection should prevent permanent damage to the inputs, care should be taken in handling.

## ELECTRICAL SPECIFICATIONS

Test Conditions: Unless Otherwise Noted, VDD $=5 \mathrm{~V}, \mathrm{VREF}=+10 \mathrm{~V}$, OUT1 $=0 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}$,
$T_{A}=0$ to $70^{\circ} \mathrm{C}$ for Commercial Grade Units,
$T_{A}=-25$ to $85^{\circ} \mathrm{C}$ for Industrial Grade Units,
$T_{A}=-55$ to125 ${ }^{\circ} \mathrm{C}$ for Military Grade Units
(Please Refer to Ordering Information for Grade Descriptions)

| DC ELECTRICAL <br> PARAMETERS | TEST <br> CONDITIONS | TEST <br> LEVEL | HDAC7545AA/G <br> MIN TYP MAX | HDAC7545AA | HDAC7545AB |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |

ACCURACY

| Resolution |  | 1 | - | 12 | - | - | 12 | - | - |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## ELECTRICAL SPECIFICATIONS

Test Conditions: Unless Otherwise Noted, VDD $=5 \mathrm{~V}, \mathrm{VREF}=+10 \mathrm{~V}, \mathrm{OUT} 1=0 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}$,
$T_{A}=0$ to $70^{\circ} \mathrm{C}$ for Commercial Grade Units,
$T_{A}=-25$ to $85^{\circ} \mathrm{C}$ for Industrial Grade Units,
$T_{A}=-55$ to125 ${ }^{\circ} \mathrm{C}$ for Military Grade Units
(Please Refer to Ordering Information for Grade Descriptions)

| DC ELECTRICAL <br> PARAMETERS <br> (CONTINUED) | TEST <br> CONDITIONS | TEST <br> LEVEL | MDAC7545AAG | HDAC7545AA | HDAC7545AB |  |
| :--- | :---: | :--- | :--- | :--- | :--- | :--- |

OUTPUT LEAKAGE (3)

| Pin OUT1 | $25^{\circ} \mathrm{C}$ | 1 | -5 | +5 | -5 | +5 | -5 | +5 | nA |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Pin OUT1 | Military Grades |  | 1 | -100 | +100 | -100 | +100 | -100 | +100 |
|  | Other Grades |  |  |  | $n$ |  |  |  |  |

INPUT RESISTANCE

| Input VREF | Pin 19 to GND <br> $25^{\circ} \mathrm{C}$ | I | 7 | 12.5 | 18 | 7 | 12.5 | 18 | 7 | 12.5 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| 18 | $\mathrm{~K} \Omega$ |  |  |  |  |  |  |  |  |  |
| Input VREF Temp. Coefficient |  | II | -180 | -180 | -180 | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |  |  |  |  |

## LOGIC INPUTS

| $\mathrm{V}_{\mathrm{IH}}$ (High input voltage) |  | 1 | 2.0 | 2.0 | 2.0 | Volts |
| :--- | ---: | ---: | ---: | ---: | ---: | :--- |
| $\mathrm{V}_{\mathrm{IL}}$ (Low input voltage) |  | 1 |  | 0.8 |  | 0.8 |
| $\mathrm{I}_{\mathbb{N}}$ (Input current) |  | 1 | 1 | 0.8 | Volts |  |
| $C_{\mathbb{N}}$ (Input capacitance) of <br> Pins DB0 - DB11, $\overline{\mathrm{WR}}, \overline{\mathrm{CS}}$ | $\mathrm{V}_{\mathbb{I N}}=0 \mathrm{~V}$ | 1 I |  | 5 | 1 | 1 |

POWER SUPPLY

| ${ }^{\text {I D D }}$ | All Logic Inputs at VIL or VIH | 1 | 4 | 4 | 4 | mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDD | Logic Inputs at OV or VDD, $25^{\circ} \mathrm{C}$ | 1 | $10 \quad 100$ | 10100 | $10 \quad 100$ | $\mu \mathrm{A}$ |
| 'DD | Logic Inputs at OV or VDD | 1 | 500 | 500 | 500 | $\mu \mathrm{A}$ |

NOTE 3. Digital inputs $\overline{\mathrm{WR}}$ and $\overline{\mathrm{CS}}$ at 0 volts.

ELECTRICAL SPECIFICATIONS
Test Conditions: Unless Otherwise Noted, VDD $=5 \mathrm{~V}, \mathrm{VREF}=+10 \mathrm{~V}, \mathrm{OUT1}=0 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}$, $T_{A}=0$ to $70^{\circ} \mathrm{C}$ for Commercial Grade Units,
$T_{A}=-25$ to $85^{\circ} \mathrm{C}$ for Industrial Grade Units,
$T_{A}=-55$ to $125^{\circ} \mathrm{C}$ for Military Grade Units
(Please Refer to Ordering Information for Grade Descriptions)

| AC ELECTRICAL PARAMETERS | TEST CONDITIONS | TEST LEVEL | HDAC7545AAG MIN TYP MAX | HDAC7545AA MIN TYP MAX | HDAC7545AB MIN TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Digital to Analog Glitch Impulse | $\begin{gathered} \text { VREF }=\text { AGND } \\ \text { Note } 4 \\ \hline \end{gathered}$ | II | 200400 | 200400 | 200400 | nV-sec |
| Multiplying Feedthrough Error | Note 5 | 11 | . 3 . 5 | . 3 . 5 | . 3 . 5 | mVPP |
| COUT (Output Capacitance) | $\begin{aligned} & \mathrm{DB} 0-11=0 \mathrm{~V} \\ & \overline{\mathrm{WR}}=\overline{\mathrm{CS}}=0 \mathrm{~V} \end{aligned}$ | 11 | 30 | 30 | 30 | pF |
| COUT (Output Capacitance) | $\begin{aligned} & \mathrm{DBO} 0-11=\mathrm{VDD} \\ & \overline{\mathrm{WR}}=\overline{\mathrm{CS}}=0 \mathrm{~V} \end{aligned}$ | II | 75 | 75 | 75 | pF |
| Output Current Settling Time | Note 4, 6 | II | 0.51 | 0.51 | 0.51 | $\mu \mathrm{sec}$. |
| Propagation Delay | Note 7 | 11 | $50 \quad 100$ | $50 \quad 100$ | $50 \quad 100$ | nsec. |
| ${ }^{\text {t }} \mathrm{CS}$ (Chip select set-up time) |  | 1 | 60 | 60 | 60 | nsec. |
| ${ }^{\text {t }} \mathrm{CH}$ (Chip select hold time) |  | 1 | 0 | 0 | 0 | nsec. |
| ${ }_{\text {t WR }}(\overline{\text { (WR }}$ pulse width) | $\mathrm{t}_{\mathrm{CS}} \geq$ t WR | 1 | 100 | 100 | 100 | nsec. |
| ${ }^{\text {TD }}$ ( ${ }^{\text {(Data set-up time) }}$ |  | 1 | 50 | 50 | 50 | nsec. |
| ${ }^{\text {t }}$ ( ${ }^{\text {(Data hold time) }}$ |  | 1 | 9 | 9 | 9 | nsec. |

NOTES:4. Load on Pin OUT $1=100 \Omega+13 \mathrm{pF}$.
5. $\mathrm{VREF}= \pm 10 \mathrm{~V} @ 10 \mathrm{KHz}$ Sinewave.
6. Measured from falling edge of WR.
7. Measured from falling edge of $\overline{W R}$ to $90 \%$ of final output value.

## ELECTRICAL CHARACTERISTICS TESTING

All electrical characteristics are subject to the following conditions:
Parameters having Min./Max. specifications are guaranteed. The Test Level column indicates the specific device testing actually performed during production and Quality Assurance inspection. Any blank sections in the data columns indicates that the specification is not tested at the specified condition.

Unless otherwise noted, all tests are pulsed tests, therefore $T_{J}=T_{C}=T_{A}$.

## TEST LEVEL

1
II

TEST PROCEDURE

Production tested.
Parameter is guaranteed by design and sampled characterization data.

## WRITE CYCLE TIMING DIAGRAM



MODE SELECTION
WRITE MODE:
CS and WR low, DAC responds to data inputs DBO-DB11.
HOLD MODE:
Either CS or WR high, data inputs DBO-DB11 are locked out; DAC holds last data present when WR or CS assumes high state.

## RELATIVE ACCURACY

Relative accuracy or endpoint nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for zero and full scale and is expressed in \% of full scale range or (sub)multiples of 1 LSB.

## DIFFERENTIAL NONLINEARITY

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of 1 LSB (max) over the operating temperature range ensures monotonicity.

## GAIN ERROR

Gain error or full-scale error is a measure of the output error between an ideal DAC and the actual device output. For the HDAC7545A ideal full-scale output is $-(4095) /(4096) \cdot($ VREF $)$. Gain error is adjustable to zero using external trims as shown in Figures 6 and 7 and Table I.

## OUTPUT LEAKAGE CURRENT

Current which appears at OUT1 with the DAC loaded to allo's.

## MULTIPLYING FEEDTHROUGH ERROR

AC error due to capacitive feedthrough from the VREF terminal to OUT1 with the DAC loaded to all O's.

## OUTPUT CURRENT SETTLING TIME

Time required for the output of the DAC to settle to within $1 / 2$ LSB for a given digital input stimulus, i.e., 0 to Full Scale.

## PROPAGATION DELAY

This is a measure of the internal delay of the circuit and is measured from the time a digital input changes to the point at which the analog output at OUT1 reaches $90 \%$ of its final value.

## dIGITAL TO ANALOG GLITCH IMPULSE

This is a measure of the amount of charge injected from the digital inputs to the analog outputs when the inputs change state. It is usually specified as the area of the glitch in nV -secs and is measured with VREF= GND.

## GENERAL CIRCUIT DESCRIPTION

As shown in the Block Diagram of the cover sheet, the HDAC7545A consists of a 12-bit multiplyng DAC and a 12-bit data latch. Data at pins DB0-DB11 is latched when both pins $\overline{C S}$ and $\overline{W R}$ are low. Current latched data establishes the digital-to-analog conversion code, therefore, conversion is actually controlled by pins $\overline{\mathrm{CS}}$ and WR. This is further described in the Interface Logic section.

Figure 1 shows a simplified version of the 12 -bit multiplyng DAC circuitry. Note that the HDAC7545A

uses a modified R-2R ladder technique that provides for superior linearity over similar devices which use the basic R-2R ladder.

A basic R-2R ladder portion is used within the HDAC7545A for the nine least-significant bits (bits 0 8). This ladder portion successively divides the (remaining) VREF input to produce a binary weighted nine-stage current division. In other words, in moving from left to right, each $2 R$ resistor leg has half the current flow of the previous leg. Double-pole switches within each leg are controlled by the respective input data bit. The switch routes the bitweighted current of the leg to either analog ground or to the ouput (pin OUT1). OUT1 is a virtual ground by means of the external active circuitry. Hence, with every switch in either position, the R-2R ladder resistive integrity is maintained. Input resistance of pin VREF is kept constant.

Modification of the basic R-2R ladder structure occurs in the 3 most-significant bits. Here, the switches of seven equally weighted current dividers are controlled by bits 9-11 via a logic decoder. Although more complex, this method provides increased accuracy. Application of the HDAC7545A is identical to similar devices that use an unmodified R-2R ladder network.

The DAC output current is converted to a voltage by the feedback resistance composed of the external resistor of Figure 1 in series with internal resistor Rfeedback. The operational amplifier provides a buffered VOUT, and in combination with the feedback resistance, maintains OUT1 at virtual ground. The transfer function of Figure 2 shows the relationship of VOUT for an equivalent R-2R resistor network, shown in the same figure. A more detailed understanding of the circuit operation and performance aspects are found in the following Equivalent Circuit Analysis section.

## EQUIVALENT CIRCUIT ANALYSIS

The equivalent output circuit of the HDAC7545A is the key to understanding offset, linearity and settling time. Figures 3 and 4 illustrate these effects.

In Figure 3, the equivalent unipolar operation is illustrated with an external op-amp and all switches LOW to route all current to pin OUT2. OUT2 is internally connected to AGND in packaged versions of the HDAC7545A. The current from OUT2 is composed of (4095/4096)-th's of the input current at pin VREF plus parasitic leakage currents of the switches. These leakage currents are due to both junction and surface leakage on the MOS switches. 1/4096-th of the input current passes to the ground through the ladder terminal 2R resistor. OUT1 DC current is due only to switch leakage.

Figure 4 shows the same equivalent circuit when all switches are HIGH thereby routing all current to OUT1. The conditions are symmetrical in this case to Figure 3.

The main effect of switch leakages in either case is an offset voltage from the DAC when used in voltage output mode as shown in Figures 3 and 4.

The output resistance seen at the input terminals of the op-amp varies with the code chosen. Between Figures 3 and 4, resistance at each op-amp input can change from 10 K Ohms to an open for extremes in code. This causes the gain of the offsets (due to either leakage currents of the DAC or op-amp offset) to be code dependent. For example, the gain of offsets of the op-amp under these extreme cases is given below: (next page)


The transferfunction for the equivalent network shown is:

$$
V_{\text {OUT }}=-\operatorname{VREF} \cdot\left(\frac{A_{11}}{2^{1}}+\frac{A_{10}}{2^{2}}+\cdots \frac{A_{0}}{2^{12}}\right)
$$

where $A_{X}$ assumes a value of 1
for a "HIGH" bit and 0 for a "LOW" bit.

FIGURE 2 EQUIVALENT R-2R RESISTOR NETWORK FOR THE HDAC7545A DAC CIRCUITRY (WITH EXTERNAL OP AMP)

FIGURE 3
HDAC7545A DAC EQUIVALENT CIRCUIT ALL DIGITAL INPUTS LOW (WITH EXTERNAL OP AMP)


FIGURE 4
HDAC7545A DAC EQUIVALENT CIRCUIT
ALL DIGITAL INPUTS HIGH (WITH EXTERNAL OP AMP)

Offset gain $=1+\mathrm{R}_{\text {feedback }} /$ RDAC
With all code bits LOW:
RDAC >> Reedback ; offset gain $=1$
With all code bits HIGH:
RDAC $=\mathrm{R}_{\text {feedback; }}$ offset gain $=2$
Thus, the offset is not amplified by a constant gain over the range of code inputs. This variation in offset gain is seen as a non-linearity in the voltage output over the full scale output. The magnitude of nonlinearity is the difference in the gains at code extremes times the offset voltage. In this DAC, the non-linearity is equal to the offset itself. Thus, the total offset voltage of the op-amp plus leakage induced offset of the DAC and op-amp must be kept to less than 1 LSB to prevent degradation to the DAC linearity performance.

The dynamic output impedance of OUT1 and OUT2 is composed of the DAC switch capacitances to ground. OUT2 has the capacitance of the OFF switches while OUT1 has switch capacitance for ON switches.

The capacitance on OUT1 creates a feedback pole in the voltage output operation mode (Figures 3 and 4). Instability of the output amplifier can occur due to the presence of this pole. This pole's instability effect is typically compensated by the use of a feedback capacitor - C1 (Figures 6 and 7). Although all R-2R DAC's have the need for this type of compensation,
the HDAC7545A maintains faster settling times when used in the voltage output mode. This is due to the lower output capacitance of the HDAC7545A.

The choice of compensation capacitor is bounded by three limits:

- C1 along with $R_{\text {feedback }}$ determines the settling time of the output voltage from the op-amp; therefore C1 should be as small as possible for minimum setting time.
- The pole defined by C1 and $\mathrm{R}_{\text {feedback }}$ should be smaller than secondary poles in the op-amp - as a rule of thumb, about one half of the op-amp's gainbandwidth.
- Settling time is proportional to $\sqrt{C_{\text {OUT1 }}+C 1}$.

For an OP-27 used as an output op-amp with an 8 MHz gain-bandwidth, the choice of C 1 would be:

$$
\begin{aligned}
& \left(2 \cdot \pi \cdot \mathrm{C} 1 \cdot \mathrm{R}_{\text {feedback }}\right)^{-1}=4 \mathrm{MHz}, \\
& \text { or } \mathrm{C} 1 \approx 4 \mathrm{pt}
\end{aligned} \quad\left(\mathrm{R}_{\text {feedback }} \approx 12.5 \mathrm{~K} \Omega\right)
$$

Fast settling time with small amounts of ringing are obtained when the small values of C1 (given by the criteria above) are as close as possible to the DAC output capacitance. The HDAC7545A 's low output capacitance comes much closer to fulfilling this goal than most other 7545 compatible DAC's. Thus, faster, more well controlled settling is obtained with the HDAC7545A.


MULTIPLEXED BUS ARCHITECTURE


SEPARATE ADDRESS/DATA BUS ARCHITECTURE

## INTERFACE LOGIC

The HDAC7545A is designed to allow control of the output via a parallel microprocessor bus $1 / 0$. This section describes operation of the interface controls to accomplish this.

A typical parallel bus I/O configuration is shown in figure 5 . The microprocessor provides the DAC code as well as all control signals to load the code and update the analog output. During loading the HDAC7545A accepts the DAC input code in a 12 bit word.

When the $\overline{C S}$ pin is at logic " 0 ", the input register of the HDAC7545A is enabled. The WR input actually stobes the input data from the parallel bus into the HDAC7545A data register. This occurs on the falling edge of this WR pulse. The Write Timing Diagram of page 4 defines the minimum set-up and hold times required by the control lines to successfully transfer data in this fashion.

## UNIPOLAR BINARY OPERATION 2 QUADRANT MULTIPLICATION

Figure 6 illustrates the use of the HDAC7545A in a unipolar (or 2 quadrant multiplication) mode. The VREF is applied from pin 19 to ground voltage or an input current can be applied to pin 19. Positive or negative voltages/currents can be applied. The input is multiplied by $(-1)$ times the DAC code scaling.

R1 can be used to provide full scale output trimming capability. The adjustment is made by selecting code 111111111111 and changing R1 for (4095/4096) of
the VREF voltage out. If the source of VREF is adjustable, VREF could be directly adjusted for full scale calibration (refer to table II).

The output capacitance of OUT1 must be compensated as described in Equivalent Circuit Analysis by the use of C 1 in the feedback path. This cancels the feedback pole caused by OUT1's capacitance.


FIGURE 6 UNIPOLAR BINARY OPERATION

The op-amp used with the HDAC7545A should be selected for low offset voltage and low bias currents to reduce offset and linearity errors as described in Equivalent Circuit Analysis. The op-amp's bias currents appear as errors in the same fashion as the DAC's leakage currents. The op-amp offset voltage should be less than approximately $10 \%$ of an LSB (of the output full scale voltage). This is due to the fact that the offset effect is code dependant and contributes to the nonlinearity in proportion to its size with respect to full scale output voltage.

## BIPOLAR OPERATION -

## 4 QUADRANT MULTIPLICATION

The use of the HDAC7545A in a bipolar (or 4 quadrant multiplication) mode is illustrated in Figure 7. The VREF is applied from pin 19 to ground voltage or an input current can be applied to pin 19. Positive or negative voltages/currents can be applied. The output is either +1 or -1 times the code scaling of the DAC. The polarity is selected by the MSB of the DAC input code.

Amplifier A1's output is subtracted from $1 / 2$ the value of VREF to produce a maximum output which is half of VREF in either polarity (see Table 3 for the exact scaling). The MSB of the DAC selects the polarity of the output.

Full scale calibration of the output can be made by adjusting R5 or the VREF source itself. Calibration of the zero output at code 100000000000 is made by adjusting R1. It is key that R3, R4 and R5 track one another for the stability of the summation made at A2. Failure of these resistors to track will result in both gain and offset drift over temperature even though calibration is done at room temperature.

As with unipolar operation, C1 is needed to compensate for OUT1 capacitance. A1 must be selected for low offset voltage and bias current to minimize nonlinearity and offset errors.


| BINARY NUMBER IN |  | ANALOG OUTPUT, $\mathbf{V}_{\text {OUT }}$ |  |
| :---: | :---: | :---: | :--- |
| MSB |  | LSB |  |
| 1111 | 1111 | 1111 | $-\mathbf{V}_{\text {IN }}\left(\frac{4095}{4096}\right)$ |
| 1000 | 0000 | 0000 | $-V_{\text {IN }}\left(\frac{2048}{4096}\right)=-1 / 2 V_{\text {IN }}$ |
| 0000 | 0000 | 0001 | $-V_{\text {IN }}\left(\frac{1}{4096}\right)$ |
| 0000 | 0000 | 0000 | 0 Volts |

TABLE II UNIPOLAR BINARY CODE FOR CIRCUIT OF FIGURE 6

| BINARY NUMBER IN |  | ANALOG OUTPUT, $V_{\text {OUT }}$ |  |
| :---: | :---: | :---: | :--- |
| MSB |  |  |  |
| 1111 | 1111 | 1111 | $+V_{\text {IN }}\left(\frac{2047}{2048}\right)$ |
| 1000 | 0000 | 0001 | $+V_{\text {IN }}\left(\frac{1}{2048}\right)$ |
| 1000 | 0000 | 0000 | OV |
| 0111 | 1111 | 1111 | $-V_{\text {IN }}\left(\frac{1}{2048}\right)$ |
| 0000 | 0000 | 0000 | $-V_{\text {IN }}\left(\frac{2048}{2048}\right)$ |

TABLE III BIPOLAR CODE FOR CIRCUIT OF FIGURE 7


HDAC7545A PIN ASSIGNMENT
HDAC7545A PIN FUNCTIONS


HDAC7545A DIE PLOT BONDING PAD LOCATION

Die Size $130 \times 106$ mils
**For Ordering Information See Section 1.

NOTES:

## SIGNAL <br> PROCESSING TECHNOLOGIES

## 8-BIT, HIGH SPEED DIA CONVERTERS

## FEATURES

- 275 MWPS Conversion Rate - A Version
- 165 MWPS Conversion Rate - B Version
- Compatible with TDC1018 with Improved Performance
- RS-343-A Compatible
- Complete Video Controls: Sync, Blank, Bright and Reference White (Force High)
- 10KH, 100K ECL Compatible
- Single Power Supply
- Registered Data And Video Controls
- Differential Current Outputs


## APPLICATIONS

- High Resolution Color or Monochrome Raster Graphics Displays
- Medical Electronics: CAT, PET, MR Imaging Displays
- CAD/CAE Workstations
- Solids Modeling
- General Purpose High-Speed DIA Conversion
- Digital Synthesizers
- Automated Test Equipment
- Digital Transmitters/Modulators


## GENERAL DESCRIPTION

The HDAC10180 is a monolithic 8 -bit digital-to-analog converter capable of accepting video data at a 165 or 275 MWPS rate. Complete with video controls (Sync Blank, Reference White, [Force High] Bright), the HDAC10180 directly drives doubly-terminated 50 or 75 Ohm loads to standard composite video levels. Standard set-up level is 7.5 IRE. The HDAC10180 is
pin-compatible with the TDC1018, with improved performance, and two can be used with the HDAC10181. The HDAC10180 contains data and control input registers, video control logic, reference buffer, and current switches in 24 Lead CERDIP, or ceramic sidebrazed DIP.

BLOCK DIAGRAM


## ABSOLUTE MAXIMUM RATINGS (Beyond which the useful life will be impaired) ${ }^{\mathbf{1}}$

Supply Voltages
$\mathrm{V}_{\text {EED }}$ (measured to $\mathrm{V}_{\mathrm{CCD}}$ ) . . . . . . . . . . -7.0 to 0.5 V
$\mathrm{V}_{\text {EEA }}$ (measured to $\mathrm{V}_{\mathrm{CCA}}$ ) . . . . . . . . . . . . -7.0 to 0.5 V
$\mathrm{V}_{\mathrm{CCA}}$ (measured to $\mathrm{V}_{\mathrm{CCD}}$ ) ........... -0.5 to 0.5 V

## Input Voltages

CONV, Data, and Controls VEED to 0.5 V
(measured to $\mathrm{V}_{\mathrm{CCD}}$ )

$$
\begin{aligned}
& \text { REF + (measured to } \left.V_{C C A}\right) \ldots . . . . V_{E E A} \text { to } 0.5 \mathrm{~V} \\
& R E F-\left(\text { measured to } V_{C C A}\right) \ldots \ldots . . V_{E E A} \text { to } 0.5 \mathrm{~V}
\end{aligned}
$$

## Temperature

Operating, Ambient . . . . . . . . . . . . . -60 to $+140^{\circ} \mathrm{C}$ Junction . . . . . . . . . . . . . . . . . . . $+175^{\circ} \mathrm{C}$
Lead, Soldering ( 10 seconds) . . . . . . . . . . . . $+300^{\circ} \mathrm{C}$
Storage . . . . . . . . . . . . . . . . . . . . . . . -60 to $+150^{\circ} \mathrm{C}$

## Notes:

1. Operation at any Absolute Maximum Ratings is not implied. See Electrical Specifications for proper nominal applied conditions in typical applications.

## ELECTRICAL SPECIFICATIONS

| PARAMETER | TEST <br> CONDITIONS | TEST <br> LEVEL | MIN TYP MAX | UNITS |
| :--- | :--- | :--- | :--- | :--- | :--- |

DC ELECTRICAL CHARACTERISTICS $v_{C C A}=0.0 \mathrm{~V}, \mathrm{v}_{\text {EEA }}=\mathrm{v}_{\text {EED }}=-5.2 \mathrm{~V} \pm 0.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{C}}=0 \mathrm{PFF} ., 1_{\mathrm{SET}}=1.105 \mathrm{~mA}$

| $\overline{E_{L I}}$ | Integral Linearity Error | $1.0 \mathrm{~mA}<1_{\text {SET }}<1.3 \mathrm{~mA}$ | 1 | $\begin{aligned} & -0.37 \\ & -0.95 \end{aligned}$ | $\begin{aligned} & +0.37 \\ & +0.95 \end{aligned}$ | \% Full Scale LSB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{E L D}$ | Differential Linearity Error | $1.0 \mathrm{~mA}<\mathrm{I}_{\text {SET }}<1.3 \mathrm{~mA}$ | 1 | $\begin{aligned} & -0.2 \\ & -1 / 2 \end{aligned}$ | $\begin{aligned} & +0.2 \\ & +1 / 2 \end{aligned}$ | $\begin{aligned} & \text { \% Full Scale } \\ & \text { LSB } \end{aligned}$ |
| $\mathrm{E}_{\mathrm{G}}$ | Gain Error |  | 1 | -5 | +5 | \% Full Scale |
| $\mathrm{TC}_{G}$ | Gain Error Tempco |  | V | -150 |  | PPM $/{ }^{\circ} \mathrm{C}$ |
| $\mathrm{C}_{\text {REF }}$ | Input Capacitance, REF + , REF - |  | V | 5 |  | pF |
| $\mathrm{V}_{\text {OCP }}$ | Compliance Voltage, + Output |  | 1 | -1.2 | 1.5 | V |
| $V_{\text {OCN }}$ | Compliance Voltage, - Output |  | 1 | -1.2 | 1.5 | V |
| $\mathrm{R}_{\text {OUT }}$ | Equivalent Output Resistance |  | 1 | 20 |  | K Ohm |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance |  | V | 12 |  | pF |
| Iop | Maximum Current, + Output |  | IV | 45 |  | mA |
| ION | Maximum Current, - Output |  | IV | 45 |  | mA |
| ${ }^{\text {O O }}$ | Output Offset Current |  | 1 |  | $1 / 2$ | LSB |
| $\mathrm{V}_{\mathrm{IH}}$ | Input Voltage, Logic HIGH |  | 1 | -1.0 |  | V |
| $V_{\text {IL }}$ | Input Voltage, Logic LOW |  | 1 |  | -1.5 | V |
| VICM | Convert Voltage, Common Mode Range |  | 1 | -0.5 | -2.5 | V |
| VIDF | Convert Voltage, Differential |  | IV | 0.4 | 1.2 | V |
| IIL | Input Current, Logic LOW, Data and Controls |  | I |  | 120 | $\mu \mathrm{A}$ |

## ELECTRICAL SPECIFICATIONS

| PARAMETER | TEST <br> CONDITIONS | TEST <br> LEVEL | MIN TYP MAX | UNITS |
| :--- | :--- | :--- | :--- | :--- | :--- |

DC ELECTRICAL CHARACTERISTICS $v_{C C A}=0.0 \mathrm{~V}, \mathrm{v}_{\text {EEA }}=v_{\text {EED }}=-5.2 \mathrm{~V} \pm 0.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{C}}=0 \mathrm{OFF.}, \mathrm{I}_{\text {SET }}=1.105 \mathrm{~mA}$

| IIL | Input Current, Logic LOW, Data and Controls |  | 1 |  | 120 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{1 / \mathrm{H}}$ | Input Current, Logic HIGH, Data and Controls |  | 1 | 10 | 120 | $\mu \mathrm{A}$ |
| IC | Input Current, Convert |  | 1 | 2 | 60 | $\mu \mathrm{A}$ |
| $\mathrm{Cl}_{1}$ | Input Capacitance, Data and Controls |  | V | 3 |  | pF |
| PSR | Power Supply Sensitivity (HDAC10180) |  | 1 | -120 | +120 | $\mu \mathrm{AV}$ |
| ${ }^{\text {EEE }}$ | Supply Current |  | 1 | 175 | 200 | mA |

DYNAMIC CHARACTERISTICS $R_{L}=37.5$ Ohms, $C_{L}=5 p F, T A=25^{\circ} \mathrm{C}, \mathrm{I}_{\text {SET }}=1.105 \mathrm{~mA}$

| $\mathrm{F}_{S}$ | Maximum Conversion Rate | B Grade A Grade | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 165 \\ & 275 \end{aligned}$ | MWPS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{t_{R 1}}$ | Rise Time | 10\% to 90\% G.S. | 1 | 1.6 | ns |
| ${ }^{\text {t }}$ RI | Rise Time | 10\% to 90\% G.S. $\mathrm{R}_{\mathrm{L}}=25 \mathrm{Ohms}$ | IV | 1.0 | ns |
| ${ }^{\text {t }}$ S | Current Settling Time, Clocked Mode | To 0.2\% | IV | 7 | ns |
| ${ }^{\text {t }}$ I | Current Settling Time, Clocked Mode | To 0.8\% | IV | 5.5 | ns |
| ${ }^{\text {t }}$ S | Current Settling Time, Clocked Mode | $\begin{aligned} & \text { To } 0.2 \% \\ & R_{L}=25 \Omega \end{aligned}$ | IV | 4.5 | ns |
| ${ }^{\text {t }}$ DSC | Clock to Output Delay, Clocked Mode |  | 1 | 4 | ns |
| ${ }^{\text {t }}$ DST | Data to Output Delay, Transparent Mode |  | 1 | 6 | ns |
| ${ }^{\text {P PWL }}$ | Convert Pulse Width, LOW | B Grade A Grade | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 1.8 \end{aligned}$ | ns |
|  | Glitch Energy | Area $=1 / 2 \mathrm{VT}$ | V | 10 | pV -s |
| ${ }^{\text {tPWH }}$ | Convert Pulse Width, HIGH | B Grade <br> A Grade | $1$ | $\begin{aligned} & 3.0 \\ & 1.8 \end{aligned}$ | ns |
| $\mathrm{BW}_{\text {REF }}$ | Reference Bandwidth, $-3 \mathrm{~dB}$ |  | V | 1 | MHz |


| PARAMETER | TEST <br> CONDITIONS | TEST <br> LEVEL | MIN TYP MAX | UNITS |
| :--- | :--- | :--- | :--- | :--- | :--- |

DYNAMIC CHARACTERISTICS $\mathrm{R}_{\mathrm{L}}=37.5$ Ohms, $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{TA}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{SET}}=1.105 \mathrm{~mA}$

| $\mathrm{t}_{\mathrm{S}}$ | Set-up Time, Data and <br> Controls |  | 1 | 1.3 | 1.8 | 2 |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{H}}$ | Hold Time, Data and <br> Controls |  | 1 | 0.5 | 0 |  |
| SR | Slew Rate | $20 \%$ to $80 \%$ G.S. | 1 | 400 | ns |  |
| $\mathrm{FT}_{\mathrm{C}}$ | Clock Feedthrough |  | 1 |  |  | $\mathrm{~V} / \mu \mathrm{S}$ |

## ELECTRICAL CHARACTERISTICS TESTING

All electrical characteristics are subject to the following conditions:

All parameters having Min./Max. specifications are guaranteed. The Test Level column indicates the specific device testing actually performed during production and Quality Assurance inspection. Any blank sections in the data columns indicates that the specification is not tested at the specified conditions.

Unless otherwise noted, all tests are pulsed tests, therefore $T_{j}=T_{c}=T_{a}$.

## TEST LEVEL TEST PROCEDURE

$1 \quad 100 \%$ production tested at the specified temperature.

II $\quad 100 \%$ production tested at $T_{a}=25^{\circ} \mathrm{C}$, and sample tested at specified temperature.

III QA sample tested per QA test plan TA100.
IV Parameter is guaranteed (but not tested) by design and characterization data.

V Parameter is a typical value for information purposes only.

The MSB currents are then summed with the LSBs, which provide a one-sixteenth of full scale contribution, to provide the 256 distinct analog output levels.

The video control inputs drive weighted current sinks which are added to the output current to produce composite video output levels. These controls, Sync, Blank, Reference White (Force High), and Bright are needed in video applications.

Another feature that similar video D/A converters do not have is the Feedthrough Control. This pin allows registered or unregistered operation between the video control inputs and data. In the registered mode, the composite functions are latched to the pixel data to prevent screen-edge distortions generally found on unregistered 'VIDEO DACs".


## TYPICAL INTERFACE CIRCUIT

## GENERAL

A typical interface circuit using the HDAC10180 in a color raster application is shown in Figure 2. The HDAC10180 requires few external components and is extremely easy to use. The very high operating speeds of the HDAC10180 requires good circuit layout, decoupling of supplies, and proper design of transmission lines. The following are several considerations that should be noted to achieve best performance.

## INPUT CONSIDERATIONS

Video input data and controls may be directly connected to the HDAC10180. Note that all ECL inputs are terminated as close to the device as possible to reduce ringing, crosstalk and reflections. A convenient and commonly used microstrip impedance is about 130 Ohms, which is easily terminated using a 330 Ohm resistor to $\mathrm{V}_{\mathrm{EE}}$ and a 220 Ohm resistor to Ground. This arrangement gives a Thevenin equivalent termination of 130 Ohms to -2 Volts without the need for a 2 Volt supply. Standard SIP (Single Inline Package) 220/330 resistor networks are available for this purpose.

It is recommended that the stripline or microstrip techniques be used for all ECL interface. Printed circuit wiring of known impedance over a solid ground plane is recommended. The ground plane should be constructed such that analog and digital ground currents are isolated as much as possible. The HDAC10180 provides separate digital and analog ground connections to simplify ground layout.

## OUTPUT CONSIDERATIONS

The analog outputs are designed to directly drive a dual 50 or 75 Ohm load transmission system as shown. The source impedances of the HDAC10180 outputs are high impedance current sinks. The load impedance (RL) must be 25 or 37.5 Ohms to attain standard RS-343-A video levels. Any deviation from this impedance will affect the resulting video output levels proportionally. As with the data interface, it is important that the analog transmission lines have matched impedance throughout, including connectors and transitions between printed wiring and coaxial cable. The combination of matched source termination resistor Rs and load terminator Rıminimizes reflections of both forward and reverse traveling waves in the analog transmission system. The return path for analog output current is Vcca which is connected to the source termination resistor Rs.

## FIGURE 1 TIMING DIAGRAM



FIGURE 2 TYPICAL INTERFACE CIRCUIT


## POWER CONSIDERATIONS

The HDAC10180 operates from a single standard -5.2 Volt supply. Proper bypassing of the supplies will augment the HDAC10180 inherent supply noise rejection characteristics. As shown in Figure 2, a large tantalum capacitor in parallel with smaller ceramic capacitors is recommended for best performance. The small-valued capacitors should be connected as close to the device package as possible, whereas the tantalum capacitor may be placed up to a few inches away.

The HDAC10180 operates with separate analog (Veea) and digital (VEED) power supplies to establish high noise immunity. Both supplies can eventually be connected to the same power source, but they should be individually decoupled as mentioned previously. The digital supply has a separate ground return which is Vcco. The analog supply return is Vcca. All power and ground pins must be connected in any application. If a +5 V power source is required, the ground pins $\mathrm{V}_{\mathrm{CcD}}$ and Voca become the positive supply pins while $V_{\text {eed }}$ and Vees become the ground returns. The relative polarities of the other voltages on inputs and outputs must be maintained.

## REFERENCE CONSIDERATIONS

The HDAC10180 has two reference inputs: REF - and REF + . Both pins are connected to the inverting and noninverting inputs of an internal amplifier that serves as a reference buffer amplifier.

The output of the buffer amplifier is the reference for the current sinks. The amplifier feedback loop is connected around one of the current sinks to achieve better accuracy (see Figure 5).

Since the analog output currents are proportional to the digital input data and the reference current (Iser), the full-scale output may be adjusted by varying the reference current. Iset is controlled through the REF + input on the HDAC10180. A method and equations to set Iset is shown in Figure 2. The HDAC10180 uses an external negative voltage reference. The external reference must be stable to achieve a satisfactory output and the REF - pin should be driven through a resistor to minimize offsets caused by bias current. The value for Iser can be varied with the 500 Ohm trimmer to change the full scale output. A double 50 Ohm load ( 25 Ohm ) can be driven if liset is increased $50 \%$ more than Iser for doubly terminated 75 Ohm video applications.

The HDAC10180 provides an external compensation input (COMP) for the reference buffer amplifier. In order to use this pin correctly, a capacitor (Cc) should be connected between COMP and Vees as shown in Figure 2. Keep the lead lengths as short as possible. If the reference is to be kept as a constant, the Cc should be large $(.01 \mu \mathrm{~F})$. The value of Cc determines the bandwidth of the amplifier. If modulation of the reference is required, smaller values of Cc can be used to get up to a 1 MHz bandwidth.

## DATA INPUTS AND VIDEO CONTROLS

The HDAC10180 has standard single-ended data inputs. The inputs are registered to produce the lowest differential data propagation delay (skew) to minimize glitching. There are also four video control inputs to generate composite video outputs. These are Sync, Blank, Bright and Reference White or Force High. Also provided is the Feedthrough control as mentioned earlier. The controls and data inputs are all 10 KH and 100K ECL compatible. In addition, all have internal pulldown resistors to leave them at a logic low so the pins are inactive when not used. This is useful if the devices are applied as standard DACs without the need for video controls or if less than 8 -bits are used.

The HDAC10180 is usually configured in the synchronous mode. In this mode, the controls and data are synchronized to prevent pixel dropout. This reduces screen-edge distortions and provides the lowest output noise while maintaining the highest conversion rate. By leaving the Feedthrough (FT) control open (low), each rising edge of the convert (CONV) clock latches decoded data and control values into a D-type internal register. The registered data is then converted into the appropriate analog output by the switched current sinks. When FT is tied high, the control inputs and data are not registered. The analog output asynchronously tracks the input data and video controls. Feedthrough itself is asynchronous and usually used as a DC control.

The controls and data have to be present at the input pins for a set-up time of ts before, and a hold time of th after the rising edge of the clock (CONV) in order to be synchronously registered. The set-up and hold times are not important in the asynchronous mode. The minimum pulse widths high (tpwh) and low (tpwt) as well as settling time become the limiting factors (see Figure 1).

The video controls produce the output levels needed for horizontal blanking, frame synchronization, etc., to be compatible with video system standards as described in RS-343-A. Table 1 shows the video control effects on the analog output. Internal logic governs Blank, Sync and Force High so that they override the data inputs as needed in video applications. Sync overrides both the data and other controls to produce full negative video output (Figure 4).

Reference white video level output is provided by Force High, which drives the internal digital data to full scale output or 100 IRE units. Bright gives an additional $10 \%$ of full scale value to the output level. This function can be used in graphic displays for highlighting menus, cursors or warning messages. Again, if the devices are used in non-video applications, the video controls can be left open.

## CONVERT CLOCK

For best performance, the clock should be ECL driven, differentially, by utilizing CONV and CONV (Figure 3). By driving the clock this way, clock noise and power supply/output intermodulation will be minimized. The rising edge of the clock synchronizes the data and control inputs to the HDAC10180. Since the actual switching threshold of CONV is determined by CONV, the clock can be driven single-ended by connecting a bias voltage to CONV. The switching threshold of CONV is set by this bias voltage.

## ANALOG OUTPUTS

The HDAC10180 has two analog outputs that are high impedance, complementary current sinks. The outputs vary in proportion to the input data, controls and reference current values so that the full scale output can be changed by setting lief as mentioned earlier.

In video applications, the outputs can drive a doubly terminated 50 or 75 Ohm load to standard video levels. In the standard configuration of Figure 7, the output voltage is the product of the output current and load impedance and is between 0 and -1.07 V . The OUT output (Figure 4) will provide a video output waveform with the SYNC pulse bottom at the -1.07 V level. The OUT + is inverted with SYNC up.

Table 1 Video Control Operation (Output values for Set-up = 10 IRE and 75 Ohm standard load)

| Sync | Blank | Ref White | Bright | Data Input | Out - (mA) | Out - (V) | Out - (IRE) | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | X | X | X | X | 28.57 | -1.071 | -40 | Sync Level |
| 0 | 1 | X | X | X | 20.83 | -0.781 | 0 | Blank Level |
| 0 | 0 | 1 | 1 | $x$ | 0.00 | 0.000 | 110 | Enhanced High Level |
| 0 | 0 | 1 | 0 | $x$ | 1.95 | -0.073 | 100 | Normal High Level |
| 0 | 0 | 0 | 0 | 000... | 19.40 | -0.728 | 7.5 | Normal Low Level |
| 0 | 0 | 0 | 0 | 111... | 1.95 | -0.073 | 100 | Normal High Level |
| 0 | 0 | 0 | 1 | 000... | 17.44 | -0.654 | 17.5 | Enhanced Low Level |
| 0 | 0 | 0 | 1 | 111... | 0.00 | 0.000 | 110 | Enhanced High Level |

Table 2 The HDAC10180 family and speed designations.

| Part Number | Update | Comments |
| :--- | :--- | :--- |
| HDAC10180A | 275 MWPS | Suitable for $1200 \times 1500$ to $1500 \times 1800$ <br> displays at 60 to 90 Hz update rate. |
| HDAC10180B | 165 MWPS | Suitable for $1024 \times 1280$ to $1200 \times 1500$ <br> displays at 60 to 90 Hz update rate. |

Figure 3: CONVert, $\overline{C O N V}$ ert SWITCHING LEVELS


FIGURE 4 VIDEO OUTPUT WAVEFORM FOR STANDARD LOAD


FIGURE 5 EQUIVALENT INPUT CIRCUITS—DATA, CLOCK, CONTROLS AND REFERENCE


FIGURE6 DAC OUTPUT CIRCUIT

REF -

REF +


FIGURE 7A STANDARD LOAD


FIGURE 7B TEST LOAD


## TYPICAL RGB GRAPHICS SYSTEM

In an RGB graphics system, the color displayed is determined by the combined intensities of the red, green and blue (RGB) D/A converter outputs. A change in gain or offset in any of the RGB outputs will affect the apparent hue displayed on the CRT screen.

Thus, it is very important that the outputs of the D/A converters track each other over a wide range of operating conditions. Since the D/A output is proportional to the product of the reference and digital input code, a common reference should be used to drive all three D/As in an RGB system to minimize RGB DAC-toDAC mismatch. This may also eliminate the need for individual calibration of each DAC during production assembly.

The HDAC10181 contains an internal precision bandgap reference which completely eliminates the need for an external reference. The reference can supply up to $50 \mu \mathrm{~A}$ to an external load, such as another DAC reference input. (See HDAC10181 Data Sheet)

The circuits shown in Figure 8 illustrate how a single HDAC10181 may be used as a master reference in a system with multiple DACs (such as RGB). The other DACs are simply slaved from the HDAC10181's reference output. The HDAC10180s shown are especially well-suited to be slaved to a 10181 , since they are essentially 10181 s without the reference. The 10180 is pin-compatible with the TDC1018, which like the 10180, does not have an internal reference. Although either the TDC1018 or HDAC10180 may be slaved from an HDAC10181, the higher performance HDAC10180 is the best choice for new designs.

No external reference is required for operation of the HDAC10181, as this function is provided internally. The internal reference is a bandgap type and is suitable for operation over extended temperature ranges. The HDAC10180 must use an external reference.

## FIGURE 8

## TYPICAL RBG GRAPHICS SYSTEM


$\mathbf{I S E T}=\frac{1.3 \mathrm{~V}}{\alpha\left(\mathrm{R}_{1}\right)+\mathrm{A}_{2}}$
individual gain control


FIGURE 9 BURN-IN CIRCUIT


## PIN FUNCTIONS



| NAME | FUNCTION |
| :--- | :--- |
|  |  |
| D3 | Data Bit 3 |
| D2 | Data Bit 2 |
| D1 | Data Bit 1 |
| D0 | Data Bit 0 (LSB) |
| VEED | Digital Negative Supply |
| CONV | Convert Clock Input |
| CONV | Convert Clock Input Complement |
| FT | Register Feedthrough Control |
| VCCD | Digital Positive Supply |
| FH | Data Force High Control |
| BLANK | Video Blank Input |
| BRT | Video Bright Input |
| SYNC | Video SYNC Input |
| REF- | Reference Current - Input |
| REF + | Reference Current + Input |
| COMP | Compensation Input |
| VCCA | Analog Positive Supply |
| OUT- | Output Current Negative |
| OUT + | Output Current Positive |
| VEEA | Analog Negative Supply |
| D7 | Data Bit 7 (MSB) |
| D6 | Data Bit 6 |
| D5 | Data Bit 5 |
| D4 | Data Bit 4 |

NOTES:

## FEATURES

- 275 MWPS Conversion Rate - A Version
- 165 MWPS Conversion Rate - B Version
- RS-343-A Compatible
- Complete Video Controls: Sync, Blank, Bright and Reference White (Force High)
- $10 \mathrm{KH}, 100 \mathrm{~K}$ ECL Compatible
- Single Power Supply
- Stable On-chip Bandgap Reference
- Registered Data And Video Controls
- Differential Current Outputs


## APPLICATIONS

- High Resolution Color or Monochrome Displays
- Medical Electronics: CAT, PET, MR Imaging Displays
- CAD/CAE Workstations
- Solids Modeling
- General Purpose High-Speed DIA

Conversion

- Digital Synthesizers
- Automated Test Equipment
- Digital Transmitters/Modulators


## GENERAL DESCRIPTION

The HDAC10181 is a monolithic 8 -bit digital-to-analog converter capable of accepting video data at a 165 or 275 MWPS rate. Complete with video controls (Sync, Blank, Reference White, [Force High] Bright), the HDAC10181 directly drives doubly-terminated 50 or 75 Ohm loads to standard composite video levels. Standard set-up level is 7.5 IRE. The HDAC10181 in-
cludes an internal precision bandgap reference which can drive two HDAC10180s in an RGB graphics system. The HDAC10181 contains data and control input registers, video control logic, reference, and current switches in 24 Lead CERDIP, or ceramic sidebrazed DIP.

BLOCK DIAGRAM


## ABSOLUTE MAXIMUM RATINGS (Beyond which the useful life will be impaired) ${ }^{1}$

Supply Voltages
$V_{E E D}$ (measured to $V_{C C D}$ ) . . . . . . . . . . -7.0 to 0.5 V
$V_{E E A}$ (measured to $V_{C C A}$ ) ............. -7.0 to 0.5 V
$\mathrm{V}_{\mathrm{CCA}}$ (measured to $\mathrm{V}_{\mathrm{CCD}}$ ) ........... -0.5 to 0.5 V

## Input Voltages

CONV, Data, and Controts $V_{\text {EED }}$ to 0.5 V
(measured to $\mathrm{V}_{\mathrm{CCD}}$ )
REF + (measured to V
RECA (measured to ${ }^{\text {C }}$ )
$V_{E E A}$ to 0.5 V
REF - (measured to $V_{C C A}$ ) ............ VEEA to 0.5 V
Notes:

1. Operation at any Absolute Maximum Ratings is not implied. See Electrical Specifications for proper nominal applied conditions in typical applications.

## ELECTRICAL SPECIFICATIONS

| PARAMETER | TEST <br> CONDITIONS | TEST <br> LEVEL | MIN | TYP | MAX | UNITS |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

DC ELECTRICAL CHARACTERISTICS $v_{C C A}=0.0 \mathrm{v}, \mathrm{v}_{\text {EEA }}=\mathrm{v}_{\text {EED }}=-5.2 \mathrm{v} \pm 0.3 \mathrm{v}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{C}}=0 \mathrm{PF} ., \mathrm{I}_{\mathrm{SET}}=1.105 \mathrm{~mA}$

| $\mathrm{E}_{\mathrm{LI}}$ | Integral Linearity Error | $1.0 \mathrm{~mA}<\mathrm{I}_{\mathrm{SET}}<1.3 \mathrm{~mA}$ | 1 | $\begin{aligned} & -0.37 \\ & -0.95 \end{aligned}$ | $\begin{aligned} & +0.37 \\ & +0.95 \end{aligned}$ | \% Full Scale LSB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ELD | Differential Linearity Error | $1.0 \mathrm{~mA}<\mathrm{I}_{\mathrm{SET}}<1.3 \mathrm{~mA}$ | 1 | $\begin{aligned} & -0.2 \\ & -1 / 2 \end{aligned}$ | $\begin{aligned} & +0.2 \\ & +1 / 2 \end{aligned}$ | \% Full Scal LSB |
| $E_{G}$ | Gain Error | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> OVER TEMP RANGE | I | $\begin{aligned} & -15 \\ & -19 \end{aligned}$ | $\begin{array}{r} +15 \\ +19 \\ \hline \end{array}$ | \% Full Scale |
| $\mathrm{TC}_{G}$ | Gain Error Tempco |  | V | 250 |  | PPM $/{ }^{\circ} \mathrm{C}$ |
| $\mathrm{C}_{\text {REF }}$ | Input Capacitance, REF +, REF- |  | V | 5 |  | pF |
| $\mathrm{V}_{\text {OCP }}$ | Compliance Voltage, + Output |  | 1 | -1.2 | 1.5 | V |
| VOCN | Compliance Voltage, - Output |  | 1 | -1.2 | 1.5 | V |
| ${ }_{\text {ROUT }}$ | Equivalent Output Resistance |  | 1 | 20 |  | K Ohm |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance |  | V | 12 |  | pF |
| IOP | Maximum Current, + Output |  | IV | 45 |  | mA |
| ION | Maximum Current, - Output |  | IV | 45 |  | mA |
| Ios | Output Offset Current |  | 1 |  | 1/2 | LSB |
| $\mathrm{V}_{\mathrm{IH}}$ | Input Voltage, Logic HIGH |  | 1 |  | -1.0 | V |
| $\mathrm{V}_{\text {IL }}$ | Input Voltage, Logic LOW |  | 1 |  | -1.5 | V |
| VICM | Convert Voltage, Common Mode Range |  | 1 | -0.5 | -2.5 | V |
| $V_{\text {IDF }}$ | Convert Voltage, Differential |  | IV | 0.4 | 1.2 | V |
| ILL | Input Current, Logic LOW, Data and Controls |  | 1 |  | 120 | $\mu \mathrm{A}$ |
| ${ }_{1 / \mathrm{H}}$ | Input Current, Logic HIGH, Data and Controls |  | 1 | 10 | 120 | $\mu \mathrm{A}$ |
| IIC | Input Current, Convert |  | 1 | 2 | 60 | $\mu \mathrm{A}$ |


| PARAMETER | TEST <br> CONDITIONS | TEST <br> LEVEL | MIN TYP | MAX | UNITS |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

DC ELECTRICAL CHARACTERISTICS $v_{C C A}=0.0 \mathrm{v}, \mathrm{v}_{\text {EEA }}=v_{\text {EED }}=-5.2 \mathrm{~V} \pm 0.3 \mathrm{v}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{C}}=0 \mathrm{DFF}, \mathrm{I}_{\mathrm{SET}}=1.105 \mathrm{~mA}$

| $\mathrm{C}_{1}$ | Input Capacitance, Data and Controls | V | 3 |  | pF |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PSR | Power Supply Sensitivity | 1 | -120 | +120 | $\mu \mathrm{A} V$ |
| IEE | Supply Current | 1 | 175 | 200 | mA |

DYNAMIC CHARACTERISTICS $R_{L}=37.5$ Ohms, $C_{L}=5 \mathrm{pF}, \mathrm{TA}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{SET}}=1.105 \mathrm{~mA}$

| $\mathrm{F}_{S}$ | Maximum Conversion Rate | B Grade A Grade | i | $\begin{aligned} & 165 \\ & 275 \end{aligned}$ |  |  | MWPS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {RI }}$ | Rise Time | 10\% to $90 \%$ G.S. | 1 |  |  | 1.6 | ns |
| ${ }^{\text {t }}$ RI | Rise Time | $10 \%$ to $90 \%$ G.S. $R_{L}=25 \mathrm{Ohms}$ | v |  | 1.0 |  | ns |
| ${ }^{\text {t }}$ I | Current Settling Time, Clocked Mode | To 0.2\% | V |  | 7 |  | ns |
| ${ }^{\text {t }}$ I | Current Settling Time, Clocked Mode | To 0.8\% | v |  | 5.5 |  | ns |
| ${ }^{\text {t }}$ I | Current Settling Time, Clocked Mode | $\begin{aligned} & \text { To } 0.2 \% \\ & R_{L}=25 \Omega \end{aligned}$ | $v$ |  | 4.5 |  | ns |
| ${ }^{\text {t }}$ DSC | Clock to Output Delay, Clocked Mode |  | 1 |  |  | 4 | ns |
| ${ }^{\text {t }}$ DST | Data to Output Delay, Transparent Mode |  | 1 |  |  | 6 | ns |
| ${ }^{\text {PWWL }}$ | Convert Pulse Width, LOW | B Grade <br> A Grade | $1$ | $\begin{aligned} & 3.0 \\ & 1.8 \end{aligned}$ |  |  | ns |
|  | Glitch Energy | Area $=1 / 2 \mathrm{~V} T$ | V |  | 10 |  | pV -s |
| $t_{\text {PWW }}$ | Convert Pulse Width, HIGH | B Grade <br> A Grade | $1$ | $\begin{aligned} & 3.0 \\ & 1.8 \end{aligned}$ |  |  | ns |
| $\mathrm{BW}_{\text {REF }}$ | Reference Bandwidth, $-3 \mathrm{~dB}$ |  | V |  | 1 |  | MHz |
| ${ }^{\text {t }}$ | Set-up Time, Data and Controls |  | 1 | 1.3 | 1.8 | 2 | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Hold Time, Data and Controls |  | 1 | 0.5 | 0 |  | ns |
| SR | Slew Rate | 20\% to $80 \%$ G.S. | 1 | 400 |  |  | $\mathrm{V} / \mu \mathrm{S}$ |
| $\mathrm{FT}_{\mathrm{C}}$ | Clock Feedthrough |  | 1 |  |  | -48 | dB |

## ELECTRICAL CHARACTERISTICS TESTING

All electrical characteristics are subject to the following conditions:

All parameters having Min./Max. specifications are guaranteed. The Test Level column indicates the specific device testing actually performed during production and Quality Assurance inspection. Any blank sections in the data columns indicates that the specification is not tested at the specified conditions.

Unless otherwise noted, all tests are pulsed tests, therefore $T_{j}=T_{c}=T_{a}$.

## APPLICATION INFORMATION

The HDAC10181 is a high speed video Digital-toAnalog converters capable of up to 275 MWPS conversion rates. This makes the devices suitable for driving $1500 \times 1800$ pixel displays at 70 to 90 Hz update rates. In addition, the HDAC10181 includes an internal bandgap reference which may be used to drive other HDAC10180s if desired. (See HDAC10180 Data Sheet)

The HDAC10181 is separated into different conversion rate categories as shown in Table 2.

The HDAC10181 has 10KH and 100K ECL logic level compatible video control and data inputs. The complementary analog output currents produced by the devices are proportional to the product of the digital control and data inputs in conjunction with the analog reference current. The HDAC10181 is segmented so that the four MSBs of the input data are separated into a parallel "thermometer" code. From here, fifteen current sinks, which are identical, are driven to

## TEST LEVEL TEST PROCEDURE

I $100 \%$ production tested at the specified temperature.

II $100 \%$ production tested at $\mathrm{T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$, and sample tested at specified temperature.

III QA sample tested only at specified temperatures

IV Parameter is guaranteed (but not tested) by design and characterization data.

V Parameter is a typical value for information purposes only.
fabricate sixteen coarse output levels. The remaining four LSBs drive four binary weighted current switches. The MSB currents are then summed with the LSBs, which provide a one-sixteenth of full scale contribution, to provide the 256 distinct analog output levels.

The video control inputs drive weighted current sinks which are added to the output current to produce composite video output levels. These controls, Sync, Blank, Reference White (Force High), and Bright are needed in video applications.

Another feature that similar video D/A converters do not have is the Feedthrough Control. This pin allows registered or unregistered operation between the video control inputs and data. In the registered mode, the composite functions are latched to the pixel data to prevent screen-edge distortions generally found on unregistered 'VIDEO DACs'".

## FUNCTIONAL DIAGRAM



## TYPICAL INTERFACE CIRCUIT

## GENERAL

A typical interface circuit using the HDAC10181 in a color raster application is shown in Figure 2. The HDAC10181 requires few external components and is extremely easy to use. The very high operating speeds of the HDAC10181 requires good circuit layout, decoupling of supplies, and proper design of transmission lines. The following are several considerations that should be noted to achieve best performance.

## INPUT CONSIDERATIONS

Video input data and controls may be directly connected to the HDAC10181. Note that all ECL inputs are terminated as close to the device as possible to reduce ringing, crosstalk and reflections. A convenient and commonly used microstrip impedance is about 130 Ohms, which is easily terminated using a 330 Ohm resistor to $\mathrm{Veg}_{\mathrm{fe}}$ and a 220 Ohm resistor to Ground. This arrangement gives a Thevenin equivalent termination of 130 Ohms to -2 Volts without the need for a 2 Volt supply. Standard SIP (Single Inline Package) 220/330 resistor networks are available for this purpose.

It is recommended that the stripline or microstrip techniques be used for all ECL interface. Printed circuit wiring of known impedance over a solid ground plane is recommended. The ground plane should be constructed such that analog and digital ground currents are isolated as much as possible. The HDAC10181 provides separate digital and analog ground connections to simplify ground layout.

## OUTPUT CONSIDERATIONS

The analog outputs are designed to directly drive a dual 50 or 75 Ohm load transmission system as shown. The source impedances of the HDAC10181 outputs are high impedance current sinks. The load impedance (RL) must be 25 or 37.5 Ohms to attain standard RS-343-A video levels. Any deviation from this impedance will affect the resulting video output levels proportionally. As with the data interface, it is important that the analog transmission lines have matched impedance throughout, including connectors and transitions between printed wiring and coaxial cable. The combination of matched source termination resistor Rs and load terminator RL minimizes reflections of both forward and reverse traveling waves in the analog transmission system. The return path for analog output current is Voca which is connected to the source termination resistor Rs.


FIGURE 2 TYPICAL INTERFACE CIRCUIT


## POWER CONSIDERATIONS

The HDAC10181 operates from a single standard -5.2 Volt supply. Proper bypassing of the supplies will augment the HDAC10181's inherent supply noise rejection characteristics. As shown in Figure 2, a large tantalum capacitor in parallel with smaller ceramic capacitors is recommended for best performance. The small-valued capacitors should be connected as close to the device package as possible, whereas the tantalum capacitor may be placed up to a few inches away.

The HDAC10181 operates with separate analog (VEEA) and digital (VEED) power supplies to establish high noise immunity. Both supplies can eventually be connected to the same power source, but they should be individually decoupled as mentioned previously. The digital supply has a separate ground return which is Vcco. The analog supply return is Vcca. All power and ground pins must be connected in any application. If a +5 V power source is required, the ground pins V cco and Vcca become the positive supply pins while Veed and Vees become the ground returns. The relative polarities of the other voltages on inputs and outputs must be maintained.

## REFERENCE CONSIDERATIONS

The HDAC10181 has one input (Iset) and one reference output (REF OUT). Both pins are connected to the inverting and noninverting inputs of an internal amplifier that serves as a reference buffer amplifier. The HDAC10181 has a bandgap reference connected internally to the inverting input of the buffer amplifier and the REF OUT.

The output of the buffer amplifier is the reference for the current sinks. The amplifier feedback loop is connected around one of the current sinks to achieve better accuracy (see Figure 5).

Since the analog output currents are proportional to the digital input data and the reference current (Iset), the full-scale output may be adjusted by varying the reference current. Iset is controlled through the Iset input on the HDAC10181. A method and equations to set Iset is shown in Figure 2. The HDAC10181 uses its own reference voltage for setting up Iset as shown in Figure 2. The value for Iset can be varied with the 500 Ohm trimmer to change the full scale output. A double 50 Ohm load ( 25 Ohm ) can be driven if Iser is increased $50 \%$ more than Iset for doubly terminated 75 Ohm video applications.

The HDAC10181 provides an external compensation input (COMP) for the reference buffer amplifier. In order to use this pin correctly, a capacitor (Cc) should be connected between COMP and Veea as shown in Figure 2. Keep the lead lengths as short as possible. If the reference is to be kept as a constant, the Cc should be large ( $.01 \mu \mathrm{~F}$ ). The value of Cc determines the bandwidth of the amplifier. If modulation of the reference is required, smaller values of Cc can be used to get up to a 1 MHz bandwidth.

## DATA INPUTS AND VIDEO CONTROLS

The HDAC10181 has standard single-ended data inputs. The inputs are registered to produce the lowest differential data propagation delay (skew) to minimize glitching. There are also four video control inputs to generate composite video outputs. These are Sync, Blank, Bright and Reference White or Force High. Also provided is the Feedthrough control as mentioned earlier. The controls and data inputs are all 10 KH and 100 K ECL compatible. In addition, all have internal pulldown resistors to leave them at a logic low so the pins are inactive when not used. This is useful if the devices are applied as standard DACs without the need for video controls or if less than 8-bits are used.

The HDAC10181 is usually configured in the synchronous mode. In this mode, the controls and data are synchronized to prevent pixel dropout. This reduces screen-edge distortions and provides the lowest output noise while maintaining the highest conversion rate. By leaving the Feedthrough (FT) control open (low), each rising edge of the convert (CONV) clock latches decoded data and control values into a D-type internal register. The registered data is then converted into the appropriate analog output by the switched current sinks. When FT is tied high, the control inputs and data are not registered. The analog output asynchronously tracks the input data and video controls. Feedthrough itself is asynchronous and usually used as a DC control.

The controls and data have to be present at the input pins for a set-up time of ts before, and a hold time of th after the rising edge of the clock (CONV) in order to be synchronously registered. The set-up and hold times are not important in the asynchronous mode. The minimum pulse widths high (tpwh) and low (tpwl) as well as settling time become the limiting factors (see Figure 1).

The video controls produce the output levels needed for horizontal blanking, frame synchronization, etc., to be compatible with video system standards as described in RS-343-A. Table 1 shows the video control effects on the analog output. Internal logic governs Blank, Sync and Force High so that they override the data Inputs as needed in video applications. Sync overrides both the data and other controls to produce full negative video output (Figure 4).

Reference white video level output is provided by Force High, which drives the internal digital data to full scale output or 100 IRE units. Bright gives an additional $10 \%$ of full scale value to the output level. This function can be used in graphic displays for highlighting menus, cursors or warning messages. Again, if the devices are used in non-video applications, the video controls can be left open.

## CONVERT CLOCK

For best performance, the clock should be ECL driven, differentially, by utilizing CONV and CONV (Figure 3). By driving the clock this way, clock noise and power supply/output intermodulation will be minimized. The rising edge of the clock synchronizes the data and control inputs to the HDAC10181. Since the actual switching threshold of CONV is determined by CONV, the clock can be driven single-ended by connecting a bias voltage to CONV. The switching threshold of CONV is set by this bias voltage.

## ANALOG OUTPUTS

The HDAC10181 has two analog outputs that are high impedance, complementary current sinks. The outputs vary in proportion to the input data, controls and reference current values so that the full scale output can be changed by setting lief as mentioned earlier.

In video applications, the outputs can drive a doubly terminated 50 or 75 Ohm load to standard video levels. In the standard configuration of Figure 7, the output voltage is the product of the output current and load impedance and is between 0 and -1.07 V . The OUT output (Figure 4) will provide a video output waveform with the SYNC pulse bottom at the -1.07 V level. The OUT + is inverted with SYNC up.

Table 1 Video Control Operation (Output values for Set-up = 10 IRE and 75 Ohm standard load)

| Sync | Blank | Ref White | Bright | Data input | Out - (mA) | Out - (V) | Out - (IRE) | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | X | X | X | X | 28.57 | -1.071 | -40 | Sync Level |
| 0 | 1 | X | X | X | 20.83 | -0.781 | 0 | Blank Level |
| 0 | 0 | 1 | 1 | $x$ | 0.00 | 0.000 | 110 | Enhanced High Level |
| 0 | 0 | 1 | 0 | X | 1.95 | -0.073 | 100 | Normal High Level |
| 0 | 0 | 0 | 0 | 000... | 19.40 | -0.728 | 7.5 | Normal Low Level |
| 0 | 0 | 0 | 0 | 111... | 1.95 | -0.073 | 100 | Normal High Level |
| 0 | 0 | 0 | 1 | 000... | 17.44 | -0.654 | 17.5 | Enhanced Low Level |
| 0 | 0 | 0 | 1 | 111... | 0.00 | 0.000 | 110 | Enhanced High Level |

Table 2 The HDAC10181 family and speed designations.

| Part Number | Update | Comments |
| :--- | :--- | :--- |
| HDAC10181A | 275 MWPS | Suitable for $1200 \times 1500$ to $1500 \times 1800$ <br> displays at 60 to 90 Hz update rate. |
| HDAC10181B | 165 MWPS | Suitable for $1024 \times 1280$ to $1200 \times 1500$ <br> displays at 60 to 90 Hz update rate. |

FIGURE 3 CONVert, $\overline{\text { CONV }}$ ert SWITCHING LEVELS


FIGURE 4 VIDEO OUTPUT WAVEFORM FOR STANDARD LOAD


FIGURE 5 EQUIVALENT INPUT CIRCUITS—DATA, CLOCK, CONTROLS AND REFERENCE


FIGURE6 DAC OUTPUT CIRCUIT


## FIGURE 7A STANDARD LOAD



FIGURE 7B TEST LOAD


## TYPICAL RGB GRAPHICS SYSTEM

In an RGB graphics system, the color displayed is determined by the combined intensities of the red, green and blue (RGB) D/A converter outputs. A change in gain or offset in any of the RGB outputs will affect the apparent hue displayed on the CRT screen.

Thus, it is very important that the outputs of the D/A converters track each other over a wide range of operating conditions. Since the D/A output is proportional to the product of the reference and digital input code, a common reference should be used to drive all three DIAs in an RGB system to minimize RGB DAC-toDAC mismatch. This may also eliminate the need for individual calibration of each DAC during production assembly.

Tihe HDAC10181 contains an internal precision bandgap reference which completely eliminates the need for an external reference. The reference can supply up to $50 \mu \mathrm{~A}$ to an external load, such as another DAC reference input.

The circuits shown in Figure 8 illustrate how a single HDAC10181 may be used as a master reference in a system with multiple DACs (such as RGB). The other DACs are simply slaved from the HDAC10181's reference output. The HDAC10180s shown are especially well-suited to be slaved to a 10181, since they are essentially 10181 s without the reference. The 10180 is pin-compatible with the TDC1018, which like the 10180, does not have an internal reference. Although either the TDC1018 or HDAC10180 may be slaved from an HDAC10181, the higher performance HDAC10180 is the best choice for new designs. (See HDAC10180 Data Sheet)

No external reference is required for operation of the HDAC10181, as this function is provided internally. The internal reference is a bandgap type and is suitable for operation over extended temperature ranges. The HDAC10180 must use an external reference.

FIGURE 8
TYPICAL RBG GRAPHICS SYSTEM


FIGURE 9 BURN-IN CIRCUIT



## NAME

D3
D2
D1
D0
VEED
CONV
FT
VCCD
FH
BLANK
BRT
SYNC
REF OUT
ISET
COMP
VCCA
OUT -
OUT + VEEA
D7
D6
D5
D4

FUNCTION

Data Bit 3
Data Bit 2
Data Bit 1
Data Bit 0 (LSB)
Digital Negative Supply
Convert Clock Input
Convert Clock Input Complement
Register Feedthrough Control
Digital Positive Supply
Data Force High Control
Video Blank Input
Video Bright Input
Video SYNC Input
Reference Output Reference Current + Input Compensation Input OAnalog Positive Supply Output Current Negative Output Current Positive Analog Negative Supply
Data Bit 7 (MSB)
Data Bit 6
Data Bit 5
Data Bit 4

NOTES:

## SIGNAL <br> PROCESSING TECHNOLOGIES

## 8-BIT, ULTRA HIGH SPEED D/A CONVERTER

## FEATURES

- 400 MWPS Nominal Conversion Rate
- RS-343-A Compatible
- Complete Video Controls: Sync, Blank, Bright and Reference White (Force High)
- $10 \mathrm{KH}, 100 \mathrm{~K}$ ECL Compatible
- Single Power Supply
- Stable On-chip Bandgap Reference
- Registered Data And Video Controls
- Differential Current Outputs
- 50 and 75 Ohm Output Drive


## APPLICATIONS

- Raster Graphics
- High Resolution Color or Monochrome Displays to 2K $\times 2 \mathrm{~K}$ Pixels
- Medical Electronics: CAT, PET, MR Imaging Displays
- CAD/CAE Workstations
- Solids Modeling
- General Purpose High-Speed D/A Conversion
- Digital Synthesizers
- Automated Test Equipment
- Digital Transmitters/Modulators


## GENERAL DESCRIPTION

The HDAC51400 is a monolithic 8 -bit digital-to-analog converter capable of accepting video data at 400 MWPS. Complete with video controis (Sync, Blank, Reference White [Force High], Bright) the HDAC51400 directly drives doubly-terminated 50 or 75 Ohm loads to standard composite video levels. Standard set-up
level is 7.5 IRE. The HDAC5 1400 includes an internal precision bandgap reference which can drive two other 51400 s in an RGB graphics system. The HDAC51400 contains data and control input registers, video control logic, reference, and current switches in 24 Lead CERDIP, or ceramic sidebrazed DIP.

## BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS (Beyond which damage may occur) $\mathbf{1 2 0}^{\mathbf{2}} \mathrm{C}$

## Supply Voltages

$V_{E E D}$ (measured to $V_{C C D}$ )
$V_{E E A}$ (measured to $V_{C C A}$ )
$\vee_{C C A}$ (measured to $V_{C C D}$ )
Input Voltages
CONV, Data, and Controls
(measured to $V_{C C D}$ )
$R E F+$ (measured to $\left.V_{C C A}\right)$
REF - (measured to $V_{C C A}$ )

## Temperature

-7.0 to 0.5 V
-7.0 to 0.5 V
-0.5 to 0.5 V
$V_{\text {EED }}$ to 0.5 V
$V_{E E A}$ to 0.5 V
$V_{\text {EEA }}$ to 0.5 V

Operating, Ambient
-60 to $+140^{\circ} \mathrm{C}$
Junction
$+175^{\circ} \mathrm{C}$
Lead, Soldering ( 10 seconds) . . . . . . . . . . . . $+300^{\circ} \mathrm{C}$
Storage . . . . . . . . . . . . . . . . . . . . . -60 to $+150^{\circ} \mathrm{C}$

## Notes:

1. Operation at any Absolute Maximum Ratings is not implied. See Operating Conditions for proper nominal applied conditions in typical applications.

## ELECTRICAL SPECIFICATIONS

| PARAMETER | TEST <br> CONDITIONS | TEST <br> LEVEL | MIN TYP | MAX | UNITS |
| :--- | :--- | :--- | :--- | :--- | :--- |

DC ELECTRICAL CHARACTERISTICS $\quad v_{C C A}=v_{C C D}=0.0 \mathrm{~V}, \mathrm{v}_{\text {EEA }}=\mathrm{v}_{\text {EED }}=-5.2 \mathrm{~V} \pm 0.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 1_{\text {SET }}=1.105 \mathrm{~mA}$

| $\mathrm{E}_{\text {LI }}$ | Integral Linearity Error | $1.0 \mathrm{~mA}<\mathrm{I}_{\mathrm{SET}}<1.8 \mathrm{~mA}$ | 1 | $\begin{aligned} & -0.37 \\ & -0.95 \end{aligned}$ | $\begin{aligned} & +0.37 \\ & +0.95 \end{aligned}$ | \% Full Scale LSB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{E}_{\mathrm{LD}}$ | Differential Linearity Error | $1.0 \mathrm{~mA}<\mathrm{I}_{\mathrm{SET}}<1.8 \mathrm{~mA}$ | 1 | $\begin{aligned} & \hline-0.2 \\ & -1 / 2 \end{aligned}$ | $\begin{aligned} & +0.2 \\ & +1 / 2 \end{aligned}$ | \% Full Scale LSB |
| $\mathrm{E}_{\mathrm{G}}$ | Gain Error |  | 1 | -5 | +5 | \% Full Scale LSB |
| $\overline{T C_{G}}$ | Gain Error Tempco |  | IV | 150 |  | PPM $/{ }^{\circ} \mathrm{C}$ |
| $\mathrm{TC}_{\text {B }}$ | Bandgap Tempco |  | IV | 100 |  | PPM $/{ }^{\circ} \mathrm{C}$ |
| VEF. <br> OUT | Reference Voltage | (measured to $\mathrm{V}_{\text {CCA }}$ ) | IV | -1.2 |  | V |
| IREF. OUT | Reference Output Current |  | 1 | -50 |  | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {REF }}$ | Input Capacitance, ISET, REF-IN |  | V | 5 |  | pF |
| $V_{\text {OCP }}$ | Compliance Voltage, + Output |  | 1 | -1.2 | 1.5 | V |
| V OCN | Compliance Voltage, - Output |  | 1 | -1.2 | 1.5 | V |
| $\mathrm{R}_{\text {OUT }}$ | Equivalent Output Resistance |  | 1 | 20 |  | K Ohm |
| ${ }^{\text {CoUT }}$ | Output Capacitance |  | V | 9 |  | pF |
| IOP | Maximum Current, + Output |  | IV | 45 |  | mA |
| ION | Maximum Current, - Output |  | IV | 45 |  | mA |
| Ios | Output Offset Current |  | 1 |  | 1/2 | LSB |
| $\underline{\mathrm{V}_{\mathrm{H}}}$ | Input Voltage, Logic HIGH |  | 1 | -1.0 |  | V |


| PARAMETER | TEST <br> CONDITIONS | TEST <br> LEVEL | MIN TYP | MAX | UNITS |
| :--- | :--- | :--- | :--- | :--- | :--- |

DCELECTRICALCHARACTERISTICS $v_{C C A}=v_{C C D}=0.0 \mathrm{v}, \mathrm{v}_{\text {EEA }}=v_{E E D}=-5.2 \mathrm{v}_{ \pm} \pm 0.3 \mathrm{v}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 1_{\text {SET }}=1.105 \mathrm{~mA}$

| $\mathrm{V}_{\mathrm{IL}}$ | Input Voltage, Logic LOW |  | 1 |  |  | -1.5 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VICM | Convert Voltage, Common Mode Range |  | 1 | -0.5 |  | -2.5 | V |
| VIDF | Convert Voltage, Differential |  | IV | 0.4 |  | 1.2 | V |
| IL | Input Current, Logic LOW, Data and Controls |  | 1 |  |  | 120 | $\mu \mathrm{A}$ |
| ${ }_{\text {IH }}$ | Input Current, Logic HIGH, Data and Controls |  | 1 |  | 10 | 120 | $\mu \mathrm{A}$ |
| ${ }_{1 C}$ | Input Current, Convert |  | 1 |  | 2 | 60 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{1}$ | Input Capacitance, Data and Controls |  | V |  | 3 |  | pF |
| PSR | Power Supply Sensitivity |  | 1 | -120 |  | + 120 | $\mu \mathrm{AV}$ |
| ${ }^{\text {EEE }}$ | Supply Current |  | 1 |  | 175 | 200 | mA |
| PARAMETER |  | TEST CONDITIONS | TEST LEVEL | MIN | TYP | MAX | UNITS |

DYNAMIC CHARACTERISTICS $R_{L}=37.50 \mathrm{hms}, C_{L}=5 P F$ (unless otherwise specified), $T_{A}=25^{\circ} \mathrm{C}, 1_{\text {SET }}=1.105 \mathrm{~mA}$


## ELECTRICAL SPECIFICATIONS

| PARAMETER | TEST <br> CONDITIONS | TEST <br> LEVEL | MIN TYP MAX |
| :--- | :--- | :--- | :--- | :--- |

DYNAMIC CHARACTERISTICS $R_{L}=37.5$ Onms, $^{C_{L}}=5 \mathrm{pF}$ (unless otherwise specified), $T_{A}=25^{\circ} \mathrm{C}, \mathrm{I}_{\text {SET }}=1.105 \mathrm{~mA}$

| Glitch Energy | Area $=1 / 2 \mathrm{VT}$ | V | 10 | $\mathrm{pV}-\mathrm{s}$ |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\mathrm{S}} \quad$Set-up Time, Data and <br> Controls |  | I | 1 | ns |  |
| $\mathrm{t}_{\mathrm{H}}$Hold Time, Data and <br> Controls |  | I | 0 | -200 | ps |
| SR | Slew Rate | $20 \%$ to $80 \%$ G.S. | V |  | 700 |
| $\mathrm{FT}_{\mathrm{C}}$ | Clock Feedthrough | I | $\mathrm{V} / \mu \mathrm{S}$ |  |  |

## ELECTRICAL CHARACTERISTICS TESTING

All electrical characteristics are subject to the following conditions:

All parameters having Min./Max. specifications are guaranteed. The Test Level column indicates the specific device testing actually performed during production and Quality Assurance inspection. Any blank sections in the data columns indicates that the specification is not tested at the specified conditions.

Unless otherwise noted, all tests are pulsed tests, therefore $T_{j}=T_{c}=T_{a}$.

## APPLICATION INFORMATION

The HDAC51400 is a high speed video Digital-toAnalog converter capable of up to a 400 MWPS conversion rate. This makes the device suitable for driving $2048 \times 2048$ pixel displays at 60 to 90 Hz update rates. In addition, the HDAC51400 includes an internal bandgap reference which may be used to drive two other HDAC51400s if desired.

The HDAC51400 has 10 KH and 100 K ECL logic level compatible video control and data inputs. The complementary analog output currents produced by the devices are proportional to the product of the digital control and data inputs in conjunction with the analog reference current. The HDAC51400 is segmented so that the four MSBs of the input data are separated into a parallel "thermometer" code. From here, fifteen current sinks, which are identical, are driven to fabricate sixteen coarse output levels. The remaining four LSBs drive four binary weighted current switches.

## TEST LEVEL TEST PROCEDURE

$1 \quad 100 \%$ production tested at the specified temperature

II $100 \%$ production tested at $\mathrm{T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$, and sample tested at specified temperature.

III QA sample tested only at specified temperatures

IV Parameter is guaranteed (but not tested) by design and characterization data.

V Parameter is a typical value for information purposes only.

The MSB currents are then summed with the LSBs, which provide a one-sixteenth of full scale contribution, to provide the 256 distinct analog output levels.

The video control inputs drive weighted current sinks which are added to the output current to produce composite video output levels. These controls, Sync, Blank, Reference White (Force High), and Bright are needed in video applications.

Another feature that similar video D/A converters do not have is the Feedthrough Control. This pin allows registered or unregistered operation between the video control inputs and data. In the registered mode, the composite functions are latched to the pixel data to prevent screen-edge distortions generally found on unregistered 'VIDEO DACs'".


## TYPICAL INTERFACE CIRCUIT

## GENERAL

A typical interface circuit using the HDAC51400 in a color raster application is shown in Figure 2. The HDAC51400 requires few external components and is extremely easy to use. The very high operating speed of the HDAC51400 requires good circuit layout, decoupling of supplies, and proper design of transmission lines. The following are several considerations that should be noted to achieve best performance.

## INPUT CONSIDERATIONS

Video input data and controls may be directly connected to the HDAC51400. Note that all ECL inputs are terminated as close to the device as possible to reduce ringing, crosstalk and reflections. A convenient and commonly used microstrip impedance is about 130 Ohms, which is easily terminated using a 330 Ohm resistor to $\mathrm{V}_{\mathrm{ef}}$ and a 220 Ohm resistor to Ground. This arrangement gives a Thevenin equivalent termination of 130 Ohms to -2 Volts without the need for a -2 Volt supply. Standard SIP (Single Inline Package) 220/330 resistor networks are available for this purpose.

It is recommended that stripline or microstrip techniques be used for all ECL interface. Printed circuit wiring of known impedance over a solid ground plane is recommended. The ground plane should be constructed such that analog and digital ground currents are isolated as much as possible. The HDAC51400 provides separate digital and analog ground connections to simplify ground layout.

## OUTPUT CONSIDERATIONS

The analog outputs are designed to directly drive a doubly terminated 50 or 75 Ohm transmission system as shown. The source impedances of the HDAC51400 outputs are high impedance current sinks. The load impedance ( RL ) must be 25 or 37.5 Ohms to attain standard RS-343-A video levels. Any deviation from this impedance will affect the resulting video output levels proportionally. As with the data interface, it is important that the analog transmission lines have matched impedance throughout, including connectors and transitions between printed wiring and coaxial cable. The combination of matched source termination resistor Rs and load terminator Rl minimizes reflections of both forward and reverse traveling waves in the analog transmission system. The return path for analog output current is Vcca which is connected to the source termination resistor Rs.

## FIGURE 1 TIMING DIAGRAM



FIGURE 2 TYPICAL INTERFACE CIRCUIT


## POWER CONSIDERATIONS

The HDAC51400 operates from a single standard -5.2 Volt supply. Proper bypassing of the supplies will augment the HDAC51400's inherent supply noise rejection characteristics. As shown in Figure 2, a large tantalum capacitor in parallel with smaller ceramic capacitors is recommended for best performance. The small-valued capacitors should be connected as close to the device package as possible, whereas the tantalum capacitor may be placed up to a few inches away.

The HDAC51400 operates with separate analog (VEEA) and digital ( $V_{\text {EED }}$ ) power supplies to establish high noise immunity. Both supplies can eventually be connected to the same power source, but they should be individually decoupled as mentioned previously. The digital supply has a separate groundreturn which is Vcco. The analog supply return is Vcca. All power and ground pins must be connected in any application. If a +5 V power source is required, the ground pins V cco and Vcca become the positive supply pins while Veed and VEEA become the ground returns. The relative polarities of the other voltages on inputs and outputs must be maintained.

## REFERENCE CONSIDERATIONS

The HDAC51400 has two reference inputs: REF IN and IsEt and one reference output REF OUT. The input pins are connected to the inverting and noninverting inputs of an internal amplifier that serves as a reference buffer.

The output of the buffer amplifier is the reference for the current sinks. The amplifier feedback loop is connected around one of the current sinks to achieve better accuracy (see Figure 5).

Since the analog output currents are proportional to the digital input data and the reference current (Iset), the full-scale output may be adjusted by varying the reference current. Iset is controlled through the (Iset) input on the HDAC51400. A method and equations to set lset is shown in Figure 2. The HDAC51400 can use an external negative voltage reference. The external reference must be stable to achieve a satisfactory output and the REF - IN pin should be driven through a resistor to minimize offsets caused by bias current. The value for Iset can be varied with the 500 to 1 K Ohm trimmer to change the full scale output. A double 50 Ohm load ( 25 Ohm ) can be driven if Iset is increased by $50 \%$ above for doubly terminated 75 Ohm video applications.

## DATA INPUTS AND VIDEO CONTROLS

The HDAC51400 has standard single-ended data inputs. The inputs are registered to produce the lowest differential data propagation delay (skew) minimizing glitching. There are also four video control inputs to generate composite video outputs. These are Sync, Blank, Bright and Reference White or Force High. Also provided is the Feedthrough control as mentioned earlier. The controls and data inputs are all 10 KH and 100K ECL compatible. In addition, all have internal pulldown resistors to leave them at a logic low so the pins are inactive when not used. This is useful if the devices are applied as standard DACs without the need for video controls or if less than 8 -bits are used.

The HDAC51400 is usually configured in the synchronous mode. In this mode, the controls and data are synchronized to prevent pixel dropout. This reduces screen-edge distortions and provides the lowest output noise while maintaining the highest conversion rate. By leaving the Feedthrough (FT) control open (low), each rising edge of the convert (CONV) clock latches decoded data and control values into a D-type internal register. The registered data is then converted into the appropriate analog output by the switched current sinks. When FT is tied high, the control inputs asynchronously tracks the input data and video controls. Feedthrough itself is asynchronous and usually used as a DC control.

The controls and data have to be present at the input pins for a set-up time of ts before, and a hold time of $t_{H}$ after the rising edge of the clock (CONV) in order to be synchronously registered. The set-up and hold times are not important in the asynchronous mode. The minimum pulse widths high (tpwh) and low (tpwL) as well as settling time become the limiting factors (see Figure 1).

The video controls produce the output levels needed for horizontal blanking, frame synchronization, etc., to be compatible with video system standards as described in RS-343-A. Table 1 shows the video control effects on the analog output. Internal logic governs

Blank, Sync and Force High so that they override the data inputs as needed in video applications. Sync overrides both the data and other controls to produce full negative video output (Figure 4).

Reference white video level output is provided by Force High, which drives the internal digital data to full scale output or 100 IRE units. Bright gives an additional $10 \%$ of full scale value to the output level. This function can be used in graphic displays for highlighting menus, cursors or warning messages. Again, if the devices are used in non-video applications, the video controls can be left open.

## CONVERT CLOCK

For best performance, the clock should be ECL driven, differentially, by utilizing CONV and CONV (Figure 3). By driving the clock this way, clock noise and power supply/output intermodulation will be minimized. The rising edge of the clock synchronizes the data and control inputs to the HDAC51400. Since the actual switching threshold of CONV is determined by CONV, the clock can be driven single-ended by connecting a bias voltage to CONV. The switching threshold of CONV is set by this bias voltage.

## ANALOG OUTPUTS

The HDAC51400 has two analog outputs that are high impedance, complementary current sinks. The outputs vary in proportion to the input data, controls and reference current values so that the full scale output can be changed by setting iset as mentioned earlier.

In video applications, the outputs can drive a doubly terminated 50 or 75 Ohm load to standard video levels. in the standard configuration of Figure 7, the output voltage is the product of the output current and load impedance and is between 0 and -1.07 V . The OUT output (Figure 4) will provide a video output waveform with the SYNC pulse bottom at the -1.07 V level. The OUT + is inverted with SYNC up.

## Table 1 Video Control Operation

| Sync | Blank | Ref <br> White | Bright | Data <br> Input | Out - (mA) | Out - (V) | Out - (IRE) | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | X | X | X | X | 28.57 | -1.071 | -40 | Sync Level <br> 0 |
| 1 | X | X | X | 20.83 | -0.781 | 0 | Blank Level |  |
| 0 | 0 | 1 | 1 | $\times$ | 0.00 | 0.000 | 110 | Enhanced High Level |
| 0 | 0 | 1 | 0 | X | 1.95 | -0.073 | 100 | Normal High Level |
| 0 | 0 | 0 | 0 | $000 \ldots$ | 19.40 | -0.728 | 7.5 | Normal Low Level |
| 0 | 0 | 0 | 0 | $111 \ldots$ | 1.95 | -0.073 | 100 | Normal High Level |
| 0 | 0 | 0 |  | 1 | $000 \ldots$ | 17.44 | -0.654 | 17.5 |
| 0 | 0 | 0 | 1 | $111 \ldots$ | 0.00 | 0.000 | 110 | Enhanced Low Level |
| 0 |  |  |  |  |  |  |  |  |

FIGURE 3 CONVert, $\overline{\text { CONV }}$ ert SWITCHING LEVELS


FIGURE 4 VIDEO OUTPUT WAVEFORM FOR STANDARD LOAD


FIGURE 5 EQUIVALENT INPUT CIRCUITS—DATA, CLOCK, CONTROLS AND REFERENCE


FIGURE 6 DAC OUTPUT CIRCUIT


FIGURE 7A STANDARD LOAD


FIGURE 7B TEST LOAD


## FIGURE 8 TYPICAL RBG GRAPHICS SYSTEM

SINGLE GAIN CONTROL


INDIVIDUAL GAIN CONTROL


## TYPICAL RGB GRAPHICS SYSTEM

In an RGB graphics system, the color displayed is determined by the combined intensities of the red, green and blue (RGB) D/A converter outputs. A change in gain or offset in any of the RGB outputs will affect the apparent hue displayed on the CRT screen.

Thus, it is very important that the outputs of the D/A converters track each other over a wide range of operating conditions. Since the D/A output is proportional to the product of the reference and digital input code, a common reference should be used to drive all three D/As in an RGB system to minimize RGB DAC-toDAC mismatch. This may also eliminate the need for individual calibration of each DAC during production assembly.

The HDAC51400 contains an internal precision bandgap reference which completely eliminates the need for an external reference. The reference can supply up to $50 \mu \mathrm{~A}$ to an external load. This can accommodate three DAC reference inputs.

The circuits shown in Figure 8 illustrate how a single HDAC51400 may be used as a master reference in a system with multiple DACs (such as RGB). The other DACs are simply slaved from the HDAC51400's reference output.


PIN ASSIGNMENTS
PIN FUNCTIONS HDAC51400

| NAME | FUNCTION |
| :--- | :--- |
|  |  |
| D3 | Data Bit 3 |
| D2 | Data Bit 2 |
| D1 | Data Bit 1 |
| D0 | Data Bit 0 (LSB) |
| VEED | Digital Negative Supply |
| CONV | Convert Clock Input |
| CONV | Convert Clock Input Complement |
| FT | Register Feedthrough Control |
| VCCD | Digital Positive Supply |
| FH | Data Force High Control |
| BLANK | Video Blank Input |
| BRT | Video Bright Input |
| SYNC | Video SYNC Input |
| REF OUT | Reference Output |
| REF IN | Reference Input |
| ISET | Reference Current |
| VCCA | Analog Positive Supply |
| OUT - | Output Current Negative |
| OUT + | Output Current Positive |
| VEEA | Analog Negative Supply |
| D7 | Data Bit 7 (MSB) |
| D6 | Data Bit 6 |
| D5 | Data Bit 5 |
| D4 | Data Bit 4 |

[^10]NOTES:

## HIGH SPEED 16-BIT DAC <br> PRELIMINARY INFORMATION

## FEATURES:

- Fast Settling Time - 150 nsec
- Excellent Linearity T. C. -1 ppm $/{ }^{\circ} \mathrm{C}$
- On-Chip Band-Gap Voltage Reference
- On-Chip Application Resistors for Gain Selection
- TTL Compatible Inputs


## APPLICATIONS:

- High Speed Analog-to-Digital Converters
- Automatic Test Equipment
- Digital Attenuators
- Digital Communication Equipment
- Waveform Generators


## GENERAL DESCRIPTION

The HDAC52160 is a monolithic, high-performance, 16-bit digital-to-analog converter with unmatched stability and accuracy. With it's 150 nano-second settling time it is the highest speed 16 -bit DAC in the industry. Unique features include the band-gap voltage reference and precision application resistors which greatly simplify device application. Unlike other high speed DAC's, the HDAC52160 can be used in either a current-output or voltage-output mode.

The internal application resistors support output range selections of +10 to $0,+5$ to $0,+5$ to -5 , and +2.5 to -2.5 volts. These internal resistors, used in conjunction with an
external op amp, provide current-to-voltage conversion. Because of the high compliance voltage of the DAC output (+/- 2.5 volts), the HDAC52160 can also provide a direct voltage drive into a high impedance load without an external op amp.

The HDAC5 2160 operates with $\pm 15$ volt analog supplies, a separate +5 V digital supply and separate analog and digital grounds to provide maximum noise immunity. All logic input levels are TTL and 5 volt CMOS compatible. Lasertrimmed thin film technology ensures accuracy over time and environmental changes.

BLOCK DIAGRAM


ABSOLUTE MAXIMUM RATING (Beyond Which Damage May Occur) $25^{\circ} \mathrm{C}$ (1)

Supply Voltages
VCC to AGND ..................................... +18 V
VEE to AGND ...................................... - 18 V
VDD to DGND...................................... +6 V
AGND to DGND Differential..................... +0.5 V

## Temperature

Temperature, case
-60 to $+140^{\circ} \mathrm{C}$
junction ............................. $+150^{\circ} \mathrm{C}$
Lead Temperature (soldering 10 seconds) .. $+300^{\circ} \mathrm{C}$
Storage Temperature
-65 to $+150^{\circ} \mathrm{C}$

## Input Voltages

All Digital Inputs to DGND.... -0.3 V to (VDD +0.3 V )
REF $\operatorname{N}$ to AGND 0 to +10 V

NOTE 1: Operation at any Absolute Maximum Rating is not implied. See Electrical Specifications for proper nominal applied conditions in typical applications.

## RECOMMENDED OPERATING CONDITIONS



Temperature
Temperature, Ambient (1) $\ldots \ldots \ldots \ldots \ldots . .-25$ to $+85^{\circ} \mathrm{C}$

NOTE1: Minimum air flow 50 LFPM.

## ELECTRICAL SPECIFICATIONS

$T_{A}=25^{\circ} \mathrm{C}, \mathrm{VCC}=15 \mathrm{~V}, \mathrm{VDD}=5 \mathrm{~V}$, unless otherwise specified.


## ACCURACY SPECIFICATIONS

| Integral Linearity Error |  | 1 | $\pm .0015$ | $\pm .003$ | $\pm .0023$ | $\pm .0045$ | \%FSR |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Integral Linearity Drift |  | I | $\pm 1$ | $\pm 2$ | $\pm 1$ | $\pm 2$ | PPM/ ${ }^{\circ} \mathrm{C}$ |
| Differential Linearity Error |  | I | $\pm .003$ | $\pm .006$ | $\pm .003$ | $\pm .006$ | \%FSR |
| Differential Linearity Drift |  | I | $\pm 1$ | $\pm 2$ | $\pm 1$ | $\pm 2$ | PPM $/{ }^{\circ} \mathrm{C}$ |
| Gain Error |  | 1 | $\pm 0.2$ | $\pm 0.3$ | $\pm 0.2$ | $\pm 0.3$ | \%FSR |
| Gain Error Drift |  | I | $\pm 20$ | $\pm 40$ | $\pm 20$ | $\pm 40$ | PPM $/{ }^{\circ} \mathrm{C}$ |
| Zero Offset Error |  | 1 | $\pm 0.1$ | $\pm 0.2$ | $\pm 0.1$ | $\pm 0.2$ | \%FSR |
| Zero Offset Error Drift |  | 1 | $\pm 10$ | $\pm 15$ | $\pm 10$ | $\pm 15$ | PPM $/{ }^{\circ} \mathrm{C}$ |
| Bipolar Offset Error |  | 1 | $\pm 10$ | $\pm 15$ | $\pm 10$ | $\pm 15$ | mV |

DAC OUTPUT SPECIFICATIONS

| lout |  | V | 5 | 5 | mA |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Rout |  | V | $1 \mathrm{~K} \pm 200$ | $1 \mathrm{~K} \pm 200$ | $\Omega$ |
| Cout | See Fig. 1 | V | 12 | 12 | pF |
| Output Compliance (2) |  | V | $\pm 2.5$ | $\pm 2.5$ | V |
| Output Noise | $\mathrm{BW}=1 \mathrm{MHz}$ | V | 40 | 40 | $\mu \mathrm{RMS}$ |

DYNAMIC SPECIFICATIONS

| Settling Time | to $.0015 \%$ | V | 150 | 150 | ns |
| :--- | :---: | :---: | :---: | :---: | :---: |


| Parameter | Test <br> Conditions | Test <br> Level (1) | HDAC52160B |  | Typ | Max | MinHC52160C <br> Typ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

LOGIC SPECIFICATIONS

| $\mathrm{VIH}(3)$ |  | I | 3.75 | 3.75 | V |  |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{VIL}(4)$ |  | I |  | 1.5 | 1.5 | V |
| IIH |  | I |  | 5 | 16 | 5 |
| IIL |  | I | 16 | $\mu \mathrm{~A}$ |  |  |

## REFERENCE

| Reference Output Voltage |  | I | 4.99 | 5 | 5.01 | 4.99 | 5 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reference Voltage Drift |  | I | 5.01 | V |  |  |  |
| Max. Reference Output Load | TotalCurrent(5) | IV | $\pm$ | $\pm 35$ | 25 | $\pm 35$ | $\mathrm{PPM} /{ }^{\circ} \mathrm{C}$ |
| Output Noise (6) | $\mathrm{BW}=1 \mathrm{MHz}$ | V | 8 |  | 8 | mA |  |

POWER SUPPLIES

| VCC Supply Current | VCC $=+15 \mathrm{~V}$ | I | 4 | 6 | 4 | 6 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| VEE Supply Current | $\mathrm{VEE}=-15 \mathrm{~V}$ | I | mA |  |  |  |
| VDD Supply Current | $\mathrm{VDD}=+5 \mathrm{~V}$ | I | 24 | 35 | 24 | 35 |
| Power Dissipation |  | mA |  |  |  |  |
| PSRR, VCC | $\mathrm{VCC}=15 \mathrm{~V} \pm 5 \%$ | V | 9 | 6 | 9 | mA |
| PSRR, VEE | $\mathrm{VEE}=15 \mathrm{~V} \pm 5 \%$ | V | .005 | 650 | 450 | 660 |
| PSRR, VDD | $\mathrm{VDD}=5 \mathrm{~V} \pm 5 \%$ | V | .030 | .005 | $\% \mathrm{~mW} / \% \mathrm{Ps}$ |  |

NOTES:
(1) ELLECTRICAL CHARACTERISTICS TESTING

All electrical characteristcs are subject to the following conditions:

All parameters having Min/Max. specifications are guaranteed. The Test Level column indicates the specific device testing actually performed during production and Quality Assurance inspection. Any blank sections in the data columns indicate that the specification is not tested at the specified condition.

Unless otherwise noted, all tests performed after a 10 min . power soak.

## TEST LEVEL

## TEST PROCEDURE

$100 \%$ production tested at the specified temperature.
$100 \%$ production tested at $\mathrm{Ta}=$ $25^{\circ} \mathrm{C}$, and sample tested at the specified temperature.

QA sample tested only at the specified temperatures.

Parameter is guaranteed (but not tested) by design and characterization data.

Parameter is a typical value for information purposes only.
(2) Accuracy is not guaranteed beyond this limit.
(3) Accuracy is not guaranteed below this limit.
(4) Accuracy is not guaranteed above this limit.
(5) Reference Load:

$$
\begin{aligned}
\text { REF } \mathbb{N} & =1 \mathrm{~mA} \\
B P O & =2.5 \mathrm{~mA}
\end{aligned}
$$

(6) Reference decoupled as shown in Figure 6.

## TERMINOLOGY

## Integral Linearity Error

Integral linearity error is a measure of the maximum deviation from a straight line passing through the end points of the DAC transfer function. It is measured after adjusting for zero offset error and gain error.

## Differential Linearlty Error

Differential linearity error is the difference between the measured change and the ideal 1 LSB change between two adjacent codes. A specified differential nonlinearity of <1 LSB ensures monotonicity.

## Gain Error

Gain error, also known as full-scale error, is the deviation of the actual DAC full-scale output from the ideal fullscale output. For the HDAC52160, ideal full-scale output is [( $65,535 / 65,536) \cdot 5 \mathrm{~mA}+$ Offset Error]. Gain error and offset errors are adjustable to zero using the external trim networks shown in Figures 5 and 4, respectively.

## Output Compliance

Output compliance is the allowable range of voltage swing for pin DAC OUT. Beyond the specified output compliance other specifications, such as integral nonlinearity, are not guaranteed.

## GENERAL CIRCUIT DESCRIPTION

The HDAC52160 uses a unique design approach to set a new standard in monolithic DAC performance. It delivers exceptional 16-bit accuracy and stability over temperature and, at the same time, exhibits an extremely fast 150 ns settling time. On chip support functions include a stable band-gap voltage reference and the appropriate application resistors for output scaling. Inclusion of these functions both reduces the external analog component requirements and further increases accuracy. Digital circuitry on the chip is kept to a minimum (limited to the digital inputs) thus minimizing internal noise generation and providing interface flexibility.

## DAC Circultry

The HDAC52160 DAC uses an R-2R ladder for the least significant bits. This ladder, which consists of a resistor network, successively divides the (remaining) reference current to produce a binary weighted current division. In other words, in moving down the ladder, each $2 R$ resistor leg has half the current flow of the previous leg. Each 2R resistor leg is connected to a current source that is
trimmed during manufacturing to provide the 16 -bit accuracy. Bipolar switches within each leg are controlled by the respective data bit (pins D0 through D15). When the controlling data bit is low, the 2R resistor leg current is steered to pin DAC OUT. When the data bit is high, the leg current is steered to the DAC RTN pins (DAC RTN SENSE, DAC RTN 1, and DAC RTN 2), which are connected to analog ground.

Figure 1 illustrates the equivalent output circuit of the HDAC52160 showing on-chip application resistors and parasitic capacitances.


FIGURE 1. Equivalent HDAC52160 Output Circult

## APPLICATION INFORMATION

## ACTIVE CURRENT - TO VOLTAGE CONVERSION

In many DAC applications, the output current needs to be converted into a usable voltage signal. The most common current-to-voltage configuration for the HDAC52160 output is shown in Figure 2. Here, an external op amp in conjunction with the internal feedback resistor(s) is used for current-to-voltage (l-to-V) conversion. The op amp both provides a buffered Vout and maintains DAC OUT at virtual ground. This way, Vout can provide up to a 10 volt output swing (using internal feedback resistors) and the Output Compliance specification ( $\pm 2.5$ volts maximum) is met.

Vout swing is determined by the feedback resistance. For a 5 volt Vout swing, the op amp's output is connected to pin 5V FSR ("Full Scale Range") which


FIGURE 2. Connection of External OP AMP for Active Current-to-Voltage Conversion
provides $1 \mathrm{k} \Omega$ feedback resistance. A 10 volt Vout swing is derived by connecting the op amp output to pin 10 V FSR. This feedback connection option is illustrated by the dotted line in Figure 2. Properly trimmed as discussed later, the connections of Figure 2, as indicated, would result in the ideal output values as listed in Table I.

To configure the bipolar output range as indicated in Table I, the BPO pin is connected to DAC OUT. This

| INPUT CODE | OUTPUT VOLTACE RANGES |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | UNIPOLAR |  | BIPOLAR |  |
|  | 5 VOLT | 10 VOLT | 5 VOLT | 10 VOLT |
| 1111111711111111 | 0 | 0 | -2.50 V | -5.00V |
| 1111111111111110 | + $76.3 \mu \mathrm{~V}$ | + $152.6 \mu \mathrm{~V}$ | -2.499924 V | -4.999846 V |
| 0111111111111111 | $+2.500 \mathrm{~V}$ | +5.00V | 0.00 V | 0.00 V |
| 0000000000000000 | +4.999924 V | $+9.999846 \mathrm{~V}$ | +2.499924 V | $+4.999846 \mathrm{~V}$ |

TABLE 1. Normalized voltage values for programmable Output Ranges. (Using Figure 6)
connection option is illustrated by the dashed line Figure 2 ; this offsets the output range by half of the full scale range, so that a half-scale digital input value results in a output current value of zero.

The pin connections for the active I-to-V ranges supported by the internal application resistors are summarized in Table II.

## Operational Amplifier Selection

Selection of the external op amp involves understanding the final system performance requirements in terms of

| DEvice Pams | OUTPUT VOLTACE RANCES |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | UNIPOLAR |  | BIPOLAR |  |
|  | 5 VOLT | 10 VOLT | 5 Vort | 10 VOLT |
| OPO | NOT CONNECTED | NOT CONNECTED | CONNECTED TO DAC OUT | CONNECTED TO DAC OUT |
| SV P8R | CONNECTEDTO OP AMP OUTPUT | NOT CONNECTED | CONNECTED TO OP AMP OUTPUT | NOT CONNECTED |
| 10V F8R | NOT CONNECTED | CONNECTED TO OP AMP OUTPUT | NOT CONNECTED | CONNECTEDTO OP AMPOUTPUT |

## TABLE 2. Device Pin Connection Summary for Output Range Programming (Active I-to-V Conversion Only)

both speed and accuracy. To maintain the 16 -bit, $\pm 1 / 2$ LSB accuracy provided by DAC OUT at Vout shown in Figure 2, the op amp open loop gain (Avol) must be 96 dB minimum. Any gain lower than this will contribute an error in the I -to-V conversion circuit. To maintain the 150 ns settling time capability provided by DAC OUT at Vout, the op amp must have a minimum gain bandwidth of 50 MHz and settling time of less than 100 ns to $0.0015 \%$ of full scale.

## Non-Standard Output Ranges

By connecting an external resistance in series or parallel with the internal feedback resistances, it is possible to customize the voltage output range at Vout. The output range offset similarly can be customized. If these modifications are attempted, however, several cautions are in order. First, the internal resistors (used for feedback, offset, etc.) are trimmed for relative accuracy and not absolute accuracy which can vary $\pm 20 \%$. Since 16 -bit accuracy requires matching to within $0.00075 \%$, it is difficult to attain this precision over the wide trim range required. Second, since the internal resistors are integrated on the same monolithic chip, they will temperature track each other but not necessarily an external resistor. The temperature coefficient of these internal thin-film resistors is very low, so optimum performance is achieved by using an external resistor with a low temperature coefficient.

## PASSIVE CURRENT-TO-VOLTAGE CONVERSION

Because of the HDAC52160's high voltage compliance, a voltage output can be derived directly at DAC OUT in a method suitable for some applications. By driving a load resistor directly with the current from DAC OUT, a voltage drop results producing Vout. An example of this implementation is shown in Figure 3, where an internal feedback resistor is used as the load (10V FSR is grounded to optimize settling time). By utilizing all internal resistors, this circuit offers optimized stability and matching.

Output current from the DAC ranges between 0 and 5 mA , which corresponds to an input code of all 1's and all 0 's, respectively. The net $500 \Omega$ load of Figure 3 results in a -2.5 to 0 volt output range which stays within the specified output compliance limit. An external load resistor could also be used with this circuit, however there are difficulties with this arrangement; thermal tracking is not optimum, and the gain adjustment required to overcome the absolute internal resistance and DAC output current errors is beyond the correction range provided by the trim circuit, which is described later.

Note that the input resistance of the circuit driven by Vout will be placed in parallel with the load resistor. This hence limits the application of Figure 3 to high impedance loads. Also note that if a buffer (or other active circuit) is used at Vout in Figure 3, that circuit's CMRR must be at least 100 dB to maintain the DAC's accuracy. This is an advantage of the active current-tovoltage configuration shown in Figure 2, where the input of the op amp is always at virtual ground.

## OUTPUT OFFSET COMPENSATION

Although the zero offset error of the HDAC52160 is pretrimmed to within $\pm 0.2 \%$ of the full scale range, some


FIGURE 3. Connection of Internal Load Resistors for Passive Current-to-Voltage Conversion
applications require better accuracy. The offset trim network of Figure 4, shown connected to DAC OUT, will allow offset adjustment in excess of $\pm 0.2 \%$. This trim network can be used for the active l-to-V conversion network of Figure 2 or the passive circuit of Figure 3. When using an external op amp as in Figure 3, optimum offset stability may be achieved by using the nulling network recommended by the op amp's manufacturer.

Although accuracy of the offset network components is not important, temperature tracking of the resistor and potentiometer values will affect offset trim stability. The resistors and potentiometer should have a low temperature coefficient and the potentiometer should be a high quality, multi-turn component to ensure minute adjustability and stability over time and temperature. The $0.1 \mu \mathrm{~F}$ capacitors shown (typically ceramic) are used to decouple power supply noise from the DAC output circuit.


FIGURE 4. Offset Compensation Network Useful for All Output Configurations

## LOGIC INTERFACE

Because of the low logic input current specification, most TTL families will adequately drive the HDAC52160, even though minimum VIH is specified at 3.75 volts, a figure relatively high by TTL standards. Non-adherence to the VIH spec can result in a less than specified DAC accuracy. High-Speed CMOS logic (HC) or High-Speed CMOS logic with TTL compatible inputs (HCT) are directly compatible with the HDAC52160 logic inputs.

## GAIN ADJUSTMENT

With the gain error of the HDAC52160 pre-trimmed to within $\pm 0.3 \%$ of full scale accuracy, many applications require external gain adjustments. Configuration of the external gain adjustment network is shown is Figure 5. The adjustment potentiometer is connected between two low-noise voltage sources, REF OUT and AGND, as shown. The two bypass capacitors shown further help to elliminate noise. Because of the voltage source
asymmetry in relationship to the potentiometer wiper, the adjustment range is an asymmetric $-0.6 \%$ to $+1 \%$. This adjustment range does sufficiently compensate for the error of the device, and the network will work for any type of output configuration. The adjustment range can be made larger and symmetrical by using a circuit similar to the offset compensation network as shown in Figure 4, but with the consequence of introducing power supply noise (and power supply variations) into the vital voltage reference circuit.

The selection criteria for the gain adjustment network components is similar to those described for the offset compensation network; accuracy is not important, but temperature stability is.


FIGURE 5. Gain Trim Network Sultable For All Output Configurations

## CIRCUIT LAYOUT CONSIDERATIONS

In any analog system design, care must be taken in the circuit layout process. The design of a high-speed, 16bit analog system offers an exceptional challenge. The integrity of the system's power supply and grounding is critical, and as with any precision analog components, good decoupling is needed directly at the device. Analog signal traces must be routed in a manner to minimize coupling from potential noise sources. With a 5 volt full-scale output voltage range, a mere $38 \mu \mathrm{Vpp}$ noise level is equivalent to $1 / 2$ LSB. Low amplitude noise such as this is virtually impossible to eliminate without totally shielding the analog circuit portion.

The power supply must be a well-regulated, noise-free analog voltage source. As with any analog device, the PSRR performance of the HDAC52160 degrades with higher frequency components. Logic noise in the supply or ground line contains high frequency components, so separate supplies and ground returns are recommended for the analog and logic portions of the system. Radiated noise from digital signal traces and power supply traces must also be avoided. Completely shield the analog circuit portion from digital circuitry and digital power supplies and ground. A separate analog ground plane near the device should be used to shield the digital data lines going into the device; this plane should have a trace that completely surrounds the digital

FIGURE 6. Typical HDAC52160 Application Circult
inputs, if possible. If an analog ground plane is used with the device for shielding, keep the space between the digital guard plane and analog ground plane wide to prevent capacitive coupling. The best analog ground plane is one with the least resistance, i.e., the minimum total "squares" of surface area, regardless of size. All device grounding should be to the analog ground plane, except for the GND RTN pins which should be tied to the plane at one connection point only.

Figures 5 and 6 show the implementation of decoupling devices ( $0.01 \mu \mathrm{~F}$ and $15 \mu \mathrm{~F}$ in parallel) at pin REF OUT. These devices should be connected to the analog ground and their incorporation will minimize the overall AD conversion noise.

Since virtually all the interfacing to the HDAC52160 is analog in nature (the logic inputs are actually analog
current switches), DGND and AGND should be tied together and treated as an analog ground. This analog ground and the systems digital ground should be intertied only at a single point which has a low impedance path back to the system's power supplies. This will prevent modulation of the analog ground by digital power supply currents as well as digital noise injection.

The external components should be connected to the HDAC52160 with minimum length leads to help prevent noise coupling. The inputs of the external op amp are especially sensitive, so they should have short traces and be well shielded.

To the circuit driven by the HDAC52160, voltage drop in the common analog ground will appear as voltage offset. To avoid this, the HDAC52160 is provided with the DAC SENSE pin which can be used for remote ground potential sensing.


HDAC52160 Pin Assignment

| PIN | PIN NAME |
| :--- | :--- |
|  |  |
| 1 | 5V FSR |
| 2 | 10V FSR |
| 3 | VDD |
| 4 | DGND |
| 5 | VCC |
| 6 | DAC OUT |
| 7 | DAC RTN 1 |
| 8 | VEE |
| 9 | AGND |
| 10 | GAIN ADJ |
| 11 | REF IN |
| 12 | REF OUT |
| 13 | BPO |
| 14 | VEE |
| 15 | DAC RTN 2 |
| 16 | DAC RTN SENSE |
| 17 | D0 |
| 18 | D1 |
| 19 | D2 |
| 20 | D3 |
| 21 | D4 |
| 22 | D5 |
| 23 | D6 |
| 24 | D7 |
| 25 | D8 |
| 26 | D9 |
| 27 | D10 |
| 28 | D11 |
| 29 | D12 |
| 30 | D13 |
| 31 | D14 |
| 32 | D15 |

PIN FUNCTION
Output range scaling application resistor Output range scaling application resistor +5 volt power supply connection Digital ground connection +15 volt power supply connection Analog current output of DAC DAC ground current return path -15 volt power supply connection Analog ground connection Input reference trim adjustment Input for internal or external reference Output of internal reference Output offseting application resistor - 15 volt power supply connection DAC ground current return path DAC ground current sense connection Input data bit 0 (LSB)
Input data bit 1 Input data bit 2 Input data bit 3 Input data bit 4 Input data bit 5 Input data bit 6 Input data bit 7 Input data bit 8 Input data bit 9 Input data bit 10 Input data bit 11 Input data bit 12 Input data bit 13 Input data bit 14 Input data bit 15 (MSB)

[^11]
## 8-BIT, HIGH SPEED RASTER DIA CONVERTER

## FEATURES:

- 125 MWPS Conversion Rate
- Pin-Compatible with AD9700 with Improved Performance
- RS-343-A Compatible
- Complete Video Controls: Sync, Blank, Bright and Reference White
- ECL Compatible
- Single Power Supply
- Stable On-Chip Bandgap Reference


## APPLICATIONS:

- Color or Monochrome Displays
- High Resolution Raster Graphics
- Medical Electronics: CAT, PET, MR Imaging Displays
- CRT Terminals
- CAD/CAE Workstations
- Solids Modeling
- General Purpose High-Speed DIA Conversion

The HDAC97000 will directly drive a doublyterminated 75 Ohm transmission line to standard video levels.

The precision internal reference is a bandgap type, suitable for stable operation over wide temperature ranges. The HDAC97000 is fabricated using an advanced VLSI Bipolar process for excellent performance, low power consumption, and high reliability in a choice of convenient packages.

## GENERAL DESCRIPTION

The HDAC97000 is a fully monolithic 8 -bit video digital-to-analog converter specifically designed for raster graphic display applications. The HDAC97000 is complete with an 8 -bit D/A converter, special video controls, on-chip bandgap reference and data registers.

Four unregistered video controls (Sync, Blank, $+10 \%$ Bright and Reference White) allow full reconstruction of RS-343-A compatible video signals from composite inputs. All data and control inputs are compatible with standard ECL.

## BLOCK DIAGRAM

## ABSOLUTE MAXIMUM RATINGS

## Supply Voltages

VEE

Input Voltages
Clock, Data and Controts (measured to GND) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . VEE to 0.5V

Output
Analog Output applied voltage (measured to GND) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - 3.0 to 3.0 V
Analog Output applied current ${ }^{2}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60 mA
Output Short Circuit Duration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Unlimited

## Temperature



## Notes:

1. Operation at any Absolute Maximum Rating is not implied. See Electrical Specifications for proper nominal applied conditions in typical applications.
2. Current is specified as positive conventional current flowing into the device.

## ELECTRICAL SPECIFICATIONS

| PARAMETER | TEST <br> CONDITIONS | TEST <br> LEVEL | MIN | TYP | MAX | UNITS |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

DC ELECTRICAL CHARACTERISTICS $v_{C C A}=0.0 \mathrm{v}, \mathrm{v}_{\text {EEA }}=\mathrm{v}_{\text {EED }}=-5.2 \mathrm{v} \pm 0.3 \mathrm{v}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{C}}=0 \mathrm{PF}$.

| IEE | Supply Current |  | 1 | -155-170 |  |  | mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {in }}$ | input Capacitance Clock, Data \& Controls |  | V |  | 3 |  | pF |
| $\mathrm{V}_{\mathrm{OC}}$ | Output Compliance Voltage |  | V | -2 |  | +0.5 | V |
| ${ }^{R_{\text {OUT }}}$ | Equivalent Output Resistance |  | 1 | 560 | 800 | 1040 | Ohms |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance |  | V |  | 15 |  | pF |
| IOUT | Maximum Output Current | $\mathrm{I}_{\text {REF }}=\mathrm{MAX}$ | IV |  |  | -30 | mA |
| IIL | Input Current, Logic LOW, Data \& Controls |  | 1 |  | 70 | 120 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{H}}$ | input Current, Logic HIGH, Data \& Controls |  | 1 |  | 90 | 150 | $\mu \mathrm{A}$ |
| IL | Linearity Error, Integral, Terminal Based | Notes 2, 3 | 1 |  |  | $\pm 0.2$ | \% Gray Scale |
| DNL | Linearity Error Differential | Notes 2, 4 | 1 |  |  | $\pm 0.2$ | \% Gray Scale |
| 'os | Output Offset Current | $\begin{aligned} & \text { Data }=\text { Sync }= \\ & \text { Blank }=1, \\ & \text { Bright }=0 \end{aligned}$ | 1 |  | -8 | -19 | $\mu \mathrm{A}$ |

ELECTRICAL SPECIFICATIONS

| PARAMETER | TEST <br> CONDITIONS | TEST <br> LEVEL | MIN TYP MAX | UNITS |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

DC ELECTRICAL CHARACTERISTICS $v_{C C A}=0.0 v^{\prime} v_{E E A}=v_{E E D}=-5.2 v \pm 0.3 \mathrm{v}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{C}}=0 \mathrm{PF}$.

| $\mathrm{V}_{\text {OS }}$ Output Offset Voltage |  | 1 | $-300-700$ | $\mu \mathrm{V}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{TC}_{\mathrm{G}}$ Gain Error Tempco |  | IV | 50 | ppm $/{ }^{\circ} \mathrm{C}$ |
| PSS Power Supply Sensitivity | Supply to Output | 1 | . 005 | \%/N |
| $\mathrm{V}_{\text {EE }}$ Supply Voltage |  |  | $-4.75-5.2-5.5$ | V |
| $\mathrm{V}_{\text {IL }} \quad$ Input Voltage, Logic LOW |  | 1 | -1.70 | V |
| $\mathrm{V}_{\mathrm{IH}} \quad$ Input Voltage, Logic HIGH |  | 1 | -0.90 | V |
| RESOLUTION (full scale) |  | 1 | 8 | Bits |
| LSB WEIGHT (voltage) ${ }^{5}$ |  | 1 | 2.5 | mV |
| LSB WEIGHT (current) ${ }^{5}$ |  | 1 | 66.67 | $\mu \mathrm{A}$ |
| TEMPERATURE COEFFICIENTS Linearity Zero Offset Gain Error |  | IV | $\begin{aligned} & 30 \\ & 12 \\ & 50 \end{aligned}$ | ppm $/{ }^{\circ} \mathrm{C}$ <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| DATA INPUTS <br> [Complementary Binary (CBN)] Logic Compatibility Logic Voltage Levels " 1 " (Positive Logic) " O " Input Capacitance Input Resistance | to VEE <br> to VEE |  | $\begin{array}{ccc}  & \text { ECL } & \\ -0.9 & & -1.7 \\ & 5 & \\ & 50 & \end{array}$ | $\begin{aligned} & v \\ & v \\ & \mathrm{pF} \\ & \mathrm{~K} \Omega \end{aligned}$ |
| REFERENCE WHITE, COMPOSITE SYNC, BLANKING AND 10\% BRIGHT INPUTS Logic Compatibility Logic Voltage Levels " 1 " (Positive Logic) " 0 " Input Capacitance Input Resistance | to VEE to VEE |  | $\begin{array}{ccc}  & \text { ECL } & \\ -0.9 & & -1.7 \\ & 5 & \\ & 50 & \end{array}$ | $\begin{aligned} & V \\ & v \\ & \mathrm{pF} \\ & \mathrm{KR} \end{aligned}$ |

ELECTRICAL SPECIFICATIONS

| PARAMETER | TEST CONDITIONS | TEST LEVEL | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

DC ELECTRICAL CHARACTERISTICS $v_{C C A}=0.0 \mathrm{v}, \mathrm{v}_{\text {EEA }}=v_{\text {EED }}=-5.2 \mathrm{v} \pm 0.3 \mathrm{v}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{C}}=0 \mathrm{PF}$.

| SET-UP CONTROL ${ }^{5},{ }^{\circ}$ Ground <br> Open 1 K Ohm to -5.2 Supply $-5.2 \mathrm{~V}$ | $v$ $v$ $v$ $v$ | $\begin{gathered} 0 \\ -53.6 \\ -71.4 \\ -142.9 \end{gathered}$ | mV (0 IRE Units) mV (7.5 IRE Units) mV (10 IRE Units) mV (20 IRE Units |
| :---: | :---: | :---: | :---: |
| OUTPUT-COMPOSITE SYNC ${ }^{5,}{ }^{\circ}$ Current <br> Voltage | V | $\begin{gathered} 0 \text { or } \\ -7.6 \\ 0 \text { or } \\ -286 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & ( \pm 5 \%) \\ & \mathrm{mV} \\ & \pm 5 \%) \\ & \hline \end{aligned}$ |
| OUTPUT-10\% BRIGHT ${ }^{5}$, ${ }^{7}$ Current <br> Voltage |  | $\begin{gathered} 0 \text { or } \\ -1.9 \\ 0 \text { or } \\ -71 \end{gathered}$ | $\begin{aligned} & m A \\ & ( \pm 5 \%) \\ & m V \\ & ( \pm 5 \%) \end{aligned}$ |
| OUTPUT-COMPOSITE BLANKING ${ }^{5},{ }^{6}$ Current <br> Voltage | V | 0 and -1.43 -1.90 or -3.81 0 and -53.6 -71 or -142.9 | mA ( $\pm 5 \%$ ) <br> mV ( $\pm 5 \%$ ) |
| POWER REQUIREMENTS Current Consumption ( -5.2 V ) Power Dissipation Power Supply Rejection | V | $\begin{aligned} & 140 \\ & 728 \\ & .025 / .25 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mW} \\ & \% \text { Gray Scalel } \end{aligned}$ |
| TEMPERATURE RANGE Operating (Ambient) Storage |  | $\begin{array}{ll} -25 & +85 \\ -55 & +150 \end{array}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

## DC ELECTRICAL CHARACTERISTICS NOTES

${ }^{*} \theta_{C A}=30^{\circ} \mathrm{C} / \mathrm{W}$ typical at 500 LFPM .

1. The sum of tpWL and tPWH must always equal or exceed the minimum conversion cycle time.
2. Gray Scale $=$ Video White Level $\cdot$ Video Black Level $=643 \mathrm{mV}$ (nominal)
3. $\pm \%$ Gray Scale $=$ LSB (Least Significant Bit).
4. $\pm \%$ Gray Scale = LSB (Least Significant Bit).
5. 90 IRE Full Gray Scale.
6. Relative to Black.
7. Reference White, Composite Sync, and Composite Blanking are enabled with logic ' 0 '"; $10 \%$ Bright is enabled with logic " 1 ". Composite Sync or Composite Blanking control signals reset input registers.

ELECTRICAL SPECIFICATIONS

| PARAMETER | TEST <br> CONDITIONS | TEST <br> LEVEL | MIN TYP MAX | UNITS |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

AC ELECTRICAL CHARACTERISTICS $R_{L}=37.50 \mathrm{hms}, C_{L}=5 p F T_{A}=25^{\circ} \mathrm{C}$

| F | Maximum Conversion Rate | Note 2 | 1 | 125 |  | MWPS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{d}}$ | Clock to Output Delay |  | 1 |  | 4.0 | ns |
| $\mathrm{t}_{\text {st }}$ | Settling Time | $\begin{aligned} & \pm 1 / 2 \text { LSB } \\ & \pm 0.2 \% \text { Gray Scale } \end{aligned}$ | V |  | 10 | ns |
| $t_{r}, t_{f}$ | Rise/Fall Time | $10 \%$ to $90 \%$ of Gray Scale ${ }^{3}$ | 1 |  | 1.75 | ns |
| SR | Slew Rate |  | 1 | 300 | 450 | $V / \mu \mathrm{s}$ |
| tpWL | Clock Pulse Width, LOW ${ }^{\text {' }}$ |  | 1 | 2.5 |  | ns |
| tpWH | Clock Pulse Width, HIGH |  | 1 | 2.5 |  | ns |
| $\mathrm{t}_{\mathbf{s}}$ | Setup Time, Data and Controls |  | 1 | 2.5 | 1.5 | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Hold Time, Data and Controis |  | 1 | 1 | -0.5 | ns |
| PSRR | Power Supply Rejection Ratio | Supply to Output ${ }^{5}$ | V |  | -22 | dB |
| $\mathrm{G}_{\mathrm{E}}$ | Peak Glitch Area ("Energy") | Notes 5, 6 | V |  | 35 | pico- <br> Volt- <br> Seconds |
| $\mathrm{FT}_{\mathrm{C}}$ | Feedthrough, Clock | Data $=$ Constant ${ }^{\prime}$ | 1 | -20 |  | dB |
| $\mathrm{FT}_{\mathrm{D}}$ | Feedthrough, Data | Clock $=$ Constant ${ }^{7}$ |  |  |  | dB |
| SPEED GRAY | PERFORMANCE- <br> SCALE OUTPUT <br> Settling Time (Voltage Max.) <br> Slew Rate <br> Update Rate <br> Rise Time <br> Glitch Energy |  | V |  | $\begin{gathered} 10 \\ 400 \\ 125 \\ 1.5 \\ 50 \end{gathered}$ | ns (to $0.4 \%$ of Gray Scale) $\mathrm{V} / \mu \mathrm{s}$ MWPS <br> ns pV -s |
| STOBE | INPUT <br> Logic Compatibility Logic Voltage Levels " 1 " <br> (Positive Logic) " 0 " <br> Set-up Time (Data) <br> Hold Time (Data) <br> Propagation Delay | Logic Loading 5 pF and $50 \mathrm{k} \Omega$ To - 5.2 V | V |  | $\begin{gathered} \text { ECL } \\ -0.9 \\ -1.7 \\ 1.5 \\ 0 \\ 4 \end{gathered}$ | $\begin{aligned} & v \\ & v \\ & n s \\ & n s \\ & n s \\ & n s \end{aligned}$ |


| PARAMETER | TEST <br> CONDITIONS | TEST <br> LEVEL | MIN TYP MAX | UNITS |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

AC ELECTRICAL CHARACTERISTICS $R_{L}=37.50 \mathrm{hms}, C_{L}=5 P^{\prime} T_{A}=25$ to $+85^{\circ} \mathrm{C} \cdot$

| SPEED PERFORMANCE- | Settling Time |  |  |  |
| :---: | :--- | :--- | :--- | :--- |
| CONTROL INPUTS | To 10\% of |  |  |  |
| Composite Sync | Final Value | $\vee$ | 10 | ns |
| Composite Blank |  | 10 | ns |  |
| Reference White |  |  | 10 | ns |
| Reference Black |  |  | 10 | ns |
| 10\% Bright |  |  | 10 | ns |

## AC ELECTRICAL CHARACTERISTICS NOTES

${ }^{*} \theta_{C A}=30^{\circ} \mathrm{C} / \mathrm{W}$ typical at 500 LFPM .

1. The sum of tPWL and tPWH must always equal or exceed the minimum conversion cycle time.
2. MWPS-MegaWords Per Second $\approx \mathrm{MHz}$.
3. Gray Scale = Video White Level $\cdot$ Video Black Level $=643 \mathrm{mV}$ (nominal).
4. $20 \mathrm{KHz}, 600 \mathrm{mV}$ p.p ripple superimposed on $\mathrm{V}_{\mathrm{EE}}$; dB relative to full Gray Scale $=0 \mathrm{~dB}$.
5. Glitch can be further reduced by trimming Glitch Adjust.
6. Glitch Area (voltage time) is sometimes referred to as an "energy", although this is not dimensionally correct. The Peak Glitch Area is the maximum area deviation from the ideal output. Since glitches are typically "doublets" of symmetric positive and negative excursions, the average glitch area approches zero.
7. dB relative to full Gray Scale $=0 \mathrm{~dB}, 300 \mathrm{MHz}$ bandwidth limit.

## ELECTRICAL CHARACTERISTICS TESTING

All electrical characteristics are subject to the following conditions:

All parameters having Min./Max. specifications are guaranteed. The Test Level column indicates the specific device testing actually performed during production and Quality Assurance inspection. Any blank sections in the data columns indicates that the specification is not tested at the specified conditions.

Unless otherwise noted, all tests are pulsed tests, therefore $T_{j}=T_{c}=T_{a}$.

## TEST LEVEL TEST PROCEDURE

I $100 \%$ production tested at the specified temperature.

II $\quad 100 \%$ production tested at $\mathrm{T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$, and sample tested at specified temperature.

III QA sample tested only at specified temperatures.

IV Parameter is guaranteed (but not tested) by design and characterization data.

V Paramater is a typical value for information purposes only.

## HDAC97000 VIDEO DAC CHARACTERISTICS

[^12]```
STEP SIZE
2.5 mV
```

[^13]```
REFERENCE WHITE LEVEL
    (+0.6375V relative to Reference Black)
DIGITAL INPUT FOR REFERENCE WHITE
All ones (11111111)
```

    +100 IRE Units \((+0.714 \mathrm{~V})\) relative to Blanking Level with standard set-up,
    REFERENCE WHITE CONTROLS - PIN 16
Logic " 0 " overrides Video Input Word and drives to Reference White Level

REFERENCE BLACK LEVEL

- 0.7085 Absolute
+10 IRE Units ( +71 mV ) relative to Blanking Level with standard set-up

DITIGAL INPUT FOR REFERENCE BLACK All zeros (00000000)

## SET-UP CONTROL

User Programmable in four levels to set Blanking Level (relative to Reference Black)

|  | mV | IRE Units |
| :--- | :--- | :--- |
|  | 0 | 0 |
| 1. Input Grounded | -53.6 | 7.5 |
| 3. Input Open 1 K Onm to -5.2 V | -71.4 | 10 (Standard Set-up) |
| 4. Input to -5.2 V | -142.9 | 20 |

COMPOSITE BLANKING LEVEL (with standard set-up)
-0.785V Absolute

- 10 IRE Units ( $\mathbf{- 7 1 m V}$ ) relative to Reference Black

COMPOSITE BLANKING CONTROL - PIN 18
Logic " 0 " overrides Video Input Word and drives output negative by the amount of set-up voltage relative to the Reference Black Level

COMPOSITE SYNC LEVEL
-1.071 V absolute with standard set-up
-40 IRE Units ( -0.286 V ) relative to Blanking Level

## COMPOSITE SYNC CONTROL - PIN 17

Logic ' 0 " overrides Video Input Word. and drives output 0.286 V negative relative to the Reference Black Level (relative values of Blank and Sync Levels sum together with both active)

10\% BRIGHT LEVEL
OV Absolute
All levels are shifted down by 71 mV when the $10 \%$ Bright Control is used
10\% BRIGHT LEVEL • PIN 19
Logic " 0 " causes output to go positive by 71 mV relative to Reference White Level

STROBE INPUT - PIN 11
Logic " 0 " to " " 1 " transition clocks input register - input data heid by latch, slave latch tracks master latch data
Logic " 1 " to " " 0 " transition - slave latch holds previous data, master latch tracks input

## APPLICATION INFORMATION

The HDAC97000 is a fully monolithic 8 -bit video D/A Converter for graphic display applications. It has complete composite controls including Sync, Blank, Reference White, Set-up and $10 \%$ Bright, and will directly drive a 75 Ohm load to RS-343-A video levels. All data and control inputs are compatible with standard ECL. The HDAC97000 is packaged in a 22 lead dual-in-line package and is pin-compatible with the Analog Devices AD9700.

The video control inputs (Sync, Blank, Bright and Reference White) are used for reconstruction of RS-343-A compatible signals from video control inputs.

Video set-up level (the difference between video black and video blank) may be programmed for $0,7.5,10$, or 20 IRE units, depending on the condition of the Set-up Select control.

The HDAC97000 uses a fully binary weighted approach utilizing current switches to implement the DAC. The upper 3 bits are segmented with interdigitated current sources for good matching and better linearity. Each data pin has latches for deskewing input data if the data arrives at different times. This prevents glitches from occurring at the output.

## FUNCTIONAL DIAGRAM



## TYPICAL INTERFACE CIRCUIT

A typical interface circuit using the HDAC97000 in a color raster application is shown in Figure 2. Although the HDAC97000 requires few external components and is extremely easy to use, there are several considerations that should be noted to achieve best performance. The very high operating speeds of the HDAC97000 require good circuit layout, decoupling of supplies, and proper design of transmission lines.

Video input data and controls may be directly connected to the HDAC97000. Note that all ECL inputs are terminated as close to the device as possible to reduce ringing, crosstalk and reflections. A convenient and commonly used microstrip impedance is about 130 Ohms, which is easily terminated using a

330 Ohm resistor to $\mathrm{V}_{\mathrm{ke}}$ and a 220 Ohm resistor to Ground. This arrangement gives a Thevenin equivalent termination of 130 Ohms to -2 Volts without the need for a 2 Volt supply. Standard SIP (Single Inline Package) 220/330 resistor networks are available for this purpose.

It is recommended that the stripline or microstrip techniques be used for all ECL interface. Printed circuit wiring of known impedance over a solid ground plane is recommended. The ground plane should be constructed such that analog and digital ground currents are isolated as much as possible. The HDAC97000 provides separate digital and analog Voc connections to simplify grounding layout.

The analog output and Iser pin are configured so the device can directly drive a 37.5 Ohm impedance system as shown. The source impedance of the HDAC97000 output is 800 Ohms $\pm 30 \%$, thus needing an external source-termination resistor to drive a 75 Ohm transmission line. The load resistor (RL) must be 82.8 Ohms to attain standard RS-343-A video levels. Any deviation from this impedance will affect the resulting video output levels proportionally. As with the data interface, it is important that the analog transmission line has a matched impedance throughout, including connectors and transitions between printed wiring and coaxial cable. The combination of source termination resistor Rs, load resistor RL and load terminator Rr minimizes reflections of both forward and reverse travelling waves in the analog transmission system. The return path for analog output current is Vcca, which is connected internally to the source-termination resistor, Rs.

No external reference is required for operation of the HDAC97000, as this function is provided internally. The internal reference is a bandgap type and is suitable for operation over extended temperature ranges.

The HDAC97000 operates from a single standard +5 Volt or -5.2 Volt supply. Proper bypassing of the supplies will augment the HDAC97000's inherent supply noise rejection characteristics. As shown, a large tantalum capacitor in parallel with smaller ceramic capacitors is recommended for best performance. The small-valued capacitors should be connected as close to the device package as possible, whereas the tantalum capacitor may be placed up to a few inches away. Additional decoupling can be accomplished by placing a $.01 \mu \mathrm{~F}$ between the compensation pin (15) and Vcca. This pin connects internally to the DAC reference, which provides the DAC DC bias.

The timing diagram for the HDAC97000 is shown in Figure 1. Data to the DAC is simultaneously entered on the rising edge of the clock. Data must be valid for a set-up time of ts before, and for a hold time of th after the rising edge of the clock, in order to be correctly entered. The DAC outputs will change in accordance to the clocked input data after a delay time of to. The settling time is specified as the time from when the DAC output is no longer within $1 / 2$ LSB of the previous value until it is within $1 / 2$ LSB of the new value.

The video control inputs cause the DAC output to change directly, without regard to the clock input. All video controls (Sync, Blank, Bright and Reference White) are active-Low (negative true) logic. Figure 3 illustrates the operation of Sync and Blank inputs and the resulting video output signal. As shown, both Sync and Blank must be Low to achieve the proper video Sync level. The video control input hierarchy is given in Table 1, with typical output levels for a set-up level of 10 IRE.

Set-up level is the difference between video Blank and Black levels. The HDAC97000 supports set-ups of 0 , $7.5,10$, and 20 IRE, which are programmed by connecting the Set-up select input to ground ( OV ), not connected, to Vee through a 1 K Ohm resistor, or to $\mathrm{Vex}_{\mathrm{e}}$ ( -5.2 V ), respectively. For most applications the 7.5 IRE option is suitable.

The Reference White input forces the DAC outputs to an all " 1 "s level, which is video "white" in most systems. This is especially useful for clearing the display screen to white during system reset or powerup. The Bright input adds $10 \%$ of full-scale video to the present video level. The Bright feature is commonly used for highlighting cursors or creating overlays of video information. Sync, Blank and Reference White override the data inputs, while Bright may be applied to any video level.

## FIGURE 1 TIMING DIAGRAM



## SETTING OUTPUT DRIVE CAPABILITY

The current set pin (pin 14) adjusts the full-scale output current of the HDAC97000. The resistor designated $\mathrm{R}_{\text {sEI }}$, which governs the current into pin 14, can be calculated in relation to DAC output current as follows:

Equation 1: $\mathrm{R}_{\mathrm{SET}}=\frac{90}{22.59}\left[\frac{1.23 \mathrm{~V}}{\mathrm{~V}_{\text {out G. } .5} / \mathrm{R}_{\mathrm{LOAD}}}\right]$
Here, 1.23 V is the internal reference voltage, $\mathrm{V}_{\text {outg.s. }}$ is the DAC gray scale output voltage and $\mathrm{R}_{\text {LOAD }}$ is the total load resistance on the analog output. In raster scan video applications, $\mathrm{R}_{\text {LOAD }}$ could be equivalent to the load in Figure 2. This would be the internal DAC output resistance in parallel with the output load and cable terminating resistor. If the device is being used in raster scan applications, the total output voltage is the gray scale current plus the video function currents. The value of $\mathrm{R}_{\text {SET }}$ using the total current (or voltage) can be calculated with equation 2:
Equation 2: $\mathrm{R}_{\mathrm{SET}}=\frac{140+\mathrm{B}}{22.59}\left[\frac{1.23 \mathrm{~V}}{\mathrm{~V}_{\mathrm{OUT}} / \mathrm{R}_{\mathrm{LOAD}}}\right]$
where $B$ is equal to the value of the setup (BLANK) level ( 0 , $7.5,10$ or 20). The total output voltage capability is 1.13 V , which is more than adequate for composite video waveforms.

In other applications where lighter loads are used, Rset can be increased, thus decreasing power dissipation since the output current is decreased. Figure 7 shows an example where this applies if a large output voltage or current swing is not needed.

## GLITCH ADJUST AND COMPENSATION

Glitch adjust and compensation are optional functions that can be used to improve dynamic performance. Glitch adjust is an external adjustment of the logic threshhold in the DAC switches to skew the speed in order to get an output glitch energy below the data sheet specification. This can be done with a resistive pot in conjunction with pin 20 and Vee as shown in Figure 2. Adjust the pot for minimum output glitch when the input code is toggling between 01111111 and 10000000; the code transition which normally causes the largest glitch.

Compensation is accomplished by connecting a $.01 \mu \mathrm{~F}$ capacitor to pin 15. Actually this is a decoupling capacitor connected internally to the DAC biasing network. It adds more decoupling as needed if operating with a noisy supply or environment as well as decoupling internal switching noise. This is different than the AD9700, which uses the capacitor to externally compensate the voltage reference buffer amplifier. The amplifier in the HDAC97000 is internally compensated and therefore the compensation pin is used for the optional decoupling function.

FIGURE 2 HDAC97000 TYPICAL INTERFACE CIRCUIT


Table 1 Video Control Operation (Output values for Set-up = 10 IRE and 75 Ohm standard load)'

| Sync ${ }^{3}$ | Blank ${ }^{2}$ | Ref White | Bright | Data Input | Out ( $\mathrm{V}^{5}$ e | Out (IRE) | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 1 |  | -1.071 | -40 | Sync Level |
| 1 | 0 | 1 | 1 |  | -0.785 | 0 | Blank Level |
| 1 | 1 | 0 | 1 |  | -0.071 | 100 | Normal White Level |
| 1 | 1 | 0 | 0 | x $x$ x $x$ x $x$ x | 0.0 | 110 | Enhanced White Level |
| 1 | 1 | 1 | 1 | 11111111 | -0.071 | 100 | Normal White Level |
| 1 | 1 | 1 | 0 | 11111111 | 0.0 | 110 | Enhanced White Level |
| 1 | 1 | 1 | 1 | 00000000 | -0.7085 | 10 | Normal Black Level |
| 1 | 1 | 1 | 0 | 00000000 | -0.6375 | 20 | Enhanced Black Level |

## Notes:

1. All Video Controls are active-Low (negative true) logic.
2. Sync and Blank output levels are dependent on set-up level selected. Values indicated are set-up $=10$ IRE set-up select connected through a 1 K Ohm resistor to Vee.
3. Sync level requires that both Sync and Blank $=0$.
4. 140 IRE $=1.00$ Volt.
5. All control values are subject to tolerance of $\pm 5 \%$ Gray Scale.
6. Analog output values shown are based on a step size of 2.5 mV per LSB (used for ease of calibration). This causes the Gray Scale output to be 637.5 mV rather than 643 mV in the idealized video output waveform. Both values are within the tolerances of RS-343-A.

## Table 2 Set-up Select

| Set-up Control Input | Sot-up Lovel |
| :--- | :---: |
| 0 Volts (GND) | 0 IRE |
| Not Connected | 7.5 IRE |
| $1 K$ Ohm to -5.2 V (VEE) | 10 IRE |
| -5.2 Volts $($ VEE $)$ | 20 IRE |

FIGURE 3 VIDEO OUTPUT WAVEFORM FOR STANDARD LOAD \& 10 IRE SET.UP


FIGURE 4 EQUIVALENT INPUT CIRCUIT, DATA, CLOCK, \& CONTROL


FIGURE 5 DAC OUTPUT CIRCUIT


HDAC97000

## HDAC97000 AS A STANDARD D/A CONVERTER

The HDAC97000 is primarily designed to be used in composite video applications; but with its inherent speed, it can also be utilized in other applications requiring up to 200 MegaWords Per Second update rate.

When implemented as a standard DAC, some of the video control inputs should be connected to ground through a diode as indicated in Figure 7 (opposite page). Composite Sync and Blank as well as Reference White are connected in this manner (pin 16, 17 and 18). The set-up pin (21) is tied directly to ground and the $10 \%$ Bright pin (19) is left open. If 8 -bits of resolution are not necessary, the unused inputs should be tied to ground through a diode to prevent an output offset voltage.

## HDAC97000 IN A SINGLE + 5V TTL LOGIC SYSTEM

The HDAC97000 is primarily designed for ECL logic systems which perform better in high-speed applications, but the DAC can be configured for TTL levels as shown in Figure 8 (opposite page). It can be used in systems that only have a +5 V power supply available for the DAC. If any of the data inputs, Composite Blank and Sync or Reference White are not used, they should still be tied up to +5 V as shown. If the $10 \%$ Bright is not used, it should be grounded or left open. Also, note the different set-up conditions as well as the pull-ups on the output.


FIGURE 8 TTL-COMPATIBLE HDAC97000



## PIN FUNCTIONS

NAME
$V_{C C D}$
D1
D2
D3
D4
D5
D6
D7
D8
CLOCK
OUT
${ }^{\text {I SET }}$
COMP
REF WH
COMP SYNC
COMP BLANK
10\% BRIGHT
GL ADJ
SET.UP
$v_{\text {CCA }}$

FUNCTION
Positive Digital Supply
Negative Supply Voltage
Data Input Bit 1 (MSB)
Data Input Bit 2
Data Input Bit 3
Data Input Bit 4
Data Input Bit 5
Data Input Bit 6
Data Input Bit 7
Data Input Bit 8 (LSB)
Conversion Clock Input
Analog Video Output
Reference Current Set
Decoupling Capacitor Connection
Reference White Input
Composite Video Sync Input
Composite Video Blank Input
$+10 \%$ Bright Input
Glitch Adjust Connection
Video Set-Up Select
Positive Analog Supply

NOTES:


## FILTERS

> DIGITAL SIGNAL PROCESSING

## SINGLE ULTRA FAST VOLTAGE COMPARATOR

## FEATURES

- Propagation Delay $<2.5 n s$
- Propagation Delay Skew < 300ps
- 100 MHz Minimum Tracking Bandwidth
- Low Offset $\pm 1 \mathrm{mV}$
- Low Feedthrough
- Latch Control


## APPLICATIONS

- High Speed Instrumentation, ATE
- High Speed Timing
- Window Comparators
- Line Receivers
- AID Conversion
- Threshold Detection

Improvements over other sources include reduced power consumption, reduced propagation delays, and higher input impedance.

The HCMP96850 is available in 16 Lead DIP, or in die form.

## BLOCK DIAGRAM

The HCMP96850 is a single, very high speed, monolithic comparator. It is pin-compatible with, and has improved performance over Plessey's SP9685 and AMD's AM6685. The HCMP96850 is designed for use in Automatic Test Equipment (ATE), high speed instrumentation, and other high speed comparator applications.

## ABSOLUTE MAXIMUM RATINGS (Beyond which damage may occur)' $\mathbf{2 5}^{\mathbf{\circ}} \mathrm{C}$

## Supply Voltages

Positive Supply Voltage (Vcc measured to GND)
-0.5 to +6.0 V
Negative Supply Voltage (VEE to GND) . . . -6.0 to +0.5 V
Ground Voltage Differential

$$
-0.5 \text { to }+0.5 \mathrm{~V}
$$

## Input Voltages



## Notes:

1. Operation at any Absolute Maximum Rating is not implied. See Electrical Specifications for proper nominal applied conditions in typical applications.

INDUSTRIAL TEMPERATURE RANGE

## PARAMETER

| TEST | TEST |
| :--- | :--- |
| CONDITIONS | LEVEL |

MIN TYP MAX
UNITS

## DC ELECTRICAL CHARACTERISTICS

| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage | $\mathrm{R}_{\mathrm{S}}=0$ Ohms | 1 | -3 | +3 | mV |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $v_{\text {OS }}$ | Input Offset Voltage | $\mathrm{R}_{\mathrm{S}}=0$ Ohms, $\mathrm{T}_{\text {MIN }}<\mathrm{T}_{\mathrm{A}}<$ $\mathrm{T}_{\mathrm{MAX}}{ }^{2}$ | IV | -3.5 | +3.5 | mV |
| $\Delta \mathrm{V}_{\text {OS }} / \Delta \mathrm{T}$ | Offset Voltage Tempco |  | V | 4 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| IBIAS | Input Bias Current |  | 1 | 4 | $\pm 20$ | $\mu \mathrm{A}$ |
| 'BIAS | Input Bias Current | $\begin{aligned} & T_{M I N}<T_{A}< \\ & T_{M A X^{2}} \end{aligned}$ | IV | 7 |  | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OS}}$ | Input Offset Current |  | 1 | -1.0 | +1.0 | $\mu \mathrm{A}$ |
| Ios | Input Offset Current | $\begin{aligned} & \mathrm{T}_{\text {MIN }}<\mathrm{T}_{A}< \\ & \mathrm{T}_{\text {MAX }^{2}} \end{aligned}$ | IV | -1.5 | +1.5 | $\mu \mathrm{A}$ |
| ${ }^{\prime} \mathrm{CC}$ | Positive Supply Current |  | 1 | 3.3 | 5 | mA |
| $\mathrm{I}_{\mathrm{EE}}$ | Negative Supply Current |  | 1 | 13.5 | 18 | mA |
| $\mathrm{V}_{\mathrm{CM}}$ | Common Mode Range |  | 1 | -2.5 | +2.5 | $\checkmark$ |
| $A_{\text {VOL }}$ | Open Loop Gain |  | V | 4000 |  | $\mathrm{V} N$ |
| $\mathrm{R}_{\text {IN }}$ | Input Resistance |  | V | 60 |  | KOhms |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  | V | 3 |  | pF |
| $\mathrm{CIN}_{\text {I }}$ | Input Capacitance | (LCC Package) | V | 1 |  | pF |
| PSS | Power Supply Sensitivity |  | V | 70 |  | dB |
| CMRR | Common Mode Rejection Ratio |  | V | 80 |  | dB |
| $P_{\text {D }}$ | Power Dissipation Dual |  | 1 |  | 250 | mW |

OUTPUT LOGIC LEVELS (ECL 10KH Compatible) $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| $\mathrm{V}_{\mathrm{OH}}$ | Output High | 50 Ohms to -2 V | I | -.98 | -.81 | V |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Low | 50 Ohms to -2 V | I | -1.95 | -1.63 | V |


| PARAMETER |  | TEST CONDITIONS | TEST <br> LEVEL | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AC ELECTRICAL CHARACTERISTICS |  |  |  |  |  |  |  |
| $\mathrm{T}^{2} 2{ }^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm .25 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \pm .3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \mathrm{Ohms}$ (Unless otherwise specified) |  |  |  |  |  |  |  |
| $t_{P}$ | Propagation Delay | 10 mV O.D. | 1 |  | 2.4 | 3 | ns |
| $t_{S}$ | Latch Set-up Time |  | 1 |  | 0.6 | 1 | ns |
| $t_{P}(E)$ | Latch to Output Delay | 50 mV O.D. | I |  |  | 3 | ns |
| $t_{\text {PW }}(E)$ | Latch Pulse Width |  | V |  | 2 |  | ns |
| $t_{H}(E)$ | Latch Hold Time |  | 1 |  |  | 0.5 | ns |
| $t_{r}$ | Rise Time | 20\% to 80\% | V |  | 1.76 |  | ns |
| $t_{f}$ | Fall Time | 20\% to 80\% | V |  | 1.76 |  | ns |
| $\mathrm{f}_{\mathrm{c}}$ | Min Clock Rate |  | V |  | 300 |  | MHz |

## Notes:

1. 100 mV input step. 2. Temperature Range -25 to $+85^{\circ} \mathrm{C}$

## MILITARY TEMPERATURE RANGE

| PARAMETER | TEST <br> CONDITIONS | TEST <br> LEVEL | MIN | TYP | MAX | UNITS |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

DC ELECTRICAL CHARACTERISTICS
$T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm .25 \mathrm{~V}, \mathrm{~V}_{E E}=-5.2 \mathrm{~V} \pm .3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50$ Ohms (Unless otherwise specified)

| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage | $\mathrm{R}_{\mathrm{S}}=00 \mathrm{hms}$ | 1 | -3 | +3 | mV |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{v}_{\text {OS }}$ | Input Offset Voltage | $\begin{aligned} & \hline R_{S}=0 \text { Ohms, } \\ & T_{\text {MIN }}<T_{A}< \\ & T_{M A X} \\ & \hline \end{aligned}$ | 1 | -4 | +4 | mV |
| $\Delta V_{\text {OS }} / \Delta T$ | Offset Voltage Tempco |  | V | 4 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| IBIAS | Input Bias Current |  | 1 | 4 | $\pm 20$ | $\mu \mathrm{A}$ |
| 'BIAS | Input Bias Current | $\begin{aligned} & T_{M_{M N}}<T_{A}< \\ & T_{M A X} \\ & \hline \end{aligned}$ | 1 | $-50 \quad 7$ | 50 | $\mu \mathrm{A}$ |
| l OS | Input Offset Current |  | 1 | -1.0 | + 1.0 | $\mu \mathrm{A}$ |
| Ios | Input Offset Current | $\left\lvert\, \begin{aligned} & T_{M I N}<T_{A}< \\ & T_{M A X} \end{aligned}\right.$ | 1 | -7 | + 7 | $\mu \mathrm{A}$ |
| ${ }^{1} \mathrm{CC}$ | Positive Supply Current |  | 1 | 3.3 | 5 | mA |
| ${ }_{\text {EEE }}$ | Negative Supply Current |  | 1 | 13.5 | 18 | mA |
| $V_{C M}$ | Common Mode Range |  | 1 | -2.5 | +2.5 | V |
| $\mathrm{A}_{\mathrm{VOL}}$ | Open Loop Gain |  | V | 4000 |  | V/N |
| $\mathrm{R}_{\mathrm{IN}}$ | Input Resistance |  | V | 60 |  | KOhms |
| $\mathrm{Cl}_{\text {IN }}$ | Input Capacitance |  | V | 3 |  | pF |
| Clin | Input Capacitance | (LCC Package) | V | 1 |  | pF |


| PARAMETER |  | TEST CONDITIONS | $\begin{aligned} & \text { TEST } \\ & \text { LEVEL } \end{aligned}$ | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC ELECTRICAL CHARACTERISTICS |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
| $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm .25 \mathrm{~V}$,PSS $\quad$ Power Supply Sensitivity |  | Over Ternp | 1 | 70 50 |  |  | dB |
| CMRR | Common Mode Rejection Ratio | Over Temp | 1 | 80 68 |  |  | dB |
| $P_{D}$ | Power Dissipation |  | 1 |  |  | 125 | mW |

## OUTPUT LOGIC LEVELS (ECL 10KH Compatible) $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$

| $\mathrm{V}_{\mathrm{OH}}$ | Output High | 50 Ohms to -2 V | I | -.98 | -.81 | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Low | 50 Ohms to -2 V | I | -1.95 | -1.63 | V |

AC ELECTRICAL CHARACTERISTICS
$\mathrm{T}_{\mathrm{A}} 25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm .25 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=5.2 \mathrm{~V} \pm .3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \mathrm{Ohms}$ (Unless otherwise specified)

| $t_{p}$ | Propagation Delay | 10 mV O.D. | 1 | 2.4 | 3 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {t }}$ | Latch Set-up Time |  | 1 | 0.6 | 1 | ns |
| $t_{p}(E)$ | Latch to Output Delay | 50 mV O.D. | 1 |  | 3 | ns |
| ${ }^{\text {P PW }}$ (E) | Latch Pulse Width |  | V | 2 |  | ns |
| ${ }_{H}{ }^{(E)}$ | Latch Hold Time |  | 1 |  | 0.5 | ns |
| $\mathrm{t}_{\mathrm{r}}$ | Rise Time | 20\% to $80 \%$ | V | 1.76 |  | ns |
| $t_{f}$ | Fall Time | 20\% to 80\% | V | 1.76 |  | ns |
| $\mathrm{f}_{\mathrm{c}}$ | Min Clock Rate |  | V | 300 |  | MHz |

## Notes:

1. 100 mV input step.
2. Temperature Range -55 to $+125^{\circ} \mathrm{C}$

## ELECTRICAL CHARACTERISTICS TESTING

All electrical characteristics are subject to the following conditions:

All parameters having Min.Max. specifications are guaranteed. The Test Level column indicates the specific device testing actually performed during production and Quality Assurance inspection. Any blank sections in the data columns indicates that the specification is not tested at the specified condition.

Unless otherwise noted, all tests are pulsed tests, therelore $\mathrm{T}_{\mathrm{j}}=\mathrm{T}_{\mathrm{c}}=\mathrm{T}_{\mathrm{a}}$.

IEST LEVEL
I

II

III

IV
v

## IEST PROCEDURE

$100 \%$ production tested at the specified temperatures.
$100 \%$ production tested at Ta $25^{\circ} \mathrm{C}$, and sample tested at the specified temperatures.

QA sample tested only at the specified temperatures.

Parameter is guaranteed (but not tested) by design and characterization data.

Parameter is a typical value for information purposes only.

## GENERAL INFORMATION

The HCMP96850 is an ultra high speed single voltage comparator. It offers tight absolute characteristics which guarantee matching from package-to-package. The device has differential analog inputs and complementary logic outputs compatible with ECL systems. The output stage is adequate for driving terminated 50 Ohm transmission lines.

The HCMP96850 has one latch enable control and can be driven by standard ECL logic. It also has two separate ground pins, one for the output to accommodate large ground currents without affecting the rest of the circuit, while the other is for the small signal intermediate stages. The input stage is referenced to Voc and Vee.

This comparator offers the following improvements over existing devices:

- Short propagation delays
- Low offset voltage and temperature coefficient
- Low power
- Minimal thermal tails
- Does not oscillate

All of these features combined produce high performance products with timing stability and repeatability for large system precision.


NOTES: 1. HCMP96850 HAS SEPARATE OUTPUT AND INTERMEDIATE STAGE GROUND PINS

## TYPICAL INTERFACE CIRCUIT

A typical interface circuit using the comparator is shown in Figure 1. Although it needs few external components and is easy to apply, there are several considerations that should be noted to achieve optimal performance. The very high operating speeds of the comparator require careful layout, decoupling of supplies, and proper design of transmission lines.

Since the HCMP96850 comparator is a very high frequency and high gain device, certain layout rules must be followed to avoid spurious oscillations. The comparator should be soldered to the board with component lead lengths kept as short as possible. A ground plane should be used, while the input impedance to the part is kept as low as possible, to decrease parasitic feedback. If the output board traces are longer than approximately half an inch, microstripline techniques
must be employed to prevent ringing on the output waveform. Also, the microstriplines must be terminated at the far end with the characteristic impedance of the line to prevent reflections. The HCMP96850 is capable of driving 50 Ohm terminated lines. The termination can be directly tied to -2.0 V , or a Thevenin equivalent terminated to the negative supply if a -2.0 V supply is not available. Both supply voltage pins should be decoupled with high frequency capacitors as close to the device as possible.

All pins designated "N/C" should be soldered to ground for additional noise immunity and interelectrode shielding. All ground pins shouid be connected to the same ground plane.

FIGURE 1 HCMP96850 TYPICAL INTERFACE CIRCUIT


The timing diagram for the comparator is shown in Figure 2. The latch enable (LE) pulse is shown at the top. If LE is high in the HCMP96850, the comparator tracks the input difference voltage. When LE is driven low the comparator outputs are latched into their existing logic states.

The leading edge of the input signal (which consists of 10 mV overdrive) changes the comparator output after a time of $t_{\text {pat }}$ or $t_{\text {pot }}(\mathrm{Q}$ or $\overline{\mathrm{Q}}$ ). The input signal must be maintained for a time ts (set-up time) before the latch
enable falling edge and held for time $t_{\boldsymbol{e}}$ after the falling edge for the comparator to accept data. After $t_{t}$, the output ignores the input status until the latch is strobed again. A minimum latch pulse width of tpl is needed for strobe operation, and the output transitions occur after a time of tploн or tplol.

Unused outputs must be terminated with 50 Ohms to ground while unused latch enable pins should be connected directly to ground.

## SWITCHING TERMS (refer to Figure 2)

| ${ }^{\text {p }} \mathrm{pdH}$ | INPUT TO OUTPUT HIGH DELAY - The propagation delay measured from the time the input signal crosses the input offset voltage to the $50 \%$ point of an output LOW to HIGH transition. | $t_{h}$ | MINIMUM HOLD TIME - The minimum time after the negative transition of the Latch Enable signal that the input signal must remain unchanged in order to be acquired and held at the outputs. |
| :---: | :---: | :---: | :---: |
| ${ }^{\text {podL }}$ | INPUT TO OUTPUT LOW DELAY - The propagation delay measured from the time the input signal crosses the input offset voltage to the $50 \%$ point of an output HIGH to LOW Iransition. | ${ }^{\text {t }} \mathrm{PL}$ | MINIMUM LATCH ENABLE PULSE WIDTH - The minimum time that the Latch Enable signal must be HIGH in order to acquire and hold an input signal change. |
| ${ }_{\text {pLOH }}$ | LATCH ENABLE TO OUTPUT HIGH DELAY - The propagation delay measured from the $50 \%$ point of the Latch Enable signal LOW to HIGH transition to the 50\% point of an output LOW to HIGH transition. | ${ }^{\text {p }}$ [dL ${ }^{-1}$ pdH | DIFFERENTIAL PROPAGATION DELAY (SKEW) IN. PUT TO OUTPUT - The delay or skew between comparators. |
| ${ }^{\text {p PLOL }}$ | LATCH ENABLE TO OUTPUT LOW DELAY - The propagation delay measured from the $50 \%$ point of the Latch Enable signal LOW to HIGH transition to the $50 \%$ point of an output HIGH to LOW transition. | 'pLOL ${ }^{-1} \mathrm{pLOH}$ $\mathrm{V}_{\text {OD }}$ | LATCH TO OUTPUT - The skew from one comparator to another. <br> VOLTAGE OVERDRIVE. |
| ${ }^{\text {t }}$ S | MINIMUM SET-UP TIME - The minimum time before the negative transition of the Latch Enable signal that an input signal change must be present in order to be acquired and held at the outputs. |  |  |

FIGURE 3 EQUIVALENT INPUT CIRCUIT


FIGURE 4 OUTPUT CIRCUIT


FIGURE 5A TEST LOAD


FIGURE 5B AC TEST FIXTURE


NOTES: 1. ALL GNC A SEMI RIGID COAX SHIELD ARE GROUNDED.
2. ALL RESISTORS $1 \%(50 \Omega=49.9 \Omega)$.
3. KEEP ALL LEADS AS SHORT AS POSSIBLE WITH ELEC.

4. D.U.T. PLU
SOCKET.
6. SEMII RIGID COAX SHIELD SHOULD BE CONNECTED AS SEMI RIGID COAX SHICE AS POSSIBLE.

FIGURE 6 HCMP96850 WITH HYSTERESIS


HYSTERESIS IS OBTAINED BY APPLYING
A DC BIAS TO THE LE PIN
$V_{H}=-5.2 \mathrm{~V}$
$V_{\text {LE }}=-1.3 V \pm 100 \mathrm{mV}$


16 LEAD CERDIP

| NAME | FUNCTION |
| :--- | :--- |
|  |  |
| GND1 | Circuit Ground |
| VCC | Positive Supply Voltage |
| +IN | Non-Inverting Input |
| -IN | Inverting Input |
| N/C | No Connection |
| LE | Latch Enable |
| VEE | Negative Supply Voltage |
| QOUT | Output |
| QOUT | Inverted Output |
| GND2 | Output Ground |

**For Ordering Information See Section 1.

NOTES:

## SIGNAL PROCESSING TECHNOLOGIES

## HCMP96870A

## DUAL ULTRA FAST VOLTAGE COMPARATOR

## FEATURES

- Propagation Delay < 2.3ns
- Propagation Delay Skew < 300ps
- 300MHz Minimum Tracking Bandwidth
- Low Offset $\pm 1 \mathrm{mV}$
- Low Feedthrough and Crosstalk
- Differential Latch Control - Dual Version


## GENERAL DESCRIPTION

The HCMP96870A is a dual, very high speed monolithic comparators. It is pin-compatible with, and has improved performance over Plessey's SP9687 and AMD's AM6687. The HCMP96870 is designed for use in Automatic Test Equipment (ATE), high speed instrumentation, and other high speed comparator applications.

## APPLICATIONS

- High Speed Instrumentation, ATE
- High Speed Timing
- Window Comparators
- Line Receivers
- AJD Conversion
- Threshold Detection

Improvements over other sources include reduced power consumption, reduced propagation delays, and higher input impedance.

The HCMP96870A is available in 16 Lead CERDIP, 20 Contact Leadless Chip Carriers (LCC), or in die form.


ABSOLUTE MAXIMUM RATINGS (Beyond which damage may occur)' $\mathbf{2 5}^{\mathbf{\circ}} \mathrm{C}$

| Supply Voltages |  |
| :---: | :---: |
| Positive Supply Voltage (Voc measured to GND) |  |
|  | -0.5 to +6.0 V |
| Negative Supply Voltage (VEE to GND) | -6.0 to +0.5 V |
| Ground Voltage Differential. | . -0.5 to +0.5 V |
| Input Voltages |  |
| Input Voltage | -4.0 to +4.0 V |
| Differential Input Voltage | -5.0 to +5.0 V |
| Input Voltage, Latch Controls | $V_{\text {ee }}$ to 0.5V |

## Output

Output Current
30 mA

## Temperature

Operating Temperature, ambient $\ldots . .-55$ to $+125^{\circ} \mathrm{C}$
junction . . . . . . . . . . . . $+150^{\circ} \mathrm{C}$
Lead Temperature, (soldering 60 seconds) $\ldots . .+300^{\circ} \mathrm{C}$
Storage Temperature
-65 to $+150^{\circ} \mathrm{C}$

## Notes:

1. Operation at any Absolute Maximum Rating is not implied. See Electrical Specifications for proper nominal applied conditions in typical applications.

INDUSTRIAL TEMPERATURE RANGE

| PARAMETER | TEST <br> CONDITIONS | TEVE <br> LEVEL | MIN | TYP | MAX | UNITS |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## DC ELECTRICAL CHARACTERISTICS

$T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{C C}=+5.0 \mathrm{~V} \pm .25 \mathrm{~V}, \mathrm{~V}_{E E}=-5.2 \mathrm{~V} \pm .3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \mathrm{Ohms}$ (Unless otherwise specified)

| $\mathrm{V}_{\text {OS }}$ | Input Offset Voitage | $\mathrm{R}_{\mathrm{S}}=00 \mathrm{hms}$ | 1 | -3 | +3 | mV |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{v}_{\text {OS }}$ | Input Offset Voltage | $\begin{aligned} & R_{S}=0 \text { Onms, } \\ & T_{\text {MIN }}<T_{A}< \\ & T_{M A X^{2}} \end{aligned}$ | IV | -3.5 | +3.5 | mV |
| $\Delta \mathrm{V}_{\text {OS }} / \Delta \mathrm{T}$ | Offset Voltage Tempco |  | V | 4 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| ${ }^{\text {B BIAS }}$ | Input Bias Current |  | 1 | 4 | $\pm 20$ | $\mu \mathrm{A}$ |
| ${ }^{\text {IBIAS }}$ | Input Bias Current | $\begin{aligned} & T_{\text {MIN }}<T_{A}< \\ & T_{M A X} \end{aligned}$ | IV | 7 | $\pm 38$ | $\mu \mathrm{A}$ |
| Ios | Input Offset Current |  | 1 | -1.0 | +1.0 | $\mu \mathrm{A}$ |
| los | Input Offset Current | $\begin{aligned} & T_{\text {MIN }}<T_{A}< \\ & T_{M A X^{2}} \end{aligned}$ | IV | -1.5 | +1.5 | $\mu \mathrm{A}$ |
| ${ }^{\text {l }}$ C | Positive Supply Current |  | 1 | 7 | 10 | mA |
| ${ }^{\text {I EE }}$ | Negative Supply Current |  | 1 | 27 | 36 | mA |
| $V_{\text {CM }}$ | Common Mode Range |  | 1 | -2.5 | +2.5 | V |
| A VOL | Open Loop Gain |  | V | 4000 |  | $\mathrm{V} / \mathrm{V}$ |
| $\mathrm{R}_{\text {IN }}$ | Input Resistance |  | V | 60 |  | KOhms |
| $\mathrm{CIN}_{\text {IN }}$ | Input Capacitance |  | V | 3 |  | pF |
| $\mathrm{CIN}_{\text {I }}$ | Input Capacitance | (LCC Package) | V | 1 |  | pF |
| PSS | Power Supply Sensitivity |  | v | 70 |  | dB |
| CMRR | Common Mode Rejection Ratio |  | V | 80 |  | dB |
| $P_{D}$ | Power Dissipation |  | 1 |  | 250 | mW |

## OUTPUT LOGIC LEVELS (ECL 10KH Compatible) TA $=25^{\circ} \mathrm{C}$

| $\mathrm{V}_{\mathrm{OH}}$ | Output High | 50 Ohms to -2 V | 1 | -.98 | -.81 | V |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Low | 50 Ohms to -2 V | I | -1.95 | -1.63 | V |

## INDUSTRIAL TEMPERATURE RANGE

| PARAMETER |  | $\begin{aligned} & \text { TEST } \\ & \text { CONDITIONS } \end{aligned}$ | TEST LEVEL | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AC ELECTRICAL CHARACTERISTICS |  |  |  |  |  |  |  |
| $\mathrm{T}^{2} 25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm .25 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \pm .3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \mathrm{Ohms}$ (Unless otherwise specified) |  |  |  |  |  |  |  |
| $t_{p}$ | Propagation Delay | 10 mV O.D. | 1 |  | 2.0 | 2.3 | ns |
| $t_{s}$ | Latch Set-up Time |  | 1 |  | 0.6 | 1 | ns |
| $t_{p}(E)$ | Latch to Output Delay | 50 mV O.D. | 1 |  |  | 3 | ns |
| ${ }^{\text {P }}$ W $(E)$ | Latch Pulse Width |  | V |  | 2 |  | ns |
| $\mathrm{t}_{\mathrm{H}}(\mathrm{E})$ | Latch Hold Time |  | 1 |  |  | 0.5 | ns |
| $\mathrm{t}_{\mathrm{r}}$ | Rise Time | 20\% to 80\% | V |  | 1.2 |  | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Fall Time | 20\% to $80 \%$ | V |  | 1.2 |  | ns |
| $\mathrm{f}_{\mathrm{c}}$ | Min Clock Rate |  | V |  | 300 |  | MHz |

## Notes:

1. 100 mV input step.
2. Temperature Range -25 to $+85^{\circ} \mathrm{C}$

MILITARY TEMPERATURE RANGE

| PARAMETER | TEST | TEST |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| CONDITIONS | LEVEL | MIN | TYP | MAX | UNITS |  |

## DC ELECTRICAL CHARACTERISTICS

$T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm .25 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \pm .3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50$ Ohms (Unless otherwise specified)

| $\mathrm{V}_{\mathrm{OS}}$ | Input Offset Voltage | $\mathrm{R}_{\mathrm{S}}=0$ Ohms | 1 | -3 |  | +3 | mV |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{v}_{\mathrm{OS}}$ | Input Offset Voltage | $\mathrm{R}_{\mathrm{S}}=0$ Ohms, $\mathrm{T}_{\text {MIN }}<\mathrm{T}_{\text {A }}<$ <br> $\mathrm{T}_{\mathrm{MAX}}{ }^{2}$ | 1 | -4 |  | +4 | mV |
| $\Delta \mathrm{V}_{\mathrm{OS}} / \triangle \mathrm{T}$ | Offset Voltage Tempco |  | V |  | 4 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| ${ }^{\text {BIAS }}$ | Input Bias Current |  | 1 |  | 4 | $\pm 20$ | $\mu \mathrm{A}$ |
| 'BIAS | Input Bias Current | $T_{M I N}<T_{A}<$ $\mathrm{T}_{\mathrm{MAX}^{2}}$ | 1 | -50 | 7 | 50 | $\mu \mathrm{A}$ |
| los | Input Offset Current |  | 1 | $-1.0$ |  | +1.0 | $\mu \mathrm{A}$ |
| 'os | Input Offset Current | $\begin{aligned} & T_{\text {MIN }}<T_{A}< \\ & T_{M A X} \end{aligned}$ | 1 | -7 |  | +7 | $\mu \mathrm{A}$ |
| ${ }^{\prime} \mathrm{CC}$ | Positive Supply Current |  | 1 |  | 7 | 10 | mA |
| ${ }^{\text {EEE }}$ | Negative Supply Current |  | 1 |  | 27 | 36 | mA |
| $\mathrm{V}_{\mathrm{CM}}$ | Common Mode Range |  | 1 | -2.5 |  | +2.5 | V |
| $A_{\text {VOL }}$ | Open Loop Gain |  | V |  | 4000 |  | V/V |
| $\mathrm{R}_{\mathrm{IN}}$ | Input Resistance |  | V |  | 60 |  | KOhms |
| $\mathrm{Clin}^{\text {I }}$ | Input Capacitance |  | V |  | 3 |  | pF |
| $\mathrm{Clin}_{\text {IN }}$ | Input Capacitance | (LCC Package) | V |  | 1 |  | pF |


| PARAMETER | TEST | TEST | TONDITIONS | LEVEL | MIN | TYP |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## DC ELECTRICAL CHARACTERISTICS

| PSS | Power Supply Sensitivity | Over Temp | 1 | 70 50 |  | dB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CMRR | Common Mode Rejection Ratio | Over Temp | 1 | $\begin{aligned} & 80 \\ & 68 \end{aligned}$ |  | dB |
| $P_{D}$ | Power Dissipation |  | 1 |  | 250 | mW |

OUTPUT LOGIC LEVELS (ECL 10KH Compatible) $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| $\mathrm{V}_{\mathrm{OH}}$ | Output High | 50 Ohms to -2 V | I | -.98 | -.81 | V |
| :--- | :--- | :--- | :--- | :--- | :---: | :--- |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Low | 50 Ohms to -2 V | I | -1.95 | -1.63 | V |

## AC ELECTRICAL CHARACTERISTICS

$T_{A} 25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm .25 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=5.2 \mathrm{~V} \pm .3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50$ Ohms (Unless otherwise specified)

| $\mathrm{t}_{\mathrm{P}}$ | Propagation Delay | 10 mV O.D. | 1 | 2.0 | 2.3 | ns |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{S}}$ | Latch Set-up Time |  | 1 | 0.6 | 1 | ns |
| $\mathrm{t}_{\mathrm{p}}(\mathrm{E})$ | Latch to Output Delay | 50 mV O.D. | 1 |  | 3 | ns |
| $\mathrm{t}_{\mathrm{PW}}(\mathrm{E})$ | Latch Pulse Width |  | V | 2 |  | ns |
| $\mathrm{t}_{\mathrm{H}}(\mathrm{E})$ | Latch Hold Time |  | 1 |  | 0.5 | ns |
| $\mathrm{t}_{\mathrm{r}}$ | Rise Time | $20 \%$ to $80 \%$ | V | 1.2 | ns |  |
| $\mathrm{t}_{\mathrm{f}}$ | Fall Time | $20 \%$ to $80 \%$ | V | 1.2 | ns |  |
| $\mathrm{f}_{\mathrm{c}}$ | Min Clock Rate |  | V | 300 | MHz |  |

## Notes:

1. 100 mV input step.
2. Temperature Range -55 to $+125^{\circ} \mathrm{C}$

## ELECTRICAL CHARACTERISTICS TESTING

All electrical characteristics are subject to the following conditions:

All parameters having Min.Max. specifications are guaranteed. The Test Level column indicates the specific device testing actually performed during production and Quality Assurance inspection. Any blank sections in the data columns indicates that the specification is not tested at the specified condition.

Unless otherwise noted, all tests are pulsed tests, therefore $\mathrm{T}_{\mathrm{j}}=\mathrm{T}_{\mathrm{c}}=\mathrm{T}_{\mathrm{a}}$.

## TESTLEVEL

 information purposes only.I

II
II
III QA sample tested only at the specified temperatures.

IV Parameter is guaranteed (but not tested) by design and characterization data.

V Parameter is a typical value for

## IEST PROCEDURE

$100 \%$ production tested at the specified temperatures.
$100 \%$ production tested at $\mathrm{Ta}=$ $25^{\circ} \mathrm{C}$, and sample tested at the specified temperatures.

## GENERAL INFORMATION

The HCMP96870A is an ultra high speed dual voltage comparator. It offers tight absolute characteristics. The device has differential analog inputs and complementary logic outputs compatible with ECL systems. The output stage is adequate for driving terminated 50 Ohm transmission lines.

The HCMP96870A has a complementary latch enable control for each comparator. Both can be driven by standard ECL logic.

The dual comparator shares the same $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{EE}}$ connections but have separate grounds for each comparator to achieve high crosstalk rejection. The output stage ground and intermediate ground are separated on the die, but are not bonded to the same pin.

This comparator offers the following improvements over existing devices:

- Short propagation delays
- Low offset voltage and temperature coefficient
- Low power for SMD packaging and low system power
- Good rejection between comparator channels
- Minimal thermal tails
- Does not oscillate

All of these features combined produce high performance products with timing stability and repeatability for large system precision.

INTERNAL FUNCTIONAL DIAGRAM


## TYPICAL INTERFACE CIRCUIT

A typical interface circuit using the comparator is shown in Figure 1. Although it needs few external components and is easy to apply, there are several considerations that should be noted to achieve optimal performance. The very high operating speeds of the comparator require careful layout, decoupling of supplies, and proper design of transmission lines.

Since the HCMP96870A comparator is a very high frequency and high gain device, certain layout rules must be followed to avoid spurious oscillations. The comparator should be soldered to the board with component lead lengths kept as short as possible. A ground plane should be used, while the input impedance to the part is kept as low as possible, to decrease parasitic feedback. If the output board traces are longer than approximately half an inch, microstripline techniques
must be employed to prevent ringing on the output waveform. Also, the microstriplines must be terminated at the far end with the characteristic impedance of the line to prevent reflections. The HCMP96870A is capable of driving 50 Ohm terminated lines. The termination can be directly tied to -2.0 V , or a Thevenin equivalent terminated to the negative supply if a -2.0 V supply is not available. Both supply voltage pins should be decoupled with high frequency capacitors as close to the device as possible.

All pins designated " $N / C^{\prime}$ " should be soldered to ground for additional noise immunity and interelectrode shielding. All ground pins should be connected to the same ground plane.

## FIGURE 1 HCMP96870A TYPICAL INTERFACE CIRCUIT


$\longrightarrow=$ ECL TERMINATION.

The timing diagram for the comparator is shown in Figure 2. The latch enable (LE) pulse is shown at the top. If LE is high and LE low in the HCMP96870A, the comparator tracks the input difference voltage. When LE is driven low and LE high the comparator outputs are latched into their existing logic states.

The leading edge of the input signal (which consists of 10 mV overdrive) changes the comparator output after a time of $t_{\text {pot }}$ or $t_{p d H}(\mathrm{Q}$ or $\overline{\mathrm{Q}}$ ). The input signal must be maintained for a time ts (set-up time) before the latch
enable falling edge and $\overline{L E}$ rising edge and held for time $t_{n}$ after the falling edge for the comparator to accept data. After $t$, the output ignores the input status until the latch is strobed again. A minimum latch pulse width of tpl is needed for strobe operation, and the output transitions occur after a time of tploн or tploL.

Unused outputs must be terminated with 50 Ohms to ground while unused latch enable pins should be connected directly to ground.

## FIGURE 2 TIMING DIAGRAM



## SWITCHING TERMS (refer to Figure 2)

INPUT TO OUTPUT HIGH DELAY - The propagation delay measured from the time the input signal crosses the input offset voltage to the $50 \%$ point of an output LOW to HIGH transition.
${ }^{\prime}$ pdL INPUT TO OUTPUT LOW DELAY - The propagation delay measured from the time the input signal crosses the input offset voltage to the $50 \%$ point of an output HIGH to LOW transition.
LATCH ENABLE TO OUTPUT HIGH DELAY - The propagation delay measured from the $50 \%$ point of the Latch Enable signal LOW to HIGH transition to the $50 \%$ point of an output LOW to HIGH transition.
LATCH ENABLE TO OUTPUT LOW DELAY - The propagation delay measured from the $50 \%$ point of the Latch Enable signal LOW to HIGH transition to the $\mathbf{5 0 \%}$ point of an output HIGH to LOW transition.
MINIMUM SET-UP TIME - The minimum time before the negative transition of the Latch Enable signal that an input signal change must be present in order to be acquired and held at the outputs.
$t_{h}$ MINIMUM HOLD TIME - The minimum time after the negative transition of the Latch Enable signal that the input signal must remain unchanged in order to be acquired and held at the outputs.
tpl MINIMUM LATCH ENABLE PULSE WIDTH - The minimum time that the Latch Enable signal must be HIGH in order to acquire and hold an input signal change.
${ }^{t_{\text {pdL }}}{ }^{-1}{ }^{\text {pdHH}}$ DIFFERENTIAL PROPAGATION DELAY (SKEW) INPUT TO OUTPUT - The delay or skew between comparators.
${ }^{\mathrm{t}} \mathrm{pLOL}^{-1} \mathrm{pLOH}$ DIFFERENTIAL PROPAGATION DELAY (SKEW) LATCH TO OUTPUT - The skew from one comparator to another.
$v_{\text {OD }}$ VOLTAGE OVERDRIVE.

The set-up and hold times are a measure of the time required for an input signal to propagate through the first stage of the comparator to reach the latching circuitry. Input signal changes occurring betore $t_{s}$ will be detected and held; those occurring after $t_{h}$ will not be detected. Changes between $t_{s}$ and $t_{h}$ may or may not be detected. (LE is the inverse of $\overline{\mathrm{LE}}$.)


FIGURE 4 OUTPUT CIRCUIT


FIGURE 5A TEST LOAD


FIGURE 5B AC TEST FIXTURE


3. KEEF ALL LEADS AS SHORT AS POSSIBLE WITH ELEC

TRICALLENGTHS L1 $=\mathrm{L} 2+\mathrm{LS}$.
SOCKET
MONITOR INPUT IMPEDANCE $5 O \Omega$ TO aND.
6. SEMI RIGID COAX SHIELD SHOULD BE CONNECTED AS CLOSE TO THE DEVICE AS POSSIBLE.

HYSTERESIS IS OBTAINED BY APPLYING A DC BIAS TO THE LE PIN
$V_{H}=-5.2 V$
$V_{\text {LE }}=-1.3 V \pm 100 \mathrm{mV}, V_{\text {LE }}=-1.3 \mathrm{~V}$

## PIN ASSIGNMENTS



20 LEAD CERAMIC LCC

## PIN FUNCTIONS

NAME
$\overline{Q A}$
QA
GNDA
LEA
VEe

- INA
+ INA
+ INB
- INB

Vcc
LEB
LEB
GNDB
QB
Qb

FUNCTION
Output A
Inverted Output A
Ground A
Latch Enable A Inverted Latch Enable A Negative Supply Voltage Inverting Input A
Non-Inverting Input A
Non-Inverting Input B Inverting Input B Positive Supply Voltage Inverted Latch Enable B Latch Enable B
Ground B Inverted Output B
Output B

[^14]NOTES:

## SIGNAL <br> PROCESSING TECHNOLOGIES

## DUAL HIGH SPEED, WIDE VOLTAGE RANGE COMPARATOR

## PRELIMINARY INFORMATION

## FEATURES:

- Wide Input Range - 8 To +13V
- Input Protected to 1V Above Supplies
- Constant Propagation Delays
- High Speed: 5.0ns Propagation Delay
- Linear Input Current


## GENERAL DESCRIPTION

The HCMP96900 is a dual, high speed, wide common mode voltage comparator. It is designed for applications measuring critical timing parameters where wide common mode input voltages are required. Propagation delays are constant for varying input slew rates, common mode voltage, overdrive or polarity. Input protection is provided to one volt in excess of the power supplies to ease design of input protection circuitry.

## APPLICATIONS:

- ATE Pin Receivers
- Timing Ramp Generators
- Line Receivers
- High Speed Window Detectors

For many applications, the comparator allows the designer to input signals directly into the comparator without the need for either very high speed voltage dividers or buffers. Therefore, designs are easy to protect, high in reliability, and lower in power and space than previous high speed comparators. The device is available in an 18-pin ceramic sidebrazed dip, 20 lead LCC or in die form.

## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS $25^{\circ} \mathrm{C}$ (1)

Operating Temperature Range $\qquad$ -25 to $+85^{\circ} \mathrm{C}$
Positive Supply Voltage
Negative Supply Voltage -13.0V

Differential Supply Voltage
Power Dissipation..................................... 800 mW
Differential Input Voltage.............................土24.0V
Output Current. .40 mA
(1) Operation at any Absolute Maximum Rating is not implied. See Electrical Specifications for proper nominal applied conditions in typical applications.

## ELECTRICAL SPECIFICATIONS

## Industrial Temperature Range

$\mathrm{Vcc}=+12.0 \mathrm{~V}$, $\mathrm{Vee}=-7.0 \mathrm{~V}$, unless otherwise specified.

| DC Electrical Characteristics | Test Conditions | Test Level (1) | Room $+25^{\circ} \mathrm{C}$ Min Typ Max | Hot $+85^{\circ} \mathrm{C}$ Min Typ Max | Cold $-25^{\circ} \mathrm{C}$ Min Typ Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage |  | 1 | -3.0 $\pm 0.8+3.0$ |  |  | mV |
| $\Delta \mathrm{VOS} / \Delta T$ |  | V | 20 |  |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current | $\mathrm{VIN}=0.0 \mathrm{~V}$ | 1 | 0.410 |  |  | $\mu \mathrm{A}$ |
| Input Bias Current | $\mathrm{VIN}=0.0 \mathrm{~V}$ | 1 | $10 \quad 20$ |  |  | $\mu \mathrm{A}$ |
| $\triangle I B I A S / \triangle$ VIN | $-2 \mathrm{~V}<\mathrm{VIN}<+5 \mathrm{~V}$ | 1 | 0.10 .3 |  |  | $\mu \mathrm{A} V$ |
| Input Capacitance | LCC | V | 2 |  |  | pF |
| Power Supply Rejection Ratio | $\Delta \mathrm{V}=\mathrm{V}$ sup $\pm 1 / 2 \mathrm{~V}$ | 1 | $75 \quad 86$ |  |  | dB |
| Common Mode Rejection Ratio | $-3 \mathrm{~V}<\mathrm{VIN}<+10 \mathrm{~V}$ | 1 | $80 \quad 100$ |  |  | dB |
| Input Common Mode Range | See Figure 2 | 1 | -3.0 +10.0 |  |  | V |
| Differential Input Voltage Range | Note 1 | 1 | $\pm 13.0$ |  |  | V |
| Gain | D.C. | V | 60 |  |  | dB |
| Common Mode Input Resistance | $-2 \mathrm{~V}<\mathrm{VIN}<5 \mathrm{~V}$ | I | 10 |  |  | MOhm |
| Differential Mode Input Resistance |  | V | 2.5 |  |  | MOhm |
| Input Hysteresis |  | V | 2 |  |  | mV |
| Positive Supply Current |  | 1 | 28 |  |  | mA |
| Negative Supply Current |  | I | 64 |  |  | mA |
| Power Dissipation |  | 1 | 0.85 |  |  | Watts |
| Output High Voltage | $50 \Omega$ to -2.0 V | 1 | -. 98 - -.81 |  |  | V |
| Output Low Voltage | $50 \Omega$ to -2.0V | 1 | -1.95 -1.63 |  |  | V |
| Input High Voltage (LE) |  | 1 | -1.13 -.81 |  |  | V |
| Input Low Voltage (LE) |  | 1 | -1.95 -1.48 |  |  | V |

(1) See page 3.

## ELECTRICAL SPECIFICATIONS

$\mathrm{Vcc}=+12.0 \mathrm{~V}$, $\mathrm{Vee}=-7.0 \mathrm{~V}$, unless otherwise specified.

| AC Electrical Characteristics | Test Conditions | $\begin{gathered} \text { Test } \\ \text { Level }(1) \end{gathered}$ | Room $+25^{\circ} \mathrm{C}$ Min Typ Max | Hot $+85^{\circ} \mathrm{C}$ Min Typ Max | Cold $-25^{\circ} \mathrm{C}$ <br> Min Typ Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Propagation Delay (w/LE) | 100 mV Overdrive | 1 | 5.0 |  |  | ns |
| Output Rise/Fall Time | 20\% to 80\% | V | 1.0 |  |  | ns |
| Latch Set-Up Time |  | 1 | 2.0 |  |  | ns |
| Latch Hold Time |  | 1 | -1.0 |  |  | ns |
| Minimum Latch Pulse Width |  | 1 | 2.0 |  |  | ns |
| tp with 100 mVOD minus tp with 500 mVOD | $\mathrm{VIN}=+5.0 \mathrm{~V}$ | V | 150 |  |  | ps |
| tp with 100 m VOD minus tp with 500 mVOD | $\mathrm{VIN}=0 \mathrm{~V}$ | V | 150 |  |  | ps |
| tp with 100 m VOD minus tp with 500 mVOD | $\mathrm{VIN}=-2.0 \mathrm{~V}$ | V | 150 |  |  | ps |

(1) All electrical characteristics are subject to the following conditions:

All parameters having $\min /$ max specifications are guaranteed. The Test Level Column indicates the specific device testing actually performed during production and Quality Assurance inspection. Any blank sections in the data columns indicates that the specification is not tested at the specified condition. Unless otherwise noted, all tests performed after a three minute power soak.

Test Levell-100\% production tested at the specified temperatures.
Test Level II - $100 \%$ production tested at $\mathrm{Ta}=25^{\circ} \mathrm{C}$ and sample tested at the specified temperatures.
Test Level III - QA sample tested only at the specified temperatures.
Test Level IV - Parameter is guaranteed (but not tested) by design and characterization data.
Test Level V - Parameter is a typical value for information purposes only.
(2) Propagation delay with 100 mV overdrive minus propagation delay with 500 mV overdrive.

## INPUT

The input of the HCMP96900 is designed to accept wide common mode and differential voltages. With the standard supplies of +12.0 V and -7.0 V the input voltage range (both common mode and differential) is +10.0 V to 3.0 V . If a wider or different range is desired, either supply can be changed within the following limits: The positive supply should not exceed +15.0 V nor be less than +10.0 V . The negative supply should not be greater than -3.3 V nor be less than -12.0 V . Total differential supply voltage should not exceed 22 V . Input voltage range is always VCC -2.0 V to $\mathrm{VEE}+4.0 \mathrm{~V}$, and differential input range is equal to the common mode range. (See Figure 2)

## PROPAGATION DELAY

Propagation delay has been designed to be as constant as possible with a wide variety of input conditions. For all conditions given below the $25^{\circ} \mathrm{C}$ deltas in delays are typically 150 ps , increasing to a typical 300 ps at $85^{\circ} \mathrm{C}$ ambient. For this reason keeping the devices as cool as possible is desirable. Propagation delay has been designed to be constant, independent of edge direction, common mode voltage, input slew rate (up to $1.5 \mathrm{~V} / \mathrm{ns}$ ) or over-drive. Over-drive deltas are specified between 100 mV and 500 mV because these are the types of values seen in test systems. As the over-drive becomes greater than 500 mV , very little change in the delay occurs.

## PULSE DETECTION

Digital ATE testing often requires the detection of pulses that are much shorter than the signals that are being measured. This is required to detect glitches in outputs from tested digital products. The HCMP96900 can detect puises as narrow as 2.0 ns in the unlatched mode and still output full ECL swings.

## INPUT BIAS CURRENT

High speed comparators are often used as integrators with a current source charging a capacitor on the input.
this circuit is used to generate very fast, accurate timing pulses. The input bias currents of the HCMP96900 have a linear response over the full input voltage range. While this isn't as ideal as no change, it is much better than the nonlinear variations of previous high speed comparators. The change from -3.0 V to +10.0 V is typically less than $3 \mu A$.

## LATCH ENABLE INPUTS

The timing diagram for the comparators is shown in Figure 1. The latch enable (LE) pulse is shown at the top. If /LE is high and LE low, the comparators track the input difference voltage. When /LE is driven low and LE high, the comparator outputs are latched into their existing logic states.

The leading edge of the input signal changes the comparator output after a time of tpdL or tpdH (Q or /Q). The input signal must be maintained for time $t_{s}$ (set-up time) before the latch enable rising edge and held for time th (hold time) after the rising edge for the comparator to accept data. After time $t_{h}$, the output ignores the input status until the latch is strobed again. A minimum latch pulse width of tpL is needed for strobe operation, and the output transitions occur after a time of tpLOH or tpLOL.

Unused latch enable pins must be connected to the specified voltages to guarantee proper operation. Latch input bias currents are typically 10 uA .

## OUTPUTS

The outputs are very high speed differential ECL that are 10 KH compatible and capable of driving 50 Ohm loads. The difference between these outputs and the 10 KH specifications is that they have much faster rise and fall times. Unused outputs must be terminated with $50 \Omega$ to ground.

## USING ONLY ONE COMPARATOR

If it is desirable to use only one comparator of the dual package, the following pins of the unused comparator must be connected to the VEE supply: VIN+, VIN-, LE, /LE, OUT, /OUT, VCC, GND.

FIGURE 1. TIMING DIAGRAM


The set-up and hold times are a heasure of the time required for an input signal to propagate through the first stage of the comparator to reach the latching circuitry, input signals occuring before $t_{s}$ will be detected and held; those occuring after $t_{h}$ will not be detected. Changes between $t_{s}$ and $t_{h}$ may not be detected ( LE is the inverse of $L E$ ).

## SWITCHING TERMS

tpdH - INPUT TO OUTPUT HIGH DELAY
The propagation delay measured from the time the input signal crossed the input offset voltage to the $50 \%$ point of an output LOW to HIGH transistion.
tpdL - INPUT TO OUTPUT LOW DELAY The propagation delay measured from the time the input signal crosses the input offset voltage to the $50 \%$ point of an output HIGH to LOW transition.
tpLOH - LATCH ENABLE TO OUTPUT HIGH DELAY The propagation delay measured from the $50 \%$ point of the Latch Enable signal HIGH to LOW transition to 50\% point of an output LOW to HIGH transistion.
tpLOL - LATCH ENABLE TO OUTPUT LOW DELAY The propagation delay measured from the $50 \%$ point of the Latch Enable signal HIGH to LOW transition to the $50 \%$ point of an output HIGH to LOW transition.
ts - MINIMUM SET-UP TIME The minimum time before the positive transition of the Latch Enable signal that an input signal change must be present in order to be acquired and held at the outputs.
th -MINIMUM HOLD TIME
The minimum time after the positive transition of the Latch Enable signal that the input signal must remain unchanged in order to be acquired and held at the outputs.
tpL - MINIMUM LATCH ENABLE PULSE WIDTH The minimum time that the Latch Enable signal must be LOW in order to acquire and hold an input signal change.

VOD - VOLTAGE OVERDRIVE

FIGURE 2. HCMP96900 SUPPLY VOLTAGES INPUT VOLTAGE RANGE


FIGURE 3. HCMP96900 VIN VERSUS IB (Common Mode)


HCMP96900 BURN-IN DIAGRAM (LCC Package)


HCMP96900 18-PIN DIP PACKAGE


| Pins | Description |
| :--- | :--- |
| VO1 | Output 1 |
| $\overline{\text { VO1 }}$ | Inverted Output 1 |
| GND1 | Ground 1 |
| LE1 | Latch Enable 1 |
| $\overline{\text { LE1 }}$ | Inverted Latch Enable 1 |
| VEE | Negative Supply Voltage |
| - VIN1 | Inverting Input 1 |
| + VIN1 | Non-inverting Input 1 |
| + VIN2 | Non-inverting Input 2 |
| - VIN2 | Inverting Input 2 |
| VCC1 | Positive Supply Voltage 1 |
| VCC2 | Positive Supply Voltage 2 |
| LE2 | Latch Enable 2 |
| $\overline{\text { LE2 }}$ | Inverted Latch Enable 2 |
| VO2 | Output 2 |
| $\overline{\text { VO2 }}$ | Inverted Output 2 |
| GND2 | Ground 2 |

HCMP96900 20-PIN LCC PACKAGE


[^15]> SELECTION GUIDE, CROSS REFERENCE ORDERING INFORMATION

ANALOG TO DIGITAL CONVERTERS

DIGITAL TO ANALOG CONVERTERS

## COMPARATORS



DIGITAL SIGNAL PROCESSING
6

| EVALUATION BOARDS |
| :--- | :--- |

## APPLICATIONS INFORMATION

```
QUALITY ASSURANCE
```

PACKAGE OUTLINES

## SIGNAL PROCESSING TECHNOLOGIES

PROGRAMMABLE 7TH ORDER LOW PASS ACTIVE FILTER

## PRELIMINARY INFORMATION

## FEATURES

- 85 dB Dynamic Range
- Cut Off Frequency (fc) up to 20 KHz
- On-Chip Anti-Aliasing Protection
- Programmable Bandedge Frequency for both RC and Switched Capacitor Filter
- S/H Output
- Microprocessor Compatible
- 7th Order Ladder Filter with Cosine Prefiltering Stage
- Stopband Attenuation $>76 \mathrm{~dB}$ at 3 fc
- Programmable DC Gains of 1, 2, 4, 8
- On-Chip Oscillator (External Crystal)


## GENERAL DESCRIPTION

The HSCF24040 is a monolithic 7th order low pass active filter system. It offers 76 dB of stop-band attenuation and 85 dB of dynamic range which makes it the first switchedcapacitor filter suitable for 12 -bit systems. Because of the internal 3rd order RC anti-aliasing filter, no external components are required for device operation. Both the RC filter and switched-capacitor filter have digitally programmable cut off frequencies.

The last stage of the SC filter contains a programmable decimator which provides a sample/hold output function that reduces the sample rate at SCOUT. This ensures

## APPLICATIONS

- 12-Bit Signal Processing Systems
- Pre-Sample Anti-Alias Filter
- Reconstruction Smoothing Filter
- Test Equipment/Instrumentation
- Spectrum Analyzers
- Medical Telemetry/Filtering
- Speech Analysis and Synthesis
- Data Acquisition Systems
- Computer Controlled Test Systems
that the hold period of the sampled and held output is long enough to perform an A/D conversion or be resampled by an external $\mathrm{S} / \mathrm{H}$.

The HSCF24040 is manufactured using Honeywell's state-of-the-art BEMOS process which allows the fabrication of low power CMOS logic, linear CMOS circuits, bipolar linear circuitry and thin film resistors on a single chip. The HSCF24040 is packaged in a 32 pin DIP, operates on a $+/-5 \mathrm{~V}$ supply voltage and is offered in commercial and military temperature ranges.


# ABSOLUTE MAXIMUM RATINGS (Beyond Which Damage May Occur) (1) 

```
Supply Voltages
    VDD toGND
        O to +7 V
    VSS to GND
    O to -7 V
Input Voltages
    Digital Input Voltages
        All except CLKIN, CS.......-0.3 V to (VDD + 0.3 V)
        CLKIN,CS
        .........
        (VSS -0.3 V) to (VDD + 0.3 V)
    Analog Input Voltages
    SCIN, RCIN
```

$\qquad$

```
                            (VSS - 0.3 V) to (VDD + 0.3 V)
```


## Output Voltages

Analog Output Voltages
SCOUT, RCOUT.
Momentary Short to VDD

## Temperature

Temperature, case
-60 to $+140^{\circ} \mathrm{C}$
junction
$150^{\circ} \mathrm{C}$
Lead Temperature (soldering 10 seconds) .. $+300^{\circ} \mathrm{C}$
Storage Temperature
-65 to $+150^{\circ} \mathrm{C}$

Note (1): Operation at any Absolute Maximum Rating is not implied. See Electrical Specifications for proper nominal applied conditions in typical applications.

## RECOMMENDED OPERATING CONDITIONS

| Supply Voltages |  |
| :---: | :---: |
| VDD | +4.75 to 5.25 V |
| VSS | - 5.25 to -4.75 V |

Temperature<br>Temperature, Ambient 0 to $+70^{\circ} \mathrm{C}$

## ELECTRICAL SPECIFICATIONS

Test Conditions: VDD $=+5 \mathrm{~V}$, VSS $=-5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0$ to $70^{\circ} \mathrm{C}$ for HSCF24040ACJ, $T_{A}=-55$ to $+125^{\circ} \mathrm{C}$ for HSCF24040AMJ, unless otherwise specified. All typical specifications are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ only.
For explanation of Test Level, refer to Test Level Codes following timing diagrams.

| Parameters | Test Conditions | Test <br> Level | HSCF24040 <br> MIN |  | TYP |
| :--- | :---: | :---: | :---: | :---: | :--- | MAX | Units |
| :--- |

DC ELECTRICAL CHARACTERISTICS

| DC Gain of Combined RCF and SCF HSCF24040ACJ (0 to $70^{\circ} \mathrm{C}$ ): | $\begin{aligned} & \mathrm{SCBW}=5 \mathrm{kHz} \\ & \mathrm{RCBW}=7 \mathrm{kHz} \end{aligned}$ | 1 | 0.999 | 1.0 | 1.001 | VN |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCF Gain Setting = 1.0 |  |  |  |  |  |  |
| SCF Gain Setting $=2.0$ |  | 1 | 1.99 | 2.0 | 2.01 | $\mathrm{V} N$ |
| SCF Gain Setting $=4.0$ |  | 1 | 3.97 | 4.0 | 4.03 | VN |
| SCF Gain Settling = 8.0 |  | 1 | 7.92 | 8.0 | 8.08 | VN |
| HSCF24040AMJ (-55 to $+125^{\circ} \mathrm{C}$ ): |  |  |  |  |  |  |
| SCF Gain Setting $=1.0$ |  | 1 | 0.998 | 1.0 | 1.002 | $\mathrm{V} N$ |
| SCF Gain Setting $=2.0$ |  | 1 | 1.98 | 2.0 | 2.02 | $\mathrm{V} N$ |
| SCF Gain Setting $=4.0$ |  | 1 | 3.96 | 4.0 | 4.04 | $\mathrm{V} /$ |
| SCF Gain Setting = 8.0 |  | 1 | 7.90 | 8.0 | 8.10 | $\mathrm{V} N$ |
| DC Gain of RCF Only |  | 1 | 0.95 |  | 1.05 | $\mathrm{V} N$ |
| DC Gain of SCF Only | SCF Gain Setting = 1.0 | 1 | 0.95 |  | 1.05 | $\mathrm{V} N$ |
| DC Offset Voltage, Output Referred |  |  |  |  |  |  |
| RCOUT |  | 1 | -10 |  | +10 | mV |
| SCOUT | SCF Gain Setting $=1.0$ | 1 |  | $\pm 10$ |  | mV |


| Parameters | Test Conditions | Test Level | HSCF24040 |  |  | Unlts |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |
| DC ELECTRICAL CHARACTERISTICS (CONTINUED) |  |  |  |  |  |  |
| Output Drive Capability, RCOUT and SCOUT Maximum Voltage Swing Minimum Voltage Swing Maximum Sink/Source Current | $\begin{aligned} & \mathrm{RL}=5 \mathrm{k} \Omega \\ & \mathrm{RL}=5 \mathrm{k} \Omega \\ & \mathrm{RL}=5 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & +3.0 \\ & 600 \\ & \hline \end{aligned}$ |  | -3.0 | $v$ $\mu \mathrm{A}$ |
| Analog Input Voltage Range (1) <br> RCIN <br> SCIN; SCF Gain Setting $=1.0$ <br> SCIN; SCF Gain Setting $=2.0$ <br> SCIN; SCF Gain Setting $=3.0$ <br> SCIN; SCF Gain Setting $=4.0$ |  | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & -3.0 \\ & -3.0 \\ & -1.5 \\ & -0.75 \\ & -0.375 \end{aligned}$ |  | $\begin{array}{r} +3.0 \\ +3.0 \\ +1.5 \\ +0.75 \\ +0.375 \end{array}$ | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
| Analog Input Impedance <br> RCIN Resistance <br> RCIN Capacitance <br> SCIN Resistance <br> RCIN Capacitance |  | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 100 \\ & 50 \end{aligned}$ |  | 25 25 | $\mathrm{k} \Omega$ <br> pF <br> $\mathrm{k} \Omega$ <br> pF |
| Power Supplies |  |  |  |  |  |  |
| Operating Current <br> IDD; Normal Mode <br> IDD; Power Down Mode <br> ISS; Normal Mode <br> ISS; Power Down Mode | XTAL Oscillator Active XTAL Oscillator Active XTAL Oscillator Active XTAL Oscillator Active | $1$ |  | $\begin{gathered} 15 \\ 2 \\ 15 \\ 1 \end{gathered}$ | 20 4 18 3 | mA <br> mA <br> mA <br> mA |
| Power Dissipation <br> Normal Mode <br> Power Down Mode | XTAL Oscillator Active XTAL Oscillator Active | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ |  | $\begin{gathered} 150 \\ 15 \end{gathered}$ |  | $\begin{aligned} & \mathrm{mW} \\ & \mathrm{~mW} \end{aligned}$ |

Note (1): Input voltage outside these ranges will degrade harmonic distortion performance.

| Parameters | Test Conditions | Test <br> Level | HSCF24040 <br> MIN |  | TYP |
| :--- | :---: | :---: | :---: | :---: | :--- | MAX | Units |
| :--- |

## AC ELECTICAL CHARACTERISTICS

RC Filter $\quad(R L=5 \mathrm{k} \Omega, \mathrm{CL}=50 \mathrm{pF})$

| Programmable Bandwidth (Fo, -3dB) | 1 | 7 |  | 80 | kHz |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bandedge Tolerance, Referenced to Fo | 1 | -0 |  | +5 | \% |
| Passband Response, DC to 0.25Fo Referenced to RCF DC Gain | 1 | -0.1 |  | +0.1 | dB |
| Stopband Loss, <br> Referenced to RCF DC Gain <br> 0.25 Fo <br> Fo <br> 17.25Fo | $\begin{aligned} & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 2 \\ & 72 \end{aligned}$ | 3 | 0.1 4 | $d B$ <br> dB <br> dB |
| Harmonic Distortion, $\pm 3 V$ Sinusoidal Input at RCIN Magnitude of Harmonics <br> THD (HSCF24040ACJ) <br> THD (HSCF24040AMJ) | $\begin{gathered} 11 \\ 1 \\ 1 \end{gathered}$ |  | $\begin{gathered} -80 \\ 0.01 \\ 0.01 \end{gathered}$ | $\begin{array}{r} 0.02 \\ 0.1 \end{array}$ | $\begin{aligned} & \text { dB } \\ & \% \\ & \% \end{aligned}$ |
| Dynamic Range | 1 | 85 | 90 |  | dB |
| Integrated Noise Voltage, 0.01 Fo to 2.0 Fo | I |  | 50 | 70 | $\mu \mathrm{V}$ rms |

SC Filter $\quad(\mathrm{RL}=5 \mathrm{k} \Omega, \mathrm{CL}=50 \mathrm{pF})$

| Programmable Bandwidth (Fc) |  | I | 78 |  | 20,000 | Hz |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bandedge Tolerance, Referenced to Fc |  | 1 | -0.5 |  | +0.5 | \% |
| Passband Response, DC to Fc Referenced to SCF DC Gain |  | I | -0.1 |  | +0.1 | dB |
| Stopband Loss, Referenced to SCF DC Gain 1.5 Fc <br> 2.0Fc <br> 2.5Fc <br> 3.0Fc |  | 1 1 1 1 | $\begin{aligned} & 30 \\ & 50 \\ & 66 \\ & 76 \end{aligned}$ |  |  | dB <br> dB <br> dB <br> dB |
| Harmonic Distortion, $\pm 3$ V Sinusoidal Input at SCIN Magnitude of Harmonics <br> THD (HSCF24040ACJ) <br> THD (HSCF24040AMJ) |  | 1 |  | $\begin{gathered} -72 \\ 0.05 \\ 0.05 \end{gathered}$ | $\begin{array}{r} 0.075 \\ 0.2 \end{array}$ | $\begin{aligned} & \text { dB } \\ & \% \\ & \% \end{aligned}$ |
| Dynamic Range |  | I | 85 | 90 |  | dB |
| Integrated Noise Voltage, 0.01 Fc to 2.0 Fc |  | I |  | 70 | 100 | $\mu \mathrm{V}$ rms |


| Parameters | Test Conditions | Test <br> Level | HSCF24040 <br> MIN <br> TYP |  | MAX |
| :--- | :---: | :---: | :---: | :---: | :--- | Units |  |
| :--- |

## AC ELECTRICAL CHARACTERISTICS (CONTINUED)

Digital Inputs (Pins D0 - D7, G1, G2, $\overline{\mathrm{SYNC}}, \mathrm{CLKIN}, \overline{\mathrm{PD}}, \mathrm{AA} \overline{\mathrm{SM}}, \mathrm{A}, \mathrm{AS}, \mathrm{DS}, \overline{\mathrm{CS}}, \overline{\mathrm{WR}}$ )

| VIH (Input Voltage High) |  | I | 2.0 | V |
| :--- | :---: | :---: | :---: | :--- |
| VIL (Input Voltage Low) |  | I | 0.8 | V |
| IIN (Input Current) |  | I | 1.0 | $\mu \mathrm{~A}$ |
| CIN (Input Capacitance) |  | II | 10 | pF |

Digital Outputs (Pins CLKOUT, CNVRT)

| VOL (Output Voltage Low) | Driving Standard TTL Load | I |  | 0.4 |
| :---: | :---: | :---: | :---: | :---: |
| VOH (Output Voltage High) | Driving Standard TTL Load | I | 2.4 | V |

## Clock Frequency

| Internal Oscillator Frequency |  | 1 | 1 | 4 | MHz |
| :---: | :---: | :---: | :---: | ---: | :--- |
| Input Clock Frequency |  | 11 | $(1)$ | 4 | MHz |

## Microprocessor Interface Timing



SCOUT Synchronization Timing

| T1 | (CLKIN to CLKOUT Delay |  | I |  | 50 | nsec |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| T2 | (SYNC Delay Time) |  | I | 100 |  | nsec |
| T3 | (SYNC Setup Time) |  | I | 75 |  | nsec |
| T4 | ( $\overline{\text { SYNC }}$ Pulse Width) |  | I | 75 | (2) | nsec |
| T5 | (CLKIN to CNVRT Delay) |  | I |  | 75 | nsec |

Notes: (1) The minimum input clock frequency is constrained only by the SC filter bandwidth. SC bandwidths below 78 Hz may degrade at high temperatures due to leakage currents.
(2) It is required that the external $\overline{\text { SYNC input return to a logic high a least } 1 \text { CLKIN clock cycle }}$ prior to the falling edge of the next CNVRT output.

TIMING DIAGRAM FOR NON-MULTIPLEXED BUS


TIMING DIAGRAM FOR MULTIPLEXED BUS



## TEST LEVEL CODES

## ELECTRICAL CHARACTERISTICS TESTING

All electrical characteristics that follow are subject to the following conditions:

All parameters having Min.Max. specifications are guaranteed. The Test Level column indicates the specific device testing actually performed during production and Quality Assurance inspection. Any blank sections in the data columns indicates that the specification is not tested at the specified condition.

Unless otherwise noted, all tests are pulsed tests, therefore Tj $=T c=T a$.

## TEST LEVEL

1

II

## TEST PROCEDURE

Production tested at the specified temperatures.

Parameter is guaranteed by design and sampled characterization data.

## GENERAL DESCRIPTION

(Please refer to AN109 EB105 Evaluation Board and AN111 Analog/Digital Interface Requirements For The HSC24040, both found under Applications Information, for additional information.)

## SC FILTER

SC filters are sampled data filters that provide extremely accurate and stable responses. This is because their internal "time constants" depend only upon the switching frequency and the ratios of monolithic capacitors. The switching frequency is normally derived from a crystal controlled oscillator and is thus, extremely precise. On-chip capacitor ratios are accurate to within approximately $0.1 \%$. Therefore, high order sharp rolloff filters can be manufactured that require no post production trimming. Since the filter bandedge can be programmed by varying the frequency of the clock that controls the filter's switches, the filter bandedge can be made to track the sample rate of an external AD converter. The filter in the HSCF24040 has 7 poles (Chebyshev approximation) to insure a minimum loss of 76 dB at 3 times the bandedge so that the system A/D can sample as low as 4 times the bandedge (see Figure 1). The SC filter has a differential signal path to improve its PSRR, distortion, and dynamic range. Through digital programming, bandedges of up to 20 KHz and DC gains of 1,2,4 or 8 can be achieved.



Since the filter loss is greater than 76 dB , any aliased signals will be below the 12 bit level.

FIGURE 1 - REQUIREMENTS FOR AN ANTI-ALIASING FILTER PRIOR TO A/D CONVERSION

## ACTIVE RC FILTER

Although the SC filter is programmable and offers excellent performance, it does have one major drawback. Because it is a sampled data filter, it can fold or alias out-of-band energy into the desired passband in much the same way as the external A/D. Therefore, a continuoustime filter is required in front of the SC filter to provide aliasing protection. We are, however, aided by the fact that the filter sampling rate is many times greater than the bandedge frequency ( 50 times in this case). Thus, a low order, active RC filter with a bandedge accuracy of only 5\% will suffice. This concept is illustrated in Figure 2. The bandedge for this RC filter must be programmable to insure sufficient rejection of the SC filter images located at multiples of the SC filter rate. Eight different RC filter bandedges spanning a 12-to-1 range are available on the HSCF24040. The programmability is achieved by switching different resistor and capacitor values into the filter. A single RC filter bandwith setting ( 3 dB ) of $f_{0}$ (RCF) will provide 76 dB of anti-aliasing protection for SC filter bandwidths ranging from $f_{0}($ RCF $) / 5.71$ to $f_{0}($ RCF $) / 4$.


Note: The RC filter should provide $>76 \mathrm{~dB}$ of loss for several different $S C$ filter sample rates $f_{S}(S C)$.

FIGURE 2 - RC FILTER PROVIDES ANTI-ALIASING FOR SC FILTER

The topology of the RC filter has been chosen so that the DC gain and the pole Q's rely on ratio matching of the on-chip resistors and capacitors. The RC filter bandedge is laser trimmed for high accuracy during the manufacturing process.

## DECIMATOR

The decimator block samples the differential output of the SC filter and converts it to a single ended signal. The décimator also provides a sample-and-hold output (SCOUT) at a programmable sample rate of 25 fc , $12.5 \mathrm{fc}, 6.25 \mathrm{fc}$, or 4.167 fc , where fc is the SC filter bandwidth. By choosing the proper decimation rate, the hold time at SCOUT will be sufficiently long to allow an A/D conversion to take place. (An external sample and hold may be required for hold times longer than $100 \mu \mathrm{sec}$ to prevent more than $1 / 2$ LSB of droop for a 12-bit A/D converter).

The CNVRT output is an active low digital output that indicates when the SCOUT output is valid. Applying a falling edge to the SYNC input initiates the CNVRT pulse on the next rising edge of CLKOUT. The use of the decimator block with SYNC and CNVRT insures a proper timing interface between SCOUT and an external A/D converter or sample and hold and eliminates the need for a smoothing filter at the SCOUT output.

## PROGRAMMABILITY

The chip contains an 8-bit and a 2 -bit data register. Data in the 8 -bit register controls the SC filter bandedge, RC
filter bandedge, and the decimation rate. (A programmable divide down chain generates the SC filter clocks from the master clock. A similar divide down chain determines the decimation rate from the SC filter clocks). Data in the 2 -bit register controls the programmable D.C. gain of the SC filter. The truth tables for both registers are shown in Table 1.

The SC filter's bandedge is programmed by selecting one of the divide down ratios shown in Table 1. This ratio is divided into the master clock frequency to arrive at the filter cutoff frequency. As an example, assuming a typical master clock frequency of 4 MHz and a divide down ratio of 400 (D0, D1, D2=001), the filter's bandedge would be 10 kHz . Alternately, selecting a divide down ratio of 3200 (D0, D1, D2 $=100$ ) would provide a filter bandedge of 1250 Hz . With a constant master clock frequency, up to seven (7) different discrete SC filter bandedges can be obtained. An infinite number of different bandedges can be derived by varying both the divide down ratios and the master clock frequency. This provides the ultimate level in programming flexibility.

The five control signals $A 0, A S, \overline{W R}, \overline{C S}$, and DS allow the user to directly interface to 8 -bit microprocessors without additional glue logic. Both Motorola's MPX'ed and non-MPX'ed bus formats as well as Intel's MPX'ed bus format is supported. Interiace connections for both the Intel and Motorola 8-bit microprocessors are shown in Table 2. In addition to the data-latch format, the DO-D7 and G1-G2 inputs can be hardwired for direct programming without the need for a latch signal by tying the CS input to VSS. A $0=1$ selects the BW registers DOD7 and $\mathrm{A} 0=0$ selects the gain registers G1,G2.

TABLE 1 －PROGRAMMABLE FEATURES

| RCE BANDEDGE |  |  |  | DC．GAlN |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RCF 3dB BW | D7 | D6 | D5 | DC GAIN | G1 | G2 |
| 80 KHz | 0 | 0 | 0 | 1 | 1 | 1 |
| 56 KHz | 0 | 0 | 1 | 2 | 1 | 0 |
| 40 KHz | 0 | 1 | 0 | 4 | 0 | 1 |
| 28 KHz | 0 | 1 | 1 | 8 | 0 | 0 |
| 20 KHz | 1 | 0 | 0 |  |  |  |
| 14 KHz | 1 | 0 | 1 |  |  |  |
| 10 KHz | 1 | 1 | 0 |  |  |  |
| 7 KHz | 1 | 1 | 1 |  |  |  |
| CLOCK TO SCF BANDEDGE |  |  |  | DECIMATOR SAMPLE RATE |  |  |
| DIVIDE DOWN RATIQ |  |  |  |  |  |  |
| $f C L K / f C$ | D0 | D1 | D2 | $f S / H / f C$ | D3 | D4 |
| 200 | 0 | 0 | 0 | 25.000 | 0 | 0 |
| 400 | 0 | 0 | 1 | 12.500 | 0 | 1 |
| 800 | 0 | 1 | 0 | 6.250 | 1 | 0 |
| 1，600 | 0 | 1 | 1 | 4.167 | 1 | 1 |
| 3，200 | 1 | 0 | 0 |  |  |  |
| 6，400 | 1 | 0 | 1 |  |  |  |
| 12，800 | 1 | 1 | X |  |  |  |

$f \mathrm{C}=0.1 \mathrm{db}$ Bandwidth of the SC filter．
$f C L K=$ Master clock frequency at CLKOUT．
$f S / H=$ Sample rate at SCOUT output．

TABLE 2 －MICROPROCESSOR INTERFACE CONNECTIONS

| HSCF24040 | INTEL（MPX＇ED） 8088，8085， 8051 | $\begin{gathered} \text { MOTOROLA (MPX'ED) } \\ 6801,6803 \end{gathered}$ | MOTOROLA（NON－MPX＇ED） 680D，6801，6802， 6809 |
| :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CS}}$ | Generated from A8－A15 | Generated from A8－A15 | Generated from A0－A15 |
| DS | VDD Supply | E | E |
| $\overline{W R}$ | $\overline{\text { WR }}$ | $\mathrm{R} \overline{\mathrm{WR}}$ | $\mathrm{R} / \overline{\mathrm{WR}}$ |
| A0 | ADi | ADi | Ai |
| AS | ALE | AS | VDD Supply |
| D0－D7 | AD0－AD7 | AD0－AD7 | D0－D7 |
| G1－G2 | ADi | ADi | Di |

Note：Tying $\overline{\mathrm{CS}}$ to the VSS supply disables the microprocessor interface and allows D0－D7，G1－G2 to be programmed directly without the need for a latch signal．

## OSCILLATOR

The HSCF24040 provides an on－chip oscillator（external crystal）for applications where a system clock is not available．The user has a choice of either the clock driven or the oscillator mode．The oscillator mode is enabled by tying the CLKIN input to VSS．

## TYPICAL APPLICATION CIRCUIT

Figure 3 illustrates how the HSCF24040 might be used for smoothing the output from a D／A converter．In this case，the D／A output is fed into the SCIN input of the device．The SCIN input is enabled by tying AA／SM to ground．The SCOUT output is fed externally into the RCIN input．The smoothed output is finally brought off－ chip via the RCOUT pin．（Note that the smoothed output will not correct for the inherent $\sin (\mathrm{X}) /(\mathrm{X})$ droop of the original D／A converter output）．

FIGURE 3 －THE HSCF24040 AS A SMOOTHING FILTER FOR A D／A CONVERTER

## TYPICAL APPLICATION CIRCUIT

The HSCF24040 can be used as the band limiting filter for a 12-bit data acquisition system as shown in Figure 4. The basic function of the device is to bandlimit the input signal so that unwanted out-of-band signals are not aliased (folded) into the desired passband. The input signal enters the HSCF24040 through RCIN and is processed by the RC filter. The signal is then processed by the switched-capacitor filter and finally the decimator to facilitate its interface with the AD converter. Figure 1 shows that for a 12-bit system the filter must provide at least 76 dB of loss at the frequency $f s-f c$ (where $f s$ is the sampling rate of the $A / D$ converter and $f c$ is the desired channel bandwidth).

In many applications the user may want a programmable channel bandwidth. An instrument that records signals that range from 100 Hz to 20 kHz would require that the $A / D$ sample rate be variable. Figure 1 shows that the required filter bandwidth is directly proportional to the sample rate of the A/D converter. The filtering necessary for multiple sampling rates can be accomplished by using the programmable bandwidth capability of the HSCF24040 to adjust the desired filter response to the sample rate. This eliminates the need for a parallel bank of fixed bandwidth anti-aliasing filters, one for each sample rate.


FIGURE 4 - THE HSCF24040 AS AN ANTI-ALIASING FILTER IN A 12-BIT DATA ACQUISITION SYSTEM

PIN ASSIGNMENT HSCF24040

|  | TOP VIEW |  |  |
| :---: | :---: | :---: | :---: |
| 1 | VSS | A0 | 32 |
| 2 | $\overline{C S}$ | AS | 31 |
| 3 | G1 | AA／$\overline{S M}$ | 30 |
| 4 | G2 | DS | 29 |
| 5 | D5 | N／C | 28 |
| 6 | D6 | $\overline{W R}$ | 27 |
| 7 | D7 | SCIN | 26 |
| 8 | D0 | RCIN | 25 |
| 9 | D1 | RCOUT | 24 |
| 10 | D2 | PD | 23 |
| 11 | D3 | SCOUT | 22 |
| 12 | N／C | GND | 21 |
| 13 | D4 | CLKIN | 20 |
| 14 | SYNC | X1 | 19 |
| 15 | CLKOUT | X2 | 18 |
| 16 | VDD | CNVRT | 17 |

PIN FUNCTIONS HSCF24040
NAME FUNCTION

[^16]NOTES:

SELECTION GUIDE, CROSS REFERENCE ORDERING INFORMATION

## ANALOG TO DIGITAL CONVERTERS

DIGITAL TO ANALOG CONVERTERS

```
COMPARATORS
```



## EVALUATION BOARDS

## APPLICATIONS INFORMATION

```
QUALITY ASSURANCE
```


## DIGITAL SIGNAL PROCESSING

DASP-HDSP66110
Digital Array Signal Processor

PAC-HDSP66210
Programmable Array Processor

## TABLE OF CONTENTS

SECTION PAGE NO.
1.0 INTRODUCTION ..... 6-4
1.1 DASP/PAC Chip Set ..... 6-4
1.2 Benchmarks ..... 6-5
2.0 DASP (HDSP66110) ..... 6.7
2.1 DASP: Architecture ..... 6-8
2.2 DASP: Input/Output ..... 6-9
2.3 DASP: Function Set ..... 6-10
2.4 DASP: Block Floating Point Arithmetic ..... 6-10
3.0 PAC (HDSP66210) ..... 6-12
3.1 PAC: Address Sequences and Memory Control ..... 6-12
3.2 PAC: Control Registers ..... 6-14
3.3 PAC: Instruction Memory ..... 6-14
3.4 PAC: Initialization ..... 6-15
3.5 PAC: Clock Schemes ..... 6-15
4.0 SYSTEM ARCHITECTURES ..... 6-16
4.1 Recursive Architecture: Dual Memory ..... 6-16
4.2 Recursive Architecture: Dual Memory, I/O Buffered ..... 6-17
4.3 Recursive Architecture: Single Memory ..... 6-17
4.4 Cascaded Architecture ..... $6 \cdot 18$
4.5 FFT Systems ..... 6-19
4.6 Fast Convolution and Digital Filtering ..... 6-20
4.7 Digital Filter System ..... 6-20
5.0 NUMERIC PERFORMANCE ..... 6-22
6.0 TEST FEATURES AND RELIABILITY ..... 6-22
7.0 SPECIFICATIONS ..... 6-22
7.1 DASP (HDSP66110) ..... 6-22
7.2 PAC (HDSP66210) ..... 6-22
8.0 SYSTEM DEVELOPMENT SUPPORT TOOLS ..... 6-22
8.1 User's Guides and Application Notes ..... 6-22
8.2 Software Simulator ..... 6-30
8.3 Hardware Evaluation Module (EVM) ..... 6-31

### 1.0 INTRODUCTION

Honeywell's HDSP66 device family is a new generation of digital signal processing (DSP) VLSI integrated circuits targeted for high performance military and commercial applications. Honeywell is a proven leader in very high performance integrated circuit technology which includes a variety of CMOS, GaAs, Bipolar and BEMOS (Bipolar Enhanced CMOS) semiconductor processes. Several Honeywell products, based on one micron class technologies, have been in production for several years. In addition, an extensive amount of research is being conducted in sub-micron VLSI technologies.

The HDSP66 family of DSP devices is produced by combining innovative architectures with high performance, production-proven processes. This combination yields extremely powerful devices which provide great advantages in terms of speed, flexibility, power dissipation, level of integration and cost.

### 1.1 DASP and PAC Chip Set

The Digital Array Signal Processor (DASP) (HDSP66110) and the Programmable Array Controller (PAC) (HDSP66210) are the first 1.2 micron CMOS chip set in the HDSP66 family. These devices are optimized for DSP applications based upon the Fast Fourier Transform (FFT) algorithm [References 1, 2, 3]. The DASP and the PAC implement DSP systems which process data rates up to 100 MHz in real time and perform Discrete Fourier Transforms, spectrum analysis, digital filters, correlations, convolutions and adaptive filters based upon FFT techniques. Generally, it is easier and more efficient to process signals in the frequency domain than the time domain [Reference 1 (p.110), Reference 2 (p. 198), Reference 3 (p. 635 and p.889), Reference 4].

The DASP and the PAC chips use a new architectural approach that allows for a variety of FFT based DSP system configurations. The resulting systems require only 10 to 20 PAC instructions and little hardware yet perform at rates five to 50 times faster than other present solutions. Some of the applications of the DASP and the PAC are listed in Table 1. Additional applications of the DASP chip, beyond DSP, such as graphics processing, are possible due to the inclusion of general purpose functions on the DASP.

The DASP chip performs about 500 million arithmetic operations ( 16 bits or more) per second and operates at an I/O rate of about 5 billion bits per second. An operation is defined to be a multiply, add or equivalent operation. Unlike traditional DSP microprocessors, the DASP processes arrays of data values rather than single

TABLE 1: APPLICATION AREAS

- Medical Electronics
- High End Instrumentation
- Robotics
- Radar
- Graphics Systems
- Sonar
- Telemetry
- Electronic Warfare
- Electronic Counter Measures
- Navigation and Guidance
- Very-High-Speed Modems
- Satelifte Telecommunications
- Image Processing
- Transmultiplexers
- Spread Spectrum Communications
- Digital Radio
data values. The DASP is capable of performing functions, composed of multiple arithmetic operations, on two sets of four complex values or two sets of eight real values every machine cycle ( 80 nanoseconds). A variety of general purpose and FFT specific functions are supported.

The Programmable Array Controller (PAC) can be used as a companion device to the DASP in FFT based DSP systems. Stand-alone DSP systems, as shown in Figure 1, can be designed by combining the DASP and the PAC with off-the-shelf single-port memories. The PAC is responsible for managing the complete system, based upon the program downloaded to its program memory during initialization. The programmability of PAC makes it applicable in various hardware and algorithmic configurations. The program, typically 10 to 20 instructions, defines the algorithm to be executed on the DSP system (e.g., spectrum analysis, digital filtering, etc.). DSP microprocessors, on the other hand, usually require hundreds or thousands of instructions.

### 1.2 Benchmarks

The ability to define an algorithm and various hardware configurations in the PAC allows the chip set extreme versatility in a variety of applications. The system performance can be balanced against the hardware cost by choosing the number of DASP/PAC stages and the number of memory devices in a given system. An extremely high performance DSP system can be designed by cascading multiple DASP/PAC stages. A mid-performance system can be designed by using dual memory sets around one DASP/PAC stage. A lower performance system can be based upon one memory set and one DASP/PAC stage. The benchmarks, for various sized FFT's on different system configurations, are shown in Table 2. Some
benchmarks for digital filters (fast convolution), implemented via the frequency domain, are given in Table 3. It is assumed that the incoming data frames overlap by $50 \%$. The amount of data frame overlap is programmed into the PAC by the user. Table 3 illustrates the efficiency of using frequency domain techniques for digital filtering when the number of points in the frequency response of the filter is large. In the time domain, for example, over 350, 100-nS multiplier/accumulators are necessary to implement a 2048 pole digital filter. This can be achieved in the frequency domain with a single DASP/PAC recursive stage.

FIGURE 1: DASP/PAC BASED DSP SYSTEM

TABLE 2: FFT BENCHMARKS

|  | SYSTEM TYPE |  |  |
| :---: | :---: | :---: | :---: |
| NUMBER OF POINTS | CASCADED MULTIPLE STAGES | DUAL MEMORY RECURSIVE (ONE STAGE) | ONE MEMORY RECURSIVE (ONE STAGE) |
| 64 Real | $\begin{gathered} 880 \mathrm{nS} \\ (4 \text { Stages) } \end{gathered}$ | $3.52 \mu \mathrm{~S}$ | $10.56 \mu \mathrm{~S}$ |
| 64 Complex | $\begin{gathered} 1.76 \mu \mathrm{~S} \\ \text { (3 Stages) } \end{gathered}$ | $5.28 \mu \mathrm{~S}$ | $10.56 \mu \mathrm{~S}$ |
| 512 Real | $\begin{aligned} & 5.36 \mu \mathrm{~S} \\ & \text { (6 Stages) } \end{aligned}$ | $32.16 \mu \mathrm{~S}$ | $107.2 \mu \mathrm{~S}$ |
| 512 Complex | $10.72 \mu \mathrm{~S}$ (5 Stages) | 53.6 ¢ S | $107.2 \mu \mathrm{~S}$ |
| 1024 Real | $10.48 \mu S$ (6 Stages) | $62.88 \mu \mathrm{~S}$ | $209.6 \mu \mathrm{~S}$ |
| 1024 Complex | $20.96 \mu S$ <br> (5 Stages) | $104.8 \mu \mathrm{~S}$ | $209.6 \mu \mathrm{~S}$ |
| 64K Real | $\begin{aligned} & 0.65 \mathrm{mS} \\ & \text { (9 Stages) } \end{aligned}$ | 5.85 mS | 20.96 mS |
| 64K Complex | $\begin{aligned} & 1.31 \mathrm{mS} \\ & \text { (8 Stages) } \end{aligned}$ | 10.48 mS | 20.96 mS |

TABLE 3: DIGITAL FILTER BENCHMARKS (50\% OVERLAP)

| NUMBER OF POINTS IN IMPULSE RESPONSE OF FILTER | InPUT COMPLEX data rates |  |
| :---: | :---: | :---: |
|  | $\begin{aligned} & \hline \text { CASCADED } \\ & \text { SYSTEM } \\ & \text { (MULTIPLE } \\ & \text { STAGES) } \\ & \hline \end{aligned}$ | DUAL MEMORY RECURSIVE SYSTEM ONE STAGE) |
| 32 | $\begin{gathered} 25 \mathrm{MHz} \\ \left(7{ }^{25} \text { Stages }\right) \end{gathered}$ | 3.57 MHz |
| 128 | $\begin{gathered} 25 \mathrm{MHz} \\ \text { (9 Stages) } \end{gathered}$ | 2.78 MHz |
| 512 | $\begin{gathered} 25 \mathrm{MHz} \\ \text { (11 Stages) } \end{gathered}$ | 2.27 MHz |
| 2048 | $\underset{(13}{25 \mathrm{MHz}} \underset{\text { Stages })}{ }$ | 1.92 MHz |

### 2.0 DASP (HDSP66110)

The DASP is a very-high-speed, block floating-point array processor that is capable of performing FFT specific and general purpose operations on arrays of data. The key features of the DASP are shown in Table 4.

TABLE 4: DASP KEY FEATURES

- Arithmetic throughput up to 500 million operations per second.
- Data I/O rate up to 5 billion bits per second.
- 16 FFT-specific and general purpose functions.
- 16/20 bit fixed point arithmetic with block floating point support for FFT functions.
- 16 bit parallel I/O buses to support static RAMs.
- Two interface options (Dual, Quad) for system trade-offs.
- 1.2 micron CMOS; typical dissipation - 2 watts.
- 269 pin ceramic PGA package.
- Performance examples:

Radix-4 Butterfly - 80 nS
Radix-2 Butterfly - 40 nS
Complex Multiply - 20 nS
Real Multiply - 10 nS
ALU Operation - 10 nS

### 2.1 DASP: Architecture

The DASP is capable of processing sixteen, 16 -bit real values (or 8 complex values), and producing eight, 16bit real values (or 4 complex values) every machine cycle (Tm). The lower limit on Tm is specified at 80 nano seconds. The block diagram of the DASP below (Figure 2) shows the internal data paths and input/output values. All input/output values are transferred every machine cycle. These values, designated as ro...r3, i0....i3, form the input data that is fed to the DASP every machine cycle. In complex arithmetic instructions (such as FFT), these values represent a set of 4 complex numbers: ( $\mathrm{r} 0, \mathrm{i} 0$ ), ( $\mathrm{r} 1, \mathrm{it}$ ), ( $\mathrm{r} 2, \mathrm{i} 2$ ), ( $\mathrm{r} 3, \mathrm{i} 3$ ). Another set of eight 16-bit input operands, which is called auxiliary data, is designated as c0....c3, s0....s3. In complex arithmetic instructions, these values are complex numbers [(c0, s0), (c1, s1), ( $\mathrm{c} 2, \mathrm{~s} 2$ ), ( $\mathrm{c} 3, \mathrm{~s} 3$ )] representing auxiliary data values such as window coefficients or trigonometric coefficients. After operating upon the input operands, the device produces a set of eight 16-bit values that are termed $x 0 \ldots . x 3, y 0 \ldots . . y 3$. Once again, these values represent a set of four complex numbers [(x0,y0), (x1,y1), (x2, y2), (x3, y3)] for complex arithmetic instructions. In summary, there are three I/O ports (input data, input auxiliary data and output data) on the DASP for data transfers.

First, the input data set is passed through an array of complementers to perform conjugating or complementing, if so desired. Then, the values are
passed through an array of adders which can allow data to grow to 18-bits without producing an overilow. These adders are used to perform pre-multiplication additions associated with the Decimation-In-Frequency
(DIF) FFT Butterfly operations. The added values are right shifted, if so desired, then rounded to 16 -bits and fed to an array of multipliers. At this stage, the multiplier array also receives a scaled set of values from the input auxiliary data port. After multiplications, the 20 most significant bits of each resulting product are retained. Next, the 20-bit product values are operated upon by the ALU array. These ALU's are used to perform postmultiplication additions associated with the complex multiplications. These ALU's can also perform general purpose arithmetic and logical operations. The 20-bit output values from the ALU's are rounded to 16-bits. These values could be complemented or conjugated, if necessary. The final values, which are fed to the data output port, are also monitored by the on-chip scalefactor generator to implement the block floating point arithmetic (discussed later). The data path operation is controlled by a function code which is externally applied. After setting up a function code, the sets of I/O values can be continuously passed through the DASP (one set every machine cycle, Tm). The DASP introduces a latency of four machine cycles from the data-inputs/auxiliary-data-inputs to the outputs. The impact of latency is virtually insignificant since the DASP primarily deals with data-arrays and a given function is typically applied to the whole array.


FIGURE 2: DASP BLOCK DIAGRAM AND I/O VALUES

### 2.2 DASP: Input/Output

Transferring the data in period Tm, as mentioned above, poses a challenge for the system architectural design. Therefore, two input/output modes have been devised for the DASP which offer trade-offs to the user. One of the modes, which is called the DUAL bus mode, is shown in Figure 3. In this scheme, each I/O port is served by two 16-bit parallel buses and transfers 8 values at intervals of Tm. Each bus, therefore, transfers a value at intervals of Tm/4. A clock signal at a frequency of $4 / \mathrm{Tm}$ is required to manage the DASP in the DUAL mode. The application of the DUAL bus DASP results in a simple system architecture since off-the-shelf single port memories can be used to serve each bus on the DASP. Also, the DASP input and output data ports (D1/D2, D3/D4) are bi-directional in the DUAL mode. This means that the roles of buses D1/D2 and D3/D4 can be interchanged. During a given data pass, the input data values could be fed through the D1/D2 ports and outputs produced on the D3/D4 ports (Figure 3). On the next pass, the inputs could be fed through the D3/D4 ports and outputs produced on the D1/D2 ports. As discussed later in the system applications section, the bi-directionality feature of the data ports makes the design of recursive systems very simple.

Another I/O scheme, which is shown in Figure 4, is called the QUAD bus mode and is chosen by applying a high level on the QUAD pin of the DASP. In this mode, there are four buses associated with each port of the DASP. Therefore, each bus is operated at intervals of $T m / 2$, requiring an input clock to the DASP at a frequency of 2/Tm. In the QUAD mode, the access time on external memories is relaxed. However, the memory architecture will generally be more complicated compared to the DUAL I/O mode. In the majority of applications, four port memories are required to feed each of the three ports. In addition, the data I/O buses (D1/D2/D5/D6, D3/D4/D7/D8) are not bi-directional in the QUAD mode causing some inconvenience in the recursive system designs.


FIGURE 3: DASP DUAL BUS MODE


## FIGURE 4: DASP QUAD BUS OPTION

### 2.3 DASP: Function Set

A total of 16 functions are supported on DASP (listed in Table 5). Note that the DASP is capable of implementing one function every machine cycle (period $\mathrm{Tm})$. The function-code on pins $\mathrm{FC}(5: 0)$ must be set up one machine cycle ahead of feeding the data to the processor. In typical array processing applications, such as FFT's, a function code is set up (e.g., BFLY4); then, the whole data array is clocked through the processor. The applied function will be, therefore, implemented on the whole array. As mentioned earlier, there is a latency of four machine cycles in implementing each function on the DASP.

The complex arithmetic functions support FFT processing (Table 5). The BFLY4 and BFLY2 functions can be used to implement radix-4, radix-2 or mixed-radix-4/radix-2 FFT algorithms. The functions FFTNN and FFT2N are useful for periorming FFT's on real data [Reference 2 ( $\mathrm{p} .166,167$ )]. The FFTNN function can be used to process two frames of real-data simultaneously and obtain almost twice the performance of complex data FFT's. The BMUL function can be used to perform windowing on the input data or for general purpose complex multiplications encountered in demodulation processes. The general purpose functions, listed in Table 5, can be used to implement various arithmetic operations on real and complex data. The function BSQSM can be used to determine the magnitudesquared of the frequency spectrum for FFT applications. The general logic functions in Table 5 are useful for performing logic operations on arrays of data.

There are provisions, useful for implementing inverseFFT's, to conjugate the inputs to, and the outputs from, the complex arithmetic functions. Similarly, the input and output data values can be complemented for the general arithmetic and logical functions. In addition, the input values can be shifted for all functions. These facilities lead to higher computational efficiency.

### 2.4 DASP: Block Floating Point Arithmetic

Primarily, the input and output values associated with the DASP are 16 -bit fixed-point and are represented in 2's complement arithmetic (for arithmetic functions). However, on-chip intermediate values can grow to 20 bits but are rounded to 16 bits before they are transferred to the output buses. The growth in the number of bits helps to preserve an adequate signal-tonoise ratio. Still, there could be a severe loss in the signal-to-noise ratio on fixed-point arithmetic machines due to scaling, which is normally applied to prevent overtlow. The block floating point scheme (Figure 5), which applies data dependent scaling, boosts the signal to noise ratio by extending the dynamic range of the fixed point arithmetic. When a BFLY4 or BFLY2 is implemented on the DASP, the magnitude of the values being produced at the output are monitored. After a complete pass through the data-array, the DASP produces a scale factor at the pins $\operatorname{SFO}(2: 0)$ to scale the data on the next BFLY4/BFLY2 pass and prevent overflow. The scale factor is automatically applied to the input when the SFO output pins are tied to the

## TABLE 5: DASP FUNCTIONS

| FUNCTION MNEMONIC | DESCRIPTION | NO. OF INPUT DATA VALUES | NUMBER OF INPUT AUX. DATA VALUES | NUMBER OF OUTPUT DATA VALUES |
| :---: | :---: | :---: | :---: | :---: |
| COMPLEX ARITHMETIC CLASS |  |  |  |  |
| BFLY4 | Radix-4 Decimation-inFrequency Butterfly | 4 Complex | 4 Complex | 4 Complex |
| BFLY2 | Two Radix-2 Decimation-InFrequency Butterflies | 4 Complex | 4 Complex | 4 Complex |
| FFTNN | Recombine $\mathbf{N}$ Complex-Point FFT to Two N Real Point fFTs | 4 Complex | X | 4 Complex |
| FFT2N | Recombine $\mathbf{N}$ Complex-Point FFT to 2N Real Point FFT | 4 Complex | 1 Complex | 1 Complex |
| BMUL | Block Multiply Two Sets of Complex Numbers | 4 Complex | 4 Complex | 4 Complex |
| GENERAL ARITHMETIC CLASS |  |  |  |  |
| AFLOW | Arithmetic Flow Through: Pass Data | 4 Complex or 8 Real | X | 4 Complex or 8 Real |
| BMULR | Block-Multiply Two Sets of Real Numbers | 8 Real | 8 Real | 8 Real |
| BMULRA | Block-Multiply Two Sets of Real Numbers and Partially-Add | 8 Real | 8 Real | 4 Real |
| BSQSM | Block Square and Sum a Set of Values | 4 Complex or 8 Real | X | 4 Real |
| BADD | Block - Add Two Sets of Values | 4 Complex or 8 Real | 4 Complex or 8 Real | 4 Complex or 8 Real |
| BSUB | Block - Subtract Two Sets of Values | 4 Complex or 8 Real | 4 Complex or 8 Real | 4 Complex or 8 Real |
| GENERAL LOGIC CLASS |  |  |  |  |
| LFLOW | Logical Flow Through: Pass Data | 8 Logical | X | 8 Logical |
| BAND | Block-AND Two Sets of Values | 8 Logical | 8 Logical | 8 Logical |
| BOR | Block-OR Two Sets of Values | 8 Logical | 8 Logical | 8 Logical |
| BXOR | Block-XOR Two Sets of Values | 8 Logical | 8 Logical | 8 Logical |
| BCONS | Generate Block of Logical Constants at the Outputs (Zeros or Ones) | X | X | 8 Logical |



FIGURE 5: DASP BLOCK FLOATING SCHEME
corresponding SFI input pins of the same or of another DASP device (Figure 5). The DASP is also capable of accumulating various scale factors that may be applied by the processor at various stages of the algorithm. The accumulated scale factor is produced on the ASFO(3:0) pins. The ASFO from the final pass can be used to normalize the final processed data array.

### 3.0 PAC (HDSP66210)

The Programmable Array Controller (PAC) combined with the DASP forms a compact, complete DSP system solution. The PAC provides addressing and control for the memories and other elements in the system. The key features of the PAC are listed in Table 6 and a block diagram is shown in Figure 6.

### 3.1 PAC: Address Sequences and Memory Control

The core of the PAC is the five address generators: IAS, OAS, RAS, WAS and XAS. These address generators encompass all addressing sequences which are necessary to implement various FFT-based DSP
systems. The IAS and OAS generate address sequences for the input data collection memory and the output data dump memory. The RAS and WAS generate address sequences for the DASP read memory and the DASP write memory. The XAS sequencer addresses the auxiliary (coefficient) data memory. Each address generator outputs a new address every micro cycle ( $\mathrm{Tm} / 4$ ) to support the I/O rate of the DASP. Therefore, five 16 -bit addresses are generated every micro cycle on the external PAC address buses designated as ADRA, ADRB, ADRC, ADRD and ADRX. These address buses can control five distinct memories called A, B, C, D and X. The PAC provides full control of these memories by producing corresponding write strobes.

Typically, the address on each bus is used to address a pair of memories which hold Real and Imaginary data, respectively. Each memory pair will be assigned to one of the three DASP I/O ports, the input data collection buffer or the output data buffer. The PAC functions extremely well with the DUAL mode DASP and requires minimal external hardware. When the PAC is used with the QUAD mode DASP, the addresses from the PAC

- Provides total system control and addressing for FFT-based DSP systems (Controls, I/O, Memories and DASP).
- Supports up to 64 K point data frames (16-bit address buses).
- 32-word internal instruction memory to define user's algorithm (one instruction needed per pass).
- Optional external instruction memory space (unlimited).
- Generates various addressing sequences for FFT based applications on 5 address buses every micro cycle (Tm/4).
- On-chip multiplexers for assigning desired address sequences to the desired output ports.
- Compensates for pipeline latencies in the external memories.
- Control registers to define various parameters and hardware features of the system.
- Initialization by a host or by an autoboot from a ROM.
- Synchronization capability for multiple DASP and PAC devices.
- 1.2 micron CMOS process, typical dissipation - 1.2 watts.
- 180 pin ceramic PGA package.


FIGURE 6: PAC' BLOCK DIAGRAM
must be clocked into external registers (over a machine cycle) which; in turn, can be used to address four-port memories to feed data to the DASP I/O ports.

It is important to note that the bus multiplexers (Figure 6) have been included on the PAC so that various address sequences can be programmed to appear on the desired output buses. This allows the roles of memories in a system to be reallocated under program control. Various address sequences which are supported on the PAC are as follows:

## Mnemonic: Sequence Description

FFTO to FFT15: FFT: Data/Coefficient address sequences associated with an inplace, Decimation-in-frequency (DIF) FFT algorithm. The sequences span from column 0 to column 15 of a FFT flowgraph, covering up to a 64 K point data array. The radix for the algorithm is defined in the control registers. Digit reversed addresses can be optionally produced in the final FFT column.

SEQ: Sequential: A normal binary sequence for the purpose of input, output, windowing etc.

SSEQ: Symmetric Sequential: A normal binary sequence which is symmetrical in the middle to handle symmetric windows, etc.

FFT2N: Supports DASP's FFT2N Function: Generates addressing sequences to handle data for the recombination associated with the implementation of 2 N real point FFT on the N complex-point FFT machine.

FFTNN: $\quad$ Supports DASP's FFTNN Function: Generates addressing sequences to handle data for the recombination associated with the implementation of two separate N real-point FFT's on the N complexpoint FFT machine.

FTRS: Filter Sequence: The overlap/save sequence to allow overlapping of data frames.

### 3.2 PAC: Control Registers

The PAC also contains several user-loadable control registers which add to the versatility of the PAC (Figure 6 ). These registers supply various parameters to the PAC describing the configuration of the user system. Some of the registers are described below as examples.

Array Size ( N ): $\quad$ Specifies the size of the data array to be processed. It can range from 4 points to 64 K points.
$\left.\begin{array}{ll}\begin{array}{l}\text { Processor } \\ \text { Latency (PLAT): }\end{array} & \begin{array}{l}\text { Specifies the latency of the } \\ \text { DASP in terms of machine } \\ \text { cycles. }\end{array} \\ \text { Memory Latency } \\ \text { (MLAT): }\end{array} \quad \begin{array}{l}\text { Specifies the latencies } \\ \text { through the external } \\ \text { memories associated with } \\ \text { the DASP. Note that latency } \\ \text { in a memory path is } \\ \text { introduced if the address } \\ \text { and/or data of a memory is } \\ \text { being latched for high } \\ \text { performance applications. } \\ \text { The PAC compensates for } \\ \text { these latencies when } \\ \text { generating the addresses } \\ \text { and write strobes for } \\ \text { corresponding memories. }\end{array}\right\}$

### 3.3 PAC: Instruction Memory

The PAC also has a 32 word (20-bit) user loadable instruction RAM which holds the user's DSP program. The concept of a PAC instruction is somewhat different than a microprocessor instruction. In microprocessors, an instruction typically manipulates one or a couple of data values. A PAC instruction controls a full pass of the N -Point data array through the DASP, where N is defined in the appropriate PAC control register. During the pass, a programmed DASP function will be applied
to the successive sets of data values in the N-Point data array. The DASP functions and the definition of a set of data values are defined in section 2.0. One instruction controls a complete pass of the data array through the DASP. A 1024 point FFT using a radix-4 algorithm, for example, takes five instructions because the corresponding FFT flowgraph consists of five FFT columns requiring five passes through the DASP. If additional passes such as windowing or magnitudesquaring are desired, one instruction will be needed for each additional pass. Typically, algorithms such as spectrum analysis, digital filtering or convolutions (via frequency domain) can be defined on the PAC by coding 10 to 20 instructions. Therefore, the on-chip 32-word memory suffices for the majority of applications, although unlimited external program memory may be used if necessary.

The format of the 20-bit PAC instruction is shown in Figure 7. The various fields of the instruction are described below.

Programmable Outputs (PO):

Bus Switch
Code (BSC):

Shift X-Memory
Address (XSHF):

The user-defined 8-bit value in this field is directly fed to the PO pins of the PAC. This can be used to control various system elements including the DASP function code.

This field controls the PAC bus multiplexers (Figure 6) to assign the appropriate address generators to the address buses ADRA, ADRB, ADRC and ADRD. The BSC field is also output directly to the BSC pins.

This field defines the number of bit positions to left-shift the X-Memory (coefficient) address. This feature is useful for sharing coefficient memory for different sized FFT's, etc.

Mixed-Radix Mode (MIXMD):

Node Sequence Type (NODE):

This bit indicates if a mixedradix FFT (radix-4/radix-2) is being performed. By using the mixed-radix mode, it is possible to transform a dataarray in which the number of points are an odd power of 2, almost at the speed of a radix-4 system.

This field defines the type of addressing sequences to be produced by the five address generators of the PAC.

### 3.4 PAC: Initialization

The PAC control registers and instruction memory are memory mapped for ease of initialization. The PAC can be initialized by a host processor or it can autoboot itself from an external ROM. The initialization option is determined by the AUTOBOOT pin. After initialization, the processing is started by activating the GO pin. The PAC then manages the complete system. It executes the DSP algorithm by continuously looping through the program. The processing can be interrupted any time by handshake signals. The PAC can then be reinitialized for another process if so desired.

### 3.5 PAC: Clock Schemes

The PAC is operated by using a system clock (CLKIN) at the frequency of $4 / \mathrm{Tm}$. However, additional clock inputs ICLK, OCLK and HCLK are also provided. The ICLK and OCLK manage the input data-collection and the output data-dump, respectively, at the desired rate. The HCLK manages the communication to the host processor (for initialization) at the desired rate. The independent control over these clocks provides great flexibility in designing real-time DSP systems. For very high performance cascaded systems the frequency of ICLK and OCLK approach 4/Tm. Therefore, it is possible to process complex-data to a rate of $4 / \mathrm{Tm}$ and real data at a rate up to $8 / \mathrm{Tm}$. Multiple DASP's and PAC's can be synchronized via the SYNC pins for multiprocessing.


### 4.0 SYSTEM ARCHITECTURES

 the designer to solve many DSP problems. As mentioned earlier, the PAC is capable of handling a variety of DSP algorithms and system architectures. The designer may choose among several different system architectures supported by the PAC to achieve the desired performance. There are three basic architectures supported by PAC: recursive dual memory, recursive single memory and cascaded. The recursive dual memory architecture provides a cost effective solution with medium throughput and is extremely flexible in its programmability. The recursive single memory architecture provides the lowest throughput and the lowest cost solution. The cascaded architecture provides the maximum throughput by distributing the array processing task among multiple DASP/PAC stages. Variations on these basic architectures and user defined architectures can also be built. DASP/PAC based systems can be designed with very little effort and hardware since provisions in the device architectures were made to accommodate various system architectures.
### 4.1 Recursive Architecture: Dual Memory

In the recursive architecture, DSP algorithms on a single DASP/PAC stage are computed by multiple passes of the data array through a single DASP. A core stage of the recursive dual memory system is shown in Figure 8. The system employs three memory banks (B, C, X) which are all addressed and managed by the PAC. Each memóry block (R and I) represents an N-word, complex data memory (Real and Imaginary Channels) where $N$ is the size of the data array defined in the PAC. In the beginning of a process, a data frame is collected in memory B by invoking an addressing sequence on the PAC bus ADRB. The PAC begins processing by setting up a function code (e.g., BMUL, BFLY4, BFLY2) on DASP. In the first pass, the PAC transfers the data from memory B to memory C by providing the read address sequence on the bus ADRB and the write address sequence on bus ADRC. The write address sequence is appropriately staggered from the read address sequence to allow for DASP pipeline latency and any memory path latency due to the latching of address or data. During the data transfer pass, the chosen DASP function is applied to the entire N -point data array. The auxiliary data, which will be trigonometric coefficients or window coefficients in the case of FFT's, is automatically picked up from memory X using the address sequence on the bus ADRX. After the entire data array has been written into memory C, the PAC reverses the memory roles on the next pass by using its on-chip address multiplexers; memory C receives the read address sequence, the DASP receives the next
function to perform, and memory B receives the staggered write address. Data flows in the opposite direction as shown in Figure 9. Note that if the DASP is operated in the dual bus mode, no tri-state buffers are required since the DASP data buses are bi-directional. The process of alternating data directions and recursively passing the data through the DASP is repeated as many times as necessary to implement the user's entire algorithm. After all computational passes are completed, the user would then perform an I/O pass. The input and output address generators would be routed to the appropriate memory banks, and data is simultaneously loaded and unloaded. One may then repeat this entire process on a new data array.

### 4.2 Recursive Architecture: Dual Memory, 1/O Buffered

In the previous scheme, processing resources are idle while I/O is being performed making it unsuitable for a


FIGURE 8: CORE DUAL MEMORY RECURSIVE STAGE


[^17]real-time system. A real-time DSP system can be configured by taking advantage of all five PAC address buses in a double buffered I/O configuration. As shown in Figure 10, two memories may be devoted to input and output while three other memories are used for processing. If the $(K+1)$ th frame of data is being collected in memory A , the ( $\mathrm{K}-1$ )th processed data frame is being dumped out from memory D. Memories $B$ and $C$ act as read and write memories for recursive execution of the DSP algorithm on the Kth frame, as discussed in the previous scheme. After the algorithm is executed, the processing can be held until the $(K+1)$ th frame of data has been collected in memory $A$ and dumping of the (K-1)th processed data frame from memory D has been completed. At this time, the roles of memories $A$ and $D$ are interchanged with those of memories $B$ and $C$ to begin processing of the $(K+1)$ th frame, as shown in Figure 11. The PAC accommodates the new roles of memories by switching address sequencers among the address buses ADRA, ADRB, ADRC and ADRD. The system continues working in this fashion by reallocating the roles of memories every pass. Data may be processed in real-time by using this double buffered I/O scheme. Since the PAC has separate clocks for input (ICLK), output (OCLK) and processing (CLKIN), the clock speeds may be set so that data processing is completed before the next frame is acquired.


FIGURE 10: DUAL MEMORY RECURSIVE SYSTEM WITH I/O BUFFERS


FIGURE 11: RECURSIVE SYSTEM WITH I/O BUFFERS - MEMORY REALLOCATION

### 4.3 Recursive Architecture: Single Memory

The system cost, size and power can be vastly reduced by configuring a system around a single Data Memory, as shown in Figure 12. Since the PAC employs an inplace FFT algorithm, the read and write operations can be interleaved to one data memory. One of DASP's l/O ports is ignored and only two of PAC's address buses are utilized. The performance of such a system is halved due to the I/O bottleneck on the DASP data port. Because only one I/O port is used, it takes twice the number of cycles, compared to previous systems, to perform all the l/O operations on a single data port. Therefore, the internal computational rate of the DASP is automatically halved in order for such a system to function. As shown in Figure 12, a data frame will first be collected in memory A by invoking an address sequence on the PAC address bus ADRA. Then, the data will be processed by executing multiple passes through the DASP. During each pass, the PAC alternates between read and write cycles, providing the proper address value at the right time on address bus ADRA. Finally, the processed data is dumped out by invoking a sequential or digit-reversed sequence on the address bus ADRA.


FIGURE 12: SINGLE MEMORY RECURSIVE SYSTEM

### 4.4 Cascaded Architecture

For extremely high throughputs, several DASP/PAC stages can be cascaded. With such architectures, complex data can be processed at 50 MHZ rates and real data can be processed at 100 MHZ rates. In a cascaded system, several core recursive stages(Figure 8) are interconnected in a cascaded fashion to achieve the desired periformance. The resultant system architecture is depicted in Figure 13. In this system, each processing node executes the same instruction on successive data input arrays, and the algorithm is distributed over several processing nodes. For example, the M columns of an FFT algorithm are executed over M processing nodes to achieve the highest performance. The data is passed from one stage to the next by the reallocation of neighboring memories to the neighbor DASP devices. In Figure 13, let us assume that the Kth data frame is being collected in memory A 1 . The ( $\mathrm{K}-1$ )th data frame is being processed on node 1 by transferring the data from memory B1 to C1. Concurrently, the previous frames are being processed on other stages. The last stage is processing the ( $\mathrm{K}-\mathrm{p}$ )th frame to complete the processing on that frame. The ( $\mathrm{K}-\mathrm{p}-1$ )th processed frame is being output from memory Dp . When each processing node has completed processing, which is primarily transferring the data from one memory to another through the DASP, the memories are
reallocated, as shown in Figure 14. The memory B1 becomes the new input memory and the memory A1, which contains the Kth data frame, becomes the processing memory for the first node and so on. Note that when the system is in the mode shown in Figure 14, the PAC devices generate the write address sequence for its left neighbor and the read address sequence for its right neighbor. The PAC has two control registers to define the node type of its left and right neighbors (for a cascaded system) which enables the PAC to manage such a system. This eliminates any need for multiplexers, etc. in the address paths, enhancing the memory cycle time. The cascaded system will alternate between the configurations shown in Figure 13 and Figure 14 (at every data array pass) to execute the desired algorithm. Note that the example shown here illustrates an extremely high performance system where an algorithm, containing $p$ passes, is distributed over $p$ stages. A pass may be a window pass, FFT column, magnitude-square, FFTNN etc. or general purpose processing. Intermediate configurations between the cascaded system and the recursive system are also possible. A system may employ several cascaded stages, but each stage may recurse several times. In this way, the user may attain an ideal cost/performance trade-off for a given system.


FIGURE 13: CASCADED SYSTEM


FIGURE 14: CASCADED SYSTEM - MEMORY REALLOCATION

### 4.5 FFT Systems

FFT systems can be easily implemented by using any of the above mentioned architectures. The algorithm is defined by programming the PAC instruction memory, and the hardware configuration is defined by appropriately programming the PAC control registers. For example, a 256 complex-point radix-4 FFT is implemented by four basic instructions of the PAC resulting in four data array passes as shown below.

- BFLY4 for FFT column 0
- BFLY4 for FFT column 1
- BFLY4 for FFT column 2
- BFLY4 for FFT column 3

This FFT algorithm can be turned into a spectrum analysis algorithm by adding two additional passes (two PAC instructions).

- BMUL for windowing
- BFLY4 for FFT column 0
- BFLY4 for FFT column 1
- BFLY4 for FFT column 2
- BFLY4 for FFT column 3
- BSQSM for magnitude-square

Note that memory for holding the window coefficients will be required in addition to the trigonometric coefficient memory. For the BMUL function, the PAC will address the window memory with a sequential or symmetric sequential sequence.

If the data is real, then two separate data sequences are combined in the input memory; one becoming real and the other imaginary. Then, a complex data FFT is performed in a normal fashion. At the end, the FFTNN function is applied to split the complex FFT into two separate real FFT's. For example, two 256-point real FFT's are executed by 5 data array passes (PAC instructions) as follows:

- BFLY4 for FFT column 0
- BFLY4 for FFT column 1
- BFLY4 for FFT column 2
- BFLY4 for FFT column 3
- FFTNN for recombining the complex FFT into two separate FFT's

At the end, two separate, transformed data frames will be left in the upper and lower part of the output data memory.

When the FFT is being performed on a data array of size N , where N is an odd power of 2 , then a mixed-radix FFT can be performed, instead of a radix-2 FFT, to achieve higher performance. For example, the following passes (PAC instructions) will be required to execute a 512
point, complex FFT which also includes windowing and magnitude-square.

- BMUL for windowing
- BFLY2 for a radix-2 FFT column 0
- BFLY4 for a radix-4 mixed mode FFT column 0
- BFLY4 for a radix-4 mixed mode FFT column 1
- BFLY4 for a radix-4 mixed mode FFT column 2
- BFLY4 for a radix-4 mixed mode FFT column 3
- BSQSM for square sum

If a radix-2 FFT is desired, instead of a mixed-radix FFT in the above mentioned example, then the five butterfly passes can be replaced by nine radix-2 butterfly passes (corresponding to a radix-2 FFT flowgraph).

In the above mentioned examples, a pass means the transferring of an N -point data array from one memory to another (or to the same memory in a single memory system) through the DASP. It is possible to implement the set of those passes on a recursive dual memory system, a recursive single memory system, a cascaded memory system (where passes are distributed over multiple stages) or intermediate hybrid systems to achieve the desired performance. If the memory can be operated at a cycle time of C , then the pass will be of the duration of about NC for a dual-memory system and about 2NC for a single-memory system. Note that some types of passes, such as FFTNN, will not be possible on a single-memory system due to the non-in-place nature of the pass.

Formulas for determining processing times for any size FFT on various system architectures are presented in Table 7. In these formulas, $\mathbf{N}$ is the data array size, M is $\log _{4} N$ or $\log _{2} N$ and $C$ is the memory cycle time. $K$ is the number of optional passes for performing windowing or magnitude-squaring if desired. Note that 24 memory cycles have been added to account for the DASP data path latency and the PAC instruction switching overhead. The formulas assume a radix-4 FFT when N is a power of 4 . When $N$ is an odd power 2 , a mixedradix FFT is assumed. The FFTNN function is utilized when the data is real. Some benchmarks, based on the above mentioned formulas, for specific size FFT's are shown in Table 2, assuming a machine cycle time of 80 $n S(C=20 n S)$.

When the transform size is small, the additional 24 memory cycles per data pass added due to the pipeline effect, may become significant for some applications. In this case, the user has an option of using a dedicated

TABLE 7: FORMULAS FOR COMPUTING FFT PERFORMANCE

| OPERATION | CASCADED SYSTEM | dUAL MEMORY SYSTEM (ONE STAGE) | ONE MEMORY SYSTEM (ONE STAGE) |
| :---: | :---: | :---: | :---: |
| N Complex-Point FFT/IFFT If $N=\mathbf{4}^{\mathbf{M}}$ | $\begin{gathered} (24+N) C \\ (M+K \text { Stages }) \end{gathered}$ | $(\mathrm{M}+\mathrm{K})(\mathrm{N}+24) \mathrm{C}$ | $2(M+K)(N+24) C$ |
| N Complex-Point FFT/IFFT If $\mathrm{N}=\mathbf{2 ( \mathbf { 4 } ^ { \mathrm { M } } )}$ | $\begin{gathered} (\mathrm{N}+24) \mathrm{C} \\ (\mathrm{M}+\mathrm{K}+1 \text { Stages }) \end{gathered}$ | $(M+K+1)(N+24) C$ | $2(M+K+1)(N+24) C$ |
| N Real Point FFT/IFFT If $\mathrm{N}=\mathbf{4}^{\mathrm{M}}$ | $\frac{(N+24) C}{(M+K+1 \text { Stages })}$ | $\frac{(M+K+1)(N+24) C}{2}$ | $2(M+K+1)(N+24) C$ |
| N Real Point FFT/IFFT $\text { If } N=2\left(4^{\mathrm{M}}\right)$ | $\frac{(N+24) C}{(M+K+2 \text { Stages })}$ | $\frac{(M+K+2)(N+24) C}{2}$ | $2(M+K+2)(N+24) C$ |

controller instead of the PAC which can eliminate the pipeline effect. Such a controller can be built by using a counter and a few PROM's.

### 4.6 Fast Convolution and Digital Filtering

For large sequences, a time domain convolution may be more efficiently performed by first transforming the two sequences to the frequency domain via the FFT, multiplying the spectra together and performing the inverse FFT transform on the result [Reference 2 (p.198), Reference 3 (p.633)]. This process is known as fast convolution. Often times, the linear convolution of an infinitely long sequence with a finite length, constant sequence is desired (as in digital filtering). One method for accomplishing this convolution is to break the long sequence into data arrays of length N . This data is convolved by using the above mentioned method. Because of the finite array length, the next data array must be overlapped with the previous array by an amount at least equal to the constant sequence length, K (filter length) as shown in Figure 15 [Reference 3 ( $p .679$ )]. When data is output, the first $K$ values must be discarded, as shown in Figure 15. This I/O scheme, which is known as the "overlap/discard" method, could become very complex for LSI/MSI implementation. The PAC accommodates this overlap discard method by providing special addressing sequences, control signals, and a special control
register to set the overlap amount. A data flow diagram, illustrating the process of digital filtering in the frequency domain, is shown in Figure 16. A recursive dual memory system implementation for such a system is shown in Figure 17. Basically, two additional K-word memories (OVA and OVB) which hold the overlapped points, have been added to the recursive system architecture discussed earlier. The memories on the ADRX address bus hold the trigonometric coefficient table for the FFT, window coefficients and the desired frequency response of the digital filter. A cascaded system architecture can also be built for digital filter applications by following the schemes discussed in section 4.4.

### 4.7 Digital Filter System

The digital filter algorithms can be implemented on a desired system architecture by simply programming a few passes in the PAC. Let us assume that a digital filter needs to be built with 512 poles and $50 \%$ overlapping data frames. Therefore, the data frames will consist of 1024 complex points. The filter algorithm will consist of the following 11 passes (PAC instructions).
(A) INPUT
$\mathrm{OV}=$ Overlap
(B) OUTPUT

DS = Discard



FIGURE 15: OVERLAP/DISCARD FAST CONVOLUTION


FIGURE 16: DIGITAL FILTERING IN FREQUENCY DOMAIN


FIGURE 17: OVERLAP/DISCARD RECURSIVE SYSTEM WITH I/O BUFFERS

- BMUL for windowing
- BLFY4 for FFT Column 0
- BLFY4 for FFT Column 1
- BLFY4 for FFT Column 2
- BLFY4 for FFT Column 3
- BLFY4 for FFT Column 4
- BMUL for multiplying with filter response
- BFLY4 for IFFT Column 0
- BFLY4 for IFFT Column 1
- BFLY4 for IFFT Column 2
- BFLY4 for IFFT Column 3
- BFLY4 for IFFT Column 4

These passes can be implemented on a recursive DUAL memory architecture (Figure 17) or a cascaded system. Benchmarks for 32,-128, 512 and 2048 pole filters, implemented with fast convolution, are stated in Table 3, assuming a machine cycle time of 80 nS .

### 5.0 NUMERIC PERFORMANCE

As mentioned earlier, the DASP's internal arithmetic is a mixture of 16 and 20-bit two's complement formats. Hence, the error induced by its internal quantization and rounding is significantly less than that induced by straight 16-bit arithmetic. Additionally, because of DASP's block floating point capability, the dynamic range of the input data that can be processed is increased dramatically. Figures 18 and 19 illustrate the signal-to-noise ratio as well as the dynamic range of data transformed on the DASP. The input data is 16-bit full scale random noise for the signal-to-noise ratio analysis and 12-bit (input SNR 72 dB ) for the dynamic range analysis.

### 6.0 TEST FEATURES AND RELIABILITY

Great emphasis on test and reliability has been placed in the architecture definition, design, production and testing of the DASP and the PAC devices. The architectures of the DASP and the PAC are highly accessible from the pins, allowing an acceptable fault coverage with a moderate number of test vectors. Furthermore, all registers of the DASP and the PAC are on a serial scan path, providing an easy access to all the hardware elements. In addition to the production testing of devices, the serial scan path can also be utilized to test the integrity of the DASP and the PAC devices as a system design feature. The serial scan
path is operated through a separate interface, called the Non-Functional-Test (NFT) interface, which is independent of the normal functional pins.

### 7.0 SPECIFICATIONS

### 7.1 DASP (HDSP66110)

The DASP is packaged in a ceramic, 269 pin, Pin-GridArray (PGA) Package (a surface mount version will be available in the future). The key parameters of the HDSP66110 are listed in Table 8. The package is illustrated in Figure 20 and the pin description is shown in Table 9. The device is qualified for both commercial and military applications.

### 7.2 PAC (HDSP66210)

The PAC is packaged in a ceramic, 180 pin, PGA package (a surface mount version will be available in the future). The package is illustrated in Figure 21 and the pin description is shown in Table 10. The key parameters of the HDSP66210 are listed in Table 11.

### 8.0 SYSTEM DEVELOPMENT SUPPORT TOOLS

The primary emphasis in the architectures of the DASP/PAC devices is on high performance, ease of use and providing total system solutions. Therefore, a DSP system can be easily built around DASP/PAC devices with minimum of effort and a great hardware efficiency. The system development task is further eased by several support tools.

> - Printed User's Guides for the DASP and the PAC
> - Software Simulators for the DASP/PAC Systems (VAX VMS and IBM PC)
> - Hardware Evaluation Module (EVM) for the DASP/PAC System

Figure 22 snows a typical DSP system development cycle using DASP/PAC support tools.

### 8.1 User's Guides and Application Notes

The DASP and PAC User's Guides contain detailed architectural descriptions, interface information, electrical/mechanical specifications and system application notes.


FIGURE 18: DYNAMIC RANGE PLOT


FIGURE 19: SIGNAL-TO-NOISE RATIO PLOT

TABLE 8: DASP KEY PARAMETERS

- Typical Supply Voltage: 5 Volts
- Typical Power Dissipation: 1.2 Watts
- TTL Compatible Interfaces
- Minimum Machine Cycle Time: 80 nS (Tm)
- Maximum Input Master Clock (CLKIN)
- 25 MHz ( $2 / \mathrm{Tm}$ ) in Quad Mode
- 50 MHz (4/Tm) in Dual Mode


FIGURE 20: DASP PACKAGE


FIGURE 21: PAC PACKAGE

TABLE 9: DASP PIN DESCRIPTION

| PIN NAME | $\begin{gathered} \text { I/O } \\ \text { TYPE } \end{gathered}$ | DESCRIPTION | NUMBER OF PINS USED |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | QUAD MODE | DUAL MODE |
| DATA/AUX-DATA BUSES |  |  |  |  |
| D1 (15:0) | vo | I/O Data Bus | 16 | 16 |
| D2 (15:0) | vo | I/O Data Bus | 16 | 16 |
| D3 (15:0) | VO | I/O Data Bus | 16 | 16 |
| D4 (15:0) | VO | I/O Data Bus | 16 | 16 |
| D5 (15:0) | 1 | Input Data Bus | 16 | None |
| D6 (15:0) | 1 | Input Data Bus | 16 | None |
| D7 (15:0) | 0 | Output Data Bus | 16 | None |
| D8 (15:0) | 0 | Output Data Bus | 16 | None |
| XD1 (15:0) | 1 | Input Aux Data Bus | 16 | 16 |
| XD2 (15:0) | I | Input Aux Data Bus | 16 | 16 |
| XD3 (15:0) | 1 | Input Aux Data Bus | 16 | None |
| XD4 (15:0) | 1 | Input Aux Data Bus | 16 | None |
| CONFIGURATION CONTROLS |  |  |  |  |
| QUAD | 1 | Quad Bus Mode | 1 | 1 |
| MUXRW | 1 | Multiplexed Read Write (Single Memory System) | 1 | 1 |
| RVDIR | 1 | Reverses the Directionality of I/O Data Buses | 1 | 1 |
| OE' | 1 | Output Enable: Tristates All Data Buses if High | 1 | 1 |
| DATA CONTROLS |  |  |  |  |
| FC (5:0) | 1 | Function - Code to Define Function | 6 | 6 |
| SFI (2:0) | 1 | Shift Input: Controls the Right Shift on Incoming Data | 3 | 3 |
| XSFI | 1 | Auxiliary Shift Input: Controls the Shift on Incoming Auxiliary Data | 1 | 1 |
| COMP (3:0) | I | Complement Control for the Input Data Buses | 4 | 2 |
| OVF/OVFP/ OVFA | 0 | Overflow Outputs from Internal Processors | 3 | 3 |
| SHIFT FACTOR GENERATOR FOR BLOCK FLOATING POINT |  |  |  |  |
| SFO (2:0) | 0 | Scale Factor (SF) Output: Determines Scaling for the Next Pass | 3 | 3 |
| ASFI (3:0) | 0 | Accumulated SF Input | 4 | 4 |
| ASFO (3:0) | 0 | Accumulated SF Output | 4 | 4 |

TABLE 9: DASP PIN DESCRIPTION (Cont.)

| PIN NAME | $\begin{gathered} \text { 1/O } \\ \text { TYPE } \end{gathered}$ | DESCRIPTION | NUMBER OF PINS USED |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | QUAD MODE | DUAL MODE |
| SHIFT FACTOR GENERATOR FOR BLOCK FLOATING POINT (CONT.) |  |  |  |  |
| INITPR | 1 | Initializes Scale Factor Processor | 1 | 1 |
| RDX16 | 1 | Configures the Scale Factor Generator for Radix-16 Mode | 1 | 1 |
| TIMING CONTROLS |  |  |  |  |
| CLKIN | 1 | Clock Input: At $4 / \mathrm{Tm}$ Frequency in Dual Bus Mode and $2 / T \mathrm{~m}$ Frequency in Quad Bus Mode | 1 | 1 |
| SYNC | 1 | System Clock Synchronization Signal | 1 | 1 |
| MCLKOUT | 0 | An Output Clock Signal at Machine Cycle Rate (Frequency $1 / \mathrm{Tm}$ ) | 1 | 1 |
| CLKOUT | 0 | A Delayed Version of CLKIN, Compensated for Clock to Output Data Delay. Useful for Memory Writes. | 1 | 1 |
| BOP | I | Beginning of Pass Signal | 1 | 1 |
| EOP | 1 | End of Pass Signal | 1 | 1 |
| SERIAL SCAN FOR NON-FUNCTIONAL-TEST (NFT) |  |  |  |  |
| NFT | 1 | NFT in Progress | 1 | 1 |
| SIN | 1 | Serial Scan Input | 1 | 1 |
| SOUT | 0 | Serial Scan Output | 1 | 1 |
| NFTR | 1 | Reset Registers for NFT | 1 | 1 |
| NFTS | 1 | NFT Shift in Progress | 1 | 1 |
| EN | 1 | Enable Registers for Normal Operation | 1 | 1 |
| SUPPLY |  |  |  |  |
| VCC | , | Voltage Supply | 3 | 3 |
| GND | 1 | Ground | 3 | 3 |
| TOTAL PINS USED ON THE PACKAGE |  |  | 244 | 146 |

TABLE 10: PAC PIN DESCRIPTION

| PIN NAME | $\begin{aligned} & \text { I/O } \\ & \text { TYPE } \end{aligned}$ | DESCRIPTION | NUMBER OF PINS USED |
| :---: | :---: | :---: | :---: |
| ADDRESS BUSES |  |  |  |
| ADRA (15:0) | VO | (Output) Address Bus for Memory A/(Input) Host Address Bus | 16 |
| ADRB (15:0) | vo | (Output) Address Bus for Memory B/(Input) Host Data Bus | 16 |
| ADRC (15:0) | 0 | Address Bus for Memory C | 16 |
| ADRD (15:0) | 0 | Address Bus for Memocy D | 16 |
| ADRX (15:0) | 0 | Address Bus for Auxiliary Memory X | 16 |
| OE' | 1 | Output Enable: Tristates Address Buses if High | 1 |
| MEMORY CONTROLS |  |  |  |
| AWE' | 0 | Memory A Write Strobe | 1 |
| BWE' | 0 | Memory B Write Strobe | 1 |
| CWE' | 0 | Memory C Write Strobe | 1 |
| DWE' | 0 | Memory D Write Strobe | 1 |
| OVAWE' | 0 | Filter Overlap Memory A Write Strobe | 1 |
| OVBWE' | 0 | Filter Overlap Memory B Write Strobe | 1 |
| OVACS' | 0 | Filter Overlap Memory A Chip Select | 1 |
| OVBCS' | 0 | Filter Overlap Memory B Chip Select | 1 |
| PASS EXECUTION CONTROLS |  |  |  |
| BOP | 0 | Beginning of Pass Signal | 1 |
| EOP | 0 | End of Pass Signal | 1 |
| EOPR | 0 | End of Process Signal | 1 |
| IBUSY | 0 | Input Data Collection in Progress | 1 |
| OBUSY | 0 | Output Data Dump in Progress | 1 |
| IFULL | 0 | Input Memory Full | 1 |
| OEMPTY | 0 | Output Memory Empty | 1 |
| HOST INTERFACE/INITIALIZATION CONTROLS |  |  |  |
| AUTOBOOT | 1 | Autoboot from a Memory | 1 |
| BOOTDONE | 0 | PAC Autoboot Complete | 1 |
| CS' | vo | (Input) PAC Chip Select from Host/(Output) Autoboot Memory Select | 1 |
| WR' | 1 | Write Strobe from Host | 1 |
| RST' | 1 | Reset Input | 1 |
| INITPR | 0 | Initializes External Processor | 1 |
| GO | 1 | Start Instruction Execution | 1 |
|  |  | NOTE: Host Data/Address Buses Listed in "Address Buses" Above. |  |

TABLE 10: PAC PIN DESCRIPTION (Cont.)

| PIN NAME | $\begin{aligned} & \text { I/O } \\ & \text { TYPE } \end{aligned}$ | DESCRIPTION | NUMBER OF PINS USED |
| :---: | :---: | :---: | :---: |
| GENERAL COMMUNICATHN SIGNALS |  |  |  |
| PO (7:0) | VO | (Output) Programmable Outputs from Internal Instruction/(Input) External Instruction Fields XSHF (1:0), MIXMD, NODE (4:0) | 8 |
| IP (4:0) | vo | (Output) Internal Instruction Memory Pointer/ (Input) External PAC Instruction Field BSC (3:0) | 5 |
| BSC (3:0) | 0 | Bus Switch Code: Controls Internal Bus Multiplexers | 4 |
| MUXRW | 0 | Multiplexed Read Write (Single Memory System) | 1 |
| QUAD-MODE CONTROLS |  |  |  |
| QASO | 0 | Quad-Mode Address Strobe 0 | 1 |
| QAS1 | 0 | Quad-Mode Address Strobe 1 | 1 |
| QAS2 | 0 | Quad-Mode Address Strobe 2 | 1 |
| QAS3 | 0 | Quad-Mode Address Strobe 3 | 1 |
| CLOCK SIGNALS |  |  |  |
| CLKIN | 1 | System Clock Input (Frequency $4 / \mathrm{Tm}$ ) | 1 |
| ICLK | 1 | Input Data Collection Clock | 1 |
| OCLK |  | Output Data Dump Clock | 1 |
| HCLK | 1 | Host Interface Clock | 1 |
| SYNC | 1 | System Clock Synchronization Signal | 1 |
| CLKOUT | 0 | Delayed System Clock Output (Frequency $4 / \mathrm{Tm}$ ) | 1 |
| MCLKOUT | 0 | Machine-Cycle Clock Output (Frequency $1 / \mathrm{Tm})$ | 1 |
| SERIAL SCAN FOR NON-FUNCTIONAL-TEST (NFT) |  |  |  |
| NFT | 1 | NFT Testing in Progress | 1 |
| NFTS | 1 | NFT Scan in Progress | 1 |
| SIN | 1 | NFT Serial Scan Input | 1 |
| SOUT | 0 | NFT Serial Scan Output | 1 |
| SUPPLY |  |  |  |
| VCC | 1 | Voltage Supply | 2 |
| GND | 1 | Ground | 2 |
| TOTAL PACKAGE PINS USED |  |  | 156 |

TABLE 11: PAC KEY PARAMETERS

- Typical Supply Voltage: 5 Volts
- Typical Power Dissipation: 2 Watts
- TTL Compatible Interfaces
- Minimum Machine Cycle Time: 80 nS (Tm)
- Minimum Micro Cycle Time: 20 nS (Tm/4)
- Maximum Input Master Clock (CLKIN): 50 MHz (4/Tm)


FIGURE 22: DASP/PAC SYSTEM DEVELOPMENT CYCLE

### 8.2 Software Simulators

Software simulators for the DASP and the PAC run on the IBM PC and VAX VMS systems. The key features of these simulators are shown in Tables 12 and 13 respectively. The IBM PC based software simulator is a menu-driven, turn-key program which integrates a and graphical display modules. The user interface is compatible with that of the EVM board, which is discussed later.

The VAX VMS based simulator can be used as a stand alone simulation tool or integrated into a larger system simulation by calling the simulator module as a subroutine. Both the DASP arithmetic system and a floating point version are supported. This enables the system designer to easily execute an algorithm on both arithmetic systems and compare the results for signal-to-noise ratio and dynamic range analysis.

TABLE 12: IBM-PC BASED SOFTWARE SIMULATOR

- PURPOSE - To become acquainted with DASP/PAC architectures, verify user's algorithm on DASP/PAC, use intermediate arrays for debugging hardware.
- Coded in Assembly language and Z-Basic.
- Data array generation capability (sinusoids).
- DSP algorithm defined in the PAC instruction memory and control registers.
- Algorithm executed on the DASP model.
- Array display/print options.
- Data/program file I/O.
- Graphical displays and menu driven user interface (compatible with EVM board).

TABLE 13: VAX-VMS BASĖD SOFTWARE SIMULATOR

- PURPOSE - Verify algorithm on DASP arithmetic and compare results with floating point arithmetic. Higher level system simulation by calling simulator as a subroutine.
- Coded in " C " language.
- DASP and PAC models are integrated to execute the desired algorithm.
- Algorithm defined by composing the PAC passes in an external file.
- Corresponding floating point computations available for error analysis.
- Simulator module may be called as a "C" subroutine.


### 8.3 Hardware Evaluation Module (EVM)

The EVM, which integrates the DASP/PAC and associated system hardware, allows algorithm verification on the hardware. It is capable of exercising the majority of features of the DASP/PAC devices, therefore providing great freedom to the user for system design. The key features of the EVM board are listed in Table 14. The EVM board provides an in-depth understanding of the DASP/PAC based hardware in addition to algorithm verification. A user specific system, which normally would be a subset of the EVM hardware, can be easily built after working with the EVM.

## TABLE 14: EVM KEY FEATURES

- Circuit board contains one DASP, one PAC and memories to support the processing of data arrays up to 8 K size.
- Supports overlap/discard memories for digital filtering.
- Supports recursive dual memory systems.
- Double buffered auxiliary (coefficient) memory for FFT based adaptive systems.
- IBM PC interface for uploading/downloading the memories and initializing the PAC.
- VME bus compatible (uses PC to VME adapter board).
- Euro-Card 9U standard card size.
- Utilizes J3 connector for private I/O bus to communicate with other modules such as an A/D, D/A or another EVM.
- Multiple EVMs can be cascaded to emulate a cascaded DASP/PAC system.


## REFERENCES

Reference 1:

Reference 2: The Fast Fourier Transform, E.O. Brigham, Prentice-Hall, 1974
Reference 3: Handbook of Digital Signal Processing, D.F. Elliott, Academic Press, 1987

A Unified Approach to Time-and Frequency-domain Realization of FIR Adaptive Filters, G.A. Clark, S.R. Parker and S.K. Mitra, IEEE Trans. Acoust. Speech Signal Proc., ASSP-31, 1983

[^18]NOTES:

SELECTION GUIDE, CROSS REFERENCE ORDERING INFORMATION

ANALOG TO DIGITAL CONVERTERS

## COMPARATORS

FILTERS

## DIGITAL SIGNAL PROCESSING



## APPLICATIONS INFORMATION

QUALITY ASSURANCE

PACKAGE OUTLINES


## EB100 EVALUATION BOARD

## FEATURES

- 150 MSPS MINIMUM CONVERSION RATE
- 70 MHz Full Scale input Bandwidth
-1/2 LSB Integral Linearity (Adjustable)
- Low Clock Duty Cycle Sensitivity (Adjustable)
- Preamp Comparator Design/Optional Input Buffer
- Clock produced from any signal generator
- Improved Output Drive (Doubly-Terminated 50 2 )
- Optional clock divider board provided


## GENERAL DESCRIPTION

The EB100 Evaluation Board is intended to show the performance of Honeywell Inc.'s Signal Processing Technologies HADC77100A/B flash AD converter and the HDAC10181A/B or HDAC54100 Ultra High Speed D/A converters. The board provides for either the ADC or DAC to be tested together or separately. Included on the unit are two 100K ECL multiplexers for data routing between the A/D and D/A or on and off the board as shown in the block diagram below.

The HADC77100A/B is a monolithic flash A/D converter capable of digitizing a 2 Volt analog input signal with full scale frequency components to 70 MHz into 8 -bit digital words at a minimum 150 MSPS update rate. For most applications, no external sample-and-hold is required for accurate conversion due to the device's wide bandwidth.

The HDAC51400 and HDAC10181A/B are monolithic 8bit D/A converters capable of converting data at rates of 400, 275, and 165 MWPS respectively. The parts have

## BLOCK DIAGRAM



[^19]NOTES:

## SIGNAL PROCESSING TECHNOLOGIES

## FEATURES

- 150 MSPS MINIMUM CONVERSION RATE
- 70 MHz Full Scale input Bandwidth
- 1/2 LSB Integral Linearity (Adjustable with three reference ladder taps)
- Low Clock Duty Cycle Sensitivity (Adjustable)
- Preamp Comparator Design/Optional Input Buffer
- ECL clock produced from any signal generator
- Improved D/A Output Drive, Doubly-Terminated $50 \Omega$


## GENERAL DESCRIPTION

The EB101 Evaluation Board is intended to show the performance of Honeywell Inc.'s Signal Processing Technologies HADC77200A/B flash A/D converter and the HDAC10181A/B or HDAC54100 Ultra High Speed D/A converters. The board provides for either the ADC or DAC to be tested together or separately. Included on the unit are two 100 K ECL multiplexers for data routing between the ADD and D/A or on and off the board as shown in the block diagram below.

The HADC77200A/B is a monolithic flash A/D converter capable of digitizing a 2 Volt analog input signal with full scale frequency components to 70 MHz into 8-bit digital words at a minimum 150 MSPS update rate. For most applications, no external sample-and-hold is required for accurate conversion due to the device's wide bandwidth.

The HDAC51400 and HDAC10181A/B are monolithic 8bit D/A converters capable of converting data at rates of 400, 275, and 165 MWPS respectively. The parts have

## EB101 EVALUATION BOARD

## APPLICATIONS

- Evaluation of HADC77200 AD Converter
- Evaluation of HDAC10181/51400 D/A Converters
- High Definition Video
- Digital Oscilliscopes
- Transient Capture
- Radar, EW
- Direct RF Down-conversion
- Medical Electronics: Ultrasound, CAT Instrumentation
optional video controls and can directly drive doublyterminated 50 or $75 \Omega$ loads to standard composite video levels. The DACs have an internal reference to supply themselves and the HADC77200 with a stable voltage reference and gain control for different output voltage swings.

The HCMP96870 is a high speed dual differential voltage comparator used to generate an ECL compatible clock signal from any type signal generator.

The board is in Eurocard format with a 64-pin dual height DIN connector for digital data. The analog inputs, outputs and clock input are standard $50 \Omega$ BNC connectors. Tektronix high impedance probe jacks are provided to monitor the clock lines. Standard $-5.2 \mathrm{~V},+5 \mathrm{~V}$, and $\pm 12$ to $\pm 15$ Volt power supplies are required for operation of the EB101, with nominal power dissipation of less than 11 Watts. The board comes fully assembled, calibrated and tested. An optional input buffer board is available for high performance applications and is explained in more detail on the following pages.

## BLOCK DIAGRAM



[^20]NOTES:

## SIGNAL <br> PROCESSING <br> TECHNOLOGIES

## EB102 EVALUATION BOARD

## FEATURES

- USE WITH EB100/101 EVALUATION BOARDS
- 70 MHz Full Scale input Bandwidth driving the converters
- Up to $\pm 100 \mathrm{~mA}$ Drive current
- Low Distortion
-15nS Settling Time


## APPLICATIONS

- Evaluation of HADC77100/200 A/D Converters
- High Definition Video
- Digital Oscilliscopes
- Transient Capture
- Radar, EW
- Direct RF Down-conversion
- Medical Electronics: Ulltrasound, CAT Instrumentation


## GENERAL DESCRIPTION

The EB102 is intended to demonstrate the high performance achievable with the HADC77100/200 flash A/D converters. The EB102 is a very low distortion, 70 MHz buffer amplifier board. It provides for higher frequency operation than the buffer on the EB100 or EB101 evaluation boards. Included on the unit is either the Comlinear CLC221 Operational Amplifier or CLC231 Buffer-Amplifier as shown in the circuit diagram below.

The two versions are identical but are jumpered to provide for the different amplifier pinouts. The CLC221 version has the advantage of being configured up to a gain of 50 as required, and has
slightly better harmonic distortion specifications. The CLC231 version has a much higher output drive capability and faster settling time.

The EB102 analog input and output are standard $50 \Omega$ BNC connectors. Standard $\pm 12$ to $\pm 15$ Volt power supplies are required for operation. The board comes fully assembled, calibrated and tested.

The HADC77100/200 is a monolithic flash AD converter capable of digitizing a 2 Volt analog input signal with full scale frequency components from 50 up to 70 MHz into 8-bit digital words at a 150 MSPS update rate.

## BLOCK DIAGRAM



[^21]NOTES:

## SIGNAL <br> PROCESSING TECHNOLOGIES

## EB103 EVALUATION BOARD

## FEATURES

- 400 MSPS NOMINAL CONVERSION RATE
- 100 to 150 MHz Full Scale input Bandwidth
- 1/2 LSB Integral Linearity (Adjustable with three reference ladder taps)
- Preamp Comparator Design/Optional Input Buffer
- ECL Timing skew clock generator
- Improved D/A Output Drive, Doubly-Terminated $50 \Omega$


## GENERAL DESCRIPTION

The EB103 evaluation board is intended to show the performance of the HADC77200 or flash A/D converters in a ping-ponged mode, and the HDAC51400 Ultra High Speed D/A converter for reconstruction. Included on the unit are two 100K ECL multiplexers for the combining the ping-ponged A/D converters' 16 bits of output data in to 8 bits at twice the speed. The high speed data is routed between the A/D and D/A, and also off the board as full speed or as divided down data (external clock) for slower speed FFT measurements. This is shown in the block diagram below.

The HADC77200 is a monolithic, 8 -bit flash A/D converter capable of digitizing a 2 Volt analog input signal with full scale frequency components to 100 MHz at a 150 MSPS update rate. For most applications, no external sample-and-hold is required for accurate conversion due to the device's wide bandwidth.

## APPLICATIONS

- Evaluation of HADC77200 A/D Converters
- Evaluation of HDAC51400 D/A Converter
- Digital Oscilliscopes
- Transient Capture
- Radar, EW
- Direct RF Down-conversion
- Medical Electronics: Ultrasound, CAT Instrumentation

The HDAC51400 is a monolithic 8 -bit D/A converter capable of converting data at rates of 400 MWPS. The part has optional video controls and can directly drive doubly-terminated 50 or $75 \Omega$ loads to standard composite video levels. The DAC has an internal reference to supply itself and the two HADC77200 with a stable voltage reference. It also has gain control to provide different output voltage swings so it can be used as a standard voltage output DAC.

The HCMP96870A is a dual high speed differential voltage comparator used to generate an adjustable ECL compatible clock signal for timing skew between the two A/D converters and D/A converter.

BLOCK DIAGRAM

[^22]NOTES:

## EB104 EVALUATION BOARD

## FEATURES:

- Provides operating environment for HADC574Z or HADC674Z and HDAC7545A Devices
- Fully Demonstrates Device Function and Resolution
- Eliminates Noisy Breadboard Evaluation Circuitry
- Buffered ADD and D/A Conversion Data Buses
- Includes Sample/Hold Amp and Output Op Amp IC's
- Unipolar or Bipolar Operation


## GENERAL DESCRIPTION

The EB104 Evaluation Board fully demonstrates the capabilities of Honeywell's HADC574/674Z and HDAC7545A 12-bit data conversion products. All of the basic power supply connections, controls lines and external components are included. The board can operate in an analog input/output fashion utilizing both AD and D/A devices, or the devices can be operated separately. Unlike most laboratory breadboarding, the ground-planed PC board provides the necessary lownoise evironment essential for 12 -bit resolution. The board makes full use of connectors to allow easy hookup and operation.

## APPLICATIONS:

- Evaluation/Comparison of HADC574/674Z Converters
- Evaluation/Comparison of HDAC7545A Converters
- System Development
- Data Acquision Systems
- Bus Structured Instrumentation
- Process Control Systems

Other support provided on the EB104 includes an input sample/hold amplifier, output operational amplifiers and potentiometers for offset and gain adjustments. Customization and function selections are performed by jumper pins. When considering the HADC574/674Z or HDAC7545A for system design, the EB104 Evaluation Board provides a flexible, high performance evaluation vehicle.

The EB104 is supplied with an HADC574ZBCJ and an HDAC7545AACD. It will support all 574/674 and 7545 type devices.


FIGURE 1 EB104 BLOCK DIAGRAM

[^23]NOTES:

## SIGNAL <br> PROCESSING TECHNOLOGIES

## FEATURES

- Complete With Socketed HSCF24040ACD Device
- Demonstrates HSCF24040 Performance and Capabilities
- Toggle Switches for On-Board Control and Programming
- Connectors Allow Easy Interfacing of External Control, Programming, and Analog Signals
- Crystal Time Base
- Leaded Power Supply Connector


## GENERAL DESCRIPTION

The EB105 Evaluation Board allows full exercise of the Honeywell HSCF24040 Programmable 7th Order Low Pass Active Filter. Unlike a handwired breadboard, this ground-planed, printed circuit board provides a high performance, noise-free environment. It provides full demonstration and evaluation of the superb HSCF24040 dynamic characteristics. Programming and control of the device is conveniently enabled by onboard toggle switches. Alternately, programming and control can be accomplished though the on-board ribbon cable connector. This option allows software control which can aid in system development.

By making full use of the HSCF24040, the EB105 provides an analog input and output for both the RC and

## APPLICATIONS

- HSCF24040 Evaluation
- Prototype System Development
- Programmable General-Purpose Subassembly
switched-capacitor filters. Both of these low-pass filters are fully programmable. Analog interfacing is accomplished with on-board BNC connectors to minimize noise and digital signal coupling. The EB105 also makes use of separate analog and digital supply grounds to further minimize digital coupling.

A clock crystal is supplied on the board which utilizes the HSCF24040 crystal oscillator feature. An external time base can be used optionally. BNC connectors are provided for external clock input and clock output, for the CONVERT output and the SYNC control line. Use of BNC connectors on these active digital lines assure a minimum of digital to analog coupling.

## FIGURE 1 EB105 BOARD FEATURES



[^24]NOTES:

# APPLICATION NOTE FOR THE HADC77600 50 MHz 10-BIT FLASH A/D 

 CONVERTER EVALUATION BOARD WITH TRACK-AND-HOLD by Tom DeLurio and Vil Bahadur
## FEATURES

- 50 MSPS TYPICAL CONVERSION RATE
- 25 MHz Full Scale input Bandwidth
- 3/4 LSB Integral Linearity (Adjustable with three reference ladder taps)
- Preamp Comparator Design/Optional Input Buffer
- Data Ready output clock generator
- Differential Output Drive - 50 or $75 \Omega$


## GENERAL DESCRIPTION

The EB106 evaluation board provides a tool to measure the performance of the HADC77600 10-bit flash AD converter in an industry standard board level pinout. The input to the A/D converter consists of an input buffer/gain stage for a gain of 1 or 2. A track-and-hold for fast input signals, and a gain/buffer stage to drive the HADC77600 at a gain of 2 to provide a full scale input to the ADC. Included on the unit are two 100 K ECL hex D-type flip-flops for differential output drive into $75 \Omega$.

The sample rate can be set up to 50MSPS ) for digitizing signals up to 25 MHz . The full scale input range is -1.5 to +1.5 Volts.

## APPLICATIONS

- Evaluation of the HADC77600 A/D Converter
- 10-bit Video Digitization
- Digital Oscilliscopes
- Spectrum Analyzers
- Radar, EW
- Direct RF Down-conversion
- Medical Electronics: Ultrasound, CAT Instrumentation


## BLOCK DIAGRAM


#### Abstract

The HCMP96870A is a dual high speed differential voltage comparator used to generate an adjustable ECL compatible clock signal for timing skew between the track-andhold, ADD converter, and output flip-flop registers. The comparator also produces differential data ready output pulses for use in determining when data is valid at the output pins.

An adjustable precision voltage regulator is on board for biasing up the ADC ladder reference resistors. Three of the HADC77600's seven ladder taps are adjusted using precision resistors and op amps to obtain better integral linearity.




[^25]SELECTION GUIDE, CROSS REFERENCE ORDERING INFORMATION

ANALOG TO DIGITAL CONVERTERS

DIGITAL TO ANALOG CONVERTERS

## COMPARATORS

## FILTERS

DIGITAL SIGNAL PROCESSING

## EVALUATION BOARDS



EB100 EVALUATION BOARD 8-BIT, 150 MSPS FLASH A/D CONVERTER AND 8 -BIT, 165 TO 400 MWPS RASTER D/A CONVERTER WITH REFERENCE by Tom DeLurio Senior Applications Engineer

## FEATURES

- 150 MSPS MINIMUM CONVERSION RATE
- 70 MHz Full Scale input Bandwidth
-1/2 LSB Integral Linearity (Adjustable)
- Low Clock Duty Cycle Sensitivity (Adjustable)
- Preamp Comparator Design/Optional Input Buffer
- Clock produced from any signal generator
- Improved Output Drive (Doubly-Terminated 50 )
- Optional clock divider board provided


## GENERAL DESCRIPTION

The EB100 Evaluation Board is intended to show the performance of Honeywell Inc.'s Signal Processing Technologies HADC77100A/B flash A/D converter and the HDAC10181A/B or HDAC54100 Ultra High Speed D/A converters. The board provides for either the ADC or DAC to be tested together or separately. Included on the unit are two 100 K ECL multiplexers for data routing between the A/D and D/A or on and off the board as shown in the block diagram below.

The HADC77100A/B is a monolithic flash A/D converter capable of digitizing a 2 Volt analog input signal with full scale frequency components to 70 MHz into 8 -bit digital words at a minimum 150 MSPS update rate. For most applications, no external sample-and-hold is required for accurate conversion due to the device's wide bandwidth.

The HDAC51400 and HDAC10181A/B are monolithic 8bit D/A converters capable of converting data at rates of 400, 275, and 165 MWPS respectively. The parts have

## BLOCK DIAGRAM



## GENERAL INFORMATION

The EB100 evaluation board is a fully assembled and tested circuit board designed to aid in the evaluation of Honeywell's HADC77100 8-bit AD converter, HDAC10181/54100 8-bit D/A converters and HCMP96870 dual comparator. The board contains circuitry for buffering the input signals, generating reference voltages, dividing the DAC and multiplexer clocks, routing input / output data, and generating ECL level differential clock signals from any signal generator. All digital inputs and outputs are 10 KH and 100 K ECL compatible and provisions are made for gain, offset and linearity adjustments. The board requires $-5.2,+5$ and $\pm 12$ to $\pm 15$ Volt supplies.

The EB100 evaluation board consists of seven functional sections that include an analog input buffer, A/D converter, input/output multiplexer and data latches, D/A converter, reference voltage generator, ECL clock generator, and ECL clock divider. The analog and digital grounds are separated on the board for better system grounding characteristics.

There are numerous jumper options available to switch sections in or out of the system to suit individual needs. The clock divider circuitry is on a separate board that plugs into the main board to provide divide by 2 or 4 for the multiplexer and DAC. The jumper options will be discussed in more detail in the following sections. In addition, 90 MHz low pass input and output filters are on board.

## ON BOARD ANALOG INPUT BUFFER

This section consists of a 90 MHz low pass filter, HA2539 high frequency op-amp, and a 2 N 5836 of transistor. The input impedance is $50 \Omega$ and the gain is set at 2 X so that a 1 Volt input can be applied. Compensation components are provided and can be adjusted for the desired frequency range needed. The compensation is factory adjusted for 50 MHz bandwidth operation. The bandwidth of the buffer amplifier can be increased by decreasing the gain to 1 X . The BNC connector shown in the schematics and layout near the output of the buffer can be used for monitoring the buffer output and input to the HADC77100. The BNC should be connected to a $50 \Omega$ terminated oscilliscope and will provide a 10X attenuated signal.

The positive input to the HA2539 is tied to an offset adjust to center the input signal to the HADC77100 around -1 V , which is needed if a $2 \mathrm{~V}_{\mathrm{p} \text {-p }}$ input signal is applied. The input buffer can be bypassed by removing the $6.8 \Omega$ resistor at the emitter of the 2N5836 and the $450 \Omega$ resistor between the BNC connector and the HADC77100. Bypass the $450 \Omega$ resistor with a jumper wire and the HADC77100 can now be driven directly. The input impedance is $4 \mathrm{~K} \Omega$ in parallel with a 56 pF distributed capacitance.

OPTIONAL ANALOG INPUT BUFFER BOARD EB102

An alternate and higher performance input buffer is available as an option and sold separately. The EB102 is intended for users operating at the top end of the input bandwidth range of the HADC77100. The reason for a separate board is that the amplifiers utilized are quite a bit more expensive then the "on-board" buffer. But, with the added expense, increased input bandwidth with less harmonic distortion is realized.

There are two versions of the EB102 buffer board, one with a wideband op-amp (CLC221) and one with a wideband buffer amplifier (CLC231). Both versions are identical but are jumpered to provide for the different amplifier pinouts (See Figure 1A). The CLC221 version has the advantage of being configured up to a gain of 50 as required, and has slightly better harmonic distortion specifications. The CLC231 version has the advantage of a much higher output drive current and better settling time.

The Following table shows a breakdown of some of the more important specifications:

TABLE 1 -COMPARISON OF COMLINEAR CLC221/31 AMPLIFIERS

| SPECIFICATION | CLC221 | CLC231 |
| :--- | :---: | :---: |
| Gain Range | $\pm 1$ to 50 | $\pm 1$ to 5 |
| Output (V, mA) | $\pm 12,500$ | $\pm 11,100$ |
| Slew Rate (V/ $/ \mathrm{sec}$ ) | 6500 | 3000 |
| -3dB Bandwidth (Av=2) | 275 MHz | 165 MHz |
| Settling Time (nsec, \%) | $15,0.1$ <br> $18,0.02$ | $12,0.1$ <br> $15,0.05$ <br> Harmonic(dBc) <br> Distortion$\quad$Second <br> Third |

## 100K ECL CLOCK GENERATOR

The ECL clock section consists of an HCMP96870 dual comparator, duty cycle and hysteresis adjust, F100131 triple D flip-flop and several jumper options. Any type high frequency signal generator can be connected to the BNC input to the comparators. Both inputs to the dual comparators are connected to the BNC. There are four outputs which generate differential 100K ECL clock signals. One set goes directly to the HADC77100 while the other two can go to the F100155 multiplexers and HDAC10181/51400 or to the clock divider circuitry.


EB102 BUFFER BOARD

FIGURE 1 A - DETAILED SCHEMATIC OF THE EB102 BUFFER BOARD USING THE COMLINEAR CLC221/31 AMPLIFIERS
connected together to a pot to adjust the duty cycle of the clock. The latch enable pins are also connected together to a pot to adjust hysteresis.

## 100K ECL CLOCK DIVIDER

The clock divider section is shown below in Figure 1B and consists of a triple D type flip-flop, which if jumpered as shown, will provide divided down clock outputs. The clock divider can be bypassed to provide a full frequency clock. The divider is provided to make it easier to monitor the HADC77100 output with a low frequency logic analyzer and to provide the DAC with a reduced sampling rate. When switching between divide by 2 or 4 , the unused outputs "Q" and "Q" must be terminated. the unused outputs "Q" and " Q " must be terminated. Furthermore, the jumpers on the clock lines to the Furthermore, the jumpers on the
multiplexer and DAC must be removed.

All BNC connectors are $50 \Omega$ TROMPETER CBJ2O

The threshold input to the HCMP96870 comparators are


FIGURE 1B-100K ECL CLOCK DIVIDER

## REFERENCE VOLTAGE GENERATOR

The reference voltage for the HADC77100 and HDAC$10181 / 51400$ is internally generated by the D/A converter voltage reference of approximately 1.2 Volts . The AD converters 2Volt reference, 1 Volt midtap and ground are controlled by the PMI quad op-amp OP-11. The magnitude of each setting is further adjusted with potentiometer R26, R25, and R32 as shown in the detailed schematic and board layout.

## INPUT/OUTPUT REGISTER AND MULTIPLEXER

The multiplexer section consists of two F100155 which select between external 8-bit digital data from the 64-pin DIN connector or data from the output of the HADC77100. The choice is controlled by tying the SELECT pins to either an ECL high for external data or an ECL low for HADC77100 data. This data is then fed to the HDAC10181/51400 on the "Q" outputs of the F100155 and the " $Q$ " outputs are tied to the external connector.

## AD CONVERTER SECTION

Both input pins to the HADC77100 are tied together to be either fed by the input buffer or by an external source. The MINV and LINV inputs are left open and tied internally to an ECL low. Diodes are provided to tie them high and change the output logic. The connection choices for determining the output logic are in Table 2.

## D/A CONVERTER SECTION

The D/A converter section contains jumpers to use either the HDAC10181 or HDAC51400. The primary difference in the two parts is the reference voltage connections. These differences are shown in the detailed schematic in Figure 2. All EB100 boards and jumpers will be connected for the HDAC10181A part. If an HDAC51400 is indicated when the board is ordered (See last page), the board jumpers must be configured as shown in Figure 4A and 4B by the user.

The output current magnitude for the HDAC10181/ 51400 is controlled by a potentiometer (R36) through the DAC's Iset control pin. In addition, two 90 MHz low pass filters are provided at both out- and out+ output pins as well as $50 \Omega$ terminating resistors. The terminating resistors can be changed to $75 \Omega$ if desired. Keep in mind that the transmission line must be terminated at the receiving end with the same value resistor. The video and feedthrough controls are routed to the 64-pin DIN connector and are normally disabled.

TABLE 2- OUTPUT LOGIC CODING

| MINV LINV | 0 | 0 1 | 1 | 1 |
| :---: | :---: | :---: | :---: | :---: |
| OV | 111. . 11 | 100. . . 00 | 011. . 11 | 000. . . 00 |
| . | 111. . 10 | 100. . 01 | 011. . 10 | 000. . 01 |
| - | . | . | . |  |
| VIN | 100. . . 00 | 111. . 11 | 000. . . 00 | 011. . 11 |
| . | 011. . 11 | 000. . . 00 | 111. . 11 | 100. . . 00 |
| . | . | . |  | . |
|  |  |  |  |  |
|  | 000. . . 01 | 011. . 10 | 100. . . 01 | 111. . 10 |
| -2V | 000. . 00 | 011. . 11 | 100. . 00 | 111. . . 11 |

1: VIH, VOH
0 : VIL, VOL

| TABLE 2A - POTENTIOMETER AND <br> CAPACITOR ADJUSTMENTS |  |  |
| :--- | :--- | :---: |
| NO. | FUNCTION |  |
| R26 | Pot for adjusting gain to produce a 2V reference <br> voltage for the VRB pin on the HADC77100 from <br> the1.2V reference voltage supplied by the <br> HDAC10181/51400. |  |
| R25 | Pot for setting the linearity adjustment or midtap pin <br> (VRM $\approx 1 V$ ) on the HADC77100. |  |
| R32 | Pot for setting the top point (VRT) on the reference <br> voltage ladder. Nominally set at 50mV below AGND. |  |
| R36 | Pot for adjusting output current drive from the <br> HDAC10181/5 1400 (See data sheets). <br> Vout+=25.6(digital code X Iset)/RL |  |
| R5 | Pot for setting the HCMP96870 comparator thresh- <br> old voltage to adjust the ECL clock duty cycle. |  |
| R4 | Pot for adjusting comparator hysteresis. |  |
| R23 | Pot for adjusting up to a 2V offset voltage at the <br> buffer output for driving the HADC77100. |  |
| R22 | Pot for adjusting compensation for the buffer. This <br> has been set for a flat response. The frequency <br> range can be increased at the expense of gain <br> peaking and phase margin reduction by <br> decreasing the potentiometer resistor value. |  |
| C25 | "Lead" Capacitor for controlling gain peaking in the <br> input buffer. Used in conjunction with Pot R22 and <br> Cap C44 for the HA2539. |  |
| C44 | "Lag-lead" compenstion capacitor used with R22. |  |

## POWER SUPPLY CONNECTIONS

Power to the EB100 is supplied through a six pin Molex type connector. The supply lines are color coded as shown in Figure1C. Connect the wire end of the power supply hamess to power supplies as shown by Figure 1 C and the silk screen near the mating connector on the PC board itself. The power harness is attached to the board with the bevelled edges and hollow connector alligned to the mating connector.

The power requirements for the EB100 at different supplies and with or without the clock divider board is shown in Table 3. When powering up the board, check to see if the current draw from each supply is equivalent to the numbers in the table. If there is a large difference, then recheck your connections. Supply protection diodes are on the board for any reverse polarity connection, but over-voltage protection is not provided.

DO NOT TURN ON THE POWER UNTIL ALL LEADS ARE CONNECTED TO THE SUPPLIES AND THE HARNESS IS ON THE BOARD!!

TABLE 3 - POWER DISSIPATION

| EB100 WITH CLOCK DIVIDER, $\pm 15 \mathrm{~V}$ |  |  |  |
| :--- | :--- | :--- | :--- |
| Voltage | Current | Power |  |
| +15 V | .145 A | 2.175 W |  |
| -15 V | .148 A | 2.220 W |  |
| +5 V | .006 A | 0.030 W |  |
| -5.2 V | 1.39 A | 7.228 W |  |
|  |  |  | 11.653 W |
| EB100 W/O CLOCK DIVIDER, $\pm 12 \mathrm{~V}$ |  |  |  |
| Voltage | Current | Power |  |
| +12 V | .119 A | 1.428 W |  |
| -12 V | .123 A | 1.476 W |  |
| +5 V | .006 A | 0.030 W |  |
| -5.2 V | 1.27 A | 6.604 W |  |
|  |  | 9.538 W |  |



## ANTI-ALIASING AND CLOCK NOISE FILTERS

The input to the EB100 buffer circuitry and the differential outputs from the D/A converter are provided with high frequency noise filters. The three filters are 90 MHz low pass and are intended to be used with the full analog input frequency and full clock sampling rate of the HADC77100 A/D converter. If lower frequencies are used, the filters should be changed to filter clock noise
and harmonics for a particular application. Mini-Circuits Inc. ( see below ) supplies a range of low pass filters that fit into the same position as the 90 MHz filters on the EB100 Evaluation board.

Also, adjustment of the clock duty cycle with potentiometer R5 will lower the overall noise floor by controlling the setup and hold time of the digital data for the multiplexers (F100155) and DAC (HDAC10181).

Low Pass
Typical Frequency Response


Frequency X foo


| CENTER 17.46 MHz | SPAN 32.78 MHz |  |
| :--- | :--- | :--- |
| AB 300 KHz | VB 300 KHz | *ST 50.00 msec |


|  | $\begin{gathered} \text { MODEL } \\ \text { NO. } \end{gathered}$ | PASSBAND, MHz (loss $<1 \mathrm{~dB}$ ) Min. | $\begin{gathered} \text { foo, } \mathrm{MHz} \\ \text { (loss 3dB) } \\ \text { Nom. } \end{gathered}$ | $\begin{gathered} \text { STOP BAND, MHz } \\ (\text { loss }>20 \mathrm{~dB}) \quad(\text { loss }>40 \mathrm{~dB}) \end{gathered}$ |  |  | VSWR, Passband Stopband |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Max. | Max. | Min. | Typ. | Typ. |
| $\begin{array}{r} \text { PLP } \\ \text { case A01 } \end{array}$ | PLP-10.7 | DC-11 | 14 | 19 | 24 | 200 | 1.7 | 1.7 |
|  | PLP-50 | DC-48 | 55 | 70 | 90 | 200 | 1.7 | 17 |
|  | PLP-70 | DC-60 | 67 | 90 | 117 | 300 | 1.7 | 17 |
|  | PLP-100 | DC-98 | 108 | 146 | 189 | 400 | 1.7 | 17 |


| Case no. | A | B | C | D | E | F | G | H | J | K |
| :--- | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: |
| A01 | .770 | .800 | .385 | .400 | .370 | .400 | .200 | .20 | .14 | .031 |
|  | 19.56 | 20.32 | 9.78 | 10.16 | 9.40 | 10.16 | 5.08 | 5.08 | 3.56 | .79 |



TOP VIEW


NOTE: BLACK BEAD INDICATES
PIN 1. PIN NUMBERS DO NOT
APPEAR ON UNIT. FOR
REFERENCE ONLY.
PIN CONNECTIONS
SEE CASE STYLE OUTLINE DRAWING

| SERIES | IN | OUT | GROUND |
| :--- | :---: | :---: | :---: |
| PLP | 1 | 8 | $2,3,4,5,6,7$ |




Figure 3 Continued 10181/51400 Timing Diagram




FIGURE AA - MAIN BOARD LAYOUT AND COMPONENT POSITION (Not To Scale)


FIGURE 4B - JUMPER POSITION AND CONNECTIONS FOR EITHER THE HDAC10181A/B OR HDAC51400
(Not To Scale)


FIGURE 5 - CLOCK DIVIDER BOARD LAYOUT AND COMPONENT POSITION (Not To Scale)

| PARTS LIST |  |  |  |
| :---: | :---: | :---: | :---: |
| NO. | DESCRIPTION | QTY. | MANUFACTURER/PART NO. |
| 1 | FERRITE BEAD | 11 | FAIR-RITE CORP--2743001111 |
| 2 | DIODE | 4 | 1 N4001 |
| 3 | TRANSISTOR | 1 | MOTOROLA-2N5836 |
| 4 | i.c. | 1 | HONEYWELL-HDAC10181A/B OR HDAC51400 |
| 5 | I.C. | 1 | HONEYWELL-HCMP96870 |
| 6 | I.C. | 2 | FAIRCHILD-F100155 |
| 7 | I.C. | 1 | PMI-OP-11 |
| 8 | I.c. | 1 | HONEYWELL-HADC77100B |
| 9 | I.C. | 1 | HARRIS-HA2539 |
| 10 | FILTER | 3 | MINI-CIRCUITS-PLP-100 |
| 11 | RESISTOR | 1 | 240S, 2w |
| 12 | RESISTOR | 1 | $56 \Omega, 1 / 2 \mathrm{w}$ |
| 13 | RESISTOR | 1 | 6.88, 1/8w |
| 14 | RESISTOR | 7 | 10KS, 1/8w |
| 15 | SIP RESISTOR PACK | 5 | 220/330л |
| 16 | RESISTOR | 4 | 2208, 1/8w |
| 17 | RESISTOR | 4 | 3302, 1/8w |
| 18 | RESISTOR | 2 | 750 ${ }^{\text {, 1/8w }}$ |
| 19 | RESISTOR | 3 | 50@, 1/8w |
| 20 | RESISTOR | 3 | 470 $\Omega$, 1/8w |
| 21 | RESISTOR | 1 | 10S, 1/8w |
| 22 | RESISTOR | 1 | $15.1 \Omega, 1 / 8 \mathrm{w}$ |
| 23 | RESISTOR | 1 | $5 \mathrm{k} \Omega$, 1/8w |
| 24 | RESISTOR | 1 | $1.5 \mathrm{k} \Omega$, $1 / 8 \mathrm{w}$ |
| 25 | POTENTIOMETER | 2 | BOURNS-1K, $3329-H-102 \&$ MOUSER-ME323-4290W-1k $\Omega$ |
| 26 | POTENTIOMETER | 6 | BOURNS-10K2, 3329-H-103 |
| 27 | CONNECTOR, DIN | 1 | BELL IND.-905-72184C |
| 28 | CONNECTOR | 1 | MOLEX-09-18-5069 |
| 29 | CAPACITOR, CHIP | 16 | JOHANSON-47pf 500R15N470.JP4 |
| 30 | CAPACITOR | 10 | SPRAGUE-1uf TANT, 35V |
| 31 | CAPACITOR | 29 | SPC TECHNOLOGY-0.1 1 f |
| 32 | CAPACITOR, ADJ | 2 | JOHANSON-47pF-9629 |
| 33 | CONNECTOR, BNC | 5 | TRUMPETER-CBJ20, $50 \Omega$ |
| 34 | TEST POINTS | 2 | TEKTRONIX 131-2766-01, 136-0352-02 |
| 35 | PIN RECEPTACLE | 42 | MILL MAX-0552-1-15-15-11-27-10-0 |
| 36 | PIN SOCKET |  | SAMTEC-SL-132-G-12 |
| 37 | SOCKET, 24PIN | 1 | SAMTEC-ICO-624-NGT |
| 38 | PRINTED CIRCUIT BOARD | 1 | HONEYWELL-EB100 |

EB100 CLOCK DIVIDER BOARD

| NO. | DESCRIPTION | QTY. | MANUFACTURER/PART NO. |
| :--- | :--- | :--- | :--- |
| 39 | F100131 | 1 | FAIRCHILD TRIPLE D-TYPE FLIP-FLOP |
| 40 | CAPACITOR | 2 | $.1 \mu \mathrm{~F}$ |
| 41 | TESTPOINTS | 2 | TEKTRONIX $131-2766-01,136-0352-02$ |
| 42 | RESISTOR | 6 | $1 \mathrm{~K} \Omega, 1 / 8 w 5 \%$ |
| 43 | RESISTOR | 4 | $220 \Omega, 1 / 8 w 5 \%$ |
| 44 | RESISTOR | 4 | $330 \Omega, 1 / 8 w 5 \%$ |
| 45 | CAPACITOR | 1 | JOHANSON-47pF CHIP |
| 46 | TESTPOINTS | 2 | COMPONENTS CORP.-TP-102 |


| PARTS LIST |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| No. | REF. DESIG. | QTY. | DESCRIPTION | MANUFACTURER / PART No. |
| 1 | C1, 3, 5, 8, 12, 13, 15 | 7 | CAPACITOR, . $14 \mathrm{f}-50 \mathrm{~V}$ | AVX/SR205E104MAA |
| 2 | C2, 4, 7, 14 | 4 | CAPACITOR, 47pf - CHIP | JOHANSON /500R15N47OJP4 |
| 3 | C10, 11, (NOTE 3) | 2 | CAPACITOR, SEALTRIM 5-20pf | JOHANSON / 9629 |
| 4 | CR1, 2 | 2 | DIODE, 1 N4001 |  |
| 5 | E1, 2 | 2 | JUMPER PINS (HEADER STRIP) | CYPRESS / TSW-1-36-07-T-S |
| 6 | FL1 | 1 | FILTER, 90MHz LOWPASS | MINICIRCUITS / PLP-100 |
| 7 | J1, 2 (NOTE4) | 2 | RECEPTACLE, BNC | TRUMPETER / CBJ20 |
| 8 | L1, 2 | 2 | RF BEAD | FAIR-RITE/2743001111/2 |
| 9 | P1 | 1 | PLUG | MOLEX / 09-18-5031 |
| 10 | R1, 2 | 2 | RESISTOR, 10K OHM | HAMILTON / AVNET / CF1/8-10K-5\%-T/R |
| 11 | R4, 12 | 2 | RESISTOR, 33 OHM | HAMLLTON/AVNET/CF1/8-33-5\%-T/R |
| 12 | R5 | 1 | RESISTOR, 25 K OHM | HAMILTON / AVNET/ CF1/8-25K-5\%-T/R |
| 13 | R7 (NOTE 1) | 1 | RESISTOR, 1.5K OHM | HAMILTON / AVNET/ CF1/8-1.5K-5\%-T/R |
| 14 | R7, 8 (NOTE 2) | 2 | RESISTOR, 250 OHM | HAMILTON / AVNET / CF1/8-250-5\%-T/R |
| 15 | R9 | 1 | RESISTOR, 150 OHM | HAMILTON/AVNET/ CF1/8-150-5\%-T/R |
| 16 | R10 | 1 | RESISTOR, 51 OHM | HAMILTON/AVNET/CF1/8-51-5\%-T/R |
| 17 | R3 | 1 | POTENTIOMETER, 10K OHM | BOURNS / 3339-1-103 |
| 18 | R6, 11 | 2 | POTENTIOMETER, 1M OHM | BOURNS /3339-1-106 |
| 19 | C6, 9 | 2 | CAPACITOR, $1 \mu \mathrm{f}$ TANT, 35V | SPRAGUE/196 DIO5X9035HAI |
| 20 | U1 (NOTE 1) | 1 | I.C., OP-AMP | COMLINEAR/ CLC221A1 |
| 21 | U1 (NOTE 2) | 1 | I.C., BUFF-AMP | COMLINEAR/CLC231A1 |
| 22 | PCB1 | 1 | PRINTED CIRCUIT BOARD | HONEYWELL/EB102 REV.B |

NOTES:

1) USE ITEM NO. 13 WITH ITEM NO. 20 AND JUMPER E1, 2.
2) USE ITEM NO. 14 WITH ITEM NO. 21.
3) USE C10 WITH ITEM NO. 21 ONLY.
4) J2 IS MOUNTED ON THE BACKSIDE OF PCB1.


FIGURE 6 - EB102 BUFFER BOARD LAYOUT AND COMPONENT POSITION (Not To Scale)

## SET-UP PROCEDURE FOR THE EB100 DEMONSTRATION BOARD

The following setup procedure is completed at Honeywell before the EB100 board is shipped to the customer. It is not necessary for the user to perform this exercise, but it is included for informational purposes.

The EB100 demonstration board is accompanied with a literature package containing the "AN100 APPLICATION NOTE" , the "HADC77100", "HDAC51400", "HDAC10181", and "HCMP96870" data sheets, and an applications department business card. Also, a power harness, and a capacitor alignment tool are included. If there are any questions, please call the applications engineer on the card.

STEP 1
Connect the wire end of the power supply harness to power supplies as shown in Figure 1C. The power harness should be connected to the board with the bevelled edges and hollow connector alligned for correct operation.

DO NOT TURN ON THE POWER UNTIL ALL LEADS ARE CONNECTED TO THE SUPPLIES AND THE HARNESS IS ON THE BOARD!!

Table 3 (page 6) shows the power requirements for the EB100. Use the current gauges on the power supply or a DMM in line with the power lines and set on current (I). these current values will vary somewhat until all the potentiometers are adjusted. When powering up the board, check to see if the current draw from each supply is equivalent to the numbers in the table. If there is a large difference, then recheck your connections. Supply protection diodes are on the board for any reverse polarity connection, but over-voltage protection is not provided.

STEP 2
Refer to Figure 2 and 4 on the previous pages. Place a DMM probe (set to voltage selection) on the black jumpers at the input to the HADC77100 (E14). This should read -1V and is adjusted by turning potentiometer R23 (See Table 2A).

STEP 3
Again, refer to Figures 2 and 4 on the previous pages and Table 5 on this page. Place a DMM probe (set to voltage selection) on pin 3 of the OP11 and read approximately -1.2 V . If it does not then check to see if the black jumpers for the HDAC10181/51400 are set up

## TABLE 5 - EQUIPMENT LIST

2- SIGNAL GENERATORS CAPABLE OF PRODUCING 1MHZ AND 20MHZ SINEWAVES AT UP TO 1Vp-p OUTPUTLEVELS INTO 50』. H.P.8656A OR EQUIVALENT.

1- OSCILLISCOPE, EITHERH.P. DIGITIZING OSCILLISCOPE MODEL 54100D OR EQUIVALENT OR TEKTRONIX MODEL 2465.

1- DIGITAL MULTIMETER(DMM), KEITHLEY 197 OR EQUIVALENT.
4- POWER SUPPLIES CAPABLE OF PRODUCING THE POWER LISTED IN TABLE 1. 2 LAMBDA LPT-7202-FM OR EQUIVALENT.

5- $50 \Omega$ COAX CABLES (RG58) WITH BNC TYPE CONNECTORS.
1- HIGHIMPEDANCE PROBE (1M $\Omega$ ) - TEKTRONIX OR H.P.
for the right part (see Figure 4B). Next set the probe on pin 1 of the OP11. This should read -2V and is adjusted by turning potentiometer R26. Now set the probe on pin 7 of the OP11. This should read approximately -1V and is adjusted by potentiometer R35. Pin 8 of the OP11 should read approximately -50 mV and is adjusted by potentiometer R32.

## STEP 4

Refer to Figures 2 and 4. Attach a $50 \Omega$ BNC cable to the "CLK IN" BNC connector. Attach the other end to a sinewave or signal generator set at 20 MHz frequency and $1 \mathrm{Vp}-\mathrm{p}$ amplitude (if $1 \mathrm{Vp}-\mathrm{p}$ is not available, amplitudes down to $100 \mathrm{mVp}-\mathrm{p}$ are acceptable). Put a Tektronix or H.P. high impedance probe in one or both of the probe jacks immediately below the HCMP96870 comparator. Adjust potentiometer R5 to achieve a 50\% duty cycle square wave (both "high" and "low" states are the same length). Adjust potentiometer R4 if no waveform is present and/or to get rid of any jitter in the square wave (this is a hysteresis adjustment). The square wave amplitude should be approximately 900 mVp -p and look like Figure 7 below.

## STEP 5

Refer to Figure 2 and 4. Attach a $50 \Omega$ coax cable to the BNC connector marked "BUFFER $\mathbb{N}$ ". Use a second sinewave or signal generator set at 1 MHz frequency and 1Vp-p amplitude (See Figure 8). Attach another cable to the BNC connector "AD IN / BUFFER OUT" and to an oscilliscope set at $50 \Omega$ input impedance. A $200 \mathrm{mVp}-\mathrm{p}$ amplitude signal swinging around -100 mVdc should apear at a 1 MHz frequency (See Figure 9). If oscillation is evident (erratic signal amplitude or wrong frequency), potentiometer and capacitor C44 must be adjusted as well as capacitor C25. Adjust capacitor C25 first to minimize the oscillation. If this does not work, set it at the lowest amplitude oscillation and adjust potentiometer R22. Adjust potentiometer R22 to midturn and then adjust capacitor C44 until the oscillation stops. See Figures 10,11, and 12.


Trigger mode: Edge
On Pos. Edge on Chan2
Trigger Levels

| Chan2 | $=-1.180$ voits |
| ---: | :--- |
| Holdoff | $=70.000$ nsecs |

FIGURE7-CLOCK OUTPUT AT THE TEKTRONIX PROBE JACKS

FIGURE 8 -INPUT
SIGNAL TO THE BOARD ( $50 \Omega$ INPUT IMPEDANCE)

FIGURE 9-OUTPUT SIGNAL FROM THE "BUFFER OUT" BNC CONNECTOR (50 $\Omega$ IMPEDANCE)

|  |  |
| :--- | :--- |
|  |  |

Trigger mode: Edge
On Pos. Edge on Chan1
Trigger Levels
$\begin{aligned} \text { Chan1 } & =0.000 \text { volts } \\ \text { Holdoff } & =70.000 \text { nsecs }\end{aligned}$


Trigger mode: Edge
On Pos. Edge on Chant
Trigger Levels
Chan1 $=-100.0$ mvolts
Holdoff $=70.000$ nsecs

FIGURE 10 -
OSCILLATIONS ARE APPARENT AND ADJUSTMENTIS NECESSARY

FIGURE 11-THE OSCILLATIONS ARE DECREASING AND THE BOTTOM WAVEFORM IS STARTING TO APPROACH THE SAME SHAPE AS THE TOP WAVEFORM

|  | $\cdots$ |  | $5$ |  |  | $1$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\cdots$ |  | $\cdots$ |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  | Y'0, |  |
|  | - | : |  |  |  |  |  | 迷 |
|  |  |  | $\because 0^{\circ}$ |  | $\cdots$ |  | : $\because \because$ |  |
|  | $\because \because \because$ |  |  | $\therefore$ |  |  |  |  |
|  |  |  |  | $\stackrel{1}{1}$ |  |  |  |  |
| -2.50000 | usec |  |  | 0.00000 sec |  |  |  | 50000 usec |
| Ch. 1 | $=2$ | 200.0 mvo | olts / div |  |  | Offset | $=0$. | 000 volts |
| Ch. 2 | $=4$ | 40.00 mvol | olts / div |  |  | Offset | $=-1$ | 02.0 mvolts |
| Timebase | = 5 | 500 nsec/ | / div |  |  | Delay | $=0$. | 00000 sec |

Trigger mode: Edge
On Pos. Edge on Chan1
Trigger Levels
$\begin{array}{ll}\text { Chan1 } & =0.000 \text { volts } \\ \text { Holdoff } & =70.000 \text { nsecs }\end{array}$


Trigger mode: Edge
On Pos. Edge on Chan1
Trigger Levels
Chan1 $=0.000$ volts
Holdoff $=70.000$ nsecs

FIGURE12OSCILLATION HAS STOPPED AND THE BOTTOM WAVE-FORM IS THE SAME SHAPE AS THE TOP WAVEFORM BUTIS INVERTED

FIGURE 13-OUTPUT WAVEFORMS FROM "OUT-" AND "OUT+" WITHOUT THE CLOCK DIVIDER BOARD INSERTED AND THE CLOCK JUMPERS CONNECTED AS SHOWN IN THE TOP OF FIGURE 4

|  |  | A |  | $\widehat{A}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $1$ |  | \% |  |  |  |  |
| $1$ | 1 | + |  |  |  |  |
| $\because 1$ | $\checkmark$ |  | U |  | $\checkmark$ |  |
| $\hat{A}$ |  | AV | $\bigcirc$ |  | O |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
| $1 \sqrt{7}$ |  |  |  | $V$ |  | $\because$ |
| -2.50000 usec |  | 0.00000 sec |  |  |  | 2.50000 usec |
| Ch. $1=$ | 200.0 mvolts / div |  |  | Offset | $=0$ | 0.000 volts |
| Ch. $2=$ | 40.00 mvolts / div |  |  | Offset |  | -102.0 mvolts |
| Timebase $=$ | $500 \mathrm{nsec} /$ div |  |  | Delay |  | 0.00000 sec |
| Ch. 1 Parameters |  |  |  | P-P Volts |  | 665.6 mvolts |
| Rise Time $=$ | 290.790 nsec |  |  | Fall Time |  | 291.830 nsec |
| Freq. $=$ | 999.990 KHz |  |  | Period |  | 1.00001 usec |
| + Width Overshoot | 500.180 nsec 0.000 volts |  |  | - Width |  | 499.830 nsec 0.000 volts |
| Overshoot $=$ | 0.000 volts |  |  | Preshoot |  | 0.000 volts |

Trigger mode: Edge
On Neg. Edge on Chan1
Trigger Levels
Chan1 $=-964.0$ mvolts
Holdoff $=70.000$ nsecs

## STEP 6

This measurement is done without the clock divider board connected and clock jumpers inserted as shown in the top of Figure 4. Again referring to Figures 2 an 4, attach a $50 \Omega$ coax cable to the BNC connector marked "OUT-" and another cable to "OUT+". Attach the other end to an oscilliscope set to $50 \Omega$ input impedance. The outputs should be the opposite of each other and at approximately a 900 mV amplitude. Adjust potentiometer

R36 to achieve this level. Do not adjust too far or the signal will start deteriorating. See Figure 13. After completing step 6, remove one end of each "clock jumper" wire and leave the other end soldered to the board.

## STEP 7

Insert the clock divider board and connect the shorting jumpers to the posts in the +2 configuration and compare to the waveform in Figure 14.

FIGURE 14 - "OUT-" AND "OUT+" WITH THE CLOCK DIVIDER BOARD INSERTED AND SET AT +2 MODE


Trigger mode: Edge
On Neg. Edge on Chan 1
Trigger Levels
Chan1 $=-936.0$ mvolts
Holdoff $=70.000$ nsecs

## STEP 8

Insert the clock divider board and connect the shorting jumpers to the posts in the +4 configuration and compare to the waveform in Figure 15.

FIGURE 15 - "OUT-" AND "OUT+" WITH +4 CLOCK DIVIDER MODE


Trigger mode: Edge
On Neg. Edge on Chan 1
Trigger Levels
Chan1 $=-944.0$ mvolts
Holdoff $=70.000$ nsecs

PIN ASSIGNMENTS HADC77100


PIN FUNCTIONS HADC77100
NAME FUNCTION
$\begin{array}{ll}\text { AVEE } & \text { Negative Analog Supply Nominally -5.2V } \\ \text { LINV } & \text { Do through D6 Output Inversion Control } \\ & \text { Pin }\end{array}$
DVEE Digital Analog Supply Nominally -5.2V
DGND1 Digital Ground 1
DGND2 Digital Ground 2
DO Digital Data Output (LSB)
D1 - D6 Digital Data Output
D7 Digital Data Output (MSB)
MINV D7 Output Inversion Control Pin
CLK ECL Clock input Pin
CLK ECL Clock Input Pin
VRB Reference Voltage Bottom Nominally -2.0V
AGND Analog Ground
VIN Analog Input (can be connected to the input signal or used as Sense)

VRM Reference Voltage Tap Middle
VIN Analog Input (can be connected to the input signal or used as Sense)

VRT Reference Voltage, Top Nominally 0.0 V

FIGURE 8B
PIN ASSIGNMENTS HCMP96870

## PIN FUNCTIONS HCMP96870

TOP VIEW


16 LEAD CERAMIC

NAME FUNCTION

| $\bar{Q}_{A}$ | Output A |
| :---: | :---: |
| $Q_{A}$ | Inverted Output A |
| $\mathrm{GND}_{\mathrm{A}}$ | Ground A |
| $L_{\text {L }}{ }_{\text {A }}$ | Latch Enable A |
| $\mathrm{LE}_{\mathrm{A}}$ | Inverted Latch Enable A |
| $\mathrm{V}_{\mathrm{EE}}$ | Negative Supply Voltage |
| $-\mathrm{IN}_{\mathrm{A}}$ | Inverting Input A |
| $+\mathrm{N}_{\mathrm{A}}$ | Non-Inverting Input A |
| $+\mathrm{N}_{\mathrm{B}}$ | Non-Inverting Input B |
| - $\mathrm{IN}_{\mathrm{B}}$ | Inverting Input B |
| $V_{C C}$ | Positive Supply Voltage |
| $L_{\text {L }} \mathrm{B}_{\text {B }}$ | Inverted Latch Enable B |
| $\overline{L E}_{B}$ | Latch Enable B |
| $\mathrm{GND}_{\mathrm{B}}$ | Ground B |
| $\mathrm{Q}_{\mathrm{B}}$ | Inverted Output B |
| $Q_{B}$ | Output B |



PIN ASSIGNMENTS COMLINEAR CLC221

PIN ASSIGNMENTS HDAC10181

## PIN FUNCTIONS HDAC10181

| NAME | FUNCTION |
| :--- | :--- |
| D3 | Data Bit 3 |
| D2 | Data Bit 2 |
| D1 | Data Bit 1 |
| D0 | Data Bit 0 (LSB) |
| VEED | Digital Negative Supply |
| CONV | Convert Clock Input |
| CONV | Convert Clock Input Complement |
| FT | Register Feedthrough Control |
| VCCD | Digital Positive Supply |
| FH | Data Force High Control |
| BLANK | Video Blank Input |
| BRT | Video Bright Input |
| SYNC | Video SYNC Input |
| REF-OUT | Reference Output |
| ISET | Reference Current + Input |
| COMP | Compensation Input |
| VCCA | Analog Positive Supply |
| OUT- | Output Current Negative |
| OUT+ | Output Current Positive |
| VEEA | Analog Negative Supply |
| D7 | Data Bit 7 (MSB) |
| D6 | Data Bit 6 |
| D5 | Data Bit 5 |
| D4 | Data Bit 4 |

PIN FUNCTIONS HDAC51400

| NAME | FUNCTION |
| :--- | :--- |
|  |  |
| D3 | Data Bit 3 |
| D2 | Data Bit 2 |
| D1 | Data Bit 1 |
| D0 | Data Bit 0 (LSB) |
| VEED | Digital Negative Supply |
| CONV | Convert Clock Input |
| CONV | Convert Clock Input Complement |
| FT | Register Feedthrough Control |
| VCCD | Digital Positive Supply |
| FH | Data Force High Control |
| BLANK | Video Blank Input |
| BRT | Video Bright Input |
| SYNC | Video SYNC Input |
| REF-OUT | Reference Output |
| REF-IN | Reference Input |
| ISET | Reference Current |
| VCCA | Analog Positive Supply |
| OUT- | Output Current Negative |
| OUT+ | Output Current Positive |
| VEEA | Analog Negative Supply |
| D7 | Data Bit 7 (MSB) |
| D6 | Data Bit 6 |
| D5 | Data Bit 5 |
| D4 | Data Bit 4 |

## SIGNAL PROCESSING TECHNOLOGY'S PARALLEL ANALOG TO DIGITAL CONVERTERS <br> by STEVE SOCKOLOV mARKETING MANAGER

## GENERAL

The fastest type of analog to digital converter known at this time is the parallel or flash converter. This type of converter (see Figure 1) has one comparator for each possible output code. This results in the fact that there are $2^{\mathrm{N}}$ or $2^{\mathrm{N}}-1$ comparators for an " N "-bit flash converter. The difference between the two numbers of comparators depends on whether or not an overrange bit is included. This can be a very large number of comparators, to fit on a single die, for values of N greater than eíght.

Flash converters are now available with up to 10 bits of resolution. There are also products available that are called flash converters, but are actually a variation known as "two-step" flash converters. Almost all data sheets that now claim to have 10 - or 11 - bit flash converters, and even some lower resolution converters, are not true parallel converters with $2^{N}-1$
comparators. These converters (see Figure 2) go by a variety of names including two-step, sub-ranging, half flash, feed forward and series/parallel converters. "Two-step" or sub-ranging converters require a different system design approach than parallel flash converters and require extra support circuits in many applications. A major advantage of these sub-ranging architectures is that they should cost less than a comparable full parallel type. Disadvantages include the need for a sample and hold (unless it is included on the device) and their problems with dynamic performance over processing and temperature have not yet been solved.

Flash converters are currently available with 4 to 10 bits of resolution with 8 bits being by far the most common configuration. There are several trade-offs that are made as resolution is increased. These are,


for a given process, as the resolution is increased and if the basic design is unchanged the speed may decrease slightly, input capacitance will almost double for each bit added, power will go up and cost will increase due to die size and the associated effect on yields. It is for all of these reasons that there are no flashes with greater than 10 bits of resolution available today.

## DESCRIPTIONS

Honeywell's 8-bit flash converters, the HADC77100, 77200 and 77300 (see Figures 3A and 3B) have an input structure that improves their performance over previous flash converter designs. This structure is the inclusion of a preamplifier with inputs connected to the resistor ladder and the analog inputs of each of the 256 comparators.

After the comparator outputs (see Figure 4) the structure of the HADC77100 family of converters is similar to many other 8 -bit flash converters. They are configured in four columns, each of which functions as a 6 -bit converter. The outputs of each column are then
logically combined to generate the 8 -bit output. Output coding can be controlled by the Most Significant Bit Invert (MINV for bit D7) line and the Least Significant Bits Invert (LINV for bits DO through D6) line.

Figure 5 shows a macro block diagram of Honeywell's 10 -bit high speed flash converter. The analog signal enters the preamplifier/comparator front end and is digitized by the comparators into a "thermometer" code. After the comparators there are 16 blocks of 64 "thermometer" code to Gray code converters. This block also contains new patented circuitry to eliminate metastable states. Gray coding was chosen because it reduces glitches and digital noise caused by switching transients and glitches caused by "OR'ing" more than 1 code. The results are reduced signature effects and improved dynamic performance. Following this first decode are the column latches. After the latches the MSBs and the overrange bits of each of the16 banks are decoded to form the 4 MSBs. In parallel with this, the 6 LSBs from each of the 16 banks are OR'ed to form the 6 LSBs.


Figure 3A. HADC77100 Block Diagram


Figure 3B. HADC77200 Block Diagram


Following this first decode are the column latches. After the latches the MSBs and the overrange bits of each of the 16 banks are decoded to form the 4 MSBs. In parallel with this, the 6 LSBs from each of the 16 banks are ORed to form the 6 LSBs. All coding has been Gray code to this point and in the next block it is decoded to binary. Control bits are available to invert either the MSB and/or the LSBs to generate other common codes such as two's complement or offset binary. The final block contains the output latches and buffers.

## INPUT STRUCTURE

There are two inputs to all of Honeywell's flash converters. These inputs are connected to a single point internally so they may be either tied together externally, or used as force and sense lines. Using the force and sense approach will take the effect of the lead inductance out of the input. This would not be much of an advantage at bandwidths below 50 MHz . But it will be useful at higher frequencies. Connected
directly to the inputs are the preamplifiers. The purpose of these preamplifiers is to reduce both kickback currents and the possibility of metastable states. These input amplifiers have a very high gain bandwidth product which results in greatly improved dynamic performance (over previous flash converters). Part of this improvement comes by providing gain prior to the comparator increasing its overdrive, thus reducing the chances for metastable states. Following the input to the preamplifiers the entire circuit to the output latches is differential to reduce clock synchronous noise.

Input capacitance is a very critical parameter to the users of high speed ADCs. In the best of cases this capacitance would be both low and constant. The greater the capacitance, the greater the drive requirements of the signal source and if it varies over input voltage, as it does in most semiconductor devices, then the compensation of the driving amplifier must be designed to account for the worst case. When reading input capacitance on data sheets pay


Figure 5. Digital Logic Configuration, 10-Bit Flash ADC
attention to the test conditions. Semiconductors have the highest capacitance with the lowest voltage across them. For worst case designs with ECL compatible converters $\mathrm{V}_{I N}$ is at 0.0 Volts.

In some cases, especially in testing, the converter is driven from 50 Ohm sources and this can cause a pole to appear at the input caused by the 50 Ohms in series with the input capacitance. Another characteristic of input capacitance is that it can vary with input frequency and/or input voltage. Signal Processing Technology's converter input capacitance varies only a few pico Farads with either frequency or voltage within its specified operating range.

## RANDOM ERRORS -- SPARKLE CODES, GLITCHES AND METASTABLE STATES

In an ideal flash converter every comparator will be in a defined logic state (either a " 0 " or a " 1 ") at the time that the latches are strobed. At the strobe all of the comparators below the input voltage would be "off" and all of the comparators above the input voltage would be "on." This is the "thermometer" code that was previously referred to.

It is possible to strobe the comparators while one of them is in its linear region. This would cause the decode logic to possibly enter either an undefined state or not have time to change states. This could result in the decode logic equation (see Figure 6) such as $\bar{A}+\bar{B}+\overline{\mathrm{C}}+?+\mathrm{E}+\mathrm{F}+\mathrm{G}$ for the 3 -bit converter shown in this example. Since the logic has been minimized to only implement the set of equations shown in Table 1, the output would be erroneous. This erroneous data is the result of a metastable state.

TABLE 1

## 3-BIT FLASH CONVERTER

| LOGIC EQUATION |  | BINARY | GRAY |
| ---: | :--- | :---: | :--- |
| $\bar{A}+\bar{B}+\bar{C}+\bar{D}+\bar{E}+\bar{F}+\bar{G}$ | $=000$ | 000 |  |
| $\bar{A}+\bar{B}+\bar{C}+\bar{D}+\bar{E}+\bar{F}+G$ | $=001$ | 001 |  |
| $\bar{A}+\bar{B}+\bar{C}+\bar{D}+\bar{E}+F+G$ | $=010$ | 011 |  |
| $\bar{A}+\bar{B}+\bar{C}+\bar{D}+E+F+G$ | $=011$ | 010 |  |
| $\bar{A}+\bar{B}+\bar{C}+D+E+F+G=$ | $=100$ | 110 |  |
| $\bar{A}+\bar{B}+C+D+E+F+G$ | $=101$ | 100 |  |
| $\bar{A}+B+C+D+E+F+G$ | $=110$ | 101 |  |
| $A+B+C+D+E+F+G$ | $=111$ | 111 |  |

Another possible decode error that could result is due to differences in propagation delays and offsets of the individual comparators. These differences could result_ in a comparator output such as $\bar{A}+B+\bar{C}+D+E+F+G$. Again, the decode logic has not been designed to solve this equation and could produce erroneous data. These types of errors are often referred to as sparkle code or glitches.

Both of these error sources may appear to be random and appear as incorrect output data when compared to the analog input. Possibilities of the errors caused by metastable states increase exponentially with increased clock speeds. Sparkle codes, caused by differences in propagation delays and offsets, may appear to be random but are repeatable for given clock frequencies and input conditions. This type of error often appears as a signature error. Signature errors are caused by the way the internal structure is partitioned or layed out. An example would be if the internal structure were partitioned into blocks of eight banks of comparators, then at eighth scale intervals there may be either wider or narrower codes than those that exist at other codes. These signature errors can appear with DC inputs, but are more commonly seen at higher frequencies.

Honeywell has added proprietary logic (patent applied for) after the comparators in the 10-bit flash converter to reduce metastable states, for a given frequency, to the LSB level. The preamplifiers in the HADC77100 family flash converter reduce the metastable error rate by a theoretical factor of six. Signature effects in all Honeywell flash converter designs have also been reduced to a minimum.

## DIGITAL I/O AND INTERNAL LOGIC

All digital inputs, outputs, and clock signals are ECL compatible. ECL was chosen for its low switching noise and its fast clock edges. The fast differential clocks reduce aperture width and jitter. The room temperature specifications for all ECL logic levels are the same as Motorola's 10KH, but they have been designed to operate over the full military temperature range of the converter.

Internal logic is fully differential Current Mode Logic. This is a very high speed, low power logic that has proven performance in high speed converters.

Outputs of the 10 -bit flash are specified terminated to 100 Ohms. This will be to save power, since the speed of 50 Ohm termination is not required at its rated speed. Outputs of the 8 -bit, 125 MHz and above converters are specified with 50 Ohm termination.

## CLOCKING

At this time all of Honeywell's flash converters are driven by differential ECL clocks. We realize that slower converters may be in systems that are totally TTL compatible. But in order to assure optimum performance, ECL clocks have been chosen. The relatively slow edges of TTL signals could cause hundreds of picoseconds of aperture jitter, unacceptable performance for high speed systems. Differential clocks also provide better system noise performance.

For Honeywell's flash converters clock duty cycles are designed to be $50 \%$ for the highest operating speeds. Duty cycles of $50 \%$ were chosen because they are easy to generate and are useful in applications such as ping-ponging. At sample rates below maximum, clock duty cycle is not important to the device operation. What is important at any sample rate is to assure that at least the minimum pulse width is maintained.

Clock inputs were designed to accept differential ECL levels but they may be driven in a variety of different ways. Care must be taken to assure that the method of clock driving is commensurate with the application and temperature range required. For applications where aperture delay is not a critical concern, the clock may be driven single-ended. An ECL signal, or a sine wave with ECL levels may be fed to one of the clock inputs and the other input would be tied to the ECL threshold of approximately -1.3 V . The disadvantage of this method is that due to $\mathrm{V}_{\mathrm{BB}}$ shifts with temperature, the aperture delay will shift $15 \mathrm{ps} /{ }^{\circ} \mathrm{C}$ (for the HADC77100) from a typical value of 1.8 ns at $25^{\circ} \mathrm{C}$. This temperature dependent shift is designed to track MECL 10KH logic
and can be driven single-ended without problems when driven from 10KH logic. For aperture delay critical requirements such as when the converter is used in conjunction with a track and hold or when phase information must be maintained, then differential clocking should be used. This will have much better stability ( $7 \mathrm{ps} /{ }^{\circ} \mathrm{C}$ ) overtemperature.

Tracking of different
 devices over temperature appears to be very good with almost no difference from device to device in the few HADC77100s that have been measured.

Because the inputs to the internal clock drivers have a gain stage in front of them, signals less than full ECL levels may also be used. Differential signals of greater than $\pm 100 \mathrm{mV}$ are adequate.

Figure 6. 3-Bit Parallel Converter Example

## SPECIFICATIONS AND TESTING

All data sheet specifications with minimums or maximums will be tested at the temperatures specified unless otherwise noted. Those that have only typical numbers Honeywell intends to characterize, but not test. Honeywell's data sheets also include a Test Level to specify how the devices are tested.

Testing of flash converters at full operating speeds is extremely complicated. Honeywell uses an automated test system to perform all of the production tests on these devices. Characterization is performed using the test equipment shown in Figure 7. Since testing is so complex and costly, the user may wish to consider using Honeywell's evaluation board with bench top test equipment for incoming sample tests.

There are several tests listed in the specifications that may need explanations. It is important to understand that these devices attain new levels of performance,
and Honeywell believes that traditional analog to digital converter specifications such as gain and linearity are not the only specifications needed for high speed system design. These specifications are static and therefore are applicable to input signals that are at or near DC. Perhaps one could test a parameter such as linearity at a given frequency. This can be done using histogram testing. Another test that can be performed is a RMS sine wave curve fit. This is often referred to as "effective bits." This is a dynamic test that measures the sum of several errors and relates them to the fidelity of a sine wave.

## OFFSET TESTING

Because these converters have two references, one at the top and the other at the bottom of the ladder, the traditional gain and offset specifications do not apply. Honeywell's specifications contain two offset specifications, one for each end of the ladder. The following is an example of testing for these offsets using an 8 -bit converter. Any other flash converter with two reference inputs could be tested similarly using different values. Offsets will be tested by applying $\mathrm{V}_{\mathrm{REF}}^{+}$( 0.000 V for the 8 -bit converters) to the input and increasing the positive reference from an arbitrary voltage, say -0.100 V , and finding the code transition to full scale. The difference between the voltage at which the transition occurs, plus $1 / 2$ LSB ( 3.91 mV ), and 0.000 V is the $\mathrm{V}_{\mathrm{RT}}$ offset. The $\mathrm{V}_{\mathrm{RB}}$ offset will be determined in a similar manner with an input voltage of 2.000 V .

## DYNAMIC TESTING

The following are brief explanations of some of the dynamic tests that Honeywell performs when evaluating flash converters. For more complete explanations consult Hewlett Packard's product note 5180A2 "Dynamic Testing of A to D Converters."


HISTOGRAM TESTING:
In this test a full scale sine wave is input to the ADC and many samples (perhaps 100,000 ) are taken. Then the number of times each code appears is plotted. Since a sine wave is slowest at its extremes the number of codes for zero scale and full scale are the greatest. This should make a graph with a flattened "U" shape. Honeywell's data does not exhibit this shape because the data has been normalized. This test can be conducted at different input frequencies to show response over the full dynamic range of the converter. This test can give data on differential linearity, integral linearity, mean differential linearity, RMS differential, and on the number of missing codes. The mean differential linearity is the sum of all of the differential errors. Ideally, it should be zero. Most flash converters come very close to this value at DC because this parameter measures the magnitude of the sum of superposition errors. As the analog input slew rate increases this error also increases. This is probably due to dynamic currents in the ladder.

Histogram testing does have one weakness. It measures only the number of occurances of each code and not the order of them. For this reason, it is possible to have random errors or missing codes and because the test averages many data points a code may appear wider or narrower than it actually is.

An alternative to sine wave testing is triangle wave testing. This signal would give a very good indication of the performance of the ADC because every comparator would be tested at maximum slew rate. The difficulty with this type of test is generating a triangle wave with a very high frequency.

Square wave testing can also be used to evaluate flash converters. This test measures step response. Evaluation with square waves should be performed on flash converters whenever their input is being driven from either a multiplexer, sample and hold or will, by the nature of the input signal, be required to have good step response.

## RMS DIFFERENTIAL LINEARITY ERROR:

The square root of the sum of the squares of the differential non-linearities. This error term can be an indication of the signal-to-noise ratio of the converter. The device numbered 153 shows a part that has .2 LSB of RMS DL at 10 MHz and 47.5 dB of SNR at the same frequency. Another device measured . 28 LSB and 45.68 dB at the same frequency. However, this relationship only holds true for devices that have randomly distributed DNL errors. Those with large spikes may have SNRs that are so poor they are unmeasurable.

SINE WAVE CURVE FIT (Effective Bits):
Testing flash ADCs for sine wave curve fit provides a quantitative value that represents the RMS sum of four error sources. These error sources are DNL, IL, aperture uncertainty and noise. This value could be useful in predicting over-all system performance. To adequately test performance, the converter should be tested with sample and input frequencies selected to change the output at least 1 LSB every clock cycle. This yields much more useful data about the actual performance of the converter than testing with a much lower beat frequency.

Many articles give a formula for calculating effective bits from the Total Error. This formula is given as:

$$
\begin{aligned}
& \text { Total Error (dB) }= \\
& 1.8+6.02 \mathrm{~N} \text { (Ef. Bits) }
\end{aligned}
$$

This formula will only be true in cases where the signal is a full scale sine wave. Other literature may use SNR in this formula.

To select the beat frequency for testing the converter at its full sampling frequency with the input at the Nyquist frequency, use the following formula:

$$
\frac{f_{S}}{2^{N}}=\pi f_{B}
$$

Where ${ }^{\prime} B=$ Beat frequency,
${ }_{\mathrm{f}}^{\mathrm{S}} \mathrm{S}=$ Sample frequency,
$\mathrm{N}=$ Number of bits.
Using the above sampling technique will exercise all digital outputs and assure one LSB code change for each clock cycle. If the application requires that the analog input be able to slew at maximum slew rate for any input, then testing using a triangle wave may be more appropriate.

## FFT TESTING:

Discrete Fourier Transform testing can be used to evaluate the dynamic performance of an ADC for Signal-to-Noise Ratio (SNR) and Harmonic distortion. Honeywell defines Total Harmonic Distortion (THD) as the sum of the second through the ninth (though it is usually dominated by 2nd and 3rd) harmonics, and SNR is any remaining signal. The sum of these two parameters is the Total Dynamic Error and it is this value that can be used to calculate sine wave curve fit. These parameters are excellent indicators of flash converter performance. Signal-to-Noise Ratio is one test that needs to be carefully watched because if there are any gilitches in the data the repeatability of the test is poor. This test can be used with confidence
at lower analog input bandwidths where there is a low probability of glitches but it must be used carefully when near the limit of flash converter performance.

## FILTERS

Most dynamic ADC testing requires sine waves for inputs and derive data based on that sine wave being ideal. To assure that the test signal is accurate, filters may be required to increase the purity of the input signal. Another method of testing is to eliminate the filters. This is done by measuring the harmonic contents of the input signal and digitally subtracting them from the output data.

## APERTURE

As in any sampled data system the aperture jitter and width affect the accuracy of the system. If the aperture jitter time is converted to an amplitude uncertainty for any input where the voltage is changing, then the magnitude of this change for a sine wave can be calculated for time or voltage by the equation:

$$
\frac{d V}{V}=2 \pi f \quad t_{a}
$$

By calculating the aperture jitter for a given system accuracy and comparing it to the aperture time of the flash converter, the need for a track and hold may be determined. The graph in Figure 8 summarizes required aperture jitter time for different resolution high

speed converters, for sinusoidal frequencies. The aperture width is an integration period and the signal will be integrated over its period. This would only cause a filtering effect, assuming that the aperture itself is well behaved.

An example to determine the maximum aperture jitter using an 8-bit flash converter: If the signal that is to be measured is known not to contain any sinusoidal frequencies above 10 MHz , then from the graph in Figure 8, it can be determined that to assure less than 8 bits of error due to aperture jitter alone, the ADC must have an aperture jitter of less than 70ps. Most data sheets do not state aperture jitter, so to be safe the designer may wish to use a sample and hold. It may be difficult to find sample and holds that sample that fast. Since aperture times for ADCs are usually not specified, though for flash converters they can be very good, it is possible to add a sample and hold to the circuit and decrease the system performance.

Aperture width and jitter are very difficult to measure because of the extremely small time periods that are in the range of picoseconds to tens of picoseconds. Another problem is that they are not absolute numbers, but are random and are usually calculated based on statistical data. However, these values are needed to make intelligent design decisions, especially in sample and hold selection. These values are on the Honeywell SPT flash converter data sheets as typical values that have been based on both computer design simulations and verified by characterization of samples. Aperture delay is the time from the clock edge to the time that the sample is taken. Aperture jitter is the time variation in the point that the sample is taken.

Aperture delay is the delay from the time the clock is strobed until the sample is taken. Figure 9 shows a circuit based on driving both the clock input and the analog input with the same sine wave. This technique can accurately and easily measure aperture delay. It can also be used in a system to align several different channels in time. When using this technique be sure to use differential signals to the clock or errors may result.

## Example using the HADC77100:

$$
\begin{aligned}
& V_{\text {in }}=V_{\text {offset }}+A_{0} \sin w t \\
& \text { Choose } \\
& f_{\text {in }}=30 \mathrm{MHz} \\
& \text { Ao }=.75 \\
& V_{\text {offset }}=-1.25 \mathrm{~V}
\end{aligned}
$$

Note that these voltage values will work well for any ECL flash converter with an input that swings below ground.

At ECL logic threshold, $\mathrm{V}_{1}=-1.3 \mathrm{~V}$,
Measure $\mathrm{V}_{2}$ and calculate $\mathrm{T}_{2}$.
Where $T_{1}=\frac{\arcsin \left(\left(V_{1}-V_{\text {offset }}\right) / A 0\right)}{\omega}$
For $\mathrm{V}_{\mathrm{rb}}=-2.00 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{rt}}=0.0 \mathrm{~V}$,
$\mathrm{V}_{2}=2.0$ ((Code No./256)-1)
And $\mathrm{T}_{2}=1 / \mathrm{w} \arcsin \left(\left(\mathrm{V}_{2}-\mathrm{V}_{\text {offset }}\right) / \mathrm{A}_{0}\right)$
Aperture delay $=T_{2}-T_{1}$


Figure 9. Aperture Delay Measurement

## LINEARITY

Honeywell specifies both integral and differential linearities of the flash converters. Differential nonlinearity is specified from an ideal 1 LSB code width. Therefore, for a device that is specified $\pm 1 / 2$ LSB every code will have widths between $1 / 2$ LSB and 1 l/2 LSBs wide. A device specified $\pm 3 / 4$ LSB could have code widths from $1 / 4$ LSB to I $3 / 4$ LSBs wide. To have missing codes the device would need to be specified-1 LSB or greater.

Honeywell has demonstrated the capability of producing flash converters with differential linearity in excess of 9 bits without any type of trimming. The 10 -bit converter is capable of being trimmed because a 10 -bit converter has four times the number of compar-ators as an 8 -bit flash converter. An offset error of only 2 mV in any single comparator could destroy the linearity of
the converter. Trimming is in the form of four aluminum links that can be laser cut to select different resistors that will alter the comparator offsets. This method of trimming was chosen because no active or current carrying structure is altered. It is either in the circuit or it is completely deleted. This assures that there is no affect on either long-term stability, reliability, or on temperature performance.

Absolute linearity of converters can be adjusted by the use of external taps. The 10 -bit converter can be adjusted by the use of seven external taps, and for the 8 -bit converters either one or three taps are available (see Figure 7). These taps can be used to cancel the effect of the bias currents of each preamplifier (see Figure 10). If each wafer had exactly the same betas and absolute bias current, the ladder could be designed to compensate for the bias currents. This would imply that bias currents on each preamplifier could be the same, not only from device to device, but also from chip to chip. Honeywell's designs correct for these first order effects. These effects would appear as bows (see Figures 11A \& 11B) in the linearity curve caused by bias currents. Honeywell's correction works very well so that at the 8-bit level this typical center tap offset is less than a millivolt. So taps are not required to maintain 8 -bit linearity at room temperature.

External taps, for the 8 -bit converters have half or quarter scale connections and the 10 -bit converter has taps placed at eighth scale intervals to allow the user to force the ladder. Externally altering the ladder's linearity, if required, is low in cost and can also be used to change the dynamic range of the converter. Honeywell recommends the use of the PMI OP9 or OP11 quad op amps to force the ladder. These op amps have the required low offset voltage and dritt.

The dynamic range of the HADC77200 can be increased by using external ladder taps to bend the ladder and create a piecewise approximation of a curve (Figure 12). There are two primary considerations for this application. The first is to assure that the low end of the scale has no missing codes due to comparator offsets. The second consideration is to assure the maximum ladder current specification is not exceeded.

In normal applications the ladder is referenced to a -2.0 Volt full scale. This results in an LSB of 7.8 mV . Therefore a part that is $\pm 1 / 2$ LSB linear will have comparator offsets of less than half this value or 4 mV . The 100 Ohm ladder will have 20 mA through it, which is close to its maximum rated current of 25 mA .

If a device was to be screened to be $\pm 1 / 4$ LSB then a 2 mV LSB would be possible for the linearity point of view.

So lets start with a 2 mV LSB and geometrically progress, doubling the LSB weight at a quarter, half and three quarters scales, the points available on the HADC77200. This would result in $-128 \mathrm{mV},-384 \mathrm{mV}$ and -896 mV taps respectively. Full scale would be at --1.920 V . Current in the ladder can now be calculated to be $(1920-896 \mathrm{mV}) / 25$ Ohms $=41 \mathrm{~mA}$. This does exceed the maximum ladder current at 25 mA . But if the device is operated at room temperature there should be little effect on the devices life. Starting with a $39 \%$ lower LSB weight will soohe power problem but initial accuracy would not be good enough to guarantee no missing codes.

The above application has the ability to resolve 2 mV out of a possible 1960 mV or 59.8 dB of dynamic range.

If the 25 mA specification for the ladder is not to be exceeded then the weight of an LSB cannot exceed 9.8 mV . Because of comparator offsets in our process an LSB should not be less than 2 mV . A geometric progression where each LSB value changes at the quarter scale points by a factor of 1.7 times the previous LSB value could be used. The results would be within the above constraints of an LSB being between 2 mV and 9.8 mV . The taps would then be at $128 \mathrm{mV},-345.6 \mathrm{mV},-715.5 \mathrm{mV}$ and full scale would be at -1.3444 V . Dynamic range would be 56.6 dB .


Figure 10. Ladder with Pre-Amp Blas Currents

The original assumption was that parts could be screened to $\pm 1 / 4$ LSB. Now that the LSB is designed to be 2 mV and this is for the first 64 codes only, screening could be for the first 64 codes to $\pm 1 / 4$ LSB and the remaining codes to $\pm 1 / 2$ LSB. This may help yields and keep the cost of this screened device lower than screening all codes to a tightened specification.


Figure 11A. Ladder Bow 10-Bit Flash ADC


LINEARITY CURVE WITH TAPS FORCED TO WITHIN . 5 mV OF IDEAL
Figure 11B. Corrected Ladder 10-Blt Flash ADC

The coding of the flash converter is such that Vit is full scale. It may therefore be easier to start with the 2 mV step in the portion of the ladder between Vrb and Vr1. The concept is the same only the taps would be switched.

Because of their very low impedance the reference ladders of flash converters have very high bandwidths. This can be used to dynamically scale the input at very high switching speeds. There is a penalty paid in the SNR and accuracy, but this may be less than that of using a programmable gain amplifier. It is not recommended to go below 500 mV full scale range. This will give a range changing ability of 4 to 1 when a -2.0 V reference is used.

## SUMMARY OF RESULTS

| Vrt | 0.0 | 0.0 | mV |
| :--- | :--- | :--- | :--- |
| Vr3 | 128 | 128 | mV |
| Vr2 | 384 | 345.6 | mV |
| Vr1 | 896 | 715.5 | mV |
| Vrb | 1920 | 1344.4 | mV |
| LSB1 | 2.0 | 2.00 | mV |
| LSB2 | 4.0 | 3.4 | mV |
| LSB3 | 8.0 | 5.78 | mV |
| LSB4 | 16.0 | 9.83 | mV |
| Dyn Range | 59.8 | 56.6 | dB |
| Max Current | 40 | 25 | mA |
| INCREASING DYNAMIC RANGE |  |  |  |

The dynamic range of a system can be increased by stacking ADCs in groups of two or four. Prior to the HADC77100, this was a very difficult task due to two
sources of error. The first error source was the static errors of the ADCs with their linearity equal to their number of bits yields greater resolution, but there is still only the accuracy of the original converters plus other errors due to offsets and differences in gain. The accuracy of the ADCs should be at least 9 bits accurate to form a 9 -bit accurate 9 -bit system. The second error source was due to dynamic currents flowing from the input of one converter and perturbating the input of the other device(s).


Figure 13 shows an example of two 2-bit ADCs connected to form a 3-bit ADC. This example does not show the logic required to change the output code from all ones to all zeros when the overrange bit goes high. An alternative method of implementing this data conversion is to connect the overrange bit (NOTE: OVR goes True if $V_{\text {in }}$ is greater than $V_{\text {rt }}$ minus the offsets) to the MINV and LINV bits of each converter. The individual bits can then be wire ORed together and no additional logic is required. The delay of 6 ns from INV to data out must be taken into account when setting up the timing for this method. Implementing this circuit with N -bits is identical to the 3 -bit example. This stacking of ADCs has no adverse affect on the data throughput; only data output delay is affected. This method of combining ADCs does increase the input capacitance and this must be accounted for in selecting the input amplifier.

Stacking four ADCs is also possible. In this circuit, logic would have to be implemented to control the data from the overrange bits to the outputs. This circuit may have an additional clock delay to the output.

SPT can custom manufacture any of the HADC77100 family for use in stacked applications. These ADCs would then have the correct logic coding at the outputs so that additional logic and their associated delays would not be present.

## INCREASING SAMPLE RATE

The sample rate of a system can often be increased by combining two flash ADCs with their clocks connected out of phase (this is known as ping-ponging) as shown in Figure 14. This technique works especially well with the HADC77100 because of several of its performance parameters. First, the greatly reduced kick-back allows both converters to be driven from the same buffer or amplifier without one converter affecting the other. This eliminates any problems that may arise from different frequency responses of separate amplifiers. Other advantages are that the excellent linearity of the HADC77100 or HADC77200 will enable the design of a true 8 -bit system with sample rates of over 250 MHz . The data would then be available on two separate busses, a useful feature for data rates in excess of 100 MHz . By using the HADC77200 data could be easily clocked into memory or onto the data bus by using the Data Ready output.

The best advantage to using Honeywell flash converters in these applications is that they only require a single clock that has an ideal $50 \%$ duty cycle. This eases design by eliminating the need for delay lines in generating the timing signals.


Figure 14. Ping Pong 2 ADC's for $2 \times$ Sample Rate

## EB101 EVALUATION BOARD 8-BIT, 150 MSPS FLASH A/D CONVERTER

 AND 8-BIT, 165 TO 400 MWPS RASTER D/A CONVERTER WITH REFERENCE by Tom DeLurio Senior Applications Engineer
## FEATURES

- 150 MSPS MINIMUM CONVERSION RATE
- 70 MHz Full Scale input Bandwidth
- 1/2 LSB Integral Linearity (Adjustable with three reference ladder taps)
- Low Clock Duty Cycle Sensitivity (Adjustable)
- Preamp Comparator Design/Optional Input Buffer
- ECL clock produced from any signal generator
- Improved D/A Output Drive, Doubly-Terminated $50 \Omega$


## APPLICATIONS

- Evaluation of HADC77200 A/D Converter
- Evaluation of HDAC10181/51400 D/A Converters
- High Definition Video
- Digital Oscilliscopes
- Transient Capture
- Radar, EW
- Direct RF Down-conversion
- Medical Electronics: Ultrasound, CAT Instrumentation


## GENERAL DESCRIPTION

The EB101 Evaluation Board is intended to show the performance of Honeywell Inc.'s Signal Processing Technologies HADC77200A/B flash A/D converter and the HDAC10181A/B or HDAC54100 Ultra High Speed D/A converters. The board provides for either the ADC or DAC to be tested together or separately. Included on the unit are two 100K ECL multiplexers for data routing between the A/D and D/A or on and off the board as shown in the block diagram below.

The HADC77200A/B is a monolithic flash A/D converter capable of digitizing a 2 Volt analog input signal with full scale frequency components to 70 MHz into 8 -bit digital words at a minimum 150 MSPS update rate. For most applications, no external sample-and-hold is required for accurate conversion due to the device's wide bandwidth.

The HDAC51400 and HDAC10181A/B are monolithic 8bit D/A converters capable of converting data at rates of 400, 275, and 165 MWPS respectively. The parts have

## BLOCK DIAGRAM

optional video controls and can directly drive doublyterminated 50 or $75 \Omega$ loads to standard composite video levels. The DACs have an internal reference to supply themselves and the HADC77200 with a stable voltage reference and gain control for different output voltage swings.

The HCMP96870 is a high speed dual differential voltage comparator used to generate an ECL compatible clock signal from any type signal generator.

The board is in Eurocard format with a 64-pin dual height DIN connector for digital data. The analog inputs, outputs and clock input are standard $50 \Omega$ BNC connectors. Tektronix high impedance probe jacks are provided to monitor the clock lines. Standard $-5.2 \mathrm{~V},+5 \mathrm{~V}$, and $\pm 12$ to $\pm 15$ Volt power supplies are required for operation of the EB101, with nominal power dissipation of less than 11 Watts. The board comes fully assembled, calibrated and tested. An optional input buffer board is available for high performance applications and is explained in more detail on the following pages.

## GENERAL INFORMATION

The EB101 evaluation board is a fully assembled and tested circuit board designed to aid in the evaluation of Honeywell's HADC77200 8-bit AD converter, HDAC10181/54100 8-bit D/A converters and HCMP96870 dual comparator. The board contains circuitry for buffering the input signals, generating reference voltages, dividing the DAC and multiplexer clocks, routing input / output data, and generating ECL level differential clock signals from any signal generator. All digital inputs and outputs are 10 KH and 100 K ECL compatible and provisions are made for gain, offset and linearity adjustments. The board requires $-5.2,+5$ and $\pm 12$ to $\pm 15$ Volt supplies.

The EB101 evaluation board consists of seven functional sections that include an analog input buffer, A/D converter, input/output multiplexer and data latches, D/A converter, reference voltage generator, ECL clock generator, and ECL clock divider. The analog and digital grounds are separated on the board for better system grounding characteristics.

There are numerous jumper options available to switch sections in or out of the system to suit individual needs. The clock divider circuitry is on a separate board that plugs into the main board to provide divide by 2 or 4 for the multiplexer and DAC. The jumper options will be discussed in more detail in the following sections. In addition, 90 MHz low pass input and output filters are on board.

## ON BOARD ANALOG INPUT BUFFER

This section consists of a 90 MHz low pass filter, HA2539 high frequency op-amp, and a 2N5836 if transistor. The input impedance is $50 \Omega$ and the gain is set at 2 X so that a 1 Volt input can be applied. Compensation components are provided and can be adjusted for the desired frequency range needed. The compensation is factory adjusted for 50 MHz bandwidth operation. The bandwidth of the buffer amplifier can be increased by decreasing the gain to 1 X by changing the $1.5 \mathrm{k} \Omega$ feedback resistor to $750 \Omega$. The BNC connector shown in the schematics and layout near the output of the buffer can be used for monitoring the buffer output and input to the HADC77200. The BNC should be connected to a $50 \Omega$ terminated oscilliscope and will provide a 10X attenuated signal.

The positive input to the HA2539 is tied to an offset adjust to center the input signal to the HADC77200 around -1 V , which is needed if a $2 \mathrm{~V}_{\mathrm{p} \text {-p }}$ input signal is applied. The input buffer can be bypassed by removing the $6.8 \Omega$ resistor at the emitter of the $2 N 5836$ and the $450 \Omega$ resistor between the BNC connector and the HADC77200. Bypass the $450 \Omega$ resistor with a jumper wire and the HADC77200 can now be driven directly. The input impedance is $4 \mathrm{~K} \Omega$ in parallel with a 56 pF distributed capacitance.

## OPTIONAL ANALOG INPUT BUFFER BOARD EB102

An alternate and higher performance input buffer is available as an option and sold separately. The EB102 is intended for users operating at the top end of the input bandwidth range of the HADC77200. The reason for a separate board is that the amplifiers utilized are quite a bit more expensive then the "on-board" buffer. But, with the added expense, increased input bandwidth with less harmonic distortion is realized.

There are two versions of the EB102 buffer board, one with a wideband op-amp (CLC221) and one with a wideband buffer amplifier (CLC231). Both versions are identical but are jumpered to provide for the different amplifier pinouts (See Figure 1A). The CLC221 version has the advantage of being configured up to a gain of 50 as required, and has slightly better harmonic distortion specifications. The CLC231 version has the advantage of a much higher output drive current and better settling time.

The Following table shows a breakdown of some of the more important specifications:

## TABLE 1 - COMPARISON OF COMLINEAR CLC221/31 AMPLIFIERS

| SPECIFICATION | CLC221 | CLC231 |
| :---: | :---: | :---: |
| Gain Range | $\pm 1$ to 50 | $\pm 1$ to 5 |
| Output (V, mA) | $\pm 12,500$ | $\pm 11,100$ |
| Slew Rate ( $\mathrm{V} / \mu \mathrm{sec}$ ) | 6500 | 3000 |
| -3dB Bandwidth ( $\mathrm{Av}=2$ ) | 275 MHz | 165MHz |
| Settling Time (nsec, \%) | $\begin{aligned} & 15,0.1 \\ & 18,0.02 \end{aligned}$ | $\begin{aligned} & 12,0.1 \\ & 15,0.05 \end{aligned}$ |
| Harmonic(dBc) Second <br> Distortion <br> Third  | $\begin{aligned} & -58 \\ & -62 \end{aligned}$ | $\begin{aligned} & -55 \\ & -59 \end{aligned}$ |

## 100K ECL CLOCK GENERATOR

The ECL clock section consists of an HCMP96870 dual comparator, duty cycle and hysteresis adjust, F100131 triple D flip-flop and several jumper options. Any type high frequency signal generator can be connected to the BNC input to the comparators. Both inputs to the dual comparators are connected to the BNC. There are four outputs which generate differential 100K ECL clock signals. One set goes directly to the HADC77200 while the other two can go to the F100155 multiplexers and HDAC10181/51400 or to the clock divider circuitry.


The threshold input to the HCMP96870 comparators are connected together to a pot to adjust the duty cycle of the clock. The latch enable pins are also connected together to a pot to adjust hysteresis.

## 100K ECL CLOCK DIVIDER

The clock divider section is shown below in Figure 1B and consists of a triple D type flip-flop, which if jumpered as shown, will provide divided down clock outputs. The clock divider can be bypassed to provide a full frequency clock. The divider is provided to make it easier to monitor the HADC77200 output with a low frequency logic analyzer and to provide the DAC with a reduced sampling rate. When switching between divide by 2 or 4 , the unused outputs "Q" and "Q" must be terminated. The board is initially set in the divide by 4 mode. Furthermore, the jumpers on the clock lines to the multiplexer and DAC must be removed.

EB100/101
EVALUATION BOARD



FIGURE 1B-100K ECL CLOCK DIVIDER

## REFERENCE VOLTAGE GENERATOR

The reference voltage for the HADC77200 and HDAC$10181 / 51400$ is internally generated by the D/A converter voltage reference of approximately 1.2 Volts . The A/D converter's 2Volt reference, 3 volltage midtaps and ground are controlled by two PMI quad op-amps (OP11). The magnitude of each setting is further adjusted with potentiometer R25, R26, R32, R37, and R38 as shown in the detailed schematic and board layout.

## INPUT/OUTPUT REGISTER AND MULTIPLEXER

The multiplexer section consists of two F100155 which select between external 8-bit digital data from the 64-pin DIN connector or data from the output of the HADC77200. The choice is controlled by tying the SELECT pins to either an ECL high for external data or an ECL low for HADC77200 data. This data is then fed to the HDAC10181/51400 on the "Q" outputs of the F100155 and the " $\bar{Q}$ " outputs are tied to the external connector.

## AD CONVERTER SECTION

Both input pins to the HADC77200 are tied together to be either fed by the input buffer or by an external source. The MINV and LINV inputs are left open and tied internally to an ECL low. Diodes are provided to tie them high and change the output logic. The connection choices for determining the output logic are in Table 2.

## D/A CONVERTER SECTION

The D/A converter section contains jumpers to use either the HDAC10181 or HDAC51400. The primary difference in the two parts is the reference voltage connections. These differences are shown in the detailed schematic in Figure 2. All EB100 boards and jumpers will be connected for the HDAC10181A part. If an HDAC51400 is indicated when the board is ordered (See last page), the board jumpers must be configured as shownin Figure 4A and 4B by the user.

The output current magnitude for the HDAC10181/ 51400 is controlled by a potentiometer (R36) through the DAC's Iset control pin. In addition, two 90 MHz low pass filters are provided at both out- and out+ output pins as well as $50 \Omega$ terminating resistors. The terminating resistors can be changed to $75 \Omega$ if desired. Keep in mind that the transmission line must be terminated at the receiving end with the same value resistor. The video and feedthrough controls are routed to the 64-pin DIN connector and are normally disabled.

TABLE 2 - OUTPUT LOGIC CODING


TABLE 2A - POTENTIOMETER AND CAPACITOR ADJUSTMENTS
NO. $\quad$ FUNCTION

| R26 | Pot for adjusting gain to produce a 2V reference <br> voltage for the VRB pin on the HADC77200 from <br> the1.2V reference voltage supplied by the <br> HDAC10181/51400. |
| :---: | :--- |
| R25/ |  |
| 37/38 | Pots for setting the linearity adjustments at the <br> comparator reference ladder on the HADC77200. |
| R32 | Pot for setting the top point (VRT) on the reference <br> voltage ladder. Nominally set at 50mV below AGND. |
| R36 | Pot for adjusting output current drive from the <br> HDAC10181/51400 (See data sheets). <br> Vout+=25.6(digital code X Iset)/RL |
| R5 | Pot for setting the HCMP96870 comparator thresh- <br> old voltage to adjust the ECL clock duty cycle. |
| R4 | Pot for adjusting comparator hysteresis. |
| R23 | Pot for adjusting up to a 2V offset voltage at the <br> buffer output for driving the HADC77200. |
| R22 | Pot for adjusting compensation and bandwidth for <br> the buffer circuitry. This has been set for maximum <br> bandwidth by turning to the full counterclockwise <br> range. The frequency range can be decreased by <br> adjusting the potentiometer clockwise. |
| C25 | "Lead" Capacitor for changing the damping factor <br> of the input buffer, used in conjunction with Pot R22. <br> This has been set for a flat response. |

## POWER SUPPLY CONNECTIONS

Power to the EB101 is supplied through a six pin Molex type connector. The supply lines are color coded as shown in Figure1C. Connect the wire end of the power supply hamess to power supplies as shown by Figure 1 C and the silk screen near the mating connector on the PC board itself. The power harness is attached to the board with the bevelled edges and hollow connector alligned to the mating connector.

The power requirements for the EB101 at different supplies and with or without the clock divider board is shown in Table 3. When powering up the board, check to see if the current draw from each supply is equivalent to the numbers in the table. If there is a large difference, then recheck your connections. Supply protection diodes are on the board for any reverse polarity connection but over-voltage protection is not provided.

DO NOT TURN ON THE POWER UNTIL ALL LEADS ARE CONNECTED TO THE SUPPLIES AND THE HARNESS IS ON THE BOARD!!

TABLE 3 - POWER DISSIPATION

| EB100 WITH CLOCK DIVIDER, $\pm 15 \mathrm{~V}$ |  |  |  |
| :--- | :--- | :--- | :--- |
| Voltage | Current | Power |  |
| +15 V | .145 A | 2.175 W |  |
| -15 V | .148 A | 2.220 W |  |
| +5 V | .006 A | 0.030 W |  |
| -5.2 V | 1.65 A | 8.580 W |  |
|  |  | 13.005 W |  |
| EB100 W/O CLOCK DIVIDER, $\pm 12 \mathrm{~V}$ |  |  |  |
| Voltage | Current | Power |  |
| +12 V | .119 A | 1.428 W |  |
| -12 V | .123 A | 1.476 W |  |
| +5 V | .006 A | 0.030 W |  |
| -5.2 V | 1.49 A | 7.748 W |  |
|  |  | 10.682 W |  |



## ANTI-ALIASING AND CLOCK NOISE FILTERS

The input to the EB101 buffer circuitry and the differential outputs from the D/A converter are provided with high frequency noise filters. The three filters are 90 MHz low pass and are intended to be used with the full analog input frequency and full clock sampling rate of the HADC77200 AD converter. If lower frequencies are used, the filters should be changed to filter clock noise and harmonics for a particular application. Mini-Circuits

Inc. ( see below ) supplies a range of low pass filters that fit into the same position as the 90 MHz filters on the EB101 Evaluation board.

Additional filtering can be achieved by decreasing the bandwidth of the input buffer by adjusting the $500 \Omega$ potentiometer (R22 in Figure 4) clockwise. Also, adjustment of the clock duty cycle with potentiometer R5 will lower the overall noise floor by controlling the setup and hold time of the digital data for the multiplexers (F100155) and DAC (HDAC10181).

Low Pass
Typical Frequency Response


Frequency X foo


CENTER 16.75 MHz
AB $300 \mathrm{KHz} \quad$ VB 300 KHz

SPAN 30.07 MHz
*ST 50.00 msec

|  | MODEL NO. | $\begin{gathered} \text { PASSBAND, MHz } \\ \text { (loss < 1dB) } \\ \text { Min. } \end{gathered}$ | $\mathrm{f} \mathrm{Co}, \mathrm{MHz}$ <br> (loss 3dB) <br> Nom. | STOP BAND, MHz (loss > 20dB) (loss >40dB) |  |  | VSWR, <br> Passband Stopband |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Max. | Max. | Min. | Typ. | Typ. |
| $\begin{array}{r} \text { PLP } \\ \text { case A01 } \end{array}$ | PLP-10.7 | DC-11 | 14 | 19 | 24 | 200 | 1.7 | 1.7 |
|  | PLP-50 | DC-48 | 55 | 70 | 90 | 200 | 1.7 | 17 |
|  | PLP-70 | DC-60 | 67 | 90 | 117 | 300 | 1.7 | 17 |
|  | PLP-100 | DC-98 | 108 | 146 | 189 | 400 | 1.7 | 17 |


| Case no. | A | B | C | D | E | F | G | H | J | K |
| :--- | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: |
| A01 | .770 | .800 | .385 | .400 | .370 | .400 | .200 | .20 | .14 | .031 |
|  | 19.56 | 20.32 | 9.78 | 10.16 | 9.40 | 10.16 | 5.08 | 5.08 | 3.56 | .79 |



NOTE: BLACK BEAD INDICATES
PIN 1. PIN NUMBERS DO NOT
APPEAR ON UNIT. FOR REFERENCE ONLY.

## PIN CONNECTIONS

SEE CASE STYLE OUTLINE DRAWING

| SERIES | IN | OUT | GROUND |
| :--- | :---: | :---: | :---: |
| PLP | 1 | 8 | $2,3,4,5,6,7$ |




FIGURE 3 CONTINUED 10181/51400 TIMING DIAGRAM

CLOCK JUMPERS



FIGURE AA - MAIN BOARD LAYOUT AND COMPONENT POSITION (Not To Scale)


FIGURE 4B - JUMPER POSITION AND CONNECTIONS FOR EITHER THE HDAC10181AB OR HDAC51400
(Not To Scale)


3.000


FIGURE 5 - CLOCK DIVIDER BOARD LAYOUT AND COMPONENT POSITION (Not To Scale)

| PARTS LIST |  |  |  |
| :---: | :---: | :---: | :---: |
| No. | DESCRIPTION | QTY. | MANUFACTURER / PART NO. |
| 1 | FERRITE BEAD | 11 | FAIR-RITE CORP-2743001111 |
| 2 | DIODE | 4 | 1 N4001 |
| 3 | DIODE | 3 | 1 N 914 |
| 4 | TRANSISTOR | 1 | MOTOROLA-2N5636 |
| 5 | I.C. | 1 | HONEYWELL-HDAC10181A/B OR HDAC51400 |
| 6 | I.C. | 1 | HONEYWELL-HCMP96870 |
| 7 | I.c. | 2 | FAIRCHILD-F100155 |
| 8 | I.C. | 2 | PMI-OP-11 |
| 9 | I.C. | 1 | HONEYWELL-HADC77200AB |
| 10 | I.C. | 1 | HARRIS-HA2539 |
| 11 | FILTER | 3 | MINI-CIRCUITS-PLP-100 |
| 12 | RESISTOR | 1 | 240 ${ }^{\text {, 2w }}$ |
| 13 | RESISTOR | 1 | $56 \Omega, 1 / 2 \mathrm{w}$ |
| 14 | RESISTOR | 1 | 6.8R, 1/8w |
| 15 | RESISTOR | 11 | 10Kת, 1/8w |
| 16 | SIP RESISTOR PACK | 5 | 220/330 |
| 17 | RESISTOR | 4 | 2208, 1/8w |
| ${ }^{18}$ | RESISTOR | 4 | 330 , 1/8w |
| 19 | RESISTOR | 2 | 750 ${ }^{\text {, 1/8w }}$ |
| 20 | RESISTOR | 3 | 508, 1/8w |
| 21 | RESISTOR | 3 | 470 , 1/8w |
| 22 | RESISTOR | 1 | 10ת, 1/8w |
| 23 | RESISTOR | 1 | 15.1 $\Omega$, 1/8w |
| 24 | RESISTOR | 1 | 5k $\Omega$, 1/8w |
| 25 | RESISTOR | 1 | $1.5 \mathrm{~K} \Omega, 1 / 8 \mathrm{w}$ |
| 26 | POTENTIOMETER | 2 | BOURNS-1K 4290W-1k $\Omega$ |
| 27 | POTENTIOMETER | 8 | BOURNS-10KR, 3329-H-103 |
| 28 | CONNECTOR, DIN | 1 | BELL IND.-905-72184C |
| 29 | CONNECTOR | 1 | MOLEX-09-18-5069 |
| 30 | CAPACITOR, CHIP | 16 | JOHANSON-47pf 500R15N470JP4 |
| 31 | CAPACITOR | 10 | SPRAGUE-1uf TANT, 35V |
| 32 | CAPACITOR | 29 | SPC TECHNOLOGY-0.1 1 f |
| 33 | CAPACITOR, ADJ | 1 | JOHANSON-47PF-9621 |
| 34 | CONNECTOR, BNC | 5 | TRUMPETER-CBJ20, $50 \Omega$ |
| 35 | TESTPOINTS | 2 | TEKTRONIX 131-2766-01, 136-0352-02 |
| 36 | PIN RECEPTACLE | 42 | MILL MAX-0552-1-15-15-11-27-10-0 |
| 37 | PINSOCKET | 9 | SAMTEC-SL-132-G-12 |
| 38 | SOCKET, 24PIN | 1 | SAMTEC-ICO-624-NGT |
| 39 | PRINTED CIRCUIT BOARD | 1 | HONEYWELL-EB101 |
| 40 | TEST POINTS | 2 | COMPONENTS CORP. TP-102 |
| 41 | CAPACITOR | 2 | Q-PAK Q302 |
| 42 | JUMPER PINS | 18 | SAMTEC |

EB101 CLOCK DIVIDER BOARD

| NO. | DESCRIPTION | QTY. | MANUFACTURER / PART NO. |
| :--- | :--- | :---: | :--- |
|  |  |  |  |
| 43 | F100131 | 1 | FAIRCHILD TRIPLE D-TYPE FLIP-FLOP |
| 44 | CAPACITOR | 2 | $.1 \mu \mathrm{~F}$ |
| 45 | TESTPOINTS | 2 | TEKTRONIX 131-2766-01, 136-0352-02 |
| 46 | RESISTOR | 6 | $1 \mathrm{~K} \Omega, 1 / 8 w 5 \%$ |
| 47 | RESISTOR | 4 | $220 \Omega, 1 / 8 w 5 \%$ |
| 48 | RESISTOR | 4 | $330 \Omega, 1 / 8 w 5 \%$ |
| 49 | CAPACITOR | 1 | JOHANSON-47pF CHIP |
| 50 | TESTPOINTS | 2 | COMPONENTS CORP.-TP-102 |


| PARTS LIST |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| No. | REF. DESIG. | QTY. | DESCRIPTION | MANUFACTURER / PART NO. |
| 1 | C1, 3, 5, 8, 12, 13, 15 | 7 | CAPACITOR, $14 \mathrm{f}-50 \mathrm{~V}$ | AVX/SR205E104MAA |
| 2 | C2, 4, 7, 14 | 4 | CAPACITOR, 47pf - CHIP | JOHANSON/500R15N470.JP4 |
| 3 | C10, 11, (NOTE 3) | 2 | CAPACITOR, SEALTRIM 5-20pi | JOHANSON /9629 |
| 4 | CR1, 2 | 2 | DIODE, 1N4001 |  |
| 5 | E1, 2 | 2 | JUMPER PINS (HEADER STRIP) | CYPRESS/TSW-1-36-07-T-S |
| 6 | FL1 | 1 | FILTER, 90MHz LOWPASS | MINICIRCUITS/PLP-100 |
| 7 | J1, 2 (NOTE4) | 2 | RECEPTACLE, BNC | TRUMPETER/CBJ20 |
| 8 | L1, 2 | 2 | RF BEAD | FAIR-RITE/2743001111/2 |
| 9 | P1 | 1 | PLUG | MOLEX / 09-18-5031 |
| 10 | R1, 2 | 2 | RESISTOR, 10 KOHM | HAMILTON/AVNET/CF1/8-10K-5\%-T/R |
| 11 | R4, 12 | 2 | RESISTOR, 33 OHM | HAMILTON/AVNET/CF1/8-33-5\%-T/R |
| 12 | R5 | 1 | RESISTOR, 25 KOHM | HAMILTON / AVNET/CF1/8-25K-5\%-T/R |
| 13 | R7 (NOTE 1) | 1 | RESISTOR, 1.5KOHM | HAMILTON / AVNET / CF1/8-1.5K-5\%-T/R |
| 14 | R7, 8 (NOTE2) | 2 | RESISTOR, 250 OHM | HAMILTON / AVNET / CF1/8-250-5\%-T/R |
| 15 | R9 | 1 | RESISTOR, 150 OHM | HAMILTON / AVNET/ CF1/8-150-5\%-T/R |
| 16 | R10 | 1 | RESISTOR, 51 OHM | HAMLLTON / AVNET/ CF1/8-51-5\%-T/R |
| 17 | R3 | 1 | POTENTIOMETER, 10K OHM | BOURNS / 3339-1-103 |
| 18 | R6, 11 | 2 | POTENTIOMETER, 1M OHM | BOURNS /3339-1-106 |
| 19 | C6, 9 | 2 | CAPACITOR, $1 \mu \mathrm{f}$ TANT, 35V | SPRAGUE/196 DIO5X9035HAI |
| 20 | U1 (NOTE 1) | 1 | I.C., OP-AMP | COMLINEAR / CLC221A1 |
| 21 | U1 (NOTE 2) | 1 | I.C., BUFF-AMP | COMLINEAR/CLC231A1 |
| 22 | PCB1 | 1 | PRINTED CIRCUIT BOARD | HONEYWELL/EB102 REV. B |

NOTES:

1) USE ITEM NO. 13 WITH ITEM NO. 20 AND JUMPER E1, 2.
2) USE ITEM NO. 14 WITH ITEM NO. 21.
3) USE C10 WITH ITEM NO. 21 ONLY.
4) J2 IS MOUNTED ON THE BACKSIDE OF PCB1.


FIGURE 6 - EB102 BUFFER BOARD LAYOUT AND COMPONENT POSITION (Not To Scale)

## SET-UP PROCEDURE FOR THE EB101 DEMONSTRATION BOARD

The following setup procedure is completed at Honeywell before the EB101 board is shipped to the customer. It is not necessary for the user to perform this exercise, but it is included for informational purposes.

The EB101 demonstration board is accompanied with a literature package containing the "AN102 APPLICATION NOTE" , the "HADC77200", "HDAC51400", "HDAC10181", and "HCMP96870" data sheets, and an applications department business card. Also, a power harness, and a capacitor alignment tool are included. If there are any questions, please call the applications engineer on the card.

## STEP 1

Connect the wire end of the power supply harness to power supplies as shown in Figure 1C. The power harness should be connected to the board with the bevelled edges and hollow connector alligned for correct operation.

DO NOT TURN ON THE POWER UNTIL ALL LEADS ARE CONNECTED TO THE SUPPLIES AND THE HARNESS IS ON THE BOARD!!

Table 3 (page 6) shows the power requirements for the EB101. Use the current gauges on the power supply or a DMM in line with the power lines and set on current (I). these current values will vary somewhat until all the potentiometers are adjusted. When powering up the board, check to see if the current draw from each supply is equivalent to the numbers in the table. If there is a large difference, then recheck your connections. Supply protection diodes are on the board for any reverse polarity connection, but over-voltage protection is not provided.

## STEP 2

Refer to Figure 2 and 4 on the previous pages. Place a DMM probe (set to voltage selection) on the black jumpers at the input to the HADC77200 (E14). This should read -1 V and is adjusted by turning potentiometer R23 (See Table 2A).

STEP 3
Again, refer to Figures 2 and 4 on the previous pages and Table 5 on this page. Place a DMM probe (set to voltage selection) on pin 3 of the OP11-A and read approximately -1.2 V . If it does not, then check to see if the black jumpers for the HDAC10181/51400 are set up

TABLE 5 - EQUIPMENT LIST
2- SIGNAL GENERATORS CAPABLE OF PRODUCING 1MHZ AND 20MHZ SINEWAVES AT UP TO $1 \mathrm{Vp}-\mathrm{p}$ OUTPUT LEVELS INTO 50』. H.P.8656A OR EQUIVALENT.

1 - OSCILLISCOPE, EITHER H.P. DIGITIZING OSCILLISCOPE MODEL 54100D OR EQUIVALENT OR TEKTRONIX MODEL 2465.

1- DIGITAL MULTIMETER(DMM), KEITHLEY 197 OR EQUIVALENT.
4- POWER SUPPLIES CAPABLE OF PRODUCING THE POWER LISTED IN TABLE 1. 2 LAMBDA LPT-7202-FM OR EQUIVALENT.

5- 50 2 COAX CABLES (RG58) WITH BNC TYPE CONNECTORS.
1- HIGH IMPEDANCE PROBE (1M $\Omega$ ) - TEKTRONIX OR H.P.
for the right part (see Figure 4B). Next set the probe on pin 1 of the OP11-A. This should read $-2 V$ and is adjusted by turning potentiometer R26. Now set the probe on pin 7 of the OP11-A. This should read -2V and is adjusted by turning potentiometer R26. Now set the prove on pin 7 of the OP11-A. This should read approximately -1.5 V and is adjusted by potentiometer R25. Pin 8 of the OP11-A should read -1.0 V and is adjusted by potentiometer R37. On the other amplifier, OP11-B, potentiometer R38 controls the output from pin 1 and should read -0.5 V . Finally, R32 sets up the output from pin 14 on OP11-B and can be set between GROUND and -50 mV .

## STEP 4

Refer to Figures 2 and 4. Attach a $50 \Omega$ BNC cable to the "CLK IN" BNC connector. Attach the other end to a sinewave or signal generator set at 20 MHz frequency and $1 \mathrm{Vp}-\mathrm{p}$ amplitude (if $1 \mathrm{Vp}-\mathrm{p}$ is not available, amplitudes down to 100 mVp -p are acceptable). Put a Tektronix or H.P. high impedance probe in one or both of the probe jacks immediately below the HCMP96870 comparator. Adjust potentiometer R5 to achieve a $50 \%$
duty cycle square wave (both "high" and "low" states are the same length). Adjust potentiometer R4 if no waveform is present and/or to get rid of any jitter in the square wave (this is a hysteresis adjustment). The square wave amplitude should be approximately 900 mVp -p and look like Figure 7 below.

## STEP 5

Refer to Figure 2 and 4. Attach a $50 \Omega$ coax cable to the BNC connector marked "BUFFER $\mathbb{I N}^{\text {". Use a second }}$ sinewave or signal generator set at 1 MHz frequency and 1Vp-p amplitude (See Figure 8). Attach another cable to the BNC connector "ADD IN / BUFFER OUT" and to an oscilliscope set at $50 \Omega$ input impedance. A 200 mVp -p amplitude signal swinging around -100 mVdc should apear at a 1 MHz frequency (See Figure 9). If oscillation is evident (erratic signal amplitude or wrong frequency), potentiometer R22 and capacitor C25 must be adjusted. Adjust potentiometer R22 to the full counterclockwise range. Now adjust capacitor C25 to stop the oscillation. See Figures 10, 11 and 12.

|  |  |  |  |  | + |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| , |  |  | i |  | + |  |  | ${ }^{\circ}$ |  |  |
| 1 |  |  |  | . | - |  |  |  |  |  |
|  | - - - |  |  | --- | - - |  |  |  |  | - |
| 1 |  | - |  | . | $\stackrel{+}{\square}$ | . | $\cdots$ |  |  |  |
| 1 | 2 |  |  |  | نـســــــ |  |  | نسmennem |  |  |
| , |  |  |  |  |  |  |  |  |  |  |
| $1$ |  |  |  |  |  |  |  |  |  |  |
| -100.000 n | nsec |  |  |  | 0.0000 | 00 sec |  |  |  | 00.000 nsec |
| Ch. 2 | - | 200.0 | mvo | its / div |  |  |  | Offset |  | 1.330 volts |
| Timebase | = | 20.0 n | nsec/ | /div |  |  |  | Delay | 0 | 0.00000 sec |
| Ch. 2 Param | meters |  |  |  |  |  |  | P-P Volts | $=9$ | 968.7 mvolts |
| Rise Time | $=$ | 1.670 | nsec |  |  |  |  | Fall Time |  | 2.910 nsec |
| Freq. | $=2$ | 20.15 | 32 M |  |  |  |  | Period |  | 49.620 nsec |
| + Width | = 2 | 24.940 | 0 nse |  |  |  |  | - Width |  | 24.680 nsec |
| Overshoot | $=6$ | 6.249 | mvolt |  |  |  |  | Preshoot |  | 43.75 mvolts |

Trigger mode: Edge
On Pos. Edge on Chan2
Trigger Levels

| Chan2 | $=-1.180$ volts |
| :--- | :--- |
| Holdoff | $=70.000$ nsecs |

FIGURE 7 - CLOCK OUTPUT AT THE TEKTRONIX PROBE JACKS

FIGURE 8 - INPUT SIGNAL TO THE BOARD ( $50 \Omega$ INPUT IMPEDANCE)

FIGURE 9 - OUTPUT SIGNAL FROM THE "BUFFER OUT" BNC CONNECTOR (50 $\Omega$ IMPEDANCE)

-1.00000 usec
Ch. $1=200.0$ mvolts / div
Timebase $=200 \mathrm{nsec} /$ div
Ch. 1 Parameters
Rise Time $=289.640 \mathrm{nsec}$
Freq. $=1.00014 \mathrm{MHz}$

+ Width $=497.520 \mathrm{nsec}$
Overshoot $=6.249$ mvolts
0.00000 sec

Offset
1.00000 usec

Delay
P-P Volts $\quad 1.002$ sec
Fall Time $=289.320 \mathrm{nsec}$
Period $=999.860 \mathrm{nsec}$

- Width $=502.340 \mathrm{nsec}$

Preshoot $=6.249$ mvolts
Trigger mode: Edge
On Pos. Edge on Chan1
Trigger Levels
$\begin{array}{ll}\text { Chan1 } & =0.000 \text { volts } \\ \text { Holdoff } & =70.000 \text { nsec }\end{array}$

-1.00000 usec
Ch. $1=50.00$ mvolts $/$ div
Timebase $=200 \mathrm{nsec} / \mathrm{div}$
Ch. 1 Parameters
Rise Time $=294.080 \mathrm{nsec}$
Freq. $=997.904 \mathrm{KHz}$

+ Width $=499.810 \mathrm{nsec}$
Overshoot = 1.562 mvolts
Trigger mode: Edge
On Pos. Edge on Chan1
Trigger Levels
Chan1 $=-100.0$ mvolts

FIGURE 10 OSCILLATIONS ARE APPARENT AND ADJUSTMENT IS NECESSARY

FIGURE 11 - THE OSCILLATIONS ARE DECREASING AND THE BOTTOM WAVEFORM IS STARTING TO APPROACH THE SAME SHAPE AS THE TOP WAVEFORM


Trigger mode: Edge
On Pos. Edge on Chan1
Trigger Levels
Chan1 $=0.000$ volts
Holdoff $=70.000$ nsecs

Ch. $1=200.0$ mvolts $/$ div
Ch. 2
$=40.00$ mvolts / div
Timebase
= $500 \mathrm{nsec} / \mathrm{div}$

Offset
Offset
Delay

Trigger mode: Edge
On Pos. Edge on Chan 1
Trigger Levels
Chan1 $=0.000$ volts
Holdoff $=70.000$ nsecs

FIGURE12 -
OSCILLATION HAS STOPPED AND THE BOTTOM WAVE-FORM IS the same shape as THE TOP WAVEFORM BUT IS INVERTED

FIGURE 13 - OUTPUT WAVEFORMS FROM "OUT-" AND "OUT+" WITHOUT THE CLOCK DIVIDER BOARD INSERTED AND THE CLOCK JUMPERS CONNECTED AS SHOWN IN THE TOP OF FIGURE 4


| Offset | $=0.000$ volts |
| :--- | :--- |
| Offset | $=-102.0 \mathrm{mvolts}$ |
| Delay | $=0.00000 \mathrm{sec}$ |
| P-P Volts | $=665.6 \mathrm{mvolts}$ |
| Fall Time | $=291.830 \mathrm{nsec}$ |
| Period | $=1.00001$ usec |
| - Width | $=499.830 \mathrm{nsec}$ |
| Preshoot | $=0.000$ volts |

Preshoot $=0.000$ volts

0.00000 sec
-1.00000 usec
Ch. $1=400.0$ mvolts $/$ div
Ch. $2=400.0$ mvolts $/$ div
Timebase $=200 \mathrm{nsec} / \mathrm{div}$
Ch. 1 Parameters
Rise Time $=290.470 \mathrm{nsec}$
Freq. $=1.00264 \mathrm{MHz}$

+ Width $=499.250 \mathrm{nsec}$
Overshoot $=6.249$ mvolts

Trigger mode: Edge
On Neg. Edge on Chan1
Trigger Levels

| Chan1 | $=-964.0$ mvolts |
| :--- | :--- |
| Holdoff | $=70.000$ nsecs |

1.00000 usec

| Offset | $=-964.0$ mvolts |
| :--- | :--- |
| Offset | $=-544.0$ mvolts |
| Delay | $=0.00000 \mathrm{sec}$ |
| P-P Volts | $=912.5$ mvolts |
| Fall Time | $=297.770 \mathrm{nsec}$ |
| Period | $=997.370 \mathrm{nsec}$ |
| -Width | $=498.120 \mathrm{nsec}$ |
| Preshoot | $=6.249$ mvolts |

## STEP 6

This measurement is done without the clock divider board connected and clock jumpers inserted as shown in the top of Figure 4. Again referring to Figures 2 an 4, attach a $50 \Omega$ coax cable to the BNC connector marked "OUT-" and another cable to "OUT+". Attach the other end to an oscilliscope set to $50 \Omega$ input impedance. The outputs should be the opposite of each other and at approximately a 900 mV amplitude. Adjust potentiometer

R36 to achieve this level. Do not adjust too far or the signal will start deteriorating. See Figure 13. After completing step 6, remove one end of each "clock jumper" wire and leave the other end soldered to the board.

## STEP 7

Insert the clock divider board and connect the shorting jumpers to the posts in the +2 configuration and compare to the waveform in Figure 14.

FIGURE 14 - "OUT-" AND "OUT+" WITH THE CLOCK DIVIDER BOARD INSERTED AND SET AT +2 MODE


Trigger mode: Edge
On Neg. Edge on Chan1
Trigger Levels
Chan1 $=-936.0$ mvolts
Holdoff $=70.000$ nsecs

## STEP 8

Insert the clock divider board and connect the shorting jumpers to the posts in the +4 configuration and compare to the waveform in Figure 15.

FIGURE 15 - "OUT-" AND "OUT+" WITH +4 CLOCK DIVIDER MODE


Trigger mode: Edge
On Neg. Edge on Chan 1
Trigger Levels
Chan1 $=-944.0$ mvolts
Holdoff $=70.000$ nsecs

PIN FUNCTIONS HADC77200
NAME FUNCTION
DRINV Data Ready Inverse
LINV D0 through D6 Output Inversion Control Pin

AVEE Negative Analog Supply Nominally -5.2V
DVEE Digital Analog Supply Nominally -5.2V
DGND1 Digital Ground 1
DGND2 Digital Ground 2
DREAD Data Ready Output
DO Digital Data Output Pin 1 (LSB)
D1-D6 Digital Data Output Pin 2 Through 6
D7 Digital Data Output Pin 7 (MSB)
D8 Overrange Output
MINV D7 Output Inversion Control Pin
$\overline{C L K} \quad$ Inverse ECL Clock Input Pin
CLK ECL Clock Input Pin
VRBS Reference Voltage Bottom, Sense Nominally -2.0 V

VRBF Reference Voltage Bottom, Force Nominally -2.0V

VR1 Reference Voltage Tap 1
AGND1 Analog Ground 1
VIN Analog Input, can be connected to the input signal or used as a Sense

AGND2 Analog Ground 2
VR2 Reference Voltage Tap 2
VIN Analog Input, can be connected to the input signal or used as a Sense

VR3 Reference Voltage Tap 3
VRTS Reference Voltage Top, Sense Nominally OV

VRTF Reference Voltage Top, Force Nominally OV

FIGURE 8B
PIN ASSIGNMENTS HCMP96870

PIN FUNCTIONS HCMP96870


16 LEAD CERAMIC

| NAME | FUNCTION |
| :---: | :---: |
| $\bar{Q}_{A}$ | Output A |
| $Q_{\text {A }}$ | Inverted Output A |
| $\mathrm{GND}_{\mathrm{A}}$ | Ground A |
| $\underline{L E}{ }_{\text {A }}$ | Latch Enable A |
| $L_{\text {L }}{ }_{\text {a }}$ | Inverted Latch Enable A |
| $\mathrm{V}_{\text {EE }}$ | Negative Supply Voltage |
| $-\mathbb{N}_{A}$ | Inverting Input A |
| $+\mathrm{N}_{\mathrm{A}}$ | Non-Inverting Input A |
| $+\mathbb{N}_{\mathrm{B}}$ | Non-Inverting Input B |
| - $\mathrm{IN}_{\mathrm{B}}$ | Inverting Input B |
| $V_{C C}$ | Positive Supply Voltage |
| $L_{\text {L }}{ }_{\text {B }}$ | Inverted Latch Enable B |
| $\overline{L E}_{B}$ | Latch Enable B |
| $\mathrm{GND}_{\mathrm{B}}$ | Ground B |
| $\bar{Q}_{B}$ | Inverted Output B |
| $\mathrm{Q}_{\mathrm{B}}$ | Output B |



PIN ASSIGNMENTS
COMLINEAR CLC221


PIN ASSIGNMENTS HDAC10181


24 LEAD DIP

PIN ASSIGNMENTS HDAC51400


PIN FUNCTIONS HDAC10181

| NAME | FUNCTION |
| :--- | :--- |
| D3 | Data Bit 3 |
| D2 | Data Bit 2 |
| D1 | Data Bit 1 |
| D0 | Data Bit 0 (LSB) |
| VEED | Digital Negative Supply |
| CONV | Convert Clock Input |
| CONV | Convert Clock Input Complement |
| FT | Register Feedthrough Control |
| VCCD | Digital Positive Supply |
| FH | Data Force High Control |
| BLANK | Video Blank Input |
| BRT | Video Bright Input |
| SYNC | Video SYNC Input |
| REF-OUT | Reference Output |
| ISET | Reference Current + Input |
| COMP | Compensation Input |
| VCCA | Analog Positive Supply |
| OUT- | Output Current Negative |
| OUT+ | Output Current Positive |
| VEEA | Analog Negative Supply |
| D7 | Data Bit 7 (MSB) |
| D6 | Data Bit 6 |
| D5 | Data Bit 5 |
| D4 | Data Bit 4 |

PIN FUNCTIONS HDAC51400

| NAME | FUNCTION |
| :--- | :--- |
|  |  |
| D3 | Data Bit 3 |
| D2 | Data Bit 2 |
| D1 | Data Bit 1 |
| D0 | Data Bit 0 (LSB) |
| VEED | Digital Negative Supply |
| CONV | Convert Clock Input |
| CONV | Convert Clock Input Complement |
| FT | Register Feedthrough Control |
| VCCD | Digital Positive Supply |
| FH | Data Force High Control |
| BLANK | Video Blank Input |
| BRT | Video Bright Input |
| SYNC | Video SYNC input |
| REF-OUT | Reference Output |
| REF-IN | Reference Input |
| ISET | Reference Current |
| VCCA | Analog Positive Supply |
| OUT- | Output Current Negative |
| OUT+ | Output Current Positive |
| VEEA | Analog Negative Supply |
| D7 | Data Bit 7 (MSB) |
| D6 | Data Bit 6 |
| D5 | Data Bit 5 |
| D4 | Data Bit 4 |

# SIGNAL <br> PROCESSING <br> TECHNOLOGIES 

# EB103 EVALUATION BOARD APPLICATION NOTE FOR TWO PINGPONGED 8-BIT FLASH A/D CONVERTERS tom DeLurio, Senior Applications Engineer 

## FEATURES

- 400 MSPS NOMINAL CONVERSION RATE
- 100 to 150 MHz Full Scale input Bandwidth
- 1/2 LSB Integral Linearity (Adjustable with three reference ladder taps)
- Preamp Comparator Design/Optional Input Buffer
- ECL Timing skew clock generator
- Improved D/A Output Drive, Doubly-Terminated $50 \Omega$


## APPLICATIONS

- Evaluation of HADC77200/300 A/D Converters
- Evaluation of HDAC51400 D/A Converter
- Digital Oscilliscopes
- Transient Capture
- Radar, EW
- Direct RF Down-conversion
- Medical Electronics: Ultrasound, CAT Instrumentation


## GENERAL DESCRIPTION

The EB103 evaluation board is intended to show the performance of the HADC77200 or flash A/D converters in a ping-ponged mode, and the HDAC51400 Ultra High Speed D/A converter for reconstruction. Included on the unit are two 100 K ECL multiplexers for the combining the ping-ponged A/D converters' 16 bits of output data in to 8 bits at twice the speed. The high speed data is routed between the A/D and D/A, and also off the board as full speed or as divided down data (external clock) for slower speed FFT measurements. This is shown in the block diagram below.

The HADC77200 is a monolithic, 8-bit flash A/D converter capable of digitizing a 2 Volt analog input signal with full scale frequency components to 100 MHz at a 150 MSPS update rate. For most applications, no external sample-and-hold is required for accurate conversion due to the device's wide bandwidth.

The HDAC51400 is a monolithic 8-bit D/A converter capable of converting data at rates of 400 MWPS. The part has optional video controls and can directly drive doubly-terminated 50 or $75 \Omega$ loads to standard composite video levels. The DAC has an internal reference to supply itself and the two HADC77200 with a stable voltage reference. It also has gain control to provide different output voltage swings so it can be used as a standard voltage output DAC.

The HCMP96870A is a dual high speed differential voltage comparator used to generate an adjustable ECL compatible clock signal for timing skew between the two A/D converters and D/A converter.

## BLOCK DIAGRAM



## GENERAL INFORMATION

The EB103 board is a four layer board that is manufactured for true microstrip performance. The two center copper planes are welded together to form a large ground plane. The plane is broken into digital and analog grounds to provide separate grounding for digital and analog components to achieve low noise operation. The analog inputs, outputs and clock inputs are connected with standard $50 \Omega$ BNC connectors. All interconnects achieve 50 line impedance with 50 thevenin equivalent terminations at the end of the ECL lines. Tektronix high impedance probe jacks are provided to monitor the clock lines and LSBs. Standard $-5.2 \mathrm{~V},+5 \mathrm{~V}$, and 12 to 15 Volt power supplies are required for operation of the EB103, with nominal power dissipation of less than 30 Watts. The board comes fully assembled, calibrated and tested. An optional input buffer and linearity TAP amplifiers are on board for high performance applications.

The EB103 evaluation board is a fully assembled and tested circuit board designed to aid in the evaluation of Honeywell's HADC77200/300 8-bit Flash AD converters, HDAC54100 8-bit Ultra High Speed D/A converter, and the HCMP96870/A dual Voltage comparator. The board contains circuitry for buffering the input signals, generating reference voltages, adjusting and dividing the A/D data and clock, and generating delays for ECL level differential clock signals. All digital inputs and outputs are 10 KH and 100 K ECL compatible and provisions are made for gain, offset and linearity adjustments.

There are jumper options available to adjust clock delay between the A/D and DAC as well as Potentiometers to adjust the comparator thresholds for optimum time skew performance. The external clock option provides the ability to run the output data from the F100151 flip-flops at a slower speed for connection to a logic analyzer for digital performance tests such as FFT and Histogram, etc. (see HADC77200/300 data sheet). In addition, 100 MHz or 200 MHz low pass input and output filters are on board for anti-aliasing and clock noise frequency rejection.

## ANALOG INPUT BUFFER

The analog input buffer is shown in Figure 1. This section consists of a low pass filter, and the CLC231 highfrequency buffer-amplifier (Table 1). The input impedance is $50 \Omega$ and the gain is set at 2 X so that a 1 Volt $_{p-p}$ analog input can be applied for best operation. Compensation components are provided and can be adjusted for the desired gain/phase response required. The compensation is factory adjusted for 50 MHz bandwidth operation. The gain of the buffer amplifier can be decreased by removing the $250 \Omega$ resistor that is connected to ground on the inverting input to achieve a voltage follower. This change will increase the
available bandwidth of the amplifier. The BNC connector shown in the schematics near the output of the buffer can be used for monitoring the buffer output and input to the HADC77200/300. The BNC should be connected to a $50 \Omega$ terminated oscilliscope and will provide a 10X attenuated signal.

The input buffer can be bypassed by removing the 6.8 resistor at the output of the CLC231 and the 470 resistor between the BNC connector and the HADC77200/300. Bypass the 470 resistor with a jumper wire and the HADC77200/300 can now be driven directly. The input impedance to the two converters is 2 K in parallel with a 120 pF distributed capacitance.

The negative input to the CLC231 is tied to an offset adjust to center the input signal to the HADC77200 around-1V, which is needed if a $2 \mathrm{~V}_{p \text { in }}$ input signal is applied. Futher fine adjustment is provided by the two offset adust pins on the CLC231.

## TABLE 1-COMLINEAR CLC231 BUFFER AMPLIFIER

| SPECIFICATION | CLC231 |
| :--- | :--- |
| Gain Range | $\pm 1$ to 5 |
| Output (V, mA) | 11,100 |
| Slew Rate (V/ sec) | 3000 |
| -3dB Bandwidth (Av=2) | 165 MHz |
| Settling Time (nsec, \%) | $12,0.1$ <br> $15,0.05$ <br> Harmonic(dBc) <br> Distortion$\quad$Second <br> Third |

## 100K ECL CLOCK GENERATOR

In order to ping-pong very fast A/D converters, timing between the two devices is critical since each part contributes data every other clock pulse. Therefore clock generation is somewhat complicated (See Figure 2). Furthermore, a timing delay section and skew is necessary between the A/D and DAC.

The ECL clock section consists of two HCMP96870/A dual comparators with duty cycle and hysteresis adjust
potentiometers. Also used are F100151 Hex D flip-flops, F100121 9-bit buffers, F100114 Quint Line Receivers, two low pass filters, and several jumper options for time delay.

Any type high frequency signal generator with differential ECL level outputs can be connected to the two clock BNC connectors at the inputs of the F100114 line receiver. For single-ended operation, there is a Vbb generator available on pin 19 which can be connected to one input of the line receiver. At least 150 mV of swing must be available to achieve full output swings from the receivers in the singleended mode.

Starting with the clock generation function for the HDAC51400 DAC and F100151 output data latches, the inverting output of one of the F100114 receivers is connected to another receiver in the same package. This is for an inversion and delay before going on to the time delay section consisting of several of the buffers in the F100121. The delay is set up to make up for time latency between the A/D converter, multiplexers and DAC. Several options are available by making a connection on the lines between the buffer outputs and PLP450 low pass filter. The filter is used to smooth out the 100 K ECL output from the buffers to be used for time skew and duty cycle changes at the input to the "\#1" HCMP96870A dual comparators. The time skew and duty cycle change is performed by adjusting potentiometer R2 to change the threshold of the comparator so that the devices' outputs activate at different times. The threshold inputs to the HCMP96870A comparators are connected together to a pot to also adjust the duty cycle of the clock. The latch enable pins are also connected together to a pot to adjust comparator hysteresis.

Two of the outputs of the \#1 comparators are connected to the HDAC51400 clock inputs and one inverting output is connected to the F100151 output data registers that are routed to the ribbon cable connectors. The noninverting output from the comparator is fed to the F100114 receivers to obtain a differential ECL clock for the ribbon cable output. Optional external clock inputs to the HDAC51400 and F100151 are available to clock and aquire data at a slower speed. Probe test points are provided to monitor the clock lines.

The clock generation section for the two HADC77200/300s is next. The noninverting output of the first F100114 receivers is connected to the clock input of a F100151 flip-flop to divide the high speed clock in half for the A/D converters. The output is then smoothed by a 200 MHz low pass filter for timing skew adjustments as before, and it is connected to the two noninverting inputs of "\#2" HCMP96870A. The two comparators are configured the same way as before with hysteresis and threshold adjust. One set of differential outputs goes to the clock inputs of the "\#1" A/D converter and the other set goes to the "\#2" A/D converter. Probe test points are provided on each line to monitor timing skew.

## VOLTAGE REFERENCE GENERATOR

There are several voltage reference options on the board to drive the two HADC77200/300 reference taps. The options are set up by soldering jumper wires across lines. The configuration shown in Figure 3 is the option that is used when the board is shipped. In this mode, the two A/ D converters are driven from the same voltage reference at the top and bottom of the reference ladder. This way the $A /$ Ds track each other. The other mode is shown in Figure 4. Here, each reference tap can be adjusted for best linearity match between the two or, if the application requires, mismatch. Each tap can be connected or just some of them according to the jumper connections made to accommodate the application. This configuration gives additional control at high speeds between the two A/D converters.

The reference voltage for the HADC77200/300 and HDAC51400 is internally generated by the D/A converter voltage reference of approximately 1.2 Volts . The ADD converter's 2 Volt reference, 3 voltage midtaps and ground are controlled by three PMI quad op-amps ( OP-11). The magnitude of each setting is futher adjusted with potentiometerR25, R26, R32, R37, and R38 per HADC77200/300 as shown in the detailed schematic (Figure 4) and board layout (Figure 5) as well as Table 3.

## ANTI-ALIASING AND CLOCK NOISE FILTERS

The input to the EB103 buffer circuitry and the differential outputs from the D/A converter are provided with high frequency noise filters. The three filters are 100 MHz low pass and are intended to be used with the full analog input frequency and full clock sampling rate of the HADC77200 A/D converter. The version of the board with the HADC77300 will be provided with 200 MHz filters. If lower frequencies are used, the filters should be changed to filter input harmonics, clock noise, and for recontruction filters for a particular application. Mini-Circuits inc. ( see page 12) makes a range of low pass filters that fit into the same position as the 100 MHz filters on the EB103 Evaluation board.

Adjustment of the clock time skews with potentiometer R2 and R5 will lower the overall noise floor by controlling the timing mismatch between the two A/D converters and the D/A converter setup and hold times.

## INPUT/OUTPUT REGISTER AND MULTIPLEXER

The multiplexer section consists of two F100155 which select between each 8 -bit digital data word from the output of either HADC77200/300. The choice is controlled by the SELECT pins which are tied to the DREAD (data ready) outputs of each HADC77200/300. One DREAD output is inverted by the DRINV (data ready inverse) control pin so that the output clocks are in phase. This data is then fed to the HDAC10181/51400 on the "Q" outputs of the F100155 and the "Q" outputs are tied to the F100151 hex flip-flops which are connected to the external ribbon cable connector.

## A/D CONVERTER SECTION

All input pins to each HADC77200/300 are tied together to be either fed by the input buffer or by an external source. The differentiall clock inputs are driven 90 degrees out of phase so that when one A/D is acquiring the input signal the other is outputting data and vice-versa. The MINV and LINV inputs are left open and tied internally to an ECL low. The connection choices for determining the output logic are in Table 2.

## D/A CONVERTER SECTION

The output current magnitude for the HDAC51400 is controlled by a potentiometer (R36) through the DAC's Iset control pin. In addition, two 100 MHz low pass filters are provided at both out- and out+ output pins as well as $50 \Omega$ terminating resistors. The terminating resistors can be changed to 75 if desired. Keep in mind that the transmission line must be terminated at the receiving end with the same value resistor. The video and feedthrough controls are routed to the 64 -pin DIN connector and are normally disabled.

## A/D OUTPUT DATA SECTION

The output data from the two HADC77200/300s is available at full clock speed or at a slower speed if an external clock is used. This data is taken from the " $\bar{Q}$ " outputs of the F100155 Multiplexers and clocked into two F100151 Hex D Flip-Flops. The " $\bar{Q}$ " outputs of the flip-flops are connected to ribbon connectors for easy connection to the outside world. The external clock can be connected through $50 \Omega$ SMA connectors as shown in Figure 2 at the output of the \#1 - HCMP96870A pin 2. Be sure to cut the clock trace between the comparator and SMA connector.

TABLE 2 - OUTPUT LOGIC CODING


$\stackrel{\infty}{\stackrel{\infty}{N}}$

figure 2 - ebio3 CLOCK GENERATION SECTION


FIGURE 3 - EB103 A/D CONVERTER AND D/A CONVERTER


FIGURE 4 - OPTIONAL VOLTAGE REFERENCE CONTROL FOR THE TWO HADC77200/300 AD CONVERTERS


## POWER SUPPLY CONNECTIONS

Power to the EB103 is supplied through a nine pin Molex
in Figure5. Connect the wire end of the power supply harness to power supplies as shown by Figure 5 and the silk screen near the mating connector on the PC board
itself. The power harness is attached to the board with the bevelled edges and hollow connector alligned to the mating connector.

The power requirements for the EB103 at different supplies is shown in Table 4. When powering up the board, check to see if the current draw from each supply is equivalent to the numbers in the table. If there is a large difference, then recheck your connections. Supplyprotection diodes are on the board for any reverse polarity connection but overvoltage protection is not provided.

TABLE 4 - POWER DISSIPATION

| EB103A |  |  |
| ---: | :---: | :--- |
| Voltage | Current | Power |
| +15 V | .065 A | .975 W |
| -15 V | .061 A | .915 W |
| +5 V | .013 A | .065 W |
| -5.2 V (DVEE) | 4.5 A | 23.4 W |
| -5.2 V (AVEE) | .878 A | 4.56 W |
|  |  | 29.9 W |

DO NOT TURN ON THE POWER UNTIL ALL LEADS ARE CONNECTED TO THE SUPPLIES AND THE HARNESS IS ON THE BOARD!!


FIGURE 6 - POWER SUPPLY HARNESS CONFIGURATION

EB103 TIMING DIAGRAM


| MODEL NO. | PASSBAND, MHz (loss < 1dB) Min. | $\mathrm{fco}, \mathrm{MHz}$ <br> (loss 3dB) <br> Nom. | STOP BAND, MHz (loss $>20 \mathrm{~dB}$ ) $\quad$ (loss $>40 \mathrm{~dB}$ ) |  |  | VSWR, Passband Stopband |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Max. | Max. | Min. | Typ. | Typ. |
| PLP-10.7 | DC-11 | 14 | 19 | 24 | 200 | 1.7 | 1.7 |
| PLP-50 | DC-48 | 55 | 70 | 90 | 200 | 1.7 | 17 |
| PLP-70 | DC-60 | 67 | 90 | 117 | 300 | 1.7 | 17 |
| PLP-100 | DC-98 | 108 | 146 | 189 | 400 | 1.7 | 17 |
| PLP-150 | DC-140 | 155 | 210 | 300 | 600 | 1.7 | 17 |
| PLP-200 | DC-190 | 210 | 290 | 390 | 800 | 1.7 | 17 |


| Case no. | A | B | C | D | E | F | G | H | J | K |
| :--- | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: |
| A01 | .770 | .800 | .385 | .400 | .370 | .400 | .200 | .20 | .14 | .031 |
|  | 19.56 | 20.32 | 9.78 | 10.16 | 9.40 | 10.16 | 5.08 | 5.08 | 3.56 | .79 |



K DIA.
TYP.


NOTE: BLACK BEAD INDICATES PIN 1. PIN NUMBERS DO NOT APPEAR ON UNIT. FOR REFERENCE ONLY.

PIN CONNECTIONS
SEE CASE STYLE OUTLINE DRAWING

| SERIES | IN | OUT | GROUND |
| :--- | :---: | :---: | :---: |
| PLP | 1 | 8 | $2,3,4,5,6,7$ |

FIGURE 8 - LOW PASS FILTERS


FIGURE 10-PIN ASSIGNMENTS HDAC51400


FIGURE 11
PIN ASSIGNMENTS HCMP96870

PIN FUNCTIONS HDAC51400

| NAME | FUNCTION |
| :--- | :--- |
|  |  |
| D3 | Data Bit 3 |
| D2 | Data Bit 2 |
| D1 | Data Bit 1 |
| D0 | Data Bit 0 (LSB) |
| VEED | Digital Negative Supply |
| CONV | Convert Clock Input |
| CONV | Convert Clock Input Complement |
| FT | Register Feedthrough Control |
| VCCD | Digital Positive Supply |
| FH | Data Force High Control |
| BLANK | Video Blank Input |
| BRT | Video Bright Input |
| SYNC | Video SYNC Input |
| REF-OUT | Reference Output |
| REF-IN | Reference Input |
| ISET | Reference Current |
| VCCA | Analog Positive Supply |
| OUT- | Output Current Negative |
| OUT+ | Output Current Positive |
| VEEA | Analog Negative Supply |
| D7 | Data Bit 7 (MSB) |
| D6 | Data Bit 6 |
| D5 | Data Bit 5 |

PIN FUNCTIONS HCMP96870

## NAME FUNCTION

| $\bar{Q}_{A}$ | Output A |
| :--- | :--- |
| $Q_{A}$ | Inverted Output A |
| $\mathrm{GND}_{\mathrm{A}}$ | Ground A |
| $\mathrm{LE}_{\mathrm{A}}$ | Latch Enable A |
| $\mathrm{LE}_{\mathrm{A}}$ | Inverted Latch Enable A |
| $\mathrm{V}_{\mathrm{EE}}$ | Negative Supply Voltage |
| $-\mathrm{IN}_{\mathrm{A}}$ | Inverting Input A |
| $+\mathrm{IN}_{\mathrm{A}}$ | Non-Inverting Input A |
| $+\mathrm{IN}_{\mathrm{B}}$ | Non-Inverting Input B |
| $-\mathrm{IN}_{\mathrm{B}}$ | Inverting Input B |
| $\mathrm{V}_{\mathrm{cc}}$ | Positive Supply Voltage |
| $\mathrm{LE}_{\mathrm{B}}$ | Inverted Latch Enable B |
| $\mathrm{LE}_{\mathrm{B}}$ | Latch Enable B |
| $\mathrm{GND}_{\mathrm{B}}$ | Ground B |
| $\mathrm{Q}_{\mathrm{B}}$ | Inverted Output B |
| $\mathrm{Q}_{\mathrm{B}}$ | Output B |



FIGURE 12 - PIN ASSIGNMENT COMLINEAR CLC231

VIDEO DACS AND RASTER GRAPHICS

PAUL M. BROWN

High speed DACs (digital to analog converters) and advances in CRT (cathode ray tube) technology have increased the quality and cost-effectiveness of high resolution displays. The graphics presentations available on todays personal computers and workstations range from good to nearly breathtaking. The 320X200 pixel resolution available on the IBM PC standard color display provides adequate resolution for text and simple graphics. The PC's 640X200 pixel monochrome display provides a much sharper view of text and graphics but without the dramatics of color. The IBM EGA (Enhanced Graphics Adapter) display offers color resolution to 640X350 pixels. State-of-the-art workstations, on the other hand, can achieve resolutions of over $2048 \times 2048$ pixels and palettes of nearly 17 million colors resulting in clarity rivaling 35 mm film. The increasingly wide spread usage of computer torminals, personal computers and workstations for such diverse applications as word processing, desk top publishing, computer aided engineering, mechanical drafting, solids modeling and the design of integrated circuits has heightened the demand for high quality, reasonably priced graphics displays. The availability of high speed monolithic video DACs is helping to pave the way toward lowering the cost and increasing the performance of high resolution displays.

## HOW VIDEO DACS ENTER THE PICTURE

The basic block diagram of a raster scan graphics system (Figure 1) has not changed dramatically in recent years. Previously, expensive laser trimmed hybrid DACs, large amounts of discrete logic and single port RAM were necessary to implement the various functions. This made high resolution graphics systems bulky, power hungry, expensive and unreliable. Now, high speed integrated circuits containing both analog and digital functions make small, efficient, reliable, reasonably priced high resolution graphics systems possible. A graphics system designed today would contain, in addition to the main processor, a graphics controller, high speed RAM, a logic array for glue logic and one or three video DACs (depending on whether the application is monochrome or color).

Graphics controllers range in function from relatively simple screen-refresh controllers, such as the Motorola 6845, to dedicated custom graphics processors. Screen-refresh controllers supply the SYNC and BLANK signals and control the flow of data between the CPU, screen buffer RAM and the video DAC. The speed and resolution of this type of controller is limited by the amount of overhead that the CPU must bear. This configuration is most frequently used in low end workstations and PCs with screen resolutions ranging from 320X200 to 1024X512. Dedicated graphics processors contain specialized instruction sets for graphics and require little CPU support. This type of architecture is found in the highest performance graphics systems.
Figure 1.Typical Raster Scan Graphics System


The image is made of pixels or dots on the screen (Figure 2). The graphics controller supplies the DAC with a digital word for each pixel in the display. Typically, the electron beam in the CRT scans across the screen in noninterlaced lines from left to right and top to bottom under the control of the horizontal and vertical SYNC and BLANK signals. The CRT is scanned one line for each pixel row in the vertical direction. As the beam scans from left to right across the face of the CRT, the video DAC receives one digital word for each pixel in the line. The refresh rate is the number of times in one second that all of the pixels in the display are redisplayed. It is easy to see that the rate at which the DAC must convert digital words to analog intensities depends upon the number of pixels per line (horizontal resolution), the number of lines (vertical resolution), the horizontal and vertical retrace (flyback) time and the refresh rate.

Figure 3 plots the DAC bandwidth (also called update rate) required for various common display resolutions. These bandwidths are calculated assuming a 60 Hz refresh rate and that $30 \%$ of each frame time (the time it takes to scan one screen i.e. 1/60 of a second) is used for horizontal and vertical retrace. Another way to measure the required DAC performance is by available pixel time. The pixel time is the period during which the DAC is presented with a digital word and it's output must change to the analog value of that word and illuminate the pixel. Figure 4 illustrates the approximate pixel times for various resolutions. It is important to understand that a video DAC will not settle to its rated accuracy during a pixel time but will ring above and below this level at a very high frequency. The phosphor and the human eye will serve as a low pass filter and average out these variations. The most critical concern is, therefore, the rise time of the DAC output not the settling time. A fast rise time maximizes the illumination of each pixel during the pixel time.

Figure 2. Raster Display
vertical
RETRACE


Figure 3. DAC Bandwidth vs. Resolution vs. Technology


Not only must the DAC be very fast, it must also drive a one volt signal into a doubly terminated 50 or 75 ohm load (actual impedance 25 or 37.5 ohms). Figure 5 illustrates a composite video waveform as described in the EIA RS-343 specification. The SYNC and BLANK levels are not processed through the DAC in all applications. The standard waveform (not including the $10 \%$ over bright level) is $1 \mathrm{Vp}-\mathrm{p}$ which is commonly expressed as 140 IREs. An IRE,then, has a value of 7.14 mV .

The notable levels of the composite video waveform are SYNC, BLANK (the level applied during retrace and is also called "blacker than black"), REFERENCE BLACK (the darkest color), REFERENCE WHITE (the lightest color and is also called "force high") and $10 \%$ OVER-BRIGHT (sometimes called "whiter than white"). The $10 \%$ OVER-BRIGHT level is used for cursors, etc. where a large contrast is necessary with any color, even white. The portion of the waveform between reference black and reference white represents the gray scale for monochrome or potential hues for a color system. The number of discrete levels in this region depends upon the resolution of the DAC. Low end systems will use as few as 4-bits ( 16 levels) while high end systems intended for solids modeling applications may require 10-bits (1024 levels). Although tremendous performance is required from the DAC, it is not the only limitation on achievable resolution.

Figure 4. Pixel Time vs. Screen Rsolution


Figure 5. RS-343-A with 10 IRE Set-up


## THE CRT

No matter how many bits of resolution or what the data rate, the graphical representation of the data depends upon the display device. The cathode ray tube or CRT is the most prevalent display technology available today. This is especially true for high resolution or color displays. The CRT (see Figure 6) consists of an evacuated glass envelope or bottle that contains an electron gun, a shadow mask (for color) and a glass surface coated with phosphors. A coil, the control yoke, is usually supplied as an integral part of the CRT. The yoke controls the deflection of the electron beam as it travels from the electron gun(s) to the phosphor coated screen. The delta gun configuration, popular in the past, requires deflection control elements that need periodic alignment. The in-line-gun, which does not require adjustment, has become the electron gun of choice in almost all applications today.

The yoke becomes a critical element for refresh rates above 40 Hz due to the heat generated by the increased power necessary to drive the yoke and the back-emf that can cause arcing. A typical yoke has an inductance of $300 \mu \mathrm{H}$ and requires about 6 A of drive current. The back-emf is on the order of 1200 volts. State-of-the-art yokes designed for higher resolution applications feature inductance of less than $100 \mu \mathrm{H}$ but require between 10 and 20A of drive current. The skin effect, however, increases the effective series resistance (and therefore the power dissipation) of the coil at high scan rates. Heating of the coil at higher drive currents can be minimized with the use of Litz wire. The multiple strands of Litz wire maximize the skin thickness thus reducing the effective series resistance of the coil. The lower inductance minimizes the back-emf and thus reduces the problem of arcing.

The flyback or retrace time becomes increasingly critical with higher resolution displays. The more lines of vertical resolution, the more retrace periods there are. The total time taken for horizontal and vertical retrace directly reduces the time available for writing data. This reduces each pixel time and increases the data rate required for the analog to digital converter. Typical horizontal retrace times range from 2 to $7 \mu \mathrm{~s}$ per line while vertical retrace takes between 500 to $1000 \mu \mathrm{~s}$ depending on display resolution and CRT design.

The most critical elements in determining CRT resolution are the beam spot size and the shadow mask. For very high resolution displays, a shadow mask dot pitch of less than .20 mm is required. The phosphors on the face of the CRT are arranged in groups of red, green and blue (RGB). The electron beams from the guns are focused by the shadow mask to strike the appropriately colored phosphor. The shadow mask also insures that as the beam traces across the screen, the beam from each gun strikes only the correct color phosphor. As resolution increases, the spot size gets smaller. The smaller spot size requires more power to focus the beam and a more powerful beam to maintain the same intensity. This generates more power dissipation and more heat. The spacing between the openings on the shadow mask must also be reduced which makes the shadow mask more fragile. Only $10-20 \%$ of the beam energy strikes the phosphor. The balance of the beam heats the shadow mask causing it to bow out or dome. This mechanical deformation of the shadow mask will change the focus and blur the image. This is most apparent for the larger screen sizes. Keeping the gossamer- like shadow mask stable with localized heating from the electron beams, changes in ambient temperature and mechanical shock and vibration becomes extremely difficult. The only practical solution can be to reduce the size of the display in order to increase the mechanical strength of the shadow mask.

Figure 6. CRT Construction


## VIDEO DACs

The current line-up of monolithic video DACs meets the challenge of today's high resolution graphics displays with a combination of ultra high speed process technologies and advanced architectures. The process of choice for very high speed video DACs is oxide isolated bipolar ECL. Small on-chip components reduce parasitic elements such as stray capacitance allowing high speed performance at reduced current levels. This in turn permits more circuitry to be integrated on a chip from both a die size and a power dissipation perspective.

Many of the new video DACs, such as the HDAM51100, have on chip color palettes including both address and data registers. Other possible architectures, such as found on the HDAC51600, include on-chip data multiplexers that can interleave several banks of relatively slow TTL memory into a very fast DAC to achieve the desired throughput. Having the faster circuitry such as
the color palette or the multiplexer on chip with the DAC eliminates the stray capacitances due to interchip connections. Also, the additional circuitry is fabricated on the same fast process as the DAC. All logic swings and timing will be matched and tuned for the highest performance. The cost of this higher level of integration is the loss of architectural freedom for the designer and the possible difficulty of upgrading the system later without a major revision.

Raster graphics applications can be roughly broken down into low, medium and high pixel resolution which translates directly into DAC bandwidth (update rate). Within these categories, the DACs can be sorted according to their bit accuracy. Recall that a 4-bit and an 8 -bit DAC operating at a given MWPS (million words per second update rate) in a particular application will produce the same display (pixel) resolution. The 8-bit converter will, however, offer more shades of gray or more possible colors. The chart, Figure 7, lists the available monolithic video DACs, their speed, accuracy, process and special features.

Figure 7.Current Video DAC Products

| Resolution | Speed <br> MWPS | Process | Part Number | Comments |
| :--- | :--- | :--- | :--- | :--- |
| 4-BITS | 100 | Bipolar | HDAC34020 | Registered Triple DAC |
|  | 200 | Bipolar | HDAC34010 | Registered Triple DAC |
|  |  |  |  |  |
| 8-BITS | 100 | Bipolar | HDAM51100 | Registered DAC, 512 x 8 Color Look-Up with lata I/O |
|  | 200 | Bipolar | HDAC97000 |  |
|  | 250 | Bipolar | HDAC51600 | Registered Data and Controls, Ref, 5:1 or 4:1 Data MUX |
|  | 275 | Bipolar | HDAC10180A | Registered Data and Controls |
|  | 275 | Bipolar | HDAC10181A | Registered Data and Controls, Reference |
|  | 400 | Bipolar | HDAC51400 | Registered Data and Controls, Reference |

## VIDEO DAC - CRITICAL PERFORMANCE PARAMETERS

SPEED - The DAC that is selected must be able to comfortably handle the required data rate with variations in power supply voltage and logic swing over the ambient temperature in which it must operate.

RISE TIME - The output of the DAC must be able to reach the intended analog value in a fraction of a pixel time. It is not important that the output settles to the final value due to the filtering effect of the phosphor and the human eye. The pixel should be illuminated at full intensity for the largest fraction of a pixel time possible.

GLITCH ENERGY - Output spikes (glitches) are a highly undesirable manifestation in any DAC and especially so in high resolution video applications. Glitches generally occur at major carries (1/4, 1/2, 3/4 and full scale) and appear as intensity variations on the screen. The magnitude of glitches is usually specified in terms of "glitch energy". This is a measure of both the amplitude and duration of the spike. A great deal of effort has gone into designing "glitch free" DACs. Some DAC architectures use special circuitry or adjustments to reduce or eliminate glitches while others are inherently "glitch free". The Honeywell line of video DACs has the lowest glitch energy in the industry.

POWER DISSIPATION - Power dissipation is important for several reasons. High power dissipation means the DAC will have a higher die temperature. This can lead to performance degradation at higher ambient temperatures and increase the load on the system power supply. Cooling will have to be provided and may require PC board layout considerations, heat sinks or forced air. (See AN108 for more information on thermal design). Many times, however, the only way to achieve the desired performance is to bite the power dissipation bullet.

RESOLUTION - The resolution of the DAC will determine the possible levels of intensity (monochrome) or the number of colors for the display. In the past, 4bits was considered adequate. Now, most new designs are being done with eight or more bits. Solids modeling applications generally require eight to ten bits. More bits of resolution will require a correspondingly larger amount of high speed memory for support.

LOGIC COMPATIBILITY - The fastest DACs will require ECL logic to drive them at their rated speed and will therefore have ECL compatible logic inputs and require ECL power supplies. In these very high speed applications, all logic interconnections must be made using controlled impedance techniques such as microstrips or striplines to avoid undesirable reflections (ringing). Ringing caused by impedance mismatches can easily cause erroneous logic states to be sensed and will reek havoc with a high resolution display. Multiplexed DACs like the HDAC51600 allow up to five banks of relatively slow and inexpensive TTL memory to be multiplexed into a high speed DAC.

ANALOG OUTPUT DRIVE - Most monolithic video DACs will directly drive doubly terminated 50 or 75 ohm loads (25 or 37.5 ohms actual load). As speed increases, the improved bandwidth of the 50 ohm system becomes more attractive. This means that the DAC must be capable of driving a 25 ohm load.

## EB104 EVALUATION BOARD INCLUDES HADC574Z 12-BIT A/D CONVERTER AND HDAC7545A 12-BIT D/A CONVERTER

Craig Wiley, Senior Applications Engineer

## FEATURES:

- Provides operating environment for HADC574Z or HADC674Z and HDAC7545A Devices
- Fully Demonstrates Device Function and Resolution
- Eliminates Noisy Breadboard Evaluation Circuitry
- Buffered A/D and D/A Conversion Data Buses
- Includes Sample/Hold Amp and Output Op Amp IC's
- Unipolar or Bipolar Operation


## GENERAL DESCRIPTION

The EB104 Evaluation Board fully demonstrates the capabilities of Honeywell's HADC574/674Z and HDAC7545A 12-bit data conversion products. All of the basic power supply connections, controls lines and external components are included. The board can operate in an analog input/output fashion utilizing both A/D and D/A devices, or the devices can be operated separately. Unlike most laboratory breadboarding, the ground-planed PC board provides the necessary lownoise evironment essential for 12-bit resolution. The board makes full use of connectors to allow easy hookup and operation.

## APPLICATIONS:

- Evaluation/Comparison of HADC574/674Z Converters
- Evaluation/Comparison of HDAC7545A Converters
- System Development
- Data Acquision Systems
- Bus Structured Instrumentation
- Process Control Systems

Other support provided on the EB104 includes an input sample/hold amplifier, output operational amplifiers and potentiometers for offset and gain adjustments. Customization and function selections are performed by jumper pins. When considering the HADC574/674Z or HDAC7545A for system design, the EB104 Evaluation Board provides a flexible, high performance evaluation vehicle.

The EB104 is supplied with an HADC574ZBCJ and an HDAC7545AACD. It will support all $574 / 674$ and 7545 type devices.

FIGURE 1 EB104 BLOCK DIAGRAM

## EB104 GENERAL INFORMATION

The EB104 Evaluation Board is a fully assembled and tested circuit board developed to aide in the evaluation of Honeywell's HADC574Z or HADC674Z and HDAC7545A. A Power supply cable is supplied with the board and requires connection to $+5 \mathrm{~V},+15 \mathrm{~V}$, and -15 V . Standard BNC connectors facilitate analog input and output and 26 pin ribbon connectors provide digital interfacing. This document, along with the HADC574/674Z and HDAC7545A data sheets, is designed to serve as an operating guide.

The EB104 circuitry consists of three main sections: the Analog/Digital Conversion Section, the Multiplexer/Buffer Section, and the Digital/Analog Conversion Section.

## THE A/D CONVERSION SECTION

The heart of this section is the on board HADC574Z or optional HADC674Z 12-bit A/D converter. The HA2425 sample and hold amplifier can support the A/D and can be replaced by several other types of $\mathrm{S} / \mathrm{H}$ amps. Jumper pins allow the the $\mathrm{S} / \mathrm{H}$ amp to be connected or bypassed. When connected, the S/H amp samples the analog input signal and outputs the it to the HADC574/674Z. When bypassed, the analog input is applied directly to the HDAC574/674Z. In either case, the 10 V or 20 V analog input of the HADC574/674Z can be selected with jumper pins. Another set of jumper pins allow the HADC574/674Z to be configured for either unipolar or bipolar input conditions. Trim potentiometers are used to zero the S/H amp offset voltage and trim the HADC574/674Z offset and gain values.

Control and status of the HADC574/674Z and S/H amp is facilitated by the digital control I/O ribbon connector. For convience, jumpers can be used at the ribbon connector to tie particular inputs high or low. Additionally, a jumper can be connected between the HADC574/674Z's STATUS output and the $\mathrm{S} / \mathrm{H}$ amp's $\mathrm{S} / \mathrm{H}$ input; this automaticly provides the appropriate "Hold" command upon a user-initiated Convert command.

With the proper input control logic conditions, the HADC574/674Z can ouput data in one 12 -bit word or two 8 -bit words. When using the 8 -bit mode, the EB104 has jumper pins that allow the appropriate connections between HADC574/674Z data output pins.

The 12 output data bits of the HADC574/674Z are fed to the Multiplexer/Buffer Section.

## THE MULTIPLEXER/BUFFER SECTION

The main purpose of this section is to select input data for the D/A converter. It allows selection of either the A/D converter's output or user-supplied data from the data input ribbon connector. Secondly, it provides buffering between the input and output ribbon connectors and the data conversion IC's.

The multiplexer/buffer section consists solely of three 74LS157 logic IC's which are quad 2-to-1 data selectors/multiplexers. Control inputs (SELECT and STROBE) are available at the control I/O ribbon connector.

## THE D/A CONVERSION SECTION

This section consists of an HDAC7545A and two OP17 op amps used for output buffering. Other types of op amps can be used as well. Again, jumper pins allow selection of output configuration: in unipolar output mode, one op amp is used, and in bipolar output mode two op amps are used. Each op amp has a trim potentiometer to null input offset voltage. The HDAC7545A has trim potentiometers to adjust the zero and full scale output.

## EB104 PHYSICAL DESCRIPTION

The EB104 PC board is a 5 by 7 inch, Epoxy doublesided, copper-clad printed circuit board. All components and sockets are mounted on the top side, with the exception of the analog input/output BNC connectors which are mounted on the bottom side. Digital and analog ground and all three power supplies are connected through a single 6 -pin keyed Molex power connector, for which a mating power supply cable is included with the board. For digital input and output, three 26-pin ribbon connectors are mounted. One is used for data word input, another for data word output, and the last for digital control and status. All IC's are socketed to facilitate re-selection of components, if so desired. Jumper posts on the top side, jumpered by Berg type jumpers, allow the selection of circuit options.

## EB104 OPERATION

## CAUTIONS

1) When handling the PC board or any of the devices use procedures necessary for protection against electrostatic discharge or device damage may result.
2) No voltages or forced currents should be applied to the EB104 prior to application of power supplies or devices may be damaged. Analog and logic signals should be applied after (or during) power up and removed before (or during) power down.

## USING PRE-CONFIGURED SETUP

The EB104 is pre-configured and ready to operate as delivered with no adjustments or modifications needed. Requirements for operation are limited to power supplies, an analog signal source and an oscilloscope. The jumper-programmed function options are pre-set to provide the following conditions:
a) S/H Amp bypassed
b) ADD converter in -10 to +10 V bipolar input operation mode.
c) A/D converter in free-run operation, selfgenerating convert command
d) AVD converter in 12-bit conversion, 12-bit output mode.
e D/A converter input from A/D converter output.
f) D/A converter in -10 to +10 V bipolar output operation mode

To operate the board using this pre-established configuration, perform the following:

1) Connect the power supplies as outlined in the following section. Apply power.
2) Apply an analog signal into BNC connector jack J5, ranging between -10 and +10 volts.
3) Connect oscilloscope to BNC connector jack J6 to observe the reconstructed analog signal. Signal amplitude will range between -10 to +10 volts.

## POWER SUPPLY CONNECTION

Power is supplied through the leaded Molex connector as detailed in Figure 2. Ensure that the beveled edges of the male and female connectors are aligned prior to coupling. Digital and Analog Ground should be connected together at the power supplies to provide maximum noise isolation. The connectors should be coupled and supplies connected prior to turning on the power supplies. With the provided components, the approximate power supply current consumption is:

$$
\begin{aligned}
& \text { + } 5 \text { Volt supply: } 16 \mathrm{~mA} \\
& \text { + } 15 \text { Volt supply: } 16 \mathrm{~mA} \\
& \text { - } 15 \text { Volt supply: } 15 \mathrm{~mA}
\end{aligned}
$$

Total power dissipation is therefore about 550 mW . When evaluating 574/674 type devices from manufactures other than Honeywell, the +5 V supply current will increase to approximately 28 mA , the +15 V supply to 22 mA , and the -15 V supply to 45 mA . In this case the total power dissipation will be about 1.15 Watts.


FIGURE 2
POWER SUPPLY CONNECTION
Leaded Power Connector, Top View

## ANALOG/DIGITAL CONVERSION SECTION

## OPTIONAL SAMPLE/HOLD AMPLIFIER USE

Because of it's capacitive DAC architecture, the HADC574/674Z has an inherent sample/hold function. The EB104 is supplied with an on-board sample/hold amplifier which is bypassed in order to demonstrate this fuction (the Analog Input Jack J5 is tied directly to the HADC574/674Z). The HADC574/674Z's sample/hold function works well with input signal frequencies up to about 5 KHz when using a full scale input. Above this frequency, input slew-rate limiting and aperture uncertainty time may degrade performance.

The discrete sample/hold (S/H) amplifier should be used with the HADC574/674Z when either the input signal frequency is above 5 KHz or when no aperture delay can be tolerated, such as when using the unit for transient sampling. When evaluating 574/674 devices from other manufacturers, the external sample/hold amp will be needed except for very low frequencies. During the conversion cycle, these other 574/674 units perform the successive-
approximation directly on the input signal; therefore, the last bit is calculated just before the end of the 25 $\mu \mathrm{S}$ (574) or $15 \mu \mathrm{~S}$ (674) conversion cycle.

Figure 3 shows a simplified wiring diagram of the ADD conversion section. Note that the S/H amp can be inserted in the analog input path or bypassed. Table 1 below describes the jumper post connections for these two conditions.

| JUMPER <br> POSTS | S/H AMPLIFIER |  |
| :---: | :---: | :---: |
|  | N ANALOG <br> PATH | $*$ <br> BYPASSED |
|  | OPEN | CLOSED |
| E12-144 | CLOSED | OPEN |
| E15-E16 | CLOSED | OPEN |
| E17-E18 | OPEN | CLOSED |
| *EB104 AS DELIVERED |  |  |

TABLE 1
JUMPER CONFIGURATION FOR SAMPLE/HOLD UTILIZATION


FIGURE 3
SIMPLIFIED WIRING DIAGRAM OF ANALOG/DIGITAL CONVERTION SECTION INPUT STRUCTURE

If operation of the EB104 will be with the sample/hold amplifier bypassed, the following section "External Sample/Hold Amplifier Operation" may be skipped.

## EXTERNAL SAMPLE/HOLD AMPLIFIER OPERATION

## Sample/Hold Amplifier Control

Control of the sample/hold amplifier can be performed by the HADC574/674Z's STATUS output or externally to the EB104. Table 2 describes the jumper configuration for these options. When using the STATUS output, a hold command is generated automaticaly when a convert command is issued to the HADC574/674Z. At the end of the conversion, STATUS returns to zero and commands the S/H amp to again track the analog input. This timing relationship can be seen in figure 4. As discussed in the next section, it is important that the STATUS output stays low long enough for the sample capacitor to charge when using this configuration.


TABLE 2
JUMPER CONFIGURATION FOR SAMPLE/HOLD CONTROL


FIGURE 4
TIMING RELATIONSHIP FOR HADC574Z R/C̄ INPUT, STATUS OUTPUT, AND SAMPLE/HOLD FUNCTION.

External S/H amp control allows conversion initiation and sample/hold control to be asynchronous. Seperate controls are provided at the R/C̄ and $\overline{\mathrm{S}} / \mathrm{H}$ pins of Jack J2. Ensure that the Convert command is issued at or after the Hold command.

## Hold Capacitor Value Selection

Selection of the hold capacitor value involves tradeoffs between hold droop rate and the charge time upon sampling. Larger capacitance values will discharge slower during the hold mode which is useful for long hold times prior to conversion. Smaller capacitance values, however, will better track higher frequency signals during sample mode due to the increased slew rate. Table 3 shows several capacitor values and the approximate associated system performance. The hold capacitor should be of a polystyrene or teflon type to avoid sample hysteresis.

The Manufacture's Typical Values of Table 3 are taken from the HA2425 data sheet. The Calculated Values assume the following:

```
Maximum Hold Time:
    Maximum allowable error \(=1 / 4\) LSB
            \(=1.2 \mathrm{mV}\) (worst case)
    t (max) \(=[\mathrm{Verr}(\) max \()] /\) droop rate \(]\)
Maximum Signal Frequency:
    Analog signal is sine wave
    Worse-case condition of \(20 \mathrm{~V}_{\text {P-p }}\) input
    Maximum frequency limited by slew rate
    \(f(\) max \()=(\) slew rate \() / 2 \pi V_{p}\)
```

Another determining factor in sample capacitor size is aquisition time. Aquisition time is the amount of time needed for the S/H amp to again track the signal following a hold mode. Aquisition time becomes a dominent limitation when working with high sample rates. The minimum capacitor value required for the worse-case conditions using the HADC574Z can be calculated as follows:

The maximum guarranteed conversion period of the HADC574Z is $25 \mu \mathrm{~s}(40 \mathrm{KHz})$ and the maximum HADC574Z aperture time is $2.4 \mu \mathrm{~S}$; therefore, the maximum $\mathrm{S} / \mathrm{H}$ window $=\mathrm{t}$ (sample period) -t (aperture time) $=22.6 \mu \mathrm{~s}$. It is assumed that the worst-case input conditions is a 20 KHz square wave at 20 Vpp , which would offer the highest input voltage differencial between samples. Therefore, the minimum slew rate requirement would be $20 \mathrm{~V} / 22.6 \mu \mathrm{~s}$ or $0.885 \mathrm{~V} / \mathrm{\mu S}$. Reference to the HA2425 data sheet

| HA2425 <br> HOLD <br> CAPACITOR | MANUFACTURE'S <br> TYPICAL VALUES |  | CALCULATED <br> VALUE |  |
| :---: | :---: | :---: | :---: | :---: |
|  | DROOP | VALUES |  |  |
|  | RATE | SLEW <br> RATE <br> (V/ $\mu \mathrm{s})$ | (1) MAXIMUM <br> HOLD <br> TIME | (2) MAXIMUM <br> SIGNAL <br> SREQUENCY |
| 10 pF | $600 \mathrm{mV} / \mathrm{s}$ | 15 | 2 ms | 120 KHz |
| 100 pF | $50 \mathrm{mV} / \mathrm{s}$ | 15 | 24 ms | 120 KHz |
| 1000 pF | $5 \mathrm{mV} / \mathrm{s}$ | 10 | 250 ms | 80 KHz |
| $(3) 0.01 \mu \mathrm{~F}$ | $500 \mu \mathrm{~V} / \mathrm{s}$ | 8 | 2.5 s | 64 KHz |
| $0.1 \mu \mathrm{~F}$ | $60 \mu \mathrm{~V} / \mathrm{s}$ | 0.6 | 20.2 s | 4.8 KHz |
| $1 \mu \mathrm{~F}$ | $20 \mu \mathrm{~V} / \mathrm{s}$ | 0.05 | 60 s | 400 Hz |

NOTES: (1) FOR $<1 / 4$ LSB DROOP, $V p p=20 \mathrm{~V}$
(2) WITH ABILITY TO TRACK SIGNAL,Vpp $=20 \mathrm{~V}$
(3) VALUE SUPPLIED ON EB104

TABLE 3
SAMPLE CAPACITOR SIZE VS. SYSTEM PERFORMANCE
would reveal that the largest hold capacitor value usable for these worst-case conditions is $0.05 \mu \mathrm{f}$.

The EB104 comes supplied with a $0.01 \mu \mathrm{f}$ capacitor, which will track suitably for the highest sample rate as illustrated above for both the HADC574 and HADC674. At $8 \mathrm{~V} / \mu \mathrm{s}$ slew rate, a minimum of about 3 $\mu$ s sample time is required for full scale aquisition in the $0-20$ or $\pm 10 \mathrm{~V}$ range or about $1.5 \mu \mathrm{~s}$ in the $0-10$ or $\pm 5 \mathrm{~V}$ range. As seen in Table 3, droop rate is about $0.5 \mathrm{mV} / \mathrm{s}$; maximum hold time prior to conversion is therefore 2.5 seconds if $1 / 4 \mathrm{LSB}$ accuracy is desired.

## Calibration of the Sample/Hold Amplifier

Trim potentiometer R4 is used to zero the offset of the sample/hold amplifier. Although the HADC574/674Z also has a zero adjustment (discussed later), it's range is typically not sufficient to compensate for the external sample/hold amplifier's offset. Gain error in the sample/hold amplifier can be compensated by HADC574/674's gain adjustment. Sample/hold offset trim is performed as follows:

1) Configure EB104 for $\mathrm{S} / \mathrm{H}$ amp in analog signal path (Table 1).
2) Ground Analog Input (Jack J5) by short circuiting.
3) Connect power supplies.
4) Connect a $\bar{S} / \mathrm{H}$ clock; a TTL compatible, $50 \%$ dutycycle 10 KHz square wave applied to the $\overline{\mathrm{S}} / \mathrm{H}$ input of Jack J 2 is suitable; make sure that jumper connection $\mathrm{E} 1-\mathrm{E} 2$ is open.
5) Using an oscilloscope, measure the voltage between jumper post E15 and analog ground (J5 shield).
6) Adjust trim potentiometer R4 for 0 volts during Hold cycle, which occurs while the $\overline{\mathrm{S}} / \mathrm{H}$ input is logic high.

Repeat of the above calibation procedure is needed only if the $\mathrm{S} / \mathrm{H}$ amp chip or the hold capacitor is replaced; otherwise, all future "zero" calibration can be performed using the HADC547/674Z calibration procedure discussed below.

## HADC574/674Z OPERATION

## Input Range Selection

Jumper posts on the EB104 allow configuring the HADC574/674Z for input ranges of $0-10,0-20, \pm 5$, or $\pm 10$ volts. The $0-10$ and $0-20$ volt ranges use what is called unipolar input operation and the $\pm 5$ and $\pm 10$ volt range use bipolar input operation. Feedback path of the VREF varies between unipolar and bipolar connections, while one of two input pins, 10 V iN or 20 V IN, are chosen for ranging. Jumper post programming for the various range options is summarized in Table 4.

| JUMPER POSTS | HADC574/674Z INPUT RANGE |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | UNIPOLAR |  | BIPOLAR |  |
|  | $0-10 \mathrm{~V}$ | 0-20 V | $\pm 5 \mathrm{~V}$ | * $\pm 10 \mathrm{~V}$ |
| E19-E20 | OPEN | OPEN | ClOSED | Closed |
| E21-E22 | CLOSED | CLOSED | OPEN | OPEN |
| E23-E24 | CLOSED | OPEN | CLOSED | OPEN |
| E25-E26 | OPEN | CLOSED | OPEN | CLOSED |

*EB104 RANGE AS DELIVERED
TABLE 4
EB104 ANALOG INPUT RANGE OPTIONS AND JUMPER POST PROGRAMMING

## Control Logic Inputs

The EB104 jumper posts are pre-configured to provide 12 -bit operation with what is probably the simplest control scheme. Pin R/C्ट of Jack J2, which is connected to the R/C input of the HADC574/674Z, is used to both initiate the 12 -bit conversion cycle and enable the 12 bit output. For the free-running

| CE | CS | R/C̄ | 12/8 | Ao | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | X | X | X | X | None |
| X | 1 | x | $\mathbf{x}$ | X | None |
| 4 | 0 | 0 | $\mathbf{x}$ | 0 | Infiate 12 bth conversion |
| 4 | 0 | 0 | $\mathbf{x}$ | 1 | Initiate 8 bh conversion |
| 1 | $\downarrow$ | 0 | $\mathbf{x}$ | 0 | Initlate 12 blt conversion |
| 1 | $\dagger$ | 0 | $\mathbf{x}$ | 1 | Initlate 8 blt conversion |
| 1 | 0 | $\downarrow$ | X | 0 | Initiate 12 blt conversion |
| 1 | 0 | $\downarrow$ | X | 1 | Initiate $\mathbf{B}$ blt conversion |
| 1 | 0 | 1 | 1 | X | Enable 12 blt Output |
| 1 | 0 | 1 | 0 | 0 | Enable 8 MSB's Only |
| 1 | 0 | 1 | 0 | 1 | Enable 4 LSB's Pus 4 Trailing Zeroes |

TABLE 5
TRUTH TABLE FOR THE HADC574/674Z CONTROL LOGIC INPUTS
operation, as configured, the STATUS output pin of Jack J2 triggers the R/C pin. This is discussed further in the next section.

The remaining control pins are tied as follows:
$C E=12 / \overline{8}=+5 \mathrm{~V}$ (Logic High)
$\overline{C S}=A 0=$ Ground (Logic Low)
These above connections result in the chip always being enabled in 12-bit conversion mode with all 12 output bits enabled. The truth logic of Table 5 summarizes the control logic functions. Refer to the HADC574Z data sheet for further information regarding these functions.

## Free-Running Operation

By connecting the STATUS output of Jack J2 to the R/C input of Jack J2, the HADC574/674Z self triggers. That is, at the end of a conversion, when STATUS goes to logic low, this automaticly triggers the device for another conversion. Figure 5 shows the resultant wave form of the STATUS line when using the HADC574Z. The HADC674Z gives similar results except that conversion time is $15 \mu \mathrm{~S}$ maximum. Note that the <200 nS STATUS logic low time is not sufficiently long enough for an external sample/hold amp control. The EB104 is preconfigured for free-running operation.

HDAC7545A'S WRINPUT


FIGURE 5
STATUS OUTPUT TIMING OF HADC574Z IN FREE-RUNNING MODE

## Data Output Options

The HADC574/674Z is capable of outputing a 12 -bit conversion result in two 8 -bit words (with 4 trailing zeros). To accomplish this, the four MSB output lines are tied to the four LSB output lines as shown in Figure 6. The EB104 has jumper posts to facilitate these connections easily. These connections are summarized in Table 6. Following a conversion, the MSB and LSB words are selected by input pin Ao as indicated in Table 5. For full information on this mode of operation, please refer to the HADC574/674Z data sheet.

HADC574Z


FIGURE 6 WIRING DIAGRAM OF D/A SECTION OUTPUT

| JUMPER <br> POSTS | OUTPUTFORMAT |  |
| :--- | :---: | :---: |
|  | $* 12$ BITS | 8 -BITS |
| E19-E20 | OPEN | CLOSED |
| E21-E22 | OPEN | CLOSED |
| E23-E24 | OPEN | CLOSED |
| E25-E26 | OPEN | CLOSED |

* EB104 AS DELIVERED

TABLE 6 JUMPER POSTS SELECTION FOR OUTPUT MODE PROGRAMMING

## Callbration

The HADC574/674Z is manufactured to have only a few LSB's of zero offset and a fraction of a percentage of full scale error, depending on grade. In addition, inaccuracies in the S/H amp, if used, will contribute to the inaccuracy of the A/D Conversion Section. The EB104 includes trim potentiometers for zero and full scale adjustment to compensate for these errors which are pre-adjusted for the pre-configured operation. Shipping may effect the adjustments and alter the calibration. Re-calibration will be needed when the input range is changed, when the $\mathrm{S} / \mathrm{H}$ amp utilization is changed, or when any components are replaced in this section.

Calibration involves the adjustment of the devices offset and gain. Adjustment is made so that the output of "zero" (0000 0000 0000) and "full scale" (1111 1111 1111) code values are received when the analog input's negative-most and positive-most values are input. In practice, accurate calibration is acheived by calibrating the "zero" point with an analog input voltage the equivalent of $1 / 2$ LSB above the desired zero setting; the zero trimming is then set between the 000000000000 and 000000000001 output transition. Full scale calibration is then acheived similarly with an analog input $1 / 2$ LSB below the maximum range; the gain trimming is then set between the 111111111111 and 111111111110 output transitions.

To calibrate the A/D section of the EB104 using the approach described above, use the following procedure:

1) Select $S / H$ amp utilization and input range mode.
2) Apply power supplies.
3) If using S/H amp, adjust zero offset trim of S/H amp if not already done.
4) Apply an accurate programmable voitage source to EB104 Analog Input (Jack J5).
(A suitable method to accomplish this is with a variable power supply in parallel with a digital voltmeter. Voltage setting should be accurate to within 0.5 mV , which is about $1 / 4$ LSB in the $0-10$ or $\pm 5$ volt range. A potentiometer may be required to divide and trim the input reference voltage. Noise should also be kept low, less than 1 mV if possible. Accuracy of voltage source and level of noise will affect acheivable calibration.)

| INPUT RANGE <br> SELECTED | "ZERO" <br> CALIBRATION <br> VOLTAGE | "ZERO" <br> TRIM <br> POTENTIOMETER | "FULL SCALE" <br> CALIBRATION <br> VOLTAGE |
| :---: | :---: | :---: | :---: |
| $0-10 \mathrm{~V}$ | 1.22 mV | R6 | 9.9963 V |
| $0-20 \mathrm{~V}$ | 2.44 mV | R6 | 19.9927 V |
| $\pm 5 \mathrm{~V}$ | -4.9988 V | R3 | 4.9963 V |
| $\pm 10 \mathrm{~V}$ | -9.9976 V | R3 | 9.9927 V |

*EB104 RANGE AS DELIVERED

TABLE 7
HADC574Z CALIBRATION VOLTAGES
5) Connect logic monitor to A/D data output jack J3. (This can be accomplished with a logic analyzer connected to Jack J3 or by determining the logic value of each pin with a voltmeter or oscilloscope.)
6) Set voltage source to zero calibration value indicated by Table 7.
7) Adjust zero trim potentiometer indicated by Table 7. Set to point where flickering occures between 000000000000 and 00000000 0001; both codes should occure equally. (If using a scope or volt meter, monitor pin B0 of Jack J3, the LSB; ensure pin B2B11 are still zero and not flickering.)
8) Set voltage source to full scale calibration value indicated by Table 7.
9) Adjust gain trim potentiometer R2. Set to point where flickering occures between 111111111111 and 11111111 1110; again equal occurences of code should exist.

The AID section is now calibrated and ready for use.

## Component Selection

The EB104 can be used for the evaluation and comparison of similar component types. In addition to the hold capacitor discussed earlier, both the external S/H amp and HADC574/674Z can be replaced with other devices. The HA2425 supplied on the board can be replaced with an HA2420, AD583, SMP-81, or SHM-IC-1. The HADC574/674Z can also be replaced with alternate pin compatible devices for evaluation and comparison purposes. Athough pin 11 of the HADC574/674Z is not internally connected, -15 volts is supplied to the socket pad for the VEE requirement of alternate, pin compatible devices from other manufacturers.

## MULTIPLIER/BUFFER SECTION

This section drives both the Digita//Analog Conversion Section and Data Output Jack J4. Input into this section is selectable from either the Analog/Digital Converstion Section or Data Input Jack J3. This allows the Analog/Digital and Digital/Analog Conversion Sections to be linked and operated together or operated separately. Digital code can be output from the HADC574/674Z through Jack J4, or data can be input directly to the HDAC7545A. All data input or output from this section is buffered. A block diagram of the Multiplier/Buffer Section is shown in Figure 7.

## OPERATION

With a logic low into the SELECT input of Control Line Jack J2, the HADC574/674Z output data is selected; a logic high selects the data input into Jack J3. The STROBE input allows input data to be transferred with a logic low condition, and blocks data transfer with a logic high condition. This is shown in Table 8, Multiplexer/Buffer Section Logic Control. A Berg jumper can be used at Jack J2 to tie either the SELECT or STROBE input low (ground).

The Multiplexer/Buffer Section consists of three 74LS157 devices each of which is a quadruple 2-line-

| INPUTS |  | OUTPUT <br> (12 BITS) |
| :---: | :---: | :--- |
| SELECT | STROBE |  |
| H | X |  |
| L ALL OUTPUTS LOGIC LOW |  |  |
| L | H | DATA INPUT JACK J2 SELECTED |
| LADD CONVERTER OUTPUT SELECTED |  |  |

to-1-line data selector/multiplexer. The Strobe inputs and Select inputs of the three devices are tied together and controlled by the STROBE and SELECT input pins of Jack J2. Device compensation is achieved with a Q-Pak ${ }^{\text {TM }}$ chip capacitor under each device. Pinout of the 74LS157 and it's logic truth table is shown in the appendix.

## Device Selection

The CMOS equivalent of the 74LS157 can be used in place of the bipolar devices. This will provide the advantage of reduced power supply current, but output drive will be reduced.


FIGURE 7
MULTIPLEXER/BUFFER SECTION BLOCK DIAGRAM

## DIGITAL/ANALOG CONVERSION SECTION

The heart of this section is the HDAC7545A current output digital-to-analog converter. Parallel code received from the Buffer-Multiplexer section is input into it's internal input register and can be latched. The HDA7545A outputs a signal current corresponding to the 12 -bit code residing in the input register. The analog current output of the DAC is converted to a voltage by the external op amp(s) in combination with internal resistor Rfeedback.

## DATA INPUT AND LOGIC CONTROL

Input logic pins ट्र and $\overline{W R}$ control HDAC7545A operation and are available on the EB104 at the Control Line Jack J4. Pins CS and WR control the loading of the input register; when both pins are low, data at the input logic pins DB0-DB11 is transferred into the input register. When CS and/or WR goes high, the input register is locked and retains the last code condition. $\overline{\mathrm{CS}}$ and $\overline{\mathrm{WR}}$ can be tied low (grounded with Berg jumpers at J4) so that all input codes are immediately converted; this is not a good approach if a smooth continuous output is desired. Commonly, and by pin definition, pin CS is used for chip selection and WR for writing data into the input register.

The simplest method for loading the HDAC7545A on the EB104 is to ground CS with a Berg jumper. Loading the input register is accomplished with a negative pulse on $\overline{W R}$ ( 100 nS minimum).

In the pre-configured hook up of the EB104, pin $\overline{C S}$ is jumpered to ground and pin WR is connected to the STATUS output of the HADC574Z which is in free-run operation. As shown in Figure 9, the typical timing of the HADC574Z and HDAC7545A allows this configuration to function. Output data from the HADC574Z is transferred to the HDAC7545A via the Multiplexer/Buffer section.


FIGURE 9
TIMING RELATIONSHIP BETWEEN HADC574Z AND HDAC7545A IN PRE-CONFIGURED OPERATION


FIGURE 8
SIMPLIFIED WIRING DIAGRAM OF DIGITAL/ANALOG CONVERSION SECTON

## OUTPUT MODE SELECTION

Berg jumpers allow the selection of either a unipolar or bipolar voltage output from the Digital/Analog Conversion Section. In unipolar operation, a single op amp (U7) is used in an inverted unity gain configuration to provide an inverted 0 to -10 volt output, corresponding to full scale input codes 0000 00000000 to 11111111 1111, respectively. In bipolar operation, both op amps ( U 6 and U7) are used to provide a non-inverted -10 to 10 volt output, corresponding to codes 000000000000 to 1111 1111 1111; 0 volts results from code 10000000 0000 . The jumper configuration for output mode selection is summarized in Table 9.

| JUMPER <br> POSTS | D/A SECTION OUTPUT RANGE |  |
| :--- | :---: | :---: |
|  | -10 TO 0 V <br> (UNIPOLAR) | -10 TO +10 V <br> *(BIPOLAR) |
|  | OPEN <br> CLOSED <br> OPEN | CLOSED <br> OPEN <br> CLOSED |

* EB104 RANGE AS DELIVERED

TABLE 9
EB104 ANALOG OUTPUT RANGE OPTIONS AND JUMPER POST PROGRAMMING

## CALIBRATION

The EB104 is delivered pre-calibrated and ready to operate. However, due to vibration during shipment, recalibration may be necessary in order to obtain the 1/2 LSB accuracy achievable with the HDAC7545A. Calibration will again be necessary following any component replacement in the Digital/Analog Conversion Section with few exceptions, and also when changing between unipolar and bipolar modes.

As discussed later in the Trim and Gain Component section, the gain determining resistors used for bipolar operation are of a readily-available $1 \%$ accuracy variety. This can represent a $2 \%$ gain inaccuracy or an 80 LSB error (out of 4096 LSB's total). Therefore, when adjusting the trimming for a fraction of an LSB, the adjustment is "touchy" and can drift an entire LSB over an ambient temperature change of several degrees Celsius. Refer to the Component Selection section if additional temperature stability is desired.

## Calibration Procedure

During calibration, all voltage measurements are taken from the Analog Output Jack J6. For a more accurate calibration, output noise is reduced by disabling the HAD574/674Z and forcing the input conditions through Data Input Jack J3; On Jack J2, jumper pins CE and SELECT to ground which will disable the HADC574/674Z and select input data from Jack J3. Also jumper pins $\overline{\mathrm{WR}}$ and $\overline{\mathrm{CS}}$ on Jack J 2 to ground which will result in continuous conversion.

## Unipolar Output Mode Calibration

1) Ensure EB104 is configured for Unipolar Output Mode.
2) Input 000000000000 into Jack J3.
3) Adjust offset trim potentiometer R15 until 0 Volts is obtained. ( 2.44 mV represents 1 LSB error)
4) Input 111111111111 into Jack J3.
5) Adjust Vref gain adjustment R9 until - 10 Volts is obtained.

This completes the calibration for unipolar output operation.

Bipolar Output Mode Calibration

1) Perform steps 1 through 3 of Unipolar Output Mode Calibration
2) Disconnect Jumpers E33-E35 and E34-E35; Connect E30-E31.
3) Short pins 2 and 3 of $U 6$ to ground.
4) Adjust offset trim potentiometer R8 until 0 volts is obtained; due to the high gain of the amplifier, it will be nearly impossible to actually obtain 0 volts; adjusting R8 so that the output polarity just changes is sufficient.
5) Connect Jumper E33-E35.
6) Input 000000000000 into Jack J 3 .
7) Adjust gain trim potentiometer R16 until - 10 Volts is obtained. ( 4.88 mV represents 1 LSB error)
8) Input 111111111111 into Jack J3.
9) Adjust Vref trim potentiometer R9 until +10 Volts is obtained.
10) Repeat steps 6 though 9 and readjust if necessary.

This completes the calibration for bipolar output operation.

## d/A SECTION COMPONENT SELECTION

## Output and Trim Resistors

In conjunction with external op amp U7, the resistance of Rfeedback in series with R10 is used to convert the DAC output current to a voltage. Additionally, in bipolar output mode a summation circuit composed of op amp U 6 and external resistors is used to combine Vref with the generated output voltage. Trim resistors are included to adjust for offset and full scale errors in the HDAC7545A, the Vref error, and in bipolar output mode, the resistor ratio error of the gain stage incorporating op amp U6. The component selection for unipolar output mode will be discussed first.

The worst-case gain error tolerance of the lowestgrade HDAC7545A is $\pm 4$ LSB or approximately $\pm 0.1 \%$. The maximum error of the Vref, derived from the HADC574, is approximately $\pm 0.1 \%$. Therefore, when using unipolar output mode, the gain adjustment will need to be $\pm 0.2 \%$ to cover worst case error. In the HDAC7545A, the resistance of Rfeedback and the resistance into VREF is typically $12.5 \mathrm{~K} \Omega$ but can be as high as $18 \mathrm{~K} \Omega$. For trim purposes, R10 adds to Rfeedback and R9 (potentiometer) adds to the input resistance of Vref. Working out the gain equation using $18 \mathrm{~K} \Omega$ as internal resistance (worse case) it is found that R10 needs to be $36 \Omega$ minimum and R9 twice the R10 value (minimum) to provide the needed $\pm 0.2 \%$ adjustment.

The best control of adjustment and stability for unipolar output operation is achieved by using the resistance values derived above. Even lower values can be used if a better grade HDAC7545A is used and/or VREF voltage is better controlled. Actual values used on the EB104 are larger: R10 is $301 \Omega$ and $R 9$ is 0 to $1000 \Omega$. These increased values are necessary to allow calibration in bipolar mode as discussed below.

In bipolar mode, the gain stage consisting of op amp U6 is configured to gain and sum Vref and the unipolar output of the DAC; (-1)•(Vref)+(-2)•(Unipolar Out). (Recall that the unipolar output is inverted.) When 000000000000 is input, the unipolar output is zero and contributes nothing; the output is therefore $(-10 \mathrm{~V})+(-2) \cdot(0)=-10$ Volts When 111111111111 is input, the output is $(-10 \mathrm{~V})+(-2) \cdot(-10 \mathrm{~V})=+10$ Volts. The accuracy of the ( -1 ) and ( -2 ) gains directly affect final accuracy. In addition to the errors discussed in
unipolar output operation, bipolar output operation gain error also needs to be considered.

Because of relative ease of availability and to therefore demonstrate a practical circuit, the EB104 is supplied with fixed gain resistors of $1 \%$ accuracy. Therefore, $\pm 2 \%$ worst case gain inaccuracies can be expected. The gain adjustment of the $(-2) \cdot($ Vref $)$ product is first considered. To allow calibration over the maximum $\pm 2 \%$ error range, R16 (feedback resistance) consists of a $21 \mathrm{~K} \Omega$ (1\%) resistor in parallel with a $1 \mathrm{M} \Omega$ potentiometer; R11 (input resistance) consists of a 20 K $\Omega$ (1\%) resistor. Working out the gain equations with nominal resistance values, this allows a gain adjustment from $-\infty$ to $+2.8 \%$ over unity. Considering worst-case resistor values, this leaves $0.8 \%$ for compensation of Vref error.

The gain of the (-1)•(Unipolar Out) product is next considered. This product, again due to the summing amp resistor tolerances, can also vary $\pm 2 \%$; this is due to the the $1 \%$ tolerance of R12 combined with the trimmed R16. The Error is compensated by the same adjustment made in unipolar operation; by adjustment of R9 to change the HDAC7545A output gain. However, the 0.2\% adjustment allowed earlier needs to be increased to $\pm 2 \%$ to compensate for summing amp gain error. By working out the gain equations, it is found that increasing R9 to 360 ohms and R9 to about 720 provides the desired range. Practically, however, due to typical values of HDAC7545A Vref and Rfeedback resistance and available resistance values, component values of $301 \Omega$ and $1 \mathrm{~K} \Omega$ were chosen for R10 and R9, respectively.

Temperature coefficient of the chosen gain determining resistors is 50 ppm and 100 ppm for the fixed resistors and potentiometers, respectively. These, again are readily available values. If the components did drift in opposite directions, calculation shows that 1 LSB error would be imposed with less that $3^{\circ} \mathrm{C}$ change; practically, however, similar components typically track each other and insignificant change will be noted in the laboratory environment.

Further stability of the Digital/Analog section can be attained by using fixed resistors with lower accuracy tolerance and lower temperature coefficient. The better accuracy will reduce the adjustability needed for the HADC7545A adjustment; this will then reduce the inaccuracies contributed by the external resistance due to internal/external resistor temperature differences and temperature coefficient differences.

Any competing 7545A device may be inserted in place of the HDAC7545A for evaluation. Note, however, that output compensation capacitor C20 will need be increased to the value specified by the manufacturer. Having a very uniquely low output capacitance, the HDAC7545A requires only 15 pF compensation and has a very fast settling time.

## Op Amps

The high slew rate OP-17 was chosen for the EB104 to demonstrate the fast settling time of the HDAC7545A. Many other popular op amp types, having the same pin out, can be used instead. Some of these op amps require the opposite voltage polarity on the offset trim potentiometer wiper. The EB104 has Berg jumper posts that allow this polarity change. Please refer to Table 10 for the jumper position for several popular op amps.

| JUMPER <br> POSTS | OFFSET <br> TRIM POT <br> VOLTAGE | USED <br> FOR <br> OP AMPS: |
| :---: | :---: | :---: |
| E28-E29 | -15 V | AD544 |
| E27-E28 | +15 V | LF155/6/7 <br> OP07 <br> *OP17 |
| *SUPPLIED ON EB104 |  |  |

TABLE 10
JUMPER POST CONFIGURATION FOR POPULAR OP AMPS


FIGURE 10 OP AMP PIN OUT

TOP VIEW


FIGURE 11 EB104 WIRING

(1) U3-US DECOUPLUNG CAPACITORS MOUNTED BENEATH IC (O-PAK TM), (2) PINOUTS OF JACKS AND IC'S ( J 1 J 6, U1-U8) SHOWN FROM TOP VIEW. (3) ALL CAPACITANCES IN UF UNLESS OTHERWISE INDICATED.
(4) ES6 AND E37 USED AS LOGIC HIGH JUMPER POSTS FOR JACK J2.
(5) RE AND R16 TEMP CO 100 PPM; R10, R11. R12 AND R17 TEMP CO 50 PPM.

## DIAGRAM



FIGURE 12 EB104 BOARD LAYOUT

Top View, Actual Size

DATA OUTPUT JACK J4

$\mathrm{S} / \mathrm{H}$ Input: "0" Allows $\mathrm{S} / \mathrm{H}$ amp to track analog input; "1" holds value
12/7 Input: "0" for 8-bit output format; "1" for 12 -bit output format
$\overline{\mathrm{CS}}$ (Chip Select Bar) Input: "0" enables chip operation; "1" prevents operation Ao Input: " 0 " selects 12-bit data conversion; "1" selects 8 -bit data conversion R/C (Read/Convert Bar) Input: " 0 " initiates conversion cycle;
"1" Enables data output
CE (Chip Enable) Input: "0" prevents AVD operation; "1" enables operation STS (Status) Output: A/D status output; outputs "1" while converting

WR (Write Bar) Input: "0" loads DAC input register; "1" locks register data $\overline{\mathrm{CS}}$ (Chip Select Bar) Input: "0" enables input register; "1" disables

STROBE Input: " 0 " enables data transfer; " 1 " results in all J 4 outputs as " 0 " SELECT Input: "0" selects ADD output data; "1" selects J3 input data
(Note "0" indicates a logic low condition, "1" indicates a logic high condition)


```
Sample/Hold Utilization Options
    S/H Amp in Analog Path: E12-E14, E15-E16
    S/HAmp Bypassed: E11-E13, E17-E18
Sample/Hold Control Options
    S/H Amp Controlled by J2 Pin: (E36, E37 Open)
    S/H Amp Controlled by HADC574Z Status Output:
        E1-E2
HADC574Z Input Range Options
    10 Volt Input Range: E23-E24
    20 Volt Input Range: E25-E26
HADC574Z Unipolar/Bipolar Input Options
    Unipolar Input Conditions: E21-E22
    Bipolar Input Conditions: E19-E20
HADC574Z Output Format Options
    12-Bit Output: (E3 Through E10 Left Open)
    8-Bit Output: E3-E5, E4-E6, E7-E9, E8-E10
HDAC7545A Output Format Options
    Unipolar Output: E32-E34
    Bipolar Output: E30-E31, E33-E35
```

TABLE 11
JUMPER CONFIGURATION SUMMARY

Operation of the EB104 is taylored by positioning the Berg-type connectors between the appropriate pin pairs. This table shows a summary of the possible options and the corresponding jumper connections. In each case, it is imperative that one option is selected, but one only. For the jumperpost locations refer to Figure 12 or the PC board.

## AD Conversion Section

R4: S/H Amp Offset Adjustment
R2: Gain Adjustment Of A/D Conversion, Unipolar and Bipolar Modes (Same as R2 in HADC574Z data sheet, figures 11 and 12)

R3: Offset (Zero) Adjustment of A/D Conversion, Unipolar Mode Only (Same as R1 in HADC574Z data sheet, figure 11)

R6: Offset (Zero) Adjustment of A/D Conversion, Bipolar Mode Only (Same as R1 in HADC574Z data sheet, figure 12)

D/A Conversion Section
R8: Offset (Zero) Adjustment of Op Amp U6
R15: Offset (Zero) Adjustment of Op Amp U7
R16: Full Scale Output Trim for use in Bipolar Mode

R9: (Optional Resistor, Board Delivered With Pins Jumpered) VREF Trim for D/Á Conversion Adjustment; Used to Trim Full Scale Output in Unipolar Mode, or Zero Output in Bipolar Mode.

TABLE 12 TRIM POTENTIOMETER SUMMARY

Multi-turn potentiometers are supplied on the EB104 to allow fine adjustment of various analog conditions. Although the EB104 Is calibrated during manufacture to allow functionality, some adjustment may be necessary to obtain desired results.


VLOGIC $12 / \overline{8} \overline{C S}$ AO $R / \overline{\mathrm{C}}$ CE V vC

OUT
nd ref AGND in BIP $10 \mathrm{~V} \quad 20 \mathrm{~V}$ OFF IN IN

| PIN | PIN NAME | FUNCTION |
| :--- | :--- | :--- |
|  |  |  |
| 1 | VLOGIC | LOGIC SUPPLY VOLTAGE, +5 V |
| 2 | $12 / 8$ | DATA MODE SELECT INPUT |
| 3 | CS | CHIP SELECTINPUT |
| 4 | AO | BYTE ADDRESS/SHORT CYCLE INPUT |
| 5 | R/C | READCONVERT INPUT |
| 6 | CE | CHIP ENABLE INPUT |
| 7 | VCC | ANALOG POSITIVE SUPPLY, +15 |
| 8 | REFOUT | REFERENCE OUTPUT, +10V |
| 9 | AGND | ANALOG GROUND |
| 10 | REFIN | REFERENCE INPUT |
| 11 | N.C. | NOCONNECTION |
| 12 | BIPOFF | BIPOLAREFFSET |
| 13 | $10 V I N$ | 10 VOLTANALOG INPUT |
| 14 | $20 V I N$ | 2OV ANALOGINPUT |
| 15 | DGND | DIGITAL GROUND |
| $16-27$ | DBO-DB11 | DIGIALDATA OUTPUT |
| 28 | STS | STATUS OUTPUT |



| PIN | PIN NAME | FUNCTION |
| :--- | :--- | :--- |
|  |  |  |
| 1 | OUT1 | ANALOG CURRENT OUTPUT |
| 2 | AGND | ANALOG GROUND |
| 3 | DGND | DIGITAL LOGIC GROUND |
| $4-15$ | DBO-DB11 | OUTPUT DATA BITS |
| 16 | CS | CHIP SELECT |
| 17 | WR | DATA WRITE |
| 18 | VDD | POSITIVE POWER SUPPLY |
| 19 | VREF | REFERENCE INPUT VOLTAGE |
| 20 | Rfeedback | INTERNAL FEEDBACK RESISTOR |

FIGURE 15
HDAC7545A PIN ASSIGNMENT


FIGURE 16 HA2425 SAMPLE/HOLD AMP PIN OUT TOP VIEW


| INPUTS |  |  |  | OUTPUT |
| :---: | :---: | :---: | :---: | :---: |
| STROBE | SELECT | A | B | $Y$ |
| $H$ | $X$ | $X$ | $X$ | $L$ |
| $L$ | $L$ | $L$ | $X$ | $L$ |
| $L$ | $L$ | $H$ | $X$ | $H$ |
| $L$ | $H$ | $X$ | $L$ | $L$ |
| $L$ | $H$ | $X$ | $H$ | $H$ |

FIGURE 17
74LS157 2-TO-1 MULTIPLEXER/SELECTOR PIN OUT AND LOGIC TRUTH TABLE PIN OUTFROM TOP VIEW

(1) Note: Q-pak ${ }^{\mathrm{TM}}$ capacitors mounted in DIP sockets of U3, U4, U5

FIGURE 18 EB104 COMPONENT LIST

## SIGNAL <br> PROCESSING TECHNOLOGIES

## THERMAL CONSIDERATIONS FOR HIGH PERFORMANCE DEVICES

PAUL M. BROWN

## INTRODUCTION

The package of an integrated circuit is its interface to the outside world. The pins and bonding wires conduct power and control voltages to and from the silicon chip (die). In addition, the pins, bonding wires and body of the package transfer heat from the die to the outside environment. Just as electrical resistance is a measure of the efficiency with which current is conducted by an electrical connection, thermal resistance measures the efficiency of heat flow. There are four thermal resistances of concern to the systems designer: $\theta \mathrm{JC}$, the thermal resistance from the die (junction) to the package (case), $\theta C S$, the thermal resistance from the package (case) to the heat sink, $\theta$ SA, the thermal resistance from the heat sink to the ambient environment, and $\theta J A$, the thermal resistance from the die (junction) to the ambient environment through the package with no additional heat sink attached.

The junction temperature and the temperature of the die can be easily calculated (see the example below) given the ambient temperature, the appropriate thermal resistance, and the power dissipated on the die. It is important to keep the die temperature under the maximum specified limit, usually $150^{\circ} \mathrm{C}$, under worst case conditions; i.e. maximum ambient temperature, maximum power supply voltage, and maximum load to avoid permanent damage to the device. Reliability is also acutely affected by the junction temperature since many failure mechanisms are accelerated with an increase in temperature. An IC operating at a junction temperature, (TJ), of $125^{\circ} \mathrm{C}$ will typically exhibit a failure rate almost 150 times that of the same device operating at a junction temperature of $70^{\circ} \mathrm{C}$.

## SYSTEM THERMODYNAMICS

Thermal management in a board or system level application consists of transferring heat from an undesirable location (i.e. the die) to one where it can be dissipated into the environment without adversely affecting the system. There are three ways that heat is transferred: conduction, convection, and radiation.

Thermoconduction is the process of transferring heat through a medium from a relatively high temperature to a relatively low temperature. To maximize the conductive flow of heat, it is important to choose a medium with high thermal conductivity, such as copper or aluminum. The geometry of the medium should be chosen to yield the largest practical cross-sectional area and to shorten the conduction path. The rate of heat transfer is the greatest when there is a large difference between the high and low temperatures.

Thermoconvection, in the context of this discussion, is the transfer of heat from a solid (the IC and attached heat sinks) to a fluid (air). Convection depends upon the surface area across which the transfer takes place, the temperature difference between the solid and the fluid, and the characteristics of the fluid including: thermal expansion coefficient, specific heat, viscosity, density, and thermal conductivity. Free convection occurs when heat from the solid is conducted to the fluid in contact with it causing the fluid to become less dense and rise thus being displaced by fluid at a lower temperature. Convection is most effective if the fluid flow next to the solid is turbulent. This prevents boundary layers of fluid forming next to the solid thereby insulating the solid from the fluid.

Forced convection can be an order of magnitude more efficient than free convection. However, it is often more expensive to implement. When forced convection is used, the recommended air flow is usually between 200 and 500 fpm (feet per minute). Care should be taken to insure that this air flow is turbulent.

To maximize the effectiveness of convection, it is important to mount the heat dissipating surfaces in the vertical direction for free convection or along the air flow for forced convection. The enclosure must have proper ventilation so that the flow of air is not restricted. Place low power devices close to the air source in forced convection systems to keep them at the lowest possible temperature.

Figure 1. Basic Thermal Circuit
Heat is also transferred via infra-red radiation. To maximize thermal radiation, it is important to choose a radiating element that has the largest effective surface area (surface area where fins do not face each other) and the highest emissivity. The radiating element must have a temperature that is high relative to that of near objects. This is especially true for the object or media (i.e. enclosure or air) that is meant to receive the radiated heat. If the "radiator" is not at the highest relative temperature, it will absonb radiated heat energy.

## CALCULATING THE OPERATING DIE TEMPERATURE

A thermodynamic "circuit" can be used to easily calculate heat flow and temperature rises. Figures 1 and 2 below illustrate that heat is analogous to electrical current, temperature to voltage, and thermal resistance to electrical resistance. Ohms (volts per amp) are, therefore, analogous to ${ }^{\circ} \mathrm{C}$ per watt. The circuit in Figure 1 is for a device with no external heat sink and Figure 2 is for a device with an external heat sink. The minimum die temperature is the ambient temperature (if no power is dissipated).

Example: Calculate the junction temperature of an IC that dissipates one watt, has no external heat sink, operates in an ambient environment of $45^{\circ} \mathrm{C}$, and has a $\theta \mathrm{JA}$ of $75^{\circ} \mathrm{C} / \mathrm{W}$.
Answer: $\mathrm{TJ}=120^{\circ} \mathrm{C}$ (see Figure 3)


Figure 2. Thermal Circuit with External Heat Sink


Figure 3. Junction Temperature Calculation


## PACKAGE THERMAL RESISTANCE

The thermal resistance of an IC, both $\theta J \mathrm{~A}$ and $\theta \mathrm{JC}$, depend upon several unique product specific characteristics. Among these are: die size, the method used to attach the die to the package (glass, gold, eutectic, epoxy), bonding wire thickness, the number of bonding wires, package cavity size, package material type, package geometry and design, and package emissivity. Thermal resistance is, therefore, typically specified on the device data sheet. OJA is generally specified for a device inserted into a PC board mounted socket in still air at $25^{\circ} \mathrm{C}$. This specification includes the effects of both convection and radiation. If the ambient conditions are different, i.e. moving air, 日JA will be different. $\theta J C$, on the other hand, is measured with the package attached to an infinite heat sink and is a measure of thermal conduction from the die to the package.

The graphs below give a representation of the ranges of $\theta$ JA and $\theta \mathrm{JC}$ that can be expected from industry standard packages. This data has been compiled from information supplied by several semiconductor and package manufacturers and is valid at sea level in still air assuming free convection. Under these conditions, approximately $70 \%$ of heat transfer occurs through convection and $30 \%$ by radiation. The thermal resistances of packages and heat sinks must be derated in other environmental conditions due to the loss in effectiveness of heat transfer. At high altitudes ( $770,000 \mathrm{ft}$.), only $30 \%$ of heat transfer is by convection (due to the less dense air) and $70 \%$ by radiation. In space (a very good vacuum), all heat is transferred by radiation. At ambient temperatures greater than $50^{\circ} \mathrm{C}$ heat transfer suffers due to decreased air density. Since there are many variables that affect thermal resistance specifications, the data supplied here is generic information and is only approximate. Consult the data sheet or the manufacturer for thermodynamic specifications of a particular device.

Figure 4. Thermal Conduction Channels


## HEAT SINKING

A heat sink is a thermoconductive device that is mechanically affixed to the integrated circuit to reduce the thermal resistance from case to ambient (an infinite heat sink can only reduce $\theta J A$ to $\theta J C$ ). Heat sinks are used with ICs that generate more heat energy than their package can effectively dissipate. Heat sinks include: devices designed to aid heat dissipation, the circuit board and its conductive traces. The ability of the circuit board to conduct heat away from the IC can be enhanced in several ways. First, whenever possible, design the P.C. board such that either a large ground or a Vcc plane is around and directly under the IC. When layout permits, wide ground traces (of 2 oz . copper) can be used to form a heat conducting channel from under the IC to the edge of the P.C. board where a good thermal connection can be made to the chassis (see Figure 4). It is important that these heat conducting channels pass under the IC since the die is usually attached to the bottom of the package (except for "cavity down pin grid arrays"). The most efficient heat conduction path is, therefore, out the bottom of the package. The package leads can also conduct a significant amount of heat away from the IC. This is especially true if 2 oz . copper traces are used. In most cases, layouts will be complicated enough that multilayer P.C. boards will be required. This is almost unavoidable for large pin count packages or when controlled impedance techniques, such as microstrip or stripline, must be used. Multi-layer boards afford a great deal more freedom for thermal design than two layer boards. Discrete heat sink devices are available in a wide variety of forms from manufacturers, such as EG\&G, Wakefield Engineering, Avid Engineering, or IERC.

Component placement is also critical. DO NOT place components that dissipate large amounts of power, such as dropping resistors, voltage regulators, etc., in close proximity to ICs that are themselves dissipating large amounts of power. Concentration of power dissipating components makes heat removal very difficult. Heat radiated by one component will be absorbed by another. Some components that appear in analog to digital and digital to analog circuitry, such as voltage references, OP amps, and buffer amplifiers, are very sensitive to temperature and should be isolated from thermal sources. Arrange components and heat sink fins to avoid blocking convection currents or forced air. Take into account the orientation that the circuit board will have when it is installed and the expected flow of convection currents and/or forced air.

It should be obvious from the above discussion that thermal design must be an integral part of the overall design of any board or system. Installing glue on or clipon heat sinks or a fan as an afterthought is no substitute for well planned, thermal design.

## REFERENCES

EG\&G Wakefield Engineering. Active Cooling Products and Capabilities. Massachusetts: EG\&G Publications and Media Center, 1985.

EG\&G Wakefield Engineering. Standard Products Catalog. Massachusetts: EG\&G Publications and Media Center, 1985.

International Electronic Research Corporation. Heat Sink/Dissipator Products and Thermal Management Guide. International Electronic Research Corporation, 1985.

(1) This is generic data. For exact values for a given product, consult a product data sheet or the manufacturer.

NOTES:

## EB105 EVALUATION BOARD

INCLUDES HSCF24040 PROGRAMMABLE 7TH ORDER LOW PASS ACTIVE FILTER
Craig Wiley June 1988

## FEATURES

- Complete With Socketed HSCF24040ACD Device
- Demonstrates HSCF24040 Performance and Capabilities
- Toggle Switches for On-Board Control and Programming
- Connectors Allow Easy Interfacing of External Control, Programming, and Analog Signals
- Crystal Time Base
- Leaded Power Supply Connector


## GENERAL DESCRIPTION

The EB105 Evaluation Board allows full exercise of the Honeywell HSCF24040 Programmable 7th Order Low Pass Active Filter. Unlike a handwired breadboard, this ground-planed, printed circuit board provides a high performance, noise-free environment. It provides full demonstration and evaluation of the superb HSCF24040 dynamic characteristics. Programming and control of the device is conveniently enabled by onboard toggle switches. Alternately, programming and control can be accomplished through the on-board ribbon cable connector. This option allows software control which can aid in system development.

Taking full advantage of the HSCF24040 architecture, the EB105 provides an analog input and output for both the RC and switched-capacitor filters. Both of these low-

## APPLICATIONS

- HSCF24040 Evaluation
- Prototype System Development
- Programmable General-Purpose Subassembly


## EQUIPMENT REQUIRED

- Power Supply ( $-5,+5$ Volts)
- Analog Signal Source
- Analog Signal Monitor or Analyzer
pass filters are fully programmable. Analog interfacing is accomplished with on-board BNC connectors to minimize noise and digital signal coupling. The EB105 also makes use of separate analog and digital supply grounds to further minimize digital coupling.

A clock crystal is supplied on the board which utilizes the HSCF24040 crystal oscillator feature. An external time base can be used optionally. BNC connectors are provided for external clock input and clock output, for the CONVRT output and the SYNC control line. Use of BNC connectors on these active digital lines assure a minimum of digital to analog coupling.

Application Note AN111 describes HSC24040 interfacing in detail and should be useful as a reference.

## FIGURE 1 EB105 BOARD FEATURES



## EB105 LAYOUT AND GENERAL INFORMATION

The EB105 contains one socketed HSCF24040 integrated circuit, an assortment of toggle switches and connectors, and a few discrete components used for power supply decoupling and logic voltage pull-up or pull-down. Board layout is shown in Figure 3. The prime function of the EB105 is to provide a low noise operating environment for the HSCF24040 and to allow ease of interface and programming for the purpose of device evaluation.

## POWER SUPPLY CONNECTION

Power is supplied though the leaded Molex connector as detailed in Figure 2. Ensure that the beveled edges of the male and female connectors are aligned prior to coupling. Digital and Analog Ground should be connected together at the power supplies to provide maximum noise isolation. The male and female connectors should be coupled and the power supplies connected prior to turning on the power supplies. The power supply current consumption will be that of the HSCF24040 which is typically 15 mW .


FIGURE 2
POWER SUPPLY CONNECTION
Leaded Power Connector for Jack J6 Top View

## PROGRAMMING AND PARAMETER CONTROL

Operation of the EB105 must be preceded by device programming in order to establish operating characteristics. This can be accomplished manually by use of the on-board toggle switches or by software though ribbon connector jack J1. Table 1 summarizes the EB105 toggle switches, most of which are directly related to device programming. The direct programming mode, established by switch S12, allows the HSCF24040 characterisics to be changed "on the fly" by register logic switches S1-S10.

Register programing and device control can also be accomplished externally though jack J 1 , the ribbon cable connector. Figure 5 shows the pinout of jack J1. Note that each pin of jack J1 is connected directly the corresponding pin of the HSCF24040. When using jack J1, ensure switches S1-S10 and S13 are in the open (center) position and S12 is in the "DP" position.

Please refer to Application Note AN111 for further information on register programming and the other input logic control.

## ANALOG INTERFACING

The HSCF20404 is a low power CMOS analog circuit that is intended for applications that require driving adjacent circuitry only. The minimum output drive capability is limited to 5 kohm in parallel with 50 pF , however as much as 100 pF seldom creates a problem. Since most coaxial cable has approximately 30 pF capacitance per foot, test leads connected to Rc OUT or Sc OUT should be kept as short as possible. Excessive load capacitance will cause excessive clock feedthrough noise since the stability of the output operational amplifier is affected.


FIGURE 4
EB105 BOARD LAYOUT
Top View, Actual Size

## TABLE 1 EB105 TOGGLE SWITCH SUMMARY (PART 1)

## Switches S1 to S10: Register State Operators

Position of each switch (up or down) determines the logic state of the corresponding input register upon loading. The switches will directly affect the internal logic states when the device is in the Direct Program Mode as described below. Each switch is disconnected in the center position which allows programming though jack J1.

Type: Double Pole, Single Throw, 3 Position
Positions;
UP: Loads Logic 1 State
CENTER: Disconnects switch, allows programming though Jack J1
DOWN: Loads Logic 0 State
S1: Decimator Sample Rate Bit D4
S2: Decimator Sample Rate Bit D3
S3: Clock to SCF Bandedge Divide Down Ratio Bit D2
S4: Clock to SCF Bandedge Divide Down Ratio Bit D1
S5: Clock to SCF Bandedge Divide Down Ratio Bit D0
S6: RC Filter Bandedge Bit D7
S7: RC Filter Bandedge Bit D6
S8: RC Filter Bandedge Bit D5
S9: DC Gain Bit G2
S10: DC Gain Bit G1
Switch S11: "XTAL OSC CONTROL", Crystal Oscillator Control Switch
This switch enables and disables the HSCF24040 crystal oscillator function. It is directly connected to device pin CLKIN and jack J3. When it is down in the "OFF" position it allows a clock input into jack J3 to serve as the HSCF24040 time base. When it is in the up "ON" position pin CLKIN is tied low to -5 V which selects the internal crystal oscillator to serve as the time base.

Type: Single Pole, Single Throw
Positions;
UP: "ON" which enable the internal clock
DOWN: "OFF" which disables the internal clock and allows operation by the external clock

## Switch S12: Direct Program Switch

Direct program mode causes the data registers for D0-D7, G1 and G2 to act transparent. When switch S12 is up in the "DIRECT PROGRAM" position, CS is pulled to VSS ( -5 V ) by R6. This disables the A0, AS, WR, and DS inputs and places the HSCF24040 in the direct program mode. When switch S12 in down in the "MANUAL LATCH" position, input register loading is controlled by switch S15; switch S13 must be in the "BW" or "GAIN" position. Note that data latch control inputs CS, AO, AS, WR, and DS can be driven from jack J1 when S12 is in the "DP" position and S13 is in the open (center) position.

Type: Single Pole, Double Throw
Positions:
UP: "DIRECT PROGRAM" mode, D0-D7, G1, G2 latches transparent (switch open)
DOWN: "MANUAL LATCH" mode, loading controlled by S15 (switch closed)

## TABLE 1 EB105 TOGGLE SWITCH SUMMARY (PART 2)

## Switch S13: Register Select Switch

This switch, which is tied directly to pin AO, selects either the D0-D7 registers or the G1, G2 registers during manual loading. It is not used in the Direct Program Mode. When in the "GAIN" (down) position, it sets pin AO to logic 0 which allows access to register bits G1 and G2. When in the "BW" (up) position, it sets pin A0 to logic 1 which allows access to register D0 through D7. With switch S13 in the center position, it is disconnected and allows control of pin A0 though Jack $\mathrm{J1}$. The purpose of the AO pin is to allow use of an 8 -bit bus to write all ten registers. The data into pin AO can be latched by a 1 to 0 logic transition on pin AS; pin AS is pulled high by resistor R9 and can be pulled low by pin AS of jack J1.

Type: Double Pole, Single Throw, 3 Position
Positions:
UP: "BW", Bits D0-D7 Latch Access
CENTER: Switch Open (Control enabled by jack J1) DOWN: "GAIN", Bits G1, G2 Latch Access

## Switch S14, "CONFIG SELECT", Filter Configuration Selection

This switch controls the logic state of HSCF24040 pin AASM which internally determines the analog input to the switched-capacitor filter. In the down "AA" position logic state 1 is forced which establishes the RC filter output as the SCF input. In the up "SM" position logic state 0 is forced which establishes the ScIN analog input as the input to the SCF. This switch does not have a corresponding function on Jack J1.

Type: Single Pole, Single Throw
Positions;
UP: "SM", Analog input ScIN is SCF input (Logic 0)
DOWN: "AA", RC filter output is SCF input (Logic 1)

## Switch S15, "LATCH DATA" Data Strobe Control Switch

During manual loading, pushing this momentary-contact switch up into the "L" (Latch) position loads the input registers by pulling the DS input to ground. Concurrently, switch $S 12$ must be in the "MAN" (DOWN) position or pins WR and CS must be pulled low at jack J 1 . This switch is not used in the Direct Program Mode.

Type: Single Pole, Single Throw, Momentary Contact
Positions;
UP: "L", Latches register data (DS = logic 0), Momentary Contact
DOWN: (DS = logic 1)

## Switch 16: Power Down Switch

This switch is used to disable the analog circuitry of the HSCF24040 thus conserving power. Along with pullup resistor R12, it controls the logic state of pin PD.

Type: Single Pole, Single Throw
Positions;
UP: "POWER DOWN", Analog Portion Disabled (PD = logic 1)
DOWN: "POWER ON", Device Fully Functional ( $\mathrm{PD}=$ logic 0 )

## TABLE 2 EB105 BNC CONNECTOR SUMMARY

Jack J2: "CONVRT", External A/D Converter Control Output Pin
This active low output signal indicates when the ScOUT output is valid, i.e., when the decimator output has settled. It is used to trigger an external A/D converter or sample/hold amplifier. This jack is directly connected to the CNVRT pin of the HSCF24040.

Jack J3: "CLK IN", External Clock Input
This input jack is used to drive the HSCF24040 with an external clock. Switch S11 must be in the OFF position for this input to function. This jack is connected directly to the CLKIN pin of the HSCF24040.

Jack J4: "CLK OUT", Device Clock Output
This output jack provides a buffered version of either CLKIN or the internally generated crystal oscillator output. It is connected directly to pin CLKOUT of the HSCF24040.

Jack J5: "SYNC", Decimator Sampling Sync Input
This active low input jack resets the internal logic and counters, and can be used to synchronize the output of several devices. This jack is connected directly to pin SYNC of the HSCF24040.

## Jack J7: "Sc OUT", Switched-Capacitor Filter Output

This jack is the analog output of the switched-capacitor filter after passing through the decimator. It is directly connected to the pin SCOUT of the HSCF24040. Optional load resistor R13 can be added on the EB105 board.

Jack J8: "Rc OUT", RC Filter Output
This jack is the analog output of the RC filter and is connected directly to pin RCOUT of the HSCF24040. Optional load resistor R14 can be added on the EB105 board.

Jack J9: "Rc IN", RC Filter Input
This jack is the analog input to the RC filter and is connected directly to pin RCIN of the HSCF24040.
Jack J10: "Sc IN", Switched-Capacitor Filter Input
This jack is the analog input to the Switched-capacitor filter and is directly connected to pin SCIN of the HSCF24040. This pin is internally enabled only when switch S14 "CONFIG SELECT" is up in the "SM" position.


FIGURE 5
RIBBON CABLE CONNECTOR JACK J1 PIN FUNCTION SUMMARY

NOTES:

# SIGNAL PROCESSING TECHNOLOGIES 

## APPLICATION NOTE FOR THE HADC77600 50 MHz 10-BIT FLASH A/D CONVERTER EVALUATION BOARD WITH TRACK-AND-HOLD

 by Tom DeLurio and ViI Bahadur
## FEATURES

## ${ }^{\circ} 50$ MSPS TYPICAL CONVERSION RATE

- 25 MHz Full Scale input Bandwidth
- 3/4 LSB Integral Linearity (Adjustable with three reference ladder taps)
- Preamp Comparator Design/Optional Input Buffer
- Data Ready output clock generator
- Differential Output Drive - 50 or $75 \Omega$


## GENERAL DESCRIPTION

The EB106 evaluation board provides a tool to measure the performance of the HADC77600 10-bit flash A/D converter in an industry standard board level pinout. The input to the A/D converter consists of an input buffer/gain stage for a gain of 1 or 2. A track-and-hold for fast input signals, and a gain/buffer stage to drive the HADC77600 at a gain of 2 to provide a full scale input to the ADC. Included on the unit are two 100K ECL hex D-type flip-flops for differential output drive into $75 \Omega$.

The sample rate can be set up to 50MSPS for digitizing signals up to 25 MHz . The full scale input range is -1.5 to +1.5 Volts.

## APPLICATIONS

- Evaluation of the HADC77600 ADD Converter
- 10-bit Video Digitization
- Digital Oscilliscopes
- Spectrum Analyzers
- Radar, EW
- Direct RF Down-conversion
- Medical Electronics: Ulitrasound, CAT Instrumentation

The HCMP96870A is a dual high speed differential voltage comparator used to generate an adjustable ECL compatible clock signal for timing skew between the track-andhold, AD converter, and output flip-flop registers. The comparator also produces differential data ready output pulses for use in determining when data is valid at the output pins.

An adjustable precision voltage regulator is on board for biasing up the ADC ladder reference resistors. Three of the HADC77600's seven ladder taps are adjusted using precision resistors and op amps to obtain better integral linearity.

## BLOCK DIAGRAM



## GENERAL INFORMATION

The EB106 evaluation board is a fully assembled, calibrated and tested circuit board designed to aid in the evaluation of Honeywell's HADC77600 10-bit Flash AD converter. The board contains circuitry for track-and-hold operation, buffering and adding gain to the input signals, generating reference voltages, and programming delays for ECL level differential clock signals. All digital inputs and outputs are 10 KH and 100 K ECL compatible and provisions are made for gain, offset and linearity adjustments. There are adjustable capacitors available to control clock delay between the A/D, T/H and output registers as well as the data ready output signal.

The EB106 board is a four layer P C card that is manufactured for true microstripline performance. The two center copper planes are welded to a center layer of G.F. epoxy to form a large internal ground plane below the signal traces. The plane is broken into digital and analog grounds to provide separate grounding for corresponding components to achieve low noise operation. The analog and clock inputs and ouputs can be connected to standard $50 \Omega$ SMA connectors for better performance or to the input/output board pins. All digital interconnects achieve $75 \Omega$ line impedance with $121 / 195 \Omega$ thevenin equivalent terminations at the end of the ECL lines. The lines from the outputs of the HADC77600 to the 100151 data registers are $130 \Omega$ impedance. The board output pins are connected to $510 \Omega$ pull down resistors to -5.2 V , and Tektronix high impedance probe jacks are provided to monitor the clock lines and output LSBs. Standard $-5.2 \mathrm{~V},+5 \mathrm{~V}$, and $\pm 15$ Volt power supplies are required for operation of the EB106, with nominal power dissipation of less than 15Watts. An optional input buffer, track-and-hold amplifier and linearity TAP amplifiers are on board for high performance applications.

## ANALOG INPUT SECTION

The analog input section is shown in Figure 1 and 5. The input signals can either be put in through board pin 9 or 10 , or through the SMA conector on the pin 9 board trace. The input traces are connected to a CLC231/EL2022 high frequency buffer-amplifier (See Table 1 for specifications). The inputimpedance to the board is $500 \Omega$ or $250 \Omega$ and the gain is set at 1X or $2 X$ depending on how the two input pins are connected. If analog input \#1 and \#2 are connected together, the gain is set at 2 Xand impedance is $250 \Omega$. If either input \#1 or \#2 are driven separately, the gain is 1 X and impedance is $500 \Omega$. A 1 Volt $_{\text {p-p }}$ analog input with the 2 X gain setting or $2 \mathrm{Volt}_{\text {p-p }}$ with the 1 X setting should be applied for best operation. The negative input to the CLC231/EL2022 is tied to an offset adjust to center the input signal to the HADC77600 around ground, which is needed if a 1 or $2 \mathrm{~V}_{\text {p }}$. input signal is applied. Futher fine adjustment is provided by the two offset adjust pins on the CLC231/EL2022.

## TRACK-AND-HOLD AMPLIFIER

The track and hold amplifier is Addacon's AHT-1010. The hold capacitor is internal to the device so no special capacitor is needed for good operation. The ADDACON's T/H could directly drive the 300pf input capacitance of the HADC77600 and provides the least amount of distortion. However Analog Devices T/H type HTS-0010KD with a Comlinear's CLC 221 buffer amp or Comlinear's T/H CLC 940 could also be used for digitization of lower analog frequencies The clock to the $T / H$ is buffered by a comparator to add delay to compensate for the input amplifier. Another delay is added to the clock after the T/H for the ADC to compensate for the T/H and buffer -amp.

## A/D BUFFER

There are two options on the board for driving the HADC77600. The first is to use a high performance external buffer amplifier. The buffer used is either a CLC231 or EL2022. Due to the 300 PF input capacitance of the ADC, compensation components are provided and can be adjusted for the desired gain/phase response required. The compensation is factory adjusted for 25 MHz bandwidth operation with minimum ringing. There are two options for compensating for the input capacitance. One way is the adjustable $5-20 \mathrm{pF}$ capacitor in the feedback loop in parallel with the $250 \Omega$ feedback resistor. The capacitor is used in conjunction with the $.1 \mu \mathrm{~F}$ capacitor in series with the $75 \Omega$ resistor across the input pins (pin 5 and 6). The second compensation option is the snubber network at the output of the buffer-amp.

## TABLE 1 - COMLINEAR CLC231 BUFFER AMPLIFIER

| SPECIFICATION | CLC231 |
| :--- | :---: |
| Gain Range | $\pm 1$ to 5 |
| Output (V, mA) | $\pm 11,100$ |
| Slew Rate (V/usec) | 3000 |
| -3 dB Bandwidth (Av=2) | 165 MHz |
| Settling Time (nsec, \%) | $12,0.1$ |
|  | $15,0.05$ |
| Harmonic(dBc) Second <br> Distortion Third | -55 |



FIGURE 1 - INPUT PIN CONFIGURATIONS FOR $1 V_{\text {p.p }}$ AND $2 V_{\text {p.p }}$ VOLTAGE RANGE OPTIONS. WHEN DRIVING THE INPUT WITH A $50 \Omega$ OR $75 \Omega$ SOURCE, THE CORRECT TERMINATION RESISTOR MUST BE ADDED TO THE INPUT TO THE BOARD.

The gain of the buffer amplifier can be decreased by changing the $250 \Omega$ feedback resistor (connected between pins 5 and 11) to a smaller value. Do not, however, put in a value less than 125 $\Omega$. By decreasing the gain, there will be an increase in the available bandwidth of the amplifier. The BNC connector shown in the schematics near the output of the buffer-amplifier canbe used for monitoring the buffer output and input to the HADC77600. The SMA should be connected to a $50 \Omega$ terminated oscilliscope and will provide a 10X attenuated signal.

The second choice for driving the ADC is to use the internal buffer amplifier provided with the HADC77600. Jumper options are included on the board to connect the input signal to the amplifier and connect the amp output to the ADC input. The external buffer-amp must be removed to operate the board in this way.

The third way is to drive the ADC directly by using a different signal route around the $\mathrm{T} / \mathrm{H}$ amp. The input buffer can be bypassed by removing the $6.8 \Omega$ resistor at the output of the CLC231 and the $470 \Omega$ resistor between the SMA connector and the HADC77600. Bypass the $470 \Omega$ resistor with a jumper wire and the HADC77600 can be driven directly. The inputimpedance to the converter is $2 \mathrm{~K} \Omega$ in parallel with a 300 pF distributed capacitance.

## 100K ECL CLOCK GENERATOR

Any type high frequency signal generator with differential ECL level outputs can be connected to the two clock $50 \Omega$ SMA connectors or to the board pins 2 and 3. The board can also be driven single-ended if one input pin is terminated to ground with $50 \Omega$.

The ECL clock section consists of two HCMP96870/A dual comparators. A timing delay and skew is necessary between the T/H amplifier and A/D converter to set the time when the ADC samples the output of the T/H at various frequencies. This adjustment becomes increasingly important at high speed operation. The ideal setting would be for the ADC to receive an input after the T/H settles to a value that is ideally dc to get 10 -bit accuracy. This is accomplished by the variable capacitor across the inputs of comparator B of the HCMP96870A. The capacitor in parallel with the two input resistors cause the clock signal to be ramped for more control over the switching point of the comparator. A nominal delay setting is 22ns between when the T/H amp is strobed and when the ADC receives a clock change (see Figure 3). The pulse width of the sample command clock signal should be 10 to 15 ns wide. To vary the duty cycle, a threshold potentiometer can be adjusted at the input to comparators A and B .

The timing of the EB106 is based on a pipeline delay so that

TABLE 2 - POTENTIOMETER AND CAPACITOR ADJUSTMENTS

| NO | FUNCTION |
| :--- | :--- |
| R1 | Pot for adjusting output voltage from the ICL7664 <br> voltage regulator to produce a -2V reference <br> voltage for the VRBF pin A1 on the HADC77600. |
| R2 | Pot for setting output voltage from the LM317 <br> voltage regulator to produce a +2V power supply <br> voltage for the HADC77600. |
| R18 | Pot for fine adjustment of offset voltage in the <br> positive direction to center the input signal to the <br> HADC77600 around ground. |
| R22 | Pot for large adjustment of offset voltage in both <br> negative and positive direction to center the input <br> signal to the HADC77600 around ground. |
| R29 | Pot for fine adjustment of offset voltage in the <br> positive direction to center the input signal to the <br> HADC77600 around ground. |
| R35 | Pot for fine adjustment of offset voltage in the <br> negative direction to center the input signal to the <br> HADC77600 around ground. |
| R37 | Pot for fine adjustment of offset voltage in the <br> negative direction to center the input signal to the <br> HADC77600 around ground. |
| C17 | "Lead" Capacitor for changing the damping factor <br> of the input buffer. This has been set for a flat <br> response. |
| C47 | Cap for adjusting time delay between the T/H <br> amplfier and the ADC. |
| C51 | Cap for adjusting time delay between the ADC <br> and the output data registers. |
| C52 | Cap for adjusting time delay between the output <br> data registers and the data ready clock signals. |
| C62 | Cap for adjusting pulse width of the data ready <br> differential output clocks. |

data arives at the output after a number of clock pulses due to the latency inherent in the ADC and output registers. The timing diagramin Figure represents whenthe true data will arrive at the output pins. Furthermore, differential output clocks (Data Ready and/Data Ready) signify when the data
settles out and is valid at the output pins. Either the rising edge Data Ready or falling edge of /Data Ready can be used as an output strobe. The adjustments for DR and/DR are only usable at 20 MHz and above clock rates. The pulse width is set by C 62 and can be adjusted to vary the time the DR and /DR are on. The second HCMP96870 is used for the one-shot to add additional time delay and pulse width adjustments to the data ready pulses. The equation for determining the width is:


## FIGURE 2 - DATA READY CLOCK GENERATOR

## TABLE 3 - OUTPUT LOGIC CODING

| MINV <br> LINV | 0 | 1 1 | 1 | 1 |
| :---: | :---: | :---: | :---: | :---: |
| 0 V | 111... 11 | 100...00 | 011...11 | 000...00 |
| - | 111... 10 | 100...01 | 011... 10 | 000...01 |
| - | - | - | - | . |
| - | - | - | - | - |
| $\mathrm{VIN}_{\text {r }}$ | 100... 00 | 111. . . 11 | 000...00 | 011. . . 11 |
|  | 011... 11 |  |  |  |
| - | 011... 11 | 000... 00 | 111. . . 11 | 100...00 |
| - | - | - | - | - |
| - | - | - | - | - |
| - | . | - | - | - |
| - | 000... 01 | 011... 10 | 100...01 | 111... 10 |
| -2v | 000...00 | 011... 11 | 100...00 | 111... 11 |
| 1: $\mathrm{V}_{\text {I }}, \mathrm{V}_{\text {O }}$ |  |  |  |  |
| $0: \mathrm{V}_{\text {IL }}, \mathrm{V}_{\text {OL }}$ |  |  |  |  |

## BOARD LAYOUT

The layout of the EB106 board is shown in Figure 6. The Figure shows the position of the various potentiometers and variable capacitors for adjusting ofsets and time delays. In addition, the position and types of all components are shownin Figure 6 and the parts list in Table 5. All offsets are preset for 2Vp-p bipolar inputs that swing around ground. Figure 4 and 6 show the position of the board pins and their functions. There are separate digital and analog ground pins that are connected together through an RF bead between the digital and analog ground planes. The +15 V and -15 V power supplies are decoupled to the analog ground plane and the +5 V and -5.2 V are bypassed to the digital ground plane.

The MINV and LINV inputs on the ADC are left floating but are tied internally to an ECL low. The connection choices for MINV and LINV and the corresponding output logic are shown in Table 3.

## OUTPUT REGISTERS

The output data register section consists of two F100151 HEX D-type flip-flops. These provide 10 differential output
data paths that are 100 K ECL compatible. Each databit has HEX D-type flip-flops. These provide 10 differential output
data paths that are 100 K ECL compatible. Each databit has Q and/Q outputs that have $510 \Omega$ pulldown resistors to
-5.2 V . All outputs can drive 50 or $75 \Omega$ loads and unused Q and/Q outputs that have $510 \Omega$ pulldown resistors to
-5.2 V . All outputs can drive 50 or $75 \Omega$ loads and unused output pins can be left floating. drive three of the HADC77600 reforence taps and the top reference voltage (VRTF). The bottom reference (VRBF) is driven by the Maxim ICL7664ACPA precision adjustable negative voltage reference.

The reference voltage for the HADC77600 is generated by the ICL7664 and the -2Volt setting is controlled by the precision Vishay potentiometer 1280G (20K 2 20T). The A/D converter's +2 Volt reference and 3 voltage taps are controlled by one PMI quad op-amp ( OP-11). The magnitude of each setting is futher adjusted with potentiometer R25, R26, R32, R37, and R38 as shown in the detailed schematic (Figure 4) and board layout (Figure 5) as well as Table 2.

## A/D CONVERTER SECTION

The two input pins to the HADC77600 are tied together for connection to an input signal. The pins can be connected to either the external CLC231/EL2022 or to the internal input buffer, or to an extemal source. There are jumpers to allow use of the internal buffer-amplifier so that the CLC231/EL2022 can be removed from the board.

FIGURE 3 - EB106 TIMING DIAGRAMS


## DATA READY OUTPUT TIMING


timing adjustments between the t/h amplifier and the hadc77600. THE DELAY BETWEEN THE T/H AND ADC AND THE PULSE WIDTH (PW) OF THE ADC CLOCK CAN ALL BE ADJUSTED FOR OPTIMAL THD AND SNR SPECIFICATIONS TO GET 10-BIT ACCURACIES.


PIN DESIGNATIONS

| PIN | FUNCTION | PIN | FUNCTION |
| :---: | :---: | :---: | :---: |
| 1 | DIGITAL GROUND | 19 | Bir 8 |
| 2 | ENCODE COMMAND | 20 | Bm 7 |
| 3 | ENCODE COMMAND | 21 | BIT 7 |
| 4 | DIGITAL GROUND | 22 | ВाT 6 |
| 5 | -5.2V | 23 | - $\overline{\text { BIT } 6}$ |
| 6 | $+15 \mathrm{~V}$ | 24 | BIT 5 |
| 7 | -15V | 25 | BIT 5 |
| 8 | ANALOG GROUND | 26 | BIT 4 |
| 9 | ANALOG INPUT 31 | 27 | BIT 4 |
| 10 | ANALOG INPUT 32 | 28 | Brr 3 |
| 11 | +5V | 29. | BIT3 |
| 12 | ANALOG GROUND | 30 | BrI? |
| 13 | ANALOGGROUND | 31 | Bח2 |
| 14 | Вा10 | 32 | BrI 1 |
| 15 | BT10 | 33 | BIT 1 |
| 16 | Br\| 9 | 34 | DATA READY |
| 17 | BT8 | 35. | DIG GROUND |
| 18 | Вाॅ 8 | 36 | DATA READY |

FIGURE 4 - EB106 DIMENSIONS, PIN PLACEMENT AND DESCRIPTIONS

There are $50 \Omega$ SMA connectors at the input to the clock pins and the analog signal pin that can be used in place of the board pins for better performance. There are also connectors after the track-and-hold amplifier and at the input to the HADC77600 for bypassing the T/H or the buffer amplifier.

## POWER SUPPLY CONNECTIONS

Power to the EB106 is supplied through the board level pins. The supply pins are marked on the board silkscreen for the correct voltages and polarities as shown in Figure . Make sure all the supply pins are connected before powering up the board.

The power requirements for the EB106 at nominal supplies is shown in Table 4. When powering up the board, check to see if the current draw from each supply is equivalent to the numbers in the table. If there is a large difference, then recheck your connections. There are no supply protection diodes on the board for any reverse polarity connection nor is over-voltage protection provided. It is very important that the supplies be set up correctly!

DO NOT TURN ON THE POWER UNTIL ALL LEADS ARE CONNECTED TO THE SUPPLIES AND THE HARNESS IS ON THE BOARD!!

TABLE 4 - POWER DISSIPATION

| EB106 |  |  |
| ---: | :---: | :---: |
| Voltage | Current | Power |
| +15 V | .128 A | 1.92 W |
| -15 V | .10 A | 1.5 W |
| +5 V | .744 A | 3.72 W |
| -5.2 V | 1.50 A | 7.8 W |
|  |  | 14.94 W |
|  |  |  |

IT IS HIGHLY RECOMMENDED THAT AT LEAST 500LFPM OF FORCED AIR BE APPLIED WHEN OPERATING THE EB106.



TAINING THE HADC77600 AND A TRACK-AND-HOLD AMPLIFIER.

HADC77600 PIN DESCRIPTION

| Pins | Description |
| :--- | :--- |
| VEE | Analog and digital negative supply. Typically -5.2 Volts. |
| VBIAS | Supply voltage. Typically +2.0 Volts. |
| VCC | Positive digital supply. Typically +5.0 Volts. |
| AGND | Analog ground. |
| DGND | Digital ground. Return for ECL outputs. Return to termination ground. |
| VRT | Most positive reference. Typically +1.50 Volts. |
| VRTS | Sense pin for the positive reference. |
| VRB | Most negative reference. Typically -1.50 Volts. |
| VRBS | Sense pin for the negative reference. |
| VR1 thru VR7 | Reference ladder taps in 1/8 scale increments for ladder adjustments. |
| LINV | Data complement control for bits 0 through 8. |
| MINV | Data complement control for bits 9 and 10 (OVR). |
| VIN | Flash converter input. |
| D0 thru D9 | Digital ECL outputs. Capable of driving 75 Ohm loads to 10KH specifications. |
| D10 or OVR | Over-range bit. True when the input exceeds the voltage at VRT. |

## HADC77600 PIN OUT





NOTES:

## ANALOG/DIGITAL INTERFACE REQUIREMENTS FOR THE HSCF24040

Richard D. Davis

### 1.1 INTRODUCTION

This technical note describes the internal workings of the HSCF24040 and assists the user in incorporating it into a system design. In particular, the interface requirements (both analog and digital) are described at length. Additionally, the system issues that determine how to choose the proper SC filter and RC filter bandwidths are discussed.

The HSCF24040 is a monolithic active filter system. It's analog signal path contains a $3^{\prime} r$ rd order lowpass active RC filter (RCF), a 7 'th order lowpass switched-capacitor filter (SCF), and a sample-and-hold (S/H) stage. The HSCF24040 is intended to provide front end filtering for instrumentation systems of up to 12 bits. The basic function provided by the device is to bandlimit an input signal so that unwanted out-of-band components are not aliased or folded into the desired passband upon sampling by an ADD converter. For this application, the input signal to be bandlimited is applied to RCIN (pin 25). The output of the RC filter, RCOUT (pin 24), is connected internally to SCIN by forcing the AASM digital input (pin 30) high. The output of the $\mathrm{S} / \mathrm{H}$ is provided at SCOUT (pin 22). This output is a sampled-and-held signal suitable for input to an AD converter. The analog
signal path for this configuration is shown in Figure 1.1.
For applications where the user wishes to input signals directly into the SC fitter, the $A A \overline{S M}$ digital input must be forced low. This disconnects the internal path between RCOUT and SCIN and allows independent use of the RC filter and SC filter.

The bandwidths of the SC filter and RC filter and the DC gain of the SC filter are user programmable. In addition, the hold-time of the $\mathrm{S} / \mathrm{H}$ output, SCOUT, is programmable. These analog attributes are controlled by 10 data inputs, D0-D7 and G1-G2. Synchronization between the HSCF24040 and the external system (A/D's, D/A's, S/H's etc.) is provided by the CLKOUT and CNVRT outputs and the SYNC input.

The details of how these digital inputs control the filter attributes are described in Sections 2.0 and 3.0. The system level issues that affect the selection of the RC filter and SC filter bandwidths are discussed in Section 5.0 while details of how to actually get the proper data into the HSCF24040, including the microprocessor interface, are provided in Section 4.0.


Figure 1.1 Analog Signal Path

### 2.0 SWITCHED-CAPACITOR FILTER AND S/H

### 2.1 Switched-Capacitor Basics

Switched-capacitor (SC) filters are sampled-data filters that provide extremely stable and precise filter responses. This is due to the fact that their internal timeconstants depend only on the filter's switching frequency and the ratios of monolithic capacitors. The switching frequency is normally derived from a crystal oscillator and is therefore very precise. Ratios of on-chip capacitors are nominally accurate to $0.1 \%$. Therefore, high order/sharp rolloff filters can be manufactured without requiring any post-production trimming. Furthermore, since the SC filter's time-constants are inversely proportional to the switching frequency, the filter's bandedge can be programmed simply by varying the frequency of the SC filter clock.

SC filters operate by transferring charge packets rather than continuous currents. Consider the RC integrator shown in Figure 2.1a. A voltage $V_{i n}$ causes a current $V_{\text {in }} / R$ to flow into the feedback capacitor $C$. The SC integrator shown in Figure 2.1b replaces the resistor $R$ with a switched capacitor, $C_{i n}$. The MOSFET switches periodically toggle the capacitor between the input $V_{\text {in }}$ and the input node of the op-amp. This is accomplished via the two-phase, non-overlapping clocks: $\varnothing 1$ and $\varnothing 2$. The period of these clock signals is $T_{S C}$.

Every $T_{s c}$ seconds an amount of charge equal to $C_{i n} V_{i n}$ is transferred to the feedback capacitor. The average input current is therefore $C_{i n} V_{i n} / T_{S C}$ and the effective resistance is $T_{S C} / C_{i n}$. The time constant of the RC integrator is given by $\tau=R C$. The time constant of the SC integrator is given by $\tau=T_{S C} C / C_{i n}$. Thus the time constant of the SC integrator (and therefore the filter response of an SCF built from such integrators) depends only upon the clock frequency and the ratios of on-chip capacitors.

The input to the SC filter on the HSCF24040 is double sampling as shown in Figure 2.2. In this case, charge is transferred on both phases of the filter clocks. Therefore, the effective input sampling rate is $f_{\text {sample }}=$ $2 / T_{S C}$.

### 2.2 Filter Clocks and the SCF Bandwidth

A partial block diagram of the HSCF24040's logic, SC filter, and $\mathrm{S} / \mathrm{H}$ is shown in Figure 2.3. The master clock is either provided by the user via the CLKIN input (pin 20) or by using the on-chip crystal oscillator. The crystal oscillator is enabled by forcing the CLKIN input to the negative supply, VSS. The crystal oscillator is disabled


Figure 2.1 RC \& SC Integrators


Figure 2.2 SC Double Sampling Input
as long as the CLKIN input remains between ground and the positive supply, VDD. (Thus whenever CLKIN is being driven by an external [0-VDD] clock signal the crystal oscillator is disabled.) Let us define the frequency of the master clock signal as $f_{M C L K}$. The master clock first enters the programmable divide down section. This section also generates the two-phase, non-overlapping clock signals used by the SC filter. Define the frequency of the SCF clock signals, $\varnothing 1$ and $\varnothing 2$, as $f_{s c f}$. The relationship between the master clock frequency, $f_{M C L K}$, and the SCF clock frequency, $f_{\text {sCf }}$, depends on the input data bits D0-D2 that control the divide-down factor.

Define the bandedge or cuttoff frequency of the SC filter as $f_{c}$. The relationship between the SC filter bandedge and the SC filter clock frequency is fixed and is given by:

$$
f_{c}=f_{s c f} / 50
$$

The relationship between the master clock frequency, the SC filter clock frequency, the SC filter bandedge, and the programming bits DO-D2 can now be given by:

$$
\begin{gathered}
f_{s c f}=f_{M C L K} / N \\
f_{C}=f_{S C f} / 50=f_{M C L K} /(50 \cdot M)
\end{gathered}
$$

where $N$ is the divide-down factor determined by D0-D2. These relationships are further specified in Table 2.1.

| D0 | D1 |  | N | $\mathrm{f}_{\text {MCLK }} /{ }_{\text {f }}$ SCf | $\mathrm{f}_{\text {MCLK }} \mathrm{Hf}_{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 4 | 4 | 200 |
| 0 | 0 | 1 | 8 | 8 | 400 |
| 0 | 1 | 0 | 16 | 16 | 800 |
| 0 | 1 | 1 | 32 | 32 | 1,600 |
| 1 | 0 | 0 | 64 | 64 | 3,200 |
| 1 | 0 | 1 | 128 | 128 | 6,400 |
| 1 | 1 | X | 256 | 256 | 12,800 |
| $\mathrm{X}=$ don't care |  |  |  |  |  |

## TABLE 2.1

The output of the SC filter is a sampled-and-held signal that changes values on the rising edge of each Ø1 clock and remains constant between these times. This is shown in Figure 2.4.

### 2.3 S/H and Programmable Decimator

The output of the SC filter is sampled by an on-chip sample-and-hold circuit ( $\mathrm{S} / \mathrm{H}$ ). The $\mathrm{S} / \mathrm{H}$ samples the


Figure 2.3 HSCF24040 Partial Block Diagram
output of the SC filter only during the time when the SC filter clock $\varnothing 2$ is high. This is illustrated in Figure 2.5. The $\mathrm{S} / \mathrm{H}$ holds this input value until it takes another sample during a subsequent $\varnothing 2$. This process is controlled by the S/H logic shown in Figure 2.3. This section contains programmable divide-down logic that is controlled by the programming inputs D3 and D4.

The S/H can be programmed to wait a certain amount of time before taking another sample from the SC filter. The amount of time that the S/H waits is determined by the programming bits D3 and D4. When D3 $=\mathrm{D} 4=0$, the S/H samples on every 2'nd Ø2. When D3 $=0$ and $\mathrm{D} 4=1$, the $\mathrm{S} / \mathrm{H}$ samples on every $4^{\prime}$ th $\varnothing 2$. When $\mathrm{D} 3=1$ and $D 4=0$, the $\mathrm{S} / \mathrm{H}$ samples on every $8^{\text {th }} \varnothing 2$. Finally, when $\mathrm{D} 3=\mathrm{D} 4=1$, the $\mathrm{S} / \mathrm{H}$ samples on every $12^{\prime}$ th $\varnothing 2$.

The sampled-and-held output at SCOUT (pin 22) therefore changes values at a rate that is a submultiple of the SC filter clock rate $f_{S C f}$. Let us define the sample rate of the $S / H$ output at SCOUT by $f_{S / h}$. The relationship between the sample rate at SCOUT and the SC filter clock rate and SC filter bandedge is given in Table 2.2.

| $D 3$ | $D 4$ | $\mathrm{f}_{s c f} f_{s / h}$ | $\mathrm{f}_{s / h} \mathrm{f}_{c}$ |
| :--- | :--- | :---: | :---: |
| 0 | 0 | 2 | 25.0 |
| 0 | 1 | 4 | 12.5 |
| 1 | 0 | 8 | 6.25 |
| 1 | 1 | 12 | 4.1667 |

TABLE 2.2


SC Filter Output


Figure 2.4 SC Filter Output


Figure 2.5 S/H Sampled SC Filter Output

Because the S/H reduces the sample rate at the output of the SC filter, it is also called a decimator. The point to remember is that the S/H samples every $2^{2}$ nd, $4^{4}$ h, 8 'th, or 12 'th output provided by the SC filter and holds this value at SCOUT until another sample is taken.

An example will now be given. Consider the case where a 10 kHz SC filter bandwidth is desired. The output of the HSCF24040 is to be fed into a 12-bit AD converter that converts in $20 \mu \mathrm{sec}$. The master clock frequency is fixed at 4 MHz .

Solution: By programming $\mathrm{D} 0=\mathrm{D} 1=0$ and $\mathrm{D} 2=1$, a 10 kHz SC filter bandwidth is achieved. The output of the SC filter changes at a rate of $4 \mathrm{MHz} / 8=500 \mathrm{kHz}$. The hold time of the SC filter is thus only $2 \mu \mathrm{sec}$ and must be further increased by the on-chip S/H. If the HSCF24040 is programmed with $\mathrm{D} 3=\mathrm{D} 4=1$, the sample rate at SCOUT $500 \mathrm{kHz} / 12=41.667 \mathrm{kHz}$ which results in a hold time of $24 \mu \mathrm{sec}$. This meets the requirements for the A/D converter. Also note that we are converting the (now bandlimited) input signal at a rate slightly greater than 4 times the bandedge frequency of 10 kHz .

### 2.4 Synchronization

Section 2.3 discussed how the SCOUT output of the HSCF24040 is a sampled-and-held signal with a programmable hold time. In order to synchronize this output with an external S/H or AD converter, CNVRT output is provided. This active low digital output, tells the user when the SCOUT output has settled to a new value and can be externally sampled or converted. The timing for CNVRT is shown in Figure 2.6. CNVRT goes low on
the rising edge of the SC clock $\varnothing 2$ that follows the $\varnothing 2$ period when the on-chip S/H took its sample. CNVRT goes high on the falling edge of the SC clock $\varnothing_{1}$ that preceeds the rising edge of the $\varnothing 2$ when the next sample is taken by the $\mathrm{S} / \mathrm{H}$. Thus the hold time as indicated by the CNVRT output is either $1,3,7$, or 11 SC filter clock periods long. The falling edge of the CNVRT signal is coincident with the rising edge of the master clock. It is intended that the falling edge of the $\overline{C N V R T}$ output be used as a strobe for triggering an external S/H or AD converter.

The master clock signal is driven off-chip via the CLKOUT output (pin 15). This digital output functions independent of whether the user is supplying an external clock via the CLKIN input or is using the on-chip crystal oscillator.

The other part of the synchronization issue involves telling the HSCF24040 which master clock period should be aligned with the falling edge of the CNVRT signal. As an example of why this is necessary, consider the case of multiple HSCF24040's that feed a MUX prior to A/D conversion. This is shown in Figure 2.7. If it is desired that all of the HSCF24040's sample their inputs simultaneously, then they must all be synchronized to each other. This can be accomplished by using a common master clock for all filters and by tying all of the $\overline{S Y N C}$ (pin 14) inputs together and supplying a negative edge on this common SYNC input. On the next rising edge of the master clock, two things happen: (1) the $\varnothing 1$ and $\varnothing 2$ SC filter clocks are reset beginning with the rising edge of $\varnothing 2$ and (2) the CNVRToutput goes low.


Figure 2.6 $\overline{\text { CNVRT }}$ Timing

Note that all of the HSCF24040 SC filter clocks are now synchronized and their CNVRT outputs change at the same times. (This assumes of course that all of the HSCF24040's have the same values for D0-D4 and are using a common master clock.)

The actual sampling instant of the individual HSCF24040's may actually differ somewhat due to differences in the delay between the externally applied master clock and the on-chip generation of the $\varnothing 1$ and $\varnothing 2$ clock signals. This difference should typically be less than 10 nsec.

In order for proper synchronization to occur, the falling edge of the common SYNC input must occur at least 75 nsec after the rising edge of the previous CLKOUT period and must occur at least $\overline{3} \mathrm{nsec}$ before the rising edge of the next CLKOUTperiod.

Once the HSCF24040's have been synchronized via the SYNC input, they do not need to be re-synchronized every $1 / f_{S / h}$ seconds. This is because an on-chip SYNC signal is generated every $1 / f_{s / h}$ seconds. It is required, however, that the external SYNC input return to a logic high level at least 1 master clock cycle prior to the falling edge of the next CNVRT output. (Otherwise, the onchip SYNC will not function.) If the user does not need the synchronization feature, the SYNC input should be tied high.

It should be noted that whenever the HSCF24040 is resynchronized, the SC filter clocks, $\varnothing 1$ and $\varnothing 2$ are RESET. This will cause a transient in the SC filter which must die out before a valid output is obtained which takes $1 / f_{c}$ seconds to occur, worst case. Therefore it is best to synchronize the HSCF24040 only during a power-up reset or system set-up period, and subsequently allow the internal synchronization signal to control the $\mathrm{S} / \mathrm{H}$ timing.

The DC gain of the SC filter is programmable via the programming inputs G1 and G2. The relationship between SCF DC gain and these inputs is given in Table 2.3. Note that the internal signal swing of the SC filter is $\pm 3$ volts. This means that if a gain of 8.0 is used the SC filter input must be limited to $\pm 0.375$ volts in order to prevent clipping or distortion.

| G1 | G2 | SCF DC Gain |
| :---: | :---: | :---: |
| 0 | 0 | 8.0 |
| 0 | 1 | 4.0 |
| 1 | 0 | 2.0 |
| 1 | 1 | 1.0 |

TABLE 2.3


Figure 2.7 Multiple HSCF Sync

### 3.0 ACTIVE RC FILTER

The HSCF24040 also contains a 3 'rd order, active RC, lowpass filter. The DC gain of the RC filter is trimmed so that the gain through both the RC filter and SC filter is unity $\pm 0.1 \%$. The RC filter's input/output signal swings are limited to $\pm 3$ volts. The 3dB bandwidth of the RC filter is programmable via the programming inputs D5-D7. Eight different bandwidths are available ranging from 7 kHz to 80 kHz . The accuracy of the RC bandwidths is $+5 \%$ and $-0 \%$ from nominal. The bandwidths are set to this accuracy by laser trimming on-chip resistors during wafer test. The relationship between the inputs D5-D7 and the RC filter bandwidths are given in Table 3.1. The system aspects of how to choose the proper RC filter bandwidth for a particular SC filter bandwidth are discussed in Section 5.0.

| D7 | D6 | D5 | RCF 3dB Bandwith |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 80 kHz |
| 0 | 0 | 1 | 56 kHz |
| 0 | 1 | 0 | 40 kHz |
| 0 | 1 | 1 | 28 kHz |
| 1 | 0 | 0 | 20 kHz |
| 1 | 0 | 1 | 14 kHz |
| 1 | 1 | 0 | 10 Hz |
| 1 | 1 | 1 | 7 kHz |

TABLE 3.1

### 4.0 DATA INPUT INCLUDING MICROPROCESSOR INTERFACE

As mentioned in Sections 2.0 and 3.0, there are 10 data inputs, D0-D7 and G1-G2, that control the analog attributes of the SC filter and RC filter. This section explains how these data inputs are read by the HSCF24040.

The HSCF24040 has two basic modes of data input: direct program and data latch. The direct program mode is entered by forcing the $\overline{C S}$ input to the negative supply, VSS. This disables the remaining data control inputs, $D S, \overline{W R}, A O$, and $A S$. At the same time, the internal data latches for D0-D7 and G1-G2 are made to be transparent. This causes the values for D0-D7 and G1G2 to be transmitted directly into the HSCF24040 and modify the filter attributes immediately. The direct program mode is useful for those applications where the 10 data inputs can be hardwired or are driven by a dedicated set of external latches. Note also that the CNVRT and CLKOUT outputs and SYNC input are not effected by which programming mode is used.

The data latch mode is charactized by having to latch the 10 data inputs into their internal data registers. This process is controlled by the five microprocessor inputs $\overline{C S}, D S, \overline{W R}, A O$, and $A S$. All of these signals must range between ground and the positive supply, VDD, when in the data latch mode. An equivalent logic
diagram is shown in Figure 4.1. The three input signals $\overline{C S}, D S$ and $\overline{W R}$ are used to generate the actual latch signal. The $A O$ and $A S$ inputs are used to determine which group of data inputs are being latched into the HSCF24040: D0-D7 representing bandwidth information or G1-G2 representing DC gain information.

The internal latch signal, ILATCH, is generated by inputting the signals $C S, D S$, and $\bar{W}$ into a NAND gate. Thus Table 4.1 shows the three ways to generate a rising edge on ILATCH.

| $\overline{\mathrm{CS}}$ | DS | $\bar{W}$ | ILATCH |
| :---: | :---: | :---: | :---: |
| 0 | 1 | - | $\sim$ |
| 0 | 2 | 0 | $\square$ |
| $\Gamma$ | 1 | 0 | $\boxed{ }$ |
| 1 | X | X | 1 |
| X | 0 | X | 1 |
| X | X | 1 | 1 |

TABLE 4.1
The rising edge on ILATCH generates a falling edge latch signal on either GAIN LATCH or BW LATCH, depending on the value of the internal REGISTER SELECT signal If REGISTER SELECT is high, the BW LATCH is enabled. If low, the GAIN LATCH is enabled.


Figure 4.1 Equivalent Latch Logic


Figure 4.2 Motorola 8-bit Bus Connection


Figure 4.3 Timing Diagram for Non-multiplexed Bus

Figure 4.3 Microprocessor interface timing for non-multiplexed bus (AØ not latched)

| T1 $=$ Non-multiplexed address setup time | T1 $\geq 100 \mathrm{nsec}$ |
| :--- | :--- |
| T2 $=$ Non-multiplexed address hold time | T2 $\geq 10 \mathrm{nsec}$ |
| T3 $=$ Data setup time | T3 $\geq 100 \mathrm{nsec}$ |
| T4 $=$ Data hold time | T4 $\geq 10 \mathrm{nsec}$ |
| T5 $=$ CS, WR hold time | T5 $\geq 10 \mathrm{nsec}$ |



Figure 4.4 Motorola Multiplexed Bus


Figure 4.5 Intel Multiplexed Bus


Figure 4.6 Timing Diagram for Multiplexed Bus

Figure 4.6 Microprocessor interface for multiplexed bus format (AØlatched)


T6=Multiplexed address setup time
T7=Multiplexed address hold time T3=Data setup time T4=Data hold time
14==ata noicurne
$T 6 \geq 20$ nsec T7 $\geq 10$ nsec T3 $\geq 100$ nsec T4 $\geq 10$ nsec

T5 $\geq 1$ Onsec
T8 $\geq 50 \mathrm{nsec}$ T9 $\geq 100$ nsec
这

T5=CS hold time
T8=AS pulse width
T9 9 Latch signal pulse width
T9=Latch signal pulse width


| AO | AS | Internal Register |
| :---: | :---: | :--- |
| 1 | $\mathbf{1}$ | BW Register D0-D7 |
| 0 | 1 | Gain Register G1-G2 |
| X | 0 | BW or Gain depending <br> on latched value of A0 |

TABLE 4.2
The $D$ flip-flop, that has $A O$ as its $D$ input, is only a halflatch. Therefore, when $A S$ is high, $A O$ propagates directly through to the REGISTER SELECT signal. When $A S$ goes low, the value of $A O$ that was present just prior to the transition is latched into the flip-flop. The relationship between $A 0, A S$, and which register is selected is given in Table 4.2.

When using a microprocessor where the address information is valid during and entire bus cycle, there is no need to latch the value of $A O$ using the $A S$ strobe input. The $A O$ input can simply be connected to one of the microprocessor address bits and the AS input can be tied high. A typical connection to a Motorola 8 -bit nonmultiplexed microprocessor bus is illustrated in Figure 4.2. The timing diagram for this case is shown in Figure 4.3. Note that two write cycles are required to write new data into both the gain and bandwidth registers.

When using a microprocessor where the address information is time-multiplexed with the data information on the same bus, the AS input must be used. An example would be the case of a Motorola 8 -bit multiplexed microprocessor bus as illustrated in Figure 4.4. Figure 4.5 shows the connections necessary for an Intel 8 -bit multiplexed microprocessor bus. The timing diagrams for the multiplexed bus case (both Motorola and Intel) are shown in Figure 4.6.

### 5.0 SYSTEM CONSIDERATIONS FOR CHOOSING BANDWIDTHS

The SC filter in the HSCF24040 is a seventh order Chebyshev lowpass. The passband ripple is less than $\pm 0.1 \mathrm{~dB}$. Additionally, the loss for frequencies greater than 3 times the SC filter bandedge is better than 76 dB . Because of this, the SCOUT output can be converted by an A/D (or re-sampled) at a rate as low as 4 times the filter bandedge while guaranteeing that all out-of-band signals aliased into the passband are smaller than $1 / 2$ LSB at 12 bits. This is illustrated in Figure 5.1.

Although the SC filter provides excellent filtering and protection against aliasing, it does have one drawback. Because it is a sampled-data filter, it can fold or alias out-of-band energy into the desired passband just as an external ADD converter (or external S/H) would. We are aided in this case, however, by the fact that the SC filter sampling rate is many times greater than the bandedge
of interest. Recall from Section 2.1 that the SC filter input sampling rate is $2 f s c f=100 f c$, where $f c$ is the SC filter bandedge. This implies that frequencies within the band from 99 fc to 101 fc , if present at the input to the SC filter, will be folded into the passband.

In order to prevent aliasing by the SC filter, it is preceeded by a third order, lowpass, active RC filter. The magnitude response of the RC filter must simultaneously satisfy two conflicting constraints. The first constraint is obvious from the preceeding discusion. The RC filter must provide at least 72 dB of loss at 99 times the SC filter bandedge frequency. The second constraint is that the RC filter must have less than 0.05 dB of droop at a the SC filter bandedge frequency. This guarantees that the passband response of the cascaded RC filter and SC filter is dominated soley by the SC filter passband response.

Because these two constraints on the RC filter are widely separated in terms of frequency, this goal can be met with only a 3 'rd order lowpass filter. Let the 3dB frequency of the RC filter be defined as $f_{0}$ (RCF) and the SC filter passband be defined as $f_{C}$ as before. The RC filter has 0.05 dB of droop at $f_{0}(\mathrm{RCF}) / 4$ and greater than 72 dB of loss at $17.25 \cdot f_{0}($ RCF $)$. This relationship is true for all 8 programmable RC filter bandwidths.

If an SC filter with a bandedge $f_{\mathrm{C}}=f_{\mathrm{O}}(\mathrm{RCF}) / 4$ is used, the first constraint is met exactly. The second constraint is met with room to spare since the RC filter loss at $99 f_{C}=$ $99 f_{0}($ RCF $) / 4=24.5 f_{0}(R C F)$ is greater than 72 dB . (Recall that the RC filter loss is greater than 72dB for frequencies greater than $17.25 f_{0}(R C F)$.

In fact, this implies that the same RC filter bandwidth setting can be used with an SC filter whose bandwidth is $f_{\mathrm{C}}=0.7 f_{0}(\mathrm{RCF}) / 4$. For this second case, the first constraint is met with room to spare. The second constraint, however, is met exactly since the loss at $99 f_{C}$ $=(99)(0.7) f_{0}(S C F) / 4=17.3 f_{0}(S C F)$ equals 72 dB .

This ability of a single RC filter bandwidth to accommodate a range of SC filter bandwidths (and still guarantee that any aliases are greater than 72 dB down from full scale) is illustrated in Figure 5.2. Indeed, the available bandwidths that can be programmed into the RC filter (Table 3.1) allow for a continuous range of SC filter bandwidths ranging from 1.225 kHz to 20 kHz . Table 5.1 lists the possible range of SC filter bandwidths that can be used with the 8 programmable RC filter bandwidths and still insure full anti-aliasing protection.

The condition is somewhat more complicated when the user desires an SC filter bandwidth that is less than 1.225 kHz . In this case, the anti-aliasing protection provided by the RC filter will be less than 72dB. Figure

| RC Filter 3dB <br> Bandwidth | Range of SC Filter <br> Bandwidths |  |  |
| :---: | ---: | :--- | ---: |
| 80 kHz | 14 kHz | to | 20 kHz |
| 56 kHz | 10 kHz | to | 14 kHz |
| 40 kHz | 7 kHz | to | 10 kHz |
| 28 kHz | 5 kHz | to | 7 kHz |
| 20 kHz | 3.5 kHz | to | 5 kHz |
| 14 kHz | 2.5 Hzz | to | 3.5 kHz |
| 10 kHz | 1.75 kHz | to | 2.5 kHz |
| 7 kHz | 1.225 kHz | to | 1.75 kHz |

TABLE 5.1
5.3 illustrates the frequency bands that can be aliased into the passband by the SC filter. One set of bands occurs at $m 50 f_{\mathrm{C}} \pm f_{\mathrm{C}}$ where $m$ is an even integer. Therefore, these bands occur at ( $99 f_{c}$ to $101 f_{c}$ ) $\left(199 f_{\mathrm{c}}\right.$ to $\left.201 f_{\mathrm{c}}\right),\left(299 f_{\mathrm{c}}\right.$ to $301 f_{\mathrm{c}}$ ), etc. Aliases in these bands are folded back with no attenuation from the SC filter.

Another set of frequency bands occurs at $n 50 f \mathrm{c} \pm f \mathrm{c}$ where $n$ is an odd integer. Therefore, these bands occur at ( $49 f_{C}$ to $51 f_{C}$ ), ( $149 f_{c}$ to $151 f_{c}$ ) $\left(249 f_{C}\right.$ to $251 f_{\mathrm{C}}$ ), etc. Aliases in these bands, however, are folded back with 30 dB of attenuation.

The aliasing protection provided by the RC filter with respect to the even aliasing bands is equal to the loss of the RC filter alone at those frequencies. The aliasing protection provided by the RC filter with respect to the odd aliasing bands is equal to the loss provided by the RC filter at those frequencies plus 30 dB . In order to calculate the loss of the RC filter at any frequency, the following equation can be used:

RCF LOSS $=20 \log \sqrt{\left(1+x^{2}\right)\left(1.10803 x^{2}+\left(1-x^{2}\right)^{2}\right)}$
where $x=f / f_{0}($ RCF $), f$ is the frequency, and $f_{0}($ RCF $)$ is the 3 dB frequency of the RC filter.
Consider an example where the SC filter bandwidth is 312.5 Hz . This can be achieved with a master clock frequency of 4 MHz and $\mathrm{D} 0=\mathrm{D} 1=\mathrm{D} 2=1$. Table 5.2 lists the RC filter loss, the SC filter loss, and the combined RC + SC filter loss, at the critical aliasing frequencies. The RC filter bandwidth is set to 7 kHz . The numbers in the RCF Loss column were found by using the formula given above.

In this example, the user will have to worry about full scale, out of band signals in a $\pm f_{\mathrm{C}}$ band about $50 f_{\mathrm{c}}$, $100 f_{\mathrm{C}}, 200 f_{\mathrm{C}}$, and $300 f_{\mathrm{C}}$. In practice, full scale out of band components do not occur due to the natural bandlimiting of the physical phenomena being measured. Any additional bandlimiting due to signal characteristics will help in preventing aliasing.

| Aliasing Frequency | RCF <br> Loss | SCF <br> Loss | Total <br> Loss |
| ---: | ---: | ---: | ---: |
| $49 \mathrm{fc}=15.313 \mathrm{kHz}$ | 20.5 dB | 30.0 dB | 50.5 dB |
| $99 \mathrm{fc}=30.938 \mathrm{kHz}$ | 38.8 dB | 0.0 dB | 38.8 dB |
| $149 \mathrm{fc}=46.563 \mathrm{kHz}$ | 49.4 dB | $30 . \mathrm{dB}$ | 79.4 dB |
| $199 \mathrm{fc}=62.188 \mathrm{kHz}$ | 56.9 dB | 0.0 dB | 56.9 dB |
| $249 \mathrm{fc}=77.813 \mathrm{kHz}$ | 62.8 dB | 30.0 dB | 92.8 dB |
| $299 \mathrm{fc}=93.438 \mathrm{kHz}$ | 67.5 dB | 0.0 dB | 67.5 dB |
| $3499 \mathrm{c}=109.063 \mathrm{kHz}$ | 71.6 dB | 30.0 dB | $101 . \mathrm{dB}$ |
| $399 \mathrm{fc}=124.688 \mathrm{kHz}$ | 75.0 dB | 0.0 dB | 75.0 dB |

TABLE 5.2


Figure 5.1 SC Filter Bandedge Loss


Figure 5.2 Alias Dampening from RC Filter


Figure 5.3 Frequency Bands Aliased into Passbands

# SIGNAL PROCESSING TECHNOLOGIES 

## USING ECL DACs WITH TTL LOGIC

by Tom DeLurio and Russ Moen
High speed Digital-to-Analog converters are primarily designed to perform in 10 K or 100 K ECL systems because of the inherent speed and low noise that is characteristic of this logic group. Unfortunately, a large number of designers, are either using high speed TTL logic with the DAC or are stuck in a +5 V only environment and using pseudo ECL levels. This Application Brief will address these issues and offer solutions to overcome the perceived incompatibility between -5.2 V operation and +5 V operation.

Although the majority of Honeywell Signal processing Technologies' High speed DACs are optimized for ECL input levels, TTL levels can be utilized by pulling up the input pins to +5 V . Additionally, the Vcc or Ground pins must also be pulledup to +5 V and the Veepins are tied to ground. And, by adding optional input voltage divider resistors, decreased noise can be realized by attenuating switching levels.

In a pseudo ECL system where the preceding DAC logic or memory is ECL but is pulled up to +5 V , all that needs to be done is to pull the DAC up to the same level by shifting the ground or Vcc and Vee pins. Also, in most cases, analog output level shifting is required to bring the output down to ground potential. This is not necessary if driving an AC coupled load.

Honeywell SPT makes a variety of different ECL compatible DACs which have different types of output structures, but similar inputs. Therefore, if needed, all the circuits will have the same input level shifting but different output circuits.

The first device, the HDAC97000, is an 8-bit Video DAC that operates at 200 MWPS . It has an $800 \Omega$ output source resistor and standard ECL input pins. The circuit in Figure 1 shows how to attenuate and pull up the input and video control pins for TTL levels using resistors R1 and R2. R1 is for input attenuation and R 2 is the pull-up resistor for each input and control pin. The associated gain setting, setup, and glitch adjust function inputs are the same as before but just shifted up to accommodate a +5 V environment. The analog output is then level shifted down to ground and resistor values are determined by the following equations:

## Gain Setting

$R_{01}=\frac{\left(V-V_{1}\right) R_{L}}{V_{3 \text { MAX }}} \quad$ Where $R_{L}=R_{L 1} \| R_{L 2}$

Where $\mathrm{V}_{\text {ЗMAX }}=$ Maximum output voltage.
$\mathrm{R}_{\text {SET }}=\mathrm{K}\left(3^{63}{ }_{64}\right) \mathrm{R}_{01}$
Where $\mathrm{K}=160 / 90$ for 20IRE Setup

$$
=150 / 90 \text { for } 101 \mathrm{RE}
$$

$$
=147.5 / 90 \text { for } 7.51 \mathrm{RE}
$$

$$
={ }^{140} / 90 \text { for OIRE }
$$



## Example

For
$V_{3}=0$ to +1.071 V ( 0 to 150 IRE ), $1 / 2 \mathrm{I}_{\text {DACmax }} \cong 18 \mathrm{~mA}$, Blank $=101 \mathrm{RE}, \mathrm{V} 1=3.77 \mathrm{~V} \cong \mathrm{~V} 2, \mathrm{RL}=37.5 \Omega$
$\mathrm{R}_{01}=\frac{(5 \mathrm{~V}-3.77 \mathrm{~V})}{1.071 \mathrm{~V}} 37.5=43 \Omega, 1 / 8 \mathrm{~W}$
$\mathrm{R}_{\text {SET }}=150 / 90\left(3^{63} / 64\right) 43 \Omega=212 \Omega, 1 / 8 \mathrm{~W}$
DAC Midscale $\cong 18 \mathrm{~mA}$
$R_{02} \geq \frac{3.77 \mathrm{~V}-.75 \mathrm{~V}\left(\mathrm{Q}_{1} \mathrm{~V}_{\mathrm{bo}}\right)}{18 \mathrm{~mA}} \geq 168 \Omega, 1 / 8 \mathrm{~W}$
$R_{02} \leq \frac{3.77 \mathrm{~V}-.75 \mathrm{~V}}{\frac{5-3.77}{10(43)}} \leq 1,056 \Omega, 1 / 8 \mathrm{~W}$
A practical method for setting up the circuit is as follows:

1. With $I_{D A C \text { out }}=\underset{\text { voltage at } V_{3} .}{0 \mathrm{~mA}, \text { adjust } R_{01} \text { for desired full scale }}$
2. $I_{\text {DAC out }}=I_{V_{3 A X}}$. adjust $R_{\text {SET }}$ for desired minimum voltage at
3. $\begin{aligned} I_{\text {DAC out }}= & 1 / 2 \text { Gray Scale, adjust } R_{02} \text { for } V_{1}=V_{2} . \\ & \text { ( Readjust } R_{01} \text { and } R_{\text {SET }} \text { in steps } 1 \text { and 2) }\end{aligned}$

It is important that all +5 V supplies be adequately bypassed as shown in Figure 1 for input, output and power pins.

FIGURE 1 - HDAC97000 IN A TTL ENVIRONMENT.


The next devices are 8 -bit High speed DACs that operate from 165, 275 , and up to 400MWPS. They are respectively the HDAC10180, HDAC10181, and the HDAC51400. Each part has the same output current structures but have different voltage reference configurations. The HDAC10180 does not have an internal voltage reference and needs an external reference as shown in Figure 2. If two or more DACs are used as in an RGB monitor application, the HDAC10180s can use the reference from one HDAC10181. The HDAC51400 has a reference on board but has a separate reference out pin, whereas the HDAC10181 shares its' reference out with the reference input pin.

There are numerous ways to level shift the output from these devices to ground reference, but the circuit in Figure 2 takes advantage of the differential current output pins (OUT+ and OUT-). The equations for choosing resistor values are as follows:

For the LM113 or HDAC10181/51400 Reference Voltage
$V_{+}=+1.2 \mathrm{~V}$
$I_{S E T}=\frac{V_{+}}{(\propto T) R_{1}+R_{2}}$
$\propto \mathrm{T}$ is the number of turns on potentiometer R1.
$R_{L}=R_{3} \| R_{4}$
$I_{C}=\left(\frac{1.2+\left(V_{b 01}-V_{b 02}\right)}{R_{6}}\right)-\frac{V_{\text {out }}}{R_{L}}$ The current in Q2
$\mathrm{V}_{\text {out }}($ F.S. $)=15.9375\left(\mathrm{I}_{\text {SET }}\right) \mathrm{R}_{\mathrm{L}}+7.5$ IRE
Where Full Scale $\approx 650 \mathrm{mV}$ and $7.51 R E \approx 54 \mathrm{mV}$.
7.5IRE is the monitor dc setup level and is standard on the HDAC10180/81/51400 Video DAC series.

FIGURE 2 - HDAC10180/81 AND HDAC51400 IN A TTL ENVIRONMENT.


Q1 $=$ Q2 $=2$ N4209 for HDAC10180/81B
Q1 $=$ Q2 $=2$ N5583 for HDAC10180/81A
Q1 $=$ Q2 $=2$ N5583 for HDAC51400

NOTES:

## EXTERNAL SYNC CIRCUIT FOR VIDEO DACs

by Tom DeLurio and Russ Moen

High speed Digital-to-Analog converters and multifunction DACs with memory or multiplexers do not always have on board video SYNC pulse control inputs. This Application Brief will offer solutions to overcome the absence of video sync control pins. If needed, the circuits can equally be used for blank or $10 \%$ bright funtions as well.

Although the majority of Honeywell Signal processing Technologies' High speed DACs have video sync control inputs, some do not. Since most of SPTs DAC products are current output type devices, the sync pulse can be added directly to the output pins. One option is shown in Figure 1 using the HDAM51100 DAC with memory. This device does not have on-board sync control.

The sync pulse level is generated using an ECL type flipflop that is clocked in phase with the DAC clock to drive a matched transistor pair. Three flip-flops can be used in series to match the clock latency of the HDAM51100 or the time can be compensated for in software.

Another option is shown in Figure 2. Here, the sync circuit takes advantage of the voltage reference available from the DACs reference output pins. This circuit is more accurate and stable then the previous one but uses more components.


FIGURE 1 - Video DACs with external SYNC control.


FIGURE 2 - Video DACs with external SYNC control using Internal voltage reference.

# SIGNAL <br> PROCESSING TECHNOLOGIES 

## CHARGE SCALING DATA CONVERTERS

PAUL M. BROWN

High quality polysilicon MOS capacitors, inherent in Honeywell's CMOS process, have made it possible to replace the traditional data conversion technique of current scaling with charge scaling. This technique relies on carefully matched capacitors instead of matched resistors and current sources to accomplish digital to analog conversion. The advantages of this approach include ease of manufacture, low power consumption and an inherent sample-and-hold function that substantially improves analog-to-digital converter performance yet adds no extra components. This application brief will discuss the basic charge scaling DAC (digital-to-analog converter), how it functions and how it is used in The HADC574Z and the HADC674Z to achieve the "built in" sample-and-hold function.

Figure 1. Simple Capacitive Divider


Vout $=$ Vref $\frac{\text { Csel }}{\text { Cb }+ \text { Csel }}$

Charge scaling DAC's produce an analog output voltage by distributing charge in an array of binary weighted capacitors. The weighting of the capacitive divider is determined by the incomming digital code. Figure 1 illustrates a basic capacitive divider circuit. This circuit functions in two steps. In step 1, switch Sa is closed and switch Sb is connected to ground, discharging both Csel and Cb . In step 2, Sa is opened and Sb is connected to the reference voltage Vref. Due to the relative values of Cb and Csel and the charge distribution between them, Vref is divided between the two capacitors such that Vout $=$ Vref X Csel/(Cb+Csel).

Figure 2 illustrates how a capacitive DAC is implemented using the above approach. Csel is the sum of all capacitors selected by the data bits to be connected to Vref and Cb is the balance of all other capacitors, including the termination capacitance, that remain connected to ground.

The total DAC capacitance, Ctot $=\mathrm{C}+\mathrm{C} / 2+\mathrm{C} / 4+\mathrm{C} / 8$ $+\ldots . .+\mathrm{C} / 2^{\mathrm{N}-1}+\mathrm{C} / 2^{\mathrm{N}-1}=2 \mathrm{C}$
$\mathrm{Ctot}=\mathrm{Csel}+\mathrm{Cb}$
The total selected capacitance, $\mathrm{Csel}=\mathrm{b}_{1} \mathrm{C}+\mathrm{b}_{2} \mathrm{C} / 2=$ $\mathrm{b}_{3} \mathrm{C} / 4+\ldots . .+\mathrm{b}_{\mathrm{N}} \mathrm{C} / 2^{\mathrm{N}-1}\left(\right.$ where $\mathrm{b}_{1} \ldots \mathrm{~b}_{\mathrm{N}}=1$ or 0 )

Vout = Vref X Csel/Ctot

Figure 2. Capacitor DAC


The HADC574Z/674Z use the DAC in a slightly different manner (see figure 3). The DAC output is connected to one input of a comparator and a reference voltage is applied to the other comparator input. The conversion cycle begins with a "reset". The DAC is first "zeroed" to the analog input voltage with switch S1 closed. Next, S1 opens and the SAR (successive approximation register), under control of the comparator, sets the appropriate data bits to either Vref or ground to balance the comparator inputs. The significance of this is that the input voltage is sampled only during the "reset" period. Although there is no sample-and-hold circuit in the classical sense, the sampling nature of the capacitive DAC makes the HADC574Z/674Z appear to have a built in sample-and-hold.

This sample-and-hold action substantially increases the signal bandwidth of the HADC574Z/674Z over that of similar competing devices.

## EXAMPLE:

Assuming a sinusoidal signal, maximum slew rate, $\mathrm{Sr}=$ $2 \pi \mathrm{f} \mathrm{Vp}(\mathrm{Vp}=$ peak voltage $)$

For an N-bit converter to maintain $+/-1 / 2$ LSB accuracy :
Verr $\leq$ Vis/ $2^{\mathrm{N}+1}$ (where Verr is the allowable error voltage and Vfs is the full scale voltage)
$\mathrm{Sr}=\Delta \mathrm{V} / \Delta \mathrm{T}=2 \pi \mathrm{~V} \mathrm{p}$

Let $\Delta V=$ Verr, $\mathrm{Vp}=\mathrm{Vin} / 2$ and $\Delta \mathrm{T}=$ The time during which unwanted voltage changes can occur on the input signal.

This can be rewritten as:
$\mathrm{Vfs} / 2^{\mathrm{N}+1} \geq \pi \mathrm{fVin} \Delta \mathrm{T}$
or
$f_{\text {max }} \leq \operatorname{Vis} /(\pi \operatorname{Vin} \Delta T) 2^{\mathrm{N}+1}$
Let Vis $=$ Vin $=20 \mathrm{~V}$
AD574
$\Delta \mathrm{T}=$ conversion time $=25 \mu \mathrm{~s}$ typical
$f_{\max } \leq 20 \mathrm{~V} /\left[\pi(20 \mathrm{~V})(25 \mu \mathrm{~S})\left(2^{13}\right)\right]=1.55 \mathrm{~Hz}$
HADC574Z
$\Delta \mathrm{T}=20 \mathrm{~ns}$ typical (specified aperture uncertainty time)
$\mathrm{f}_{\max } \leq 20 \mathrm{~V} /\left[\pi(20 \mathrm{v})(20 \mathrm{~ns})\left(2^{13}\right)\right]=1.94 \mathrm{kHz}$
The HADC574Z has over a 1250:1 improvement in analog bandwidth with NO ADDITIONAL COMPONENTS!

Figure 3. HDAC574/675 DAC Configuration


# SIGNAL <br> PROCESSING TECHNOLOGIES 

HADC574Z AND HADC674Z ANALOG INPUT STRUCTURE
Craig Wiley

The capacitive DAC circuitry in the HADC574/674Z provides lower power dissipation, improved accuracy, and an inherent sample/hold function as compared to the traditional R-2R ladder DAC approach used in similar devices. In many applications this inherent sample/ hold function can eliminate the need for an external sample/hold amplifier and provide superior performance. Additionally, it reduces the dependance on signal source characteristics during conversion eliminating the need for signal buffering. The sample/hold function of the HADC574/674Z can reduce the external circuitry requirements of data acquisition systems when used properly. This application brief will discuss the application, advantages and limitations of the HADC574/674Z analog input structure.

## CONVERSION EVENTS

Operation of the HADC574/674Z can be broken into two basic events. The first event is referred to as the sample period and begins upon an initiation of conversion. During the sample period a capacitor array within the device is connected to the analog input and is allowed to charge to the external signal voltage. The second event, longer by comparison, is the successive-approximation operation utilizing the CDAC. During the conversion period, the internal sample capacitance is switched from the input to the internal CDAC circuitry. As shown in the simplified circuit equivalent of Figure 1, SW1 is used to transfer the capacitance Cs from the input to the CDAC circuitry. Actually, SW1 consists of several parallel MOSFET switches and Cs is a capacitor array that performs the CDAC function. Please refer to application brief AB102 for more information on charge scaling data converters.

Conversion event timing of the HADC574/674Z devices is determined by an internal clock. By virtue of the differences between internal clock frequency, the HADC674Z exhibits a shorter total conversion time compared to the HADC574Z. This also results in a different sample period between the two devices which requires application considerations. Figure 2 shows the conversion event timing (minimum-maximum values) of both devices. For additional timing information please refer to the device data sheet.

mared to similar devices, the HADC574/674Z places less demand on the signal source stability and output characteristics. In the similar devices, the R-2R DAC is connected to the external signal source during the successive-approximation conversion operation. During the conversion, the signal source must remain stable to within a tolerable bit accuracy. Low output impedance and close proximity of the source are normally necessary to allow quick response to the changing DAC load. These requirements are normally met with a sample/hold or buffer amp. When using the HADC574/ 674Z's, however, direct connection can frequently be made to the voltage source without performance degradation.


FIGURE 2
CONVERSION EVENT TIMING OF HADC574/674Z

## DC INPUT CHARACTERISTICS

The internal input scaling resistors in the HADC574/674Z have different impedance characteristics forthe 10V IN and 20 V IN analog input pins. The input resistance range of these pins is shown in Figure 3. When using a high signal source impedance, the attenuation caused by the internal input resistance mustbe considered. For example, a signal source with an output resistance of $5 \mathrm{k} \Omega$ driving the 10 V IN pin, which has a $5 \mathrm{k} \Omega$ typical input resistance, would appear to have only half the signal value. Some of this error can by compensated by the external trim network (see data sheet), but drift can result due to thermal coefficient differences between the external and internal resistances. It is therefore important to keep the source impedance as low as possible.


FIGURE 3 DC INPUT CHARACTERISTICS OF HADC574/674Z

## DYNAMIC INPUT CHARACTERISTICS

## Input Settling

Although the sample/hold function of the HAC574/674Z provides utility, dynamically it is of modest performance when compared to dedicated sample/hold amplifiers. It can, however, provide superior noise immunity when sampling lower frequencies (below 5 kHz ).

Figure 4 shows the electrical equivalent of the internal sample circuitry as it appears to Cs. The equivalent resistance using either input pin ( 10 V IN or 20 V IN) is equal, assuming zero source resistance. Figure 4 provides a usable first order approximation and ignores all other parasitic effects. The $4 \mathrm{k} \Omega$ resistance includes the resistance of SW1; in applications with high source resistance, source resistance effects should also be included. Charge resistance can be calculated from the circuits of Figure 1.

In Figure 4, the voltage across Cs over time is defined by:

$$
\frac{e_{c}}{E}=1-e^{-t / R C \quad \text { (equation 1) }}
$$

where: $e_{c}=$ Voltage of Cs; $E=$ Signal Voltage; $t=$ time; $R, C=$ Component Values of Figure 4.

To express Equation 1 in terms of time ( t ) to obtain a required charge voltage ( $e_{c}$ ), we can rewrite equation 1 as:

$$
t=-R C \ln \left(1-\frac{e_{c}}{E}\right) \quad \text { (equation 2) }
$$

The design of a data acquisition system using the HADC574/674Z must take into account the total system settling time and the effect upon $e_{c}$, the captured signal voltage sample. The desired settling value of $e_{c}$ must occur within the sample period of the device. Using equation $1, a$ full-scale step input will settle to within $1 / 2$ LSB of final value in $0.9 \mu \mathrm{~s}$. (For this calculation, $(\mathrm{ec} / \mathrm{E})=(4095.5 / 4096)$ ). Using equation 2 , the final value is within $1 / 5 \mathrm{LSB}$ after $1 \mu \mathrm{~S}$. Therefore, even when using the HADC674Z which has minimum sample period of $1 \mu \mathrm{~s}$, the pole introduced by the internal charge circuit is negligible.

Because this dynamically-limited sample/hold amplifier acts like a low-pass filter, it exhibits good noise immunity. An external sample/hold will usually be more susceptible to circuit noise. Even with an external sample/hold amplifier, the HADC574/674Z typically exhibits less input noise than similar 574/674 devices. Room temperature characterization shows that typical equivalent input noise of the HADC574/674Z is $1 / 5$ LSB or $50 \mu \mathrm{~V}$.

## Dynamic Sampling Error

The bandwidth limitations of the HADC574/674Z's sample/hold feature are more apparent when performing dynamic sampling, that is, sampling of an active signal. For an AC signal voltage, the circuit of Figure 4 is low pass, phase-lag network. The transfer function of Figure 4 can be expressed as:

$$
e_{c}=\frac{E}{1+j w R C} \quad(\text { Equation } 3)
$$

where: $w=2 p f$
The sample circuit equivalent, shown in Figure 4, can be viewed as a single-pole low-pass filter with a half power point at 1.6 MHz . Using equation 3 , the $1 / 2 \mathrm{LSB}$ magnitude attenuation of a full scale signal occurs at 25 kHz . At 10 kHz , the attenuation is only 0.08 LSB. As discussed in the following section, since 5 kHz is about the maximum usable range, the low-pass magnitude degradation imposes insignificant error.

Phase distortion in the input network is an important error to consider in dynamic sampling applications. As signal frequency goes up, higher reactance of the sample capacitor causes an increase in phase shift. Thus, a sampled waveform at one frequency appears to be delayed in time relative to a lower frequency. Phase shifting between frequencies is illustrated in Figure 5. Using equation 3 above, it can be determined that a fullscale sinusoidal signal is allowed a maximum frequency of 195 Hz if an amplitude error of $1 / 2 \mathrm{LSB}(\Delta \mathrm{V})$ maximum is allowed considering the phase shift in the time domain ( $\Delta \mathrm{t})$. Most analog data, however, is in the form of a complex waveform which consists of several fundamental frequencies. Sampling of a complex waveform with excessively high frequency components will result in a distorted digital representation.

## Non-Apparent Dynamic Factors

Present architecture of the HADC574/674Z results in an inherent input slew rate limitation during the sample period described earlier. Slew rate adversely affects the switches composing SW1 in Figure 1. Problems will generally be found with slew rates above $0.25 \mathrm{~V} / \mu$ s into the $10 \mathrm{~V} \operatorname{IN}$ pin or $0.5 \mathrm{~V} / \mu \mathrm{s}$ into the 20 V IN pin. This corresponds to full-scale sinusoidal signal of 8 kHz into either pin. To avoid problems over all operating conditions, the maximum slew rate should be conservatively limited to $0.16 \mu \mathrm{~V} /$ s into 10 V IN or $0.32 \mu \mathrm{~V} /$ s onto 20 V IN. This places the conservative input frequency limit at 5


FIGURE 4 EQUIVALENT DYNAMIC CIRCUIT OF HADC574/674Z
kHz for a full-scale sinusoidal signal. Exceeding the slew rate limitation during the sample period will result in an all " 1 " output for a positive-going input and an all " 0 " output for a negative-going input.

As described in the HADC574Z and HADC674Z data sheets, aperture jitter also places a limitation on the maximum usable input frequency. The specified 20 ns typical aperture jitter accounts for worst case changes in ambient temperature and power supply voltages. In application, however, sample-to-sample jitter typically less than 5 ns . Discrete-Fourier-transform (DFT) characterization of the HADC574Z has showed that the widebandwidth signal-to-noise ratio is approximately 72 dB down from the fundamental when using full-scale singletone sinusoidal test signals up to 8 kHz . Above this frequency, the slew rate limitation described above greatly degradates the performance. Both the minimum aperture jitter and excellent linearity typically found with the HADC574/674Z provide a low dynamic distortion level which approaches ideal performance limited by 12bit quantization error alone.


FIGURE 5
EFFECTS OF PHASE DISTORTION THROUGH INPUT NETWORK

## CONCLUSION

The analog input structure of the HADC574/674Z provides superior performance to that of similar 574/674 devices. In addition, the inherent sample/hold function can eliminate the need of an external sample/hold or buffer amplifier. Because of it's dynamic limitations, use of the internal sample/hold function is limited to lowerfrequency ( $<5 \mathrm{kHz}$ ) data-acquisition applications. Systems requiring temporal (phase) accuracy during dynamic sampling or that will sample signals over 5 kHz should use an external sample/hold amplifier.

# SIGNAL <br> PROCESSING <br> TECHNOLOGIES 

# TESTING THE HADC574Z AND HADC674Z ON THE LTS2020 

## Craig Wiley

Minor modifications of test hardware and software are needed in order to successfully test the Honeywell SPT HADC574Z or HADC674Z devices on the LTS2020 tester. The LTS2020 is a low-cost integrated circuit test system built by Analog Devices Incorporated and is commonly used as an Incoming Inspection test station. The HADC574/674Z devices offer enhanced performance but have slight differences in test requirements compared to 574/674 devices available from other manufacturers. Hardware modifications required for the HADC574/674Z will not effect the testing of similar pincompatible devices.


## HARDWARE MODIFICATION

The hardware modification involves a minor change to the LTS0620 socket adapter which fits into the LTS2200-ADC family board. The socket adapter, as-is, takes advantage of the input structure common to 574/ 674 devices by other manufacturers. A single-pole relay is used to switch between to 20 V IN and 10 V IN pins of the device. This relay configuration is illustrated in Figure 1. The HADC574/674Z devices, due to the more accurate input architecture, will not function properly with this simplified switching scheme and instead requires a double pole relay as shown in Figure 2.

This modification on the LTS0620 socket adapter involves changing relay K2 and making the appropriate wiring modifications. Using the LTS0620 schematic nomenclature, Figure 3 shows the board, as-is, and Figure 4 shows the modified version. For relay K2, a Coto 221105 is used to replace the existing Coto 2900-0017. The modification will provide a suitable range switching technique for the HADC574/674Z as well as all pin-compatible 574/674 devices. No software changes are required for this modification.


FIGURE2
MODIFIED LTS2020 INPUT RANGE SWITCHING TECHNIQUE Input structure of device shown is of HADC574/674Z

## SOFTWARE MODIFICATIONS

Testing of HADC574/674Z devices require some software changes since the LTS2020 574/674 test software is written for the similar bipolar devices. First, since HADC574/674Z devices use the BEMOS process, the limits for the power supply current tests need to be lowered. Second, since HADC574/674Z devices do not use a -15 Volt supply (VEE pin is not internally connected) the -15 Volt tests need to be bypassed. And last, because of the internal sample/hold function, the ratio between the 8 -bit and 12-bit conversion times differs from similar 574/674 devices (although they still comply with the specifications).


FIGURE 3 UNMODIFIED LTS0620 WIRING AS REPRESENTED BY FIGURE 1

The test programs available for the LTS2020 tester are the AD574_HG for testing 574 devices and the AD674_HG for testing 674 devices. The modifications of these programs for successful testing of the HADC574Z and HADC674Z devices are listed below. These modified test programs will not be suitable for testing similar 574/674 devices and should therefore be given new names avoid confusion.


FIGURE 4
MODIFIED LTS0620 WIRING AS REPRESENTED BY FIGURE 2

## AD574_HG and AD674_HG Test Program

 Changes:1) Line 310, change LL (Lower Limit) to -0.1 and UL (Upper Limit) to +3 (mA)
2) Line 340 , change $L L$ to 0 and $U L$ to $10(\mathrm{~mA})$
3) Add line 355 "GOTO 380 "
4) Line 86, change " $E$ " conversion factor to 0.75 .
5) Add line 1005 "GOTO 1060".
(Comments:)
(New +5 Volt supply current limits)
(New +15 Volt supply current limits)
(Skips -15 Volt supply test since this pin is unconnected)
(New 8-bit conversion time limit)
(Skips -15 Volt pin PSSR test)

## SIGNAL PROCESSING TECHNOLOGIES

## GLITCH ENERGY IN HIGH SPEED D/A CONVERTERS

Tom DeLurio, Senior Applications Engineer

## INTRODUCTION

Glitch energy should be an important consideration when choosing a D/A converter. High speed or video D/A converters suffer from glitches and the associated output deviations much the same way as their slower speed counterparts. Fortunately, the same design that makes Honeywell SPT's high speed DACs so fast, gives them lower glitch energy than all other D/A converters. This application brief will explain how glitches manifest themselves in some applications, how to overcome these problems, and why Honeywell DACs have superior glitch performance.

## GLITCH ENERGY

If a video DAC glitches while driving a raster scan video display, the resulting picture appears to have shaded lines a pixel or two wide along the entire vertical excursion of the tube and at regular intervals along the horizontal axis if the glitching is severe. In a vector stroke display, glitches can cause light or dark dots. In other applications, the glitches cause distortion, a higher noise level, and average level value inaccuracies. The worst case glitch usually occurs during a major code change such as 01111111 to 10000000 when the MSB changes state. Since this is only a 1LSB output level transition, a large transient caused by glitching can be disastrous.


Glitch Energy $+=\Delta V 1 \mathrm{mv} \times \Delta \mathrm{T} 1 \mathrm{~ns}=\mathrm{GpV}$-s Glitch Energy - $=\Delta V 2 \mathrm{mv} \times \Delta \mathrm{T} 2 \mathrm{~ns}=\mathrm{GpV}$-s
Glitch Energy $=1 / 2\{($ Glitch Energy + ) $+($ Glitch Energy -$)\}$
Figure 1 - Glitch Energy impulse

A doublet type glitch is shown in Figure 1. Not all glitches are doublets, some are only negative spikes or only positive spikes. The glitchtransient can be caused by a timing skew in the current switches. Or it can be caused by the DAC input data not being properly registered so that the data arrives at different times. The result, for example, is that the output may make an MSB level change before all the LSBs turn off. Therefore, the DAC output swings all the way toward maximum output and then back to the 10000000 level. Since this change is very fast, an impulse response results, and the DAC output transferfunction in response to a full scale digital ramp will appear like Figure 2.

There are numerous ways to minimize the glitching by adding external circuitry to the DAC. These include a track-and-hold to track the output level of the DAC before the glitch appears, hold the level during the glitch, and then release for the next level. Another is to add variable capacitors to each digital input pin to skew the data flow so that all data arrives at the same time. Unfortunately, these methods are expensive and require fine tuning. The best solution is to use a DAC that is designed to minimize glitches. Honeywell SPT designed its' DACs with this in mind and consequently came up with the lowest glitch energy specifications in the industry!


Figure 2-Glitching DAC Transfer Function.

## HONEYWELL DAC DESIGN

All of Honeywell SPTs high speed D/A converters use current switches to implement the DAC function and use a fully binary weighted approach (Figure 3) as opposed to the much more glitch prone R-2R ladder design.

In the HDAC97000 (see Table 1), the upper three bits are segmented with interdigitated current sources for good matching and linearity. Each data pin has latches for deskewing input data if the data arrives at different times. This technigue prevents timing glitches from occurring at the output. In addition, a glitch adjust pin is available to
change the logic threshold in the DAC switches to skew the switching times (Figure 2). This control will provide better than data sheet specifications for glitch energy.

The HDAC10180/81 and the HDAC51100/200, HDAC51400, HDAC51600 series are segmented so that the four MSB of the input data are separated into a parallel "thermometer" code. From here, fifteen current sinks, which are identical, are driven to fabricate sixteen coarse output levels. The remaining four LSBs drive four binary weighted current switches. The MSB currents are then summed with the LSBs, which provide a one-sixteenth of full scale contribution, to provide the 256 distinct analog output levels.

Table 1 - Honeywell Signal Processing Technologies' High Speed D/A Converters

| PART NUMBER | DAC TYPE | CONVERSION <br> RATE (MWPS) | GLITCH ENERGY <br> (PICO-VOLT/SECOND) |
| :--- | :---: | :---: | :---: |
| HDAC34010 | TRIPLE 4-BIT | 200 | 4 |
| HDAC34020 | TRIPLE 4-BIT (TTL) | 100 | 4 |
| HDAC97000 | $8-$ BIT | 200 | 35 |
| HDAC10180 | $8-$ BIT | $165 / 275$ | 10 |
| HDAC10181 | $8-$-BIT | $165 / 275$ | 10 |
| HDAC51400 | $8-$ BIT | 400 | 10 |
| HDAC51100 | $8-$-BIT (512X8 MEMORY) | 115 | 3 |
| HDAC51200 | $8-$-BIT (512X8 MEMORY) | 200 | 3 |
| HDAC51600 | $8-$ BIT (5:1 MUX) | 250 | 3 |



Figure 3 - Segmented D/A Converter Architecture.


COMPARATORS

FILTERS

## dIGITAL SIGNAL PROCESSING

## EVALUATION BOARDS

## APPLICATIONS INFORMATION

## Quality Assurance

Quality and reliability of electronic components are critical issues at Honeywell Signal Processing Technologies. Customers integrate large portions of their finished products into silicon using SPT's complex high performance integrated circuits. The quality and reliability of the end products therefore, depend heavily upon the integrated circuits they contain. Realizing the intimate relationship between its customers' success and its own, SPT has put into place a continually improving quality assurance system that makes its products among the highest quality and most reliable components available.

Quality and reliability, frequently thought to be synonymous, have quite different meanings. Quality implies that a device initially conforms to a given set of performance criteria. Reliability implies that a device continuously meets a given set of performance criteria. Figure 1 illustrates the traditional "Bathtub" Failure Rate Curve. A given sample of unscreened devices that initially meet their published specifications (high quality) will tend to have a relatively high initial failure rate (infant mortality) due to parameter drift or manufacturing defects that have gone undetected during the manufacturing process (low reliability). The failure rate during the "normal life" period is affected by devices with latent failure mechanisms that normally exhibit themselves during the infant mortality period and some devices that prematurely "wear out". Failure during the "wear out" period is caused by metal migration, long term drifts, corrosion and package failure. SPT insures the high quality of its product with rigorous $100 \%$ electrical testing. Product reliability is designed in and insured through comprehensive QA (Quality Assurance) monitoring throughout the manufacturing process and screening of the final product.

Screening operations are designed to "weed out" potential infant mortality failures before they are shipped to customers. The screening procedures that SPT uses are described below with the failure mechanisms they are designed to catch.

## Pre-seal Visual

Wire bonding, die bonding, package, package leads and die are visually inspected using both a high and low power microscope. Many of the defects detectable during this inspection such as defective wire bonds, contamination, scratched metalization or other defects on the die contribute to infant mortality. This inspection is performed just prior to sealing the device.

## Bond Strength

This sample test verifies the mechanical strength of the wire bond. Metalization and interconnection failures (typically opens or shorts) account for nearly half of IC failures.

## Stabilization

The devices are heated to $150^{\circ} \mathrm{C}$ in an oven for 24 hours without electrical stress. This procedure is used as a preconditioning for subsequent testing.

## Temperature Cycling

The devices are cooled to $-55^{\circ} \mathrm{C}$ for 10 minutes then elevated to $+150^{\circ} \mathrm{C}$ for 10 minutes with a 5 minute transfer time in-between. This procedure is carried out 10 times. Variations in physical dimensions of defective packages can cause loss of package integrity, cracking of passivation on the die, and changes in operating characteristics due to mechanical stress. This test is performed without electrical stress.

## Constant Acceleration

The monolithic devices are subjected to $30,000 \mathrm{gs}$ for 1 minute in the Y 1 plane. This test is performed without electrical stress and can uncover mechanical weakness that was not detected by temperature cycling. Gold wire bonds are effectively tested for integrity in cavity packages (packages in which the bond wires are not encapsulated). The test is not as conclusive for aluminum wires (due to their lighter weight). Cracked die, weak die bonds, poor lid seals and improperly dressed bonding wires can also be detected during this test.

## Hermetic Seal

Fine Leak
The units are placed in a helium filled vessel under 60 psig for at least 1 hour. Helium will enter the die cavity through any cracks or pin holes. The devices are removed and placed into the test chamber of a mass spectrometer leak detector. Any helium that entered the package during the previous procedure will be drawn out by the vacuum in the test chamber. The leak rate is measured by the spectrometer. An alternative method with equal or greater sensitivity using Krypton gas may be substituted for this test.

## Gross Leak

After the completion of the fine leak test (if applicable), the gross leak test is performed to test for leaks greater than $10^{-3}$ ATM CC/sec. The devices are placed in a vacuum/pressure chamber at 5 torr for 1 hour. Before breaking the vacuum the units are covered with liquid FC-72. The pressure is then raised to 60 psig for two hours. The devices are removed from the vacuum/pressure vessel and submerged 2 in. in FC-43, heated to $125^{\circ} \mathrm{C}$, for 30 seconds and visually checked for bubbles.

These tests evaluate package integrity and detect devices that might fail when exposed to an environment containing moisture or gaseous contaminants.

## Pre Burn-In Electrical Test

Devices are tested $100 \%$ at $25^{\circ} \mathrm{C}$ for DC parameters (AC parameters and temperature extremes as required) to detect any electrical anomalies induced by the previous mechanical and thermal stresses. Serialized devices that will be burned-in may have some parameters logged at this point to test for parameter drift after burn-in is completed.

## Burn-In

Burn-in is performed for a specified number of hours at $125^{\circ} \mathrm{C}$ with the device electrically stressed. This procedure eliminates devices with parameters that are marginal or have latent defects. Intermittent shorts caused by pinholes in the passivation will tend to become permanently shorted. Metal that is almost discontinuous due to scratches or cracks will tend to open. Corrosion and contamination on the die will tend to impact the circuit performance and will be detectable during the post burn-in electrical testing.

## Post Burn-In Electrical Test

Devices are tested $100 \%$ at $25^{\circ} \mathrm{C}$ for DC parameters (AC parameters and temperature extremes as required) to insure that after all applicable screening the devices perform as specified.

## External Visual

This final optical inspection insures that the packages and leads appear defect free.

Figure 2 summarizes the screening procedure and the failure mechanisms they are designed to detect. Figure 3 Quality Flow Diagrams illustrate the standard processing for SPT's various product grades. Special quality flows can be tailored to specific customer needs.

FIGURE 1: "BATHTUB" FAILURE-RATE CURVE



## IN-LINE MANUFACTURING FLOW CHART FOR HERMETIC CAVITY TYPE PACKAGES



## NOTE:

GROUP A: ELECTRICAL CHARACTERISTICS
GROUP B: PACKAGE ORIENTED TESTS
GROUP C: LIFE TESTS - PERIODIC CONFORMANCE
GROUP D: ENVIRONMENTAL TESTS - PERIODIC CONFORMANCE

FIGURE 2: FAILURE DETECTION SUMMARY

FAILURE MECHANISM DETECTED

| Procedure | die bonds |  |  | process related | passivation fallure |  |  | defective package | thermal stress | electrical failure |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | wire bonds $\qquad$ |  |  |  | surface contamination |  | defective metalization |  |  |  |  |
| Pre-seal Visual | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |  |  | $\checkmark$ |  |  |  |  |
| Bond Strength | $\nu$ |  |  |  |  |  |  |  |  |  |  |
| Stabilization Bake | $\checkmark$ | $r$ |  | $v$ | $v$ |  |  |  |  |  |  |
| Temperature Cycle | $\checkmark$ | $\checkmark$ |  |  | $\checkmark$ |  |  | $\checkmark$ | $\checkmark$ |  |  |
| Constant Acceleration | $\checkmark$ | $r$ |  |  |  |  |  |  |  |  |  |
| Leak Test |  |  |  |  |  |  |  | $\checkmark$ |  |  |  |
| Pre Burn-In Electrical |  |  |  |  |  |  |  |  |  |  | $\checkmark$ |
| Burn-In |  |  |  |  | $v$ | $\checkmark$ | $\checkmark$ |  |  |  | $\checkmark$ |
| Post Burn-In Electrical |  |  |  |  |  |  |  |  |  |  | $\checkmark$ |
| External Visual |  |  |  |  |  |  |  |  |  | $V$ |  |

SELECTION GUIDE, CROSS REFERENCE ORDERING INFORMATION

ANALOG TO DIGITAL CONVERTERS

DIGITAL TO ANALOG CONVERTERS

COMPARATORS
4

FILTERS

DIGITAL SIGNAL PROCESSING

EVALUATION BOARDS

## APPLICATIONS INFORMATION

QUALITY ASSURANCE


## SALES OFFICES AND REPRESENTATIVES












NOTES:

## PACKAGING INFORMATION

14 LEAD SIDBRAZED


16 LEAD SIDEBRAZED


16 LEAD CERDIP


18 LEAD CERDIP


18 LEAD PLASTIC


20 LEAD CERDIP


## 20 LEAD PLASTIC



22 LEAD SIDEBRAZED


22 LEAD CERDIP




28 LEAD SIDEBRAZED



32 LEAD SIDEBRAZED


42 LEAD SIDEBRAZED



48 LEAD SIDEBRAZED


20 PIN LCC


## 28 PIN LCC



46 PIN PGA


180 PIN PGA


269 PIN PGA


[^26]NOTES:

SELECTION GUIDE, CROSS REFERENCE ORDERING INFORMATION

ANALOG TO DIGITAL CONVERTERS

DIGITAL TO ANALOG CONVERTERS

COMPARATORS
4

FILTERS

DIGITAL SIGNAL PROCESSING

EVALUATION BOARDS

## APPLICATIONS INFORMATION

```
QUALITY ASSURANCE
```

PACKAGE OUTLINES

WESTERN AREA
David Thompson
Honeywell, Inc. SPT
721 South Parker, Bldg. C
Orange, CA 92668
(714) 953.4886

Telex 290651
FAX (714) 953-7204
NORTHWESTERN AREA
Lyle Knudson
18555 Castle Hill Drive
Morgan Hill, CA 95037
(408) 779-8656

FAX (408) 779-7711

CENTRAL AREA
Sal Graziano
Honeywell, Inc. SPT
4260 Westbrook Drive
Suite 122
Aurora, IL 60504
(312) 820-9600

FAX (312) 820-9653

## EASTERN AREA

Erich Morell
Honeywell, Inc. SPT 6 Misty Ridge Circle Kinnelon, NJ 07405
(201) 492-0113

FAX (201) 492-0210

## INTERNATIONAL AREA

Cyrus Seaver
Honeywell, Inc. SPT
1150 E. Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906
(719) 540-3681

Telex (510) 601-2260
FAX (719) 540-3716

## SOUTHERN AREA

Jon Colt
Honeywell, Inc. SPT
P.O. Box 467639

Atlanta, GA 30346
(404) 392-1399

FAX (404) 392-9772

## FAR EAST AREA

Sam Okuno
Honeywell, Inc. SPT
Training and Control Systems Division
1200 E. San Bernadino Road
West Covina, CA 91790
(818) 915-9468

Telex 670452
FAX (818) 915-9255

MAINE
(see Massachusetts)
MARYLAND
Rep-tron, Inc.
6528 Waterloo Road
Baltimore, MD 21227
Baltimore, Metro Area (301) 799.7490

Outside Baltimore \& Northern Virginia (301) 621-1313

FAX (301) 796-1948
MASSACHUSETTS
Compass Technology, Inc.
300 Wildwood Street
Woburn, MA 01801
(617) 933-3336

FAX (617) 932-3354

## MICHIGAN

Greiner Associates, Inc.
15324 E. Jefferson Ave.
Grosse Pointe Park, MI 48230
(313) 499-0188

EasyLink 62705450
FAX (313) 499-0665

## MINNESOTA

Mel Foster Technical Sales, Inc. 7611 Washington Avenue, South
P.O. Box 35216

Edina, MN 55435
(612) 941-9790

FAX (612) 944-0634

## MISSISSIPPI

(see Alabama)

## MISSOURI

C-Tron Inc.
3910 Old Hwy 94 South
Suite 116
St. Charles, MO 63303
(314) 928-8078

FAX (314) 447-5214
MONTANA
(see Colorado)

IDAHO
(EASTERN)
(see Utah)

COLORADO
simpson Associates
2552 Ridge Road
Littleton, CO 80120
(303) $794-8381$

FAX (303) 794-8469
CONNECTICUT
Friedman Sales, Inc. 3 Barnard Lane Bloomfield, CT 06002
(203) 243-3122

FAX (203) 243 -8280
DELAWARE
(see Eastern Pennsylvania)

## FLORIDA

(CENTRAL)
Sales Engineering Concepts, Inc.
926 Great Pond Drive
Suite \#2002
Altamonte Springs, FL 32714
(407) 682-4800

FAX (407) 682-6491
(SOUTHERN)
Sales Engineering Concepts, Inc.
776 South Military Trail
Deerfield Beach, FL 33442-3025
(305) 426-4601

FAX (305) 427-7338

## (WESTERN)

Sales Engineering Concepts, Inc.
15202 Racetrack Road
Tampa, FL 33626
(813) 854-2859

FAX (813) 854-3127

## GEORGIA

Rep, Inc.
1944 Northlake Parkway
Suite 1
Tucker, GA 30084
(404) 937-4385

TWX (810) 766-0822
EasyLink 62657560
FAX (404) 938-0914
3901 Westerly Place
Suite 115
Newport Beach, CA 92660
(714) 476-8009

FAX (714) 476-0717
(WESTERN)
(see Sacramento, California)

## ILLINOIS

(NORTHERN)
eartland Technical
Marketing, Inc.
3315 W. Algonquin Road
Rolling Meadows,IL 60008
(312) 577-9222

FAX (312) 577-0325
(SOUTHERN)
(see Missouri)
(WESTERN)
(see lowa)
INDIANA
(NORTHERN)
(see Northern Illinois)
(SOUTHERN)
(see Northern llilinois)

## IOWA

S \& O Sales, Inc.
3226 Center Point Road, N.E.
Cedar Rapids, IA 52402
(319) 363-7323

TWX (910) 525-1317
FAX (319) 363.7331

## KANSAS

C-Tron Inc.
805 Clairborne
Olathe, KS 66062
(913) 829-0073

FAX (913) 829-0429

## KENTUCKY

(EASTERN)
(see Northern Ohio)
(WESTERN)
(see Northern llinois)
LOUISIANA
(see Dailas, Texas)

NEBRASKA
(see Kansas)

## NEVADA

 (NORTHERN) (see Sacramento, California)(SOUTHERN) (see Southern California)

NEW HAMPSHIRE
(see Massachusetts)
NEW JERSEY
(NORTHERN)
Comp-Tech Sales
208 Boulevard
Suite $\mathbf{E}$
Hasbrouck Heights, NJ 07604
(201) 288-7400

FAX (201) 288-7583
(SOUTHERN)
(see Eastern Pennsylvania)
NEW MEXICO
Neico Electronix
4801 General Bradley, N.E.
Albuquerque, NM 87111
(505) 293-1399

FAX (505) 293-1011
NEW YORK
(NEW YORK CITY
Comp-Tech Sales
P.O. Box 237

New Hyde Park, NY 11040
(516) 593-2628

FAX (201) 288-7583
(SYRACUSE)
Eicom Sales, Inc.
2.4 Fennell Street
P.O. Box 836

Skaneateles, NY 13152
(315) 685-8245

FAX (315) 685-6273
(UPSTATE)
Elcom Sales, Inc.
One Lockwood
Pittsford, NY 14534
(716) 385-1400

FAX (716) 248-8531
NORTH CAROLINA
Rep, Inc.
2500 Gateway Centre Blvd.
Suite 400
Morrisville, NC 27560
(919) 469-9997

FAX (919) 481-3879

## (CHARLOTTE)

Rep, Inc.
6407 Idlewild Road
Suite 425
Charlotte, NC 28212
(704) 563-5554

FAX (704) 535-7507
NORTH DAKOTA
(see Minnesota)

OHIO
(NORTHERN)
Meta Technical Sales, Inc.
264 E. Garfield Road
Aurora, OH 44202
(216) 562-8772

FAX (216) 562.7129

## (SOUTHERN)

Meta Technical Sales, Inc.
712 Polo Drive North
Columbus, OH 43229
(614) 847-1917

Telex 62705450
FAX (614) 888-8871
OKLAHOMA
West Associates, Inc.
9717 East 42nd Street
Suite 125
Tulsa, OK 74146
(918) 665-3465

TWX (910) 997-1096
FAX (918) 663-1762

## OREGON

Northwest Marketing Associates
6975 S.W. Sandburg Road
Suite 330
Portland, OR 97223
(503) 620-0441

FAX (503) 684-2541
PENNSYLVANIA
(EASTERN)
Rivco January, Inc.
78 South Trooper Road
Norristown, PA 19403
(215) 631 -1414

Telex (510) 660-2406
FAX (215) 631-1640
(WESTERN)
(see Northern Ohio)

## RHODE ISLAND

(see Massachusetts)
SOUTH CAROLINA
(see Charlotte, North Carolina)
SOUTH DAKOTA
(see Kansas)
TENNESSEE
Rep, Inc.
113 South Branner Street
P.O. Box 728

Jefferson City, TN 37760
(615) 475-9012

TWX (810) 570-4203
EasyLink 62657620
FAX (615) 475-6340
TEXAS
West Associates, Inc.
8000 Centre Park Drive
Suite 250
Austin, TX 78754
(512) $339 \cdot 6886$

TWX (910) 997-1041
FAX (512) 339-8951
(DALLAS)
West Associates, Inc.
801 E. Campbell Road Suite 350
Richardson, TX 75081
(214) 680-2800

TWX (910) 997-0805
FAX (214) 699-0330
(EL PASO)
(see New Mexico)
(HOUSTON)
West Associates, Inc.
4615 Southwest Freeway
Suite 720
Houston, TX 77027
(713) 621-5983

TWX (910) 997-1030
FAX (713) 621-5895

## UTAH

Simpson Associates 7324 S. 1300 E. Road
Suite 200
Midvale, UT 84047 (801) 566-3691

FAX (801) 566-6442
VERMONT
(see Massachusetts)
VIRGINIA
(EASTERN)
(see Maryland)
VIRGINIA
(WESTERN)
(see Northern Ohio)
WASHINGTON
Northwest Marketing Associates
12835 Bell-Red Road
Suite 330N
Bellevue, WA 98005
(206) 455-5846

FAX (206) 451-1130
WASHINGTON D.C.
(see Maryland)
WEST VIRGINIA
(see Northern Ohio)
WISCONSIN
(EASTERN)
Heartland Technical
Marketing, Inc.
15350 West National Avenue
Suite 110
New Berlin, WI 53151
(414) 796-1128

FAX (414) 796-2780
(SOUTHERN)
(see Northern illinois)
(WESTERN)
(see Minnesota)
WYOMING
(see Colorado)

CANADA
(MONTREAL)
Weiss Company
Head Office
9416 Trans Canada Highway
St. Laurent
Quebec H4S 1R7
CANADA
(514) 337-5022

FAX (514) 337-4622

## CANADA

(OTTAWA)
Weiss Company
P.O. Box 11235

Station "H"
Nepean
Ontario K2H 7 T9
CANADA
(613) 825-0545

FAX (613) 825-4449
(TORONTO)
Weiss Company
7270 Torbram Road
Unit 5
Mississauga
Ontario L4T 3Y7
CANADA
(416) 673-0011

FAX (416) 673-1270
(VANCOUVER)
Weiss Company
P.O. Box 24806

Vancouver
British Columbia V5T 4E9
CANADA
(604) 873-1112

FAX (604) 876-1724

## PUERTO RICO

Sales Engineering-Puerto Rico
Calle Fresa No. 35, Milaville
Rio Piedras, Puerto Rico 00926
(809) 758-7001

EasyLink 62914259
FAX (809) 764-2060

## DOMESTIC DISTRIBUTORS LIST

ARIZONA
Cypress Electronics
2164 E. Broadway
Suite 310
Tempe, AZ 85282
(602) 256-9642

FAX (602) 921-3351

## CALIFORNIA

Added Value Electronics Distribution, Inc.
1582 Parkway Loop, Unit G
Tustin, CA 92680
(714) 259-8258

FAX (714) 259-0828
Added Value Electronics
Distribution, Inc.
1329 Stratford Court, Suite A
Del Mar, CA 92014
(619) 792-0251

FAX (619) 792-0257

Cypress Electronics
2175 Martin Avenue
Santa Clara, CA 95050
(408) 980-2500

Toll Free (800) 538-5112
FAX (408) 986-9584
Cypress Electronics
10054 Mesa Ridge Court
Suite 118
San Diego, CA 92121
(619) 535-0011

FAX (619) 535-0018
Cypress Electronics
6230 Descanso Avenue
Buena Park, CA 90620
(213) 744.0355

FAX (714) 521-5716

## COLORADO

A.V.E.D. - Rocky Mountain, Inc. 4090 Youngtield Street
Wheat Ridge, CO 80033
(303) 422-1701

FAX (303) 422-2529

Cypress Electronics
12503 East Euclid Drive
Suite 80
Englewood, CO 80111
(303) 792-5829

FAX (303) 792-5832
FLORIDA
All American
16251 N.W. 54th Avenue
Miami, FL 33014
(305) $621-8282$

Toll Free (800) 327-6237
TWX (810) 848-4048
FAX (305) 620-7831
INDIANA
R M Electronics 7031 Corporate Circle Dr. Indianapolis, IN 46278
(317) 291 -7110

FAX (317) 291-1675
MARYLAND
All American
1136 Taft Street
Rockville, MD 20850
(301) 251-1205

Toll Free (800) 426-0420
FAX (301) 251-8574

## MASSACHUSETTS

Nu Horizons
151 Andover Street
Danvers, MA 01923
(617) 777-8800

FAX (617) 777-8806
Cronin Electric, Inc.
77 Fourth Avenue
Needham, MA 02194
(617) 449-5000

FAX (617) 444-8395
MICHIGAN
R M Electronics
4310 Roger B. Chaffee
Memorial Dr. SE
Grand Rapids, MI 49508
(616) 531-9300

FAX (616) 531-9300 ext. 214

## MINNESOTA

All American
8053 E. Bloomington Freeway
Suite 102
Minneapolis, MN 55420
(612) 884-2220

Toll Free (800) 223-7364
FAX (612) 884-7516
NEW JERSEY
Nu Horizons
39 Route 46 East
Pinebrook, NJ 07058
(201) 882.8300

FAX (201) $882-8398$

## NEW YORK

Nu Horizons
6000 New Horizons Boulevard
Amityville, NY 11701
(516) 226-6000

FAX (516) 226-6262 or
(516) 226-6140

Nu Horizons
100 Bluff Drive
P.O. Box 167

East Rochester, NY 14445
(716) 248-5980

FAX (716) 248-9132

## OREGON

Cypress Electronics
15075 S.W. Koll Parkway, D
Beaverton, OR 97006
(503) 641-2233

FAX (503) 643-1237

TEXAS
Cypress Electronics 2156 W. Northwest Highway
Dallas, TX 75220
(214) 869-1435

FAX (214) 869-9418
All American
1819 Firman Drive
Suite 127
Richardson, TX 75081
(214) 231-5300

Toll Free (800) 541-1435
FAX (214) 437-0353
A.V.E.D. - Southwest

4470 Spring Valley Road
Dallas, Texas 75244
(214) 404-1144

FAX (214) 404-1194
A.V.E.D. - Southwest

6448 Hwy. 290 East
SuiteA 103
Austin, Texas 78723
(512) 459-8519

## UTAH

Cypress Electronics 5295 South 320 West Suite 540
Murray, UT 84107
(801) 486-3775
A.V.E.D. - Rocky Mountain, Inc. 1836 Parkway Blvd.
West Valley City, UT 84119
(801) 975-9500

FAX (801) 977.0245
WASHINGTON
Cypress Electronics
22125 17th Ave., S.E.
Suite 114
Bothell, WA 98021
(206) 483-1144

FAX (206) 485-1512

AUSTRIA
Bacher Electronics
Gesellschaft m.b.H.
BURO
Meidlinger Hauptstrabe 78
A-1120 Wien
AUSTRIA
43-222-835646
Telex 131532
FAX 43-222-834276

## BELGIUM

## Betea Sa/mv

Chaussee de Louvaim
775 Leuvensesteemweg
B-1140 Bruxelles
BELGIUM
32-2-7368050
Telex 21388
FAX 32-2-7364954
DENMARK
Ditz Schweitzer
Vallensbaekvej 41
DK-2600 Glostrup
DENMARK
45-2-453044
Telex 33257 SCHWEI DK
FAX 45-2-459206

## FINLAND

OY Fintronic AB
Melkonkatu 24A
SF00210 Helsinki
FINLAND
358-0-6926022
Telex 124224
FAX 358-0-674886

## FRANCE

Tekelec-Airtronic
B.P. No. 2

Cite des Bruyenes
Rue Carle-Veronet
92310 Sevres
FRANCE
33-45-347535
Telex TKLEC A2045-52F
FAX 33-45-072191

MICROEL
Immeuble "MICRO"
Avenue de la Baltique
ZA de Courtaboeuf - B.P. 3
91941 LES Cedex
FRANCE
33-1-69070824
Telex 692493F
FAX 33-1-69071723

## GERMANY

Kontron Halbleiter
Alfatron GmbH
Schleissheimer Str. 87
D-8046 Garching
WEST GERMANY
49-089-32-90990
Telex 5-216-935 alfa d
FAX 49-089-32-909959
Metronik
Leonhardsweg 2
8025 Unterhaching b. Munchen
WEST GERMANY
49-89-611080
Telex (17) 897434
FAX 49-89-6116468
HOLLAND
Techmation Manudax
Electronics B.V.
Meerstraat 7a-5473AA
Heeswijk-Dinther
P.O. Box 100 Heeswijk-Dinther

HOLLAND
31-41-398895
Telex 7448
FAX 31-41-392902
ISRAEL
Tritech Limited
5 Haarad Street
P.O. Box 53200

Tel-Aviv 61531
ISRAEL
972-3-498802
Telex 371923
FAX 972-3-497816

## ITALY

Silverstar
Via del Gracchi 20
20146 Milano
ITALY
39-2-4996
Telex 332189
FAX 39-2-435594
NORWAY
Estronic AS
P.O. Box 174

Smedsvingen 4A
N-1364 Hvalstad
NORWAY
47-2-786010
Telex 19761
FAX 47-2-981677
SPAIN
Selco
Paseo de la Habana 190-bajo
28036 Madrid
SPAIN
34-1-4054213, 4094634
Telex 45458 (EPAP-E)
FAX 34-1-2592284

## SWEDEN

Setron Sweden $A B$
Nora Torg 5
P.O. Box 2001

S-18202 Danderyd
Stockholm
SWEDEN
46-8-7530055
Telex (854) 15339
FAX 46-8-7555594

## SWITZERLAND

Primotec AG
Tafermstrasse 37
CH-5405 Badem-Daettwil
SWITZERLAND
41-84-0171
Telex 828221
FAX 41-56-833454

## FAR EAST DISTRIBUTORS LIST

## JAPAN

Nippon Imex Corporation
No. 6 Sanjo Bldg. 5F
1-46-19 Matsubara
Setagaya-Ku, Tokyo
156 JAPAN
81-3-321-4415
Telex (781) -J23444 NIMEXCO
FAX 81-3-325-0021

Japan Macnics Corporation 516 Imaiminami-cho Nakahara-ku, Kawasaki-city
Kanagawa-ken
211 JAPAN
81-044-711-0022
TWX JAPAMAC J28988
FAX 81-44-711-2214

## TAIWAN

Helm Engineering \& Trading Co. 4F. 658, Tun Hua South Road P.O. Box 13-192 Taipei TAIWAN, R.O.C.
886-2-709-1888
Telex (785) 28204 Helmtra
FAX 886-2-706-0465 or 408-741-0820
ATTN: Alex Tsao Caltronix
U.S. Contact: Jerry Shih

Supreme Co.
FAX 408-262-8268

Anatec AG
Sumpfstrasse 7
6312 Steinhausen/Zug
SWITZERLAND
41-42-412441
Telex 865299 ANA CH
FAX 41-42-41304

## UNITED KINGDOM

## METL

Unit 2
Gt. Haseley Trading Estate
Great Haseley
Oxfordshire OX97PF
UNITED KINGDOM
44-84-468781
Telex 837150
FAX 44-84468746
Hartech Ltd.
7 West Pallamt
Chicester, West Sussex
PO19 1TD
44-243-773511
Telex 86230
FAX 44-243-779196
Ambar Cascom Ltd.
Rabans Close
Aylesbury, Bucks. HP19 3RS
UNITED KINGDOM
44-296-434141
Telex (851) 837427
FAX 44-296-29670

KOREA
CONTACT AREA SALES OFFICE






[^0]:    *Consult Factory For Avallability

[^1]:    *Consult Factory For Availability

[^2]:    Note 2 Available for extemal loads, external load should not change during conversion.

[^3]:    **For Ordering Information See Section 1.

[^4]:    **For Ordering Information See Section 1.

[^5]:    Note:Voltages given are the mid-point for the codes.

[^6]:    **For Ordering Information See Section 1.

[^7]:    **For Ordering Information See Section 1.

[^8]:    **For Ordering Information See Section 1.

[^9]:    **For Ordering Information See Section 1.

[^10]:    **For Ordering Information See Section 1.

[^11]:    **For Ordering Information See Section 1.

[^12]:    COMPOSITE VIDEO SIGNAL
    256 gray levels plus Sync, Blank, Bright and Reference White

[^13]:    GRAY SCALE RANGE
    0.6375 V Peak to Peak

[^14]:    **For Ordering Information See Section 1.

[^15]:    **For Ordering Information See Section 1.

[^16]:    ＊＊For Ordering Information See Section 1.

[^17]:    FIGURE 9:

[^18]:    **For Ordering Information See Section 1.

[^19]:    **For Ordering Information See Section 1.

[^20]:    **For Ordering Information See Section 1.

[^21]:    **For Ordering Information See Section 1.

[^22]:    **For Ordering Information See Section 1.

[^23]:    **For Ordering Information See Section 1.

[^24]:    **For Ordering Information See Section 1.

[^25]:    **For Ordering Information See Section 1.

[^26]:    **For Ordering Information See Section 1.

