


MICROCOMPUTERS

DATA BOOK





MICROCOMPUTERS

WARNING!

THE FOLLOWING PRODUCTS HAVE BEEN DISCONTINUED

• TS 94104 1-139

• TS 94120 TS 94144 .. 1-153

• MK 68200 FAMILY 3-5

MK 68HC200 FAMILY, 3-77

uters

1

uters

2

uters

3

/ices

4

Development and emulation tool

5

-CONTENTS ----


GENERAL INFORMATION	
Contents	
CHAPTER 1 - 4 BIT MICROCOMPUTERS	
4-bit Microcomputers selection guide	1-3
ETC9410/11•ETC9310/11 Single chip microcontrollers ETL9410/11•ETL9310/11 Single chip microcontrollers ETL9413•ETL9313 Single chip microcontrollers ET9420/21/22•ET9320/21/22 Single chip microcontrollers ETC9420/21/22•ETC9320/21/22 Single chip microcontrollers ETC9444/45•ETC9344/45 Single chip microcontrollers ETL9420/21/22•ETL9320/21/22 Single chip microcontrollers	1-5 1-21 1-41 1-45 1-69 1-91
ETL9444/45•ETL9344/45 Single chip microcontrollers	1-115 1-139 1-153
CHAPTER 2 - 8-BIT MICROCOMPUTERS	
8-bit Microcomputers selection guide	2-3
EF6801 FAMILY	
EF6801•EF6803 Microcomputer/Microprocessor (MCU/MPU) EF6801U4•EF6803U4 Microcomputer/Microprocessor (MCU/MPU)	2-7 2-47
EF6804 FAMILY	
EF6804J2 8-bit microcomputer EF6804P2 8-bit microcomputer TS68HC04J3 8-bit microcomputer EF68HC04P3 8-bit microcomputer	2-91 2-135 2-179 2-181
EF6805 FAMILY	
EF6805P2 8-bit microcomputer EF6805P6 8-bit microcomputer EF6805R2 8-bit microcomputer with A/D EF6805R3 8-bit microcomputer with A/D EF6805U2 8-bit microcomputer EF6805U3 8-bit microcomputer	2-225 2-249 2-273 2-301 2-329 2-355
MK3870 FAMILY	
MK2870 3870 Single chip micro family	2-381 2-399 2-427 2-453
CHAPTER 3 - 16-BIT MICROCOMPUTERS	
16-bit Microcomputers selection guide	3-3
MK68200 FAMILY 16-bit single chip microcomputer	3-5 3-77

CONTENTS -

CHAPTER 4 - SURFACE MOUNTED DEVICES	Page
Surface mounted devices selection guide	4-3
CHAPTER 5 - DEVELOPMENT AND EMULATION TOOL	
INICE-4-8 Development and emulation tool	5-3
EMU-04 Piggy-back emulation tool	5-5

——— ALPHANUMERICAL INDEX ————

Part number	Page	Part number	Page	Part number	Page
EF6801	2-7	ETC9344	1-69	ETL9422	1-91
EF6801U4	2-47	ETC9345	1-69	ETL9444	1-115
EF6804J2	2-91	ETC9410	1-5	ETL9445	1-115
EF6804P2	2-135	ETC9411	1-5	MK2870	2-381
EF6805P2	2-225	ETC9420	1-69	MK3870	2-399
EF6805P6	2-249	ETC9421	1-69	MK3873	2-427
EF6805R2	2-273	ETC9422	1-69	MK3875	2-453
EF6805R3	2-301	ETC9444	1-69	MK38P70	2-399
EF6805U2	2-329	ETC9445	1-69	MK38P73	2-427
EF6805U3	2-355	ETL9310	1-21	MK38P75	2-453
EF68HC04P3	2-181	ETL9311	1-21	MK68201	3-5
ET9320	1-45	ETL9313	1-41	MK68211	3-5
ET9321	1-45	ETL9320	1-91	MK68E201	3-5
ET9322	1-45	ETL9321	1-91	MK68E211	3-5
ET9420	1-45	ETL9322	1-91	MK68E221	3-5
ET9421	1-45	ETL9344	1-115	MK68HC201	3-77
ET9422	1-45	ETL9345	1-115	MK68HC211	3-77
ETC9310	1-5	ETL9410	1-21	MK68HC221	3-77
ETC9311	1-5	ETL9411	1-21	TS68HC04J3	2-179
ETC9320	1-69	ETL9413	1-41	TS94104	1-139
ETC9321	1-69	ETL9420	1-91	TS94120	1-153
ETC9322	1-69	ETL9421	1-91	TS94144	1-153



4-bit microcomputers



4 BIT MICROCOMPUTERS

Function	Part number	Characteristic		Package	Page
LOW COST MCUs		With their efficient instruction set (1 byte instruction) and wide I/O option list, these MCUs are designed for home appliances and consumer applications. • One 4-bit SIO • Emulation and development on DEVICE	• 19 I/O lines	DIL24	1-5 1-21
	ETC9411/9311 ETL9411/9311		• RAM: 32 x 4 • ROM: 512 x 8 • 16 I/O lines	DIL20	1-5 1-21
	ETL9413 ETL9313	_	• RAM: 32 x 4 • ROM: 512 x 8 • 15 I/O lines	DIL20	1-41
	ET9420/9320 ETC9420/9320 ETL9420/9320	_	• RAM: 64 x 4 • ROM: 1024 x 8 • 23 I/O lines	DIL28	1-45 1-69 1-91
	ET9421/9321 ETC9421/9321 ETL9421/9321		• RAM: 64 x 4 • ROM: 1024 x 8 • 19 I/O lines	DIL24	1-45 1-69 1-91
	ET9422/9322 ETC9422/9322 ETL9422/9322		• RAM: 64 x 4 • ROM: 1024 x 8 • 15 I/O lines	DIL20	1-45 1-69 1-91
	ETC9444/9344 ETL9444/9344	_	• RAM: 128 x 4 • ROM: 2048 x 8 • 23 I/O lines	DIL28	1-69 1-115
	ETC9445/9345 ETL9445/9345		• RAM: 128 x 4 • ROM: 2048 x 8 • 23 I/O lines	DIL24	1-69 1-115
MOTOR SPEED CONTROL LOW COST MCUs	TS94104	Well suited for speed measurement, direct triac drive in industrial environment (watchdog feature). Individual clock for MCU, speed measurement timer and triac drive timer. • One 4-bit SIO • Emulation and development on DEVICE	• ROM: 2048 x 8	DIL64	1-139
	TS94120		• RAM: 64 x 4 • ROM: 1024 x 8 • 23 I/O lines		1-153
	TS94144		RAM: 128 x 4 ROM: 2048 x 8 23 I/O lines	DIL28	1-153





ETC9410 • ETC9411 • ETC9310 • ETC9311


SINGLE CHIP MICROCONTROLLERS


The ETC 9410, C 9411, C 9310, and C 9311, fully Static, Single-Chip CMOS Microcontrollers are fully compatible with the family, fabricated using double-poly, silicon gate CMOS technology. These Controller Oriented Processors are complete microcomputers containing all system timing, internal logic, ROM, RAM, and I/O necessary to implement dedicated control functions in a variety of applications. Features include single supply operation, a variety of output configuration options, with an instruction set, internal architecture and I/O scheme designed to facilitate keyboard input. display output and BCD data manipulation. The ETC 9411 is identical to the ETC 9410 but with 16 I/O lines instead of 20. They are an appropriate choice for use in numerous human interface control environments. Standard test procedures and reliable high-density fabrication techniques provide the medium to large volume customers with a customized Controller Oriented Processor at a low end-product cost.

The ETC 9310/C9311 is the extended temperature range version of the ETC 9410/C9411.

- Lowest Power Dissipation (40µW typical)
- Low Cost
- Power saving HALT mode with Continue function
- Powerful Instruction Set
- 512 × 8 ROM, 32 × 4 RAM
- 20 I/O lines (ETC 9410)
- Two-level subroutine stack
- DC to 4 μs instruction time
- Single supply operation (2.4V to 5.5V)
- General purpose and TRI-STATE outputs
- Internal binary/counter register with MICROWIRE ® compatible serial I/O
- LSTTL/CMOS compatible in and out
- Software/hardware compatible with other members of the ET 9400 family
- Extended temperature (40°C to + 85°C).

CMOS






JULY 1986 1/16

ETC9410 / 9411

ETC9310 / 9311



ETC 9410 . ETC 9411

ABSOLUTE MAXIMUM RATINGS

Supply Voltage (V_{CC})

Voltage at Any Pin Relative to GND
Ambient Operating Temperature
Ambient Storage Temperature
Lead Temperature (Soldering, 10 seconds)
Total Source Current
Total Sink Current

Total Sink Current

Total Sink Current

Total Sink Current

Total Sink Current

Total Sink Current

Total Sink Current

Total Sink Current

Total Sink Current

Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC ELECTRICAL CHARACTERISTICS 0°C<TA<+70°C (Unless otherwise specified)

Parameter	Conditions	Min.	Max.	Units
Operating Voltage		2.4	5.5	V
Power Supply Ripple (Note 5)	Peak to peak	_	0.1V _{CC}	
Supply Current (Note 1)	$V_{CC} = 2.4V \text{ tc} = 125 \mu\text{s}$	-	40	μА
HALT Mode Current	V_{CC} = 5.0V tc = 16 μs V_{CC} = 5.0V tc = 4 μs (tc is the instruction cycle time)	-	500 2000	μ Α μ Α
(Note 2)	V _{CC} = 5.0V Fin = 0kHz V _{CC} = 2.4V Fin = 0kHz	-	15 ·6	μ Α μ Α
Input Voltage Levels				
RESET, CKI Logic High Logic Low All other inputs		0.9V _{cc}	- 0.1v _{CC}	V
Logic High Logic Low		0.7V _{cc}	0.2V _{CC}	Ÿ
Hi – Z input leakage Input capacitance		- 1 -	+ 1 + 7	μA pF
Output Voltage Levels LSTTL Operation Logic High Logic Low	Standard outputs $V_{CC} = 5.0V \pm 5 \%$ $IOH = -25 \mu A$ $IOL = 400 \mu A$	2.7	_ 0.4	V
CMOS Operation	102 - 400 μΛ		0.4	•
Logic High Logic Low	IOH = -10 μA IOL= 10μA	V _{CC} -0.2	0.2	V
Output current levels Sink (Note 6)	(except CKO) V _{CC} = 4.5V, Vout = V _{CC} V _{CC} = 2.4V, Vout = V _{CC}	1.2 0.2	-	mA mA
Source (standard option) Source (low current option)	V _{CC} = 4.5V, Vout = 0V V _{CC} = 2.4V, Vout = 0V V _{CC} = 4.5V, Vout = 0V	0.5 0.1 30	- - 330	mA mA
Source (low current option)	$V_{CC} = 4.5V$, $V_{OUT} = 0V$ $V_{CC} = 2.4V$, $V_{OUT} = 0V$	6	80	μ Α μ Α
CKO (as clock out) current levels				
Sink divide by 4 divide by 8 divide by 16	$V_{CC} = 4.5V$, CKI = V_{CC} , Vout = V_{CC}	0.3 0.6 1.2	- - -	mA mA mA
Source divide by 4	V _{CC} = 4.5V, CKI = 0, Vout = 0	0.3	_	mA
divide by 8 divide by 16		0.6 1.2	-	mA mA

ETC 9410 • ETC 9411

DC ELECTRICAL CHARACTERISTICS (continued)

Parameter	Conditions	Min.	Max.	Units
Allowable Loading on CKO (as HALT) Current needed to over-ride HALT To continue To halt	(note 3) $V_{CC} = 4.5V$, $ViN = .2V_{CC}$ $V_{CC} = 4.5V$, $ViN = .7V_{CC}$	-	100 .6 1.6	pF mA mA
TRI-STATE® or open drain leakage current		-2	+ 2	Αίų

ETC 9410 • ETC 9411

AC ELECTRICAL CHARACTERISTICS (0°C<TA<+70°C (Unless otherwise specified)

Parameter	Conditions	Min.	Max.	Units
Instruction Cycle Time = tc	V _{CC} ≥4.5V 4.5V>V _{CC} ≥2.4V	4 16	DC DC	μs μs
Operating CKI Frequency	4 mode 8 mode 16 mode 4 mode 4 mode 8 mode 8 mode 16 mode 16 mode 16 mode	DC DC DC DC DC	1.0 2.0 4.0 250 500 1.0	MHz MHz MHz kHz kHz MHz
Instruction Cycle Time - CKI (RC) (Note 4)	R = 30k ± 5 %, V _{CC} = 5V C = 82pF ± 5 % (÷ 4 Mode)	8	16	μs
INPUTS : (See Fig. 3) **SETUP **HOLD	$ \begin{array}{c} \text{G Imputs} \\ \text{SI Input} \\ \text{All Others} \\ \text{V}_{CC}\!\geqslant\!4.5\text{V} \\ \text{V}_{CC}\!\geqslant\!2.4\text{V} \end{array} $	tc/4 = + 0.7 0.3 1.7 0.25 1.0	- - - -	μs μs μs μs μs
OUTPUT Propagation delay (see fig. 3) PD1, PD0 PD1, PD0	Vout = 1.5V, C_L = 100pF, R_L = 5K V_{CC} ≥ 4.5V V_{CC} ≥ 2.4V		1.0 4.0	μs μs

Note 1: Supply current is measured after running for 2000 cycle times with a square -wave clock on CKI, CKO open, and all other pins pulled up to VCC with 20k resistors.

Note 2: The HALT mode will stop CKI from oscillating in the RC and crystal configurations.

Note 3: When forcing HALT, current is only needed for a short time (approx. 200 ns) to flip the HALT flip-flop.

Note 4: This parameter is only sampled and not 100 % tested.

Note 5: Voltage change must be less than 0.5 volt in a 1 ms period.

Note 6: SO output sink current must be limited to keep VOL below 0.2 VCC when port is running in order to prevent entering test mode.

ETC 9310 • ETC 9311

ABSOLUTE MAXIMUM RATINGS

Supply Voltage (VCC)

6V

Voltage at any pin

-0.3V to $V_{CC} + 0.3V$

Operating temperature range - 40°C to + 85°C

Storage temperature range - 65°C to + 150°C Lead temperature (soldering, 10 sec.)

Total allowable source current Total allowable sink current

25mA 25mA

Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute

maximum ratings.

DC ELECTRICAL CHARACTERISTICS - 40°C≤TA≤+85°C (Unless otherwise specified).

Parameter	Conditions	Min.	Max.	Units
Operating Voltage		3.0	5.3	V
Power Supply Ripple(Note 5)	Peak to Peak	_	0.1V _{CC}	V
Supply Current (Note 1)	V_{CC} = 3.0V, t_0 = 125 μ s V_{CC} = 5.0V, t_0 = 16 μ s V_{CC} = 5.0V, t_0 = 4 μ s (t_0 is instruction cycle time)	- - -	60 600 2500	μΑ μΑ μΑ
HALT Mode Current (Note 2)	V_{CC} = 5.0V, F_{IN} = 0kHz V_{CC} = 3.0V, F_{IN} = 0kHz	=	25 13	μ Α μ Α
Input Voltage Levels RESET, CKI Logic High InpuLogic Low All Other Inputs Logic High Logic Low Hi-Z Input Leakage		0.9 V _{CC} - 0.7 V _{CC} 2	0.1 V _{CC}	V V V μΑ
Input Capacitance			7	pF
Output Voltage Levels LSTTL Operation Logic High Logic Low CMOS Operation Logic High Logic Low	Standard Outputs $V_{CC}=5.0V\pm 5~\%$ $I_{OH}=25\mu A$ $I_{OL}=400\mu A$ $I_{OH}=-10\mu A$ $I_{OH}=-10\mu A$ $I_{OH}=-10\mu A$	2.7 - V _{CC} - 0.2	0.4 - 0.2	V V V
Output Current Levels Sink (Note 6) Source (Standard Option) Source (Low Current Option)	$V_{CC} = 4.5V, V_{OUT} = V_{CC} \\ V_{CC} = 3.0V, V_{OUT} = V_{CC} \\ V_{CC} = 4.5V, V_{OUT} = 0 V \\ V_{CC} = 3.0V, V_{OUT} = 0 V \\ V_{CC} = 4.5V, V_{OUT} = 0 V \\ V_{CC} = 3.0V, V_{CC} = 3.0V, V_{CC} = 3.0V \\ V_{CC} = 3.0V, V_{CC} = 3.0V \\ V_{CC} = 3.0V \\ V_{CC} = 3.0V \\ V_{CC} $	1.2 0.2 0.5 0.1 30 8	- - - 440 200	mA mA mA μA μA

ETC 9310 • ETC 9311 DC ELECTRICAL CHARACTERISTICS (continued)

Parameter	Conditions	Min.	Max.	Units
CKO Current Levels (As Clock Out) Sink	$V_{CC} = 4.5V$, CKI = V_{CC} , $V_{OUT} = V_{CC}$ $V_{CC} = 4.5V$, CKI = OV, $V_{OUT} = OV$	0.3 0.6 1.2 0.3 0.6 1.2	- - - -	mA mA mA mA mA
Allowable Loading on CKO (as HALT I/O pin)		-	100	pF
Current Needed to Override HALT (Note 3) To Continue To Halt	V _{CC} = 4.5V, V _{IN} = 0.2 V _{CC} V _{CC} = 4.5V, V _{IN} = 0.7 V _{CC}	<u>-</u>	0.8 2.0	mA mA
TRI-STATE or Open Drain Leakage Current		- 4	+ 4	μΑ

ETC 9310 • ETC 9311 AC ELECTRICAL CHARACTERISTICS —40°C≤T_A≤+85°C (Unless otherwise specified)

Parameter	Conditions	· Min.	Max.	Units
Instruction Cycle Time (t _c)	V _{CC} ≤4.5V 4.5V>V _{CC} ≥3.0V	4 16	DC DC	μs μs
Operating CKI	V _{cc} ≥4.5V 4.5V>V _{cc} ≥3.0V	DC DC DC DC DC DC	1.0 2.0 4.0 250 500 1.0	MHz MHz MHz kHz kHz MHz
Instruction Cycle Time RC Oscillator (Note 4)	R = 30 k ± 5 %, V_{CC} = 5V C = 82pF ± 5 % (÷ 4 Mode)	8	16	μs
Inputs (See Figure 3) t _{SETUP} t _{HOLD}	G Inputs SI Input V _{CC} > 4.5V All Others V _{CC} > 4.5V V _{CC} > 3.0V	tc/4 + 0.7 0.3 1.7 0.25 1.0	- - - - -	µs µs µs µs µs
Output Propagation Delay t _{PD1} , t _{PD0} t _{PD1} , t _{PD0}	$V_{OUT} = 1.5V$, $C_L = 100pF$, $R_L = 5k$ $V_{CC} \ge 4.5V$ $V_{CC} \ge 3.0V$	=	1.0 4.0	μs μs

Note 1: Supply current is measured after running for 2000 cycle times with a square-ware clock on CKI, CKO open, and all other pins pulled up to V_{CC} with 20 k resistors.

Note 2: The HALT mode will stop CKI from oscillating in the RC and crystal configurations.

Note 3: When forcing HALT, current is only needed for a short time (approximately 200 ns) to flip the HALT flip-flop.

Note 4: This parameter is only sampled and not 100 % tested.

Note 5: Voltage change must be less than 0.5 volt in a 1 ms period.

Note 6:SO output sink current must be limited to keep VOL below 0.2VCC when port is running in order to prevent entering test mode.

FUNCTIONAL DESCRIPTION

To ease reading of this description, only ETC 9410 and/or ETC 9411 are referenced; however, all such references apply equally to ETC 9310 and/or ETC 9311,

A block diagram of the ETC 9410 is given in Figure 1. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. When a bit is set, it is logic "1" when a bit is reset, it is a logic "0".

Program Memory

Program memory consists of a 512-byte ROM. As can be seen by an examination of the ETC 9410/C 9411 instruction set, these words may be program instructions, program data, or ROM addressing data. Because of the special characteristics associated with the JP, JSRP, JID, and LQID instructions, ROM must often be thought of being organized into 8 pages of 64 words (bytes) each.

ROM addressing

ROM addressing is accomplished by a 9-bit PC register. Its binary value selects one of the 512 8-bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next

sequential 9-bit binary count value. Two levels of subroutine nesting are implemented by two 9-bit subroutine save registers. SA and SB.

ROM instruction words are fetched, decoded, and executed by the Instruction Decode, Control and Skip Logic circuitry.

Data Memory

Data memory consists of a 128-bit RAM, organized as 4 data registers of 8 \times 4-bit digits. RAM addressing is implemented by a 6-bit B register whose upper 2 bits (Br)-select 1 of 4 data registers and lower 3 bits of the 4-bit Bd select 1 of eight 4-bit digits in the selected data register. While the 4-bit contents of the selected RAM digit (M) are usually loaded into or from, or exchanged with, the A register (accumulator), they may also be loaded into the Q latches or loaded from the L ports. RAM addressing may also be performed directly by the XAD 3,15 instruction. The Bd register also serves as a source register for 4-bit data sent directly to the D outpouts.

The most significant bit of Bd is not used to select a RAM digit. Hence, each physical digit of RAM may be selected by two different values of Bd a shown in Figure 4 below. The skip condition for XIS and XDS instructions will be true if Bd changes between 0 and 15, but NOT between 7 and 8 (see Table 3).




FIGURE 2 - CONNECTION DIAGRAMS




FIGURE 3 — INPUT/OUTPUT TIMING DIAGRAMS
(DIVIDE-BY-8 MODE)

The D register provides 4 general purpose outputs and is used as the destination register for the 4-bit contents of Bd.

The XAS instruction copies C into the SKL Latch. In the counter mode, SK is the output of SKL; in the shift register mode, SK is a sync clock, inhibited when SKL is a logic "0"

The EN register is an internal 4-bit register loaded under program control by the LEI instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register (EN3-EN0).

- 1. The least significant bit of the enable register, ENO, selects the SIO register as either a 4-bit shift register or as a 4-bit binary counter. With ENO set, SIO is an asynchronous binary counter, DECREMENTING its value by one upon each low going pulse ("1" to "0") occurring on the SI input. Each pulse must be at least 2 (two) instruction cycles wide. SK outputs the value of SKL. The SO output is equal to the value of EN3. With ENO reset. SIO is a serial shift register, shifting left each instruction cycle time. The data present at SI is shifted into the least significant bit of SIO. SO can be enabled to output the
- most significant bit of SIO each instruction cycle time. (See 4 below). The SK output becomes a logic controlled clock.
- 2. EN1 is not used, it has NO effect on the ETC 9410/ C 9411.
- 3. With EN2 set, the L drivers are enabled to output the data in Ω to the L I/O ports. Resetting EN2 disables the L drivers, placing the L I/O ports in a hight impedance input state
- 4. EN3, in conjunction with EN0, affects the SO output. With EN0 set (binary counter option selected), SO will output the value loaded into EN3. With EN0 reset (serial shift register option selected), setting EN3 enables SO as the output of the SIO shift register, outputting serial shifted data each instruction time. Resetting EN3 with the serial shift register output: data continues to be shifted through SIO and can be exchanged with A via an XAS instruction but SO remains reset to "0"

Enable Register Modes — Bits EN₃ and EN₀

EN ₃	EN ₀	SIO	SI	so	SK
0	0	Shift Register	Input to Shift Register	0	If SKL = 1, SK = Clock
	1				If SKL = 0, SK = 0
1	0	Shift Register	Input to Shift Register	Serial Out	If SKL = 1, SK = Clock
		·			If SKL = 0, SK = 0
0	1	Binary Counter	Input to Binary Counter	o	If SKL = 1, SK = 1
					If SKL = 0, SK = 0
1	1.	Binary Counter	Input to Binary Counter	1	If SKL = 1, SK = 1
					If SKL = 0, SK = 0

Internal Logic

The internal logic of the ETC 9410/C 9411 is designed to insure fully static operation of the device.

The 4-bit A register (accumulator) is the source and destination register for most I/O, arithmetic, logic and data memory access operations. It can also be used to load the Bd portion of the register, to load 4 bits of the 8-bit Q latch data and to perform data exchanges with the SIO register.

A 4-bit adder performs the arithmetic and logic functions of the ETC 9410/C 9411, storing its results in A. It also outputs the carry information to a 1-bit carry register, most often employed to indicate arithmetic overflow. The C registerin conjunction with the 'XAS instruction and the EN register, also serves to control the SK output. C can be outputted directly to SK or can enable SK to be a sync clock each instruction cycle time. (See XAS instruction and EN register description below).

The G register contents are outputs to 4 general-purpose bidirectional I/O ports.

The Q register is an internal, latched, 8-bit register, used to hold data loaded from RAM and A, as well as 8-bit data from ROM. Its contents are output to the L I/O ports when the L drivers are enabled under program control. (See LEI instruction).

The 8L drivers, when enabled, output the contents of latched Q data to the L I/O ports. Also, the contents of L may be read directly into A and RAM.




FIGURE 4 - RAM DIGIT ADDRESS TO PHYSICAL RAM DIGIT MAPPING


The SIO register functions as a 4-bit serial-in/serial-out shift register or as a binary counter depending upon the contents of the EN register. (See EN register description above). Its contents can be exchanged with A, allowing it to input or output continuous serial data stream. With SIO functioning as a serial-in/serial-out shift register and SK as a sync-clock, the ETC 9410/C 9411 is MICROWIRE® compatible.

Initialization

The internal reset logic will initialize the device upon power-up if the power supply rise time is less than 1 ms and if the operating frequency at CKI is greater than 32 kHz, otherwise the external RC network shown in Figure 5 must be connected to the RESET pin. The RESET pin is configured as a Schmitt trigger input. If not used, it should be connected to V_{CC}. Initialization will occur whenever a logic "O" is applied to the RESET input, providing it stays low for at least three instruction cycle times.

NOTE: If CKI clock is less than 32 kHz, the internal reset logic (option 25 = I) MUST be disabled and the external RC network must be present.





RC > 5 \times Power Supply Rise Time and RC > 100 \times CKI period

Upon initialization, the PC register is cleared to 0 (ROM address 0) and the A, B, C, D, EN, and G registers are cleared. The SK output is enabled as a SYNC output, providing a pulse each instruction cycle time. Data Memory (RAM) is not cleared upon initialization. The first instruction at address 0 must be a CLRA (clear A register).

HALT Mode

The ETC 9410/C 9411 is a FULLY STATIC circuit; therefore, the user may stop the system oscillator at any time to halt the chip. The chip may also be halted by the HALT instruction or by forcing CKO high when it is used as an HALT I/O port. Once in the HALT mode, the internal circuitry does not receive any clock signal, and is therefore frozen in the exact state it was in when halted. All information is retained until continuing. The HALT mode is the minimum power dissipation state.

The HALT mode has slight differences depending upon the type of oscillator used.

a) One-pin oscillator - (RC or External)


The HALT mode may be entered into by either program control (HALT instruction) or by forcing CKO to a logic "1" state.

The circuit may be awakened by one of two different methods:

- 1 Continue function by forcing CKO to a logic "0", the system clock is re-enabled and the circuit continues to operate from the point where it was stopped.
- Restart forcing the RESET pin to a logic "0" will restart the chip regardless of HALT or CKO (see Initialization).

b) Two-pin oscillator - (Crystal)

The HALT mode may be entered into by program control (HALT instruction) which forces CKO to a logic "1" state. The circuit can be awakened only by the RESET function.



ETC 9411

If the ETC 9410 is bonded as a 20-pin package, it becomes the ETC 9411 illustrated in Figure 2, ETC 9410/C 9411 Connection Diagrams. Note that the ETC 9411 does not contain D2, D3, G3, or CKO. Use of this option of course precludes use of D2, D3, G3, and CKO options. All other options are available for the ETC 9411.

CKO Pin Options

In a crystal controlled oscillator system, CKO is used as an output to the crystal network. CKO will be forced high during the execution of a HALT instruction, thus inhibiting the crystal network. If a one pin oscillator system is chosen (RC or external), CKO will be a selected as HALT and is an I/O flip-flop which is an indicator of the HALT status. An external signal can override this pin to start and stop the chip. By forcing a high level to CKO; the chip will stop as soon as CKI is high and the CKO output will go high to keep the chip stopped. By forcing a low level to CKO, the chip will continue and CKO output will go low.

All features associated with the CKO I/O pin are available with the 24-pin package only.

Oscillator Options

There are three options available that define the use of CKI and CKO.

- a) Crystal Controlled Oscillator. CKI and CKO are connected to an external crystal. The instruction cycle time equals the crystal frequency divided by 16 (cptionally by 8 or 4).
- b) External Oscillator. CKI is configured as a LSTTL compatible input accepting an external clock signal. The external frequency is divided by 16 (optionally by 8 or 4) to give the instruction cycle time. CKO is the HALT 1/0 port.
- c) RC Controlled Oscillator. CKI is configured as a single pin RC controlled Schmitt trigger oscillator. The instruction cycle equals the oscillation frequency divided by 4. CKO is the HALT I/O port.




FIGURE 6 - ETC9410C OSCILLATOR

Crystal	Or	resonator	

Crystal		Comp	onent Values	;
value	R1	R2	C1 (pF)	G2 (pF)
32 kHz	220 k	20 M	30	5 36
455 kHz	5 k	10 M	80	40
2.096 MHz	2 k	1 M	30	5 36
4 MHz	1 k	1 M	30	5 36

R C controlled Oscillator

R	С	Cycle time	v _{cc}
15 k	82 pF	4 to 9 µs	≥4.5V
30 k	82 pF	8 to 16 µs	≥4.5V
60 k	100 pF	16 to 32 us	2.4 to 4.5V

Note: $15k \leqslant R \leqslant 150k$; $50pF \leqslant C \leqslant 150pF$

This circuit and these values are for indication only. As the oscillator characteristics are not guaranteed, please consider and examine the circuit constants carefully on your application.

FIGURE 6 - ETC 9410 OSCILLATOR

I/O Options


ETC 9410/C 9411 outputs have the following optional configurations, illustrated in Figure 7:

- a) Standard A CMOS push-pull buffer with an N-channel device to ground in conjunction with a P-channel device to V_{CC}, compatible with CMOS and LSTTL.
- b) Low Current This is the same configuration as a) above except that the sourcing current much less.
- c) Open Drain An N-channel device to ground only, allowing external pull-up as required by the user's application.
- d) Standard TRI-STATE® L Output A CMOS output buffer similar to a) which may be disabled by program control.
- e) Low-Current TRI-STATE® L Output This is the same as d) above except that the sourcing current is much less.
- f) Open-Drain TRI-STATE® L Output This has the N channel device to ground only.

The SI and RESET inputs are Hi-Z inputs (Fig. 7 g)


When using either the G or L I/O ports as inputs, a pull-up device is necessary. This can be an external device or the following alternative is available: Select the low-current output option. Now, by setting the output registers to a logic "I" level, the P-channel devices will act as the pull-up load. Note that when using the L ports in this fashion the Q registers must be set to a logic "I" level and the L drivers MUST BE ENABLED by an LEI instruction.

All output drivers use one or more of three common devices numbered 1 to 3. Minimum and maximum current (I_{out} V_{out} curves are given in Figure 8 for each of these devices to allow the designer to effectively use these I/O configurations.




a) Standard Push Pull Output


FIGURE 7 - I/O CONFIGURATIONS




b) Low Current Push-Pull Output




c) Open Drain Output



d) Standard TRI-STATE® "L" Output




e) Low Current TRI-STATE® "L" Output





f) Open Drain TRI-STATE® "L" Output





g) Hi-Z Input














FIGURE 8 - INPUT/OUTPUT CHARACTERISTICS

ETC 9410/C 9411 INSTRUCTION SET

Table 2 is a symbol table providing internal architecture, instruction operand and operational symbols used in the instruction set table.

Table 3 provides the mnemonic, operand, machine, code, data flow, skip conditions and description associated with each instruction in the ETC 9410/C 9411 instruction set.

TABLE 2 - ETC9410/C 9411 INSTRUCTION SET TABLE SYMBOLS

Symbol	Definition	Symbol	Definition		
INTERNAL	ARCHITECTURE SYMBOLS	INSTRUCTION OPERAND SYMBOLS			
Α	4-bit Accumulator	d	4-bit Operand Field, 0 - 15 binary (RAM Digit Select		
В	6-bit RAM Address Register	r	2-bit Operand Field, 0 - 3 binary (RAM Register Select		
Br	Upper 2 bits of B (register address)	а	9-bit Operand Field, 0 - 511 binary (ROM Address)		
Bd	Lower 4 bits of B (digit address)	٧	4-bit Operand Field 0 - 15 binary (Immediate Data)		
С	1-bit Carry Register	RAM(s)	Contents of RAM location addressed by s		
D	4-bit Data Output Port	ROM(t)	Contents of ROM location addressed by t		
EN	4-bit Enable Register				
G	4-bit Register to latch data for G I/O Port	ODEDATI	NAL 0/4/00/0		
Ĺ	8-bit TRI-STATE I/O Port	OPERATIO	ONAL SYMBOLS		
M	4-bit contents of RAM Memory pointed to by B Register	+	Plus		
PC	9-bit ROM Address Register (program counter)	_	Minus		
Q	8-bit Register to latch data for L I/O Port	→	Replaces		
SA	9-bit Subroutine Save Register A	↔	Is exchanged with		
SB	9-bit Subroutine Save Register B	=	Is equal to		
SIO	4-bit Shift Register and Counter	Α	The one's complement of A		
SK	Logic-Controlled Clock Output	Ð	Exclusive-OR		
	• • • • • • • • • • • • • • • • • • • •	:	Range of values		

TABLE 3 - ETC9410/C 9411 INSTRUCTION SET

Mnemonic	Operand	Machine Hex Language Code Code (Binary)	Data Flow	Skip Conditions	Description
ARITH	METIC INSTI	RUCTIONS			
ASC		30 0 0 1 1 1 0 0 0 0	A + C + RAM(B) → A Carry → C	Carry	Add with Carry, Skip on Carry
ADD		31 [0011]0001	A + RAM (B) → A	None	Add RAM to A
AISC	у	5- [0 1 0 1] Y	A + y → A	Carry	Add Immediate, Skip on Carry (y ≠ 0)
CLRA		00 [0000]0000	0 → A	None	Clear A
COMP		40 [0 1 0 0]0 0 0 0	Ā→A	None	one's complement of A to A
NOP		44 [0100]0100	None	None	No Operation
RC		32 [0 0 1 1]0 0 1 0	"0"→ C	None	Reset C
sc		22 [0010]0010	"1"→ C	None	Set C
XOR		02 [0 0 0 0]0 0 1 0	A ⊕ RAM (B) → A	None	Exclusive-OR RAM with A

TABLE 3 - ETC9410/C 9411 INSTRUCTION SET (continued)

TABLE 3 — ETC9410/C 9411 INSTRUCTION SET (continued)					
TRANSF	ER OF	CONTROL INSTRUCTIONS			
۵IL		FF [1 1 1 1 1 1 1 1 1 1	ROM (PC 8A,M)→PC7:0	None	Jum Indirect
JMP	а	6 0 1 1 0 0 0 0 0 a8	a → PC	None	Jump
JP	а	1 a6:0 (pages 2.3 only)	a → PC _{6:0}	None	Jump within Page (Note 1)
		or 11 a _{5:0}	a → PC _{5:0}		
JSRP	а	1 0 a _{5:0}	PC + 1→SA→SB	None	Jump to Subroutine Page (Note 2)
			010 → PC _{8:6} a → PC _{5:0}		
JSR	а	6- 0 1 1 0 1 0 0 (a)	PC + 1→ SA→ SB a→ PC	None	Jump to Subroutine
RET		48 [0100[1000]	SB→ SA → PC	None	Return from Subroutine
RETSK		49 [0 1 0 0 1 1 0 0 1]	SB→ SA→ PC	Always Skip on Return	Return from Subroutine then Skip
HALT		33 00110011		None	Halt processor
		38 00111000			
MEMOR	Y REFER	ENCE INSTRUCTIONS			
CAMQ		33 <u>[0 0 1 1] 0 0 1 1]</u> 3C <u>[0 0 1 1] 1 1 0 0</u>]	A→Q _{7:4} RAM (B)→Q _{3:0}	None	Copy A, RAM to Q
LD	r	-5 <u>[00 r]0101</u>]	RAM (B) → A Br ⊕ r → Br	None	Load RAM into A, Exclusive-OR Br with r
LQID		BF [1 0 1 1]1 1 1 1]	ROM(PC ₈ A,M) → Q SA → SB	None	Load Q Indirect
RMB	0 1 2 3	4C	0 → RAM (B) ₀ 0 → RAM (B) ₁ 0 → RAM (B) ₂ 0 → RAM (B) ₃	None	Reset RAM Bit
SMB	0 1 2 3	4D [0 1 0 0]1 1 0 1] 47 [0 1 0 0]0 1 1 1 1 46 [0 1 0 0]0 1 1 0] 48 [0 1 0 0]1 0 1 1	1→ RAM (B) ₀ 1→ RAM (B) ₁ 1→ RAM (B) ₂ 1→ RAM (B) ₃	None	Set RAM Bit
STII	У	7- [0 1 1 1 y]	y→ RAM (B) Bd + 1→ Bd	None	Store Memory Immediate and Increment Bd
×	r	-6 <u>[0 0 r 0 1 1 0]</u>	RAM (B) ↔ A Br ⊕ r → Br	None	Exchange RAM with A, Exclusive-OR Br with r
XAD	3,15	23 <u>[0 0 1 0]0 0 1 11]</u> BF <u>[1 0 1 1]1 1 1 1 1</u>	RAM (3,15)↔ A	None	Exchange A with RAM (3,15)
XDS	r	·7 [00]r]0111]	RAM (B)→→A Bd — 1→Bd Br ⊕ r→Br	Bd decrements past 0	Exchange RAM with A and Decrement Bd, Exclusive-OR Br with r
XIS	ı	4 <u>[00]r</u> [0100]	RAM (B)++-A Bd + 1Bd Br ⊕ rBr	Bd increments past 15	Exchange RAM with A and Increment Bd, Exclusive Or Br with r
	L		I	1	

TABLE 3 - ETC9410/C 9411 INSTRUCTION SET (continued)

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
REGISTER	REFEREN	CE INSTR	UCTIONS			
CAB		50	0 1 0 1 0 0 0 0	A - Bd	None	Copy A to Bd
СВА		4E	0 1 0 0 1 1 1 0	Bd - A	None	Copy Bd to A
LBI	r.d		$0 \ 0 \ r \ (d - 1)$ (d = 0, 9 15)	r.d → B	Skip until not a LBI	Load B Immediate with r.d
LEI	у	33 6-	0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0	y → EN	None .	Load EN Immediate
TEST INSTRUCTIONS						
SKC		20	00100000		C = "1"	Skip if C is True
SKE		21	[0 0 1 0]0 0 0 1]		A = RAM(B)	Skip if A Equals RAM
SKGZ		33 21	0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 0 1 1 0 0 0 0 1		G _{3:0} = 0	Skip if G is Zero (all 4 bits)
SKGBZ	0 1 2 3	33 01 11 03 13	0 0 1 1 0 0 1 1 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 1 6 0 0 0 0 0 1 1 0 0 0 1 0 0 1 1	1st byte	$G_0 = 0$ $G_1 = 0$ $G_2 = 0$ $G_3 = 0$	Skip if G Bit is Zero
SKMBZ	0 1 2 3	01 11 03 13	0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0		RAM(B) ₀ = 0 RAM(B) ₁ = 0 RAM(B) ₂ = 0 RAM(B) ₃ = 0	Skip if RAM Bit is Zero
INPUT/OU	TPUT INSTE	RUCTIONS	5	,		
ING		33 2A	0 0 1 1 0 0 1 1	G · A	None	Input G Ports to A
INL		33 2E	0 0 1 1 0 0 1 1	L _{7:4} + RAM(B) L _{3:0} + A	None	Input L Ports to RAM.A
OBD		33 3E	0 0 1 1 0 0 1 1 0 0 1 1 1 0 0 1 1 1 1 1	Bd - D	None	Output Bd to D Outputs
OMG		33 3A	0 0 1 1 0 0 1 1	RAM(B) - G	None .	Output RAM to G Ports
XAS		4F	0100 1111	A ←→ SIO, C → SKL	None	Exchange A with SIO

Note 1: The JP instruction allows a jump, while in subroutine pages 2 or 3, to any ROM location within the two-page boundary of pages 2 or 3. The JP instruction, otherwise, permits a jump to a ROM location within the current 64-word page. JP may not jump to the last word of a page. Note 2: a SISRP transfers program control to subroutine page 2 (0010 is loaded into the upper 4 bits of P). A JSRP may not be used when in pages 2 or 3. JSRP may not jump to the last word in page 2.

The following information is provided to assist the user in uderstanding the operation of several unique instructions and to provide notes useful to programmers in writing ETC 9410 C 9411.

XAS Instruction

XAS (Exchange A with SIO) exchanges the 4-bit contents of the accumulator with the 4-bit contents of the SIO register or binary counter data, depending on the value of the EN register. An XAS instruction will also affect the SK output. (See Functional Description, EN Register, above), If SIO is selected as a shift register, an XAS instruction must be performed once every 4 instruction cycles to effect a continuous data stream

JID Instruction

JID (Jump Indirect) is an indirect addressing instruction. transferring program control to a new ROM location pointed to indirectly by A and M. It loads the lower 8 bits of the ROM address register PC with the contents of ROM Addressed by the 9-bit word, PC₈, A, M. PC₈ is not affected by this

Note That JID requires 2 instruction cycles to execute.

LQID Instruction

LQID (Load Q Indirect) loads the 8-bit Q register with the contents of ROM pointed to by the 9-bit word PC8, A, M. LQID can be used for table lookup or code conversion such as BCD to seven-segment. The LQID instruction "pushes" the stack (PC +1 -SA -SB) and replaces the least significant 8 bits of PC as follows: A-PC7:4 RAM (B)-PC3:0 leaving PC₈ unchanged. The ROM data pointed to by the new address is fetched and loaded into the Q latches. Next, the stack is "popped" (SB -> SA -> PC), restoring the saved value of PC to continue sequential program execution. Since LQID pusches SA - SB, the previous contents of SB are lost. Also, when LQID pops the stack, the previously pushed contents of SA are left in SB. The net result is that the contents of SA are placed in SB (SA-SB). Note that LQID takes two instruction cycle times to execute.

Instruction Set Notes

- a) The first word of a ETC 9410/C 9411 program (ROM address 0) must be a CLRA (Clear A) instruction.
- b) Although skipped instructions are not executed, one instruction cycle time is devoted to skipping each byte of the skipped instruction. Thus all program paths except JID and LQID take the same number of cycle times whether instructions are skipped or executed. JID and LQID instructions take 2 cycles if executed and 1 cycle if skipped.
- c) The ROM is organized into 8 pages of 64 words each. The Program Counter is a 9-bit binary counter, and will count through page boundaries. If a JP, JSRP, JID or LQID instruction is located in the last word of a page, the instruction operates as if it were in the next page. For example: a JP located in the last word of a page will jump to a location in the next page. Also, a LQID or JID located in the last word of page 3 or 7 will access data in the next group of 4 pages.

OPTION LIST

The ETC 9410/ETC 9411 mask-programmable options are assigned numbers which correspond with the ETC 9410 pins.

The following is a list of ETC9410 options. When specifying a ETC 9411chip, Options 20, 21, and 22 must be set to 0. The options are programmed at the same time as the ROM pattern to provide the user with the hardware flexibility to interface to various I/O components using little or no external circuitry.

```
Option 1: = 0: Ground Pin. No options available.
```

Option 2: CKO I/O Port. Determined by Option 3

Option 3: CKI Input

= 0 : Crystal controlled oscillator input (- 4).

= 1 : Single-pin RC-controlled oscillator (÷ 4). = 2 : External oscillator input (+ 4).

= 3 : Crystal oscillator input (- 8).

= 4 : External oscillator input (- 8).

= 5 : Crystal oscillator input (- 16). = 6 : External oscillator input (÷ 16).

Option 4: RESET Input = 1: Hi-Z input. No option available Option 5: L7Driver

= 0 : Standard TRI-STATE push-pull output

= 1 : Low-current TRI-STATE push-pull output

= 2 : Open-drain TRI-STATE output

Option 6: L₆Driver. (Same as Option 5.) Option 7: L₅Driver. (Same as Option 5.)

Option 8: La Driver. (Same as Option 5.)

Option 9: V_{CC} Pin. Option 10: L₃ Driver. (Same as Option 5.)

Option 11: L2 Driver. (Same as Option5.) Option 12: L1 Driver. (Same as Option 5.)

Option 13: Lo Driver. (Same as Option 5.)

Option 14 : SI Input.

No option available.

= 1 : Hi-Z input Option 15: SO Output.

= 0 : Standard push-pull output.

= 1 : Low-current push-pull output.

= 2 : Open-drain output

Option 16: SK Driver. (Same as Option 15.)

Option 17: GoI/O Port. (Same as Option 15.)

Option 18: G₁I/O Port. (Same as Option 15.) Option 19: G₂I/O Port. (Same as Option 15.)

Option 20 : G₃ Output. (Same as Option 15.)

Option 21: D₃ Output. (Same as Option 15.)

Option 22 : D2 Output. (Same as Option 15.)

Option 23: D₁ Output. (Same as Option 15.)

Option 24: DoOutput. (Same as option 15.)

Option 25: Internal Initialization logic.

= 0 : Normal operation. = 1: No internal initialization Logic

Option 26: No option available.


Option 27 : Chip Bonding

= 0 : ETC 9410: (24-pin device).

= 1 : ETC 9411 (20-pin device).


= 2 :ETC 9410 and ETC 9411.

PHYSICAL DIMENSIONS





N SUFFIX PLASTIC PACKAGE



CB-194



N SUFFIX
PLASTIC PACKAGE

These specifications are subject to change without notice. Please inquire with our sales offices about the availability of the different products.

Printed in France


EMICONDUCTEURS


The ETL9410 and ETL9411 Single-Chip N-Channel Microcontrollers are fully compatible with the COPS® family, fabricated using N-channel, silicon gate MOS technology. The Controller Oriented Processors are complete microcomputers containing all system timing, internal logic, ROM, RAM and I/O necessary to implement dedicated control functions in a variety of applications. Features include single supply operation, a variety of output configuration options, with an instruction set, internal architecture and 1/0scheme designed to facilitate keyboard input, display output and BCD data manipulation. The ETL9411 is identical to the ETL9410, but with 16 I/O lines instead of 19. They are an appropriate choice for use in numerous human interface control environments. Standard test procedures and reliable high-density fabrication techniques provide the medium to large volume customers with a customized Controller Oriented Processor at a low end-product cost.

The ETL9310 and ETL9311 are exact functional equivalents but extended temperature versions of ETL9410 and ETL9411 respectively.

- Low cost
- Powerful instruction set
- 512 × 8 ROM. 32 × 4 RAM
- 19 I/O lines ETL9410 COP Two-level subroutine stack
- 16µs instruction time
- Single supply operation (4.5 6.3V) Low current drain (6mA max.)
- Internal binary counter register with MICROWIRE® serial I/O capability
- General purpose and TRI-STATE® outputs
- LSTTL/CMOS compatible in and out Direct drive of LED digit and segment lines
- Software/hardware compatible with other members of ET9400 family
- Extended temperature range device ETL9310 ETL9311 (-40° C to + 85° C)
- Wider supply range (4.5 9.5V) optionally available

NMOS






JULY 1986 1/20

ETL9410/9411

•

ETL9310/9311



ETL9410 • ETL9411

ABSOLUTE MAXIMUM RATINGS

Voltage at Any Pin Relative to GND -0.5V to +10V
Ambient Operating Temperature 0°C to +70°C
Ambient Storage Temperature -65°C to +150°C
Lead Temperature (Soldering, 10 seconds) 300°C
Power Dissipation
ET L 9410 0.75 Watt at 25°C

ET L 9410 0.75 Watt at 25°C 0.4 Watt at 70°C ET L 9411 0.65 Watt at 25°C 0.3 Watt at 70°C 0.3 Watt at 70°C 1.20 Matt at 25°C 1.20 Matt at

Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC ELECTRICAL CHARACTERISTICS 0°C ≤ TA ≤ +70°C, 4.5V ≤ V_{CC} ≤ 9.5V (Unless otherwise specified)

'Parameter	Conditions	Min.	Max.	Units
Standard Operating Voltage (V _{CC})	Note 1	4.5	6.3	v
Optional Operating Voltage (V _{CC})		4.5	9.5	v
Power Supply Ripple	peak to peak	-	0.5	v
Operating Supply Current	all inputs and outputs open	-	6	mA
Input Voltage Levels				
CKI lñput Levels Ceramic Resonator Input (÷8) Logic High (V _{IH})		2.0		y
Logic Low (V _{IL})		-0.3	0.4	\
Schmitt Trigger Input (÷4) Logic High (V _{IH}) Logic Low (V _{IL})		0.7 V _{CC} -0.3	_ 0.6	v v
RESET Input Levels Logic High Logic Low	(Schmitt Trigger Input)	0.7 V _{CC} -0.3	_ 0.6	V
SO Input Level (Test mode)	Note 2	2.0	2.5	V
All Other Inputs				
Logic High Logic High Logic Low	$V_{CC} = Max$. with TTL trip level options selected, $V_{CC} = 5V \pm 5\%$	3.0 2.0 -0.3	- - 0.8	V V
Logic High Logic Low	with high trip level options selected	3.6 -0.3	- 1.2	V V
Input Capacitance		-	7	pF
Hi-Z Input Leakage		-1	+1	Aنز
Output Voltage Levels LSTTL Operation Logic High (V _{OH})	$V_{CC} = 5V \pm 5\%$ $I_{OH} = -25\mu A$	2.7	_	v
Logic High (V _{OH})	I _{OL} = 0.36mA	-	0.4	v
CMOS Operation				
Logic High Logic Low	I _{OH} = -10 µA I _{OL} = +10 µA	V _{CC} - 1	_ 0.2	V V

Note 1: V_{CC} voltage change must be less than 0.5V in a 1 ms period to maintain proper operation.

Note 2: SO output "0" level must be less than 0.8V for normal operation.

ETL 9410 ● ETL 9411

DC ELECTRICAL CHARACTERISTICS (continued) 0°C≤T_A≤+70°C, 4.5V≤V_{CC}≤9.5V (Unless otherwise specified)

Parameter	Conditions	Min.	Max.	Units
Output Current Levels				
Output Sink Current				
SO and SK Outputs (IOI)	$V_{CC} = 9.5V, V_{OL} = 0.4V$	1.8	_	mA.
(00)	$V_{CC} = 6.3V, V_{OL} = 0.4V$	1.2		mA
	$V_{CC} = 4.5V, V_{OL} = 0.4V$	0.9	-	mA
L ₀ -L ₇ Outputs, G ₀ -G ₃ and	$V_{CC} = 9.5V, V_{OL} = 0.4V$	0.8	-	mA.
LSTTL D ₀ -D ₃ Outputs (I _{OL})	$V_{CC} = 6.3V, V_{OL} = 0.4V$	0.5	-	mA
	$V_{CC} = 4.5V$, $V_{OL} = 0.4V$	0.4	-	mA
D ₀ -D ₃ Outputs with High	$V_{CC} = 9.5V, V_{OL} = 1.0V$	15	-	mA
Current Options (I _{OL})	$V_{CC} = 6.3V$, $V_{OL} = 1.0V$	11	-	mA
	$V_{CC} = 4.5V$, $V_{OL} = 1.0V$	7.5	_	mA
D ₀ -D ₃ Outputs with Very	$V_{CC} = 9.5V$, $V_{OL} = 1.0V$	30	-	mA
High Current Options (I _{OL})	$V_{CC} = 6.3V, V_{OL} = 1.0V$	22	-	mA.
	$V_{CC} = 4.5V, V_{OL} = 1.0V$	15	-	mA
CKI (Single-pin RC oscillator)	$V_{CC} = 4.5V$, $V_{IH} = 3.5V$	2	-	m A
Output Source Current				
Standard Configuration,	$V_{CC} = 9.5V, V_{OH} = 2.0V$	-140	-800	μА
All Outputs (I _{OH})	$V_{CC} = 6.3V, V_{OH} = 2.0V$	-75	-480	μА
	$V_{CC} = 4.5V, V_{OH} = 2.0V$	-30	-250	μA
Push-Pull Configuration	$V_{CC} = 9.5V, V_{OH} = 4.75V$	-1.4	-	mA
SO and SK Outputs (I _{OH})	$V_{CC} = 6.3V, V_{OH} = 2.4V$	-1.4	-	mA
	$V_{CC} = 4.5V, V_{OH} = 1.0V$	-1.2	_	mA
LED Configuration, L ₀ -L ₇				
Outputs, Low Current	$V_{CC} = 9.5V, V_{OH} = 2.0V$	-1.5	-18	mA
Driver Option (I _{OH})	$V_{CC} = 6.0V, V_{OH} = 2.0V$	-1.5	-13	mA
LED Configuration, L ₀ -L ₇				
Outputs, High Current	$V_{CC} = 9.5V, V_{OH} = 2.0V$	-3.0	-35	mA
Driver Option (I _{OH})	$V_{CC} = 6.0V, V_{OH} = 2.0V$	-3.0	-25	mA
TRI-STATE® Configuration,	$V_{CC} = 9.5V, V_{OH} = 5.5V$	-0.75	-	mA
L ₀ -L ₇ Outputs, Low	$V_{CC} = 6.3V, V_{OH} = 3.2V$	-0.8	-	mA
Current Driver Option (I _{OH})	$V_{CC} = 4.5V, V_{OH} = 1.5V$	-0.9	-	mA
TRI-STATE® Configuration,	$V_{CC} = 9.5V, V_{OH} = 5.5V$	-1.5	-	mA
L ₀ -L ₇ .Outputs, High	$V_{CC} = 6.3V$, $V_{OH} = 3.2V$	-1.6	-	mA.
Current Driver Option (I _{OH})	$V_{CC} = 4.5V, V_{OH} = 1.5V$	-1.8	_	mA
Input Load Source Current	$V_{CC} = 5.0V$, $V_{IL} = 0V$	-10	-140	μΑ
CKO Output				
RAM Power Supply Option				
Power Requirement	V _R = 3.3V	-	1.5	mA
TRI-STATE® Output Leakage				
Current		-2.5	+2.5	μΑ
Total Sink Current Allowed		·		
All Outputs Combined		_	100	mA
D Port		_	100	mA
L ₇ -L ₄ , G Port		_	4	mA
Lg-L0		_	4	mA
Any Other Pin		_	2.0	mA
Total Source Current Allowed				
All I/O Combined		_	120	
		I -		mA mA
L ₇ -L ₄		_	60	mA
L ₃ -L ₀		_	60	mA
Each L Pin Any Other Pin			25	mA
Any Other Fill			1.5	mA

ETL9310 • ETL9311

ABSOLUTE MAXIMUM RATINGS

Voltage at Any Pin Relative to GND -0.5V to +10V
Ambient Operating Temperature -40°C to +85°C
Ambient Storage Temperature -65°C to +150°C
Lead Temperature (Soldering, 10 seconds)
Power Dissipation
ET L 9310 0.75 Watt at 25°C

ET L 9310 0.75 Watt at 25°C

ET L 9311 0.65 Watt at 25°C

O.20 Watt at 85°C

Total Source Current 120 mA

Total Sink Current 100 mA

Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC ELECTRICAL CHARACTERISTICS - 40°C≤TA≤+85°C, 4.5V≤V_{CC}≤7.5V (Unless otherwise specified)

Parameter	Conditions	Min.	Max.	Units
Standard Operating Voltage (V _{CC})	Note 1	4.5	5.5	V
Optional Operating Voltage (V _{CC})		4.5	7.5	\ v
Power Supply Ripple	peak to peak	-	0.5	V
Operating Supply Current	all inputs and outputs open	-	8	mA
Input Voltage Levels				
Ceramic Resonator Input(+8) Crystal Input				
Logic High (V _{IH}) Logic Low (V _{IL})		2.2 -0.3	0.3	V
Schmitt Trigger Input (÷ 4) Logic High (V _{IH}) Logic Low (V _{II})		0.7 V _{CC} -0.3	0.4	V
RESET Input Levels	(Schmitt Trigger Input)	0.5	0.4	
Logic High	(Ochmitt Higger Impat)	0.7 V _{CC}	-	V
Logic Low		-0.3	0.4	V
SO Input Level (Test mode)	Note 2	2.2	2.5	V
All Other Inputs				
Logic High	V _{CC} = Max.	3.0	-	V
Logic High Logic Low	with TTL trip level options selected, $V_{CC} = 5V \pm 5\%$	2.2 -0.3	0.6	V
			0.6	1
Logic High Logic Low	with high trip level options selected	3.6 -0.3	1.2	V
Input Capacitance	05/05/04	_	7	pF
Hi-Z Input Leakage		-2	+2	μA
Output Voltage Levels		 		F ''
LSTTL Operation	$V_{CC} = 5V \pm 5\%$			
Logic High (V _{OH})	I _{OH} = -20µA	2.7	_	l v
Logic Low (VoL)	I _{OL} = 0.36mA	=	0.4	v
CMOS Operation				
Logic High	I _{OH} = -10 μA	V _{CC} - 1	-	V
Logic Low	I _{OL} = +10μA		0.2	V

Note 1: V_{CC} voltage change must be less than 0.5V in a 1 ms period to maintain proper operation.

Note 2: SO output "0" level must be less than 0.6V for normal operation.

ETL9310 • ETL9311

DC ELECTRICAL CHARACTERISTICS (continued) $-40^{\circ}\text{C} \leqslant \text{T}_{A} \leqslant +85^{\circ}\text{C}$, $4.5\text{V} \leqslant \text{V}_{CC} \leqslant 7.5\text{V}$ (Unless otherwise specified)


Parameter	Conditions	Min.	Max.	Units
Output Current Levels				
Output Sink Current			}	
SO and SK Outputs (Iot)	$V_{CC} = 7.5V$, $V_{OL} = 0.4V$	1.4	_	mA.
	$V_{CC} = 5.5V, V_{OL} = 0.4V$	1.0	l. –	mA
	$V_{CC} = 4.5V, V_{OL} = 0.4V$	0.8	_	mA.
L ₀ -L ₇ Outputs, G ₀ -G ₃ and	$V_{CC} = 7.5V, V_{OL} = 0.4V$	0.6	_	mA.
LSTTL, D ₀ -D ₃ Outputs (I _{OL})	$V_{CC} = 5.5V$, $V_{OL} = 0.4V$	0.5	_	mA
2011 E, 50 53 Outputs (IOE)	$V_{CC} = 4.5V$, $V_{OL} = 0.4V$	0.4	-	mA
D. D. Outnute with High	V _{CC} = 7.5V, V _{OL} = 1.0V	12	_	mA
D ₀ -D ₃ ·Outputs with High Current Options (I _{OL})	$V_{CC} = 7.5V, V_{OL} = 1.0V$ $V_{CC} = 5.5V, V_{OL} = 1.0V$	9	_	mA
Current Options (IOL)	$V_{CC} = 4.5V$, $V_{OL} = 1.0V$	7	_	mA
		1	1	1
D ₀ -D ₃ .Outputs with Very	$V_{CC} = 7.5V, V_{OL} = 1.0V$	24	-	mA.
High Current Options (I _{OL})	$V_{CC} = 5.5V, V_{OL} = 1.0V$	18 14	-	mA mA
	$V_{CC} = 4.5V, V_{OL} = 1.0V$	ı	_	1
CKI (Single-pin RC oscillator)	$V_{CC} = 4.5V, V_{IH} = 3.5V$	2	_	mA.
Output Source Current			1	1
Standard Configuration,	$V_{CC} = 7.5V$, $V_{OH} = 2.0V$	-100	-900	μA
All Outputs (I _{OH})	$V_{CC} = 5.5V, V_{OH} = 2.0V$	-55	-600	μA
	$V_{CC} = 4.5V, V_{OH} = 2.0V$	-28	-350	μA
Push-Pull Configuration	$V_{CC} = 7.5V, V_{OH} = 3.75V$	-0.85	-	mA
SO and SK Outputs (I _{OH})	$V_{CC} = 5.5V, V_{OH} = 2.0V$	-1.1	1 -	mA
CO and on outputs more	$V_{CC} = 4.5V, V_{OH} = 1.0V$	-1.2	-	mA
LED Configuration 1 -1	7 6.1			
LED Configuration, L ₀ -L ₇ Outputs, Low Current				
Driver Option (I _{OH})	$V_{CC} = 7.5V, V_{OH} = 2.0V$	-1.4	-27	mA
= "	4CC = 1:54, 4OH = 2:04	1		""
LED Configuration, L ₀ -L ₇			1	1.
Outputs, High Current	751111 0011			
Driver Option (I _{OH})	$V_{CC} = 7.5V, V_{OH} = 2.0V$	-2.7	-54	mA.
TRI-STATE® Configuration,	$V_{CC} = 7.5V, V_{OH} = 4.0V$	-0.7	-	mA
L ₀ -L ₇ Outputs, Low	$V_{CC} = 5.5V, V_{OH} = 2.7V$	-0.6	-	mA.
Current Driver Option (I _{OH})	$V_{CC} = 4.5V, V_{OH} = 1.5V$	-0.9	_	mA
TRI-STATE® Configuration,	$V_{CC} = 7.5V$, $V_{OH} = 4.0V$	-1.4	-	mA
L ₀ -L ₇ Outputs, High	$V_{CC} = 5.5V, V_{OH} = 2.7V$	1.2	-	mA
Current Driver Option (I _{OH})	$V_{CC} = 4.5V, V_{OH} = 1.5V$	-1.8	-	m A
Input Load Source Current	$V_{CC} = 5.0V$, $V_{IL} = 0V$	-10	-200	μΑ
CKO Output			†	
RAM Power Supply Option		}		
Power Requirement	$V_{R} = 3.3V$	-	2.0	mA
TRI-STATE® Output Leakage				
Current		-5	+5	μА
Total Sink Current Allowed		 	 	
			100	
All Outputs Combined		1 -	1	mA
D Port		-	100	mA
L ₇ -L ₄ , G Port		-	4	mA
L ₃ -L ₀		-	4	mA
Any Other Pin		-	2.0	mA
Total Source Current Allowed		1	1	
All I/O Combined		_	120	mA
		_	60	
L ₇ -L ₄		-	1	mA
L ₃ -L ₀		-	60	mA.
Each L Pin		-	25	mA.
Any Other Pin		-	1.5	mA.

AC ELECTRICAL CHARACTERISTICS

ETL 9410/L 9411 :0°C <TA \le +70°C, 4.5V < VCC \le 9.5V (Unless otherwise specified) ETL 9310/L 9311 :-40°C <TA \le +85°C, 4.5V < VCC < 7.5V (Unless otherwise specified)

Parameter	Conditions	Min.	Max.	Units
Instruction Cycle Time — t _C		16	40	μS
CKI				1
Input Frequency — f ₁	÷8 mode	0.2	0.5	MHz
	÷4 mode	0.1	0.25	MHz
Duty Cycle		30	60	%
Rise Time	$f_1 = 0.5 \mathrm{MHz}$	-	500	ns
Fall Time		_	200	ns
CKI Using RC (÷4)	$R = 56 k\Omega \pm 5\%$ $C = 100 pF \pm 10\%$]	
Instruction Cycle Time		16	28	μS
CKO as SYNC Input				
tsync		400	-	ns
INPUTS:				
$G_3 - G_0$, $L_7 - L_0$			ļ	
t _{SETUP}		-	8.0	μS
thold		-	1.3	μS
SI				
†SETUP		_	2.0 1.0	μS
thold		 	1.0	μS
OUTPUT PROPAGATION DELAY	Test condition:		ĺ	
	$C_L = 50 pF, R_L = 20 k\Omega, V_{OUT} = 1.5 V$			
SO, SK Outputs		1	1	
^t pd1 ^{, t} pd0		-	4.0	μS
All Other Outputs		1		
^t pd1, ^t pd0			5.6	μS

FIGURE 2 - CONNECTION DIAGRAMS



Pin	Description	Pin	Description
L ₇ -L ₀	8 bidirectional I/O ports with TRI-STATE®	SK	Logic-controlled clock (or general purpose output)
G ₃ -G ₀	4 bidirectional I/O ports (G ₂ -G ₀ for COP411L)	CKI	System oscillator input
• •	, , , , , , , , , , , , , , , , , , , ,	СКО	System oscillator output (or RAM power
$D_3 - D_0$	4 general purpose outputs (D ₁ -D ₀ for ETL 9411)		supply or SYNG input) (ETL 9410 only)
	E1L 9411)	RESET	System reset input
SI	Serial input (or counter input)	v _{cc}	Power supply
so	Serial output (or general purpose output)	GND	Ground




FIGURE 3 - INPUT/OUTPUT TIMING DIAGRAMS (CERAMIC RESONATOR DIVIDE-BY-8 MODE)




FIGURE 3a - SYNCHRONIZATION TIMING

FUNCTIONAL DESCRIPTION

A block diagram of the ET L 9410 is given in Figure 1. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic "1" (greater than 2 volts). When a bit is reset, it is a logic "0" (less than 0.8 volts).

All functional references to the ET L 9410 / L 9411 - also apply to the ET L 9310 / L 9311.

Program Memory

Program Memory consists of a 512-byte ROM. As can be seen by an examination of the ET L 9410 / L 9411 instruction set, these words may be program instructions, program data or ROM addressing data. Because of the special characteristics associated with the JP, JSRP, JID and LQID instructions, ROM must often be thought of as being organized into 8 pages of 64 words each.

ROM addressing is accomplished by a 9-bit PC register. Its binary value selects one of the 512 8-bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential 9-bit binary count value. Two levels of subroutine nesting are implemented by the 9-bit subroutine save registers, SA and SB, providing a last-in, first-out (LIFO) hardware subroutine stack.

ROM instruction words are fetched, decoded and executed by the instruction Decode, Control and Skip Logic circuitry.

Data Memory

Data memory consists of a 128-bit RAM, organized as 4 data registers of 8 4-bit digits. RAM addressing is implemented by a 6-bit B register whose upper 2 bits (Br) select 1 of 4 data registers and lower 3 bits of the 4-bit Bd select 1 of 8 4-bit digits in the selected data

register. While the 4-bit contents of the selected RAM digit (M) is usually loaded into or from, or exchanged with, the A register (accumulator), it may also be loaded into the Q latches or loaded from the L ports. RAM addressing may also be performed directly by the XAD 3,15 instruction. The Bd register also serves as a source register for 4-bit data sent directly to the D outputs.

The most significant bit of Bd is not used to select a RAM digit. Hence each physical digit of RAM may be selected by two different values of Bd as shown in Figure 4 below. The skip condition for XIS and XDS instructions will be true if Bd changes between 0 and 15, but NOT between 7 and 8 (see Table 3).




FIGURE 4 - RAM DIGIT ADDRESS TO PHYSICAL RAM DIGIT MAPPING

Internal Logic

The 4-bit A register (accumulator) is the source and destination register for most I/O, arithmetic, logic and data memory access operations. It can also be used to load the Bd portion of the B register, to load 4 bits of the 8-bit O latch data, to input 4 bits of the 8-bit L I/O port data and to perform data exchanges with the SIO register.

A 4-bit adder performs the arithmetic and logic functions of the ET L 9410 / L 9411, storing its results in A. It also outputs a carry bit to the 1-bit C register, most often employed to indicate arithmetic overflow. The C register, in conjunction with the XAS instruction and the EN register, also serves to control the SK output. C can be outputted directly to SK or can enable SK to be a sync clock each instruction cycle time. (See XAS instruction and EN register description, below).

The G register contents are outputs to 4 general-purpose bidirectional I/O ports.

The Q register is an internal, latched, 8-bit register, used to hold data loaded from M and A, as well as 8-bit data from ROM. Its contents are output to the L I/O ports when the L drivers are enabled under program control. (See LEI instruction.)

The 8 L drivers, when enabled, output the contents of latched Q data to the L I/O ports. Also, the contents of L may be read directly into A and M. L I/O ports can be directly connected to the segments of a multiplexed LED display (using the LED Direct Drive output configuration option) with Q data being outputted to the Sa - Sg and decimal point segments of the display.

The SIO register functions as a 4-bit serial-in/serial-out shift register or as a binary counter depending on the contents of the EN register. (See EN register description, below.) Its contents can be exchanged with A, allowing it to input or output a continuous serial data stream. SIO may also be used to provide additional parallel I/O by connecting SO to external serial-in/parallel-out shift registers.

The XAS instruction copies C into the SKL Latch. In the counter mode, SK is the output of SKL in the shift register mode, SK outputs SKL ANDed with internal instruction cycle clock.

The EN register is an internal 4-bit register loaded underprogram control by the LEI instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register (ENg-ENQ).

- 1. The least significant bit of the enable register, EN₀, selects the SIO register as either a 4-bit shift register or a 4-bit binary counter. With EN₀ set, SIO is an asynchronous binary counter, decrementing its value by one upon each low-going pulse ("1" to "0") occurring on the SI input. Each pulse must be at least two instruction cycles wide. SK outputs the value of SKL. The SO output is equal to the value of EN₃. With EN₀ reset, SIO is a serial shift register shifting let each instruction cycle time. The data present at SI goes into the least significant bit of SIO. SO can be enabled to output the most significant bit of SIO each cycle time. (See 4 below.) The SK output becomes a logic-controlled clock.
- EN₁ is not used. It has no effect on ET L 9410 / L 9411-operation.
- With EN₂ set, the L drivers are enabled to output the data in Q to the L I/O ports. Resetting EN₂ disables the L drivers, placing the L I/O ports in a highimpedance input state.
- 4. EN3, in conjunction with EN0, affects the SO output. With EN0 set (binary counter option selected) SO will output the value loaded into EN3. With EN0 reset (serial shift register option selected), setting EN3 enables SO as the output of the SIO shift register, outputting serial shifted data each instruction time. Resetting EN3 with the serial shift register option selected disables SO as the shift register output; data continues to be shifted through SIO and can be exchanged with A via an XAS instruction but SO remains reset to "O." Table I provides a summary of the modes associated with EN3 and EN0.

Initialization

The Reset Logic will initialize (clear) the device upon power-up if the power supply rise time is less than 1ms and greater than 1µs. If the power supply rise time is greater than 1 ms, the user must provide an external RC

Enable	Register	Modes -	Bits E	N3 ar	id ENO
--------	----------	---------	--------	-------	--------

EN ₃	EN ₀	SIO	SI	so	SK
0	0	Shift Register	Input to Shift Register	0	If SKL = 1, SK = Clock
					If SKL = 0, SK = 0
1	0	Shift Register	Input to Shift Register	Serial Out	If SKL = 1, SK = Clock
					If SKL = 0, SK = 0
0	1	Binary Counter	Input to Binary Counter	0	If SKL = 1, SK = 1
					If SKL = 0, SK = 0
1	1	Binary Counter	Input to Binary Counter	1	If SKL = 1, SK = 1
					If SKL = 0, SK = 0

network and diode to the RESET pin as shown below (Figure 5). The RESET pin is configured as a Schmitt trigger input. If not used it should be connected to V_{CC}. Initialization will occur whenever a logic "0" is applied to the RESET input, provided it stays low for at least three instruction cycle times.





FIGURE 5 - POWER-UP CLEAR CIRCUIT

Upon initialization, the PC register is cleared to 0 (ROM address 0) and the A, B, C, D, EN, and G registers are cleared. The SK output is enabled as a SYNC output, providing a pulse each instruction cycle time. Data Memory (RAM) is not cleared upon initialization. The first instruction at address 0 must be a CLRA.



Ceramic Resonator Oscillator


Resonator	Component Values				
Value	R1 (Ω)	R2 (Ω)	C1 (pF)	C2 (pF)	
455 kHz	1k	1M	80	80	

This circuit and these values are for indication only. As the oscillator characteristics are not guaranteed, please consider and examine the circuit constants carefully on your application.

Oscillator

There are four basic clock oscillator configurations available as shown by Figure 6.

- a. Resonator Controlled Oscillator. CKI and CKO are connected to an external ceramic resonator. The instruction cycle frequency equals the resonator frequency divided by 8. This is not available in the ET I. 9411.
- b. External Oscillator. CKI is an external clock input signal. The external frequency is divided by 8 to give the instruction frequency time. CKO is now available to be used as the RAM power supply (V_B), as a SYNC input, or no connection. (Note: No CKO on ET L
- c. RC Controlled Oscillator. CKI is configured as a single pin RC controlled Schmitt trigger oscillator. The instruction cycle equals the oscillation frequency divided by 4. CKO is available as the RAM power supply (V_B) or no connection.
- d. Externally Synchronized Oscillator. Intended for use in multi-COP systems, CKO is programmed to function as an input connected to the SK output of another chip operating at the same frequency (chip with L or C suffix) with CKI connected as shown. In this configuration, the SK output connected to CKO must provide a SYNC (instruction cycle) signal to CKO, thereby allowing synchronous data transfer between the chips using only the SI and SO serial I/O pins in conjunction with the XAS instruction. Note that on power-up SK is automatically enabled as a SYNC output. (See Functional Description, Initialization, above). This is not available in the ETL 9411.



RC Controlled Oscillator

R (kΩ)	C (pF)	Instruction Cycle Time in µs)
51	100	19 ± 15%
82	56	19 ± 13%

Note: $200 \text{ k}\Omega \geqslant \text{R} \geqslant 25 \text{ k}\Omega$ $360 \text{ pF} \geqslant \text{C} \geqslant 50 \text{ pF}$

FIGURE 6 - ETL9410 / L 9411 - OSCILLATOR

CKO Pin Options

In a resonator controlled oscillator system, CKO is used as an output to the resonator network. As an option CKO can be a SYNC input as described above. As another option, CKO can be a RAM power supply pin (V_R), allowing its connection to a standby/backup power supply to maintain the integrity of RAM data with minimum power drain when the main supply is inoperative or shut down to conserve power. Using no connection option is appropriate in applications where the ET L 9410 system timing configuration does not require use of the CKO pin.

RAM Keep-Alive Option

Selecting CKO as the RAM power supply (V_R) allows the user to shut off the chip power supply (V_{CC}) and maintain data in the RAM. To insure that RAM data integrity is maintained, the following conditions must be met:

- RESET must go low before V_{CC} goes below spec during power-off; V_{CC} must be within spec before RESET goes high on power-up.
- 2. During normal operation, V_R must be within the operating range of the chip with $(V_{CC}-1) \le V_R \le V_{CC}$.
- 3. V_R must be ≥ 3.3V with V_{CC} off.

I/O Options

ET L 9410 / L 9411 inputs and outputs have the following optional configurations, illustrated in Figure 7

- a. Standard an enhancement-mode device to ground in conjunction with a depletion-mode device to V_{CC}, compatible with LSTTL and CMOS input requirements. Available on SO, SK, and all D and G outputs.
- D. Open-Drain an enhancement-mode device to ground only, allowing external pull-up as required by the user's application. Available on SO, SK, and all D and G outputs.
- c. Push-Pull an enhancement-mode device to ground in conjunction with a depletion-mode device paralleled by an enhancement-mode device to V_{CC}. This configuration has been provided to allow for fast rise and fall times when driving capacitive loads. Available on SO and SK outputs only.
- d. Standard L same as a., but may be disabled. Available on L outputs only.
- e. Open Drain L same as b., but may be disabled.
 Available on L outputs only.
- f. LED Direct Drive an enhancement mode device to ground and to V_{CC}, meeting the typical current sourcing requirements of the segments of an LED display. The sourcing device is clamped to limit current flow. These devices may be turned off under program control (see Functional Description, EN Register), placing the outputs in a high-impedance state to provide required LED segment blanking for a multiplexed display. Available on L outputs only.




FIGURE 7 - INPUT AND OUTPUT CONFIGURATIONS

- g. TRI-STATE® Push-Pull an enhancement-mode device to ground and V_{CC}. These outputs are TRI-STATE® outputs, allowing for connection of these outputs to a data bus shared by other bus drivers. Available on L outputs only.
- h. An on-chip depletion load device to V_{CC}.
- A Hi-Z input which must be driven to a "1" or "0" by external components.

The above input and output configurations share common enhancement-mode and depletion-mode devices. Specifically, all configurations use one or more of six devices (numbered 1-6, respectively). Minimum and maximum current (I_{OUT} and V_{OUT}) curves are given in Figure 8 for each of these devices to allow the designer to effectively use these I/O configurations in designing a ETL 9410 / L 9411 system.

The SO, SK outputs can be configured as shown in a., b., or c. The D and G outputs can be configured as


shown in a. or b. Note that when inputting data to the G ports, the G outputs should be set to "1." The L outputs can be configured as in d., e., f., or g.


An important point to remember if using configuration d. or f. with the L drivers is that even when the L drivers are disabled, the depletion load device will source a small amount of current. (See Figure 8, device 2.) However, when the L port is used as input, the disabled depletion device CANNOT be relied on to source sufficient current to pull an input to a logic "1"


ET L 9411


If the ET L 9410 is bonded as a 20-pin device, it becomes the ET L 9411, illustrated in Figure 2, ET L 9410 / ET L 9411 Connection Diagrams. Note that the ET L 9411 does not contain D2, D3, G3, or CKO. Use of this option of course precludes use of D2, D3, G3, and CKO options. All other options are available for the ET L 9411.


TYPICAL PERFORMANCE CURVES


















Source Current for L0 through


FIGURE 8a - ETL9410 / L 9411 - I/O DC CURRENT CHARACTERISTICS




















FIGURE 8a - ETL9410 / L 9411 - I/O DC CURRENT CHARACTERISTICS




FIGURE 8b - ETL 9310 / L9311 - INPUT/OUTPUT CHARACTERISTICS

ETL 9410/L 9411 - INSTRUCTION SET

Table 2 is a symbol table providing internal architecture, instruction operand and operational symbols used in the instruction set table.

Table 3 provides the mnemonic, operand, machine, code, data flow, skip conditions and description associated with each instruction in the ET L 9410 / L 9411- instruction set.

TABLE 2 - ETL9410 / L9411 - INSTRUCTION SET TABLE SYMBOLS

Symbol	Definition	Symbol	Definition	
INTERNAL	ARCHITECTURE SYMBOLS	INSTRUCTION OPERAND SYMBOLS		
A	4-bit Accumulator	d	4-bit Operand Field, 0 - 15 binary (RAM Digit Select)	
В	6-bit RAM Address Register	r	2-bit Operand Field, 0 - 3 binary (RAM Register Select)	
Br	Upper 2 bits of B (register address)	а	9-bit Operand Field, 0 - 511 binary (ROM Address)	
Bd	Lower 4 bits of B (digit address)	٧	4-bit Operand Field 0 - 15 binary (Immediate Data)	
С	1-bit Carry Register	RAM(s)	Contents of RAM location addressed by s	
D	4-bit Data Output Port	ROM	Contents of ROM location addressed by t	
EN	4-bit Enable Register	11,	·	
G	4-bit Register to latch data for G I/O Port	ODEDATI	ONAL CYMPOLC	
Ĺ	8-bit TRI-STATE I/O Port	OPERATIO	ONAL SYMBOLS	
м	4-bit contents of RAM Memory pointed to by B Register	+	Plus	
PC	9-bit ROM Address Register (program counter)	_	Minus	
Q ·	8-bit Register to latch data for L I/O Port	→	Replaces	
SA	9-bit Subroutine Save Register A	*	Is exchanged with	
SB	9-bit Subroutine Save Register B	=	is equal to	
SIO	4-bit Shift Register and Counter	Α	The one's complement of A	
SK	Logic-Controlled Clock Output	⊕	Exclusive-OR	
	•	:	Range of values	

TABLE 3 - ETL9410 / L9411 - INSTRUCTION SET

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
ARITHMET	IC INSTRUC	TIONS				
ASC		30	[0 0 1 1]0 0 0 0]	A + C + RAM(B) → A Carry → C	Carry	Add with Carry, Skip on Carry
ADD		31	[0 0 1 1]0 0 0 1]	A + RAM(B) → A	None	Add RAM to A
AISC	у	5-	[0 1 0 1] y	A + y → A	Carry	Add Immediate, Skip on Carry (y ≠ 0)
CLRA		00	0 0 0 00 0 0 0	0 - A	None	Clear A
COMP		40	0 1 0 0 0 0 0 0	Ā→A	None	One's complement of A to A
NOP		44	01000100	None	None	No Operation
RC		32	0 0 1 1 0 0 1 0	0 → C	None	Reset C
sc		22	00100010	"1" → C	None	Set C
XOR		02	00000010	A⊕RAM(B) → A	None	Exclusive-OR RAM with A

TABLE 3 - ETL 9410 / L9411 - INSTRUCTION SET (continued)

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
TRANSFI	ER OF CON	TROL INST	TRUOTIONS			
JID		FF	[1 1 1 1 1 1 1 1 1	ROM (PC ₈ ,A,M) → PC _{7:0}	None	Jump Indirect (Note 2)
JMP	а	6-	0 1 1 0 0 0 0 a 8 a 7:0	a → PC	None	Jump
JP.	а		[1] a _{6:0} (pages 2.3 only)	a → PC _{6:0}	None	Jump within Page (Note 3)
			1 1 a _{5:0} (all other pages)	a → PC _{5:0}		
JSRP	а		[10] a _{5:0}	PC + 1 → SA → SB	None	Jump to Subroutine Page (Note 4)
				010 → PC _{8:6} a → PC _{5:0}		
JSR	а	6-	0 1 1 0 1 0 0 a ₈	PC + 1 → SA → SB a → PC	None	Jump to Subroutine
RET		48	01001000	SB → SA → PC	None	Return from Subroutine
RETSK		49	0 1 0 0 1 0 0 1	SB → SA → PC	Always Skip on Return	Return from Subroutine then Skip
MEMORY	REFEREN	CE INSTARL	JCTIONS			
CAMQ		33 3C	00110011	A → Q _{7:4} RAM(B) → Q _{3:0}	None	Copy A, RAM to Q
LD	r	-5	00 1 0 1 0 1	RAM(B) → A Br⊕r → Br	None	Load RAM into A, Exclusive-OR Br with r
LQID		BF	[1011]1111	ROM(PC ₈ ,A,M) → Q SA → SB	None	Load Q Indirect (Note 2)
RMB	0 1 2 3	4C 45 42 43	0 1 0 0 1 1 0 0 0 1 0 0 0 1 0 1 0 1 0 0 0 0	0 → RAM(B) ₀ 0 → RAM(B) ₁ 0 → RAM(B) ₂ 0 → RAM(B) ₃	None	Reset RAM Bit
SMB	0 1 2 3	4D 47 46 4B	0 1 0 0 1 1 0 1 0 1 0 0 0 1 1 1 0 1 0 0 0 1 1 0 0 1 0 0 0 1 0 1	1 RAM(B) ₀ 1 RAM(B) ₁ 1 RAM(B) ₂ 1 RAM(B) ₃	None	Set RAM Bit
STII .	у	7-	0111 y	y → RAM(B) Bd + 1 → Bd	None	Store Memory Immediate and Increment Bd
X .	r	-6	00 r 0110	RAM(B) ↔ A Br⊕r → Br	None	Exchange RAM with A, Exclusive-OR Br with r
XAD	3,15	23 BF	0 0 1 0 0 0 1 1 1 0 1 1 1 1 1 1	RAM(3,15) A	None	Exchange A with RAM (3,15)
XDS	г	-7	00 r 0111	RAM(B) A Bd - 1 -→ Bd Br⊕ r -→ Br	Bd decrements past 0	Exchange RAM with A and Decrement Bd, Exclusive-OR Br with r
xis	r	-4	00 100	RAM(B) ← A Bd + 1 → Bd Br⊕r → Br	Bd increments past 15	Exchange RAM with A and Increment Bd, Exclusive-OR Br with r

TABLE 3 - ETL9410 / L9411 - INSTRUCTION SET (continued)

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
REGISTE	R REFEREN	ICE INSTR	UCTIONS			
CAB		50	0 1 0 1 0 0 0 0	A ~ Bd	None	Copy A to Bd
СВА		4E	0 1 0 0 1 1 1 0	Bd → A	None	Copy Bd to A
LBI	r.d		$[0 \ 0] \ r \ [(d-1)]$ (d = 0.9:15)	r.d → B	Skip until not a LBI	Load B Immediate with r.d (Note 5)
LEI	у	33 6-	0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0	y → EN	None	Load EN Immediate (Note 6)
TEST INS	TRUCTION	S				
skc		20	00100000		C = "1"	Skip if C is True
SKE		21	[0 0 1 0 0 0 0 1]		A = RAM(B)	Skip if A Equals RAM
SKGZ		33 21	[0 0 1 1]0 0 1 1]		$G_{3:0} = 0$	Skip if G is Zero (all 4 bits)
SKGBZ	0 1 2 3	33 01 11 03 13	0 0 1 1 0 0 1 1 0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0	1st byte	G ₀ = 0 G ₁ = 0 G ₂ = 0 G ₃ = 0	Skip if G Bit is Zero
SKMBZ	0 1 2 3	01 11 03 13	0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0		RAM(B) ₀ = 0 RAM(B) ₁ = 0 RAM(B) ₂ = 0 RAM(B) ₃ = 0	Skip if RAM Bit is Zero
INPUT/OL	JTPUT INST	RUCTIONS				
ING		33 2A	0 0 1 1 0 0 1 1	G → A	None	Input G Ports to A
INL		33 2E	0 0 1 1 0 0 1 1	L _{7:4} - RAM(B) L _{3:0} - A	None	Input L Ports to RAM, A
OBD		33 3E	0 0 1 1 0 0 1 1	Bd + D	None	Output Bd to D Outputs
OMG		33 3A	0 0 1 1 0 0 1 1	RAM(B) → G	None	Output RAM to G Ports
XAS		4F	01001111	A ←→ SIO, C → SKL	None	Exchange A with SIO (Note 2)

Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicitly defined (e.g., Br and Bd are explicitly defined). Bits are numbered 0 to N where 0 signifies the least significant bit (low-order, right-most bit). For example, Agindicates the most significant (left-most) bit of the 4-bit A register.

Note 2: For additional information on the operation of the XAS, JID, and LQID instructions, see below.

Note 3: The JP instruction allows a jump, while in subroutine pages 2 or 3, to any ROM location within the two-page boundary of pages 2 or 3. The JP instruction, otherwise, permits a jump to a ROM location within the current 64-word page. JP may not jump to the last word of a page. Note 4: A JSRP transfers program control to subroutine page 2 (0010 is loaded into the upper 4 bits of P). A JSRP may not be used when in pages 2 or 3. JSRP may not jump to the last word in page 2.

Note 5: The machine code for the lower 4 bits of the LBI instruction equals the binary value of the "d" data minus 1, e.g., to load the lower four bits of B (Bd) with the value 9 (1001₂), the lower 4 bits of the LBI instruction equal 8 (1000₂). To load 0, the lower 4 bits of the LBI instruction should equal 15 (1111₂).

Note 6: Machine code for operand field y for LEI instruction should equal the binary value to be latched into EN, where a "1" or "0" in each bit of EN corresponds with the selection or deselection of a particular function associated with each bit. (See Functional Description, EN Register).

The following information is provided to assist the user in uderstanding the operation of several unique instructions and to provide notes useful to programmers in writing ET L 9410 / L 9411.

XAS Instruction

XAS (Exchange A with SIO) exchanges the 4-bit contents of the accumulator with the 4-bit contents of the SIO register. The contents of SIO will contain serial-in/serial-out shift register or binary counter data, depending on the value of the EN register. An XAS instruction will also affect the SK output. (See Functional Description, EN Register, above.) If SIO is selected as a shift register, an XAS instruction must be performed once every 4 instruction cycles to effect a continuous data stream.

JID Instruction

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by A and M. It loads the lower 8 bits of the ROM address register PC with the contents of ROM addressed by the 9-bit word, PC8, A, M. PC8 is not affected by this instruction.

Note that JID requires 2 instruction cycles to execute.

LQID Instruction

LQID (Load Q Indirect) loads the 8-bit Q register with the contents of ROM pointed to by the 9-bit word PCg, A, M. LQID can be used for table lookup or code conversion such as BCD to seven-segment. The LQID instruction "pushes" the stack (PC + $1 \rightarrow SA \rightarrow SB$) and replaces the

least significant 8 bits of PC as follows: $A \rightarrow PC_{7,4}$, RAM(B) $\rightarrow PC_{3,0}$, leaving PC₈ unchanged. The ROM data pointed to by the new address is fetched and loaded into the Q latches. Next, the stack is "popped" (SB \rightarrow SA \rightarrow PC), restoring the saved value of PC to continue sequential program execution. Since LQID pushes SA \rightarrow SB, the previous contents of SB are lost. Also, when LQID pops the stack, the previously pushed contents of SA are left in SB. The net result is that the contents of SA are placed in SB (SA \rightarrow SB). Note that LQID takes two instruction cycle times to execute.

Instruction Set Notes

- a. The firs word of a ET L 9410 / ET L 9411 program (ROM address 0) must be a CLRA (Clear A) instruction.
- b. Although skipped instructions are not executed, one instruction cycle time is devoted to skipping each byte of the skipped instruction. Thus all program paths except JID and LQID take the same number of cycle times whether instructions are skipped or executed. JID and LQID instructions take 2 cycles if executed and 1 cycle if skipped.
- c. The ROM is organized into 8 pages of 64 words each. The Program Counter is a 9-bit binary counter, and will count through page boundaries. If a JP, JSRP, JID or LQID instruction is located in the last word of a page, the instruction operates as if it were in the next page. For example: a JP located in the last word of a page will jump to a location in the next page. Also, a LQID or JID located in the last word of page 3 or 7 will access data in the next group of 4 pages.

COPS, MICROWIRE and TRI-STATE are registered trademarks of National Semiconductor Corp.

OPTION LIST

The ET L 9410 / ET L 9411 - mask programmable options are assigned numbers which correspond with the ET L 9410 pins.

The following is a list of ET L 9410 options. When specifying a ET L 9411 chip, Option 2 must be set to 3, Options 20, 21, and 22 to 0. The options are programmed at the same time as the ROM pattern to provide the user with the hardware flexibility to interface to various I/0 components using little or no external circuitry.

Option 1 = 0: Ground Pin — no options available
Option 2: CKO Output (no option available for ET

= 0: Clock output to ceramic resonator

- = 1: Pin is RAM power supply (V_R) input
- = 2: Multi-COP SYNC input
- = 3: No connection

Option 3: CKI Input

- = 0: Oscillator input divided by 8 (500 kHz max.)
- = 1: Single-pin RC controlled oscillator divided by 4
- = 2: External Schmitt trigger level clock divided by 4

Option 4: RESET Input

- = 0: Load device to VCC
- = 1: Hi-Z input

Option 5: L7 Driver

- = 0: Standard output
- = 1: Open-drain output
- = 2: High current LED direct segment drive output
- = 3: High current TRI-STATE® push-pull output
- = 4: Low-current LED direct segment drive output
- = 5: Low-current TRI-STATE® push-pull output

Option 6: L6 Driver

same as Option 5

Option 7: L5 Driver same as Option 5

Option 8: L4 Driver

same as Option 5

Option 9: V_{CC} Pin

= 0: 4.5V to 6.3V operation

= 1: 4.5V to 9.5V operation

Option 10: L3 Driver

same as Option 5

Option 11: L2 Driver same as Option 5

Option 12: L₁ Driver

same as Option 5

Option 13: Lo Driver

same as Option 5

Option 14: SI Input

= 0: load device to V_{CC}

= 1: HI-Z input

Option 15: SO Driver

- = 0: Standard Output
- = 1: Open-drain output
- = 2: Push-pull output

Option 16: SK Driver same as Option 15

Option 17: Go I/O Port

= 0: Standard output

= 1: Open-drain output

Option 18: G₁ I/O Port same as Option 17

Option 19: G₂ I/O Port same as Option 17

Option 20: G₃ I/0 Port (no option available for ET L 9411) same as Option 17

Option 21: D₃ Output (no option available for ET L 9411)

- = 0: Very-high sink current standard output
- = 1: Very-high sink current open-drain output
- = 2: High sink current standard output= 3: High sink current open-drain output
- = 4: Standard LSTTL output (fanout = 1)
- = 5: Open-drain LSTTL output (fanout = 1)

Option 22: **D2**.Output (no option available for ET L 9411) same as Option 21

Option 23: D1 Output

same as Option 21 Option 24: Do Output

same as Option 21

Option 25: L Input Levels = 0: Standard TTL input levels ("0" = 0.8V, "1" = 2.0V)

= 1: Higher voltage input levels ("0" = 1.2V, "1" = 3.6V)

Option 26: G Input Levels same as Option 25

Option 27: SI Input Levels

same as Option 25

Option 28: Bonding

- = 0: ET L 9410 (24-pin device)
- = 1: ET L 9411 (20-pin device)
- = 2: Both 24- and 20-pin versions

Test Mode (Non-Standard Operation)


The SO output has been configured to provide for standard test procedures for the custom-programmed ET L 9410. With SO forced to logic "1", two test modes are provided, depending upon the value of SI:

a. RAM and Internal Logic Test Mode (SI = 1)

b. ROM Test Mode (SI = 0)

These special test modes should not be employed by the user; they are intended for manufacturing test only.


PHYSICAL DIMENSIONS





CB-68

N SUFFIX PLASTIC PACKAGE



CB-194



N SUFFIX
PLASTIC PACKAGE

These specifications are subject to change without notice. Please inquire with our sales offices about the availability of the different products.

Printed in France



The ETL9413 and ETL9313 Single-Chip N-Channel Microcontrollers are fully compatible with the COPS ® family, fabricated using N-channel, silicon gate MOS technology. The Controller Oriented Processors are complete microcomputers containing all system timing, internal logic, ROM, RAM and I/O necessary to implement dedicated control functions in a variety of applications. Features include single supply operation, a variety of output configuration options, with an instruction set, internal architecture and I/O scheme designed to facilitate keyboard input, display output and BCD data manipulation. They are an appropriate choice for use in numerous human interface control environments. Standard test procedures and reliable high-density fabrication techniques provide the medium to large volume customers with a customized Controller

The ETL9413 is identical to the ETL9410, but with 15 I/O lines instead of 19.

The ETL9313 is exact functional equivalent but extended temperature version of ETL9413.

- ■Low cost
- Powerful instruction set
- Ceramic or crystal oscillator input/output


Oriented Processor at a low end-product cost.

- 512 × 8 ROM. 32 × 4 RAM
- Two-level subroutine stack
- 16µs instruction time
- Single supply operation (4.5 6.3V)
- Low current drain (6mA max.)
- Internal binary counter register with serial I/O capability
- General purpose and TRI-STATE® outputs.
- LSTTL/CMOS compatible in and out
- Direct drive of LED digit and segment lines
- Software/hardware compatible with other members of ETL9313 family
- Extended temperature range device ETL9310 ETL9311 (-40° C to + 85° C)
- Wider supply range (4.5 9.5V) optionally available

NMOS

CASE
ETL9413 / ETL9313

N SUFFIX
PLASTIC PACKAGE



JULY 1986 1/3

OPTION LIST

The ETL9413/ETL9313 - mask programmable options are assigned numbers which correspond with the ETL9410 pins.

The options are programmed at the same time as the ROM pattern to provide the user with the hardware flexibility to interface to various I/O components using little or no external circuitry.

Option 1 = 0: Ground Pin — no options available

Option 2: CKO Output

- = 0: Clock output to ceramic resonator = 1: Pin is RAM power supply (V_R) input = 2: Multi-COP SYNC input
- = 3: No connection

Option 3: CKI Input

- = 0: Oscillator input divided by 8 (500 kHz max.) = 1: Single-pin RC controlled oscillator divided by 4
- = 2: External Schmitt trigger level clock divided by 4

Option 4: RESET Input

- = 0: Load device to VCC
- = 1: Hi-Z input

Option 5: L7 Driver

- = 0: Standard output
- = 1: Open-drain output
- = 2: High current LED direct segment drive output = 3: High current TRI-STATE® push-pull output
- = 4: Low-current LED direct segment drive output
- = 5: Low-current TRI-STATE® push-pull output

Option 6: L₆ Driver same as Option 5

Option 7: L₅ Driver same as Option 5

Option 8: La Driver same as Option 5

Option 9: V_{CC} Pin = 0: 4.5 V to 6.3 V operation = 1: 4.5 V to 9.5 V operation

Option 10: L₃ Driver same as Option 5

Option 11: L₂ Driver same as Option 5

Option 12: L₁ Driver same as Option 5

Option 13: Lo Driver same as Option 5

Option 14: SI Input

= 0: load device to VCC

= 1: HI-Z input

Option 15: SO Driver

= 0: Standard Output

= 1: Open-drain output = 2: Push-pull output

Option 16: SK Driver

same as Option 15 Option 17: Go I/O Port

= 0: Standard output

= 1: Open-drain output

Option 18: G₁ I/O Port same as Option 17

Option 19: Go I/O Port same as Option 17

Option 20: G₃ I/O Port same as Option 17

Option 21: must be set to zero

Option 22: same as Option 21

Option 23: same as Option 21

Option 24: same as Option 21

Option 25: L Input Levels

= 0: Standard TTL input levels ("0" = 0.8 V, "1" =

= 1: Higher voltage input levels ("0" = 1.2 V, "1" =

3.6 V) Option 26: G Input Levels

same as Option 25

Option 27: SI Input Levels same as Option 25

Option 28: Bonding, must be set to 3 for ETL9413/-9313

Test Mode (Non-standard Operation)

The SO output has been configured to provide for standard test procedures for the custom-programmed ETL9413. With SO forced to logic "1", two test modes are provided, depending upon the value of SI:

a. RAM and Internal Logic Test Mode (SI = 1)

b. ROM Test Mode (SI = 0)

These special test modes should not be employed by the user; they are intended for manufacturing test only.

ETL9413 • ETL9313

The ETL9413 is the same chip as the ETL9410 but in a 20-pin package. The four D ports are not bonded. Consequently, the electrical characteristics, the functional description and the instruction set are identical to the ETL9410 but without the D outputs. Please, refer to the ETL9410/9411 data sheet.

Note that the OBD instruction can be used but the D outputs are not available.

These specifications are subject to change without notice. Please inquire with our sales offices about the availability of the different products.



ET9420/21/22 • ET9320/21/22







The ET9420/9421/9422, ET9320/9321 and 9322 Single-Chip N-Channel Microcontrollers are fully compatible with the COPS ® family, fabricated using N-channel, silicon gate XMOS technology. They are complete microcomputers containing all system timing. internal logic, ROM, RAM and I/O necessary to implement dedicated control functions in a variety of applications. Features include single supply operation, a variety of output configuration options, with an instruction set, internal architecture and I/O scheme designed to facilitate keyboard input, display output and BCD data manipulation. The ET9421 is identical to the ET9420, except with 191/O lines instead of 23; the ET9422 has 15 I/O lines. They are an appropriate choice for use in numerous human interface control environments. Standard test procedures and reliable high-density fabrication techniques provide the medium to large volume customers with a customized Controller Oriented Processor at a low end-product cost.

The ET9320 is the extended temperature range version of the ET9420 (likewise the ET9321 and ET9322 are the extended temperature range versions of the ET9421/ET9422). The ET9320/9321/9322 are exact functional equivalents of the ET9420/9421/9422.

- Low cost
- Powerful instruction set
- 1 K x 8 ROM, 64 x 4 RAM
- 23 I/O lines (ET9420, ET9320)
- True vectored interrupt, plus restart
- Three-level subroutine stack
- 4.0 µs instruction time
- Single supply operation
- Internal time-base counter for real-time processing
- Internal binary counter register with MICROWIRE® compatible serial I/O capability
- General purpose and TRI-STATE®outputs
- TTL/CMOS compatible in and out
- LED direct drive outputs
- MICROBUS ® compatible
- Software/hardware compatible with other members of ET9400
- Extended temperature range device ET9320/9321/9322 (-40° C to + 85° C)

NMOS





JULY 1986 1/23

5 6 H 7 H 8 H 12 H 13 H 14 H 15

L7 L6 L5 L4 L3

20 10 9 19

IN3 IN2 IN1 INO

FIGURE 1 — BLOCK DIAGRAM (28-pin version)

ET9420/9421/9422•

ET9320/9321/9322

RESET

D₁

*Not available on ET9422/ET9322

SO MICROWIRE I O

ET9420/9421/9422 and ET9320/9321/9322

ABSOLUTE MAXIMUM RATINGS

Voltage at Any Pin	-0.3V to +7V	Package Power Dissipation	750 mW at 25°C
Operating Temperature Range		24 and 28 pin	400 mW at 70°C
ET9420/9421/9422	0°C to 70°C		250 mW at 85°C
ET9320/9321/9322	-40°C to +85°C	Package Power Dissipation	650 mW at 25°C
Storage Temperature Range	-65°C to +150°C	20 pin	300 mW at 70°C
Total Sink Current	75 m A		200 mW at 85°C
Total Source Current	95 m.A	Lead Temperature (soldering, 10 sec.)	300°C

Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

ET9420/9421/9422 DC ELECTRICAL CHARACTERISTICS 0° C \leq T_A \leq + 70 $^{\circ}$ C,4.5C \leq V_{CC} \leq 6.3V-(Unless otherwise specified)

Parameter	Conditions	Min.	Max.	Units
Operation Voltage		4.5	6.3	V
Power Supply Ripple	Peak to Peak (Note 3)	-	0.4	V
Supply Current	Outputs Open	_	38	mA
Supply Current	Outputs Open, V _{CC} = 5V, T _A = 25°C	-	30	. mA
Input Voltage Levels				
CKI Input Levels				
Crystal Input				1
Logic High	V _{CC} = Max.	3.0	-	
Logic High	$V_{CC} = 5V \pm 5\%$	2.0	-	V
Logic Low		-0.3	0.4	V
TTL Input	$V_{CC} = 5V \pm 5\%$			
Logic High		2.0	-	V
Logic Low		-0.3	0.8	V
Schmitt Trigger Inputs				
RESET, CKI (÷4)				
Logic High		0.7 V _{CC}	_	V
Logic Low		-0.3	0.6	V
SO Input Level (Test Mode)		2.0	3.0	V
All Other Inputs	1			1
Logic High Logic High	$V_{CC} = Max.$ $V_{CC} = 5V \pm 5\%$	3.0 2.0	_	V
Logic Low	VCC = 5V ± 5%	-0.3	0.8	V
Input Levels High Trip Option	1	0.5	0.0	1 '
Logic High		3.6	_	l v
Logic Low		-0.3	1.2	ľ
Input Load Source Current	$V_{CC} = 5V$, $V_{IN} = 0V$	0.0		'
CKO	VCC = 5V, VIN = 0V	-4	000	
All Others			-800	μΑ
		-100	-800	μА
Input Capacitance		-	7	pF
Hi-Z Input Leakage	V _{CC} = 5V	-1	+1	μА
Output Voltage levels				
Standard Outputs				1
TTL Operation	$V_{CC} = 5V \pm 5\%$			
Logic High	$I_{OH} = -100 \mu A$	2.4	-	\ \ \
Logic Low	I _{OL} = 1.6 mA	-0.3	0.4	v
CMOS Operation				j
Logic High	I _{OH} = -10μA	V _{CC} - 1	-	V [

ET9420/9421/9422

DC ELECTRICAL CHARACTERISTICS (Cont'd) 0°C < TA < +70°C, 4.5V < V_{CC} < 6.3V (Unless otherwise specified)

Parameter	Conditions	. Min.	Max.	Units	
Output Current Levels					
LED Direct Drive Output	V _{CC} = 6V				
Logic High	V _{OH} = 2.0V	2.5	14	mA '	
CKI Sink Current (R/C Option)	V _{IN} = 3.5V	2	-	mA	
CKO (RAM Supply Current)	V _R = 3.3V	-	3	mA	
TRI-STATE® or Open Drain			1	}	
Leakage Current	V _{CC} = 5V	-2.5	+2.5	μΑ	
Output Current Levels					
Output Sink Current (IOL)	$V_{CC} = 6.3 \text{ V}, V_{OL} = 0.4 \text{ V}$	-2.0		mA	
	$V_{CC} = 4.5 \text{V}, V_{OL} = 0.4 \text{V}$	-1.0	-	mA.	
Output Source Current (IOH)					
Standard Configuration					
All Outputs	$V_{CC} = 6.3 \text{ V}, V_{OH} = 3.0 \text{ V}$	-200	-900	μA	
	$V_{CC} = 4.5 \text{ V}, V_{OH} = 2.0 \text{ V}$	-100	-500	μΑ	
Push-Pull Configuration					
SO, SK Outputs	$V_{CC} = 6.3 \text{ V}, V_{OH} = 3.0 \text{ V}$	-1.0	-	mA	
	$V_{CC} = 4.5 \text{ V}, V_{OH} = 2.0 \text{ V}$	-0.4	-	mA	
TRI-STATE Configuration					
Lo-L7 Outputs	$V_{CC} = 6.3 \text{ V}, V_{OH} = 3.0 \text{ V}$	-2.0	_	mA	
	$V_{CC} = 4.5 \text{ V}, V_{OH} = 2.0 \text{ V}$	-0.8	-	mA	
LED Configuration				1	
Lo-L7 Outputs	$V_{CC} = 6.3 \text{ V}, V_{OH} = 3.0 \text{ V}$	-1.0	· -	mA	
	$V_{CC} = 4.5 \text{ V}, V_{OH} = 2.0 \text{ V}$	-0.5	-	mA.	
Allowable Sink Current					
Per Pin (L, D, G)		-	10	. mA	
Per Pin (All Others)		-	2	mA	
Per Port (L)		-	16	mA	
Per Port (D, G)		-	10	mA	
Allowable Source Current			1		
Per Pin (L)		_	-15	mA.	
Per Pin (All Others)		_	-1.5	mA	

ET9320/9321/9322

DC ELECTRICAL CHARACTERISTICS – $40^{\circ} \le T_A \le +85^{\circ}C$, $4.5V \le V_{CC} \le 5.5V$ (Unless otherwise specified).

Parameter	Conditions	Min.	Max.	Units
Operation Voltage		4.5	5.5	٧
Power Supply Ripple	Peak to Peak (Note 3)	_	0.4	v
Supply Current	T _A = -40°C, Outputs Open	_	40	mA
Input Voltage Levels		†		
CKI Input Levels				
Crystal Input				
Logic High		2.2	0.3	V
Logic Low TTL Input	V _{CC} = 5V ± 5%	-0.3	0.3	V
Logic High	VCC = 3V ± 3 ·0	2.2	-	v
Logic Low		-0.3	0.6	V
Schmitt Trigger Inputs			ł	
RESET, CKI (÷4) Logic High		0.7 V _{CC}	_	v
Logic Low		-0.3	0.4	v
SO Input Level (Test Mode)		2.0	3.0	v
All Other Inputs	•			
Logic High	V _{CC} = Max.	3.0	_	V V
Logic High Logic Low	$V_{CC} = 5V \pm 5\%$	2.2 -0.3	0.6	V
Input Levels High Trip Option				
Logic High		3.6	-	V
Logic Low		-0.3	1.2	V
Input Load Source Current	$V_{CC} = 5V$, $V_{IN} = 0V$		200	
CKO All Others		-4 -100	-800 -800	μΑ
Input Capacitance		-100	7	μA pF
Hi-Z Input Leakage	V 5V	-2	+2	μA
	V _{CC} = 5V	-2	+2	μΑ
Output Voltage levels Standard Outputs				
TTL Operation	V _{CC} = 5V ± 5%			
Logic High	$I_{OH} = -75 \mu A$	2.4	_	V
Logic Low	I _{OL} = 1.6 mA	-0.3	0.4	V
CMOS Operation Logic High	I _{OH} = -10 μA	V _{CC} - 1	_	v
Logic Low	I _{OL} = 10 μA	-0.3	0.2	v
Output Current Levels		1		
LED Direct Drive Output	V _{CC} = 5V (Note 4)			
Logic High	V _{OH} = 2.0V	1.0	12	mA.
CKI Sink Current (R/C Option)	V _{IN} = 3.5V	2	_	mA
CKO (RAM Supply Current)	$V_R = 3.3V$	_	4	mA
TRI-STATE ¹ or Open Drain Leakage Current	V _{CC} = 5V	-5	+5	μA
Allowable Sink Current				
Per Pin (L, D, G) Per Pin (All Others)		-	10	mA mA
Per Port (L)		-	16	mA mA
Per Port (D, G)		-	10	mA
Allowable Source Current				
Per Pin (L) Per Pin (All Others)		-	-15 -1.5	mA mA
Tel Fill (All Others)			1.3	

AC ELECTRICAL CHARACTERISTICS

ET9420/9421/9422 ET9320/9321/9322 $0^{\circ}C \le T_A \le +70^{\circ}C,~4.5V \le V_{CC} \le 6.3V$ (Unless otherwise specified) – $40^{\circ}C \le T_A \le +85^{\circ}C,~4.5V \le V_{CC} \le 5.5V$ (Unless otherwise specified)

Parameter	Conditions	Min.	Max.	Units
Instruction Cycle Time		4	10	μS
Operating CKI Frequency	÷16 mode ÷8 mode	1.6 0.8	4.0 2.0	MHz MHz
CKI Duty Cycle (Note 1)		40	60	%
Rise Time Fall Time	Freq. = 4 MHz Freq. = 4 MHz	. -	60 40	ns ns
CKI Using RC (Figure 8c)	÷4 mode			
Frequency	$R = 15 k\Omega \pm 5\%$, $C = 100 pF \pm 10\%$	0.5	1.0	MHz
Instruction Cycle Time		4	8	μS
CKO as SYNC input (Figure 8d)				
tsync	Figure 3a	50	-	ns
Inputs:				
SI				
t _{SETUP}		0.3	-	μS
t _{HOLD}		250	-	ns
All Other Inputs		-		
tsetup		1.7 300	_	μS ns
thoug				
Output Propagation Delay	Test Conditions: $R_L = 5 \text{ k}\Omega$, $C_L = 50 \text{ pF}$, $V_{OUT} = 1.5 \text{ V}$	300	_	ns
SO and SK			10	_
^t pd1		_	1.0	μS
^t pd0 CKO			1.0	μS
t _{pd1}		_	0.25	μS
tpd0		_	0.25	μS
All Other Outputs				,
tpd1		-	1.4	μS
^t pd0		_	1.4	μS
MICROBUS ® Timing	$C_L = 100 pF, V_{CC} = 5V \pm 5\%$			
Read Operation (Figure 4)				
Chip Select Stable before RD-t _{CSR}		65	_	ns
Chip Select Hold Time for RD-tRCS		20		ns
RD Pulse Width—tan		400	-	ns
Data Delay from RD—t _{RD}		_	375	ns
RD to Data Floating-toF		_	250	ns
Write Operation (Figure 5)				
Chip Select Stable before WR - t _{CSW}		65	_	ns
Chip Select Hold Time for WR - twcs		20	_	ns
WR Pulse Width—tww		400	_	ns
Data Set-Up Time for WR-tow		320	_	ns
Data Hold Time for WR—two		100	_	ns
INTR Transition Time from WR-twi		_	700	ns


Note 1 : Duty cycle = t_{W1} ($t_{W1} + t_{W0}$).

Note 2 : See Figure 9 for additional I/O characteristics.

Note 3: Voltage change must be less than 0.5 volt in a 1 ms period.

Note 4: Exercise great care not to exceed maximum device power dissipation limits when direct driving LEDs (or sourcing similar loads) at high temperature.

FIGURE 2 - CONNECTION DIAGRAMS



Order number ET9420/N ET9320/N Package N28A Order number ET9421/N, ET9321/N Package N24A Order number ET9422/N ET9322/N Package N20A

Pin	Description	Pin ·	Description
L ₇ - L ₀	8 bidirectional I/O ports with TRI-STATE®	SK	Logic-controlled clock (or general
$G_3 - G_0$	4 bidirectional I/O ports		purpose output)
D ₃ - D ₀	4 general purpose outputs	CKI	System oscillator input
IN ₃ -IN ₀	4 general purpose inputs (ET9420/9320 only)	ско	System oscillator output (or general purpose input or RAM power supply)
SI	Serial input (or counter input)	RESET	System reset input
so	Serial output (or general purpose output)	v_{cc}	Power supply
	const. conper (c. general pulpose output)	GND	Ground




FIGURE 3 - INPUT/OUTPUT TIMING DIAGRAMS (CRYSTAL DIVIDE BY 16 MODE)




FIGURE 3a - SYNCHRONIZATION TIMING




FIGURE 3b - CKO OUTPUT TIMING




FIGURE 5 - MICROBUS® WRITE OPERATION TIMING

FUNCTIONAL DESCRIPTION

For ease of reading this description, only ET9420 and or ET9421 are referenced; however, all such references apply equally to the ET9422, 9322, 9320 and: or ET9321, respectively.

A block diagram of the ET9420 is given in figure 1. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic "1" (greater than 2 volts). When a bit is reset, it is a logic "0" (less than 0.8 volts).

Program Memory

Programm Memory consists of a 1.024 byte ROM. As can be seen by an examination of the ET9420/9421/9422 instruction set, these words may be program instructions, program data or ROM addressing data. Because of the special characteristics associated with the JP, JSRP, JID and LQID instructions, ROM must often be thought of as being organized into 16 pages of 64 words each.

ROM addressing is accomplished by a 10-bit PC register. Its binary value selects one of the 1,024 8-bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential 10-bit binary count value. Three levels of subroutine nesting are implemented by the 10-bit subroutine save registers, SA, SB and SC, providing a last-in, first-out (LIFO) hardware subroutine stack.

ROM instruction words are fetched, decoded and executed by the Instruction Decode, Control and Skip Logic circuitry.

Data Memory

Data memory consists of a 256-bit RAM, organized as 4 data registers of 16 4-bit digits. RAM addressing is implemented by a 6-bit **B register** whose upper 2 bits (Br) select 1 of 4 data registers and lower 4 bits (Bd) select 1

of 16 4-bit digits in the selected data register. While the 4-bit contents of the selected RAM digit (M) is usually loaded into or from, or exchanged with, the A register accumulator), it may also be loaded into or from the Q latches or loaded from the L ports. RAM addressing may also be performed directly by the LDD and XAD instructions based upon the 6-bit contents of the operand field of these instructions. The Bd register also serves as a source register for 4-bit data sent directly to the D outputs.

Internal Logic

The 4-bit A register (accumulator) is the source and destination register for most I/O, arithmetic, logic and data memory access operations. It can also be used to load the Br and Bd portions of the B register, to load and input 4 bits of the 8-bit Q latch data, to input 4 bits of the 8-bit L I/O port data and to perform data exchanges with the SIO register.

A 4-bit adder performs the arithmetic and logic functions of the ET9420/9421/9422, storing its results in A. It also outputs a carry bit to the 1-bit C register, most often employed to indicate arithmetic overflow. The C register, in conjunction with the XAS instruction and the EN register, also serves to control the SK output. C can be outputted directly to SK or can enable SK to be a sync clock each instruction cycle time. (See XAS instruction and EN register description, below).

Four general-purpose inputs, IN3-IN0, are provided; IN1, IN2 and IN3 may be selected, by a mask-programmable option, as Read Strobe, Chip Select and Write Strobe inputs, respectively, for use in MICROBUS® applications.

The **D register** provides 4 general-purpose outputs and is used as the destination register for the 4-bit contents of Bd.

The **G register** contents are outputs to 4 general purpose bidirectional I/O ports. **Go** may be mask-programmed as an output for MICROBUS[®] applications.

The Q register is an internal, latched, 8-bit register, used to hold data loaded to or from M and A, as well as 8-bit data from ROM. Its contents are output to the L I/O ports when the L drivers are enabled under program control. (See LEI instruction). With the MICROBUS™ option selected, Q can also be loaded with the 8-bit contents of the L I/O ports upon the occurrence of a write strobe from the host CPU.

The 8 L drivers, when enabled, output the contents of latched Q data to the L I/O ports. Also, the contents of L may be read directly into A and M. As explained above, the MICROBUSTM option allows L I/O port data to be latched into the Q register. L I/O ports can be directly connected to the segments of a multiplexed LED display (using the LED Direct Drive output configuration option) with Q data being outputted to the Sa-Sg and decimal point segments of the display.

The SIO register functions as a 4-bit serial-in/serial-out shift register or as a binary counter depending on the contents of the EN register. (See EN register description, below.) Its contents can be exchanged with A, allowing it to Input or output a continuous serial data stream. SIO may also be used to provide additional parallel I/O by connecting SO to external serial-in/parallel-out shift registers.

The XAS Instruction copies C into the SKL latch. In the counter mode, SK is the output of SKL; in the shift register modé, SK outputs SKL ANDed with the clock.

The EN register is an internal 4-bit register loaded under program control by the LEI instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register (EN3-ENn).

- 1. The least significant bit of the enable register, EN₀, selects the SiO register as either a 4-bit shift register or a 4-bit binary counter. With EN₀ set, SiO is an asynchronous binary counter, decrementing its value by one upon each low-going pulse ("1" to "0") ocurring on the SI input. Each pulse must be at least two instruction cycles wide. SK outputs the value of SKL. The SO output is equal to the value of EN₃. With EN₀ reset, SiO is a serial shift register shifting left each instruction cycle time. The data present at SI goes into the least significant bit of SiO. SO can be enabled to output the most significant bit of SiO each cycle time. (See 4 below.) The SK output becomes a logic-controlled clock.
- With EN1 set the IN1 input is enabled as an interrupt input. Immediately following an interrupt, EN1 is reset to disable further interrupts.
- With EN₂ set, the L drivers are enabled to output the data in Q to the L I/O ports. Resetting EN₂ disables the L drivers, placing the L I/O ports in a highimpedance input state.
- 4. EN3, in conjunction with EN0, affects the SO output. With EN0 set (binary counter option selected) SO will output the value loaded into EN3. With EN0 reset (serial shift register option selected), setting EN3 enables SO as the output of the SIO shift register, outputting serial shifted data each instruction time. Resetting EN3 with the serial shift register option selected disables SO as the shift register output; data continues to be shifted through SIO and can be exchanged with A via an XAS instruction but SO remains reset to "0." The table below provides a summary of the modes associated with EN3 and EN0.

Enable Register Modes - Bits EN₃ and EN₀

EN ₃	EN ₀	SIO	SI	so	SK
0	0	Shift Register	Input to Shift Register	0	If SKL = 1, SK = CLOCK
					If SKL = 0, SK = 0
1	0	Shift Register	Input to Shift Register	Serial Out	If SKL = 1, SK = CLOCK
					If SKL = 0, SK = 0
0	1	Binary Counter	Input to Binary Counter	0	If SKL = 1, SK = 1
					If SKL = 0, SK = 0
1	1	Binary Counter	Input to Binary Counter	1	If SKL = 1, SK = 1
	ļ				If SKL = 0, SK = 0

Interrupt

The following features are associated with the IN_1 interrupt procedure and protocol and must be considered by the programmer when utilizing interrupts.

- a. The interrupt, once acknowledged as explained below, pushes the next sequential program counter address (PC+1) onto the stack, pushing in turn the contents of the other subroutine-save registers to the next lower level (PC+1 \rightarrow SA \rightarrow SB \rightarrow SC). Any previous contents of SC are lost. The program counter is set to hex address 0FF (the last word of page 3) and EN1 is reset.
- b. An interrupt will be acknowledged only after the following conditions are met:
 - 1. EN₁ has been set.
 - 2. A low-going pulse ("1" to "0") at least two instruction cycles wide occurs on the IN₁ input.
 - A currently executing instruction has been completed.
 - 4. All successive transfer of control instructions and successive LBIs have been completed (e.g., if the main program is executing a JP instruction which transfers program control to another JP instruction, the interrupt will not be acknowledged until the second JP instruction has been executed.
- c. L'pon acknowledgement of an interrupt, the skip logic status is saved and later restored upon popping of the stack. For example, if an interrupt occurs during the execution of ASC (Add with Carry, Skip on Carry) instruction which results in carry, the skip logic status is saved and program control is transferred to the interrupt servicing routine at hex address OFF. At the end of the interrupt routine, a RET instruction is executed to "pop" the stack and return program control to the instruction following the original ASC. At this time, the skip logic is enabled and skips this instruction because of the previous ASC carry. Subroutines and LQID instructions should not be nested within the interrupt service routine, since their popping the stack will enable any previously saved main program skips, interfering with the orderly execution of the interrupt routine.
- d. The first instruction of the interrupt routine at hex address 0FF must be a NOP.
- A LEI instruction can be put immediately before the RET to re-enable interrupts.

Microbus® Interface

The ET9420 has an option which allows it to be used as a peripheral microprocessor device, inputting and outputting data from and to a host microprocessor (μ P). IN₁, IN₂ and IN₃ general purpose inputs become MICROBUS® compatible read-strobe, chip-select, and write-strobe lines, respectively. IN₁ becomes $R\bar{D} = a$ logic "0" on this input will cause Q latch data to be enabled to the L ports for input to the μ P. IN₂ becomes $C\bar{S} = a$ logic "0" on this line selects the ET9420 as the μ P peripheral device by enabling the operation of the $R\bar{D}$ and $W\bar{R}$ lines and allows for the selection of one of several peripheral components. IN₃ becomes $W\bar{R} = a$ logic "0" on this line will write bus data from the L ports to the Q latches for input to the ET9420. G_0 becomes INTR a "ready" output, reset by a write pulse from the

 μ P on the \overline{WR} line, providing the "handshaking capability necessary for asynchronous data transfer between the host CPU and the ET9420.

This option has been designed for compatibility with National's MICROBUS™ — a standard interconnect system for 8-bit parallel data transfer between MOS/LSI CPUs and interfacing devices. (See MICROBUS™ National Publication.) The functioning and timing relationships between the ET9420 signal lines affected by this option are as specified for the MICROBUS ® interface, and are given in the AC electrical characteristics and shown in the timing diagrams (figures 4 and 5). Connection of the ET9420 to the MICROBUS ® is shown in Figure 6.




FIGURE 6 - MICROBUS® OPTION INTERCONNECT

Initialization

The Reset Logic, internal to the ET9420/9421/9422, will initialize (clear) the device upon power-up if the power supply rise time is less than 1ms and greater than 1μs. If the power supply rise time is greater than 1ms, the user must provide an external RC network and diode to the RESET pin as shown below. The RESET pin is configured as a Schmitt trigger input. If not used it should be connected to V_{CC}. Initialization will occur whenever a logic "0" is applied to the RESET input, provided it stays low for at least three instruction cycle times.

Upon initialization, the PC register is cleared to 0 (ROM address 0) and the A, B, C, D, EN, and G registers are cleared. The SK output is enabled as a SYNC output, providing a pulse each instruction cycle time. Data Memory (RAM) is not cleared upon initialization. The first instruction at address 0 must be a CLRA.




FIGURE 7 - POWER UP CLEAR CIRCUIT

Oscillator

There are four basic clock oscillator configurations available as shown by figure 8.

- a. Crystal Controlled Oscillator. CKI and CKO are connected to an external crystal. The instruction cycle time equals the crystal frequency divided by 16 (optional by 8).
- b. External Oscillator. CKI is an external clock input signal. The external frequency is divided by 16 (optional by 8) to give the instruction cycle time. CKO is now available to be used as the RAM power supply (V_a) or as a general purpose input.
- c. RC Controlled Oscillator. CKI is configured as a single pin RC controlled Schmitt trigger oscillator. The instruction cycle equals the oscillation frequency divided by 4. CKO is available for non-timing functions.
- d. Externally Synchronized Oscillator. Intended for use in multi-COP systems, CKO is programmed to function as an input connected to the SK output of another ET9420/-9421/9422 with CKI connected as shown. In this configuration, the SK output connected to CKO must provide a SYNC (instruction cycle) signal to CKO, thereby allowing synchronous data transfer between the COPs using only the SI and SO serial I/O pins in conjunction with the XAS instruction. Note that on power-up SK is automatically enabled as a SYNC output (See Functional Description, Initialization, above).


CKO Pin Options

In a crystal controlled oscillator system, CKO is used as an output to the crystal network. As an option CKO can be a SYNC input as described above. As another option CKO can be a general purpose input, read into bit 2 of A (accumulator) upon execution of an INIL instruction. As another option, CKO can be a RAM power supply pin (V $_{\rm R}$), allowing its connection to a standby/backup power supply to maintain the integrity of RAM data with minimum power drain when the main supply is inoperative or shut down to conserve power. Using either option is appropriate in applications where the ET9420/-9421/9422 system timing configuration does not require use of the CKO pin.

RAM Keep-Alive Option (Not available on ET9422)

Selecting CKO as the RAM power supply (V_R) allows the user to shut off the chip power supply (V_{CC}) and maintain data in the RAM. To insure that RAM data integrity is maintained, the following conditions must be met:

- RESET must go low before V_{CC} goes below spec during power off; V_{CC} must be within spec before RESET goes high on power up.
- 2. V_{R} must be within the operating range of the chip, and equal to $V_{CC} \pm 1V$ during normal operation.
- 3. V_B must be $\ge 3.3V$ with V_{CC} off.



Crystal Oscillator

Crystal	Component Values				
Value	R1 (Ω)	R2 (Ω)	C (pF)		
4 MHz	1k	1M	27		
3.58 MHz	1k	1M	27		
2.09 MHz	1k	1M	56		

RC Controlled Oscillator

R (kΩ)	C (pF)	Instruction Cycle Time (µs)
12	100	5 ± 20%
6.8	220	$5.3 \pm 23\%$
8 2	300	8 ± 29%
22	100	8.6 ± 16%

Note: $50 \text{ k}\Omega \geqslant R \geqslant 5 \text{ k}\Omega$ $360 \text{ pF} \geqslant C \geqslant 50 \text{ pF}$

FIGURE 8 — ET9420/9421/9422/ET9320/9321/9322 OSCILLATOR

I/O Options

ET9420/9421/9422 outputs have the following optional configurations, illustrated in Figure 9a :

- Standard an enhancement mode device to ground in conjunction with a depletion-mode device to V_{CC}, compatible with TTL and CMOS input requirements. Available on SO, SK, and all D and G outputs.
- b. Open-Drain an enhancement-mode device to ground only, allowing external pull-up as required by the user's application. Available on SO, SK, and all D and G outputs.
- c. Push-Pull An enhancement-mode device to ground in conjunction with a depletion-mode device paralleled by an enhancement-mode device to V_{CC}. This configuration has been provided to allow for fast rise and fall times when driving capacitive loads. Available on SO and SK outputs only.
- d. Standard L same as a., but may be disabled. Available on L outputs only.
- Open Drain L same as b., but may be disabled.
 Available on L outputs only.
- f. LED Direct Drive an enhancement-mode device to ground and to V_{CC}, meeting the typical current sourcing requirements of the segments of an LED display. The sourcing device is clamped to limit current flow. These devices may be turned off under program control (See Functional Description, EN Register), placing the outputs in a high-impedance state to provide required LED segment blanking for a multiplexed display.
- g. TRI-STATE® Push-Pull an enhancement-mode device to ground and V_{CC}. These outputs are TRI-STATE outputs, allowing for connection of these outputs to a data bus shared by other bus drivers.

 $\ensuremath{\mathsf{ET9420/9421/9422}}$ inputs have the following optional configurations :

- h. An on-chip depletion load device to V_{CC}-
- A Hi-Z input which must be driven to a "1" or "0" by external components.

The above input and output configurations share common enhancement-mode and depletion-mode devices. Specifically, all configurations use one or more of six devices (numbered 1-6, respectively). Minimum and maximum current (l_{OUT} and V_{OUT}) curves are given in Figure 9b for each of these devices to allow the designer to effectively use these I/O configurations in designing a ET9420/9421/9422 system.

The SO, SK outputs can be configured as shown in a., b., or c. The D and G outputs can be configured as shown in a. or b. Note that when inputting data to the G ports, the G outputs should be set to "1." The L outputs can be configured as in d., e., f. or g.

An important point to remember if using configuration d. or f. with the L drivers is that even when the L drivers are disabled, the depletion load device will source a small amount of current (see Figure 9b, device 2); however, when the L lines are used as inputs, the disabled depletion device can not be relied on to source sufficient current to pull an input to loaic "1".

FT9421

If the ET9420 is bonded as a 24-pin device, it becomes the ET9421, illustrated in Figure 2, ET9420/9421 Connection Diagrams. Note that the ET9421 does not contain the four general purpose IN inputs (IN3-IN0). Use of this option precludes, of course, use of the IN options, interrupt feature, and the MICROBUSTM option which uses IN1-IN3. All other options are available for the ET9421.

ET9422

If the ET9420 is bonded as a 20-pin device, it becomes the ET9422, as illustrated in Figure 2. Note that the ETL9422 contains all the ET9421 pins except D0, D1, G0 and G1. ET9422 also does not allow RAM power supply input as a valid CKO pin option.




FIGURE 9a - INPUT/OUTPUT CONFIGURATIONS




FIGURE 9b — ET9420/9421/9422 INPUT/OUTPUT CHARACTERISTICS

VOUT (VOLTS)

DEVICE 5

-0.25

DEVICE 6

VOUT (VOLTS)




FIGURE 9c - ET9320/9321/9322 INPUT/OUTPUT CHARACTERISTICS

INSTRUCTION SET

Table 1 is a symbol table providing internal architecture, instruction operand and operational symbols used in the instruction set table.

Table 2 provides the mnemonic, operand, machine code, data flow, skip conditions, and description associated with each instruction in the ET9420/9421/9422 instruction set.

TABLE 2 - ET9420/9421/9422. ET9320/9321/9322 INSTRUCTION SET TABLE SYMBOLS

Symbo	Definition	Symbol	Definition	
INTER	NAL ARCHITECTURE SYMBOLS	INSTRU	ICTION OPERAND SYMBOLS	
A B	4-bit Accumulator 6-bit RAM Address Register	d	4-bit Operand Field, 0-15 binary (RAM Digit Select)	
Br Bd	Upper 2 bits of B (register address) Lower 4 bits of B (digit address)	r	2-bit Operand Field, 0-3 binary (RAM Register Select)	
C D	1-bit Carry Register 4-bit Data Output Port	a ·	10-bit Operand Field, 0-1023 binary (ROM Address)	
EN G	4-bit Enable Register 4-bit Register to latch data for G I/O Port	у	4-bit Operand Field, 0-15 binary (Immediate Data)	
IL IN	Two 1-bit latches associated with the IN ₃ or IN ₀ inputs 4-bit Input Port		Contents of RAM location addressed by s Contents of ROM location addressed by t	
L	8-bit TRI-STATE® I/O Port	OPERATIONAL SYMBOLS		
М	4-bit contents of RAM Memory pointed to by B Register	+	Plus	
PC	10-bit ROM Address Register (program counter)	>	Minus Replaces	
Q SA	8-bit Register to latch data for L I/O Port 10-bit Subroutine Save Register A	·	Is exchanged with	
SB	10-bit Subroutine Save Register B	=	Is equal to	
SC	10 Subroutine Save Register A	Ā	The one's complement of A	
SIO	4-bit Shift Register and Counter	⊕	Exclusive-OR	
SK	Logic-Controlled Clock Output	:	Range of values	

TABLE 2 - ET9420/9421/9422. ET9320/9321/9322 INSTRUCTION SET

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
ARITHMET	IC INSTRU	CTIONS	5			
ASC		30	00110000	A + C + RAM(B) → A Carry → C	Carry	Add with Carry, Skip on Carry
ADD		31	00110001	A + RAM(3) - A	None	Add RAM to A
ADT		4A	0100 1010	A + 10 ₁₀ → A	None	Add Ten to A
AISC	у	5-	0101 y	A + y → A	Carry	Add Immediate, Skip on Carry (y ≠ 0)
CASC		10	00010000	A + RAM(B) + C → A Carry → C	Carry	Complement and Add with Carry, Skip on Carry
CLRA		00	0000 0000	0 - A	None	Clear A
COMP		40	01000000	Ā → A	None	One's complement of A to A
NOP		44	01000100	None	None	No Operation
RC		32	00110010	0 → C	None	Reset C
SC		22	00100010	''1'' → C	None	Set C
XOR		02	[0000]0010]	A⊕RAM(B) → A	None	Exclusive-OR RAM with A

TABLE 2 - ET9420/9421/9422. ET9320/9321/9322 INSTRUCTION SET (continued)

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
TRANSFER	OF CON	TROL IN	ISTRUCTIONS			
JID		FF	11111111	ROM (PC9:8, 4.M) - PC7:0	None	Jump Indirect (Note 3)
JMP	а	6-	0 1 1 0 0 0 ag:8	a → PC	None	Jump
JP	a		[1] a _{6:0} (pages 2,3 only) or [1 1] a _{5:0}	a → PC _{6:0} a → PC _{5:0}	None	Jump within Page (Note 4)
			(all other pages)	2		
JSRP	а		10 a _{5:0}	$PC + 1 \rightarrow SA \rightarrow SB \rightarrow SC$ $0010 \rightarrow PC9:6$ $a \rightarrow PC5:0$	None	Jump to Subroutine Page (Note 5)
JSR	а	6-	0 1 1 0 1 0 a _{9.8}	PC+1→SA→SB→SC a→PC	None	Jump to Subroutine
RET		48	0100 1000	SC → SB → SA → PC	None	Return from Subroutine
RETSK		49	0100 1001	SC → SB → SA → PC	Always Skip on Return	Return from Subroutine then Skip
MEMORY	REFERE	NCE IN	NSTRUCTIONS			
CAMQ		33 3C	00110011	A → Q _{7:4} RAM(B) → Q _{3:0}	None	Copy A, RAM to Q
CQMA		33 2C	00110011	Q _{7:4} - RAM(B) Q _{3:0} - A	None	Copy Q to RAM, A
LD	r	-5	00 r 0101	RAM(B) → A Br⊕r → Br	None	Load RAM into A, Exclusive-OR Br with r
LDD	r,d	23	0010 0011 00 r d	RAM(r,d) → A	None	Load A with RAM pointed to directly by r,d
LQID		BF	10111111	ROM(PCg:g,A,M) → Q SB → SC	None	Load Q Indirect (Note 3)
RMB	0	4C	j0 1 0 0 1 1 0 0	0 + RAM(B)0	None	Reset RAM Bit
	1	45	01000101	0 → RAM(B)1		
	2	42	01000010	0 → RAM(B) ₂		
	3	43	01000011	0 → RAM(B)3		
SMB	0	4D	01001101	1 → RAM(B) ₀	None	Set RAM Bit
	1	47	0100 1101	1 → RAM(B) ₁		
	2	46	01000110	1 → RAM(B) ₂		
	3	4B	01001011	1 → RAM(B) ₃		1

TABLE 2 - ET9420/9421/9422. ET9320/9321/9322 INSTRUCTION SET (continued)

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
MEMORY	REFERENC	E INST	RUCTIONS (continu	ed)	_ +	
STII	у	7-	0111 y	y → RAM(B) Bd + 1 →Bd	None	Store Memory Immediate and Increment Bd
х	r	-6	00 r 0110	RAM(B) ↔ A Br⊕r → Br	None	Exchange RAM with A, Exclusive-OR Br with r
XAD	r,d	23	0010 0011 10 r d	RAM(r,d) A	None	Exchange A with RAM pointed to directly by r,d
XDS	r	-7	00 r 0111	RAM(B) ↔ A Bd – 1 → Bd Br⊕r → Br	Bd decrements past 0	Exchange RAM with A and Decrement Bd, Exclusive-OR Br with r
XIS	r	-4	00 r 0100	RAM(B) ↔ A Bd + 1 → Bd Br⊕ r → Br	Bd increments past 15	Exchange RAM with A and Increment Bd, Exclusive-OR Br with r
REGISTER	REFEREN	ICE INS	STRUCTIONS			<u> </u>
CAB		50	01010000	A → Bd	None	Copy A to Bd
СВА		4E	0100 1110	Bd → A	None	Copy Bd to A
LBI	r,d	33	$ \begin{array}{c c c} 0 & 0 & r & (d-1) \\ (d = 0, 9:15) & & & & \\ & & & & \\ 0 & 0 & 1 & 1 & 0 & 0 & 1 \\ 1 & 0 & 1 & 1 & & & \\ \end{array} $	r,d → B	Skip until not a LBI	Load B mimediate with r,d (Note 6)
LEI	у	33	(any d)	y → EN	None	Load EN Immediate (Note 7
		6-	0110 y			
XABR		12	[0001]0010]	A ++ Br (0,0 → A ₃ ,A ₂)	None	Exchange A with Br
TEST INS	STRUCTIO	NS				
SKC		20	00100000		C = "1"	Skip if C is True
SKE		21	00100001		A = RAM(B)	Skip if A Equals RAM
SKGZ		33 21	00110011		G3:0 = 0	Skip if G is Zero (all 4 bits)
SKGBZ	0 1 2 3	33 01 11 03 13	00110011 00000001 00010001 00000011	1st byte 2nd byte	G ₀ = 0 G ₁ = 0 G ₂ = 0 G ₃ = 0	Skip if G Bit is Zero
SKMBZ	0 1 2 3	01 11 03 13	0000 0001 0001 0001 0000 0011 0001 0011		RAM(B) ₀ = 0 RAM(B) ₁ = 0 RAM(B) ₂ = 0 RAM(B) ₃ = 0	Skip if RAM Bit is Zero
SKT		41	0100 0001		A time-base counter carry has occurred since last test	Skip on Timer (Note 3)

TABLE 2 - ET9420/9421/9422. ET9320/9321/9322 INSTRUCTION SET (continued)

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
INPUT/OUT	PUT INSTI	RUCTIO	NS			
ING		33 2A	00110011	G → A	None	Input G Ports to A
ININ		33 28	00110011	IN → A	None	Input IN Inputs to A (Note 2)
INIL		33 29	0011 0011 0010 1001	IL3, CKO, "6", IL0 → A	None	input IL Latches to A (Note 3)
INL		33 2E	00110011	L _{7:4} → RAM(B) L _{3:0} → A	None	Input L Ports to RAM,A
OBD		33 3E	00110011	Bd → D	None	Output Bd to D Outputs
OGI	у	33 5-	0011 0011 0101 y	y → G	None	Output to G Ports Immediate
OMG		33 3A	00110011	RAM(B) → G	None	Output RAM to G Ports
XAS		4F	0100 1111	A ++ SIO, C → SKL	None	Exchange A with SIO (Note 3)

Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicitly defined (e.g., Br and Bd are explicitly defined). Bits are numbered 0 to N where 0 significant bit (low-order, right-most bit). For example, A₃Indicates the most significant (left-most) bit of the 4-bit A register.

Note 2: The ININ instruction is not available on the ET9421/ET9321 and ET9422/ET9322 since these devices do not contain the IN inputs.

Note 3: For additional information on the operation of the XAS, JID, LQID, INIL, and SKT instructions, see below.

Note 4: The JP instruction allows a jump, while in subroutine pages 2 or 3, to any ROM location within the two-page boundary of pages 2 or 3. The JP instruction, otherwise, permits a jump to a ROM location within the current 64-word page. JP may not Jump to the last word of a page. Note 5: a JSRP transfers program control to subroutine page 2 (0010 is loaded into the upper 4 bits of P). A JSRP may not be used when in

pages 2 or 3. JSRP may not jump to the last word in page 2.

Note 5: LBI is a single-byte instruction if d = 0, 9, 10, 11, 12, 13, 14 or 15. The machine code for the lower 4 bits equals the binary value of the "d" data minus 1, e.g., to load the lower four bits of IB (Bd) with the value 9 (1001₂), the lower 4 bits of the LBI instruction equals 8 (1000₂). To load 0, the lower 4 bits of the LBI instruction should equal 15 (1111₂).

Note 7: Machine code for operand field y for LEI instruction should equal the binary value to be latched into EN, where a "1" or "0" in each bit of EN corresponds with the selection or deselection of a particular function associated with each bit. (See Functional Description, EN Register).

The following information is provided to assist the user in understanding the operation of several unique instructions and to provide notes useful to programmers in writing ET9420/9421/9422 programs.

XAS Instruction

XAS (Exchange A with SIO) exchanges the 4-bit contents of the accumulator with the 4-bit contents of the SIO register. The contents of SIO will contain serial-int serial-out shift register or binary counter data, depending on the value of the EN register. An XAS instruction will also affect the SK output. (See Functional Description, EN Register, above.) If SIO is selected as a shift register, an XAS instruction must be performed once every 4 instruction cycles to effect a continuous data stream.

JID Instruction

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by A and M. It loads the lower 8 bits of the ROM address register PC with the contents of ROM addressed by the 10-bit word, PCg.8, A. M. PCg and PCg are not affected by this instruction.

Note that JID requires 2 instruction cycles to execute.

INIL Instruction

INIL (Input IL Latches to A) inputs 2 latches, ILa and ILa (see figure 10) and CKO into A. The IL3 and IL0 latches are set if a low-going pulse ("1" to "0") has occurred on the IN3 and IN0 inputs since the last INIL instruction. provided the input pulse stays low for at least two instruction times. Execution of an INIL inputs IL3 and ILO into A3 and A0 respectively, and resets these latches to allow them to respond to subsequent low-going pulses on the IN3 and IN0 lines. If CKO is mask programmed as a general purpose input, an INIL will input the state of CKO into A2. If CKO has not been so programmed, a "1" will be placed in A2. A "0" is always placed in A1 upon the execution of an INIL. The general purpose inputs IN3-IN0 are input to A upon execution of an ININ instruction. (See table 2, ININ instruction.) INIL is useful in recognizing pulses of short duration or pulses which occur too often to be read conveniently by an ININ instruction.

Note: IL latches are not cleared on reset.




FIGURE 10.

LQID Instruction

LQID (Load Q Indirect) loads the 8-bit Q register with the contents of ROM pointed to by the 10-bit word PCq, PCg, A. M. LQID can be used for table lookup or code conversion such as BCD to seven-segment. The LQID instruction "pushes" the stack (PC + 1 + SA + SB +SC) and replaces the least significant 8 bits of PC as follows: A → PC7:4, RAM(B) → PC3:0, leaving PC9 and PC8 unchanged. The ROM data pointed to by the new address is fetched and loaded into the Q latches. Next, the stack is "popped" (SC -+ SB -+ SA -+ PC), restoring the saved value of PC to continue sequential program execution. Since LQID pushes SB -+ SC, the previous contents of SC are lost. Also, when LQID pops the stack, the previously pushed contents of SB are left in SC. The net result is that the contents of SB are placed in SC (SB + SC). Note that LQID takes two instruction cycle times to execute

SKT Instruction

The SKT (Ship On Timer) instruction tests the state of an internal 10-bit time-base counter. This counter divides the instruction cycle clock frequency by 1024 and provides a latched indication of counter overflow. The SKT instruction tests this latch, executing the next program instruction if the latch is not set. If the latch has been set since the previous test, the next program instruction is skipped and the latch is reset. The features associated with this instruction, therefore, allow the ET9420/9421/9422 to generate its own time-base for real-time processing rather than relying on an external input signal.

For example, using a 2.097 MHz crystal as the time-base to the clock generator, the instruction cycle clock frequency will be 131kHz (crystal frequency – 16) and the binary counter output pulse frequency will be 128 Hz. For time-of-day or similar real-time processing, the SKT instruction can call a routine which increments a "seconds" counter every 128 ticks.

Instruction Set Notes

- a. The first word of a ET9420/9421/9422 program (ROM address 0) must be a CLRA (Clear A) instruction.
- b. Although skipped instructions are not executed, one instruction cycle time is devoted to skipping each byte of the skipped instruction. Thus all program paths take the same number of cycle times whether instructions are skipped or executed except JID and LQID. LQID and JID take two cycle times if executed and one if skipped.
- c. The ROM is organized into 16 pages of 64 words each. The Program Counter is an 10-bit binary counter, and will count through page boundaries. If a JP, JSRP, JID or LQID instruction is located in the last word of a page, the instruction operates as if it were in the next page. For example: a JP located in the last word of a page will jump to a location in the next page. Also, a LQID or JID located in the last word of page 3, 7, 11 or 15 will access data in the next group of four pages.

OPTION LIST

The ET9420/9421/9422 mask programmable options are assigned numbers which correspond with the ET9420 pins

The following is a list of ET9420 options. When specifying a ET9421 or ET9422 chip. Options 9, 10, 19, 20 and 29 must all be set to zero. When specifying a ET9422 chip. Options 21, 22, 27 and 28 must also be zero, and Option 2 must not be a 1. The options are programmed at the same time as the ROM pattern to provide the user with the hardware flexibility to interface to various I/O components using little or no external circuitry.

Option 1 = 0: Ground Pin - no options available

Option 2: CKO Pin

- = 0: clock generator output to crystal (0 not available if option 3 = 4 or 5)
- = 1: pin is RAM power supply (V_B) input (Not available on ET9422, ET9322)
- = 2: general purpose input with load device
- = 3: multi-COP SYNC input
- = 4: general purpose Hi Z input

Option 3: CKI Input

- = 0: crystal input divided by 16
- = 1: crystal input divided by 8
- = 2: TTL external clock input divided by 16
- = 3: TTL external clock input divided by 8
- = 4: single-pin RC controlled oscillator (+4)
- = 5: Schmitt trigger clock input (+4)

Option 4: RESET Pin

- = 0: Load devices to VCC
- = 1: Hi-Z input

Option 5: L7 Driver

- = 0: Standard output (figure 9D)
- = 1: Open-Drain output (E)
- = 2: LED direct drive output (F)
- = 3: TRI-STATE®push-pull output (G)

Option 6: L6 Driver

same as Option 5

Option 7: L5 Driver

same as Option 5

Option 8: L₄ Driver

same as Option 5

Option 9: IN1 Input

= 0: load device to V_{CC} (H)

= 1: Hi-Z input (I)

Option 10: INa Input

same as Option 9

Option 11 = 0: V_{CC} Pin — no options available

Option 12: L₃ Driver

same as Option 5

Option 13: Lo Driver

same as Option 5

Option 14: L1 Driver

same as Option 5

Option 15: Lo Driver same as Option 5

Option 16:SI Input same as Option 9

Option 17: SO Driver

= 0: standard output (A)

= 1: open-drain output (B) = 2: push-pull output (C)

Option 18: SK Driver

same as Option 17 Option 19: INn Input

same as Option 9

Option 20: INa Input same as Option 9

Option 21: Go I/O Port

= 0: Standard output (A)

= 1: Open-Drain output (B)

Option 22: G₁ I/O Port same as Option 21

Option 23: Go I/O Port same as Option 21

Option 24: G₃ I/O Port same as Option 21

Option 25: D3 Output

= 0: Standard output (A)

= 1: Open-Drain output (B)

Option 26: D2 Output same as Option 25

Option 27: D₁ Output

same as Option 25 Option 28: Do Output

same as Option 25

Option 29: Chip Function

= 0: normal operation

= 1: MICROBUS® option

Option 30: Chip Bonding

= 0: ET9420 (28-pin device)

= 1: ET9421 (24-pin device)

= 2: 28 and 24-pin versions

= 3: ET9422 (20-pin device)

= 4: 28- and 20-pin versions

= 5: 24- and 20-pin versions

= 6: 28-, 24-, and 20-pin versio

Option 31: IN Input Levels

= 0: normal input levels

= 1: Higher voltage input leve ("0" = 1.2V, "1" = 3.6V)

Option 32: G Input Levels same as Option 31

Option 33: Linput Levels same as Option 31

Option 34: CKO Input Levels same as Option 31

Option 35: SI Input Levels same as Option 31

TEST MODE (Non-Standard Operation)

The SO output has been configured to provide for standard test procedures for the custom-programmed ET9420. With SO forced to logic "1", two test modes are provided, depending upon the value of SI:

- a. RAM and Internal Logic Test Mode (SI = 1)
- b. ROM Test Mode (SI = 0)


These special test modes should not be employed by the user; they are intended for manufacturing test only.

APPLICATION EXAMPLE : ET9420 General Controller

Figure 9 shows an interconnect diagram for a ET9420 used as a general controller. Operation of the system is as follows:

 The L7-L0 outputs are configured as LED Direct Drive outputs, allowing direct connection to the segments of the display.

- The D₃-D₀ outputs drive the digits of the multiplexed display directly and scan the columns of the 4×4 keyboard matrix.
- The IN3-IN0 inputs are used to input the 4 rows of the keyboard matrix. Reading the IN lines in conjunction with the current value of the D outputs allows detection, debouncing, and decoding of any one of the 16 keyswitches.
- 4. CKI is configured as a single-pin oscillator input allowing system timing to be controlled by a singlepin RC network. CKO is therefore available for use as a V_R RAM power supply pin. RAM data integrity is thereby assured when the main power supply is shut down (see RAM Keep-Alive Option description).
- SI is selected as the input to a binary counter input. With SIO used as a binary counter, SO and SK carbe used as general purpose outputs.
- 6. The 4 bidirectional G I/O ports (G3-G0) are available for use as required by the user's application.




* SI, SO and SK may also be used for serial I/O

FIGURE 11 - ET9420 KEYBOARD/DISPLAY INTERFACE


COPS, MICROWIRE MICROBUS and TRI-STATE are registered trademarks of National Semiconductor Corp.

PHYSICAL DIMENSIONS






N SUFFIX
PLASTIC PACKAGE





N SUFFIX
PLASTIC PACKAGE

PHYSICAL DIMENSIONS





These specifications are subject to change without notice. Please inquire with our sales offices about the availability of the different products.



SEMICONDUCTEURS

ETC9420/21/22 • ETC9320/21/22 ETC9444/45 • ETC9344/45

SINGLE CHIP MICROCONTROLLERS

The ETC 9420, C 9421, C 9422, C 9320, C 9321, C 9322, and ETC 9445, C 9344, C 9345 fully static single-chip CMOS microcontrollers are fully compatible with the COPS® family, fabricated using double-poly, silicon gate complementary MOS technology. These Controller Oriented Processors are complete microcontrollers containing all system timing, internal logic, ROM, RAM and I/O necessary to implement dedicated control functions in a variety of applications.

Features include single supply operation, a variety of output configuration options, with an instruction set, internal architecture and I/O scheme designed of the state of th Standard test procedures and reliable high-density fabrication techniques provide the medium to large volume customers with a customized microcontroller at a low end -product cost.

These microcontrollers are appropriate choices in many demanding control environments especially those with human interface.

- Lowest power dissipation (50 μ W typical). Power saving IDLE state and HALT mode.

- Fully Static (can turn off the clock).

 2 K x 8 ROM, 128 x 4 RAM (ETC 9444, C 9445).

 1 K x 8 ROM, 64 x 4 RAM (ETC 9420, C 9421, C 9422).
- True vectored interrupt, plus restart. 3-level subroutine stack.
- 3-level subroutine stack.

 4 usec intruction time, plus software selectable clocks.


 23 I/Olines (ETC 9444, C 9420).


 Single supply operation (2.4 V to 5.5 V).

- Programmable read/write 8-bit timer/event counter. Internal binary counter register with MICROWIRE® serial I/O Capability.
- General purpose and tri-state outputs. LSTL/C MOS compatible.
- MICROBUS® compatible.
- Software/hardware compatible with other members of ET 9400 family.
- Extended temperature range devices ETC 9320/ETC 9321, ETC 9322 and ETC 9344/ETC 9345 (— 40° C to +85°C).

 Military devices (—55°C to +125°C) to be available.

CMOS





JULY 1986 1/22

ETC9420/21/22/44/45 •

ETC9320/21/22/44/45

ETC9420, ETC9421, ETC9422 • ETC9444, ETC9445

ABSOLUTE MAXIMUM RATINGS

 Supply voltage (Vcc)
 6 V

 Voltage at any pin
 -0.3 V to V_{CC} + 0.3 V

 Total Allowable Source current
 25 mA

 Total Allowable Sink Current
 25 mA

 Operating Temperature Range
 0 ° C to + 70 ° C

 Storage Temperature Range
 -65 ° C to + 350 ° C

 Lead Temperature (soldering 10 seconds)
 300 ° C

Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are note insured when operating the device at absolute maximum ratings.

DC ELECTRICAL CHARACTERISTICS 0°C ≤ T_A| ≤;+70°C(Unless otherwise specified)

Parameter	Conditions	Min	Max	Units
Operating Voltage Power Supply Ripple (Note 5)	Peak to Peak	2.4	5.5 0.1 V _{CC}	>
Supply Current (Note 1)	v_{CC} = 2.4 V, tc=64 μs v_{CC} = 5.0 V, tc=16 μs v_{CC} = 5.0 V, tc= 4 μs (tc=instruction cycle time)	- - -	120 700 3000	44 4
Halt Mode Current (Note 2)	V _{CC} =5.0 V, Fin=0 kHz V _{CC} =2.4 V, Fin=0 kHz	<u>-</u> -	40 12	μ Α μ Α
Input Voltage levels RESET CKI (RC or crystal opt.) Do (Clock input) Logic High Logic Low All other inputs Logic High		0.9 V _{CC}	0.1·V _{CC}	> >
Logic Low	45.4	 -	0.2 V _{CC}	V
Input Pull-up current	V _{CC} = 4.5 V, V _{IN} = 0	30	330	μA
HI-Z input leakage		 -1	+1	μ A
Input capacitance (Note 4)		-	7	pF
Output Voltage Levels LSTTL Operation Logic High Logic Low	Standard Outputs V _{CC} =5.0 V ± 5 % I _{OH} = −100 μA I _{OL} =400 μA	2.7	_ 0.4	V
CMOS Operation Logic High Logic Low	ι _{ΟΗ} =10 μΑ _{ΙΟL} = 10 μΑ	v _{CC} 0.2	_ 0.2	>>
Output current Level (except CKO) Sink (Note 6) Source (standard option)	V _{CC} = 4.5 V, Vout = V _{CC} V _{CC} = 2.4 V, Vout = V _{CC} V _{CC} = 4.5 V, Vout = 0V V _{CC} = 2.4 V, Vout = 0V	1.2 0.2 0.5 0.1	1 1 1	mA mA mA
Source (Low current option) CKO Current level (As clock out)	v_{CC} =4.5 V, Vout=0V v_{CC} =2.4 V, Vout=0V	30 6	330 80	μ Α μ Α
Sink	.V _{CC} =4.5 V, CKI=V _{CC} V _{OUT} =V _{CC}	0.3 0.6 1.2 0.3	- - -	mA mA mA
÷ 8 ÷ 16	v_{CC} = 4.5 V, CKI = 0V, v_{out} = 0V	0.6 1.2		mA mA
Allowable Sink Source current per pin (Note 6)		-	5	m A
Allowable loading on CKO (as HALT)			100	pF
Current needed to over-ride HALT (Note 3) To continue To halt	V _{CC} = 4.5 V, Vin = 0.2 V _{CC} V _{CC} = 4.5 V, Vin = 0.7 V _{CC}	<u>-</u>	0.7 1.6	mA mA
TRI-STATE or open drain Leakage current	·	-2.5	+ 2.5	μА

AC ELECTRICAL CHARACTERISTICS 0°C < T_A < +70°C (Unless otherwise specified)

Parameter	Conditions	Min	Max	Units
Instruction cycle time (tc)	V _{CC} ≥ 4.5 V 4.5 V > V _{CC} ≥ 2.4 V	4 16	DC DC	μs μs
Operating CKI Frequency + 4 mode + 8 mode + 16 mode	V _{CC} ≥ 4.5 V	DC DC DC	1.0 2.0 4.0	MHz MHz MHz
÷ 4 mode ÷ 8 mode ÷ 16 mode	4.5 V > V _{CC} ≥ 2.4 V	DC DC DC	250 500 1.0	kHZ kHZ MHz
Duty cycle (Note 4)	F1 = 4 MHz	40	60	%
Rise time (Note 4)	F1 = 4 MHz ext. dock	-	60	ns
Fall time (Note 4)	F1 = 4 MHz ext. dock	-	40	ns
Instruction cycle time (RC oscillator) (Note 4)	R=30 K V _{CC} =5 V C=82 pF, (÷ 4 Mode)	8	16	μs
INPUTS (fig. 3) SETUP	G inputs SI input All others V _{CC} ≥ 4.5 V	tc/4 +.7 0.3 1.7	- - -	μs μs
HOLD	V _{CC} ≥ 4.5 V 4.5 V > V _{CC} ≥ 2.4 V	0.25 1.0	-	μs μs
OUTPUT PROPAGATION DELAY tp.b1, tp.b0 tp.b1, tp.b0	Vout = 1.5 V, CL = 100 pF, R _L = 5 K V _{CC} ≥ 4.5 V 4.5 V > V _{CC} ≥ 2.4 V	<u>-</u>	1.0 4.0	μs μs
MICROBUS® TIMING Read operation (fig. 4)	C _L =50 pF, v _{CC} =5 V ± 5 %			με
Chip select stable before RD - tosh Chip select hold time for		65	-	ns
RD - tacs RD pulse width -tan		20 400	-	ns
Data delay from RD - ten		_	375	ns ns
RD to data floating - toF (note 4) Write operation (fig. 5) Chip select stable before		-	250	ns
WR - tcsw Chip select hold time for		65	-	ns
WR - twos WR pulse width - tww Data set-up time for		20 400	-	ns ns
WA tow		320	-	ns
Data hold time for WR - two INTR transition time for		100	_	ns
WR - WI		-	700	ns

Note 1: Supply current is measured after running for 2000 cycle times with a square-wave clock on CKI, CKO open, and all other pins pulled up to V_{CC} with 20k resistors. See current drain equation on page 17.

Note 2: The HALT mode will stop CKI from oscillating in the RC and crystal configurations. Test conditions: all inputs tied to V_{CC}, L lines in TRI-STATE mode and tied to ground, all output low and tied to ground.

Note 3: When forcing HALT, current is only needed for a short time (approx. 200 ns) to flip the HALT flip-flop.

Note 4: This parameter is only sampled and not 100 % tested.

Note 5: Voltage change must be less than 0.5 volt in a 1 ms period.

Note 6 : SO output sink current must be limited to keep Vol. below 0.2 Voc when port is running in order to prevent entering test mode.

ETC9320, ETC9321, ETC9322 • ETC9344, ETC9345

ABSOLUTE MAXIMUM RATINGS

 Supply voltage
 6 V

 Voltage at any pin
 -0.3 V to |VCC + 0.3 V

 Total Allowable Source current
 25 mA

 Total Allowable Sink Current
 25 mA

 Operating Temperature Range
 -40° C to + 85° C

 Storage Temperature Range
 -65° C to + 150° C

 Lead Temperature (soldering 10 seconds)
 300° C

Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are note insured when operating the device at absolute maximum ratings.

DC ELECTRICAL CHARACTERISTICS — 40° C < TAI< + 85° C (Unless otherwise specified)

Parameter	Conditions	Min	Max	Units
Operating Voltage Power Supply Ripple (Note 5)	Peak to Peak	3.0	5.3 0.1 v _{ÇC}	v v
Supply Current (Note 1)	$\begin{array}{c} v_{CC}\!=\!3.0\text{V.}t_{C}\!=\!64\mu\text{s}\\ v_{CC}\!=\!5.0\text{V},t_{C}\!=\!16\mu\text{s}\\ v_{CC}\!=\!5.0\text{V},t_{C}\!=\!4\mu\text{s}\\ (t_{C}\!=\!\text{instruction cycle time}) \end{array}$	- - -	180 800 3600	μ Α μ Α μ Α
Halt Mode Current (Note 2)	V _{CC} =5.0 V, Fin = 0 kHz V _{CC} =3.0 V, Fin = 0 kHz		60 30	μ Α μ Α
Input Voltage levels RESET CKI (RC or crystal opt.) Do (Clock input) Logic High Logic Low All other inputs Logic High		0.9 v _{CC} -0.7	0.1 V _{CC}	*
Logic Low	45.4	30	0.2 V _{CC}	
Input Pull-up current	V _{CC} =4.5 V, V _{IN} =0			μA
HI-Z input leakage		-2	+2	μA
Input capacitance (Note 4)			7	pF
Output Voltage Levels LSTTL Operation Logic High Logic Low	Standard Outputs $ \begin{array}{lll} & \text{V}_{CC} = 5.0 \text{ V} \pm 5 \text{ \%} \\ & \text{I}_{DH} = -100 \mu\text{A} \\ & \text{I}_{OL} = 400 \mu\text{A} \end{array} $	2.7	_ 0.4	V
CMOS Operation Logic High Logic Low	I _{OH} = -10 μA I _{OL} = 10 μA	v _{CC} 0.2	_ 0.2	V
Output current Level (except CKO) Sink (Note 6) Source (standard option)	V _{CC} =4.5 V, Vout=V _{CC} v _{CC} =3.0 V, Vout=V _{CC} v _{CC} =4.5 V, Vout=0V	1.2 0.2 0.5	<u>-</u>	mA mA
Source (Low current option)	V _{CC} =4.5 V, Vout = 0V V _{CC} =4.5 V, Vout = 0V	0.1	- 440	mA uA
CKO Current level (As clock out)	V _{CC} = 3.0 V, Vout = 0V	8	200	μÃ
Sink	V _{CC} =4.5 V, CKI=V _{CC} , Vout =V _{CC}	0.3 0.6 1.2	- -	mA mA mA
Source ÷ 4 ÷ 8 ÷ 16	V _{CC} = 4.5 V, CKI = 0V, Vout = 0V	0.3 0.6 1.2	- -	mA mA mA
Allowable Sink / Source current per pin (Note 6)		-	5	mA ·
Allowable loading on CKO (as HALT)			100	pF
Current needed to over-ride HALT (Note 3) To continue To halt	V _{CC} = 4.5 V, Vin = 0.2 V _{CC} V _{CC} = 4.5 V, Vin = 0.7 V _{CC}	=	0.9 2.1	mA mA
TRI-STATE or open drain Leakage current		-5	+ 5	μА

AC ELECTRICAL CHARACTERISTICS - 40°C < TA < + 85°C (Unless otherwise specified)

Parameter	Conditions	Min	Max	Units
Instruction cycle time (tc)	v _{CC} ≥ 4.5 V 4.5 V > v _{CC} ≥ 3.0 V	4 16	DC DC	he he
Operating CKI Frequency + 4 mode + 8 mode + 16 mode	v _{CC} ≥ 4.5 V	DC DC DC	1.0 2.0 4.0	MHz MHz MHz
÷ 4 mode ÷ 8 mode ÷ 16 mode	4.5 V > V _{CC} ≥ 3.0 V	DC DC DC	250 500 1.0	kHZ kHZ MHz
Duty cycle (Note 4)	F1 = 4 MHz	40	6C	%
Rise time (Note 4)	F1 = 4 MHz ext. clock	-	60	ns
Fall time (Note 4)	F1 = 4 MHz ext. clock	-	40	ns
Instruction cycle time (RC oscillator) (Note 4)	R = 30 K, V _{CC} = 5 V C = 82 pF, (÷ 4 Mode)	8	16	μѕ
INPUTS (fig. 3)				
SETUP	G inputs SI input All others	(tc/4) + .7 0.3 1.7	- - -	μs μs
HOLD OUTPUT	V _{CC} ≥ 4.5 V 4.5 V > V _{CC} ≥ 3.0 V	0.25 · 1.0	<u>-</u>	μs μs
PROPAGATION DELAY tpp1 , tpp0 tpp1 , tpp0	Vout = 1.5 V, CL = 100 pF, RL = 5k V _{CC} ≥ 4.5 V 4.5 V > V _{CC} ≥ 3.0 V	- -	1.0 4.0	μs μs
MIGROBUS [®] TIMING	c _L =50 pF,v _{CC} =5 V ± 5 %			
Read operation (fig. 4) Chip select stable before RD - tcsR Chip select hold tome for		65	_	ns
RD - tacs RD pulse width - tar Data delay from RD - tap		20 400	- - 375	ns ns ns
RD to data floating - t _{DFI} (note 4) Write operation (fig. 5)		-	250	ns
Chip select stable before WR - tosw Chip select hold time for		65	-	ns
WR - twcs WR pulse width - tww Data set-up time for		20 400	-	ns ns
WR - t _{DW} Data hold time for		320	-	ns
WR - two		100	-	ns
INTR transition time for WR - twi		-	700	ns

Note 1: Supply current is measured after running for 2000 cycle times with a square-wave clock on CKI, CKO open, and all other pins pulled up to VCC with 20k, resistors. See current drain equation on page 17


Note 2: The HALT mode will stop CKI from oscillating in the RC and crystal configurations. Test conditions : all inputs tied to V_{CC}, L. lines in TRI-STATE mode and tied to ground, all output low and tied to ground.

Note 3: When forcing HALT, current is only needed for a short time (approx. 200 ns) to flip the HALT flip-flop.

Note 4: This parameter is only sampled and not 100 % tested.

Note 5: Voltage change must be less than 0.5 volt in a 1 ms period.

Note 6 : SO output sink current must be limited to keep VoL below 0.2 VCC when port is running in order to prevent entering test mode.



FUNCTIONAL DESCRIPTION

For ease of reading only the ETC 9420/9421/9422/9444/9445 are referenced. However, all such references apply equally to ETC 9320/9321/9322/9344/9345.

The internal architecture is shown in Figure 1. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic "1" when it is reset, it is a logic "0".

Program memory

Program Memory consists of ROM, 1024 bytes for the ETC 9420/C 9421/ C 9422 and 2048 bytes for the ETC 9444/C 9445. These bytes of ROM may be program instructions, constants or ROM addressing data.

ROM addressing is accomplished by a 11-bit PC register which selects one of the 8-bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential 11-bit binary count value.

Three levels of subroutine nesting are implemented by a three level deep stack. Each subroutine call or interrupt pushes the next PC address into the stack. Each return pops the stack back into the PC register.

Data memory

Data memory consists of a 512-bit RAM for the ETC 9444/C 9445 organized as 8 data registers of 16 × 4-bit digits. RAM addressing is implemented by a 7-bit B register whose upper 3 bits (Br) select 1 of 8 data registers and lower 4 bits (Bd) select 1 of 16 4-bit digits in the selected data register.

Data memory consists of a 256-bit RAM for the ETC 9420/C 9421/C 9422, organized as 4 data registers of 16 × 4 bits digits. The B register is 6 bits long. Upper 2 bis (Br) select 1 of 4 data registers and lower 4 bits (Bd) select 1 of 16 4-bit digits in the selected data register. While the 4-bit contents of the selected RAM digit (M) are usually loaded into or from, or exchanged with the A register (accumulator), they may also be loaded into the O latches or loaded from the L ports. RAM addressing may also be performed directly by the LDD and XAD instructions based upon the immediate operand field of these instructions.

The Bd register also serves as a source register for 4-bit data sent directly to the D outputs.

Internal Logic

The processor contains its own 4-bit A register (accumulator) which is the source and destination register for most I/O, arithmetic, logic, and data memory access operations. It can also be used to load the Br and Bd portions of the B register, to load and input 4 bits of the 8-bit Q latch, to input 4 bits of a ROM word, L I/O ports data, to input 4-bit G, or IN ports, and to perform data exchanges with the SIO register.

A 4-bit adder performs the arithmetic and logic functions, storing the results in A. It also outputs a carry bit to the 1-bit C register, most often employed to indicate arithmetic overflow. The C register in conjunction with the XAS instruction and the EN register, also serves to control the SK output.

The 8-bit T counter is a binary up counter which can be loaded to and from M and A using CAMT and CTMA instructions. This counter may be operated in two modes depending on a mask-programmable option: as a timer or as an external event counter. When the T counter overflows, an overflow flag will be set (see SKT and IT instructions below). The T counter is cleared on reset. A functional block diagram of the timer/counter is illustrated in Figure 10 a.

Four general-purpose inputs, IN3-IN0, are provided. IN1, IN2 and IN3 may be selected, by a mask-programmable option as Read Strobe, Chip Select, and Write Strobe inputs, respectively, for use in MICROBUS application.

The D register provides 4 general-purpose outputs and is used as the destination register for the 4-bit contents of Bd. In the dual clock mode. D0 latch controls the clock selection (see dual oscillator below).

The G register contents are outputs to a 4-bit general-purpose bidirectional I/O port. G0 may be mask-programmed as an output for MICROBUS applications.

The Q register is an internal, latched, 8-bit register, used to hold data loaded to or from M and A, as well as 8-bit data from ROM. Its contents are outputted to the L I/O ports when the L drivers are enabled under program control (see LEI instruction). With the MICROBUS® option selected, Q can also be loaded with the 8-bit contents of the L I/O ports upon the occurrence of a write strobe from the host CPU.

The **8 L drivers**, when enabled, output the contents of latched Q data to the L I/O ports. Also, the contents of L may be read directly into A and M. As explained above, the MICROBUS[®] option allows L I/O port data to be latched into the Q register.

The SIO register functions as a 4-bit serial-in/serial-out shift register for MICROWIRE I/O and peripherals, or as a binary counter (depending on the contents of the EN register). Its contents can be exchanged with A.

The XAS Instruction copies C into the SKL Latch. In the counter mode, SK is the output of SKL; in the shift register mode, SK is a sync clock, inhibited when SKL is a logic "O".

The "EN register is an internal 4-bit register loaded under programm control by the LEI instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register $(EN_3'-EN_0')$.

0. The least significant bit of the enable register, EN_0 , selects the SIO register as either a 4-bit shift register or as a 4-bit binary counter. With EN_0 set, SIO is as asynchronous binary counter, DECREMENTING its value by one upon each low going pulse ("1" to "0") occuring on the SI input. Each pulse must be at least 2 (two) ins-

truction cycles wide. SK outputs the value of SKL. The SO output is equal to the value of $\rm EN_3$. With $\rm EN_0$ reset, SIO is a serial shift register, shifting left each instruction cycle time. The data present at SI is shifted into the least significant bit of SIO, SO can be enabled to output the most significant bit of SIO each instruction cycle time. The SK output SKL ANDed with the instruction cycle clock

- With EN₁ set interrupt is enabled. Immediatly following an interrupt, EN₁ is reset to disable further interrupts.
- With EN₂ set, the L drivers are enabled to output the data in Q to the L I/O ports. Resetting EN₂ disables the L drivers, placing the L I/O ports in a high impedance input state.
- 3. EN₃, in conjunction with EN₀, affects the SO output. With EN₀ set(binary counter option selected), SO will output the value loaded into EN₃, With EN₀ reset (serial shift register option selected), setting EN₃ enables SO as the output of the SIO shift register, outputting serial shifted data each instruction time. Resetting EN₃ with the serial shift register option selected, disables SO as the shift register output; data continues to be shifted through SIO and can be exchanged with A via an XAS instruction but SO remains reset to "O".




FIGURE 3 - INPUT/OUTPUT TIMING DIAGRAMS (Divide-by-8 Mode)




FIGURE 4 - MICROBUS READ OPERATION TIMING




FIGURE 5 - MICROBUS WRITE OPERATION TIMING

FUNCTIONAL DESCRIPTION (continued)

TABLE 1 - ENABLE REGISTER MODES - BITS ENO AND EN3

EN ₀	EN ₃	SIO	SI	so	SK after XAS
0	0	Shift Register	Input to shift Register	0	If SKL = 1, SK = clock If SKL = 0, SK = 0
0	1	Shift Register	Input to Shift Register	Serial out	If SKL = 1, SK = clock If SKL = 0, SK = 0
1	0	Binary counter	Input to Counter	0	SK = SKL
1	1	Binary counter	Input to Counter	1	SK = SKL

Interrupt

The following features are associated with interrupt procedure and protocol and must be considered by the programmer when utilizing interrupts.

- a. The interrupt, once acknowledged as explained below, pushes the next sequential program counter address (PC+1) onto the stack. Any previous contents at the bottom of the stack are lost. The program counter is set to hex address OFF (the last word of page 3) and EN₁ is reset.
- b. An interrupt will be acknowledged only after the following conditions are met:
 - 1. EN₁ has been set.
 - 2. A low-going pulse ("1" to "0") at least two instruction cycles wide occurs on the \mbox{IN}_1 input.
 - 3. A currently executing instruction has been completed.
 - 4. ALL successive transfer of control instructions and successive LBIs have been completed (e.g., if the main program is executing a JP instruction which transfers program control to another JP instruction, the interrupt will not be acknowledged until the second JP instruction has been executed.
- c. Upon acknowledgement of an interrupt, the skip logic status is saved and later restored upon "popping" of the stack. For example, if an interrupt occurs during the execution of ASC (Add with Carry, Skip on Carry) instruction which results in carry, the skip logic status is saved and program control is transferred to the interrupt servicing routine at hex address OFF. At the end of the interrupt routine, a RET instruction is executed to "pop" the stack and return program control to the instruction following the original ASC. At this time, the skip logic is enabled and skips this instruction because of the previous ASC carry. Subroutines should not be nested within the Interrupt servicing routine since their "popping" of the stack will enable any previously saved main program skips, interfering with the orderly execution of the interrupt routine.
- d. The first instruction at hex address OFF must be a NOP.
- e. A LEI instruction may be put immediately before the RET to re-enable interrupts.

MICROBUS interface

The ETC 9420/C 9444 has an option which allows it to be used as a peripheral microprocessor device, inputting and outputting data from to a host microprocessor (μ P). IN_1/IN_2 and IN_3 general purposes input become **MICROBUS INTERFACE** read-strobe, chip-select, and write-strobe lines, respectively. IN_1 become RD—a logic "0" on this input will cause Q latch data to be enabled to the L ports for input to the μ P. IN_2 becomes CS—a logic "0" on this line selects the ETC 9420/C 9444 as the μ P peripheral device by enabling the operation of the RD and WR lines and allows for the selection of one of several peripheral components. IN_3 becomes WR—a logic "0" on this line will write bus data from the L ports to the Q latches for input to the ETC 9420/C 9444 Gpbccomes INT_2 a "ready" output, reset by a write pulse from the uP on the WR line, providing the "handshaking" capability necessary for asynchronous data transfer between the host CPU and the ETC 9420/C 9444

This option has been designed for compatibility with MICRO-BUS a standard interconnect system for 8-bit parallel data transfer between MOS/LSI CPUs and interfacing devices. (See MICROBUS National Publication). The functioning and timing relationships between the signal lines affected by this option are as specified for the MICROBUS interface, and are given in the AC electrical characteristics and shown in the timing diagrams (figure 4 and 5). Connection of the ETC 9420/C 9444 to the MICROBUS is shown in figure 6.




FIGURE 6 - MICROBUS® OPTION INTERCONNECT

Initialization

The internal reset logic will initialize the device upon power-up if the power supply rise time is less than 1 ms and if the operating frequency at CKI is greater than 32 kHz, otherwise the external RC network shown in Figure 7 must be connected to the RESET pin. The RESET pin is configured as a Schmitt trigger input. If not used, it should be connected to V_{CC} Initialization will occur whenever a logic "O" is applied to the RESET input, providing it stays low for at least three instruction cycle times.

NOTE: if CKI clock is less than 32 kHz, the internal reset logic (option = 29 = 1) must be disabled and the external RC circuit must be used.




FIGURE 7 - POWER-UP CIRCUIT

FUNCTIONAL DESCRIPTION (continued)

Upon initialization, the PC register is cleared to 0 (ROM address 0) and the A, B, C, D, EN, IL, T and G registers are cleared. The SKL Latch is set, this enabling SK as a clock output. Data Memory (RAM) is not cleared upon initialization. The first instruction at address 0 must be a CLRA (clear A register).

Timer

There are two modes selected by mask option :

- a. Time-base counter. In this mode, the instruction cycle frequency generated from CKI passes through a 2-bit divide-by-4 prescaler. The output of this prescaler increments the 8-bit T counter thus providing a 10-bit timer. The prescaler is cleared during execution of a CAMT instruction and on reset.
 - For example, using a 4 MHz crystal with a divide-by-16 option, the instruction cycle frequency of 250 kHz increments the 10-bit timer every 4 µs. By presetting the counter and detecting overflow, accurate timeouts between 16 µs (4 counts) and 4.096 ms (1024 counts) are possible. Longer timeouts can be achieved by accumulating, under software control, multiple overflows.
- b. External event counter. In this mode, a low-going pulse ("1" to "0") at least 2 instruction cycles wide on the IN2 input will increment the 8-bit T counter.

Note: The IT instruction is not allowed in this mode.


Halt mode

The ETC 9420/9421/C 9422/C 9444/C 9445 is a FULLY STATIC circuit; therefore, the user may stop the system oscillator at any time to halt the chip. The chip may be also halted by the HALT instruction or by forcing CKO high when it is used as an HALT/I/O port. Once in the HALT mode, the internal circuitry does not receive any clocksignal, and is therefore frozen in the exact state it was in when halted. All information is retained until continuing. The chip may be awakened by one of the two different methods.

- Continue function by forcing CKO low, if it is maskprogrammed as an HALT I/O port, the system clock is reenabled and the circuit continues to operate from the point where it was stopped.
- Restart by forcing the RESET pin low (see initialization).
 The HALT mode is the mininum power dissipation state.

NOTE: If the user has selected dual clock with D0 as external oscillator (option 30 = 2) AND the ETC 9444/C 9420 is running with the D0 clock, the HALT mode — either hardware or software — will NOT be entered. Thus, the user should switch to the CKI clock to HALT. Alternatively, the user may stop the


D0 clock to minimize power.






R	С	Cycle time	vcc
15 k	82 pF	4 to 9 μs	≥ 4.5 V
30 k	82 pF	8 to 16 μs	≥ 4.5 V
60 k	100 pF	16 to 32 μs	2.4 to 4.5 V

Note : 15 k \leq R \leq 150 k ; 50 pF \leq C \leq 150 pF







Crystal		Compone	nt Values	3			
value	R1	R2	C1 (pF)	C2 (pF)			
32 kHz	220 k	20 M	30	6-36			
455 kHz	5 k	10 M	80	40			
2.086 MHz	2k	1 M	30	6-36			
4.0 MHz	1 k	1 M	30	6-36			




FIGURE 8 - OSCILLATOR COMPONENTS VALUES

This circuit and these values are for indication only. As the oscillator characteristics are not guaranteed, please consider and examine the circuit constants carefully on your application.

FUNCTIONAL DESCRIPTION (continued)

CKO Pin Options

a. Two-pin oscillator — (Crystal). See Figure 9A.

In a crystal controlled oscillator system, CKO is used as an output to the crystal network. The HALT mode may be entered by program control (HALT instruction) which forces CKO high, thus inhibiting the crystal network. The circuit can be awakened only by forcing the RESET pin to a logic "O" (restart).

- b. One-pin oscillator (RC or external). See Figure 9B.
 - If a one-pin oscillator system is chosen, two options are available for CKO:
 - CKO can be selected as the HALT I/O port. In that case, it is an I/O flip-flop which is an indicator of the HALT status. An external signal can over-ride this pin to start and stop the chip. By forcing a high level to CKO, the chip will stop as soon as CKI is high and CKO output will stay high to keep the chip stopped if the external driver returns to high impedance state.
 - By forcing a low level to CKO, the chip will continue and CKO will stay low.
 - As another option, CKO can be a general purpose input, read into bit 2 of A (accumulator) upon execution of an INIL instruction.

Oscillator options

There are four basic clock oscillator configuration available as shown by Figure 8.

- a. Cyrstal Controlled Oscillator. CKI and CKO are connected to an external crystal. The instruction cycle time equals the crystal frequency optionally divided by 4, 8 or 16.
- b. External Oscillator. The external frequency is optionally divided by 4, 8 or 16 to give the instruction cycle time. CKO is the HALT I/O port or a general purpose input.

- c. RC Controlled Oscillator. CKI is configured as a single pin RC controlled Schmitt trigger oscillator. The instruction cycle equals the oscillation frequency divided by 4. CKO is the HALT I/O port or a general purpose input.
- d. Dual oscillator. By selecting the dual clock option, pin D0 is now a single pin oscillator input. Two configurations are available: RC controlled Schmitt trigger oscillator or external oscillator.

The user may software select between the D0 oscillator (in that case, the instruction cycle time equals the D0 oscillation frequency divided by 4) by setting the D0 latch high or the CKI (CKO) oscillator by resetting D0 Latch low. Note that even in dual clock mode, the counter, if mask-programmed as a time-base counter, is always connected to the CKI oscillator.

For example, the user may connect up to a 1 MHz RC circuit to D0 for faster processing and a 32 kHz watch crystal to CKI and CKO for minimum current drain and time keeping.

Note: CTMA instructions is not allowed when chip is running from DO clock.

Figures 10A and 10B show the clock and timer diagrams with and without Dual clock.

ETC 9445/C 9421 24-Pin package option

If the ETC 9444/C 9420 is bonded in a 24-pin pckage, it becomes the ETC 9445/C 9421 illustrated in *Figure 2*. Connection diagrams. Note that the ETC 9445/C 9421 does not contain the four general purpose IN inputs (INg-INg). Use of this option precludes, occurse, use of th IN options, interrupt feature, external event counter feature, and the MICROBUS option which uses INI_INg. All other options are available for the ETC 9445/C 9421.

Note: If user selects 24-pin package, options 9, 10, 19 and 20 must be selected as a "0" (load to v_{CC} on the IN intputs). See option list.

BLOCK DIAGRAMS




FIGURE 9 A - HALT MODE - TWO-PIN OSCILLATOR




FIGURE 9 B - HALT MODE - ONE PIN OSCILLATOR




FIGURE 10 A - CLOCK AND TIMER BLOCK DIAGRAM WITHOUT DUAL-CLOCK




FIGURE 10 B - CLOCK AND TIMER BLOCK DIAGRAM WITH DUAL-CLOCK

INSTRUCTION SET

Table 2 is a symbol table providing internal architecture, instruction operand and operation symbols used in the instruction set table.

Table 3 provides the mnemonic, operand, machine code data flow, skip conditions and description of each instruction.

TABLE 2 - INSTRUCTION SET TABLE SYMBOLS

Symbol	Definition
Internal Ar	chitecture Symbols
Α	4-bit Accumulator
В	7-bit RAM address register (6-bit for ETC 9420)
Br	Upper 3 bits of B (register address) (2-bit for ETC 9420)
Bď	Lower 4 bits of B (digit address)
С	1-bit Carry register
D	4-bit Data output port
EN	4-bit Enable register
G	4-bit General purpose I/O port
IL	Two 1-bit (IN ₀ and IN ₃) latches
IN	4-bit input port
L	8-bit TRI-STATE I/Oport
M	4-bit contents of RAM addressed by B
PC	11-bit ROM address program counter
Q.	8-bit latch for L port
SA, SB, SC	11-bit 3-level subroutine stack
SIO	4 bit Shift register and counter
sk	Logic-controlled clock output
SKL	1-bit lach for SK output
Т	8-bit timer

Machine

	Instruction operand symbols					
d	4-bit operand field, 0-15 binary (RAM digit select					
r	3(2)-bit operand field, 0-7(3)binary (RAM register select)					
a	11-bit operand field, 0-2047 (1023)					
у	4-bit Operand field, 0-15 (immediate data)					
RAM(x)	RAM addressed by variable x					
ROM(x)	ROM addressed by variable x					
Operations	al Symbols					
+	Plus					
	Minus					
→	Replaces					
**	is exchanged with					
==	is equal to					
Ā	one's complement of A					
⊕	exclusive-or					
:	range of values					

TABLE 3 - ETC 9444/C 9420 INSTRUCTION SET

Mnemonic	Operand	Hx Code	Language Code (Binary)	Date Flow	Skip Conditions	Description
ARITHME	TIC INSTRUC	TIONS				`
ASC		30	[0 0 1 1 0 0 0 0]	A+C+RAM(B) → A	Carry	Add with CARRY Skip on
				Carry → C		Carry
ADD		31	[0 0 1 1]0 0 0 1]	A+RAM(B) → A	None	Add RAM to A
ADT		4A	[0 1 0 0]1 0 1 0]	A+10 ₁₀ → A	None	Add TEN TO A
AISC	у	5—	<u>[0 1 0 1]</u> y	A + y → A	Carry	Add Immediate Skip on Carry(y ≠ 0)
CASC		10	[0 0 0 1 0 0 0 0]	Ā+RAM(B) + C → A	Carry	Complement and Add with
				Carry → C		Carry, Skip on Carry
CLRA		00	[0 0 0 0]0 0 0 0]	0 → A	None	Clear A
COMP		40	[0 1 0 0]0 0 0 0]	Ā → A	None	Ones complement of A to A
NOP		44	[0 1 0 0]0 1 0 0]	None	None	No Operation
RC		32	[0 0 1 1]0 0 1 0]	0 → C	none	Reset C
sc		22	[0010]0010]	1 ' → C	None	Set C
XOR		02	000000101	A⊕ RAM(B) → A	None	Exclusive-OR RAM with A

INSTRUCTION SET (continued)

Mnemonic	Operand	Hx Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
TRANSFER	OF CONTR	OL INSTI	RUCTIONS			
JID		FF	11111111	ROM(PC _{10:8} A.M) → PC _{7:0}	None	Jump Indirect (Note 3)
JMP	a	6 -	0 1 1 0 0 a 10:8 j	a → PC	None	Jump
			a _{7:0}			
JP	a		[1] a _{6:0} (pages 2, 3, only)	a → PC _{6:0}	None	Jump within Page (Note 4)
			or 1 1 a _{5:0} (all other pages)	a → PC _{5:0}		
JŞRP	а		1 0] a _{5:0}	PC+1 → SA → SB → SC	None	Jump to Subroutine Page
				00010 → PC _{10:6}		(Note 5)
				a → PC _{5:0}		
JSR	a	6 -	0 1 1 0 1 a _{10:8}	PC+1 → SA → SB → SC	None	Jump to Subroutine
			a _{7:0}	a → PC		
RET		48	0 1 0 0 1 1 0 0 0 1	SC → SB → SA → PC	None	Return from Subroutine
RETSK		49	0 1 0 0 1 1 0 0 1	SC → SB → SA → PC	Always Skip on Return	Return from Subroutine then Skip
HALT		33	00110011	'	None	HALT processor
		38	001111000			
IT		33	001110011			IDLE till timer
		39	001111001	<u> </u>	None	Overflows then continues
	REFERENCE			,		T
CAMT		33 3F	0 0 1 1 0 0 1 1 1 0 0 1 1 1 1	A → T _{7:4} RAM(B) → T _{3:0}	None	Copy A, RAM to T
CTMA		33 2F	0 0 1 1 0 0 1 1	T _{7:4} → RAM(B) T _{3:0} → A	None	Copy T to RAM, A (Note 9)
CAMQ		33.	0011 0011	A → Q _{7:4}	None	Copy A, RAM to Q
		3C	001111100	RAM(B) → Q _{3:0}		
COMA		33	00110011	Q _{7:4} → RAM(B)	None	Copy Q to RAM, A
	İ	2C	00101100	Q _{3:0} → A		
LΦ	,	- 5	00 10101	RAM(B) → A	None	Load RAM into A
			(r – 0 3)	Br⊙r → Br		Exclusive-OR Br with r
LDD	rd	23	00100011	RAM(r d) → A	None	Load A with RAM pointed
			0110			to directly by r.d
ראוני		BF	[:0:1]:1:1]	ROM(PC _{10 8} A M) → Q	None	Load Q Indirect (Note 3)
RMB	0	4C	0100[1100]	0 - RAM(B)0	None	Reset RAM Bit
	1 2	45 42	0100010101	0 - RAM(B) ₁		
	3	43	10100011	0 - RAM(B)3		

INSTRUCTION SET (sectioned)

			IN	STRUCTION SET	(continued)	
Mnemonic	Operand	Hx Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
SMB	0 1 2 3	4D 47 46 4B	0 1 0 0 1 1 0 1 1 0 1 0 1 0 1 0 1 0 1	1 → RAM(B) ₀ 1 → RAM(B) ₁ 1 → RAM(B) ₂ 1 → RAM(B) ₃	None	Set RAM Bit
STII	у	7 -	0111 Y J	$y \rightarrow RAM(B)$ Bd \oplus 1 \rightarrow Bd	None	Store Memory Immediate and increment Bd
x	r	- 6	0 0 r 0 1 1 0 (r = 0:3)	$RAM(B) \longleftrightarrow A$ $Br \oplus .r \to Br$	None	Exchange RAM with A, Exclusive-OR Br with r
XAD	r,d	23 	0010 0011 1 r d	$RAM(r,d) \longleftrightarrow A$	None	Exchange A with RAM pointed to directly by r, d.
XDS	۲	- 7	(r = 0:3)	$RAM(B) \longleftrightarrow A$ $Bd-1 \to Bd$ $Br \oplus \to Br$	Bd decrements past 0	Exchange RAM with A and Decrement Bd. Exclusive-Or Br with r
XIS	r	- 4	(r = 0:3)	$RAM(B) \leftrightarrow A$ $Bd + 1 \rightarrow Bd$ $Br \oplus r \rightarrow Br$	Bd increments past 15	Exchange RAM with A and Increment Bd, Exclusive-Or Br with r
REGISTER R	EFERENCE	INSTRU	CTIONS			
САВ		50	0 1 0 1 0 0 0 0 0 1	A → Bd	None	Copy A to Bd
CBA		4E	0100 1110	Bd → A	None	Copy Bd to A
LBI	r,d	33	(0 0 r (d-1) (r = 0:3) (d = 0.9:15) or [0 0 1 1 0 0 1 1] 11 r d (any r, any d)	r,d → B	Skip until not a LBI	Load B immediate with r,d (Note 6)
LEI	у	33	00110011	y → EN	None	Load EN Immediate (Note 7)

TEST INSTRUCTIONS

XABR

6.-

12

0110

00010010

 $\mathsf{A} \mapsto \mathsf{Br}$

SKC		20	001000001		C="1"	Skip if C is True
SKE		21	00100001		A ≃ RAM(B)	Skip if A Equals RAM
SKGZ		33	00110011		G _{3:0} = 0	Skip if G is Zero
		21	00100001			(all 4 bits)
SKGBZ		33	00110011	1st byte		Skip if G Bit is Zero
	0	01	00000001	}	G ₀ =0	
	1	11	00010001	2nd byte	G ₁ = 0	
	2	03	00000011	2 ind byte	G ₂ = 0	
	3	13	00010011	J	G ₃ = 0	

None

Exchange A with Br (Note 8)

INSTRUCTION SET (continued)

Mnemonic -	Operand	Hx Code	Machine Lenguage Code (Binary)	Data Flow	Skip Conditions	Description
SKMBZ	0	01	00000001		RAM (B)0=0	Skip if RAM Bit is Zero
	1	11	00010001		RAM (B) ₁ = 0	
	2	03	00000011		RAM (B)2=0	
	3	13	00010011		RAM (B)3=0	
SKT		41	0100 0001		A time-base counter carry has occured since last test	Skip on Timer (Note 3)
INPUT/OUTPU	T INSTRUC	TIONS				
ING		33	00110011	G → A	None	Input G Ports to A
		2A	0010 1010			
ININ		33	00110011	IN → A	None	Input IN inputs to A
		28	0010[1000]			(Note 2)
INIL		33	00110011	IL3, CKO, "0", IL0 → A	None	input IL Latches to A
		29	0010[1001]			(Note 3)
INL		33	00110011	L _{7:4} → RAM(B)	None	Input L Ports to RAM. A
		2E	0010[1110]	L _{3:0} → A		
OBD		33	00110011	Bd → D	None	Output Bd to D Outputs
		3E	001111110			
OGI	у	33	00110011	y → G	None	Output to G Ports
		5 -	0 1 0 1 J y			Immediate
OMG		33	00110011	RAM(B) → G	None	Output RAM to G Ports
		ЗА	001111010			

Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicitly defined (e.g., Br and 8d are explicitly defined). Bits are numbered 0 to N where 0 signifies the least significant bit (low-order, right-most bit), For example, A₃ indicates the most significant (left-most) bit of the 4-bit A register.

None

Exchange A with SIO

(Note 3)

Note 2: The ININ instruction is not available on the 24-pin packages since these devices do not contain the IN inputs.

Note 3: For additional on the operation of the XAS, JID, LQID, INIL, and SKT instructions, see below.

0 1 0 0 1 1 1 1 1 A -- SIO. C -- SKL

Note 4: The JP instruction allows a jump, while in subroutine page 2 or 3, to any ROM location within the two-page boundary of pages 2 or 3. The JP instruction, otherwise, permits a jump to a ROM location within the current 64-word page. JP may not jump to the last word of a page

Note 5: A JSRP transfers program control to subroutine page 2 (0010 is loaded into the upper 4,bits of P). A JSRP may not be used when in pages 2 or 3. JSRP may not jump to the last word in page 2.

Note 6: LBI is a single-byte instruction if d=0, 9, 10, 11, 12, 13, 14, or 15. The machine code for the lower 4 bits equals the binary value of the "d" data minus 1, e.g., to load the lower four bits of B (Bd) with the value 9(1001₂), the lower 4 bits of the LBI instruction equal 8 (1000₂). To load 0, the lower 4 bits of the LBI instruction should equal 15 (1111₂).

Note 7: Machine code for operand field y for LEI instruction should equal the binary value to be latched into EN, where a "1" or "0" in each bit of EN corresponds with the selection or deselection of a particular function associated with each bit. (See Functional Description, EN Register)

Note 8 : For 2K ROM devices. A \leftrightarrow Br (0 \rightarrow A3). For 1K ROM devices. A \leftrightarrow Br (0,0 \rightarrow A3, A2).

Note 9: Do not use CTMA instruction when dual - option is selected and part is running from D0 Clocks.

XAS

DESCRIPTION OF SELECTED INSTRUCTIONS

Xas instruction

XAS (Exchange A with SIO) copies C to the SKL latch and exchanges the accumulator with the 4-bit contents of the SIC register. The contents of SIO will contain serial-in/serial-out shift register or binary counter data, depending on the value of the EN register. If SIO is selected as a shift register, an XAS instruction can be performed once every 4 instruction cycles to effect a continuous data stream.

LQID instruction

LQID (Load Q Indirect) loads the 8-bit Q register with the contents of ROM pointed to by the 11-bit word PC10:PC8,A.M. LQID can be used for table lookup or code conversion such as BCD to seven-segment. The LQID instruction "pushes" the stack (PC + 1 \rightarrow SA \rightarrow SB \rightarrow SC) and replaces the least significant 8 bits of the PC as follows: A \rightarrow PC(7-4), RAM(B) \rightarrow PC(3:0), leaving PC(10), PC(9) and PC(8) unchanged. The ROM data pointed to by the new address is fetched and loaded into the Q latches. Next, the stack is "popped" (SC \rightarrow SB \rightarrow SA \rightarrow PC), restoring the saved value of PC to continue sequential program excecution. Since LQID pushes SB \rightarrow SC, the previous contents of SC are lost.

Note: LQID uses 2 instruction cycles if executed, one if skipped.

JID instruction

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by A and M. It loads the lower 8 bits of the ROM address register PC with the contents of ROM addressed by the 11-bit word, PC10:8,A,M. PC10, PC9 and PC8 are not affected by JID.

Note: JID uses 2 instruction cycles if executed, one if skipped.

SKT instruction

The SKT (Skip On Timer) instruction tests the state of the T counter overflow latch (see internal logic, above), executing the next program instruction if the latch is not set. If the latch has been set since the previous test, the next program instruction is skipped and the latch is reset. The features associated with this instruction allow the processor to generate its own time-base for real-time processing, rather than relying on an external input signal.

Note: If the most significant bit of the T counter is a 1 when a CAMT instruction loads the counter, the overflow flag will be set. The following sample of codes should be used when loading the counter:

CAMT; load T counter

SKT : skip if overflow flag is set and reset it

NOP

IT instruction

The IT (idle till timer) instruction halts the processor and puts it in an idle state until the time-base counter overflows. Upon overflow, the processor will restart with a delay shorter than one cycle time. This idle state reduces current drain since all logic (except the oscillator and time base counter) is stopped. IT instruction is not allowed if the T counter is mask-programmed as an external event counter (potton # 31 = 1).

INIL instruction

INIL (Input IL Latches to A) inputs 2 latches, IL3 and IL0, CKO and 0 into A. The IL3 and IL0 latches are set if a low-going pulse ("1" to "0") has occured on the IN3 and IN0 inputs since the last INIL instruction, provided the input pulse stays low for at least two instruction cycles. Execution of an INIL inputs IL3 and IL0 into A3 and A0 respectively, and resets these latches to allow them to respond to subsequent low-going pulses on the IN3 and IN0 lines. If CKO is mask programmed as a general purpose input, an INIL will input the state of CKO INTO A2. If CKO has not been so programmed, a "1" will be placed in A2. A 0 is input into A1. IL latches are cleared on reset. IL latches are not available on the ETC 9445/C 9421.

Instruction set notes

- a. The first word of a program (ROM address 0) must be a CLRA (Clear A) instruction.
- b. Although skipped instructions are not executed, they are still fetched from the program memory. Thus program paths take the same number of cycles whether instructions are skipped or executed except for JID, and LQID.
- c. The ROM is organized into pages of 64 words each The Program Counter is a 11-bit binary counter, and will count through page boundaries. If a JP, JSRP, JID, or LQID is the last word of a page, it operates as if it were in the next page. For example: a JP Located in the last word of a page will jump to a location in the next page. Also, a JID or LQID located in the last word of every fourth page (i.e. hex address OFF, 1FF, 2FF, 3FF, 4FF, etc.) will access data in the next group of four pages.

Note: The ETC 9420/C 9421/C 9422 needs only 10 bits to address its ROM. Therefore, the eleventh bit (10) is ignored.

POWER DISSIPATION

The lowest power drain is when the clock is stopped. As the frequency increases so does current. Current is also lower at lower operating voltages. Therefore, the user should run at the lowest speed and voltage that his application will allow. The user should take care that all pins swing to full supply levels to insure that outputs are not loaded down and that inputs are not at some intermediate level which may draw current. Any input with a slow rise or fall time will draw additional current. A crystal or resonator generated clock input will draw additional current. For example, a 500 kHz crystal input will typical draw 100 μA more than a square-wave input. An R/C oscillator will draw even more current since the input is a slow rising signal.

If using an external squarewave oscillator, the following equation can be used to calculate the ETC 9444/C 9445 operating current drain. $I_{CO} = I_Q + V \times 40 \times Fi + V \times 1400 \times Fi/Dv$

where I_{CO} = chip operating current drain in microamps I_Q = quiescent leakage current (from curve) F_1 = CKI frequency in MegaHertz V = chip V_{CC} in volts

V = chip V_{CC} in volts

Dv = divide by option selected.

For example at 5 volts v_{CC} and 400 kHz (divide by 4) $I_{CO}=20+5\times40\times0.4+5\times1400\times0.4/4$ $I_{CO}=20+80+700=800\,\mu\text{A}$

At 2.4 volts V_{CC} and 30 kHz (divide by 4) $I_{CO} = 6 + 2.4 \times 40 \times 0.03 + 2.4 \times 1400 \times 0.03/4$

 $I_{CO} = 6 + 2.88 + 25.2 = 34.08 \,\mu\text{A}$

POWER DISSIPATION (continued)

If an IT instruction is executed, the chip goes into the IDLE mode until the timer overflows. In IDLE mode, the current drain can be calculated from the following equation:

Ici=Io+V×40×Fi

For example, at 5 volts $V_{\mbox{\footnotesize CC}}$ and 400 kHz

 $lci = 20 + 5 \times 40 \times 0.4 = 100 \mu A$

The total average current will then be the weighted average of the operation current and the idle current:

where: Ita = total average current

Ico = operating current
Ici = idle current

To = operating time Ti = idle time

/O options

ETC 9444/C 9445 outputs have the following optional configurations, illustrated in Figure 11:

- Standard—A CMOS push-pull buffer with an N-channel device to ground in conjunction with a P-channel device to V_{CC}, compatible with CMOS and LSTTL.
- Low Current—This is the same configuration as a above except that the sourcing current is much less.


- c. Open Drain—An N-channel device to ground only, allowing external pull-up as required by the user's application.
- d. Standard TRI-STATE L Ouput A CMOS output buffer similar to a. witch may be disabled by program control.
- e. Low-Current TRI-STATE L Output—This is the same as d. above except that the sourcing current is much less.
- f. Open-Drain TRI-STATE L. Output—This has the N-channel device to ground only.

All inputs have the following options:


- g. Input with on chip load device to Vcc.
- h. Hi-Z input which must be driven by the users logic.

When using either the G or L I/O ports as inputs, a pull-up device is necessary. This can be an external device or the following alternative is available: Select the low-current output option. Now, by setting the output registers to a logic "1" level, the P-channel devices will act as the pull-up load. Note that when using the L ports in this fashion the G registers must be set to a logic "1" level and the L drivers MUST BE ENABLED by an LEI instruction (see description above).


All output drivers use one or more of three common devices numbered 1 to 3. Minimum and maximum current ($I_{\rm OLT}$ and $V_{\rm OLT}$) curves are given in Figure 12 for each of these devices to allow the designer to effectively use these I/O configurations.




a. Standard Push-Pull Output




b. Low Current Push-Pull Output




c. Open-Drain Output




d. Standard TRI-STATE "L" Output



e. Low Current TRI-STATE "L" Output.




f. Open Drain TRI-STATE "L" Output





h. HI-Z Input


FIGURE 11 - INPUT/OUTPUT CONFIGURATIONS




POWER DISSIPATION (continued)









ETC9320/ETC9344

ETC9321/ETC9345




FIGURE 12 - INPUT/OUTPUT CHARACTERISTICS

OPTION LIST

The ETC 9444/C 9420/C 9445/C 9421/C 9422 maskprogrammable options are assigned numbers which correspond with the ETC 9344/C 9320/C 9345/C 9321/C 9322 pins.

The following is a list of options. The options are programmed at the same time as the ROM pattern to provide the user with the hardware flexibility to interface to various I/O components using little or no external circuitry.

Option 1=0: Ground Pin - no option available.

Option 2 : CKO Pin

- =0 : clock generator output to crystal/resonator =1 : HALT I/O port
- =2: general purpose input with load device to VCC
- =3 : general purpose input, high-Z

Option 3 : CKI input

- =0: Crystal controlled oscillator input divide by 4
- = 1 : Crystal controlled oscillator input divide by 8
- = 2 : Crystal controlled oscillator input divide by 16 = 4 : Single-pin RC controlled oscillator (divide by 4)
- =5 : External oscillator input divide by 4
- = 6 : External oscillator input divide by 8
- =7 : External oscillator input divide by 16

Option 4 : RESET input

- =0 : load device to VCC
- =1: Hi-Z input

Option 5 : L7 Driver

- = 0 : Standard TRI-STATE push-pull output
- = 1 : Low-current TRI-STATE push-pull output
- = 2 : Open-drain TRI-STATE output

Option 6: L6 Driver-(same as option 5)

- Option 7: L5 Driver-(same as option 5)
- Option 8: L4 Driver-(same as option 5)

Option 9: IN1 input

- =0: load device to vcc
- = 1 : Hi-Z input
- Option 10: IN2 input-(same as option 9)
- Option 11 = 0 : VCC Pin-no option available
- Option 12: L3 Driver-(same as option 5)
- Option 13: L2 Driver-(same as option 5)
- Option 14: L1 Driver-(same as option 5)
- Option 15: L0 Driver-(same as option 5)

- Option 16: Si Input (same as option 9)
- Option 17 : SO Driver
 - =0 : Standard push-pull output
- = 1 : Low-current push-pull output = 2 : Open-drain output
- Option 18: SK Driver (same as option 17)
- Option 19: IN0 Input (same as option 9)
- Option 20: IN3 Input (same as option 9)
- Option 21: G0 I/O Port (same as option 17)
- Option 22: G1 I/O Port (same as option 17)
- Option 23: G2 I/O Port (same as option 17)
- Option 24: G3 I/O Port (same as option 17) Option 25: D3 Output - (same as option 17)
- Option 26: D2 Output (same as option 17)
- Option 27: D1 Output (same as option 17)
- Option 28: D0 Output (same as option 17)
- Option 29: Internal Initialization Logic
- = 0 · Normal operation
 - = 1 No internal initialization logic

Option 30 : Dual Clock

- = 0 : Normal operation
- = 2 : Dual Clock. Du MC oscillator = 2 : Dual Clock. D0 ext. clock input } (opt. #28 must = 2)
- Option 31: Timer

- = 0 : Time-base counter
- = 1 : External event counter

Option 32 : MICROBUS =0:Normal

- = 1 : MICROBUS (opt. #31 must = 0)

Option 33: Chip bonding


- (1 K and 2 K Microcontroller)
- = 0 : 28 pin package = 1 : 24 pin package
- = 2 : Same die purchased in both 24 and 28 pin version
- (1 K Microcontroller only)
- = 3 : 20 pin package
- = 4 : 28- and 20- pin package = 5 : 24- and 20- pin package
- = 6 : 28-, 24- and 20- pin package

Note: - If opt#33 = 2 then opt#9, 10, 19, 20 and 32 must = 0 - If opt#33 = 3, 4, 5 or 6 then opt#9, 10, 19, 20, 21, 22, 30 and 32 must = 0


CROSS REFERENCE				
THOMSON SC	NS			
ETC 9420 ETC 9421 ETC 9422 ETC 9444 ETC 9445	COP 424 C COP 425 C COP 426 C COP 444 C COP 445 C			

COPS, MICROWIRE and TRI-STATE are registered trademarks of National Semiconductor Corp.

PHYSICAL DIMENSIONS










PHYSICAL DIMENSIONS



CB-194



N SUFFIX PLASTIC PACKAGE

These specifications are subject to change without notice. Please inquire with our sales offices about the availability of the different products.

COMPONENTS

SEMICONDUCTEURS

ETL9420/21/22 • ETL9320/21/22

SINGLE CHIP MICROCONTROLLERS


The ETL9420, ETL9421, ETL9422, ELT9320, ETL9321, and FTI 9322 Single-Chip N-Channel Microcontrollers are fully compatible with the COPS® family, fabricated using N-channel, silicon gate XMOS technology. These controller oriented processors are complete microcomputers containing all system timing, internal logic, ROM. RAM, and I/O necessary to implement dedicated control functions in a variety of applications. Features include single supply operation, a variety of output configuration options, with an instruction set, internal architecture, and I/O scheme designed to facilitate keyboard input, display output, and BCD data manipulation. The ETL9421 and ETL9422 are identical to the ETL9420, but with 19 and 15 I/O lines, respectively, instead of 23. They are an appropriate choice for use in numerous human interface control environments. Standard test procedures and reliable high-density fabrication techniques provide the medium to large volume customers with a customized controller oriented processor at a low end-product cost.


The ETL9320/L9321/L9322 are exact functional equivalents, but extended temperature range versions, of the ETL9420, ETL9421 and ETL9422 respectively.

- Low cost
- Powerful instruction set
- 1 K x 8 ROM, 64 x 4 RAM
- 23 I/O lines (ETL9420)
- True vectored interrupt, plus restart
- Three-level subroutine stack
- 16µs instruction time
- Single supply operation (4.5-6.3V)
- Low current drain (9mA max.)
- Internal time-base counter for real-time processing
- Internal binary counter register with MICROWIRE® compatible serial I/O
- General purpose and TRI-STATE® outputs
- LSTTL/CMOS compatible in and out
- Direct drive of LED digit and segment lines
- Software/hardware compatible with other members of ET9400 family
- Extended temperature range device
- ETL9320/L9321/L9322 (-40°C to +85°)

 Wider supply range (4.5V 9.5V) optionally available

NMOS






JULY 1986 1/24

THOMSON SEMICONDUCTEURS

ETL 9420/9421/9422

ETL 9320/9321/9322



ETL9420/L9421/L9422

ABSOLUTE MAXIMUM RATINGS

Voltage at Any Pin Relative to GND -0.5V to +10V 0°C to +70°C **Ambient Operating Temperature** Ambient Storage Temperature -65°C to +150°C Lead Temperature (Soldering, 10 seconds) 300°C

Power Dissipation ETL9420/L9421 0.75 Watt at 25°C 0.4 Watt at 70°C ETL9422 0.65 Watt at 25°C 0.3 Watt at 70°C Total Source Current 120 mA **Total Sink Current** 120 mA

Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC ELECTRICAL CHARACTERISTICS $0^{\circ} \leqslant T_A \leqslant +70^{\circ}C$, $4.5V \leqslant V_{CC} \leqslant 9.5V$ (Unless otherwise specified).

Parameter	Conditions	Min.	Max.	Units
Standard Operating Voltage (V _{CC})	Note 1	4.5	6.3	V
Optional Operating Voltage (V _{CC})		4.5	9.5	V
Power Supply Ripple	peak to peak	_	0.5	l v
Operating Supply Current	all inputs and outputs open		9	mA
Input Voltage Levels				
CKI Input Levels Crystal Input (÷32, ÷16, ÷8) Logic High (V _{IH}) Logic Low (V _{IL})		2.0 -0.3		V
Schmitt Trigger Input (÷4) Logic High (V _{IH}) Logic Low (V _{IL})		0.7 V _{CC} -0.3	 0.6	V
RESET Input Levels Logic High Logic Low	Schmitt Trigger Input	0.7 V _{CC} -0.3	 0.6	V
SO Input Level (Test mode)		2.0	2.5	V
Al: Other Inputs				
Logic High Logic High Logic Low	$V_{CC} = Max$. with TTL trip level options selected, $V_{CC} = 5V \pm 5\%$	3.0 2.0 -0.3	- - 0.8	V
Logic High Logic Low	with high trip level options selected	3.6 -0.3	1.2	V
Input Capacitance			7	pF
Hi-Z Input Leakage		-1	+1	Aμ
Output Voltage Levels LSTTL Operation Logic High (V _{OH}) Logic Low (V _{OL})	V _{CC} = 5V ± 5% I _{OH} = -25µA I _{OL} = 0.36mA	2.7 —	 0.4	V V
CMOS Operation Logic High Logic Low	i _{OH} = -10μA I _{OL} = +10μA	V _{CC} - 1	 0.2	v

Note 1 : V_{CC} voltage change must be less than 0.5V in a 1 ms period to maintain proper operation.

ETL9420/L9421/L9422

DC ELECTRICAL CHARACTERISTICS (continued) 0° C \leqslant T_A \leqslant +70 $^{\circ}$ C, 4.5V \leqslant V_{CC} \leqslant 9.5V (Unless otherwise specified)

Parameter	Conditions	Min.	Max.	Units
Output Current Levels				
Output Sink Current			1	l
SO and SK Outputs (IOL)	$V_{CC} = 9.5V, V_{OL} = 0.4V$	1.8	_	mA
	$V_{CC} = 6.3V, V_{OL} = 0.4V$	1.2	-	mA
	$V_{CC} = 4.5V$, $V_{OL} = 0.4V$	0.9	-	mA
Lo-L7 Outputs and Standard	$V_{CC} = 9.5V, V_{OL} = 0.4V$	0.8	-	mA
G ₀ -G ₃ , D ₀ -D ₃ Outputs (IOL)	$V_{CC} = 6.3V, V_{OL} = 0.4V$ $V_{CC} = 4.5V, V_{OL} = 0.4V$	0.5 0.4	-	mA mA
Go Go and Do Do Quitnute with	1	15	_	mA
Gე-Gვ and Dე-Dვ Outputs with High Current Options (IOL)	$V_{CC} = 9.5V, V_{OL} = 1.0V$ $V_{CC} = 6.3V, V_{OL} = 1.0V$	11	_	mA
(OB	V _{CC} = 4.5V, V _{OL} = 1.0V	7.5	_	mA
G ₀ -G ₃ and D ₀ -D ₃ Outputs with	$V_{CC} = 9.5V, V_{OL} = 1.0V$	30	_	mA
Very High Current Options (IOL)	$V_{CC} = 6.3V, V_{OL} = 1.0V$	22	_	mA
	$V_{CC} = 4.5V, V_{OL} = 1.0V$	15	_	mA
CKI (Single-pin RC oscillator)	$V_{CC} = 4.5V, V_{IH} = 3.5V$	2		mA
СКО	$V_{CC} = 4.5V, V_{OL} = 0.4V$	0.2	-	mA
Output Source Current				
Standard Configuration,	$V_{CC} = 9.5V, V_{OH} = 2.0V$	-140	-800	μA
All Outputs (I _{OH})	$V_{CC} = 6.3V, V_{OH} = 2.0V$	- 75	- 480	μA
	$V_{CC} = 4.5V, V_{OH} = 2.0V$	-30	250	μA
Push-Pull Configuration	$V_{CC} = 9.5V, V_{OH} = 4.75V$	1.4	_	mA.
SO and SK Outputs (I _{OH})	$V_{CC} = 6.3V, V_{OH} = 2.4V$	-1.4	_	mA
	$V_{CC} = 4.5V, V_{OH} = 1.0V$	-1.2	_	mA
LED Configuration, L ₀ -L ₇	, osv. v. 20v	1.5		
Outputs, Low Current Driver Option (IOH)	$V_{CC} = 9.5V, V_{OH} = 2.0V$ $V_{CC} = 6.0V, V_{OH} = 2.0V$	-1.5 1.5	-18 -13	mA mA
	VCC = 0.04, VOH = 2.04	1.5	13	'''
LED Configuration, L ₀ -L ₇ Outputs, High Current	$V_{CC} = 9.5V$. $V_{OH} = 2.0V$	3.0	-35	mA
Driver Option (IOH)	V _{CC} = 6.0V, V _{OH} = 2.0V	-3.0	-25	mA
TRI-STATE® Configuration,	V _{CC} = 9.5V, V _{OH} = 5.5V	-0.75	_	mA
L ₀ -L ₇ Outputs, Low	$V_{CC} = 6.3V, V_{OH} = 3.2V$	-0.8	_	mA
Current Driver Option (IOH)	$V_{CC} = 4.5V, V_{OH} = 1.5V$	-0.9	_	mA.
TRI-STATE®Configuration,	$V_{CC} = 9.5V, V_{OH} = 5.5V$	-1.5	_	mA
Lo-L7 Outputs. High	$V_{CC} = 6.3V, V_{OH} = 3.2V$	-1.6	-	mA
Current Driver Option (I _{OH})	$V_{CC} = 4.5V, V_{OH} = 1.5V$	-1.8	-	mA
Input Load Source Current	$V_{CC} = 5.0V$, $V_{IL} = 0V$	-10	-140	μΑ
CKO Output				
RAM Power Supply Option		- 1	}	
Power Requirement	V _R = 3.3V		3.0	mA
TRI-STATE® Output Leakage				
Current		-2.5	+2.5	μА
Total Sink Current Allowed				
All Outputs Combined		_	120	mA
D, G Ports		-	120	mA
L7-L4		-	4	mA
L3-L0		-	4	mA
All Other Pins		-	1.5	mA
Total Source Current Allowed	1		1	
All I/O Combined		_	120	mA
L7-L4		_	60	mA
L3-L0		_	60	mA
Each L Pin		_	30	mA

ETL9320/L9321/L9322

ABSOLUTE MAXIMUM RATINGS

Voltage at Any Pin Relative to GND -0.5V to +10V
Ambient Operating Temperature -40°C to +85°C
Ambient Storage Temperature -65°C to +150°C
Lead Temperature (Soldering, 10 seconds) 300°C

Power Dissipation

ETL9320 L9321 0.75 Watt at 25°C 0.4 Watt at 85°C ETL9322 0.65 Watt at 25°C 0.20 Watt

 Total Source Current
 120 mA

 Total Sink Current
 120 mA

Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC ELECTRICAL CHARACTERISTICS - 40° C \leq $T_{A} \leq$ $+85^{\circ}$ C, 4.5V \leq V_{CC} \leq 7.5V (Unless otherwise specified)

Parameter	Conditions .	Min.	Max.	Units
Standard Operating Voltage (V _{CC})	Note 1	4 5	5.5	V
Optional Operating Voltage (V _{CC})		4.5	7.5	V
Power Supply Ripple	peak to peak	_	0.5	V
Operating Supply Current	all inputs and outputs open	_	11	m A
Input Voltage Levels			<u></u>	
CKI Input Levels				
Crystal Input				
Logic High (V _{IH})		2.2		V
Logic Low (V _{IL})		-0.3	0.3	V
Schmitt Trigger Input				1
Logic High (V _{IH})		0.7 V _{CC}	0.4	V
Logic Low (V _{IL})	,	-0.3	0.4	\ \ \
RESET Input Levels	Schmitt Trigger Input	0.711		.,
Logic High		0.7 V _{CC} -0.3	0.4	V V
Logic Low		2.2	2.5	V
SO Input Level (Test mode)		2.2	2.5	1 *
All Other Inputs				
Logic High	V _{CC} = Max.	3.0	-	V
Logic High	with TTL trip level options selected, $V_{CC} = 5V \pm 5\%$	-0.3	0.6	V
Logic Low	· · · · · · · · · · · · · · · · · · ·	3.6	0.0	V
Logic High Logic Low	with high trip level options selected	-0.3	1.2	ľ
· ·	Selected	0.5	7	DF
Input Capacitance		_	· ·	,
Hi-Z Input Leakage		-2	+2	Au
Output Voltage Levels				
LSTTL Operation	$V_{CC} = 5V \pm 5\%$	1		
Logic High (V _{OH})	I _{OH} = -20µA	2.7	0.4	V
Logic Low (V _{OL})	I _{OL} = 0.36mA		0.4	+ · ·
CMOS Operation				
Logic High	I _{OH} = -10 µA	V _{CC} - 1	_	V
Logic Low	I _{OL} = +10 µA		0.2	

Note 1: V_{CC} voltage change must be less than 0.5V in a 1 ms period to maintain proper operation.

ETL9320/L9321/L9322

DC ELECTRICAL CHARACTERISTICS (continued $-40^{\circ}\text{C} \leqslant T_{A} \leqslant +85^{\circ}\text{C}$, $4.5\text{V} \leqslant \text{V}_{CC} \leqslant 7.5\text{V}$ (Unless otherwise specified).

Parameter	Conditions	Min.	Max.	Units
Output Current Levels				
Output Sink Current			l	
SO and SK Outputs (IOL)	$V_{CC} = 7.5 V$, $V_{OL} = 0.4 V$	1.4	-	mA
	$V_{CC} = 5.5 \text{V}, V_{OL} = 0.4 \text{V}$	1.0	-	mA
	$V_{CC} = 4.5 \text{V}. \ V_{OL} = 0.4 \text{V}$	0.8	-	mA
Lo-L7 Outputs and Standard	$V_{CC} = 7.5 \text{V}, V_{OL} = 0.4 \text{V}$	0.6	-	mA mA
G ₀ -G ₃ , D ₀ -D ₃ Outputs (IOL)	$V_{CC} = 5.5 \text{V}, V_{OL} = 0.4 \text{V}$ $V_{CC} = 4.5 \text{V}, V_{OL} = 0.4 \text{V}$	0.5 0.4	_	mA
Co Co and Do Do Outputs with		12	_	mA
Gე-Gვ and Dე-Dვ Outputs with high Current Options (IOL)	$V_{CC} = 7.5V, V_{OL} = 1.0V$ $V_{CC} = 5.5V, V_{OL} = 1.0V$	9	_	mA
g canoni opione (iOD	$V_{CC} = 4.5V, V_{OL} = 1.0V$	7	_	mA
G ₀ -G ₃ and D ₀ -D ₃ Outputs with	$V_{CC} = 7.5V, V_{OL} = 1.0V$	24	_	mA
Very High Current Options (IOL)	$V_{CC} = 5.5V, V_{OL} = 1.0V$	18	_	mA
	$V_{CC} = 4.5 V, V_{OL} = 1.0 V$	14	_	mA
CKI (Single-pin RC oscillator)	$V_{CC} = 4.5V, V_{IH} = 3.5V$	2	_	mA
ско	$V_{CC} = 4.5 V, V_{OL} = 0.4 V$	0.2	_	mA ^r
Output Source Current			1	
Standard Configuration,	$V_{CC} = 7.5V, V_{OH} = 2.0V$	- 100	-900	μA
All Outputs (I _{OH})	$V_{CC} = 5.5V, V_{OH} = 2.0V$	-55	-600	μΑ
	$V_{CC} = 4.5 V, V_{OH} = 2.0 V$	-28	-350	μА
Push-Pull Configuration	$V_{CC} = 7.5V, V_{OH} = 3.75V$	-0.85	-	mA
SO and SK Outputs (I _{OH})	$V_{CC} = 5.5V, V_{OH} = 2.0V$	-1.1 -1.2	_	mA mA
150.0 (5) (5)	$V_{CC} = 4.5V, V_{OH} = 1.0V$	ł	-	1
LED Configuration, L ₀ -L ₇ Outputs, Low Current	$V_{CC} = 7.5V, V_{OH} = 2.0V$	-1.4 -1.4	-27 -17	mA mA
Driver Option (IOH)	$V_{CC} = 6.0 \text{V}, V_{OH} = 2.0 \text{V}$ $V_{CC} = 5.5 \text{V}, V_{OH} = 2.0 \text{V}$	-0.7	-15	mA
LED Configuration, Ln-L7	$V_{CC} = 7.5V, V_{OH} = 2.0V$	-2.7	-54	mA
Outputs, High Current	$V_{CC} = 6.0V, V_{OH} = 2.0V$	-2.7	-34	mA
Driver Option (IOH)	$V_{CC} = 5.5 \text{V}, V_{OH} = 2.0 \text{V}$	-1.4	-30	mΑ
TRI-STATE® Configuration,	$V_{CC} = 7.5V, V_{OH} = 4.0V$	-0.7	_	mA
L ₀ -L ₇ Outputs, Low	$V_{CC} = 5.5V, V_{OH} = 2.7V$	-0.6	_	mA
Current Driver Option (IOH)	$V_{CC} = 4.5V, V_{OH} = 1.5V$	-0 9	_	mA
TRI-STATE ® Configuration,	$V_{CC} = 7.5 V, V_{OH} = 4.0 V$	-1.4	_	mA
L ₀ -L ₇ Outputs, High	$V_{CC} = 5.5V, V_{OH} = 2.7V$	-1.2	_	mA
Current Driver Option (IOH)	$V_{CC} = 4.5V, V_{OH} = 1.5V$	-1.8	_	mA
Input Load Source Current	$V_{CC} = 5.0V, V_{IL} = 0V$	-10	-200	μΑ
CKO Output				
RAM Power Supply Option	V 22V		10	
Power Requirement	V _R = 3.3V		4.0	mA
TRI-STATE® Output Leakage Current		-5	+5	μΑ
Total Sink Current Allowed				
All Outputs Combined		_	120	mA
D, G Ports		_	120	mA
L7-L4		_	4	mA
L3-L0		_	4	mA
All Other Pins		-	1.5	mA
Total Source Current Allowed				
All I/O Combined			120	mA
L7-L4		_	60	mA
L3-L0		-	60	mA
Each L Pin		_	30	mA
All Other Pins		_	1.5	mA

AC ELECTRICAL CHARACTERISTICS

ETL9420/L9421/L9422 : 0°C \leqslant T_A \leqslant +70°C, 4.5V \leqslant V_{CC} \leqslant 9.5V (Unless otherwise specified) ETL9320/L9321/L9322 : - 40°C \leqslant T_A \leqslant +85°C, 4.5V \leqslant V_{CC} \leqslant 7.5V (Unless otherwise specified).

Parameter	Conditions	Min.	Max.	Units
Instruction Cycle Time — t _C		16	40	μS
CKI				
Input Frequency — f	÷32 mode	0.8	2.0	MHz
	÷16 mode	0.4	1.0	MHz
	÷8 mode	0.2	0.5	MHz
	÷4 mode	0.1	0.25	MHz
Duty Cycle		30	60	%
Rise Time	$f_1 = 2 MHz$	-	120	ns
Fall Time		_	80	ns
CKI Using RC (÷4)	$R = 56 k\Omega \pm 5\%$	1		1
	C = 100 pF ± 10%			
Instruction Cycle Time		16	28	μS
CKO as SYNC Input		ĺ	1	1
tsync		400	_	ns
INPUTS:				
IN3-IN0, G3-G0, L7-L0		1		
t _{SETUP}		_	8.0	μS
t _{HOLD}		_	1.3	μS
SI				
t _{SETUP}		_	2.0	μS
thold		_	1.0	μS
OUTPUT PROPAGATION DELAY	Test condition:			
	$C_L = 50 pF, R_L = 20 k\Omega, V_{OUT} = 1.5 V$			
SO, SK Outputs				
tPD1, tPD0		_	4.0	μS
All Other Outputs				
tPD1, tPD0		_	5.6	μS

FIGURE 2 - CONNECTION DIAGRAMS

GND 1	28 DO				
ско	27 🗖 1				
скі 🛮 з	26 🗖 D2	GND [1	→ 24 D0		
RESET 4	25 🗖 D3	ско 🛮 2	23 D1		7 7
L7 🛮 5	24 🗖 G3	скі 🔲 з	22 🗖 D2	ско 🛘 1	20 GND
L6 □ 6	23 🗖 G2	RESET 4	21 🗖 03	скі 🗖 2	19 🗖 🛛 🖂
	9420 22 G1	L7 🗖 5	20 🗖 G3	RESET 3	18 🗖 🖂
L4 8 ETI	- 9320 ₂₁ G ₀		9421 19 G2	L7 🗖 4	17 G3
IN1 ☐ 9	20 🗖 IN3	L5 7 ETL	9321 ₁₈ G ₁	L6 🛮 5	16 G2
IN2 🛘 10	19 🗖 INO	L4 🛮 8	17 🗖 G0	L5 GETL 9	122 ₁₅ sk
Vcc ☐ 11	18 🗖 sĸ	Vcc □ 9	16 🕽 sk	L4 [] 7	14 SO
L3 🛘 12	17 🗖 so	∟з 🗖 10	15 🛮 so	Vcc □ 8	13 SI
L2 🛘 13	16 🗖 SI	L2 🗖 11	14 🕽 SI	r3 🗖 8	12 10
L1 🗆 14	15 0	L1 🗖 12	13 🗖 L0	L2 🗖 10	11 11

Order number ETL9420/N ETL9320/N Order Number ETL9421/N, ETL9321/N Order number ETL9422/N ETL9322/N Package N28A

Package N24A

Package N20A

Pin	Description	Pin	Description
L ₇ -L ₀	8 bidirectional I/O ports with TRI-STATE®	SK	Logic-controlled clock (or general purpose output)
G_3-G_0	4 bidirectional I/O ports	СКІ	System oscillator input
D ₃ -D ₀	4 general purpose outputs	ско	System oscillator output (or general
IN3-IN0	4 general purpose inputs (ETL9420/L9320 only)		purpose input, RAM power supply or
SI	Serial input (or counter input)		SYNC input)
so		RESET	System reset input
30	Serial output (or general purpose output)	v_{cc}	Power supply
		GND	Ground




FIGURE 3 - INPUT/OUTPUT TIMING DIAGRAMS (CRYSTAL DIVIDE:BY-16 MODE)




FIGURE 3a - SYNCHRONIZATION TIMING

FUNCTIONAL DESCRIPTION

For ease of reading this description, only ETL9420 and/or ETL9421 are referenced; however, all such references apply also to ETL9320, L9321, L9322 or ETL9422.

A block diagram of the ETL9420 is given in Figure 1. Data paths arle illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic "1" (greater than 2 volts). When a bit is reset, it is a logic "0" (less than 0.8 volts).

Program Memory

Programm Memory consists of a 1,024 byte ROM. As can be seen by an examination of the ETL9420, L9421, L9422 instruction set, these words may be program instructions, program data or ROM addressing data. Because of the special characteristics associated with the JP, JSRP, JID and LQUID instructions, ROM must often be thought of as being organized into 16 pages of 64 words each.

ROM addressing is accomplished by a 10-bit PC register. Its binary value selects one of the 1,024 8-bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential 10-bit binary count value. Three levels of subroutine nesting are implemented by the 10-bit subroutine save registers, SA, SB and SC, providing a last-in, first-out (LIFO) hardware subroutine stack.

ROM instruction words are fetched, decoded and executed by the Instruction Decode, Control and Skip Logic circuitry.

Data Memory

Data memory consists of a 256-bit RAM, organized as 4 data registers of 16 4-bit digits. RAM addressing is implemented by a 6-bit B register whose upper 2 bits (Br) select 1 of 4 data registers and lower 4 bits (Bd) select 1 of 16 4-bit digits in the selected data register. While the 4-bit contents of the selected RAM digit (M) is usually loaded into or from, or exchanged with, the A register (accumulator), it may also be loaded into or from the Q latches or loaded from the L ports. RAM addressing may also be performed directly by the LDD and XAD instructions based upon the 6-bit contents of the operand field of these instructions. The Bd register also serves as a source register for 4-bit data sent directly to the D outputs.

Internal Logic

The 4-bit A register (accumulator) is the source and destination register for most I/O, arithmetic, logic and data memory access operations. It can also be used to load the Br and Bd portions of the B register, to load and input 4 bits of the 8-bit O latch data, to input 4 bits of the 8-bit L I/O port data and to perform data exchanges with the SIO register.

At 4-bit adder performs the arithmetic and logic functions of the ELT9420, L9421, L9422, storing its results in A. It also outputs a carry bit tho the 1 bit C register, most often employed to indicate arithmetic overflow. The C register, in conjuction with the XAS instruction

and the EN register, also serves to control the SK output. C can be outputted directly to SK or can enable SK to be a sync clock each instruction cycle time. (See XAS instruction and EN register description, below.)

Four general-purpose inputs, IN3-IN0, are provided.

The D register provides 4 general-purpose outputs and is used as the destination register for the 4-bit contents of Bd. The D outputs can be directly connected to the digits of a multiplexed LED display.

The G register contents are outputs to 4 general-purpose bidirectional I/O ports. G I/O ports can be directly connected to the digits of a multiplexed LED display.

The Q register is an internal, latched, 8-bit register, used to hold data loaded to or from M and A, as well as 8-bit data from ROM. Its contents are outputted to the L I/O ports when the L drivers are enabled under program control. (See LEI instruction.)

The 8 L drivers, when enabled, output the contents of latched Q data to the L I/O ports. Also, the contents of L may be read directly into A and M. L I/O ports can be directly connected to the segments of a multiplexed LED display (using the LED Direct Drive output configuration option) with Q data being outputted to the Sa-Sg and decimal point segments of the display.

The SIO register functions as a 4-bit serial-in/serial-out shift register or as a binary counter depending on the contents of the EN register. (See EN register description, below.) Its contents can be exchanged with A, allowing it to input or output a continuous serial data stream. SIO may also be used to provide additional parallel I/O by connecting SO to external serial-in/parallel-out shift registers.

The XAS instruction copies C into the SKL latch. In the counter mode, SK is the output of SKL; in the shift register mode, SK outputs SKL ANDed with the clock.

The EN register is an internal 4-bit register loaded under program contol by the LEI instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register (EN₃-EN₀).

- 1. The least significant bit of the enable register, ENo, selects the SIO register as either a 4-bit shift register or a 4-bit binary counter. With ENo set, SIO is an asynchronous binary counter, decrementing its value by one upon each low-going pulse ("1" to "0") occurring on the SI input. Each pulse must be at least two instruction cycles wide. SK outputs the value of SKL. The SO output is equal to the value of EN3. With ENo reset, SIO is a serial shift register shifting left each instruction cycle time. The data present at SI goes into the least significant bit of SIO. SO can be enabled to output the most significant bit of SIO each cycle time. (See 4 below.) The SK output becomes a logic-controlled clock.
- With EN₁ set the IN₁ input is enabled as an interrupt input. Immediately following an interrupt, EN₁ is reset to disable further interrupts.
- 3. With EN2 set, the L drivers are enabled to output the data in Q to the L I/O ports. Resetting EN2 disables

the L drivers, placing the L I/O ports in a highimpedance input state.

4. EN₃ in conjunction with EN₀, affects the SO output. With EN₀ set (binary counter option selected) SO will output the value loaded into EN₃. With EN₀ reset (serial shift register option selected), setting EN₃ enables SO as the output of the SIO shift register

outputting serial shifted data each instruction time. Resetting EN3 with the serial shift register option selected disables SO as the shift register output; data continues to be shifted through SIO and can be exchanged with A via an XAS instruction but SO remains reset to "0". The table below provides a summary of the modes associated with EN3 and EN0.

Enable Register Modes — Bits EN₃ and EN₀

EN ₃	EN ₀	SIO	SI	so	SK
0	0	Shift Register	Input to Shift Register	0	If SKL = 1, SK = Clock
					If $SKL = 0$, $SK = 0$
1	0	Shift Register	Input to Shift Register	Serial Out	If SKL = 1, SK = Clock
					If $SKL = 0$, $SK = 0$
0	1	Binary Counter	Input to Binary Counter	0	If SKL = 1, SK = 1
					If SKL = 0, SK = 0
1	1	Binary Counter	Input to Binary Counter	1	If SKL = 1, SK = 1
					If $SKL = 0$, $SK = 0$

Interrupt

The following features are associated with the IN_1 interrupt procedure and protocol and must be considered by the programmer when utilizing interrupts.

- a. The interrupt, once acknowledged as explained below, pushes the next sequential program counter address (PC + 1) onto the stack, pushing in turn the contents of the other subroutine-save registers to the next lower level (PC+1 → SA → SB → SC). Any previous contents of SC are lost. The program counter is set to hex address 0FF (the last word of page 3) and EN₁ is reset.
- b. An interrupt will be acknowledged only after the following conditions are met:
 - 1. EN₁ has been set.
 - 2. A low-going pulse ("1" to "0") at least two instruction cycles wide occurs on the IN1 input.
 - A currently executing instruction has been completed.
 - 4. All successive transfer of control instructions and successive LBIs have been completed (e.g., if the main program is executing a JP instruction which transfers program control to another JP instruction, the interrupt will not be acknowledged until the second JP instruction has been executed).
- c. Upon acknowledgement of an interrupt, the skip logic status is saved and later restored upon popping of the stack. For example, if an interrupt occurs during the execution of ASC (Add with Carry, Skip on Carry) instruction, which results in carry, the skip logic status is saved and program control is transferred to the interrupt servicing routine at hex address OFF. At the end of the interrupt routine, a RET instruction is executed to "pop" the stack and return program control to the instruction following the original ASC. At this time, the skip logic is enabled and skips this instruction because of the previous ASC carry. Subroutines and LQID instructions should not be nested


within the interrupt servicing routine since their popping the stack will enable any previously saved main program skips, interfering with the orderly execution of the interrupt routine.

- d. The first instruction of the interrupt routine at hex address 0FF must be a NOP.
- A LEI instruction can be put immediately before the RET to re-enable interrupts.

Initialization

The Reset Logic will initialize (clear) the device upon power-up if the power supply rise time is less than 1ms and greater than 1 μ s. If the power supply rise time is greater than 1ms, the user must provide an external RC network and diode to the RESET pin as shown below. The RESET pin is configured as a Schmitt trigger input. If not used it should be connected to V_{CC} . Initialization will occur whenever a logic "0" is applied to the RESET input, provided it stays low for at least three instructio cycle times.

Upon initialization, the PC register is cleared to 0 (ROM address 0) and the A, B, C, D, EN, and G registers are cleared. The SK output is enabled as a SYNC output, providing a pulse each instruction cycle time. Data Memory (RAM) is not cleared upon initialization. The first instruction at address 0 must be a CLRA.



Power-Up Clear Circuit

Oscillator

There are four basic clock oscillator configurations available as shown by Figure 4.

- a. Crystal Controlled Oscillator. CKI and CKO are connected to an external crystal. The instruction cycle time equals the crystal frequency divided by 32 (optional by 16 or 8).
- b. External Oscillator. CKI is an external clock input signal. The external frequency is divided by 32 (optional by 16 or 8) to give the instruction cycle time. CKO is now available to be used as the RAM power supply (V_B), as a general purpose input, or as a SYNC input.
- c. RC Controlled Oscillator. CKI is configured as a single pin RC controlled Schmitt trigger oscillator. The instruction cycle equals the oscillation frequency divided by 4. CKO is available as the RAM power supply (V_B) or as a general purpose input
- d. Externally Synchronized Oscillator. Intended for use in multi-COP systems, CKO is programmed to function as an input connected to the SK output of another COP chip operating at the same frequency (COP chip with L or C suffix) with CKI connected as shown. In this configuration, the SK output connected to CKO must provide a SYNC (instruction cycle) signal to CKO, thereby allowing synchronous data transfer between the COPs using only the SI and SO serial I/O pins in conjunction with the XAS instruction. Note that on power-up SK is automatically enabled as a

SYNC output (See Functional Description, Initialization, above).


CKO Pin Options

In a crystal controlled oscillator system, CKO is used as an output to the crystal network. As an option CKO can be a SYNC input as described above. As another option CKO can be a general purpose input, read into bit 2 of A (accumulator) upon execution of an INIL instruction. As another option, CKO can be a RAM power supply pin (V_R), allowing its connection to a standby/backup power supply to maintain the integrity of RAM data with minimum power drain when the main supply is inoperative or shut down to conserve power. Using either option is appropriate in application where the ETL9420/L9421/L9421 system timing configuration does not require use of the CKO pin.

RAM Keep-Alive Option (Not available on ETL9422)


Selecting CKO as the RAM power supply (V_{R}) allows the user to shut off the chip power supply (V_{CC}) and maintain data in the RAM. To insure that RAM data integrity is maintained, the following conditions must be met:

- RESET must go low before V_{CC} goes below spec during power-off; V_{CC} must be within spec before RESET goes high on power-up.
- During normal operation V_R must be within the operating range of the chip, with (V_{CC} − 1) ≤ V_R ≤ V_{CC}.
- V_R must be ≥ 3.3V with V_{CC} off.



Crystal Oscillator

Crystal Value	Component Values				
Válue	R1 (Ω)	R2 (Ω)	C1 (pF)	C2 (pF)	
455 kHz	4.7k	1M	220	220	
2.097 MHz	1k	1M	30	6-36	



RC Controlled Oscillator

R (kΩ)	C (pF)	Instruction Cycle Time (µ8)
51	100	19 ± 15%
82	56	19 ± 13%

Note: 200k ≥ R ≥ 25k 360 pF ≥ C ≥ 50 pF

FIGURE 4-ETL9420/L9421/L9422 OSCILLATOR

I/O Options

ETL9420/L9421/L9422 outputs have the following optional configurations, illustrated in Figure 5:

- a. Standard an enhancement mode device to ground in conjunction with a depletion-mode device to V_{CC}, compatible with LSTTL and CMOS input requirements. Available on SO, SK, and all D and G outputs.
- b. Open-Drain an enhancement-mode device to ground only, allowing external pull-up as required by the user's application. Available on SO, SK, and all D and G outputs.
- c. Push-Pull An enhancement-mode device to ground in conjunction with a depletion-mode device paralleled by an enhancement-mode device to V_{CC}. This configuration has been provided to allow for fast rise and fall times when driving capacitive loads. Available on SO and SK outputs only.
- d. Standard L same as a., but may be disabled. Available on L outputs only.
- e. Open Drain L same as b., but may be disabled.
 Available on L outputs only.
- f. LED Direct Drive an enhancement-mode device to ground and to V_{CC}, meeting the typical current sourcing requirements of the segments of an LED display. The sourcing device is clamped to limit current flow. These devices may be turned off under program control (See Functional Description, EN Register), placing the outputs in a high-impedance state to provide required LED segment blanking for a multiplexed display. Available on L outputs only.
- g. TRI-STATE® Push-Pull an enhancement-mode device to ground and V_{CC}. These outputs are TRI-STATE outputs, allowing for connection of these outputs to a data bus shared by other bus drivers. Available on L outputs only.

ETL9420/L9421/L9422 inputs have the following optional configurations.

- h. An on-chip depletion load device to V_{CC}.
- A Hi-Z input which must be driven to a "1" or "0" by external components.

The above input and output configurations share common enhancement-mode and depletion-mode devices. Specifically, all configurations use one or more of six devices (numbered 1-6, respectively). Minimum and maximum current (l_{OUT} and V_{OUT}) curves are given in Figure 6 for each of these devices to allow the designer to effectively use these I/O configurations in designing a ETI 9420/1.9421 system.

The SO, SK outputs can be configured as shown in a., b., or c. The D and G outputs can be configured as shown in a. or b. Note that when inputting data to the G ports, the G outputs should be set to "1". The L outputs can be configured as in d., e., f. or g.

An important point to remember if using configuration d. or f. with the L drivers is that even when the L drivers are disabled, the depletion load device will source a small amount of current (see Figure 6, device 2); however, when the L lines are used as inputs, the disabled depletion device cannot be relied on to source sufficient current to pull an input to a logic 1.

ETL9421

If the ETL9420 is bonded as a 24-pin device, it becomes the ETL9421, illustrated in Figure 2, ETL9420/L9421 Connection Diagrams. Note that the ETL9421 does not contain the four general purpose IN inputs (IN3-IN0). Use of this option precludes, of course, use of the IN options and the interrupt feature. All other options are available for the ETL9421.

ETL9422


If the ETL9420is bonded as a 20-pin device, it becomes the ETL9422, as illustrated in Figure 2. Note that the ETL9422 contains all the ETL9421 pins except D₀, D₁, G₀, and G₁, ETL9422 also does not allow RAM power supply input as a valid CKO pin option.




a. Standard Output




b. Open-Drain Output




c. Push-Pull Output




d. Standard L Output






f. LED (L Output)



a. TRI-STATE® Push-Pull (L Output)




e. Open-Di Jin L Output


h. Input with Load





i. Hi-Z Input




Source current for SO and SK in push-pull









Source Current for L0-L7 in TRI-STATE ® Configuration (High Current Option)




Source current for standard output configuration




Source Current for L0-L7 in TRI-STATE® Configuration (Low Current Option)




LED output source current (for high current LED option)




LED output source current (for low current LED option)




LED Output Direct Segment and Digit Drive (High Current Options on L0-L7) (Very High Current Options on D0-D3 or G0-G3)




LED Output Direct Segment Drive




Output sink current for SO and SK



Output sink current for L₀-L₇ and standard drive option for D₀-D₃ and G₀-G₃



Output Sink Current G0-G3 and D0-D3 with Very High



Output sink current for Go-G3 and Do-D3 (for high current option)




FIGURE 6 - ETL9420/L9421/L9422 INPUT/OUTPUT CHARACTERISTICS




FIGURE 7 - ETL9320/L9321/L9322 INPUT/OUTPUT CHARACTERISTICS

ETL9420/L9421/L9422 - INSTRUCTION SET

Table 1 is a symbol table providing internal architecture, instruction operand and operational symbols used in the instruction set table.

Table 2 provides the mnemonic, operand, machine code, data flow, skip conditions, and description associated with each instruction in the ETL9420/L9421/L9422 instruction set.

TABLE 1 — ETL9420/L9421/L9422 INSTRUCTION SET TABLE SYMBOLS

Symbol	Definition	Symbol	Definition
INTERN	AL ARCHITECTURE SYMBOLS	INSTRUCT	ION OPERAND SYMBOLS
A B	4-bit Accumulator 6-bit RAM Address Register	đ	4-bit Operand Field, 0 - 15 binary (RAM Digit Select)
Br Bd	Upper 2 bits of B (register address) Lower 4 bits of B (digit address)	r	2-bit Operand Field, 0-3 binary (RAM Register Select)
С	1-bit Carry Register	a	10-bit Operand Field, 0 - 1023 binary (ROM Address)
D EN	4-bit Data Output Port 4-bit Enable Register	у	4-bit Operand Field, 0 - 15 binary (Immediate Data)
G IL	A-bit Register to latch data for G I/O Port Two 1-bit Latches associated with the IN ₃ or IN ₀ Inputs	RAM(s) ROM(t)	Contents of RAM location addressed by s Contents of ROM location addressed by t
IN	4-bit Input Port		
L	8-bit TRI-STATE I/O Port		
М	4-bit contents of RAM Memory pointed to by B Register	OPERATIO	NAL SYMBOLS
PC	10-bit ROM Address Register (program	+	Plus
	counter)	_	Minus
Q	8-bit Register to latch data for L I/O Port	-	Replaces
SA	10-bit Subroutine Save Register A		is exchanged with
SB	10-bit Subroutine Save Register B	=	Is equal to
SC	10-bit Subroutine Save Register C	Ā	The ones complement of A
SIO	4-bit Shift Register and Counter	Φ	Exclusive-OR
SK	Logic-Controlled Clock Output	:	Range of values

TABLE 2 — ETL9420/L9421/L9422 INSTRUCTION SET

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
ARITHMETI	C INSTRU	CTIONS	6			
ASC		30	[0011]0000]	A + C + RAM(B) → A Carry → C	Carry	Add with Carry, Skip on- Carry
ADD		31	00110001	A + RAM(B) → A	None	Add RAM to A
ADT		4A	0100 1010	A + 10 ₁₀ - A	None	Add Ten to A
AISC	у	5-	[0101] y	A + y - A	Carry	Add Immediate, Skip on Carry (y ≠ 0)
CASC		10.	[0001]0000]	Ā + RAM(B) + C → A Carry → C	Carry	Complement and Add with Carry, Skip on Carry
CLRA		00	0000 0000	0 → A	None	Clear A
COMP		40	0100 0000	Ā → A	None	Ones complement of A to A
NOP		44	01000100	None	None	No Operation
RC		32	[0011]0010]	"0" → C	None	Reset C
sc		22	00100010	"1" → C	None	Set C
XOR		02	[0000]0010]	A⊕RAM(B) → A	None	Exclusive-OR RAM with A
TRANSFER	OF CON	TROL IN	ISTRUCTIONS			
JID		FF	[1111]1111	ROM (PC9:8, A,M) → PC7:0	None	Jump Indirect (Note 3)
JMP	а	6- 	0 1 1 0 0 0 a _{9:8}	a → PC	None	Jump
JP	a		[1] a _{6:0} (pages 2,3 only) or	a → PC _{6:0}	None	Jump within Page (Note 4)
			[1 1] a _{5:0} (all other pages)	a → PC _{5:0}		
JSRP	a		[10] a _{5:0}	PC + 1 → SA → SB → SC 0010 → PC _{9:6} a → PC _{5:0}	None	Jump to Subroutine Page (Note 5)
JSR	a	6-	0 1 1 0 1 0 a _{9:8}	PC+1 → SA → SB → SC a → PC	None	Jump to Subroutine
RET		48	0100 1000	SC → SB → SA → PC	None	Return from Subroutine
RETSK		49	0100[1001]	SC → SB → SA → PC	Always Skip on Return	Return from Subroutine

then Skip

TABLE 2 — ETL9420/L9421/L9422 INSTRUCTION SET (continued)

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
MEMORY F	REFERENCI	INSTR	RUCTIONS			
CAMQ		33 3C	00110011	A → Q _{7:4} RAM(B) → Q _{3:0}	None	Copy A, RAM to Q
CQMA		33 2C	00110011	Q _{7:4} → RAM(B) Q _{3:0} → A	None	Copy Q to RAM, A
LD	r	-5	00 r 0101	RAM(B) → A Brer→ Br	None	Load RAM into A, Exclusive-OR Br with r
LDD	r,d	23	0010 0011 00 r d	RAM(r,d) → A	None	Load A with RAM pointed to directly by r,d
LQID		BF	[1011]1111]	ROM(PC _{9;8} ,A,M) → Q SB → SC	None	Load Q Indirect (Note 3)
RMB	0 1 2 3	4C 45 42 43	0 1 0 0 0 1 1 0 0 0 1 0 0 0 1 0 1 0 1 0 0 0 0 1 0 0 1 0 0 0 0 1 1	0 → RAM(B) ₀ 0 → RAM(B) ₁ 0 → RAM(B) ₂ 0 → RAM(B) ₃	None	Reset RAM Bit
SMB	0 1 2 3	4D 47 46 4B	0100 1101 0100 1101 0100 0110 0100 1011	1 → RAM(B) ₀ 1 → RAM(B) ₁ 1 → RAM(B) ₂ 1 → RAM(B) ₃	None	Set RAM Bit
STII	у	7-	[0 1 1 1] y	y → RAM(B) Bd + 1 →Bd	None	Store Memory Immediate and Increment Bd
x	r	-6	[00] [0110]	RAM(B) ↔ A *Br⊕r → Br	None	Exchange RAM with A, Exclusive-OR Br with r
XAD	r,đ	23	0010 0011 10 r - d	RAM(r,d) ** A	None	Exchange A with RAM pointed to directly by r,d
XDS	r	-7	00 r 0111	RAM(B) ↔ A Bd – 1 → Bd Br ⊕ r → Br	Bd decrements past 0	Exchange RAM with A and Decrement Bd, Exclusive-OR Br with r
XIS	r	-4	[00] r [0100]	RAM(B) ↔ A Bḍ + 1 → Bd Br ⊕r → Br	Bd increments past 15	Exchange RAM with A and Increment Bd, Exclusive-OR Br with r
REGISTER	REFERENC	E INST	RUCTIONS			
CAB		50	01010000	A → Bd	None	Copy A to Bd
CBA		4E	0100 1110	Bd → A	None	Copy Bd to A
LBI	r.d	33	00 r (d - 1) (d = 0, 9:15) or [0011]0011 10 r d (any d)	r,a → B	Skip until not a LBI	Load B Immediate with r,d (Note 6)
LEI	у	33 6-	[0 0 1 1] 0 0 1 1]	y → EN	None	Load EN Immediate (Note 7
XABR		12	[0001]0010]	A ++ Br (0,0 -+ A3,A2)	None	Exchange A with Br

TABLE 2 - ETL9420/L9421/L9422 INSTRUCTION SET (continued)

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
TEST INST	RUCTION	S				
SKC		20	00100000		C = "1"	Skip if C is True
SKE		21	00100001		A = RAM(B)	Skip if A Equals RAM
SKGZ		33 21	00110011		G _{3:0} = 0	Skip if G is Zero (all 4 bits)
SKGBZ	0 1 2 3	33 01 11 03 13	00110011 00000001 00010001 0000011	1st byte 2nd byte	G ₀ = 0 G ₁ = 0 G ₂ = 0 G ₃ = 0	Skip if G Bit is Zero
SKMBZ	0 1 2 3	01 11 03 13	0000 0001 0001 0001 0000 0011		$RAM(B)_0 = 0$ $RAM(B)_1 = 0$ $RAM(B)_2 = 0$ $RAM(B)_3 = 0$	Skip if RAM Bit is Zero
SKT		41	0100 0001		*A time-base counter carry has occurred since last test	Skip on Timer (Note 3)
INPUT/OUT	PUT INST	RUCTIO	NS			
ING		33 2A	0011 0011	G → A	None	Input G Ports to A
ININ		33 28	00100011	IN → A	None	input IN inputs to A (Note 2)
INIL		33 29	0011 0011	IL3, CKO, "0", IL0 → A	None	Input IL Latches to A (Note 3)
iNL		33 2E	0011 0011	L _{7:4} → RAM(B) L _{3:0} → A	None	Input L Ports to RAM,A
OBD		33 3E	00110011	Bd → D	None	Output Bd to D Outputs
OGI	У	33 5-	0011 0011 0101 y	y → G	None	Output to G Ports Immediate
OMG		33 3A	00110011	RAM(B) → G	None	Output RAM to G Ports
XAS		4F	0100[1111]	A ++ SIO, C -+ SKL	None	Exchange A with SIO

Note 1: All subscripts for alphaetical symbols indicate bit numbers unless explicitly defined (e.g., Br and Bd are explicitly defined). Bits are numbered 0 to N where 0 signifies the least significant bit (low-order, right-most bit). For example, Agindicates the most significant (left-most) bit of the 4-bit A register.

Note 2: The ININ instruction is only available on the 28-pin ETL9420 as the other devices do not contain the IN inputs.

Note 3: For additional information on the operation of the XAS, JID, LQID, INIL, and SKT instructions, see below.

Note 4: The JP instruction allows a jump, while in subroutine pages 2 or 3, to any ROM location within the two-page boundary of pages 2 or 3. The JP instruction, otherwise, permits a jump to a ROM location within the current 64-word page. JP may not jump to the last word of a page. Note 5: A JSRP transfers program control to subroutine page 2 (0010 is loaded into the upper 4 bits of P). A JSRP may not be used when in

pages 2 or 3. USRP may not jump to the last word in page 2.

Note 6: LBI is a single-byte instruction if d = 0, 9, 10, 11, 12, 13, 14 or 15. The machine code for the lower 4 bits equals the binary value of the "d"

data minus 1, e.g., to load the lower four bits of B (Bd) with the value 9 (1001₂), the lower 4 bits of the LBI instruction equal 8 (1000₂). To load 0, the lower 4 bits of the LBI instruction should equal 15 (1111₂).

Note 7: Machine code for operand field y for LEI instruction should equal the binary value to be latched into EN, where a "1" or "0" in each bit of EN corresponds with the selection or deselection of a particular function associated with each bit. (See Functional Description EN Register).

(Note 3)

The following information is provided to assist the user in understanding the operation of several unique instructions and to provide note useful to programmers in writing ETL9420/L9421/L9422 programs.

XAS Instruction

XAS (Exchange A with SIO) exchanges the 4-bit contents of the accumulator with the 4-bit contents of the SIO register. The contents of SIO will contain serial-in/serial-out shift register or binary counter data, depending on the value of the EN register. An XAS instruction will also affect the SK output. (See Functional Description, EN Register, above.) If SIO is selected as a shift register, an XAS instruction must be performed once every 4 instruction cycles to effect a continuous data stream.

JID Instruction

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by A and M. It loads the lower 8 bits of the ROM address register PC with the contents of ROM addressed by the 10-bit word, PC_{9:8}, A, M, PC₉ and PC₈ are not affected by this instruction.

Note that JID requires 2 instruction cycles to execute.

INIL Instruction

INIL (Input IL Latches to A) inputs 2 latches, IL3 and IL0 (see Figure 8) and CKO into A. The IL3 and IL0 latches are set if a low-going pulse ("1" to "0") has occurred on the INg and INg inputs since the last INIL instruction. provided the input pulse stays low for at least two instruction times. Execution of an INIL inputs IL3 and IL0 into A3 and A0 respectively, and resets these latches to allow them to respond to subsequent low-going pulses. on the IN3 and IN0 lines. If CKO is mask programmed as a general purpose input, an INIL will input the state of CKO into A2. If CKO has not been so programmed, a "1" will be placed in A2. A "0" is always placed in A1 upon the execution of an INIL. The general purpose inputs IN3-IN0 are input to A upon execution of an ININ instruction. (See Table 2, ININ instruction.) INIL is useful in recognizing pulses of short duration or pulses which occur too often to be read conveniently by an ININ instruction. IL latches are not cleared on reset.

LQID Instruction

LQID (Load Q Indirect) loads the 8-bit Q register with the contents of ROM pointed to by the 10-bit word PC9, PC8, A, M. LQID can be used for table lookup or code conversion such as BCD to seven-segment. The LQID instruction "pushes" the stack (PC+1 → SA → SB →SC) and replaces the least significant 8 bits of PC as follows: A → PC7:4, RAM(B) → PC3:0, leaving PC9 and PC8 unchanged. The ROM data pointed to by the new address is fetched and loaded into the Q latches. Next, the stack is "popped" (SC → SB → SA →PC), restoring the saved value of PC to continue sequential program execution. Since LQID pushes SB → SC, the previous contents of SC are lost. Also, when LQID pops the stack, the previously pushed contents of SB are left in SC. The net result is that the contents of SB are placed in SC (SB → SC). Note that LQID takes two instruction cycle times to execute.




FIGURE 8 - INIL HARDWARE IMPLEMENTATION

SKT Instruction

The SKT (Skip On Timer) instruction tests the state of an internal 10-bit time-base counter. This counter divides the instruction cycle clock frequency by 1024 and provides a latched indication of counter overflow. The SKT instruction tests this latch, executing the next program instruction if the latch is not set. If the latch has been set since the previous test, the next program instruction is skipped and the latch is reset. The features associated with this instruction, therefore, allow the ELT9420/L9421/L9422 to generate its own tim-base for real-time processing rather than relying on an external input signal.

For example, using a 2.097 MHz crystal as the time-base to the clock generator, the instruction cycle clock frequency will be 65KHz (crystal frequency +32) and the binary counter output pulse frequency will be 64Hz. For time-of-day or similar real-time processing, the SKT instruction can call a routine which increments a "seconds" counter every 64 ticks.

Instruction Set Notes

- The first word of a ETL9420/L9421/L9422 programm (ROM address 0) must be a CLRA (Clear A) instruction.
- b. Although skipped instructions are not executed, one instruction cycle time is devoted to skipping each byte of the skipped instruction. Thus all program paths except JID and LQID take the same number of cycle times whether instructions are skipped or executed. JID and LQID instructions take 2 cycles if executed and 1 cycle if skipped.
- c. The ROM is organized into 16 pages of 64 words each. The Program Counter is a 10-bit binary counter, and will count through page boundaries. If a JP, JSRP, JID or LQID instruction is located in the last word of a page, the instruction operates as if it were in the next page. For example: a JP located in the last word of a page will jump to a location in the next page. Also, a LQID or JID located in the last word of page 3, 7, 11, or 15 will access data in the next group of four pages.

OPTION LIST

The ETL9420/L9421/L9422 mask-programmable options ar assigned numbers which correspond with the ETL9420 pins.

The following is a list of ETL9420 options. When specifying a ETL9421 chip, Options 9, 10, 19, and 20 must all be set to zero. When specifying a ETL9422 chip, options 9, 10, 19, and 20 must all be set to zero; options 21 and 22 may not be set to one, three or five; and option 2 may not be set to one. The options are programmed at the same time as the ROM pattern to provide the user with the hardware flexibility to interface to various I/O components using little or no external circuitry.

```
Option 1 = 0: Ground Pin - no options available
Option 2: CKO Output
   = 0: clock generator output to crystal/resonator
        (0 not allowable value if Option 3 = 3)
   = 1: pin is RAM power supply (VR) input (not
        available on the ETL9422)
   = 2: general purpose input with load device to Voc
   = 3: general purpose input. Hi-Z
   = 4: multi-COP SYNC input (CKI + 32, CKI + 16)
   = 5: multi-COP SYNC input (CKI + 8)
Option 3: CKI Input
   = 0: oscillator input divided by 32 (2 MHz max.)
   = 1: oscillator input divided by 16 (1 MHz max.)
   = 2: oscillator input divided by 8 (500 kHz max.)
   = 3: single-pin RC controlled oscillator (+4)
   = 4: Schmitt trigger clock input (+4)
Option 4: RESET Input
   = 0: load device to V<sub>CC</sub>
   = 1: Hi-Z input
Option 5: L7 Driver
   = 0: Standard output
   = 1: Open-drain output
   = 2: High current LED direct segment drive output
   = 3: High current TRI-STATE® push-pull output
   = 4: Low-current LED direct segment drive output
   = 5: Low-current TRI-STATE® push-pull output
Option 6: L6 Driver
   same as Option 5
Option 7: L<sub>5</sub> Driver
   same as Option 5
Option 8: L4 Driver
   same as Option 5
Option 9: IN1 Input
   = 0: load device to V<sub>CC</sub>
   = 1: Hi-Z input
Option 10: IN2 Input:
   same as Option 9
Option 11: V<sub>CC</sub> pin
   = 0: Standard V<sub>CC</sub>
   = 1: Optional higher voltage V<sub>CC</sub>
Option 12: La Driver
  same as Option 5
Option 13: Lo Driver
  same as Option 5
Option 14: L1 Driver
  same as Option 5
```

Option 15: Ln Driver

Option 16: SI Input

Option 17: SO Driver

same as Option 5

same as Option 9

= 0: standard output

= 2: push-pull output

= 1: open-drain output

Ontion 18: SK Driver same as Option 17 Option 19: INo Input same as Option 9 Option 20: IN₃ Input same as Option 9 Option 21: Go I/O Port = 0: very-high current standard output = 1: very-high current open-drain output = 2: high current standard output = 3: high current open-drain output = 4: standard LSTTL output (fanout = 1) = 5: open-drain LSTTL output (fanout = 1) Option 22: G₁ I/O Port same as Option 21 Option 23: Go I/O Port same as Option 21 Option 24: G₃ I/O Port same as Option 21 Option 25: D3 Output same as Option 21 Option 26: Do Output same as Option 21 Option 27: D₁ Output same as Option 21 Option 28: Do Output same as Option 21 Option 29: L Input Levels = 0: standard TTL input levels ("0" = 0.8V, "1" = 2.0V)= 1: higher voltage input levels ("0" = 1.2V, "1" = 3.6V)Option 30: IN Input Levels same as Option 29 Option 31: G Input Levels same as Option 29 Option 32: SI Input Levels same as Option 29 Option 33: RESET Input = 0: Schmitt trigger input = 1: standard TTL input levels = 2: higher voltage input levels Option 34: CKO Input Levels (CKO = input; Option 2 = 2.31same as Option 29 Option 35 COP Bonding = 0: ETL9420 (28-pin device) = 1: ETL9421 (24-pin device) = 2: 28 and 24-pin versions

= 3: ETL9422 (20-pin device)

= 4: 28- and 20-pin versions

= 5: 24- and 20-pin versions

= 6: 28-, 24-, and 20-pin versions

TEST MODE (Non-Standard Operation)

The SO output has been configured to provide for standard test procedures for the custom-programmed ETLS420. With SO forced to logic "1", two test modes are provided, depending upon the value of SI:

- a. RAM and Internal Logic Test Mode (SI = 1)
- b. ROM Test Mode (SI = 0)


These special test modes should not be employed by the user; they are intended for manufacturing test only.

APPLICATION 1 : ETL9420 General Controller

Figure 9 shows an interconnect diagram for a ETL9420 used as a general controller. Operation of the system is as follows:

 The L₇-L₀ outputs are configured as LED Direct Drive outputs, allowing direct connection to the segments of the display.

- The D₃-D₀ outputs drive the digits of the multiplexed display directly and scan the columns of the 4×4 keyboard matrix.
- The IN3-IN0 inputs are used to input the 4 rows of the keyboard matrix. Reading the IN lines in conjunction with the current value of the D outputs allows detection, debouncing, and decoding of any one of the 16 keyswitches.
- 4. CKI is configured as a single-pin oscillator input allowing system timing to be controlled by a single-pin RC network. CKO is therefore available for use as a V_R RAM power supply pin. RAM data integrity is thereby assured when the main power supply is shut down (see RAM Keep-Alive option description).
- SI is selected as the input to a binary counter input. With SIO used as a binary counter, SO and SK can be used as general purpose outputs.
- The 4 bidirectional G I/O ports (G₃-G₀) are available for use as required by the user's application.




*SO, SI, SK MAY ALSO BE USED FOR SERIAL I/O


FIGURE 9 - ETL9420 KEYBOARD/DISPLAY INTERFACE

COPS, MICROWIRE and TRISTATE are registered trademarks of National Semiconductor Corp.

PHYSICAL DIMENSIONS










PHYSICAL DIMENSIONS



CB-194



N SUFFIX
PLASTIC PACKAGE

These specifications are subject to change without notice. Please inquire with our sales offices about the availability of the different products.

Printed in France


EMICONDUCTEURS


The ETL9444/L9445 and ETL9344/L9345 Single-Chip N-Channel Microcontrollers are fully compatible with the COPS® family, fabricated using N-channel, silicon gate XMOS technology. They are complete microcomputers containing all system timing, internal logic, ROM, RAM and I/O necessary to implement dedicated control functions in a variety of applications. Features include single supply operation, a variety of output configuration options, with an instruction set, internal architecture and I/O scheme designed to facilitate keyboard input, display output and BCD data manipulation. The ETL9445 is identical to the ETL9444, except with 19 I/O lines instead of 23:They are an appropriate choice for use in numerous human interface control environments. Standard test procedures and reliable high-density fabrication techniques provide the medium to large volume customers with a customized controller oriented processor at a low end-product cost.

The ETL9344/L9345 are exact functional equivalents, but extended temperature range versions of the ETL9444/L9445 respectively.


- Low cost
- Powerful instruction set
- 2k × 8 ROM, 128 × 4 RAM
- 23 I/O lines (ETL9444)
- True vectored interrupt, plus restart
- Three-level subroutine stack
- 16 us instruction time
- Single supply operation (4.5-6.3V)
- Low current drain (13mA max.)
- Internal time-base counter for real-time processing
- Internal binary counter register with MICROWIRE® serial I/O capability
- General purpose and TRI-STATE[®] outputs
- LSTTL/CMOS compatible in and out
- Direct drive of LED digit and segment lines
- Software/hardware compatible with other members of ET 9400 family
- Extended temperature range devices ETL9344/L9345 (-40° C to + 85° C)
- Wider supply range (4.5-9.5V) optionally available

NMOS





JULY 1986 1/24



ETL9444/L9445

ABSOLUTE MAXIMUM RATINGS

Voltage at Any Pin Relative to GND -0.5V to +10V
Ambient Operating Temperature 0°C to +70°C
Ambient Storage Temperature -65°C to +150°C
Lead Temperature (Soldering, 10 seconds) 300°C
Power Dissipation 0.75 Watt at 25°C
Total Source Current 120 mA
Total Sink Current 120 mA

Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC ELECTRICAL CHARACTERISTICS $0^{\circ}C \leqslant T_{A} \leqslant +70^{\circ}C$, $4.5V \leqslant V_{CC} \leqslant 9.5V$ (Unless otherwise specified)

Parameter	Conditions	Min.	Max.	Units
Standard Operating Voltage (V _{CC})	Note 1	4.5	6.3	V
Optional Operating Voltage (V _{CC})		4.5	9.5	v
Power Supply Ripple	peak to peak	-	0.5	V
Operating Supply Current	all inputs and outputs open	-	13	m A
Input Voltage Levels				
CKI Input Levels				
Crystal Input (÷32, ÷16, ÷8)				
Logic High (V _{IH})		2.0 -0.3	0.4	V V
Logic Low (V _{IL})		-0.3	0.4	·
Schmitt Trigger Input (÷4) Logic High (V _{IH})		0.7 V _{CC}	_	l v 1
Logic Fight (VIII)		-0.3	0.6	v
RESET Input Levels	Schmitt trigger input			
Logic High	Schille trigger input	0.7 V _{CC}	-	l v i
Logic Low		-0.3	0.6	V
SO Input Level (Test mode)		2.0	2.5	v
All Other Inputs				
Logic High	V _{CC} = Max.	3.0	-	V
Logic High	with TTL trip level options	2.0 -0.3	0.8	v v
Logic Low Logic High	selected, $V_{CC} = 5V \pm 5\%$ with high trip level options	3.6	0.8	l v
Logic Low	selected	-0.3	1.2	ľ
Input Capacitance	33.3.3.3	_	7	pF
Hi-Z Input Leakage		-1	+1	μΑ
Output Voltage Levels			ł	
LSTTL Operation	V _{CC} = 5V ± 5%		l	
Logic High (V _{OH})	I _{OH} = -25 _µ A	2.7	_	v
Logic Low (V _{OL})	$I_{OL} = 0.36 \text{mA}$	-	0.4	V
CMOS Operation				
Logic High	I _{OH} = -10 µA	V _{CC} - 1	- 0.2	V V
Logic Low	I _{OL} = +10 µA		0.2	V

Note 1: VCC voltage change must be less than 0.5V in a 1 ms period to maintain proper operation.

ETL9444/L9445

DC ELECTRICAL CHARACTERISTICS (continued) 0° C \leq T_A \leq +70°C, 4.5V \leq V_{CC} \leq 9.5V (Unless otherwise specified)

Parameter	Conditions	Min.	Max.	Units
Output Current Levels		T		
Output Sink Current				
SO and SK Outputs (I _{OL})	$V_{CC} = 9.5V, V_{OL} = 0.4V$	1.8	-	mA.
	$V_{CC} = 6.3V, V_{OL} = 0.4V$	1.2	-	mA
	$V_{CC} = 4.5V, V_{OL} = 0.4V$	0.9	-	mA
L ₀ -L ₇ Outputs and Standard	$V_{CC} = 9.5V, V_{OL} = 0.4V$	0.8	-	mA
G ₀ -G ₃ , D ₀ -D ₃ Outputs (I _{OL})	$V_{CC} = 6.3V, V_{OL} = 0.4V$	0.5	-	mA.
	$V_{CC} = 4.5V, V_{OL} = 0.4V$	0.4	_	mA
G ₀ -G ₃ and D ₀ -D ₃ Outputs with	$V_{CC} = 9.5V, V_{OL} = 1.0V$	15	_	mA.
High Current Options (I _{OL})	$V_{CC} = 6.3V, V_{OL} = 1.0V$ $V_{CC} = 4.5V, V_{OL} = 1.0V$	7.5	_	mA mA
0.0.5 5 0.0.0 0.45 45 45	1	30		\$
G ₀ -G ₃ and D ₀ -D ₃ Outputs with Very High Current Options (I _{OL})	$V_{CC} = 9.5V, V_{OL} = 1.0V$ $V_{CC} = 6.3V, V_{OL} = 1.0V$	22	_	mA mA
very riigh current options (IOD)	$V_{CC} = 4.5V, V_{OL} = 1.0V$	15	_	mA
CKI (Single-pin RC oscillator)	$V_{CC} = 4.5V, V_{IH} = 3.5V$	2	_	mA
CKO	$V_{CC} = 4.5V, V_{OL} = 0.4V$	0.2	-	mA
Output Source Current				}
Standard Configuration,	$V_{CC} = 9.5V, V_{OH} = 2.0V$	-140	-800	μΑ
All Outputs (I _{OH})	$V_{CC} = 6.3V, V_{OH} = 2.0V$	-75	-480	μΑ
	$V_{CC} = 4.5V, V_{OH} = 2.0V$	-30	-250	μΑ
Push-Pull Configuration	$V_{CC} = 9.5V, V_{OH} = 4.75V$	-1.4	-	mA
SO and SK Outputs (I _{OH})	$V_{CC} = 6.3V, V_{OH} = 2.4V$	-1.4	-	mA
	V _{CC} = 4.5V, V _{OH} = 1.0V	-1.2	-	mA
LED Configuration, L ₀ -L ₇	N 05V V 00V	1	100	
Outputs, Low Current Driver Option (I _{OH})	$V_{CC} = 9.5V, V_{OH} = 2.0V$ $V_{CC} = 6.0V, V_{OH} = 2.0V$	-1.5 -1.5	-18 -13	mA mA
LED Configuration, Ln-L7	VCC = 0.0 V, VOH = 2.0 V	1 "."	1	""
Outputs, High Current	$V_{CC} = 9.5V, V_{OH} = 2.0V$	-3.0	-35	mA
Driver Option (I _{OH})	$V_{CC} = 6.0V, V_{OH} = 2.0V$	-3.0	-25	mA
TRI-STATE® Configuration,	V _{CC} = 9.5V, V _{OH} = 5.5V	-0.75	-	mA
Lo-L7 Outputs, Low	V _{CC} = 6.3V, V _{OH} = 3.2V	-0.8	-	mA
Current Driver Option (IOH)	$V_{CC} = 4.5V, V_{OH} = 1.5V$	-0.9	-	mA.
TRI-STATE ® Configuration,	$V_{CC} = 9.5V, V_{OH} = 5.5V$	-1.5	-	mA.
L ₀ -L ₇ Outputs, High	$V_{CC} = 6.3V, V_{OH} = 3.2V$	-1.6	-	mA
Current Driver Option (I _{OH})	$V_{CC} = 4.5V, V_{OH} = 1.5V$	-1.8	-	mA
Input Load Source Current	$V_{CC} = 5.0V, V_{IL} = 0V$	-10	-140	μΑ
CKO Output		}	1	
RAM Power Supply Option				1
Power Requirement TRI-STATE@Output Leakage	v _R = 3.3V		6.0	mA
Current		-2.5	+2.5	μΑ
Total Sink Current Allowed		1		<u> </u>
All Outputs Combined		_	120	mA.
D, G Ports		_	120	mA
L7-L4		-	4	mA
L3-L0		-	4	mA
All Other Pins		-	1.5	mA
Total Source Current Allowed		1		1
All I/O Combined		_	120	mA.
L7-L4		-	60	mA
L3-L0		-	60	mA
Each L Pin		-	30	mA
All Other Pins		_	1.5	mA.

ETL9344/L9345

ABSOLUTE MAXIMUM RATINGS

Voltage at Any Pin Relative to GND -0.5V to +10V
Ambient Operating Temperature -40°C to +85°C
Ambient Storage Temperature -65°C to +150°C
Lead Temperature (Soldering, 10 seconds)
Power Dissipation 0.75 Watt at 25°C
0.25 Watt at 85°C
Total Source Current 120 mA

Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

DC ELECTRICAL CHARACTERISTICS $-40^{\circ}\text{C} \le T_{A} \le +85^{\circ}\text{C}$, $4.5\text{V} \le V_{CC} \le 7.5\text{V}$ (Unless otherwise specified)

Parameter	Conditions	Min.	Max.	Units
Standard Operating Voltage (V _{CC})	Note 1	4.5	5.5	v
Optional Operating Voltage (V _{CC})		4.5	7.5	V
Power Supply Ripple	peak to peak	-	0.5	V
Operating Supply Current	all inputs and outputs open	-	15	mA
Input Voltage Levels				
CKI Input Levels Crystal Input Logic High (V _{IH}) Logic Low (V _{IL})		2.2 -0.3	_ 0.3	V
Schmitt Trigger Input Logic High (V _{IH}) Logic Low (V _{IL})		0.7 V _{CC} -0.3	_ 0.4	V
RESET Input Levels Logic High Logic Low	Schmitt Trigger Input	0.7 V _{CC} -0.3	_ 0.4	V
SO Input Level (Test mode)		2.2	2.5	٧
All Other Inputs				
Logic High Logic High Logic Low	$V_{CC} = Max$. with TTL trip level options selected, $V_{CC} = 5V \pm 5\%$	3.0 2.2 -0.3	- - 0.6	V V
Logic High Logic Low	with high trip level options selected	3.6 -0.3	_ 1.2	V V
Input Capacitance		-	7	pF
Hi-Z Input Leakage		-2	+2	μА
Output Voltage Levels LSTTL Operation Logic High (V _{OH}) Logic Low (V _{OL})	$V_{CC} = 5V \pm 5\%$ $I_{OH} = -20\mu A$ $I_{OL} = 0.36m A$	2.7	_ 0.4	V
CMOS Operation Logic High Logic Low	I _{OH} = -10 µA I _{OL} = +10 µA	V _{CC} - 1	_ 0.2	V

Note 1: V_{CC} voltage change must be less than 0.5V in a 1 ms period to maintain proper operation.

ETL9344/L9345

DC ELECTRICAL CHARACTERISTICS (continued) $-40^{\circ}\text{C} \le T_A \le +85^{\circ}\text{C}$, $4.5\text{V} \le \text{V}_{CC} \le 7.5\text{V}$ (Unless otherwise specified).


Parameter	Conditions	Min.	Max.	Units
Output Current Levels				
Output Sink Current			i	l
SO and SK Outputs (IOI)	$V_{CC} = 7.5V, V_{OL} = 0.4V$	1.4	_	mA
(,02)	$V_{CC} = 5.5V, V_{OL} = 0.4V$	1.0	-	mA
	$V_{CC} = 4.5V, V_{OL} = 0.4V$	0.8	-	mA
Ln-L7 Outputs, and Standard	$V_{CC} = 7.5V, V_{OL} = 0.4V$	0.6	_	mA.
Go-G ₃ , Do-D ₃ Outputs (I _{OL})	$V_{CC} = 5.5V, V_{OL} = 0.4V$	0.5	l –	mA
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	$V_{CC} = 4.5V, V_{OL} = 0.4V$	0.4	-	mA
G ₀ -G ₃ and D ₀ -D ₃ Outputs with	$V_{CC} = 7.5V, V_{OL} = 1.0V$	12	-	mA.
High Current Options (IOI)	$V_{CC} = 5.5V, V_{OL} = 1.0V$	9	-	mA.
, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	$V_{CC} = 4.5V, V_{OL} = 1.0V$	7	-	mA.
G ₀ -G ₃ and D ₀ -D ₃ Outputs with	$V_{CC} = 7.5V$, $V_{OL} = 1.0V$	24	l –	mA
Very High Current Options (IOL)	$V_{CC} = 5.5V, V_{OL} = 1.0V$	18	_	mA
, , , , , ,	$V_{CC} = 4.5V, V_{OL} = 1.0V$	14	-	mA
CKI (Single-pin RC oscillator)	$V_{CC} = 4.5V, V_{IH} = 3.5V$	2	-	mA.
СКО	$V_{CC} = 4.5V, V_{OL} = 0.4V$	0.2	l –	mA
Output Source Current			1	1
Standard Configuration,	$V_{CC} = 7.5V$, $V_{OH} = 2.0V$	-100	-9 00	μΑ
All Outputs (I _{OH})	$V_{CC} = 5.5V$, $V_{CH} = 2.0V$	-55	-600	μA
/ Carpara (10H)	V _{CC} = 4.5V, V _{OH} = 2.0V	-28	-350	μA
Push-Pull Configuration	$V_{CC} = 7.5V$, $V_{OH} = 3.75V$	-0.85	_	mA
SO and SK Outputs (I _{OH})	$V_{CC} = 7.3V$, $V_{OH} = 3.75V$ $V_{CC} = 5.5V$, $V_{OH} = 2.0V$	-1.1	_	mA
Co and on outputs (IOH)	$V_{CC} = 4.5V$, $V_{OH} = 1.0V$	-1.2	_	mA
LED Confirmation Labor	== =::	-1.4	-27	1
LED Configuration, L ₀ -L ₇ Outputs, Low Current	$V_{CC} = 7.5V$, $V_{OH} = 2.0V$ $V_{CC} = 6.0V$, $V_{OH} = 2.0V$	-1.4	-27 -17	mA mA
Driver Option (I _{OH})	$V_{CC} = 5.5V$, $V_{OH} = 2.0V$ $V_{CC} = 5.5V$, $V_{OH} = 2.0V$	-0.7	-15	mA
		l .		1
LED Configuration, L ₀ -L ₇ Outputs, High Current	$V_{CC} = 7.5V, V_{OH} = 2.0V$	-2.7 -2.7	-54 -34	mA
Driver Option (I _{OH})	$V_{CC} = 6.0V, V_{OH} = 2.0V$ $V_{CC} = 5.5V, V_{OH} = 2.0V$	-1.4	-30	mA mA
	=	1	"	
TRI-STATE®Configuration,	$V_{CC} = 7.5V, V_{OH} = 4.0V$	-0.7 -0.6	-	mA
L ₀ -L ₇ Outputs, Low Current Driver Option (I _{OH})	$V_{CC} = 5.5V, V_{OH} = 2.7V$ $V_{CC} = 4.5V, V_{OH} = 1.5V$	-0.9	_	mA mA
		ı	_	
TRI-STATE®Configuration,	$V_{CC} = 7.5V$, $V_{OH} = 4.0V$	-1.4	-	mA
L ₀ -L ₇ Outputs, High Current Driver Option (I _{OH})	$V_{CC} = 5.5 \text{W}, V_{OH} = 2.7 \text{V}$ $V_{CC} = 4.5 \text{V}, V_{OH} = 1.5 \text{V}$	-1.2 -1.8	_	mA mA
		l		i
Input Load Source Current	$V_{CC} = 5.0V, V_{IL} = 0V$	-10	-200	μΑ
CKO Output		l .		1
RAM Power Supply Option		j		
Power Requirement	$V_R = 3.3V$	-	8.0	mA
TRI-STATE®Output Leakage				
Current		-5	+5	μA
Total Sink Current Allowed				
All Outputs Combined		_	120	mA.
D, G Ports		i _	120	mA
1		l _	4	mA
L7-L4		_	4	
Lg-Lo		_	1	mA mA
All Other Pins		1	1.5	mA
Total Source Current Allowed		1		l
All I/O Combined		-	120	mA
L7-L4		! -	60	mA
L3-L0		-	60	mA
Each L Pin			30	mA
All Other Pins		1	1.5	mA

AC ELECTRICAL CHARACTERISTICS

ETL9444/L9445 : 0°C \leq T_A \leq 70°C, 4.5V \leq V_{CC} \leq 9.5V (Unless otherwise specified) ETL9344/L9345 : -40°C \leq T_A \leq +85°C, 4.5V \leq V_{CC} \leq 7.5V (Unless otherwise specified).

Parameter	Conditions	Min.	Max.	Units
Instruction Cycle Time — t _C		16	40	μS
СКІ			}	
Input Frequency — ft	÷32 mode	0.8	2.0	MHz
	÷16 mode	0.4	1.0	MHz
	÷8 mode	0.2	0.5	MHz
_	÷4 mode	0.1	0.25	MHz
Duty Cycle		30	60	%
Rise Time	$f_1 = 2 MHz$	-	120	ns
Fall Time		-	80	ns
CKI Using RC (÷4)	$R = 56 k\Omega \pm 5\%$ $C = 100 pF \pm 10\%$			
Instruction Cycle Time		16	28	μS
CKO as SYNC Input				
tsync		400	-	ns
INPUTS:				
IN3-IN0, G3-G0, L7-L0				
tSETUP		-	8.0	μS
thold		-	1.3	μS
SI				
· tsetup		-	2.0	μS
t _{HOLD}			1.0	μS
OUTPUT PROPAGATION DELAY	Test condition:			
	$C_L = 50 pF$, $R_L = 20 k\Omega$, $V_{OUT} = 1.5 V$			
SO, SK Outputs				
^t pd1, ^t pd0		-	4.0	μS
All Other Outputs				
^t pd1, ^t pd0		_	5.6	μS

FIGURE 2 - CONNECTION DIAGRAMS



Pin	Description	Pin	Description		
L7-L0	8 bidirectional I/O ports with TRI-STATE®	SK	Logic-controlled clock (or general purpose output)		
G3-G0	4 bidirectional I/O ports	CKI	System oscillator input		
D ₃ -D ₀	4 general purpose outputs	ско	System oscillator output (or general purpose input, RAM power supply, or		
IN3-IN0	4 general purpose inputs (COP444L only)		SYNC input)		
SI	Serial input (or counter input)	RESET	System reset input		
so	Serial output (or general purpose output)	Vcc	Power supply		
	, , ,	GND	Ground		




FIGURE 3 - INPUT/OUTPUT TIMING DIAGRAMS (CRYSTAL DIVIDE-BY-16 MODE)




FIGURE 3a - SYNCHRONIZATION TIMING

FUNCTIONAL DESCRIPTION

A block diagram of the ETL9444 is given in Figure 1. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic "1" (greater than 2 volts). When a bit is reset, it is a logic "0" (less than 0.8 volts).

All functional references to the ETL9444/L9445 also apply to the ETL9344/L9345.

Program Memory

Program Memory consists of a 2048 byte ROM. As can be seen by an examination of theETL9444/L9445 instruction set, these words may be program instructions, program data or ROM addressing data. Because of the special characteristics associated with the JP, JSRP, JID, and LQID instructions, ROM must often be thought of as being organized into 32 pages of 64 words each.

ROM addressing is accomplished by a 11-bit PC register. Its binary value selects one of the 2048 8-bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential 11-bit binary count value. Three levels of subroutine nesting are implemented by the 11-bit subroutine save registers, SA, SB, and SC; providing a last-in, first-out (LIFO) hardware subroutine stack.

ROM instruction words are fetched, decoded and executed by the Instruction Decode, Control and Skip Logic circuitry.

Data Memory

Data memory consists of a 512-bit RAM, organized as 8 data registers of 16 4-bit digits. RAM addressing is implemented by a 7-bit B register whose upper 3 bits (Br) select 1 of 8 data registers and lower 4 bits (Bd) select 1 of 16 4-bit digits in the selected data register. While the 4-bit contents of the selected RAM digit (M) is usually loaded into or from, or exchanged with, the A register (accumulator), it may also be loaded into or from the C latches or loaded from the L ports. RAM addressing may also be performed directly by the LDD and XAD instructions based upon the 7-bit contents of the operand field of these instructions. The Bd register also serves as a source register for 4-bit data sent directly to the D outputs.

Internal Logic

The 4-bit A register (accumulator) is the source and destination register for most I/O, arithmetic, logic and data memory access operations. It can also be used to load the Br and Bd portions of the B register, to load and input 4 bits of the 8-bit Q latch data, to input 4 bits of the 8-bit D/O port data and to perform data exchanges with the SIO register.

A.4-bit adder performs the arithmetic and logic functions, storing its results in A. It also outputs a carry bit to the 1-bit C register, most often employed to indicate arithmetic overflow. The C register, in conjunction with the XAS instruction and the EN register.

also serves to control the SK output. C can be outputted directly to SK or can enable SK to be a sync clock each instruction cycle time. (See XAS instruction and EN register description, below.)

Four general-purpose inputs, IN3-IN0, are provided.

The D register provides 4 general-purpose outputs and is used as the destination register for the 4-bit contents of Bd. The D outputs can be directly connected to the digits of a multiplexed LED display.

The G register contents are outputs to 4 generalpurpose bidirectional I/O ports. G I/O ports can be directly connected to the digits of a multiplexed LED display.

The Q register is an internal, latched, 8-bit register, used to hold data loaded to or from M and A, as well as 8-bit data from ROM. Its contents are output to the L I/O ports when the L drivers are enabled under program control. (See LEI instruction.)

The 8 L drivers, when enabled, output the contents of latched Q data to the L I/O ports. Also, the contents of L may be read directly into A and M. L I/O ports can be directly connected to the segments of a multiplexed LED display (using the LED Direct Drive output configuration option) with Q data being outputted to the Sa-Sq and decimal point segments of the display.

The SIO register functions as a 4-bit serial-in/serial-out shift register or as a binary counter depending on the contents of the EN register. (See EN register description, below.) Its contents can be exchanged with A, allowing it to input or output a continuous serial data stream. SIO may also be used to provide additional parallel I/O by connecting SO to external serial-in/parallel-out shift registers.

The XAS instruction copies C into the SKL latch. In the counter mode, SK is the output of SKL; in the shift register mode, SK outputs SKL ANDed with the clock.

The EN register is an internal 4-bit register loaded under program control by the LEI instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register (EN₃-EN₀)

- 1. The least significant bit of the enable register, EN₀, selects the SIO register as either a 4-bit shift register or a 4-bit binary counter. With EN₀ set, SIO is an asynchronous binary counter, decrementing its value by one upon each low-going pulse ("1" to "0") ocurring on the SI input. Each pulse must be at least two instruction cycles wide. SK outputs the value of SKL. The SO output is equal to the value of EN₃. With EN₀ reset, SIO is a serial shift register shifting left each instruction cycle time. The data present at SI goes into the least significant bit of SIO. SO can be enabled to output the most significant bit of SIO each cycle time. (See 4 below.) The SK output becomes a logic-controlled clock.
- With EN₁ set the IN₁ input is enabled as an interrupt input. Immediately following an interrupt, EN₁ is reset to disable further interrupts.

- With EN₂ set, the L drivers are enabled to output the data in Q to the L I/O ports. Resetting EN₂ disables the L drivers, placing the L I/O ports in a high-impedance input state.
- EN₃, in conjunction with EN₀, affects the SO output. With EN₀ set (binary counter option selected)
 SO will output the value loaded into EN₃. With EN₀
 reset (serial shift register option selected), setting

EN₃ enables SO as the output of the SIO shift register, outputting serial shifted data each instruction time. Resetting EN₃ with the serial shift register option selected disables SO as the shift register output; data continues to be shifted through SIO and can be exchanged with A via an XAS instruction but SO remains reset to "0". The table below provides a summary of the modes associated with EN₃ and EN₆.

Enable R	tegister	Modes	_	Bits	EN ₃	and	EN ₀
----------	----------	-------	---	------	-----------------	-----	-----------------

EN ₃	EN ₀	SIO	SI	so	SK
0	0	Shift Register	Input to Shift Register	0	If SKL = 1, SK = CLOCK
					If SKL = 0, SK = 0
1	0	Shift Register	Input to Shift Register	Serial Out	If SKL = 1, SK = CLOCK
					If SKL = 0, SK = 0
0	1	Binary Counter	Input to Binary Counter	0	If SKL = 1, SK = 1
					If SKL = 0, SK = 0
1	1	Binary Counter	Input to Binary Counter	1	If SKL = 1, SK = 1
					If SKL = 0, SK = 0

Interrupt

The following features are associated with the IN_1 interrupt procedure and protocol and must be considered by the programmer when utilizing interrupts.


- a. The interrupt, once acknowledged as explained below, pushes the next sequential program counter address (PC + 1) onto the stack, pushing in turn the contents of the other subroutine-save registers to the next lower level (PC + 1 → SA → SB → SC). Any previous contents of SC are lost. The program counter is set to hex address 0FF (the last word of page 3) and EN₁ is reset.
- b. An interrupt will be acknowledged only after the following conditions are met:
 - 1. EN₁ has been set.
 - 2. A low-going pulse ("1" to "0") at least two instruction cycles wide occurs on the IN₁ input.
 - A currently executing instruction has been completed.
 - 4. All successive transfer of control instructions and successive LBIs have been completed (e.g., if the main program is executing a JP instruction which transfels program control to another JP instruction, the interrupt will not be acknowledged until the second JP instruction has been executed.
- c. Upon acknowledgement of an interrupt, the skip logic status is saved and later restored upon popping of the stack. For example, if an interrupt occurs during the execution of ASC (Add with Carry, Skip on Carry) instruction which results in carry, the skip logic status is saved and program control is transferred to the interrupt servicing routine at hex address OFF. At the end of the interrupt routine, a RET instruction is executed to

"pop" the stack and return program control to the instruction following the original ASC. At this time, the skip logic is enabled and skips this instruction because of the previous ASC carry. Subroutines and LQID instructions should not be nested within the interrupt service routine, since their popping the stack will enable any previously saved main program skips, interfering with the orderly execution of the interrupt routine.

- d. The first instruction of the interrupt routine at hex address 0FF must be a NOP.
- e. A LEI instruction can be put immediately before the RET to re-enable interrupts.

Initialization

The Reset Logic will initialize (clear) the device upon power-up if the power supply rise time is less than 1ms and greater than 1 μ s. If the power supply rise time is greater than 1ms, the user use provide an external RC network and diode to the RESET pin as shown below. If the RC network is not used, the RESET pin must be pulled up to V_{CC} either by the internal load or by an external resistor (\geqslant 40 kQ) to V_{CC}. The RESET pin is configured as a Schmitt trigger input. Initialization will occur whenever a logic "0" is applied to the RESET input, provided it stays low for at least three instruction cycle times.



Power up clear circuit


Upon initialization, the PC register is cleared to 0 (ROM address 0) and the A, B, C, D, EN, and G registers are cleared. The SK output is enabled as a SYNC output, providing a pulse each instruction cycle time. Data Memory (RAM) is not cleared upon initialization. The first instruction at address 0 must be a CLRA.


Oscillator

There are four basic clock oscillator configurations available as shown by Figure 4.

- a. Crystal Controlled Oscillator. CKI and CKO are connected to an external crystal. The instruction cycle time equals the crystal frequency divided by 32 (optional by 16 or 8).
- b. External Oscillator. CKI is an external clock input signal. The external frequency is divided by 32 (optional by 16 or 8) to give the instruction cycle time. CKO is now available to be used as the RAM power supply (V_R), as a general purpose input, or as a SYNC input.

- c. RC Controlled Oscillator. CKI is configured as a single pin RC controlled Schmitt trigger oscillator. The instruction cycle equals the oscillation frequency divided by 4. CKO is available as the RAM power supply (V_R) or as a general purpose input.
- d. Externally Synchronized Oscillator. Intended for use in multi-COP systems, CKO is programmed to function as an input connected to the SK output of another COP chip operating at the same frequency (COP chip with L or C suffix) with CKI connected as shown. In this configuration, the SK output connected to CKO must provide a SYNC (instruction cycle) signal to CKO, thereby allowing synchronous data transfer between the COPs using only the SI and SO serial I/O pins in conjunction with the XAS instruction. Note that on power-up SK is automatically enabled as a SYNC output. (See Functional Description, Initialization, above.)





Crystal Oscillator

Crystal	Component Values			
Value	R1 (Ω)	R2 (Ω)	C1 (pF)	C2 (pF)
455 kHz	47k	1M	220	220
2.097 MHz	1k	1M	30	6-36

RC Controlled Oscillator

R (kΩ)	C (pF)	Instruction Cycle Time (µs)
51	100	19 ± 15%
82	56	19 ± 13%

Note: $200 \text{ k}\Omega \ge R \ge 25 \text{ k}\Omega$ $360 \text{ pF} \ge C \ge 50 \text{ pF}$

FIGURE 4 - ETL9444/L9445 OSCILLATOR

CKO Pin Options

In a crystal controlled oscillator system, CKO is used as an output to the crystal network. As an option CKO can be a SYNC input as described above. As another option CKO can be a general purpose input, read into bit 2 of A (accumulator) upon execution of an INIL instruction. As another option, CKO can be a RAM power supply pin (V_R), allowing its connection to a standby/backup power supply to maintain the integrity of RAM data with minimum power drain when the main supply is inoperative or shut down to conserve power. Using either option is appropriate in applications where the ETL9444/L9445 system timing configuration does not require use of the CKO pin.

I/O Options

ETL9444/L9445 outputs have the following optional configurations, illustrated in Figure 5:

- a. Standard an enhancement mode device to ground in conjunction with a depletion-mode device to V_{CC}, compatible with LSTTL and CMOS input requirements. Available on SO, SK, and all D and G outputs
- b. Open-Drain an enhancement-mode device to ground only, allowing external pull-up as required by the user's application. Available on SO, SK, and all D and G outputs.
- c. Push-Pull An enhancement-mode device to ground in conjunction with a depletion-mode device paralleled by an enhancement-mode device to V_{CC}. This configuration has been provided to allow for fast rise and fall times when driving capacitive loads. Available on SO and SK outputs only.
- d. Standard L same as a., but may be disabled.
 Available on L outputs only.
- e. Open Drain L same as b., but may be disabled.

 Available on L outputs only.
- f. LED Direct Drive an enhancement-mode device to ground and to V_{CC}, meeting the typical current sourcing requirements of the segments of an LED display. The sourcing device is clamped to limit current flow. These devices may be turned off under program control (See Functional Description, EN Register), placing the outputs in a highimpedance state to provide required LED segment blanking for a multiplexed display. Available on L outputs only.
- g. TRI-STATE® Push-Pull an enhancement-mode device to ground and V_{CC}. These outputs are TRI-STATE outputs, allowing for connection of these outputs to a data bus shared by other bus drivers. Available on L outputs only.

ETL9444/L9445 inputs have the following optional configurations:

- h. An on-chip depletion load device to V_{CC}.
- A Hi-Z input which must be driven to a "1" or "0" by external components.

The above input and output configurations share common enhancement-mode and depletion-mode devices. Specifically, all configurations use one or more of six devices (numbered 1-6, respectively). Minimum and maximum current (I_{OUT} and V_{OUT} curves are given in Figure 6 for each of these devices to allow the designer to effectively use these I/O configurations in designing a system.

The SO, SK outputs can be configured as shown in a., b., or c. The D and G outputs can be configured as shown in a. or b. Note that when inputting data to the G ports, the G outputs should be set to "1." The L outputs can be configured as in d., e., f. or g.

An important point to remember if using configuration d. or f. with the L drivers is that even when the L drivers are disabled, the depletion load device will source a small amount of current (see Figure 6, device 2); however, when the L-lines are used as inputs, the disabled depletion device can *not* be relied on to source sufficient current to pull an input to logic "1".

RAM Keep-Alive Option

Selecting CKO as the RAM power supply (V_R) allows the user to shut off the chip power supply (V_{CC}) and maintain data in the RAM.

To insure that RAM data integrity is maintained, the following conditions *must* be met:

- RESET must go low before V_{CC} goes low during power off; V_{CC} must go high before RESET goes high on power-up.
- V_R must be within the operating range of the chip, and equal to V_{CC} ± 1V during normal operation.
- 3. V_R must be \ge 3.3V with V_{CC} off.

ETL9445


If the ETL9444 Is bonded as a 24-pin device, it becomes the ETL9445, illustrated in Figure 2, ETL9444 Connection Diagrams. Note that the ETL9445 does not contain the four general purpose IN inputs (IN3-IN0). Use of this option precludes, of course, use of the IN options and the interrupt feature, which uses IN1. All other options are available for the ETL9445.




a. Standard Output




b. Open-Drain Output



c. Push-Pull Output







DISABLE (AIS DEPLETION DEVICE)

d. Standard L Output

e. Open-Drain L Output

f. LED (L Output)





INPUT 🛚





g. TRI-STATE®Push-Pull (L Output)


h. Input with Load


FIGURE 5 - OUTPUT CONFIGURATIONS


i. Hi-Z Input



























LED Output Direct Segment







Output Sink Current for Lo-L7






FIGURE 6a - ETL9444/L9445 INPUT/OUTPUT CHARACTERISTICS




FIGURE 6b - ETL9344/L9345 INPUT/OUTPUT CHARACTERISTICS

ETL9444/L9445,ETL9344/L9345 Instruction Set

Table 1 is a symbol table providing internal architecture, instruction operand and operational symbols used in the instruction set table.

Table 2 provides the mnemonic, operand, machine code, data flow, skip conditions, and description associated with each instruction in the ETL9444/L9445 instruction set.

TABLE 1 - ETL9444/L9445 ETL9344/L9345 INSTRUCTION SET TABLE SYMBOLS

Symbol	Definition	Symbol	Definition	
INTERN	NAL ARCHITECTURE SYMBOLS	INSTRUCTION OPERAND SYMBOLS		
A B	4-bit Accumulator 7-bit RAM Address Register	d	4-bit Operand Field, 0-15 binary (RAM Digit Select)	
Br Bd	Upper 3 bits of B (register address) Lower 4 bits of B (digit address)	r	3-bit Operand Field, 0-7 binary (RAM Register Select)	
C D	1-bit Carry Register 4-bit Data Output Port	a	11-bit Operand Field, 0-2047 binary (ROM Address)	
EN G	4-bit Enable Register 4-bit Register to latch data for G I/O Port	у	4-bit Operand Field, 0-15 binary (Immediate Data)	
IL IN	Two 1-bit latches associated with the IN ₃ or IN ₀ inputs 4-bit Input Port	, ,	Contents of RAM location addressed by s Contents of ROM location addressed by t	
L M	8-bit TRI-STATE [®] I/O Port	OPERATIONAL SYMBOLS		
PC	4-bit contents of RAM Memory pointed to by B Register	+	Plus Minus	
-	11-bit ROM Address Register (program counter)		Replaces	
Q SA SB	8-bit Register to latch data for L I/O Port 11-bit Subroutine Save Register A 11-bit Subroutine Save Register B	=	Is exchanged with Is equal to	
SC SIO	11-bit Subroutine Save Register C 4-bit Shift Register and Counter	Ā ⊕	The one's complement of A Exclusive-OR	
SK	Logic-Controlled Clock Output	:.	Range of values	

TABLE 2 - ETL9444/L9445 INSTRUCTION SET

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description	
ARITHMETIC INSTRUCTIONS							
ASC		30	00110000	A + C + RAM(B) → A Carry → C	Carry	Add with Carry, Skip on Carry	
ADD		31	[0011]0001]	A + RAM(B) - A	None	Add RAM to A	
ADT		4A	[0100[1010]	A + 10 ₁₀ - A	None	Add Ten to A	
AISC	у	5-	0101 y	A + y - A	Carry	Add Immediate. Skip on Carry (y + 0)	
CASC		10	[0001]0000]	A + RAM(B) + C → A Carry → C	Carry	Complement and Add with Carry, Skip on Carry	
CLRA		00	00000000	0 - A	None	Clear A	
СОМР		40	01000000	Ā → A	None	Ones complement of A to A	
NOP		44	01000100	None	None	No Operation	
RC		32	[0011]0010]	0 → C	None	Reset C	
sc		22	00100010	"1" → C	None	Set C	
XOR		02	00000010	A ⊕ RAM(B) → A	None	Exclusive-OR RAM with A	
TRANSFER	OF CON	TROL IN	ISTRUCTIONS				
JID		FF	[111][111]	ROM (PC _{10:8} , A,M) - PC _{7:0}	None	Jump Indirect (Note 3)	
JMP	a	6-	0 1 1 0 0 a _{10:8}	a PC	None	Jump	
JP	а		[1] a _{6:0}] (pages 2,3 only) or	a → PC _{6:0}	None	Jump within Page (Note 4)	
			1 1 a _{5:0} all other pages)	a → PC _{5:0}			
JSRP	a		[10] a _{5:0}	PC + 1 - SA - SB - SC 00010 - PC _{10:6} a - PC _{5:0}	None	Jump to Subroutine Page (Note 5)	
JSR	a	6- 	0 1 1 0 1 a _{10:8}	$PC + 1 \rightarrow SA \rightarrow SB \rightarrow SC$ $a \rightarrow PC$	None	Jump to Subroutine	
RET		48	0100 1000	SC → SB → SA → PC	None	Return from Subroutine	
RETSK		49	[0100]1001]	SC → SB → SA → PC	Always Skip on Return	Return from Subroutine then Skip	

TABLE 2 - ETL9444/L9445 INSTRUCTION SET (continued)

Mnemonic	Operand	Hex Code	Mąchine Language Code (Binary)	Data Flow	Skip Conditions	Description
MEMORY F	REFEREN	CE INST	RUCTIONS			
CAMQ		33 3C	0011001.1	A-Q _{7 4} RAM(B)-Q _{3 0}	None	Copy A. RAM to Q
CQMA		33 2C	00110011	$Q_{7.4} \rightarrow RAM(B)$ $Q_{3.0} \rightarrow A$	None	Copy Q to RAM, A
LD	r	-5	(r = 0:3)	RAM(B)→ A Br ⊕ r→ Br	None	Load RAM into A. Exclusive OR Br with r
LDD	r.d	23	0010 0011 0 r d	RAM(r.d)→A	None	Load A with RAM pointed to directly by r;d
LQID		BF	1011[111]	$ \begin{array}{c} ROM(PC_{10:8},A,M) \longrightarrow Q \\ SB \longrightarrow SC \end{array} $	•None	Load Q Indirect (Note 3)
ЯМВ	0 1 2 3	4C 45 42 43	0 1 0 0 0 1 1 0 0 0 1 0 1 0 1 0 0 1 0 1	0 → RAM(B) ₀ 0 → RAM(B) ₁ 0 → RAM(B) ₂ , 0 → RAM(B) ₃	None	Reset RAM Bit
SMB	0 1 2 3	4D 47 46 4B	0100 1101 0100 1101 0100 0110 0100 1011	1 → RAM(B) ₀ 1 → RAM(B) ₁ 1 → RAM(B) ₂ 1 → RAM(B) ₃	None	Set RAM Bit
STII	у	7-	[0 1 1 1] y	y → RAM(B) Bd + 1→Bd	None	Store Memory Immediate and Increment Bd
x	r	-6	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	RAM(B)→A Br⊕r→Br	None	Exchange RAM with A, Exclusive-OR Br with r
XAD	r,d	23	0010 0011 1 r d	RAM(r,d) A	None	Exchange A with RAM pointed to directly by r.d
XDS	r	-7	[0 0] r [0 1 1 1] (r = 0:3)	RAM(B) → A Bd – 1 → Bd Br ⊕r → Br	Bd decrements past 0	Exchange RAM with A and Decrement Bd. Exclusive-OR Br with r
XIS	r	-4	[0 0] r [0 1 0 0] (r = 0:3)	RAM(B) ↔ A Bd + 1 → Bd Br⊕r → Br	Bd increments past 15	Exchange RAM with A and Increment Bd, Exclusive-OR Br with r
REGISTER	REFEREN	CE INS	TRUCTIONS			
CAB		50	01010000	A → Bd	None	Copy A to Bd
CBA		4E	010011110	Bd -• A	None	Copy Bd to A
LBI	r,d	33	00 r (d - 1) (r = 0 3: d = 0.915) or 0011 0011	r.d B	Skip until not a LBI	Load B Immediate with r.d (Note 6)
LEI	у	33 6-	(any r, any d)	y EN	None	Load EN Immediate (Note 7
XABR		12	[0001]0010]	A - Br (0 → A ₃)	None	Exchange A with Br

TABLE 2 - ETL9444/L9445 INSTRUCTION SET (continued)

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
TEST INST	TRUCTIONS	5				
SKC		20	[0 0 1 0]0 0 0 0]		C = "1"	Skip if C is True
SKE		21	[0 0 1 0]0 0 0 1]		A = RAM(B)	Skip if A Equals RAM
SKGZ		33	[0 0 1 1]0 0 1 1]		$G_{3:0} = 0$	Skip if G is Zero
		21	00100001			(all 4 bits)
ŚKGBZ		33	[0 0 1 1]0 0 1 1]	1st byte		Skip if G Bit is Zero
	0	01	00000001		$G_0 = 0$	
	1	11	00010001	2nd byte	$G_1 = 0$	
	2	03	00000011	2.10 57.0	$G_2 = 0$	
	3	13	00010011		$G_3 = 0$	
SKMBZ	0	01	[0 0 0 0]0 0 0 1]		$RAM(B)_0 = 0$	Skip if RAM Bit is Zero
	1	11	00010001		$RAM(B)_1 = 0$	
	2	03	0000011		$RAM(B)_2 = 0$	
	3	13	00010011		$RAM(B)_3 = 0$	
SKT		41	[0 1 0 0]0 0 0 1]		A time-base counter	Skip on Timer
					carry has occurred since last test	(Note 3)
INPUT/OU	TPUT INST	RUCTIONS	I S			
ING		33	[0 0 1 1]0 0 1 1]	G → A	None	Input G Ports to A
		2A	00101010		, none	
ININ		33	[0 0 1 1]0 0 1 1]	IN - A	None	Input IN Inputs to A
		28	00101000			(Note 2)
INIL		33	[0 0 1 1]0 0 1 1]	IL3, CKO,"0", IL0 → A	None	Input IL Latches to A
		29	00101001			(Note 3)
INL		33	[0 0 1 1]0 0 1 1]	L _{7:4} -+ RAM(B)	None	Input L Ports to RAM.
		2E	00101110	L _{3:0} → A		
OBD		33	[0 0 1 1]0 0 1 1]	Bd → D	None	Output Bd to D Output
	ļ	3E	00111110			
OGI	у	33	[0 0 1 1]0 0-1 1]	y → G	None	Output to G Ports
	<i>'</i>	5	0 1 0 1 y	•	,	Immediate
OMG		33	[0 0 1 1]0 0 1 1]	RAM(B) → G	None	Output RAM to G Ports
		3A	00111010		-	,
XAS		4F	[0 1 0 0[1 1 1 1]	A → SIO, C → SKL	None	Exchange A with SIO
			·			(Note 3)

Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicitly defined (e.g., Br and Bd are explicitly defined). Bits are numbered 0 to N where 0 signifies the least significant bit (low-order, right-most bit). For example, A₃ indicates the most significant (left-most) bit of the 4-bit A register.

Note 2 : The ININ instruction is not available on the 24-pin ETL9445 or ETL9345 since these devices do not contain the IN inputs.

Note 3: For additional information on the operation of the XAS, JID, LQUID, INIL, and SKT instructions, see below.

Note 4: The JP instruction allows a jump, while in subroutine pages 2 or 3, to any ROM location within the two-page boundary of pages 2 or 3. The JP instruction, otherwise, permits a jump to a ROM location within the current 64-word page. JP may not jump to the last word of a page.

Note 5: A JSRP transfers program control to subroutine page 2 (0010 is loaded into the upper 4 bits of P). A JSRP may not be used when in pages 2 or 3. JSRP may not jump to the last word in page 2.

Note 6: LBI is a single-byte instruction if d = 0, 9, 10, 11, 12, 13, 14 or 15. The machine code for the lower 4 bits equals the binary value of the "d" data minus 1, e.g., to load the lower four bits of B (Bd) with the value 9 (1001₂), the lower 4 bits of the LBI instruction equal 8(1000₂). To load 0, the lower 4 bits of the LBI instruction should equal 15 (1111₂).

Note 7: Machine code for operand field y for LEI instruction should equal the binary value to be latched into EN, where a "1" or "0" in each bit of EN corresponds with the selection or deselection of a particular function associated with each bit. (See Functional Description, EN Register).

The following information is provided to assist the user in understanding the operation of several unique instructions and to provide notes useful to programmers in writing ETL9444/L9445 programs.

XAS Instruction

XAS (Exchange A with SIO) exchanges the 4-bit contents of the accumulator with the 4-bit contents of the SIO register. The contents of SIO will contain serial-in/serial-out shift register or binary counter data, depending on the value of the EN register. An XAS instruction will also affect the SK output. (See Functional Description, EN Register, above.) If SIO is selected as a shift register, an XAS instruction must be performed once every 4 instruction cycles to effect a continuous data stream.

JID Instruction

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by A and M. It loads the lower 8 bits of the ROM address register PC with the contents of ROM addressed by the 11-bit word, PC10:8 A. M. PC10, PC9 and PC8 are not affected by this instruction.

Note that JID requires 2 instruction cycles to execute.

INIL Instruction

INIL (Input IL Latches to A) inputs 2 latches, IL3 and ILo (see Figure 7) and CKO into A. The ILo and ILo latches are set if a low-going pulse ("1" to "0") has occurred on the IN3 and IN6 inputs since the last INIL instruction, provided the input pulse stays low for at least two instruction times. Execution of an INIL inputs IL3 and IL0 into A3 and A0 respectively, and resets these latches to allow them to respond to subsequent low-going pulses on the IN3 and IN0 lines. If CKO is mask programmed as a general purpose input, an INIL will input the state of CKO into A2. If CKO has not been so programmed, a "1" will be placed in A2. A "0" is always placed in A1 upon the execution of an INIL. The general purpose inputs IN3-IN0 are input to A upon execution of an ININ instruction. (See Table 2, ININ instruction.) INIL is useful in recognizing pulses of short duration or pulses which occur too often to be read conveniently by an ININ instruction.

Note: IL latches are not cleared on reset: IL3 and IL0 not input on ETL9444/L9445.

LQID Instruction

LQID (Load Q Indirect) loads the 8-bit Q register with the contents of ROM pointed to by the 11-bit word PC10 , PC9, PC8, A, M. LQID can be used for table lookup or code conversion such as BCD to seven-segment. The LQID instruction "pushes" the stack (PC + 1 \rightarrow SA \rightarrow SB \rightarrow SC) and replaces the least significant 8 bits of PC as follows: A — PC7:4, RAM(B) \rightarrow PC3:0, leaving PC10, PC9 and PC8 unchanged. The ROM data pointed to by the new address is fetched and loaded into the Q latches. Next, the stack is "popped" (SC \rightarrow SB \rightarrow SA \rightarrow PC), restoring the saved




FIGURE 7 - INIL HARDWARE IMPLEMENTATION

value of PC to continue sequential program execution. Since LQID pushes SB → SC, the previous contents of SC are lost. Also, when LQID pops the stack, the previously pushed contents of SB are left in SC. The net result is that the contents of SB are placed in SC (SB → SC). Note that LQID takes two instruction cycle times to execute.

SKT Instruction

The SKT (Skip On Timer) instruction tests the state of an internal 10-bit time-base counter. This counter divides the instruction cycle clock frequency by 1024 and provides a latched indication of counter overflow. The SKT instruction tests this latch, executing the next program instruction if the latch is not set. If the latch has been set since the previous test, the next program instruction is skipped and the latch is reset. The features associated with this instruction, therefore, allow the ETL9344/L9345 to generate its own time-base for real-time processing rather than relying on an external input signal.

For example, using a 2.097 MHz crystal as the timebase to the clock generator, the instruction cycle clock frequency will be 65 kHz (crystal frequency ÷ 32) and the binary counter output pulse frequency will be 64 Hz. For time-of-day or similar real-time processing, the SKT instruction can call a routine which increments a "seconds" counter every 64 ticks.

Instruction Set Notes

- a. The first word of a ETL9444/L9445program (ROM address 0) must be a CLRA (Clear A) instruction.
- b. Although skipped instructions are not executed, one instruction cycle time is devoted to skipping each byte of the skipped instruction. Thus all program paths except JID and LQID take the same number of cycle times whether instructions are skipped or executed. JID and LQID instructions take 2 cycles if executed and 1 cycle if skipped.
- c. The ROM is organized into 32 pages of 64 words each. The Program Counter is an 11-bit binary counter, and will count through page boundaries. If a JP, JSRP, JID or LQID instruction is located in the last word of a page, the instruction operates as if it were in the next page. For example: a JP located in the last work of a page will jump to a location in the next page. Also, a LQID or JID located in the last word of page 3, 7, 11, 15, 19, 23, or 27 will access data in the next group of four pages.

OPTION LIST

The ETL9444/L9445 mask-programmable options are assigned numbers which correspond with the ETL9444 pins.

The following is a list of ETL9444 options. When specifying ETL9445 chip, Options 9, 10, 19, and 20 must all be set to zero. The options are programmed at the same time as the ROM pattern to provide the user with the hardware flexibility to interface to various I/O components using little or no external circuitry.

Option 1 = 0: Ground Pin — no options available

Option 2: CKO Output

- = 0: clock generator output to crystal/resonator(0 not allowable value if option 3 = 3)
- = 1: pin is RAM power supply (V_R) input
- = 2: general purpose input, load device to V_{CC}
- = 3: general purpose input, Hi-Z
- = 4: multi-COP SYNC input (CKI + 32, CKI + 16)
- = 5: multi-COP SYNC input (CKI ÷ 8)

Option 3: CKI Input

- = 0: oscillator input divided by 32 (2 MHz max.)
- = 1: oscillator input divided by 16 (1 MHz max.)
- = 2: oscillator input divided by 8 (500 kHz max.)
- = 3: single-pin RC controlled oscillator divided by 4
- = 4: oscillator input divided by 4 (Schmitt)

Option 4: RESET Input

- = 0: load device to V_{CC}
- = 1: Hi-Z input

Option 5: L7 Driver

- = 0: Standard output
- = 1: Open-drain output
- = 2: High current LED direct segment drive output
- = 3: High current TRI-STATE® push-pull output
- = 4: Low-current LED direct segment drive output
- = 5: Low-current TRI-STATE® push-pull output

Option 6: L₆ Driver same as Option 5

Option 7: L₅ Driver

same as Option 5

Option 8: L₄ Driver

same as Option 5

Option 9: IN1 Input

= 0: load device to V_{CC}

= 1: Hi-Z input

Option 10: IN2 Input same as Option 9

Option 11: V_{CC} pin

- = 0: 4.5V to 6.3V operation
- = 1: 4.5V to 9.5V operation

Option 12: L3 Driver same as Option 5

Option 14: L₂ Driver

same as Option 5

Option 14: L₁ Driver same as Option 5

Option 15: Lo Driver same as Option 5

Option 16: SI Input same as Option 9

Option 17: SO Driver

- = 0: standard output
- = 1: open-drain output
- = 2: push-pull output

Option 18: SK Driver same as Option 17

Option 19: IN₀ Input same as Option 9

Option 20: IN3 Input same as Option 9

Option 21: Go I/O Port

- = 0: very-high current standard output
- = 1: very-high current open-drain output
- = 2: high current standard output
- = 3: high current open-drain output
- = 4: standard LSTTL output (fanout = 1) = 5: open-drain LSTTL output (fanout = 1)
- Option 22: G₁ I/O Port same as Option 21

Option 23: G₂ I/O Port same as Option 21

Option 24: G₃ I/O Port same as Option 21

Option 25: D3 Output same as Option 21

Option 26: D2 Output same as Option 21

Option 27: D₁ Output same as Option 21

Option 28: D₀ Output same as Option 21

Option 29: L Input Levels

= 0: standard TTL input levels ("0" = 0.8 V, "1" = 2.0 V)

= 1; higher voltage input levels ("0" = 1.2V, "1" = 3.6V)

Option 30: IN Input Levels same as Option 29

Option 31: G Input Levels same as Option 29

Option 32: SI Input Levels same as Option 29

Option 33: RESET Input

= 0: Schmitt trigger input

- = 1: standard TTL input levels
- = 2: higher voltage input levels

Option 34: CKO Input Levels (CKO = input. Option 2 = 2,3) same as Option 29

Option 35 COP Bonding

- = 0; ETL9444 (28-pin device)
- = 1: ETL9445 (24-pin device)
- = 2: both 28 and 24-pin versions

TEST MODE (Non-Standard Operation)

The SO output has been configured to provide for standard test procedures for the custom-programmed ETL9444. With SO forced to logic "1", two test modes are provided, depending upon the value of SI:

- a. RAM and Internal Logic Test Mode (SI = 1)
- b. ROM Test Mode (SI = 0)

These special test modes should not be employed by the user; they are intended for manufacturing test only.

APPLICATION EXAMPLE: ETL9444 General Controller

Figure 8 shows and interconnect diagram for a ETL9444 used as a general controller. Operation of the system is as follows:

 The L₇-L₀ outputs are configured as LED Direct Drive outputs, allowing direct connection to the segments of the display.

- The D₃-D₀ outputs drive the digits of the multiplexed display directly and scan the columns of the 4 x 4 keyboard matrix.
- The IN3-IN0 inputs are used to input the 4 rows of the keyboard matrix. Reading the IN lines in conjunction with the current value of the D outputs allows detection, debouncing, and decoding of any one of the 16 keyswitches.
- CKI is configured as a single-pin oscillator input allowing system timing to be controlled by a single-pin RC network. CKO is therefore available for use as a general-purpose input.
- SI is selected as the input to a binary counter input. With SIO used as a binary counter, SO and SK can be used as general purpose outputs.
- 6. The 4 bidirectional G I/O ports (G₃-G₀) are available for use as required by the user's application.
- 7. Normal reset operation is selected.




FIGURE 8 - ETL9444 KEYBOARD/DISPLAY INTERFACE


COPS, MICROWIRE and TRI-STATE are registered trademarks of National Semiconductor Corp.

PHYSICAL DIMENSIONS

CB-132




N SUFFIX PLASTIC PACKAGE





N SUFFIX PLASTIC PACKAGE



These specifications are subject to change without notice. Please inquire with our sales offices about the availability of the different products.

Printed in France



ADVANCE INFORMATION

GENERAL DESCRIPTION

The TS94104 ROMless N-channel microcontroller is a member of the TS94100 family, fabricated using N-channel, silicon gate XMOS technology.

The TS94104 contains the internal logic of the TS94100 microcontroller family except ROM.

This internal logic is identical to the TS94144 except that the ROM is removed and extra pins are added to output the ROM address and to input the ROM data. The TS94104 can be configured, by means of external pins, to function as a TS94120 or TS94144. Pins have been added to allow the user to select the various functional options that are available on TS94100 family. The TS94104 is primarily entended for a program development and debug for the TS94120 and TS94144 devices prior to masking the final part.

The TS94104 is also appropriate in low volume applications or when the program might be evolutive.

FEATURES


- Accurate emulation of the TS94100 family.
- Powerful instruction set (52 instructions).
- Addresses 2K x 8 external ROM.
- 128 x 4 RAM.
- Interrupt sources: external, internal counter or dual-time peripheral.
- 3-level subroutine stack.
- 4 μs instruction cycle.
- Single supply operation (4.5 V 5.5 V).
- Low-current drain (15 mA max.).
- Programmable read/write 8 bit internal counter.
- Internal shift register with serial I/O.
- · Watch-dog feature.
- Dual timer peripheral for complex waveforms generation and measurements
- General purpose and tri-state outputs.
- TTL compatible.
- Direct drive of LED digit and segment line.
- Direct drive of TRIAC.
- Extended temperature (— 40°C to + 85°C) available.
- Software compatible with the other member of ET9400, TS94100 families.

NMOS




PLASTIC PACKAGE

PIN ASSIGNMENT



JULY 1986 1/13

TS94104



FUNCTIONAL DESCRIPTION

The internal architecture is shown in Figure 1. Data paths are illustred in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. When a bit is set, it is a logic "1" when it is reset, it is a logic "0".

PROGRAM MEMORY

Program memory consists of a 2K byte external ROM memory (typically an EPROM).

These bytes of ROM may be program instructions, constants or ROM addressing data.

ROM addressing is accomplished by a 11-bit PC register which selects one of the 8-bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential 11-bit binary count value.

Three levels of subroutine nesting are implemented by a three levels deep stack. Each subroutine call (or interrupt) pushes the next PC address into the stack. Each return pops the stack back into the PC register.

DATA MEMORY

Data memory consists of a 512-bit RAM organized as 8 data registers of 16 x 4-bit digits. RAM addressing is implemented by a 7-bit B register whose upper 3 bits (Br) select 1 or 8 data registers and lower 4 bits (Bd) select 1 of 16 4-bit digits in the selected data register.

To emulate with accuracy the TS94120, the size of the RAM available to the user may be reduced by using SEL10 and SEL20 pins to obtain the following configurations:

- a 128 digits RAM is available, thus emulating an TS94144.
- the user RAM is physically halved to 64 digits (256 bits) thus emulating an TS94120,

The upper most bit of Br (Br3) register is only used to select between the RAM and the peripheral.

While the 4-bit contents of the selected RAM digit (M) are usually loaded into or from, or exchanged with the A register (accumulator), they may also be loaded into the Q latches or loaded from the L ports. RAM addressing may also be performed directly by the LDD and XAD instructions based upon the immediate operand field of these instructions.

The Bd register also serves as a source register for 4-bit data sent directly to the D outputs.

INTERNAL LOGIC

A 4-bit A register (accumulator) is the source and destination register for most I/O, arithmetic, logic and data memory access operations. It can also be used to load the Br and Bd field of the B register, to load and input 4 bits out of the 8-bits Q latch, to input 4 bits out of a ROM word, to input G or IN ports, and to perform data exchanges with the SIO register.

A 4-bit adder performs the arithmetic and logic functions, storing the results in A with eventually a carry bit in the 1-bit C register. The C register in conjunction with the XAS instruction and the EN register is also related to the SK output control.

The 8-bit T counter is a binary up counter which can be loaded to and from M and A using CAMT and CTMA instructions. This counter may be running in two modes depending on TiN: as a timer or as an external event counter. When the T counter overflows, an overflow flag will be set (see SKT instruction below). Note that T counter is cleared on reset. A functional block diagram of the timer/counter is illustrated in Figure 4.

3 general-purpose inputs, IN3-IN1, are provided. Note that IN3 can be considered as a dual-timer input. IN0 is an analog input connected to an internal comparator.

The D register provides, 4 general-purpose outputs and is used as the destination register for the 4-bit contents of Bd. D3 is also used as the watchdog input when the watchdog option is selected.

The G register is a 2-bit general-purpose bidirectional I/O port (G3-G2). G0-G1 are the outputs of the peripheral and can also be used as general-purpose inputs.

The Q register is an internal, latched, 8-bit register, used to hold data loaded to or from M and A, as well as 8-bit data from ROM. Q register contents are transferred to the L I/O ports when the L drivers are enabled under program control (see LEI instruction).

L driver, when enabled, outputs the content of latched Q data to the L I/O ports. Contents of L may be read directly into A and \dot{M} .

The SIO register is a 4-bit serial-in/serial-out shift register for the serial out. SIO content can be exchanged with A.

The XAS instruction copies C into the SKL Latch.

When SKL = 1, SK is a clock output When SKL = 0, SK outputs a value depending upon the contents of EN0 and EN3.

The « EN register » is an internal 4-bit register loaded under program control by the LEI instruction. Each bit selects or inhibits the dedicated feature associated with each bit of the EN register (EN3-EN0).

- . With EN1 set, the CPU interrupt is enabled.
- With EN2 set, the L drivers are enabled to output the data in Q to the L I/O ports. Resetting EN2 disables the L drivers, setting the L port as high impedance inputs.
- EN3, in conjunction with EN0, affects the SO and the SK outputs (see table 1).
 - When EN3 = 0, SO outputs EN0 and SK outputs the clock anded with the content of the SKL latch.
 - when EN3 = 1, SO is the output of the serial shifter, while SK outputs the clock (if SKL = 1) or the EN0 bit (if SKL = 0).

Even when SO is disabled (as SIO output), data goes on shifting through SIO and can be exchanged with A via an XAS.

TABLE 1. ENABLE REGISTER MODES - BITS EN0 AND EN3

EN3	EN0	so	SK after XAS
0	0		If SKL = 1, SK = Clock If SKL = 0, SK = 0
0	1	1	
1	0	Serial out	If SKL = 1, SK = Clock If SKL = 0, SK = EN0
1	1	Serial out	

INTERRUPT SOURCES

There are 3 possible interrupt sources (see Figure 4).

- Counter overflow or external interrupt (INT pin).
 External interrupt is triggered on the falling edge of a zero pulse. The zero pulse must be at least 2 instruction cycles wide on the external pin IN1 (or internal counter overflow)
- 2 peripheral interrupt sources (see peripheral description).

Each interrupt source has its own enable bit (EN1 for the CPU interrupt, ENA and ENB for the peripheral interrupts) and its own flag (F1 for the CPU interrupt, FA and FB for the peripheral interrupts, see Figure 15). An interrupt is enabled when its associated enable bit is set. Its associated flag is set when the interrupt is requested (for example, timer overflow for the CPU interrupt).

Note that the FA, FB, ENA, ENB bits, but also the F1 bit are implemented in the peripheral registers.




FIGURE 2: INTERRUPT BLOCK DIAGRAM

The following features are associated with interrupt procedure and protocol and must be considered by the programmer when utilizing interrupts.

- The interrupt, once acknowledged as explained below, pushes the next sequential program counter address (PC + 1) onto the stack:
 - PC + 1 → SA → SB → SC. Any previous contents of SC is lost. The program counter is set to hex address OFF (the last word of page 3) and all incoming interrupts are disabled without clearing the enable bits.
- An interrupt will be acknowledged only after the following conditions:
 - An interrupt request has been generated.
 - The associated enable bit is set.
 - A currently executing instruction has been completed.
 - All successive transfer of control instructions and successive LBIs have been completed (e.g., if the main program is executing a JP instruction which transfers program control to another JP instruction, the interrupt will not be acknowledged until the second JP instruction has been executed).
- Upon acknowledgement of an interrupt, bit Br3 of the B register is saved (and later restored upon « popping » off the stack by a RET instruction), then Br3 is cleared, allowing the user to begin his interrupt subroutine in the RAM space addressing.
- Upon acknowledgement of an interrupt, the skip logic status is saved and later restored upon « popping » off the stack. For example, if an interrupt occurs during the execution of ASC (Add with Carry, Skip on Carry) instruction which results in carry, the skip logic status is saved and program control is transferred to the interrupt servicing routine at hex address OFF. At the end of the interrupt routine, a RET instruction is executed to « pop » the stack and return program control to the instruction following the original ASC. At this time, the skip logic is enabled and skips this instruction because of the previous ASC carry. Subroutines should not be nested within the interrupt servicing routine since « popping » the stack will enable any previously saved main program skips, interfering with the orderly execution sequence of the interrupt routine.
- The first instruction at hex address 0FF must be a NOP
- When an interrupt is acknowledged, other interrupt sources are internally disabled until the end of the interrupt servicing routine.

RESET

The RESET pin is configured as a Schmitt trigger input. If not used it should be connected to Vcc. Initialization will occur whenever a logic " 0 " is applied to the RESET input for at least three instruction cycles.

Upon initialization, the PC register is cleared to 0 (ROM address 0) the A, B, C, D, EN, G2-G3, T counter, IL latches registers and the peripheral registers CRA, CRB, IMR are cleared. The SK output is enabled as a SYNC output, providing a pulse each instruction cycle time. Data Memory (RAM) is not cleared upon initialization. The first instruction at address 0 must be a CLRA. RC must be greather than 5 times power supply rise time.




FIGURE 3: POWER-UP CLEAR CIRCUIT

T COUNTER

There are two modes selected by TIN pin.

- TIN = 0: TIME BASE COUNTER Instruction cycle clock (CKI divided by 10) is divided by 4 x 256 = 1024 (see figure 6). For example, using a 1.0 MHz crystal, therefore getting a 10 μ s instruction cycle period, TS94104 allows accurate timings between 10 μ s* (1 count) and 10.24 ms (1024 counts). Longer timings can be achieved with software control
- (count of multiple overflows).

 TIN = 1: EXTERNAL EVENT COUNTER

 Any pulse lasting more than 2 instructions cycle on IN2 will increment the T counter (on falling edge).




FIGURE 4: CLOCK AND CPU COUNTER BLOCK DIAGRAM

OSCILLATOR

CKI is configured as a TTL compatible external clock input (equivalent to option 3.2 for a TS94100). Instruction cycle time is the external frequency divided by 10. (equivalent to option 4.1 for a TS94100).

WATCHDOG

Watchdog mode is selected with WAD input

WAD = 0 NO WATCHDOG

WAD = 1 D3 IS THE WATCHDOG INPUT




FIGURE 5: D3 AS WATCHDOG INPUT

In the watchdog mode, a « 1 » on pin D3 activates the internal reset (see Figure 5). The user needs only to connect a pull-up resistor and a capacitor on D3, and insert a watchdog loop in his program. This software loop will periodically outputs a « 0 » on D3 when the program is normally executed. When the microcontroller is trapped in

another loop, the watchdog loop is not any more efficient and $C_{\mbox{ext}}$ is charged up to Vcc, thus triggering the chip reset.

Open-drain option is selected on D3. The REXT x CEXT time constant on D3 is related to the period of the software watchdog loop. DEXT speeds up the CEXT discharge time during power off.

FXTERNAL MEMORY INTERFACE

The TS94104 is designed to be running with an external program memory. This memory requires the following characteristics:

- random addressing,
- TTL compatible 3-STATE OUTPUTS,
- TTL compatible inputs
- access time (from CS to output): 800 ns max.


These requirements are typically met with most EPROMS.

During operation, the address of the next instruction is

sent out on A8, A9 and A10 and IPO-IP7 while $\overline{\text{AD/DATA}}$ is high (logic "1" = address mode).

Address data on the IP lines is stored into an external latch on the high to low transition of the AD/DATA line. When $\overline{\text{AD/DATA}}$ is low (logic "0" = data mode) the output of the memory is sent on the IPO-IP7 bus, and is latched inside the microcontroller on the rising edge of $\overline{\text{AD/DATA}}$. Note that $\overline{\text{AD/DATA}}$ output has a period of one instruction time, and specifies whether the IP bus is outputing addresses or inputing data. A simplified block diagram of the external memory interface is shown on Figure 6.

ldent. number	Characteristics	Symbol	Min.	Тур.	Max.	Unit
1	SK propagation delay	t _s 1		_	2	μs
2	Input set up delay	^t setup	t _{c/10} + 1.3		_	μs
3	Input Hold time	^t hold	100	_	_	ns
4	Output propagation delay	^t pd1	t _c /10	_	1.0	μs
5	SO propagation delay (SO as SIO output)	^t pd0	t _{c/10}	_	1.0	μs
6	IP set up delay (Opcode)	^t opcod	_	_	_	
7	IP buffer propagation delay	^t buff	_	_	_	_




(*) SO AS AN OUTPUT WHEN (ENO, EN3) = (0,0) OR (1,0) OR (1,1)

- SK has 50% duty cycle when used as a clock.
- Outputs are sampled (by MCU) on the rising edge of SK (except IPO-IP7, A8-A10).
- Inputs are sampled on the SK falling edge.
- The external address bus (IPO-IP7, A8-A10) is sampled on the falling edge of AD/DATA.
- The IPO-IP7 inputs have to be referenced to the rising edge of AD/DATA.

Note:

- Consider we are executing an instruction (from /1 to /5). The address sampled on /5 on the address bus is the address of next instruction, but the SKIP status sampled on the SKIP output is the status of the instruction currently under execution.
- The SKIP output = 1 when the current instruction is skipped, except for LBI's skipped after an LBI.



DUAL TIMER

Dual Timer is identical to TS94100 family. Please refer to the TS94100 specification.

INSTRUCTION SET

TS94104 instruction set is identical to the TS94100 instruction set. Please refer to the TS94100 specification.

ELECTRICAL CHARACTERISTICS

TS94104 electrical characteristics are identical to the TS94100. Please refer to the TS94100 specifications.

MODE SELECTION

TS94104 can emulate the whole TS94100 family (i.e. 1K and 2K ROM) by simply connecting SEL10 and SEL20 pins to Vcc or GND. In addition, most TS94100 family mask options can be choosen by setting extra pins to Vcc or GND as shown on figure 7, figure 8.

	TS94144	TS94120
SEL10	1	1
SEL20	1	0

MCU SIZE

	Prescaler	Event counter
TIN	0	1

COUNTER INPUT

	No watchdog		D3 pin as watchdog input	
-	WAD	0	1	

WATCHDOG

	External interrupt	Timer overflow
INT .	0	1

INTERRUPT SOURCE

FIGURE 7

ROMLESS - I/O AND OSCILLATOR OPTIONS SELECTED

	÷ 1	÷ 5	÷ 20	÷ 40
PRSAO	0	1	0	1
PRSA1	0	0	1	1

TIMER	Δ	PRESCALER
11141 -11	_	FILOUALEN

		Period measurement	Duty cycle measurement
ĺ	MODE	0	1

TIMER B: PERIOD/DUTY CYCLE (MRB0 = 0) (MRB1 = 0)

	÷ 1	÷ 5	÷ 20	÷ 40
PRSBO	0	1	0	1
PRSB1	0	0	1	1

TIMER B PRESCALER

	High to low transition on INO	Every transition of INO
PERINT	0	1

INO TRANSITION

FIGURE 8

PIN NAME

IPO-IP7	I/O for ROM address and data
A8-A9-A10	Address Most Significant Bits
SKIP	SKIP status output
AD/DATA	Address out/data in (demux special)
ĪNT	Select pin for external interrupt or timer overflow (CPU)
TIN	Select pin for prescaler or event counter (CPU)
SEL10-SEL20	Select pin for the RAM size (TS94210 or TS94144)
DBUG	Output enable signal for external EPROM, and select pin for debug modes (not to be used by the customer)
EMUL	Emulation pin: internal timer and peripheral halt, interrupts masking
WAD	Select pin for watchdog option
MODE	Select pin for period measurement or duty cycle measurement
PERINT	Select pin for high to low or every transition of INO (dual timer)
PRSA0 PRSA1	Select pin for prescaler division of TIMER A
PRSB0 PRSB1	Select pin for prescaler division of TIMER B

ROMLESS EXTRA PINS - FUNCTIONAL DESCRIPTION


		OPTION
CKO PIN CONFIGURATION	GENERAL PURPOSE INPUT, LOAD DEVICE TO Vcc	1-1
CKO INPUT LEVEL	STANDARD TTL INPUT LEVELS	2-0
CKI INPUT CONFIGURATION	EXTERNAL CLOCK	3-2
CKI DIVIDER	CKI FREQUENCY DIVIDED BY 10	4-1
RESET PIN CONFIGURATION	LOAD DEVICE TO Vcc	5-0
IN1-IN3 INPUT CONFIGURATION	LOAD DEVICE TO Vcc	6-0
IN1-IN3 INPUT LEVELS	STANDARD TTL INPUT LEVELS	7-0
S1 INPUT LEVELS	STANDARD TTL INPUT LEVELS	8-0
SO OUTPUT CONFIGURATION	GENERAL PURPOSE TTL OUTPUT	9-0
SK OUTPUT CONFIGURATION	GENERAL PURPOSE HIGH CURRENT OUTPUT	10-1
LO, L1, L2 OUTPUT DRIVER	3 STATE PUSH-PULL OUTPUT	11-5, 12-5, 13-5
L3 OUTPUT CONFIGURATION	3 STATE GENERAL PURPOSE TTL OUTPUT	14-0
L4 OUTPUT CONFIGURATION	3 STATE GENERAL PURPOSE VERY HIGH CURRENT OUTPUT	15-1
L5 OUTPUT CONFIGURATION	OPEN DRAIN TTL OUTPUT	16-2
L6 OUTPUT CONFIGURATION	OPEN DRAIN VERY HIGH CURRENT OUTPUT	17-3
L7 OUTPUT CONFIGURATION	3 STATE PUSH-PULL TTL OUTPUT	18-4
L INPUT LEVEL	HIGHER VOLTAGE INPUT LEVEL	19-1
G2-G3 OUTPUT CONFIGURATION	GENERAL PURPOSE OUTPUT	20-0, 21-0
G INPUT LEVEL	STANDARD TTL INPUT LEVELS	22-0
DO-D3 OUTPUT CONFIGURATION	OPEN-DRAIN OUTPUT	23-1, 24-1, 25-1, 26-1
GO OUTPUT LEVEL FOR STA=0	LOGICAL 1	34-1
G1 OUTPUT LEVEL FOR STB=0	LOGICAL 1	35-1

PHYSICAL DIMENSIONS


CB-506



PLASTIC PACKAGE



These specifications are subject to change without notice. Please inquire with our sales offices about the availability of the different products.





ADVANCE INFORMATION

The TS94120/144 single chip NMOS microcontrollers are members of the TS94000 family, fabricated using N-channel silicon gate XMOS technology. The TS94120/144 contain the internal logic of the microcontrollers ET9410/20/44 (system timing, internal logic, ROM, RAM and I/O necessary to implement dedicated control functions). Features include single supply operation, a variety of output configuration options, with an instruction set, internal architecture, and I/O scheme designed to facilitate keyboard input, display output, BCD data manipulation and triac drive. They are an appropriate choice for use in numerous human interface control environments. Standard test procedures and reliable high-density fabrication techniques provide the medium to large volume customers with a customized low cost controller. TS94100 family offers a dual 16-bit timer perfectly suited for universal motor speed control (phase control), accurate time measurements and waveform generation.

- Low cost
- 23 I/O lines
- Single supply operation (4.5 V to 5.5 V)
- Low-current drain (13 mA max)
- General purpose and 3-state outputs
- TTL compatible inputs
- TTL compatible outputs
- Temperature range (0° to + 70°C)
- Extended temperature range (- 40°C to + 85°C) available.


CPU


- Powerful instruction set (52 instructions)
- ROM: 2K x 8 (TS94144), 1K x 8 (TS94120)
- RAM: 128 x 4 (TS94144), 64 x 4 (TS94120)
- 2 interrupt sources: external pin or internal timer overflow
- 3-level subroutine stack
- 4 µs instruction cycle time
- Programmable read/write 8-bit internal timer/event counter
- Internal shift register with serial I/O
- Watchdog feature
- Direct drive of LED digit and segment line
- Software compatible with the other members of ET9400, ETL9400 and ETC9400 families.

DUAL TIMER PERIPHERAL

- Two 8-bit and one 16-bit independent timers/counters
- 2 independent programmable prescalers
- Maximum working frequency: 1.25 MHz
- 16 software programmable working modes including delayed and calibrated pulse triggering, complex waveform generation, period and duty-cycle measurements
- 3 interrupt sources
- Zero-crossing detector
- Direct drive of triac

NMOS





JULY 1986 1/31

TS94120•TS94144

CPU FUNCTIONAL DESCRIPTION

The internal architecture is shown in Figure 1. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. A bit set is a logic « 1 », when a bit reset is a logic « 0 ».

PROGRAM MEMORY

Program memory consists of ROM:

- 1024 bytes for the TS94120
- 2048 bytes for the TS94144

These bytes of ROM can be either program instructions, constants or ROM addressing data.

ROM addressing is accomplished by a 11-bit PC register which selects one of the 8-bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential 11-bit binary count value.

For TS94120 the 10 lower bits of PC are used to address the internal ROM

Three levels of subroutine nesting are implemented by a three level deep stack. Each subroutine call (or interrupt) pushes the next PC address onto the stack. Each return (RET) pops off the stack back into the PC register.

DATA MEMORY

Data memory consists of a 512-bit RAM for the TS94144 organized as 8 data registers of 16 x 4-bit digits. RAM addressing is implemented by a 8-bit B register whose upper 3 bits Br0, Br1, Br2 select 1 of 8 data registers and lower 4 bits (Bd) select 1 of 16 4-bit digits in the selected data register.

Data memory consists of a 256-bit RAM for the TS94120 organized as 4 data registers of 16 x 4 bits digits. The B register is 8 bits long. Upper 2 bits Br0, Br1 select 1 of 4 data registers and lower 4 bits (Bd) select 1 of 16 x 4-bit digits in the selected data register. Br2 is not used to address the RAM and so 2 addresses with a different value of Br2 will access the same word in the RAM.

For TS94120/144, the uppermost bit Br3 of B register is only used to select either the peripheral or RAM.

While the 4-bit contents of the selected RAM digit (M) are usually loaded into or from, or exchanged with the A register (accumulator), they may also be loaded into the Q latches or loaded from the L ports. RAM addressing may also be performed directly by the LDD and XAD instructions based upon the immediate operand field of these instructions.

The Bd register also serves as a source register for 4-bit data sent directly to the D outputs.

INTERNAL LOGIC

A 4-bit A register (accumulator) is the source and destination register for most I/O, arithmetic, logic and data memory access operations. It can also be used to load the Br and Bd field of the B register, to load and input 4 bits out of the 8-bits Q latch, to input 4 bits out of a ROM word, to input G or IN ports, and to perform data exchanges with the SIO register.

A 4-bit adder performs the arithmetic and logic functions, storing the results in A with eventually a carry bit in the 1-bit C register. The C register in conjunction with the XAS instruction and the EN register is also related to the SK output control.

The 8-bit T counter is a binary up counter which can be loaded to and from M and A using CAMT and CTMA instructions. This counter may be running in two modes depending on a mask-programmable option: as a timer or as an external event counter. When the T counter overflows, an overflow flag will be set (see SKT instruction below). Note that T counter is cleared on reset. A functional block diagram of the timer/counter is illustrated in Figure 4.

3 general-purpose inputs, IN3-IN1, are provided. Note that IN3 can be considered as a dual-timer input.

INO is an analog input connected to an internal comparator.

The D register provides, 4 general-purpose outputs and is used as the destination register for the 4-bit contents of Bd. D3 is also used as the watchdog input when the watchdog option is selected.

The G register is a 2-bit general-purpose bidirectional I/O port (G3-G2). G0-G1 are the outputs of the peripheral and can also be used as general-purpose inputs.

The Q register is an internal, latched, 8-bit register, used to hold data loaded to or from M and A, as well as 8-bit data from ROM. Q register contents are transferred to the L I/O ports when the L drivers are enabled under program control (see LEI instruction).

L driver, when enabled, outputs the content of latched Q data to the L I/O ports. Contents of L may be read directly into A and M.

The SIO register is a 4-bit serial-in/serial-out shift register for the serial out. SIO content can be exchanged with A.

The XAS instruction copies C into the SKL Latch.

When SKL = 1, SK is a clock output
When SKL = 0, SK outputs a value depending upon the
contents of EN0 and EN3.

THE « EN register » is an internal 4-bit register loaded under program control by the LEI instruction. Each bit selects or inhibits the dedicated feature associated with each bit of the EN register (EN3-EN0).

- With EN1 set, the CPU interrupt is enabled.
- With EN2 set, the L drivers are enabled to output the data in Q to the L I/O ports. Resetting EN2 disables the L drivers, setting the L port as high impedance inputs.
- EN3, in conjunction with EN0, affects the SO and the SK outputs (see table 1).
 - When EN3 = 0, SO outputs EN0 and SK outputs the clock anded with the content of the SKL latch.
 - when EN3 = 1, SO is the output of the serial shifter,
 while SK outputs the clock (if SKL = 1) or the EN0
 bit (if SKL = 0).

Even when SO is disabled (as SIO output), data goes on shifting through SIO and can be exchanged with A via an XAS.

TABLE 1. ENABLE REGISTER MODES - BITS ENO AND EN3

EN3	ENO	so	SK after XAS
0	0	0	If SKL = 1, SK = Clock
0	1	11_	,
1	0	Serial out	If SKL = 1, SK = Clock If SKL = 0, SK = EN0
1	1	Serial out	

INTERRUPT SOURCES

There are 3 possible interrupt sources (see Figure 2).

- Counter overflow or external interrupt (mask option).
 External interrupt is triggered on the falling edge of a zero pulse. The zero pulse must be at least 2 instruction cycles wide on the external pin IN1 (or internal counter overflow).
- 2 peripheral interrupt sources (see peripheral description).

Each interrupt source has its own enable bit (EN1 for the CPU interrupt, ENA and ENB for the peripheral interrupts) and its own flag (F1 for the CPU interrupt, FA and FB for the peripheral interrupts, see Figure 13). An interrupt is enabled when its associated enable bit is set. Its associated flag is set when the interrupt is requested (for example, timer overflow for the CPU interrupt).

Note that the FA, FB, ENA, ENB bits, but also the F1 bit are implemented in the peripheral registers.




FIGURE 2: INTERRUPT BLOCK DIAGRAM

The following features are associated with interrupt procedure and protocol and must be considered by the programmer when utilizing interrupts.

- The interrupt, once acknowledged as explained below, pushes the next sequential program counter address (PC + 1) onto the stack:
 - PC + 1 → SA → SB → SC. Any previous contents of SC is lost. The program counter is set to hex address OFF (the last word of page 3) and all incoming interrupts are disabled without clearing the enable bits.
- An interrupt will be acknowledged only after the following conditions:
 - An interrupt request has been generated.
- The associated enable bit is set.
- A currently executing instruction has been completed.
- All successive transfer of control instructions and successive LBIs have been completed (e.g., if the main program is executing a JP instruction which transfers program control to another JP, instruction, the interrupt will not be acknowledged until the second JP instruction has been executed).
- Upon acknowledgement of an interrupt, bit Br3 of the B register is saved (and later restored upon « popping » off the stack by a RET instruction), then Br3 is cleared, allowing the user to begin his interrupt subroutine in the RAM space addressing.
- Upon acknowledgement of an interrupt, the skip logic status is saved and later restored upon « popping » off the stack. For example, if an interrupt occurs during the execution of ASC (Add with Carry, Skip on Carry) instruction which results in carry, the skip logic status is saved and program control is transferred to the interrupt servicing routine at hex address 0FF. At the end of the interrupt routine, a RET instruction is executed to « pop » the stack and return program control to the instruction following the original ASC. At this time, the skip logic is enabled and skips this instruction because of the previous ASC carry. Subroutines should not be nested within the interrupt servicing routine since « popping » the stack will enable any previously saved main program skips, interfering with the orderly execution sequence of the interrupt routine.
- The first instruction at hex address 0FF must be a NOP
- When an interrupt is acknowledged, other interrupt sources are internally disabled until the end of interrupt servicing subroutine.

RESET

The RESET pin is configured as a Schmitt trigger input. If not used it should be connected to Vcc. Initialization will occur whenever a logic • 0 • is applied to the RESET input for at least three instruction cycles.

Upon initialization, the PC register is cleared to 0 (ROM address 0) the A, B, C, D, EN, G2-G3, T counter, IL latches registers and the peripheral registers CRA, CRB, IMR are cleared. The SK output is enabled as a SYNC output, providing a pulse each instruction cycle time. Data

Memory (RAM) is not cleared upon initialization. The first instruction at address 0 must be a CLRA. RC must be greather than 5 times power supply rise time.




FIGURE 3: POWER-UP CLEAR CIRCUIT

T COUNTER *

There are two modes selected by mask option:

 Time-base counter. In this mode, the instruction cycle frequency generated from CKI passes through a 2-bit (divide-by-4) prescaler. The output of this prescaler increments the 8-bit counter thus providing a 10-bit timer. T counter prescaler is cleared by a CAMT instruction or on reset.

For example, using a 1.25 MHz crystal with a divideby-5 option, the instruction cycle frequency of 250 KHz increments the 10-bit timer every 4 μ s. By presetting the counter and detecting overflow, accurate timeouts between 16 μ s (4 counts) and 4.096 ms (1024 counts) are possible. Longer timeouts can be achieved by accumulating, under software control, multiple overflows.

 External event counter. With this option, a low-going pulse (« 1 » to « 0 ») lasting more than 2 instruction cycles on the IN2 input will increment the 8-bit T counter.




FIGURE 4: CLOCK AND CPU COUNTER BLOCK DIAGRAM

OSCILLATOR

There are three basic clock oscillator configurations available as shown in Figures 5 and 6.

- Crystal Controller Oscillator. CKI and CKO are connected to an external crystal. The instruction cycle time equals the crystal frequency divided by 20 (optional by 10 or 5).
- External Oscillator. CKI is an external clock input

signal. The external frequency is divided by 10 to give the instruction cycle time. CKO is available to be used as a general purpose input.

 RC Controlled Oscillator. CKI is configured as a single pin RC controlled Schmitt trigger oscillator. The instruction cycle equals the oscillation frequency, divided by 10 to give the instruction cycle time. CKO is in this case available to be used as a general purpose input (see INIL instruction).




FIGURE 5: OSCILLATOR EXTERNAL CONFIGURATION




FIGURE 6: OSCILLATOR MASK OPTIONS

WATCHDOG (Figure 7)

This mode may be chosen by mask option. In this case, D3 becomes the watchdog input. This mode is a basic

need for microcontrollers working in a noisy environment, where parasitics may crash the program.




FIGURE 7: D3 AS WATCHDOG INPUT

In the watchdog mode, a « 1 » on pin D3 activates the internal reset (see Figure 7). The user needs only to connect a pull-up resistor and a capacitor on D3, and insert a watchdog loop in his program. This software loop will periodically outputs a « 0 » on D3 when the program is normally executed. When the microcontroller is trapped in

another loop, the watchdog loop is not any more efficient and C_{ext} is charged up to Vcc, thus triggering the chip reset.

Open-drain option has to be selected on D3 when the watchdog mode is chosen. The REXT x CEXT time constant on D3 is related to the period of the software watchdog loop, DEXT speeds up the |CEXT| discharge time during power off.

DUAL TIMER

FUNCTIONAL OVERVIEW

A block diagram of the peripheral is given in Figure 8. It consists of two truly independent blocks. Block A consists of two 8-bit registers (RW0-RW1, RD0-RD1) and two 8 bit binary down-counters (CW0-CW1, CD0-CD1) organized as two register-counter pairs. The block B consists of a sixteen bit register (RB0-RB3) and a 16-bit binary down counter (CB0-CB3). The operating modes are software programmable through CRA and CRB control registers. Most of the modes are driven by block A and B clocks (CLKA, CLKB) which are respectively generated by the A or B prescalers. These prescalers are mask-option programmable. The following options are available: the system clock (CLK) may be divided by 1, 5, 20, 40.

Block A is a complex waveform generator. In most of the modes, each 8 bit pair is running alternatively, using the autoreload procedure. The CD counter starts to run. It counts down to zero, at which time the output flip-flop of block A is toggled. The data in the RD register is then reloaded automatically into the CD counter, which stays idle. In the same time, the RW/CW 8 bit pair starts running. When CW counts down to zero, the output flip-flop is toggled again, CW is reloaded with RW contents and stays idle. The RD/CD pair can start running again and

so on. In the pulse burst generation mode, the CD/RD pair is running alone: the output flip-flop is toggled each time the CD counter counts down to zero. The CW/RW pair down to the the output flip-flop, but counts the pulses generated by the CD/RD pair. Block A output is G0, input is INO.

Block B performs measurement and generation functions. In the frequency generation and frequency divider mode, the 16-bit pair is running, using the autoreload procedure. In the measurement mode, while the counter is running, an automatic transfer to the register is performed each time a measure is ended. This is determined by a mask-option: if the period measurement mode is selected, a measure is ended each time a high to low transition occurs on the IN3 pin. If the duty-cycle measurement mode is selected, a measure is ended each time a high to low or low to high transition occurs on the IN3 pin. In the external event counter mode, the counter counts down the external pulses, register RB latching up counter CB state every instruction cycle t_C. Block B output is G1, input is IN3

In all modes of blocks A and B, there is no initial autoreload, and the counters start, regardless of their content.




FIGURE 8

TS94120 • TS94144

PERIPHERAL REGISTERS

The Dual-Timer contains several registers that interface with the CPU:

 two 8-bit data registers (RD0-RD1) and (RW0-RW1) for block A, and one-16 bit data register (RB0-RB1-RB2-RB3) for block B.

CRA: Control Register

F1 STA MRA1 MRA0

STA: Start/Stop bit and output enable

on pin G0 MRA1-MRA0: Block A mode selection

F1: CPU interrupt flag

CRB: Control Register

CSB STB MRB1 MRB0 1 0

STB: Start/Stop bit

CSB: Output enable on pin G1 MRB1-MRB0: Block B mode selection two 4-bit control registers (1 per block) CRA and CRB managing the selection mode, the output on the pins G0 and G1 and start-up for both blocks.

 One 4-bit interrupt management register (IMR). This register contains the enable bits and the interrupt flags.

IMR: Interrupt Management Register

ENB ENA FB FA 3 2 1 0

FA, FB: Interrupt flag of blocks A and B

ENA, ENB: Interrupt enable bits of blocks A and B

FIGURE 9: CONTROL REGISTERS (CRA AND CRB) AND INTERRUPT MANAGEMENT REGISTER (IMR)

All these registers are memory mapped as 4-bit memory words (See Figure 10) and are addressed by Bd and the

lower bit Br0 of Br (See Figure 11).

Bd Br0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	RD1	RD0	RW1	RW0												CRA
1	RB3	RB2	RB1	RB0			IMR									CRB

FIGURE 10: REGISTERS MEMORY MAPPING

All the instructions referenced to the RAM may be used for the peripheral, including bit manipulation instructions. Br3, the uppermost bit of Br controls the switching between the RAM and the peripheral when using memory reference instructions.

Two instructions are able to alter the content of Br3:

- XABr, that exchanges A with Br, and in particular A3 with Br3.
- TMB, that complements Br3.

When Br3 = 0, RAM is accessed When Br3 = 1, peripheral registers are accessed




FIGURE 11: PERIPHERAL AND RAM ADDRESSING BLOCK DIAGRAM

Note that, as Br1 and Br2 are not used to address the registers, there is redundancy in the addressing: that is, 2 addresses where only Br1 (or Br2) is different will access the same register.

- Each peripheral memory word may be read at any time, even during reloading: the value read is always valid.
- On the other hand, the user cannot write in a peripheral ral memory word while the peripheral internal logic is trying to reload it.

To ensure a good start of the timer, the Start/Stop bit (STA, STB) should not be set while setting a new mode (MRA0-MRA1, MRB0-MRB1): one instruction cycle is required, for stabilization.

Counters access:

Data transfer between counters and registers (RD ↔ CD, RW ↔ CW, RB ↔ CB) exchanges words of 16 bits (or 8

bits). This transfer is done with a single instruction (2 bytes opcode) as shown on table 2.

MNEMONIC	OPCODE	DATA FLOW	_
TRCA	23	RD → CD	
	8A	RW → CW	
TCRA	23	CD → RD	
	8B	CW → RW	
TRCB	23	RB → CB	
	9A		
TCRB	23	CB → RB	
	9B		

TABLE 2: 16-BIT TRANSFER INSTRUCTIONS

Opcodes of these 16 bits transfer instructions are XAD opcodes addressing unused peripheral addresses, and are valid only when Br3 = 1. TRCA, TCRA, TRCB and TCRB instructions load accumulator A with F (Rex).

Important remark

Note that transfer is equivalent to:

XAD 0A for transfer (RW, RD) towards (CW, CD)
XAD 0B for transfer (CW, CD) towards (RW, RD)
XAD 1A for transfer RB towards CB

when B_r3 = 1

XAD 1A for transfer RB towards CB XAD 1B for transfer CB towards RB

These four transfer instructions are therefore compatible with the ET9400 set of instructions. XAD instruction has a different meaning when ${\rm Br3}=1$.

CONTROL REGISTERS CRA AND CRB

— The MRA0-MRA1 and MRB0-MRB1 bits select the operating mode of block A and block B. The mode selected

by MRB0 = MRB1 = 0 is mask option programmable: period measurement, or duty-cycle measurement.

Block A


MRA1	MRA0	OPERATING MODE
0	0	Triggered pulse generation
0	1	Pulse burst generation
1	0	Duty cycle generation
1	1	Analog period counter

Block B

MRB1	MRB0	OPERATING MODE				
0	0	Period measurement Duty-cycle measurement	mask programmable option			
0	1	External event counter				
1	0	Frequency generation				
1	1	Frequency divider				

TABLE 3: OPERATING MODE CODING THROUGH MRAO- MRA1 AND MRB0-MRB1 BITS

 Setting STA and STB to zero stops the counters which stays idle. At the same time, the A and B flip flop outputs are forced to predefined values (« 0 » or « 1 » selectable by mask option). Setting STA and STB to 1, makes the respective counters run in the selected mode. In the pulse burst mode, STA is automatically reset when the burst is generated.






FIGURE 12: OUTPUT CONTROL

Setting the CSB bit to zero disconnects the pin G1 from the CB counter: counter is running and G1 is forced to 1 or 0 (depending on mask option)

G0 (and G1) pins can be used as a general purpose CPU input, as long as it has been previously set to output a 1.


If proper start is required, the counters should be initialized before the start up. In other words, the first G0 (or G1) transition (counter underflow) occurs at a defined time after start up only if the counter C was previously loaded (see nota-1).

SYSTEM RESET

Upon reset CRA, CRB and IMR peripheral registers are cleared. CD/RD, CW/RW and CB/RB are unchanged.

DUAL TIMER INTERRUPT MANAGEMENT

The Dual Timer interrupts are controlled by the IMR register.



*: ZCA is the Zero crossing detector output (see Option 32)

FIGURE 13: INTERRUPT MANAGEMENT

The Dual Timer interrupt sources, one for each block, are software selectable through the enable bits ENA and ENB (IMR register). Each interrupt in turn sets the FA or FB flag in the IMR register when activated. F1 (bit 3 of CRA register) is set when a CPU interrupt is generated. These flags will be used in the interrupt subroutine to locate the interrupt source. These flags will have to be reset by the user interrupt subroutine. It should be noted that Timer B interrupt is disabled through the start bit STB, when

this block is not running. The peripheral interrupt requests are enabled by the ENA bit, or by the ENB and STB bits. The block A interrupt source is mask option programmable: an interrupt request is generated either on each transition of the zero crossing detector output or on high to low transition of the zero crossing detector output. Block B interrupt requests are generated on each pulse on OUTB.

BLOCK A MODE DESCRIPTION


Remark: all the following timings are drawn in the case where I.V. (Initial value) of G0 is 0.

Triggered pulse generation

This mode outputs a pulse triggered by the zero-crossing of a signal at INO. The delay from the zero-crossing is specified by the content of RD. The pulse width is specified by the content of RW.

 $\begin{array}{ll} t_D = D.\ t_{CLKA} + 2.5\ t_{CLK} \\ t_W = (W+1).\ t_{CLKA} \\ \text{Where } t_{CLK} = \text{System clock period} \\ t_{CLKA} = \text{Block A clock period} \\ D = \text{Content of register RD} \\ W = \text{Content of register RW} \\ 1 \leqslant D \leqslant 255 \\ \end{array}$


0 ≤ W ≤ 255



Nota 2: initial value of G0 can either be 1 or 0 (depending on mask option 3.4).

Pulse burst generation

This mode outputs on G0 a specified number of pulses of a specified width. The number of pulses is specified by the contents of register RW, while the pulse width is specified by the contents of register RD. The pulse burst is generated each time STA is set to a «1». CD is automatically loaded from register RD, at each transition of G0. After the W pulses are transmitted, counter CW is automatically loaded from register RW, and STA is reset. Setting STA to 1 will repeat the previous sequence.



tD = (D + 1). tCLKA tCLKA = Block A clock period N = (W + 1) D = Content of register RD W = Content of register RW


d: delay (see nota 1)

0. delay (366 1161a 0 ≤ D,W ≤ 255

Nota 1: If counter CD is not loaded with a defined value before start up, d will be $t_{CLKA} \leqslant d \leqslant 255$. t_{CLKA} . Note that this undefined value of d is equivalent to an undefined delay in outputing the waveform. In order to control this delay time d, user should load counter CD (in addition to register RD).

Duty-cycle generation

This mode generates a rectangular waveform on G0. Pulse width is specified by the contents of register RW, interpulse length is specified by the content of register RD (be carefull with I.V: see nota 2)




 $t_D = (D+1)$. t_{CLKA} $W = Content of register RW <math>t_W = (W+1)$. t_{CLKA} d: delay (see nota 1) $t_{CLKA} = CONTENT C$

Analog period counter

This mode generates a rectangular waveform on G0. The pulse width is specified by the contents of register RW, and inter-pulse length is specified by the contents of register RD.

The counter is not controlled by the clock of block A, but decrements each INO falling edge. G0 transition is synchronised on SK. Maximum delay between INO = 0V and G0 transition is therefore less than equal to one SK period (4 μ s \leq tgK \leq 10 μ s).



ND = (D + 1) NW = (W + 1) NW = W = Contents of register RW NW = Contents of register RD $NW \le 255$

Remark: analog signal frequency should not exceed 1/2tc.
FIN0 ≤ 1/2tc.

BLOCK B MODE DESCRIPTION


Remark: all the following timings are drawn in the case where I.V (initial value) fo G1 is 0.

Measurement mode

This mode is mask-option programmable: period measurement mode, or duty-cycle measurement mode.

<u>Period measurement mode</u>: This mode measures the period of an external waveform on IN3.

On the high to low transition, counter CB is transferred to register RB, and then cleared. As the counter is counting down from zero, the value read from the register is a two's complement value. The register can be read at any time, even when being changed: the data is always valid.




 $\begin{array}{l} t = (N + 1) \ t_{CLKB} \\ \text{Where } t_{CLKB} = \text{Block B clock period} \\ N = \text{Two's complement value of register RB} \\ 0 \leqslant N \leqslant 2^{16-1} \\ \Delta = 1.5 \times t_{CLK} \end{array}$

tCLK = System clock period

The output G1 toggles each time a counter to register transfer is performed.

Duty-cycle measurement mode: From an external signal on IN3, the counter CB starts, counting the pulse width high. On the falling edge of IN3, CB is transferred to the register RB, and then cleared. Then, counter CB starts counting the IN3 inter-pulse length. On rising edge, CB is transfered to RB, CB is cleared, and duty cycle measurement starts again. G1 output toggles each time a counter to register transfer is performed. The user has to read the register contents before it is changed by the next measurement. This can be done by an interrupt, or by monitoring IN3 or G1.



 $\begin{array}{l} t_H = (\text{NH} + 1). \ t_{\text{CLKB}} \\ t_L = (\text{NL} + 1). \ t_{\text{CLKB}} \\ t_{\text{CLKB}} = \text{Block B clock perdiod} \\ \Delta = 1,5 \ x \ t_{\text{CLK}} \end{array}$

NL, NH = Two's complement value of register RB contents

 $0 \leqslant NL, NH \leqslant 2^{16}-1$

Nota 3: initial value of G1 can either be 1 or 0 (depending on mask option 35)

External event counter


In this mode, counter CB is an external events (or pulses) counter. There is no automatic clear of the counter: it counts down from whatever state it was. Thus, to ease the reading of the information, the counter should be preloaded. Preloading the counter with all zeroes will give the two's complement of the count, preloading the counter with all ones will give the one's complement of the count. The counter decrements on the falling edge of IN3 pin. The counter, counts down and eventually rolls over from 0000 to FFFF (Hex).

The register RB acts as a « capture-latch », being loaded by the counter's value every instruction cycle. Thus, it enables a simple monitoring of the count.

G1 toggles every time counter CB counts through « 0 ».

Frequency generation

This mode generates a square wave on G1. The period is determined by the contents of register RB. Using the autoreload procedure, the counter is only loaded when it counts down through zero. Therefore, it may be necessary to initially load the counter (see nota 1). IN3 has no effect in this mode.




 $t=(N+1)~t_{CLKB};$ Period = 2 (N + 1) t_{CLKB} Where N = Content of counter RB 0 \leqslant N \leqslant $2^{16}\text{-}1$

tCLKB = Block B clock period

Frequency divider

This mode generates a square wave on G1. The period is determined by the contents of register RB, and by the external frequency applied on IN3 pin. The counter decrements on the high to low transition of IN3 pin. Using the autoreload procedure, the counter is only loaded when it counts down through zero. Therefore, it may be necessary to initially load the counter.



 $\begin{array}{lll} \Delta = 2.5~t_{CLK} \\ t = (N + 1)~t_{IN3}~; \mbox{ Period} = 2~(N + 1)~t_{IN3} \\ \mbox{Where N} = \mbox{ contents of counter RB} \\ 0 \leqslant N \leqslant 2^{16}\text{-}1 \\ t_{CLK} = \mbox{ System clock period} \end{array}$

Symbol	Définition	instruction operand symbols				
Internal A	Arabitecture Sumbole	d	4-bit operand field, 0-15 binary (RAM digit select)			
A 4-bit Accumulator		— r	3-bit operand field, 0-7 (RAM register select)			
В	8-bit RAM address register	a	11-bit operand field, 0-2047 (1023)			
Br	Upper 4 bits of B (register address)	у	4-bit Operand field, 0-15 (immediate data)			
Bď	Lower 4 bits of B (digit address)	RAM(x)	RAM addressed by variable x			
С	1-bit Carry register	ROM(x)	ROM addressed by variable x			
D	4-bit Data output port					
EN	4-bit Enable register	Operational Symbols				
G	4-bit General purpose I/O port					
IL	One 1-bit (IN ₃) latch	+	Plus			
N	4-bit input port		Minus			
L	8-bit 3-state I/O port	→	Replaces			
M	4-bit contents of RAM addressed by B		is exchanged with			
PC	11-bit ROM address program counter	-	is equal to			
Q	8-bit latch for L port	Ā	one's complement of A			
SA, SB, S	C 11-bit 3-level subroutine stack	•	exclusive-or			
SIO	4 bit Shift register	:	range of values			
sk	Logic-controlled clock output		•			
SKL	1-bit lach for SK output					
Т	8-bit timer					

TS94100 INSTRUCTION SET

Mnemonic	Operand	Hx Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description				
ARITHMET	ARITHMETIC INSTRUCTIONS									
ASC		30	[0 0 1 1]0 0 0 0]	A+C+RAM(B) → A	Carry	Add with carry, Skip on				
				Carry → C		Carry				
ADD		31	[0 0 1 1]0 0 0 1]	A+RAM(B) → A	None	Add RAM to A				
ADT		4A	0 1 0 0 1 0 1 0 1	A+1010→ A	None	Add TEN to A				
AISC	у	5—	10 1 0 1 J	A+y → A	Carry	Add Immediate Skip on Carry(y≠0)				
CASC		10	[0 0 0 1 0 0 0 0]	A+RAM(B)+C → A	Carry	Complement and Add with				
				Carry → C		Carry, Skip on Carry				
CLRA		00	00000000	0 → A	None	Clear A				
COMP		40	01000000	Ā→A	None	Ones complement of A to A				
NOP		44	[0 1 0 0]0 1 0 0]	None	None	No Operation				
RC		32	[0 0 1 1]0 0 1 0]	"0" → C	none	Reset C				
sc		22	00100010	"1" → C	None	Set C				
XOR		02	00000010	A⊕ RAM(B) → A	None	Exclusive-OR RAM with A				

TS94120•TS94144

INSTRUCTION SET (continued)

Mnemonic	Operand	Hx Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
MEMORY R	EFERENC	E INST	RUCTIONS			
CAMT		33 3F	00110011	$A \rightarrow T_{7:4}$ RAM(B) $\rightarrow T_{3:0}$	None	Copy A, RAM to T
СТМА		33 2F	00110011 001011111	T _{7:4} → RAM(B) T _{3:0} → A	None	Copy T to RAM, A
CAMQ		33 3C	00110011	$A \rightarrow Q_{7:4}$ RAM(B) $\rightarrow Q_{3:0}$	None	Copy A, RAM to Q
CQMA		33 2C	00110011	$Q_{7:4} \rightarrow RAM(B)$ $Q_{3:0} \rightarrow A$	None	Copy Q to RAM, A
LD	r	— 5	(r = 0.3)	RAM(B) → A Br⊕r → Br	None	Load RAM into A Exclusive-OR Br with r
LDD	r.d	23	00100011 0 r d	RAM(r,d) → A	None	Load A with RAM pointed to directly by r, d
LQID		BF	10111111	ROM(PC _{10:8} ,A,M) → Q	None	Load Q indirect (Note 3)
RMB	0 1 2 3	40 45 42 43	(0100,1100) (0100,0101) (0100,0010) (0100,0011)	0 → RAM(B) ₀ 0 → RAM(B) ₁ 0 → RAM(B) ₂ 0 → RAM(B) ₃	None	Reset RAM Bit
SMB	0 1 2 3	4D 47 46 4B	01001101 010001110 010000110 010010110	1 → RAM(B) ₀ 1 → RAM(B) ₁ 1 → RAM(B) ₂ 1 → RAM(B) ₃	None	Set RAM Bit
STII	у	7—	0111 y	y → RAM(B) Bd + 1 → Bd	None	Store Memory immediate and increment Bd
TCRA		23 8B	100100011	CD → RD 1111 → A CW → RW	None	Transfer Counter to Register (Timer A) (Note 8)
TCRB		23 9B	100100011	CB → RB 1111 → A	None	Transfer Counter to Register (Timer B) (Note 8)
ТМВ		33 35	00110011	Br3 → B _r 3	None	One's complement of B _r 3 to B _r 3 (Toggle memory bank)
TRCA		23 8A	100100011	RD → CD 1111 → A RW → CW	None	Transfer Register to Counter (Timer A) (Note 8)
TRCB		23 9A	00100011 100110101	RB → CB 1111 → A	None	Transfer Register to Counter (Timer B) (Note 8)
X	r	-6	$\begin{array}{ccc} 0 & 0 & r & & 0 & 1 & 1 & 0 \\ (r & = & 0,3) & & & & & & & & & & & & & & & & & & &$	RAM(B) ↔ A Br⊕r → Br	None	Exchange RAM with A Exclusive OR Br with r
XAD	rd	23	1 0010,0011,	RAM(r,d) ↔ A	None	Exchange A with RAM pointed to directly by r d
XDS	r	7	(r = 0,3)	$RAM(B) \leftrightarrow A$ $Bd-1 \rightarrow Bd$ $Br \oplus r \rightarrow Br$	Bd decrements past 0	Exchange RAM with A and Decrement Bd . Exclusive Or Br with r
XIS	٢	-4	(r = 0,3)	$RAM(B) \leftrightarrow A$ $Bd + 1 \rightarrow Bd$ $Br \oplus r \rightarrow Br$	Bd increments past 15	Exchange RAM with A and increment Bd Exclusive Or Br with r

TS94120 • TS94144

INSTRUCTION SET (continued)

	INSTRUCTION SET (continued)								
Mnemonic	Operand	Hx Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description			
TRANSFER	OF CONTR	OL INSTE	UCTIONS						
JID		FF	11 1 1 1 1 1 1 1 1	ROM(PC _{10:8} A,M) → PC _{7:0}	None	Jump Indirect (Note 3)			
ЈМР	a	6-	0 1 1 0 0 a _{10:8} j	a → PC	None	Jump			
			a _{7:0}						
JP	a		11 a6:0 (pages 2; 3, only) or	a → PC _{6:0}	None	Jump within Page (Note 4)			
			[1 1] a _{5:0} (all other pages)	a → PC _{5:0}					
JSRP	a		1 0] a _{5:0}	PC+1 → SA → SB → SC	None	Jump to Subroutine Page			
				00010 → PC _{10:6}		(Note 5)			
			ļ	a → PC _{5:0}					
JSR	а	6-	0 1 1 0 1 a 10:8	PC+1 → SA → SB → SC	None	Jump to Subroutine			
			a _{7:0}	a → PC					
RET		48	0 1 0 0 1 1 0 0 0 1	SC → SB → SA → PC	None	Return from Subroutine			
RETSK		49	0 1 0 0 1 1 0 0 1 1	SC → SB → SA → PC	Always Skip on Return	Return from Subroutine then Skip			
REGISTER	REFEREN	CE INSTR	UCTIONS						
CAB		50	01010000	A → Bd	None	Copy A to Bd			
СВА		4E	0 1 0 0 1 1 1 0	Bd → A	None	Copy Bd to A			
LBI	r,d		00 r (d-1)	r,d → B	Skip until	Load B immediate with r,d			
	1		(r = 0:3)		not a LBI	(Note 6)			
		Ì	(d = 0,9:15) or						
		33	0 0 1 1 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1						
LEI	у	33	00110011	y → EN	None	Load EN Immediate (Note 7)			
		6-	0110 y						
XABR		12	00010010	A↔ Br O→A ₃	None	Exchange A with Br			
	RUCTIONS			LL					
SKC		20	00100000		C="1"	Skip if C is True			
SKE		21	00100001		A=RAM(B)	Skip if A Equals RAM			
SKGZ		33	00110011		G _{3:0} == 0	Skip if G is Zero			
		21	00100001		<u> </u>	(all 4 bits)			
SKGBZ		33	0 0 1 1 0 0 1 1	1st byte		Skip if G Bit is Zero			
	0	01	00000001	1	G ₀ =0				
	1	11	00010001	2nd byte	G ₁ =0				
	2	03	00000011		G ₂ =0				
	3	13	00010011	1.	G ₃ =0	L			

18/31

INSTRUCTION SET (continued)

Mechine

Mnemonic	Operand	Hx Code	Language Code (Binary)	Data Flow	Skip Conditions	Description
SKMBZ	0	01	00000001		RAM (B)0 = 0	Skip if RAM Bit is Zero
	1	11	00010001		RAM (B) ₁ = 0	
	2	03	00000011		RAM (B)2 = 0	
	3	13	00010011		RAM (B)3=0	
SKT		41	0100 0001		A time-base counter	Skip on Timer (Note 3)
					carry has occured since last test	,
INPUT/OUTPL	T INSTRUC	CTIONS				
ING		33	00110011	G → A	None	Input G Ports to A
		2A	0010 1010			(Note 9)
ININ		33	0 0 1 1 0 0 1 1 1	IN3, IN2, IN1, "0"→A	None	Input IN inputs to A
		28	0010[1000]			
INIL		33	0011 0011	IL3, CKO, "0", "0" → A	None	input IL ₃ Latch to A
		29	001011001			(Note 3)
INL		33	[0011]0011]	L _{7:4} → RAM(B)	None	Input L Ports to RAM, A

Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicitly defined (e.g., Br and Bd are explicitly defined). Bits are numbered 0 to N where 0 signifies the least significant bit (low-order, right-most bit). For example, A₃ indicates the most significant (left-most) bit of the 4-bit A register.

None

None

None

None

Output Bd to D Outputs

Output RAM to G Ports

Exchange A with SIO

Output to G Ports

Immediate

(Note 3)

Note 3: For additional on the operation of the XAS, JID, LQID, INIL, and SKT instructions, see below.

[0 0 1 0]1 1 1 0 | L_{3:0} → A

Bd → D

Y2→G2

Y3→G3

RAM(B)2→G2

RAM(B)₃→G₃

A ↔ SIO, C → SKL

00110011

10011111101

00110011

00110011

0 0 1 111 0 1 0

0 1 0 0 1 1 1 1 1

0 1 0 1

Note 4: The JP instruction allows a jump, while in subroutine page 2 or 3, to any ROM location within the two-page boundary of pages 2 or 3. The JP instruction, otherwise, permits a jump to a ROM location within the current 64-word page. JP may not jump to the last word of a page.

Note 5: A JSRP transfers program control to subroutine page 2 (0010 is loaded into the upper 4 bits of P). A JSRP may not be used when in pages 2 or 3, JSRP may not jump to the last word in page 2.

Note 8: LBI is a single-byte instruction if d=0, 9, 10, 11, 12, 13, 14, or 15. The machine code for the lower 4 bits equals the binary value of the "d" data minus 1, e.g., to load the lower four bits of 8 (Bd) with the value 9(1001₂), the lower 4 bits of the LBI instruction equal 8 (1000₂). To load 0, the lower 4 bits of the LBI instruction should equal 15 (1111₂).

Note 7: Machine code for operand field y for LEI instruction should equal the binary value to be latched into EN, where a "1" or "0" in each bit of EN corresponds with the selection or deselection of a particular function associated with each bit. (See Functional Description, EN Register)

Note 8: All transfer instructions (TRCA, TCRA, TRCB, TCRB) must be selected when $B_f 3 = 1$. If $B_f 3 = 0$, these transfer instructions will be decoded as XAD instruction.

Note 9: G0 and G1 can be used as inputs only with options 34.1 and 35.2.

2E

33

3E

33

5 -

33

4F

y

OBD

OGI

OMG

XAS

DESCRIPTION OF SELECTED INSTRUCTIONS

XAS Instruction

XAS (Exchange A with SIO) copies C to the SKL latch and exchanges the accumulator with the 4-bit contents of the SIO serial-in/serial-out shift register. An XAS instruction can be performed once every 4 instruction cycles to effect a continuous data stream.

LQID Instruction

LQID (Load Q Indirect) loads the 8-bit Q register with the contents of ROM pointed to by the 11-bit word PC10: PC8, A,M. LQID can be used for table lookup or code conversion such as BCD to seven-segment. The LQID instruction "pushes " the stack (PC + 1 \rightarrow SA \rightarrow SB \rightarrow SC) and replaces the least significant 8 bits of the PC as follows: A \rightarrow PC7:4. RAM(B) \rightarrow PC3:0, leaving PC10, PC9 and PC8 unchanged. The ROM data pointed to by the new address is fetched and loaded into the Q latches. Next, the stack is "popped " (SC \rightarrow SB \rightarrow SA \rightarrow PC), restoring the saved value of PC to continue sequential program execution. Since LQID pushes SB into SC, the previous contents of SC are lost.

Note: LQID uses 2 instruction cycles if executed, one if skipped.

JID Instruction

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by A and M. It loads the lower 8 bits of the ROM address register PC with the contents of ROM addressed by the 11-bit word, PC10:8, A,M. PC10, PC9 and PC6 are not affected by JID.

Note: JID uses 2 instruction cycles if executed, one if skipped.

SKT Instruction

The SKT (Skip On Timer) instruction tests the state of the T counter overflow latch (see internal logic, above), executing the next program instruction if the latch is not set. If the latch has been set since the previous test, the next program instruction is skipped and the latch is reset. The features associated with this instruction allow the processor to generate its own time-base for real-time processing, rather than relying on an external input signal.

SKT can be used (when the option selected for CPU interrupt source is the timer overflow) during the interrupt service routine to clear the overflow latch.

INIL Instruction

INIL (Input IL Latch to A) inputs latch IL3, CKO and 0 into A. The IL3 latch is set if a low-going pulse (<1) to <0) has occured on the IN3 input since the last INIL in-

struction, provided the input pulse stays low for at least two instruction cycles. Execution of an INIL inputs IL 3 into A3, and resets this latch to allow it to respond to subsequent low-going pulses on the IN3. If CKO is mask programmed as a general purpose input, an INIL will input the state of CKO into A2. If CKO has not been so programmed, a «1» will be placed in A2. A1 and A0 are cleared. IL latch is cleared on reset.




FIGURE 14: INIL HARDWARE IMPLEMENTATION

RET and RETSK Instructions

When a RET instruction is executed at the end of the interrupt subroutine, it restores the state of bit Br3 that was saved at the beginning of the interrupt subroutine. When used at the end of a software subroutine, a RET instruction will clear bit Br3. The RETSK instruction never modifies bit Br3.

Instruction set notes

- The first word of a program (ROM address 0) must be a CLRA (Clear A) instruction.
- Although skipped instructions are not executed, they are still fetched from the program memory. Thus program paths take the same number of cycles whether instructions are skipped or executed except for JID, and LOID.
- The ROM is organized into pages of 64 words each. The Program Counter is a 11-bit binary counter, and will count through page boundaries. If a JP is the last word of a page, it operates as if it were in the next page. For example, a JP Located in the last word of a page will jump to a location in the next page. JID or LQID located in the last word of every fourth page (i.e. hex address OFF, 1FF, 2FF, 3FF, 4FF, etc.) will access data in the next group of four pages.

Note: TS94120 needs only 10 bits to address its ROM. Therefore, the eleventh bit (10) is ignored.

MAXIMUM RATINGS

RATING	SYMBOL	VALUE	UNIT
Input voltage	VI	_	٧
INO		-0.8 to +10	
SI		-0.5 to +14	
Voltage on any other Pin		-0.5 to +10	
Ambient operating temperature			
TS94100CP	TA	0 to +70	°C
TS94100TP		-40 to +85	°C
Ambient storage temperature	T _{stg}	—65 to + 150	°C
Lead temperature (soldering 10s)		300	°C
Power dissipation	PD		
T _A = +25°C		1	w
$T_A = +70^{\circ}C$		550	mW
Total source current		36	mA
Total sink current		200	mA

D.C. AND OPERATING CHARACTERISTICS $T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C} \quad V_{CC} = 4.5\text{V to } 5.5\text{V (Unless otherwise specified)}$

Characteristic	Symbol	Min	Тур	Max	Unit
Power supply ripple (peak to peak) - Note A	V _{ppl}	_	_	0.5	V
Operating supply current (all inputs set to 1) (all outputs set to 1) (all inputs set to 1) (all outputs set to 0)	Icc		_	15 15.5	mA

INPUT

W 01					
CKI input level					
Crystal or RC Logic·high	VIH	0.5V _{CC}	_	-	1
Logic low	VIL	_		1	V
External clock Logic high	VIH	0.7VCC	_	-	
Logić low	VIL	_	_	0.2	V
RESET and WATCHDOG (D3) SCHMITT trigger input level	1				
Logic high	V _{IH}	0.7V _{CC}	_	-	
Logic low	VIL	_	_	0.6	l v
IN0 offset voltage (note B, Fig. 15)		_	_	150	mV
Input level on all other inputs				•	
With TTL option selected Logic high	VIH	2	-	_	v
Logic low	VIL	-	_	0.8	V
With high voltage option selected Logic high	VIH	3.6	_	-	V
Logic low	VIL	_	_	1.2	V
Input capacitance	CI	_	_	7	pF
High impedance input leakage	Ŋ	-2	_	+2	μΑ

OUTPUT

TTL load Logic high (I _{OH} = -100μA) Logic low (I _{OL} = 1.6 mA)	V _{OH} V _{OL}	2.4	_	_ 0.4	v v
CMOS load Logic high ($I_{OH} = -10\mu A$) Logic low ($I_{OL} = +10\mu A$)	V _{OH} V _{OL}	0.7V _{CC}	_	0.2	V

TS94120 • TS94144

OUPUT SINK CURRENT

Characteristic	Symbol	Min	Тур	Max	Unit
SO,SK and L0-7 outputs with TTL option					
$(V_{CC} = 5.5V, V_{OL} = 0.4V)$	lOL	2	4.6	10	mA
$(V_{CC} = 4.5V, V_{OL} = 0.4V)$	lOL	1.6	4	9	mA
G1-G3, D0-D3, L0-L7 outputs with very high current option					
$(V_{CC} = 5.5V, V_{OL} = 1.0V)$	lOL	17	28	40	mA
$(V_{CC} = 4.5V, V_{OL} = 1.0V)$	lOL	15	25	40	mA
G0 output (Triac driver)					
$V_{CC} = 5.5V, V_{OL} = 2.0V$	loL	50	70	90	mA
$V_{CC} = 4.5V, V_{OL} = 1.0V$	lOL	28	40	46	mA
CKI (Single-pin RC oscillator)					
$V_{CC} = 4.5V, V_{IH} = 3.5V$	1 114	2	4,6	10	mA

OUTPUT SOURCE CURRENT

G2, G3, D0-D3 standard output and SO, SK output with TTL option VCC = 5.5V, V _{OH} = 2.0V V _{CC} = 4.5V, V _{OH} = 2.0V	юн	250	—700	—1900	μ Α
	Іон	100	—350	—1000	μ Α
SO, SK outputs with high current option, G0, G1 and L0-L7 outputs $V_{CC} = 5.5V, V_{OH} = 2.0V$ $V_{CC} = 4.5V, V_{OH} = 1.0V$	Іон	—1.2	2.8	—7	mA
	Іон	—1.2	2.8	—7	mA
Input load source current VCC = 5.5V, V _{IL} = 0V VCC = 4.5V, V _{IL} = 0V	liL	—11	—45	—150	μ Α
	IIL	—10	—45	—150	μ Α

Characteristic	Symbol	Min	Тур	Max	Unit
3-State Output leakage current (Available on L only)	լ	_	— 5	+5	μΑ
Total Sink Current allowed					
All outputs combined	Σl _{sink}	_	_	200	mA
D, G Ports	ì	l –	l –	120	
L Port		_	_	160	
each L0-L7, G1-G3, D0-D3 pin		_	_	30	
G0 pin		_	l –	60	
Each other pin		_	-	5	
Total Source Current allowed					
All I/O combined	ΣI _{source}	_	l –	36	mA
Each L0-L7, G0, G1, SO, SK pin	000.00	_	_	4	
All other pins combined		l –	l —	4	

Note A: V_{CC} change must be less than 0.5V in a 1ms period to maintain proper operations.


Note B: INO Offset Voltage is the absolute value of the difference between the voltage at INO and GROUND.

MCU AND DUAL TIMER ELECTRICAL CHARACTERISTICS 0°C \leqslant T_A \leqslant 70°C; 4.5V \leqslant V_{CC} \leqslant 5.5V (Unless otherwise specified)

Characteristic		Symbol	Min	Тур	Max	Unit
Instruction cycle time XTAL (Fig. 16) RC Oscillator External clock	+ 20 (option 4.2) + 10 (option 4.1) + 5 (option 4.0) + 10 (option 4.1) + 10 (option 4.1)	tototo	4 4 5 4	<u>-</u> -	11 11 11 11	μs μs μs
Rise time, fall time on CKI input (External waveform generator on CKI) CKI duty cycle (Fig. 17)	+ 10 mode	t _r , t _f	 0.4	_	50 0.6	ns
Input set up time	All inputs	t _{set up}	t _c /10 + 1.3		_	μS
Input hold time	All inputs	thold	100		_	ns
Output propagation delay (Load = one TTL loa SK (EN0 = 0, SK = 1) SK as an output (SK = 0) SO as an output (EN0, EN3) = (00, 10, 11) SO as SIO output (EN0, EN3) = 01 All other outputs	id)	t _{s1} , t _{s0} t _{pd1} , t _{pd0} t _{pd1} ; t _{pd0} t _{pd1} , t _{pd0} t _{pd1} , t _{pd0}	-t _C /10 -t _C /10 t _C /10 -t _C /10	=======================================	2 0.6 0.6 t _C /5_+ 0.6	μs μs μs μs
G0, G1 rise time G0, G1 fall time		tLH tHL	=	_	1.0 200	μs ns

Dual timer

System clock (Fig. 19)		fCLK	450		1250	kHz
Timer A and timer B Prescaler	+ 1	fCLKA, fCLKB	450	_	1250	kHz
Prescaler Prescaler Prescaler	+ 5 + 20 + 40	CLKA, CLKB CLKA, CLKB CLKA, CLKB	90 22,5 11250	=	250 62,5 31250	kHz kHz Hz
INO, IN3 INPUT All modes IN0 in analog period counter mode		fino, fins	0	_	fCLK/2 1/2t _c	=










FIGURE 15: ZERO CROSSING DETECTOR OUTPUT

Characteristic	Symbol	Min	Тур	Max	Unit
External C value	С	250	I –	_	pF
External R value (C = 250pF)	R	4	-	8	kΩ
External C values			-		
f _{CKI} = 5 MHz	C1 C2	_	15 15	_	pF pF
f _{CKI} = 455 kHz	C1 C2	_	30 30	=	pF pF









SK is a 0.5 duty cycle signal. Inputs are sampled (by MCU) on the falling edge of SK. Outputs may be sampled on the rising edge fo SK.

Note that $\Phi 1,~\Phi 2,~\Phi 3,~\Phi 4,~\Phi 5$ are MCU internal.

FIGURE 18: I/O TIMINGS (÷ 10 MODE)

6-




FIGURE 19: PRESCALERS MASK-OPTIONS

I/O OPTIONS

TS94100 outputs have the following optional configurations illustrated by figure 20:

a. General purpose - an enhancement-mode device to ground in conjunction with a depletion-mode paralleled by an enhancement-mode device to Vcc.

On G2-G3 and SO-SK with TTL option, this configuration is compatible with TTL and CMOS input requirements. On G1 and SO-SK with high current option, it allows fast rising and falling edges when driving capacitive loads. On G0, the enhancement-mode device to ground meets the typical current sinking requirements to directly trigger a triac.

- b. Open-drain an enhancement mode device to ground only, allowing external pull-up, as required by the user's application. Available on SO, SK, D, G2-G3 outputs.
- c. 3-state general purpose same as[a.]; but may be disabled.


The sinking devices meet the typical current sinking requirements of a LED display. These devices may be turned off under program control (see functional description, EN register) in a high-impedance state to provide required LED segments blanking for a multiplexed display. Available on L outputs only.


- d. Open-drain L same as b. but may be disabled available on L only.
- e. 3-state push-pull an enhancement-mode device to ground and V_{CC}. Available on L outputs only.

TS94100 inputs have the following optional configurations:

- f. An on-chip depletion load device to Vcc.
- g. A Hi-Z input which must be driven to a \ll 1 » or \ll 0 » by external components.


OUTPUT CONFIGURATIONS






a. GENERAL PURPOSE OUPTUT


b. OPEN DRAIN OUTPUT





c. 3 STATE GENERAL PURPOSE L OUTPUT


d. OPEN DRAIN L OUTPUT



e. 3-STATE PUSH-PULL L OUTPUT

FIGURE 20

INPUT CONFIGURATIONS





g. Hi-Z INPUT

FIGURE 21

The above input and output configurations share common enhancement-mode and depletion-mode devices. Specifically, all configurations use one or more of 7 devices (numbered # 1 to # 7 respectively).

The SO, SK, D, G2-G3 outputs can be configured as shown in a. b.

The G0-G1 are configured as general purpose output, as shown in a.

Note that when inputing data to the G ports, the G out-

puts should be set to a « 1 ». The L outputs can be configured as shown in c, d, e.

An important point to remember if using configuration c with the L drivers is that even when the L drivers are disabled, the depletion load device will source a small amount of current (see figure |20 device 5); however, when the L lines are used as inputs, the disabled depletion device cannot source a sufficient current to pull up an external input to a logic 1.

INO is configured as an Hi-Z input.

	Output	Mask	Tr	an	sis	tor	ty	pe
Output	scheme	option	1	2	3	4	5	7
SO, SK	a a b	opt. 9-0 opt. 9-1 opt. 9-2	•		•	•	•	
G2, G3 D0, D1, D2, D3	a b	opt. 20-0 opt. 20-1		•	•		•	
G0	a					•	•	•
G1	а			•		•	•	
L0, L1 L7	c d d e e	opt. 11-0 opt. 11-1 opt. 11-2 opt. 11-3 opt. 11-4 opt. 11-5	•			•	•	

OPTION LIST

OPTION 1: CKO Pin configuration

- 0: clock generator output to crystal/resonator
- 1: general purpose input, load device to Vcc
- 2: general purpose input, high-Z

OPTION 2: CKO intput levels

- 0: standard TTL input levels (0 = 0.8V, 1 = 2.0V)
- 1 : higher voltage input levels (0 = 1.2V, 1 = 3.6V)

OPTION 3: CKI input configuration

- 0: single pin RC controlled oscillator (option 4 must be + 10)
- 1: crystal input
- 2: external clock (option 4 must be + 10)

OPTION 4: CKI divider

- 0: CKI frequency divided by 5
- 1: CKI frequency divided by 10
- 2: CKI frequency divided by 20
- OPTION 5: Reset pin configuration
 - 0: load device to Vcc
 - 1: high-Z input

OPTION 6: IN input configuration (IN1-IN3)

- 0: load device to Vcc
- 1: high-Z input

OPTION 7: IN input levels (IN1-IN3)

- 0: standard TTL input levels (0 = 0.8V, 1 = 2.0V)
- higher voltage input levels (0 = 1.2V, 1 = 3.6V)
- * Note: INO has no option

OPTION 8: SI input levels

- 0: standard TTL input levels (0 = 0.8V, 1 = 2.0V)
- 1: higher voltage input levels (0 = 1.2V, 1 = 3.6V)

OPTION 9: SO output configuration

- 0: general purpose TTL output
- 1: general purpose high current output
- 2: open drain output

OPTION 10: SK output configuration same as OPTION 9

OPTION 11: L0 output driver

- 0: 3-state general purpose TTL output
- 1: 3-state general purpose very high current output
- 2: open drain TTL output
- 3: open drain very high current output
- 4: 3-state push-pull TTL output
- 5: 3-state push-pull very high current output

OPTION 12: L1 output driver

same as OPTION 11

OPTION 13: L2 output driver same as OPTION 11

OPTION 14: L3 output driver

same as OPTION 11

OPTION 15: L4 output driver

same as OPTION 11

OPTION 16: L5 output driver

same as OPTION 11 OPTION 17: L6 output driver

same as OPTION 11

OPTION 18: L7 output driver

same as OPTION 11

OPTION 19: L input level L0-L7

- 0: standard TTL input levels (0 = 0.8V, 1 = 2.0V)
- 1: higher voltage input levels (0 = 1.2V, 1 = 3.6V)

OPTION 20: G2 output driver

- 0: general purpose output
- 1: open drain output OPTION 21: G3 output driver

same as OPTION 20

OPTION 22: G input level (G0-G3)

- 0: standard TTL input levels (0 = 0.8V, 1 = 2V)
- higher voltage input levels (0 = 1.2V, 1 = 3.6V)

OPTION 23: DO output configuration

same as OPTION 20

OPTION 24: D1 output configuration same as OPTION 20

OPTION 25: D2 output configuration

same as OPTION 20

OPTION 26: D3 output configuration

same as OPTION 20 **OPTION 27: CPU interrupt source**

- 0: external interrupt
- 1: timer overflow

OPTION 28: timer input

- 0: prescaler output
- 1: event counter

OPTION 29: watchdog

- 0: no watchdog
- 1: D3 pin as watchdog input (OPTION 26 must be open drain)

OPTION 30: Dual timer block A clock (CLKA)

- 0: system clock (CLK) divided by 1
- 1: system clock (CLK) divided by 5
- 2: system clock (CLK) divided by 20
- 3: system clock (CLK) divided by 40

OPTION 31: Dual timer block B clock (CLKB)

- 0: system clock (CLK) divided by 1
- 1: system clock (CLK) divided by 5
- 2: system clock (CLK) divided by 20
- 3: system clock (CLK) divided by 40

OPTION 32: Dual timer interrupt source (block A)

- 0: zero crossing detector output falling edge (ZCA)
- 1: zero crossing detector output rising edge and falling edge (ZCA)

OPTION 33: Mode selection for MRB0 = 0 and MRB1 = 0

- period measurement
- 1: duty cycle measurement

OPTION 34: G0 output for STA = 0

- 0: logical 0
- 1: logical 1


OPTION 35: G1 output for STB = 0 or when G1 is disabled (see CSB on fig. 14)


- 0: logical 0
- 1: logical 1

PIN ASSIGNMENTS


PIN NAMES

L7 - L0	8 bi-directionnal I/O ports with 3-state output
G3 - G2	2 bi-directionnal I/O ports
G0 - G1	2 dual timer peripheral outputs or 2 general purpose inputs
IN0	Dual timer peripheral analog input (Zero crossing detector input)
IN1-IN2	2 general purpose inputs
IN3	General purpose or dual timer peripheral input
SI	Serial input
SO	Serial output (or general purpose output)
D0 - D2	3 general purpose outputs
D3	General purpose output (or watch dog input)
SK	Logic controlled clock (or general purpose output)
CKI	Oscillator input
CKO	Oscillator output (or general purpose input)
RESET	RESET input
Vcc	Power supply
GND	Ground







ORDERING INFORMATION



PHYSICAL DIMENSIONS










These specifications are subject to change without notice. Please inquire with our sales offices about the availability of the different products.





8-bit microcomputers



EF6801 FAMILY

Function	Part number	Characteristic		Package	Page
HIGH PERFORM- ANCE	EF6801	Dedicated MCUs for applications where high computing facilities are required such as personal/home computers, in-	RAM : 128 bytes (64 standby)ROM : 2 Kbytes	- I WINNINGTON	2-7
MCUs	EF6803	 jection/trip computers, data transmission computers. 8 X 8 multiply instruction 	RAM : 128 bytes (64 standby)	DIL40	2-7
	EF681U4*	29 I/O lines and 2 control lines 16-bit programmable timer Single-chip or expanded operation up to 64 Kbytes addressing space	RAM: 192 bytes (32 standby) ROM 4 Kbytes	William Tomming	2-47
EF68	EF6803U4	Serial Communication Interface (SCI) Emulation and development on DEVICE®	RAM : 192 bytes (32 standby)	PLCC44	2-47

^{*} DIL only

EF6804 FAMILY

Function	Part number	Characteristic		Package	Page
LOW-END MCU	EF6804J2	The highest improvement in cost reduction for low-end applications An MCU at a TTL/LS price level. • 12 bidirectional I/O lines (8 LED compatible) • Self check mode • 8-bit timer with 7-bit software programmable prescaler • Emulation and development on DEVICE®	RAM: 32 bytes ROM: 1012 bytes	DIL20	2-91
LOW COST MCU	EF6804P2	High on-chip feature integration well suited for additional 4-bit application extensions. • 20 bidirectional I/O lines (8 LED compatible) • Self check mode • 8-bit timer with 7-bit software programmable prescaler • Emulation and development on DEVICE®	RAM: 32 bytes ROM: 1020 bytes	DIL28 PLCC28	2-135
LOW POWER MCUs	EF68HC04P	B Dedicated to power and data saving applications or requiring protection against mains failures. • Pin to pin and software compatible with EF6804P2 • Self check mode • 8-bit timer with 7-bit software programmable prescaler • Emulation and development on DEVICE®	RAM: 124 bytes ROM: 2 Kbytes 20 I/O lines	DIL28 PLCC28	2-181
	TS68HC04J	3	RAM: 124 bytes ROM: 2 Kbytes 12 I/O lines	MANATA	2-179
				DIL20	

 $\mathsf{DEVICE}^{\textcircled{\textbf{B}}}_{\mathsf{is}} \mathsf{THOMSON} \; \mathsf{SEMICONDUCTEURS'} \; \mathsf{development/emulation} \; \mathsf{tool}.$

8-BIT MICROCOMPUTERS SELECTION GUIDE

EF6805 FAMILY

Function	Part number	Characteristic		Package	Page
PROCESS CONTROL MCUs	EF6805P2	General purpose MCUs covering a wide range of applications such as electronic ignition, keyboard encoding, home appliances, electronic games,	 RAM: 64 bytes ROM: 1 Kbyte 20 I/O lines (8 LED compatible) 	DIL28	2-225
	EF6805P6	Self check mode B-bit timer with 7-bit programmable prescaler Emulation and development on DEVICE®	 RAM: 64 bytes ROM: 1796 Kbytes 20 I/O lines (8 LED compatible) 	PLCC28	2-249
	EF6805U2		RAM: 64 bytes ROM: 2 Kbytes 32 I/O lines: 24 bidirectional (8 LED compatible) 8 input only	DIL40	2-329
EF6805U	EF6805U3	-	RAM: 112 bytes ROM: 3776 bytes 32 I/O lines: 24 bidirectional (8 LED compatible) 8 input only	PLCC44	2-355
A/D CONVER- SION MCUs	EF6805R2	Dedicated MCUs for industrial control and applications where low cost analog signal computing is required such as automotive motor control.	RAM: 64 bytes ROM: 2 Kbytes Mask programmable prescaler	. In Management	2-273
	EF6805R3	32 I/O lines: 24 bidirectional (8 LED compatible) 8 input ohly Self check mode 8-bit timer with 7-bit programmable prescaler A/D converter with 8-bit conversion and 4 multiplexed analog inputs Emulation and development on DEVICE®	RAM: 112 bytes ROM: 3776 bytes Software programmable prescaler	DIL40 PLCC44	2-301

8-BIT MICROCOMPUTERS SELECTION GUIDE

MK3870 FAMILY

Function	Part number	Characteristic		Package	Page
LOW POWER MCU	MK3870	General purpose single chip micro- computer Programmable binary timer External interrupt Crystal, LC, RC or external time base	RAM: 64 bytes scratchpad, 64 bytes executable (option) ROM: 2 K or 4 Kbytes 32 TTL compatible I/O	MMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMM	2-399
LOW COST MCU	MK2870	28 pin version of MK3870, ideal for applications where PC board space is premium • Programmable binary timer • External interrupt • Crystal, LC, RC or external time base	RAM: 64 bytes ROM: 1 Kbyte 20 TTL compatible I/O	DIL28	2-381
SERIAL I/O PORT MCU	MK3873	Single chip microcomputer which introduces a major addition to the 3870 microcomputer family, a serial input/output port Programmable binary timer Vectored interrupts External interrupt Crystal, LC, RC or external time base	RAM: 64 bytes scratchpad, 64 bytes executable (option) ROM: 2 Kbyte 29 TTL compatible parallel	MMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMM	2-427
LOW POWER STANDBY RAM MCU	MK3875	Single chip microcomputer which offers a low power standby mode of operation as an addition to the 3870 family Programmable binary timer External interrupt Crystal, LC, RC or external time base	RAM: 64 bytes scratchpad, 64 Bytes executable ROM: 4 Kbytes 30 TTL compatible I/O	MMMMMMMM DIL40	2-453
PIGGY- BACK EPROM	MK38P70	EPROM version of 3870 family which aliminates the need for emulator board products. Can be used in prototype	Identical pinout as MK3870		2 399
MCUs	MK38P73		Identical pinout as MK3873		2-427
	MK38P75	Piggyback PROM package Accepts 24 pin or 28 pin EPROM memories Full emulation of 3870 family	Identical pinout as MK3875	PIGGY-BACK	2-453









The EF6801 is an 8-bit single-chip microcomputer unit (MCU) which significantly enhances the capabilities of the 6800 family of parts. It includes an upgraded 6800 microprocessor unit (MPU) with upward-source and object-code compatibility. Execution times of key instructions have been improved and several new instructions have been added including an unsigned multiply. The MCU can function as a monolithic microcomputer or can be expanded to a 64K byte address space. It is TTL compatible and requires one + 5-volt power supply. On-chip resources include 2048 bytes of ROM, 128 bytes of RAM, a Serial Communications Interface (SCI), parallel I/O, and a three function Programmable Timer. The EF6803 can be considered as an EF6801 operating in Modes 2 or 3. EF6801 MCU Family features include:

- Enhanced EF6800 Instruction Set
- 8 x 8 Multiply Instruction
- Serial Communications Interface (SCI)
- Upward Source and Object Code Compatibility with the 6800
- 16-Bit Three-Function Programmable Timer
- Single-Chip or Expanded Operation to 64K Byte Address Space
 Bus Compatibility with the 6800 Family
- 2048 Bytes of ROM (EF6801)
- 128 Bytes of RAM
- 64 Bytes of RAM Retainable During Powerdown
- 29 Parallel I/O and Two Handshake Control Lines
- Internal Clock Generator with Divide-by-Four Output.
- Complete Development System Support on DEVICE®.
- -40°C to + 85°C Temperature range
- −40°C to + 105°C Temperature range

HMOS






DEVICE is THOMSON SEMICONDUCTEURS' development/emulation tool.

NOVEMBER 1986 1/40

FIGURE 1 - 6801/6803 BLOCK DIAGRAM



(1) No functioning ROM in EF6803

POWER CONSIDERATIONS

The average chip-junction temperature, T_J, in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} = \theta_{J} A) \tag{1}$$

Where:

T_A = Ambient Temperature, °C

θ, | Δ = Package Thermal Resistance, Junction-to-Ambient, °C/W

PD = PINT + PPORT

PINT=ICC × VCC, Watts - Chip Internal Power

PPORT ■ Port Power Dissipation, Watts - User Determined

drive Darlington bases or sink LED loads.

An approximate relationship between PD and TJ (if PPORT is neglected) is:

$$P_D = K + (T_J + 273 ^{\circ}C)$$

Solving equations 1 and 2 for K gives:

(2)

Where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring PD (at equilibrium) for a known TA. Using this value of K the values of PD and TJ can be obtained by solving equations (1) and (2) iteratively for any value of TA.

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	VCC	-0.3 to +7.0	V
Input Voltage	Vin	-0.3 to +7.0	V
Operating Temperature Range EF6801/03, EF6801/03-1, EF68A01/03 EF68B01/03 EF6801/03, EF6801/03-1: V suffix EF6801/03, EF6801/03-1: A suffix	ТД	T _L to T _H 0 to 70 - 40 to 85 - 40 to 105	°C
Storage Temperature Range	T _{stg}	-55 to + 150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \leq (V_{in}$ or $V_{out}) \leq V_{CC}$ input protection is enhanced by connecting unused inputs to either V_{DD} or V_{SS} .

THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Rating
Thermal Resistance			
Plastic	θ_{JA}	50	°C/W
PLCC		100	

CONTROL TIMING ($V_{CC} = 5.0 \text{ V } \pm 5\%$, $V_{SS} = 0$, $T_A = 0$ to $70 \,^{\circ}\text{C}$)

		Symbol EF680			EF6801-1		EF68A01		1 EF68B01	
Characteristic		Min	Max	Min	Max	Min	Max	Min	Max	Unit
Frequency of Operation	fo	0.5	1.0	0.5	1.25	0.5	1.5	0.5	2.0	MHz
Crystal Frequency	fXTAL	2.0	4.0	2.0	5.0	2.0	6.0	2.0	8.0	MHz
External Oscillator Frequency	4f _o	2.0	4.0	2.0	5.0	2.0	6.0	2.0	8.0	MHz
Crystal Oscillator Start Up Time	t _{rc}	-	100	_	100	_	100	-	100	ms
Processor Control Setup Time	tPCS	200	-	170	-	140	-	110	-	ns

DC ELECTRICAL CHARACTERISTICS (VCC = 5.0 Vdc ±5%, VSS = 0, TA = T1 to TH, unless othervise noted)


			EF6801/03 0°C to + 70°C		EF680 40°C to		EF680 40°C to		
Characteristic	!	Symbol	Min	Max	Min	Max	Min	Max	Unit
Input High Voltage	RESET		V _{SS} +4.0		V _{SS} + 4.0		V _{SS} +4.0		
	Other Inputs	V _{IH}	$V_{SS} + 2.0$		$V_{SS} + 2.2$		$V_{SS} + 2.2$		V
Input Low Voltage	All Inputs	VIL	$V_{SS} - 0.3$	$V_{SS} + 0.8$	$V_{SS} - 0.3$	V _{SS} +0.8	$V_{SS} - 0.3$	V _{SS} +0.8	V
Input Load Current	Port 4			0.5	_	0.8	-	0.8	
$(V_{in} = 0 \text{ to } 2.4 \text{ V})$	SCI	lin	_	0.8	_	1.0	-	1.0	mA
Input Leakage Current (V _{in} = 0 to 5.25 V)	NMI, IRQ1, RESET	lin	_	2.5	_	5.0	_	5.0	μΑ
Hi-Z (Off State) Input Current (Vin=0.5 to 2.4 V)	Ports 1, 2, and 3	ITSI	_	10	-	20	_	20	μА
Output High Voltage (I _{LOad} = -65 μA, V _{CC} = Min) * (I _{LOad} = -100 μA, V _{CC} = Min)	E, Port 4, SC1, SC2 Other Outputs	Vон	V _{SS} +2.4 V _{SS} +2.4		V _{SS} +2.4 V _{SS} +2.4		V _{SS} +2.4 V _{SS} +2.4		٧
Output Low Voltage (I _{Load} = 2.0 mA, V _{CC} = Min)	All Outputs	VoL	_	V _{SS} + 0.5	_	V _{SS} +0.6	_	V _{SS} +0.6	٧
Darlington Drive Current (V _O = 1.5 V)	Port 1	Іон	1.0	4.0	1.0	5.0	1.0	5.0	mA
Internal Power Dissipation (Measured at TA = TL in Steady-S	tate Operation)	PINT	_	1200	_	1500	_	1500	mW
Input Capacitance (V _{in} = 0, T _A = 25°C, f _O = 1.0 MHz)	Port 3, Port 4, SCI Other Inputs	C _{in}	-	12.5 10	-	12.5 10	-	12.5 10	pF ·
V _{CC} Standby	Powerdown Powerup	V _{SBB} V _{SB}	4.0 4.75	5.25 5.25	4.0 4.75	5.25 5.25	4.0 4.75	5.25 5.25	٧
Standby Current	Powerdown	ISBB	_	6.0		8.0	-	8.0	mA

^{*}Negotiable to - 100 µA (for further information contact the factory)

PERIPHERAL PORT TIMING (Refer to Figures 2-5)


Characteristics		1		EF6801 EF6803		EF6801-1 EF6803-1			EF68A01 EF68A03		EF68B01 EF68B03	
		Min	Max	Min	Max	Min	Max	Min	Max	1 1		
Peripheral Data Setup Time	tPDSU	200	-	200	-	150	_	100		ns		
Peripheral Data Hold Time	tPDH	200	_	200	_	150	-	100	-	ns		
Delay Time, Enable Positive Transition to OS3 Negative Transition	tOSD1	-	350	_	350	-	300	-	250	ns		
Delay Time, Enable Positive Transition to OS3 Positive Transition	tOSD2	-	350	-	350	-	300	-	250	ns		
Delay Time, Enable Negative Transition to Peripheral Data Valid	tPWD	-	350	-	350	-	300	-	250	ns		
Delay Time, Enable Negative Transition to Peripheral CMOS Data Valid	tcmos	-	2.0	-	2.0	-	2.0	-	2.0	μS		
Input Strobe Pulse Width	tPWIS	200	-	200	-	150	_	100	_	ns		
Input Data Hold Time	ЧH	50	_	50	_	40	_	30	_	ns		
Input Data Setup Time	tIS	20	_	20	_	20	_	20	_	ns		

FIGURE 2 – DATA SETUP AND HOLD TIMES (MPU READ)



*Port 3 Non-Latched Operation (LATCH ENABLE = 0)


FIGURE 3 — DATA SETUP AND HOLD TIMES (MPU WRITE)



NOTES:


- 1 10 k Pullup resistor required for Port 2 to reach 0.7 VCC
- 2 Not applicable to P21
- 3 Port 4 cannot be pulled above VCC

FIGURE 4 — PORT 3 OUTPUT STROBE TIMING (EF6801 SINGLE-CHIP MODE)



*Access matches Output Strobe Select (OSS = 0, a read; OSS = 1, a write)

FIGURE 5 — PORT 3 LATCH TIMING (EF6801 SINGLE-CHIP MODE)



NOTE: Timing measurements are referenced to and from a low voltage of 0.8 volt and a high voltage of 2.0 volts, unless otherwise noted.

BUS TIMING (See Notes 1 and 2)

ldent. Number	Characteristics	Symbol	EF6801 EF6803		EF6801-1 EF6803-1		EF68A01 EF68A03		EF68B01 EF68B03		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	
1	Cycle Time	tcyc	1.0	2.0	0.8	2.0	0.667	2.0	0.5	2.0	μS
2	Pulse Width, E Low	PWEL	430	1000	360	1000	300	1000	210	1000	ns
3	Pulse Width, E High	PWEH	450	1000	360	1000	300	1000	220	1000	ns
4	Clock Rise and Fall Time	t _r , t _f	_	25	-	25	-	25	-	20	ns
9	Address Hold Time		20	-	20	-	20	_	10	_	ns
12	Non-Muxed Address Valid Time to E*	tAV	200	_	150	-	115	-	70	_	ns
17	Read Data Setup Time	†DSR	80	-	70	-	60	_	40	_	ns
18	Read Data Hold Time	tDHR	10	-	10	-	10	-	10	-	ns
19	Write Data Delay Time	tDDW	-	225	_	200	-	170	_	120	ns
21	Write Data Hold Time	tDHW	20	-	20	-	20	-	10	-	ns
22	Muxed Address Valid Time to E Rise*	tAVM	200	_	150	-	115	-	80	-	ns
24	Muxed Address Valid Time to AS Fall*	tASL	60	_	50	-	40	-	20	_	ns
25	Muxed Address Hold Time	tAHL	20	-	20	-	20	-	10	-	ns
26	Delay Time, E to AS Rise*		90**	-	70**	-	60**	_	45**	-	ns
27	Pulse Width, AS High*	PWASH	220	-	170	-	140	_	110	_	ns
28	Delay Time, AS to E Rise*	†ASED	90	-	70	-	60	-	45	-	ns
29	Usable Access Time*	tACC	595	_	465	_	380	_	270	-	ns

^{*}At specified cycle time.

FIGURE 6 – BUS TIMING

See Note 4

See Note 4

Note 3

Read Data Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

Addr/Data
Muxed

FIGURE 6 - BUS TIMING

NOTES:

- 1. Voltage levels shown are $V_L \le 0.5$ V, $V_H \ge 2.4$ V, unless otherwise specified.
- 2. Measurement points shown are 0.8 V and 2.0 V, unless otherwise specified.
- 3. Usable access time is computed by: 12+3-17+4.
- 4. Memory devices should be enabled only during E high to avoid Port 3 bus contention.

^{***}TASD parameters listed assume external TTL clock drive with 50 % ±5 % duty cycle. Devices driven by an external TTL clock with 50 % ± 1 % duty cycle or which use a crystal have the following tagg specifications: 100 ns min. (1.0 MHz devices), 80 ns min. (1.25 MHz devices), 65 ns min. (1.55 MHz devices), 50 ns min. (2.0 MHz devices).

FIGURE 7 - CMOS LOAD





FIGURE 8 - TIMING TEST LOAD PORTS 1, 2, 3, 4



INTRODUCTION

The EF6801 is an 8-bit monolithic microcomputer which can be configured to function in a wide variety of applications. The facility which provides this extraordinary flexibility is its ability to be hardware programmed into eight different operating modes. The operating mode controls the configuration of 18 of the 40 MCU pins, available on-chip resources, memory map, location (internal or external) of interrupt vectors, and type of external bus. The configuration of the remaining 22 pins is not dependent on the operating mode.


Twenty-nine pins are organized as three 8-bit ports and one 5-bit port. Each port consists of at least a Data Register and a write-only Data Direction Register. The Data Direction Register is used to define whether corresponding bits in the Data Register are configured as an input (clear) or output (set).

The term "port," by itself, refers to all of the hardware associated with the port. When the port is used as a "data port" or "I/O port," it is controlled by the port Data Direction Register and the programmer has direct access to the port pins using the port Data Register. Port pins are labled as Pij where i identifies one of four ports and j indicates the particular bit.

The Microprocessor Unit (MPU) is an enhanced EF6800 MPU with additional capabilities and greater throughput. It is upward source and object code compatible with the EF6800. The programming model is depicted in Figure 9, where Accumulator D is a concatenation of Accumulators A and B. A list of new operations added to the 6800 instruction set are shown in Table 1.

The EF6803 can be considered an EF6801 that operates in Modes 2 and 3 only.

FIGURE 9 - PROGRAMMING MODEL



OPERATING MODES

The EF6801 provides eight different operating modes (Modes 0 through 7), the EF6803 provides two operating modes (Modes 2 and 3). The operating modes are hardware selectable and determine the device memory map, the configuration of Port 3, Port 4, SC1, SC2, and the physical location of the interrupt vectors.

FUNDAMENTAL MODES

The eight operating modes can be grouped into three fundamental modes which refer to the type of bus it supports: Single Chip, Expanded Non-Multiplexed, and Expanded Multiplexed. Single chip modes include 4 and 7, Expanded Non-Multiplexed is Mode 5 and the remaining five are Expanded Multiplexed modes. Table 2 summarizes the characteristics of the operating modes.

EF6801 Single-Chip Modes (4,7)

In the Single-Chip Mode, the four MCU ports are configured as parallel input/output data ports, as shown in Figure 10. The MCU functions as a monolithic microcomputer in these two modes without external address or data buses. A maximum of 29 I/O lines and two Port 3 control lines are provided. Peripherals or another MCU can be interfaced to Port 3 in a loosely coupled dual processor configuration, as shown in Figure 11.

TABLE 1 — NEW INSTRUCTIONS

Instruction	Description
ABX	Unsigned addition of Accumulator B to Index Register
ADDD	Adds (without carry) the double accumulator to memory and leaves the sum in the double accumulator
ASLD or LSLD	Shifts the double accumulator left (towards MSB) one bit; the LSB is cleared and the MSB is shifted into the C-bit
BHS	Branch if Higher or Same; unsigned conditional branch (same as BCC)
BLO	Branch if Lower; Unsigned conditional branch (same as BCS)
BRN	Branch Never
JSR	Additional addressing mode: direct
LDD	Loads double accumulator from memory
LSL	Shifts memory or accumulator left (towards MSB) one bit; the LSB is cleared and the MSB is shifted into the C-bit (same as ASL)
LSRD	Shifts the double accumulator right (towards LSB) one bit; the MSB is cleared and the LSB is shifted into the C-bit
MUL	Unsigned multiply; multiplies the two accumulators and leaves the product in the double accumulator
PSHX	Pushes the Index Register to stack
PULX	Pulls the Index Register from stack
STD	Stores the double accumulator to memory
SUBD	Subtracts memory from the double accumulator and leaves the difference in the double accumulator
CPX	Internal processing modified to permit its use with any conditional branch instruction

In Single-Chip Test Mode (4), the RAM responds to \$XX80 through \$XXFF and the ROM is removed from the internal address map. A test program must first be loaded into the RAM using modes 0, 1, 2, or 6. If the MCU is Reset and then programmed into Mode 4, execution will begin at \$XXFE:XXFF. Mode 5 can be irreversibly entered from Mode 4 without asserting RESET by setting bit 5 of the Port 2 Data Register. This mode is used primarily to test Ports 3 and 4 in the Single-Chip and Non-Multiplexed Modes.

EF6801 Expanded Non-Multiplexed Mode (5)

A modest amount of external memory space is provided in the Expanded Non-Multiplexed Mode while significant onchip resources are retained. Port 3 functions as an 8-bit bidirectional data bus and Port 4 is configured initially as an input data port. Any combination of the eight least-significant address lines may be obtained by writing to the Port 4 Data Direction Register. Stated alternatively, any combination of A0 to A7 may be provided while retaining the remainder as input data lines. Internal pullup resistors pull the Port 4 lines high until the port is configured.

Figure 12 illustrates a typical system configuration in the Expanded Non-Multiplexed Mode. The MCU interfaces directly with 6800 family parts and can access 256 bytes of external address space at \$100 through \$1FF. IOS provides an address decode of external memory (\$100-\$1FF) and can be used as a memory page select or chip select line.

TABLE 2 - SUMMARY OF EF6801/03 OPERATING MODES

Common to all Modes:
Reserved Register Area
Port 1
Port 2
Programmable Timer
Serial Communications Interface
Single Chip Mode 7
128 bytes of RAM; 2048 bytes of ROM
Port 3 is a parallel I/O port with two control lines
Port 4 is a parallel I/O port
SC1 is Input Strobe 3 (IS3)
SC2 is Output Strobe 3 (OS3)
Expanded Non-Multiplexed Mode 5
128 bytes of RAM; 2048 bytes of ROM
256 bytes of external memory space
Port 3 is an 8-bit data bus
Port 4 is an input port/address bus
SC1 is Input/Output Select (IOS)
SC2 is Read/Write (R/W)
Expanded Multiplexed Modes 1, 2, 3, 6*
Four memory space options (64K address space):
(1) No internal RAM or ROM (Mode 3)
(2) Internal RAM, no ROM (Mode 2)
(3) Internal RAM and ROM (Mode 1)
(4) Internal RAM, ROM with partial address bus (Mode 6)
Port 3 is a multiplexed address/data bus
Port 4 is an address bus (inputs/address in Mode 6)
SC1 is Address Strobe (AS)
SC2 is Read/Write (R/W)
Test Modes 0 and 4
Expanded Multiplexed Test Mode 0
May be used to test RAM and ROM
Single Chip and Non-Multiplexed Test Mode 4
(1) May be changed to Mode 5 without going through Reset
(2) May be used to test Ports 3 and 4 as I/O ports

^{*}The EF6803 operates only in modes 2 and 3

FIGURE 10 - SINGLE-CHIP MODE






FIGURE 11 - SINGLE-CHIP DUAL PROCESSOR CONFIGURATION



EF6801 •

EF6803

FIGURE 12 - EXPANDED NON-MULTIPLEXED CONFIGURATION



Expanded-Multiplexed Modes (0, 1, 2, 3, 6)

A 64K byte memory space is provided in the expanded multiplexed modes. In each of the expanded multiplexed modes Port 3 functions as a time multiplexed address/data bus with address valid on the negative edge of Address Strobe (AS), and data valid while E is high. In Modes 0 to 3, Port 4 provides address lines A8 to A15. In Mode 6, however, Port 4 initially is configured at RESET as an input data port. The port 4 Data Direction Register can then be changed to provide any combination of address lines, A8 to A15. Stated alternatively, any subset of A8 to A15 can be provided while retaining the remaining port 4 lines as input data lines. Internal pullup resistors pull the Port 4 lines high until software configures the port.

In Mode 0, the Reset vector is external for the first two E-cycles after the positive edge of RESET, and internal thereafter. In addition, the internal and external data buses are connected so there must be no memory map overlap in order to avoid potential bus conflicts. Mode 0 is used primarily to verify the ROM pattern and monitor the internal data bus with the automated test equipment.

Only the EF6801 can operate in each of the expanded multiplexed modes. The EF6803 operates only in Modes 2 and 3.

Figure 13 depicts a typical configuration for the Expanded-

Multiplexed Modes. Address Strobe can be used to control a transparent D-type latch to capture addresses A0-A7, as shown in Figure 14. This allows Port 3 to function as a Data Bus when F is high.

PROGRAMMING THE MODE

The operating mode is determined at RESET by the levels asserted on P22, P21, and P20. These levels are latched into PC2, PC1, and PC0 of the program control register on the positive edge of RESET. The operating mode may be read from the Port 2 Data Register as shown below, and programming levels and timing must be met as shown in Figure 15. A brief outline of the operating modes is shown in Table 3.

PORT 2 DATA REGISTER										
	7	6	5	4	3	2	1	0		
	PC2	PC1	PC0	P24	P23	P22	P21	P20	\$0003	

Circuitry to provide the programming levels is dependent primarily on the normal system usage of the three pins. If configured as outputs, the circuit shown in Figure 16 may be used; otherwise, three-state buffers can be used to provide isolation while programming the mode.

TABLE 3 - MODE SELECTION SUMMARY

Mode*	P22 PC2	P21 PC1	P20 PC0	ROM	RAM	Interrupt Vectors	Bus Mode	Operating Mode
7	н	н	н	1	1	ı	1	Single Chip
6	н	Н	L	ı	1	ı	MUX ^(5, 6)	Multiplexed/Partial Decode
5	Н	L	н	- 1	1	ı	NMUX ^(5, 6)	Non-Multiplexed/Partial Decode
4	Н	L	L	l ⁽²⁾	J(1)	ı	1	Single Chip Test
3	L	Н	Н	E	E	E	MUX ⁽⁴⁾	Multiplexed/No RAM or ROM
2	L	Н	L	E		E	MUX ⁽⁴⁾	Multiplexed/RAM
1	L	L	н	ı	1	E	MUX ⁽⁴⁾	Multiplexed/RAM & ROM
0	L	L	L	ı	1	k(3)	MUX ⁽⁴⁾	Multiplexed Test

Legend

I — Internal E — External

MUX — Multiplexed NMUX — Non-Multiplexed

L — Logic "O"

H - Logic "1"

Notes:


- (1) Internal RAM is addressed at \$XX80
- (2) Internal ROM is disabled

Data Direction Register

- (3) RESET vector is external for 2 cycles after RESET goes high
- (4) Addresses associated with Ports 3 and 4 are considered external in Modes 0,
 - 1, 2, and 3
- (5) Addresses associated with Port 3 are considered external in Modes 5 and 6 (6) Port 4 default is user data input; address output is optional by writing to Port 4

^{*}The EF6803 operates only in Modes 2 and 3

FIGURE 13 - EXPANDED MULTIPLEXED CONFIGURATION



NOTE: To avoid data bus (Port 3) contention in the expanded multiplexed modes, memory devices should be enabled only during E high time.





FIGURE 15 - MODE PROGRAMMING TIMING




MODE PROGRAMMING (Refer to Figure 15)

Characteristic	Symbol	Min	Max	Unit
Mode Programming Input Voltage Low*	VMPL	T -	1.8	V
Mode Programming Input Voltage High	Vмрн	4.0	-	٧
Mode Programming Diode Differential (If Diodes are Used)	VMPDD	0.6	-	V
RESET Low Pulse Width	PWRSTL	3.0	-	E-Cycles
Mode Programming Setup Time	tMPS	2.0	-	E-Cycles
Mode Programming Hold Time			1	
RESET Rise Time ≥ 1 µs	tmph t	0] -	ns
RESET Rise Time < 1 μs	ł	100	-	1

^{*}For TA =-40°C to + 105°C, VMPL = 1.7 V.

FIGURE 16 - TYPICAL MODE PROGRAMMING CIRCUIT



MEMORY MAPS

Notes:


The 6801 Family can provide up to 64K byte address space depending on the operating mode. A memory map for each operating mode is shown in Figure 17.

The first 32 locations of each map are reserved for the internal register area, as shown in Table 4, with exceptions as indicated.

EF6801 EF6801 Multiplexed-Test Mode Mode Mode Multiplexed/RAM and ROM \$0000(1) Internal Registers \$0000(1) \$001F Internal Registers External Memory Space \$001F \$0080 External Memory Space \$0080 Internal RAM Internal RAM \$00FF \$00FF External Memory Space External Memory Space \$F800 \$F800 Internal ROM Internal ROM \$FFEF Internal Interrupt Vectors(2) \$FFF0 External Interrupt Vectors \$FFFF NOTES: 1) Excludes the following addresses which may be NOTES: used externally: \$04, \$05, \$06, \$07, and \$0F. 1) Excludes the following addresses which may be 2) Addresses \$FFFE and \$FFFF are considered used externally: \$04, \$05, \$06, \$07, and \$0F. external if accessed within two cycles after a 2) Internal ROM addresses \$FFF0 to \$FFFF are not positive edge of RESET and internal at all other usable times. 3) After two MPU cycles, there must be no overlapping of internal and external memory spaces to avoid driving the data bus with more than one device 4) This mode is the only mode which may be used to examine the interrupt vectors in internal ROM using an external RESET vector.


FIGURE 17 - EF6801/03 MEMORY MAPS (Sheet 1 of 3)

FIGURE 17 - EF6801/03 MEMORY MAPS (Sheet 2 of 3)



EF6801 •

EF6803



EF6801 •

EF6803

EF6801/03 INTERRUPTS

The 6801 Family supports two types of interrupt requests: maskable and non-maskable. A Non-Maskable Interrupt (NMI) is always recognized and acted upon at the completion of the current instruction. Maskable interrupts are controlled by the Condition Code Register I-bit and by individual enable bits. The I-bit controls all maskable interrupts. Of the maskable interrupts. In the maskable interrupts. The Programmable Timer and Serial Communications Interface use an internal IRO2 interrupt line, as shown in Figure 1. External devices (and IS3) use IRO1. An IRO1 interrupt is serviced before IRO2 if both are pending.

All IRQ2 interrupts use hardware prioritized vectors. The single SCI interrupt and three timer interrupts are serviced in a prioritized order and each is vectored to a separate location. All interrupt vector locations are shown in Table 5.

The Interrupt flowchart is depicted in Figure 18 and is common to every interrupt excluding reset. During interrupt servicing the Program Counter, Index Register, A Accumulator, B Accumulator, and Condition Code Register are pushed to the stack. The I-bit is set to inhibit maskable interrupts and a vector is fetched corresponding to the current highest priority interrupt. The vector is transferred to the Program Counter and instruction execution is resumed. Interrupt and RESET timing are illustrated in Figures 19 and 20.

FUNCTIONAL PIN DESCRIPTIONS

VCC AND VSS

VCC and VSS provide power to a large portion of the MCU. The power supply should provide ± 5 volts ($\pm 5\%$) to VCC, and VSS should be tied to ground. Total power dissipation (including VCC Standby), will not exceed PD milliwatts.

VCC STANDBY

VCC Standby provides power to the standby portion (\$80 through \$BF) of the RAM and the STBY PWR and RAME bits of the RAM Control Register.-Voltage requirements depend on whether the device is in a powerup or powerdown state. In the powerup state, the power supply should provide +5 volts (±5%) and must reach VSB volts before RESET reaches 4.0 volts. During powerdown, VCC Standby must remain above VSBB (min) to sustain the standby RAM and STBY PWR bit. While in powerdown operation, the standby current will not exceed ISBB.

It is typical to power both V_{CC} and V_{CC} Standby from the same source during normal operation. A diode must be used

between them to prevent supplying power to V_{CC} during powerdown operation. V_{CC} Standby should be tied to around in Mode 3.

TABLE 4 - INTERNAL REGISTER AREA

Register	Address
Port 1 Data Direction Register *** Port 2 Data Direction Register *** Port 1 Data Register Port 2 Data Register	00 01 02 03
Port 3 Data Direction Register *** Port 4 Data Direction Register *** Port 3 Data Register Port 4 Data Register	04* 05** 06* 07**
Timer Control and Status Register	08
Counter (High Byte)	09
Counter (Low Byte)	0A
Output Compare Register (High Byte)	0B
Output Compare Register (Low Byte)	OC
Input Capture Register (High Byte)	OD
Input Capture Register (Low Byte)	OE
Port 3 Control and Status Register	OF*
Rate and Mode Control Register	10
Transmit/Receive Control and Status Register	11
Receive Data Register	12
Transmit Data Register	13
RAM Control Register	14
Reserved	15-1F

^{*}External addresses in Modes 0, 1, 2, 3, 5, 6; cannot be accessed in Mode 5 (No $\overline{\text{IOS}}$)


TABLE 5 - MCU INTERRUPT VECTOR LOCATIONS

MSB	LSB	
M2B	LSB	Interrupt
FFFE	FFFF	RESET
FFFC	FFFD	NMI
FFFA	FFFB	Software Interrupt (SWI)
FFF8	FFF9	IRQ1 (or IS3)
FFF6	FFF7	ICF (Input Capture)*
FFF4	FFF5	OCF (Output Compare)*
FFF2	FFF3	TOF (Timer Overflow)*
FFF0	FFF1	SCI (RDRF+ORFE+TDRE)*

^{*}IRQ2 Interrupt

^{**}External addresses in Modes 0, 1, 2, 3

^{***1 =} Output, 0 = Input



THOMSON SEMICONDUCTEURS
2-23







FIGURE 20 - RESET TIMING

EF6801 • EF6803



XTAL1 AND EXTAL2

These two input pins interface either a crystal or TTL compatible clock to the MCU internal clock generator. Divide-by-four circuitry is included which allows use of the inexpensive 3.58 MHz or 4.4336 MHz Color Burst TV crystals. A 20 pF capacitor should be tied from each crystal pin to ground to ensure reliable startup and operation. Alternatively, EXTAL2 may be driven by an external TTL compatible clock at $4f_0$ with a duty cycle of 50% ($\pm5\%$) with XTAL1 connected to ground.

The internal oscillator is designed to interface with an AT-cut quartz crystal resonator operated in parallel resonance mode in the frequency range specified for fXTAL. The crystal should be mounted as close as possible to the input pins to minimize output distortion and startup stabilization time. The MCU is compatible with most commercially available crystals. Nominal crystal parameters are shown in Figure 21.

RESET

This input is used to reset the internal state of the device and provide an orderly startup procedure. During powerup, RESET must be held below 0.8 volts: (1) at least tRC after VCC reaches 4.75 volts in order to provide sufficient time for the clock generator to stabilize, and (2) until VCC Standby reaches 4.75 volts. RESET must be held low at least three E-cycles if asserted during powerup operation.

E (ENABLE)

This is an output clock used primarily for bus synchronization. It is TTL compatible and is the slightly skewed divideby-four result of the device input clock frequency. It will drive one Schottky TTL load and 90 pF, and all data given in cycles is referenced to this clock unless otherwise noted.

NMI (NON-MASKABLE INTERRUPT)

An $\overline{\text{NMI}}$ negative edge requests an MCU interrupt sequence, but the current instruction will be completed before it responds to the request. The MCU will then begin an interrupt sequence. Finally, a vector is fetched from \$FFFC and \$FFFD, transferred to the Program Counter and instruction execution is resumed. $\overline{\text{NMI}}$ typically requires a 3.3 k Ω (nominal) resistor to VCC. There is no internal $\overline{\text{NMI}}$ pullup resistor. $\overline{\text{NMI}}$ must be held low for at least one E-cycle to be recognized under all conditions.

IRQ1 (MASKABLE INTERRUPT REQUEST 1)

IRQ1 is a level-sensitive input which can be used to request an interrupt sequence. The MPU will complete the current instruction before it responds to the request. If the interrupt mask bit (I-bit) in the Condition Code Register is clear, the MCU will begin an interrupt sequence. A vector is fetched from \$FFF8 and \$FFF9, transferred to the Program Counter, and instruction execution is resumed.

 $\overline{IRO1}$ typically requires an external 3.3 k Ω (nominal) resistor to VCC for wire-OR applications. $\overline{IRO1}$ has no internal pullup resistor.

SC1 AND SC2 (STROBE CONTROL 1 AND 2)

The function of SC1 and SC2 depends on the operating mode. SC1 is configured as an output in all modes except single chip mode, whereas SC2 is always an output. SC1 and SC2 can drive one Schottky load and 90 pF.

SC1 and SC2 In Single-Chip Mode

In Single-Chip Mode, SC1 and SC2 are configured as an input and output, respectively, and both function as Port 3 control lines. SC1 functions as $\overline{\rm IS3}$ and can be used to indicate that Port 3 input data is ready or output data has been accepted. Three options associated with $\overline{\rm IS3}$ are controlled by Port 3 Control and Status Register and are discussed in the Port 3 description. If unused, $\overline{\rm IS3}$ can remain unconnected

SC2 is configured as $\overline{OS3}$ and can be used to strobe output data or acknowledge input data. It is controlled by Output Strobe Select (OSS) in the Port 3 Control and Status Register. The strobe is generated by a read (OSS=0) or write (OSS=1) to the Port 3 Data Register. $\overline{OS3}$ timing is shown in Figure 4.

SC1 And SC2 In Expanded Non-Multiplexed Mode

In the Expanded Non-Multiplexed Mode, both SC1 and SC2 are configured as outputs. SC1 functions as Input/Output Select ($\overline{105}$) and is asserted only when \$0100 through \$01FF is sensed on the internal address bus.

SC2 is configured as Read/Write and is used to control the direction of data bus transfers. An MPU read is enabled when Read/Write and E are high.

SC1 And SC2 In Expanded Multiplexed Mode

In the Expanded Multiplexed Modes, both SC1 and SC2 are configured as outputs. SC1 functions as Address Strobe and can be used to demultiplex the eight least significant addresses and the data bus. A latch controlled by Address Strobe captures address on the negative edge, as shown in Figure 14.

SC2 is configured as Read/Write and is used to control the direction of data bus transfers. An MPU read is enabled when Read/Write and E are high.

P10-P17 (PORT 1)

Port 1 is a mode independent 8-bit I/O port with each line an input or output as defined by the Port 1 Data Direction Register. The TTL compatible three-state output buffers can drive one Schottky TTL load and 30 pF, Darlington transistors, or CMOS devices using external pullup resistors. It is configured as a data input port by RESET. Unused lines can remain unconnected.

P20-P24 (PORT 2)

Port 2 is a mode-independent, 5-bit, multipurpose I/O port. The voltage levels present on P20, P21, and P22 on the rising edge of RESET determine the operating mode of the MCU. The entire port is then configured as a data input port. The Port 2 lines can be selectively configured as data output lines by setting the appropriate bits in the Port 2 Data Direction Register. The Port 2 Data Register is used to move data through the port. However, if P21 is configured as an output, it will be tied to the timer Output Compare function and cannot be used to provide output from the Port 2 Data Register.

Port 2 can also be used to provide an interface for the Serial Communications Interface and the timer Input Edge function. These configurations are described in the Programmable Timer and Serial Communications Interface (SCI) section.

The Port 2 three-state, TTL-compatible output buffers are capable of driving one Schottky TTL load and 30 pF, or CMOS devices using external pullup resistors.

PORT 2 DATA REGISTER

7	6	5	4	3	2	1	0	
PC2	PC1	PC0	P24	P23	P22	P21	P20	\$0003


FIGURE 21 - 6801 FAMILY OSCILLATOR CHARACTERISTICS


(a) Nominal Recommended Crystal Parameters

Nominal Crystal Parameters*


	3.58 MHz	4.00 MHz	5.0 MHz	6.0 MHz	8.0 MHz
RS	60 Ω	50 Ω	30-50 Ω	30-50 Ω	20-40 Ω
c _o	3.5 pF	6.5 pF	4-6 pF	4-6 pF	4-6 pF
C ₁	0.015 pF	0.025 pF	0.01-0.02 pF	0.01-0.02 pF	0.01-0.02 pF
Q	>40 K	>30 K	>20 K	>20 K	>20 K

*NOTE: These are representative AT-cut crystal parameters only. Crystals of other types of cut may also be used.





(b) Oscillator Stabilization Time (tRC)



P30-P37 (PORT 3)

Port 3 can be configured as an I/O port, a bidirectional 8-bit data bus, or a multiplexed address/data bus depending on the operating mode. The TTL compatible three-state output buffers can drive one Schottky TTL load and 90 pF. Unused lines can remain unconnected.

Port 3 In Single-Chip Mode

Port 3 is an 8-bit I/O port in the Single-Chip Mode, with each line configured by the Port 3 Data Direction Register. There are also two lines, IS3 and OS3, which can be used to control Port 3 data transfers.

Three Port 3 options are controlled by the Port 3 Control and Status Register and are available only in Single-Chip Mode: (1) Port 3 input data can be latched using $\overline{\rm IS3}$ as a control signal, (2) $\overline{\rm OS3}$ can be generated by either an MPU read or write to the Port 3 Data Register, and (3) an $\overline{\rm IRO1}$ interrupt can be enabled by an $\overline{\rm IS3}$ negative edge. Port 3 latch timing is shown in Figure 5.

PORT 3 CONTROL AND STATUS REGISTER

7	6	5	4	3	2	1	0	
IS3 Flag	IS3 IRQ1 Enable	x	oss	Latch Enable	x	×	x	\$000F

Bit 0-2 Not used.

Bit 3

LATCH ENABLE. This bit controls the input latch for Port 3. If set, input data is latched by an IS3 negative edge. The latch is transparent after a read of the Port 3 Data Register. LATCH ENAL-

BLE is cleared during reset.

Bit 4

OSS (Output Strobe Select). This bit determines whether OS3 will be generated by a read or write of the Port 3 Data Register. When clear, the strobe is generated by a read; when set, it is generated by a write. OSS is

cleared during reset.

Bit 5 Not used.

Bit 7

Bit 6 IS3 IRQ1 ENABLE. When set, an IRQ1 interrupt will be enabled whenever IS3 FLAG is set; when clear, the interrupt is inhibited. This bit is cleared during

reset.

IS3 FLAG. This read-only status bit is set by an $\overline{\text{IS3}}$ negative edge. It is cleared by a read of the Port 3 Control and Status Register (with IS3 FLAG set) followed by a read or write to the Port 3 Data Register or during reset.

Port 3 In Expanded Non-Multiplexed Mode

Port 3 is configured as a bidirectional data bus (D7-D0) in the Expanded Non-Multiplexed Mode. The direction of data transfers is controlled by Read/Write (SC2). Data is clocked by E (Enable).

Port 3 In Expanded Multiplexed Mode

Port 3 is configured as a time multiplexed address (A0-A7) and data bus (D7-D0) in the Expanded Multiplexed Modes, where Address Strobe (AS) can be used to demultiplex the two buses. Port 3 is held in a high impedance state between valid address and data to prevent bus conflicts.

P40-P47 (PORT 4)

Port 4 is configured as an 8-bit I/O port, as address outputs, or as data inputs depending on the operating mode. Port 4 can drive one Schottky TTL load and 90 pF and is the only port with internal pullup resistors. Unused lines can remain unconnected.

Port 4 In Single-Chip Mode

In Single-Chip Mode, Port 4 functions as an 8-bit I/O port with each line configured by the Port 4 Data Direction Register. Internal pullup resistors allow the port to directly interface with CMOS at 5 volt levels. External pullup resistors to more than 5 volts. however, cannot be used.

Port 4 In Expanded Non-Multiplexed Mode

Port 4 is configured from reset as an 8-bit input port, where the Port 4 Data Direction Register can be written to provide any or all of eight address lines, A0 to A7. Internal pullup resistors pull the lines high until the Port 4 Data Direction Register is configured.

Port 4 In Expanded Multiplexed Mode

In all Expanded Multiplexed modes except Mode 6, Port 4 functions as half of the address bus and provides A8 to A15. In Mode 6, the port is configured from reset as an 8-bit parallel input port, where the Port 4 Data Direction Register can be written to provide any or all of upper address lines A8 to A15. Internal pullup resistors pull the lines high until the Port 4 Data Direction Register is configured, where bit 0 controls A8.

RESIDENT MEMORY

The EF6801 provides 2048 bytes of on-board ROM and 128 bytes of on-board RAM.

One half of the RAM is powered through the V_{CC} standby pin and is maintainable during V_{CC} powerdown. This standby portion of the RAM consists of 64 bytes located from \$80 through \$8F.

Power must be supplied to V_{CC} standby if the internal RAM is to be used regardless of whether standby power operation is anticipated.

The RAM is controlled by the RAM Control Register.

RAM CONTROL REGISTER (\$14)

The RAM Control Register includes two bits which can be used to control RAM accesses and determine the adequacy of the standby power source during powerdown operation. It is intended that RAME be cleared and STBY PWR be set as part of a powerdown procedure.

RAM CONTROL REGISTER

7_	6	5	4	3	2	1	0
STBY PWR	RAME	Х	Х	х	Х	· x	Х

Bit 0-5

Not used

Bit 6 RAME

RAM Enable. This read/write bit can be used to remove the entire RAM from the internal memory map. RAME is set (enabled) during reset provided standby power is available on the positive edge of RESET. If RAME is clear, any access to a RAM address is external. If RAME is set and not in mode 3, the RAM is included in the internal map.

Bit 7 STBY PWR

Standby Power. This bit is a read/write status bit which, when once set, remains set as long as VCC standby remains above VSBB (minimum). As long as this bit is set following a period of standby operation, the standby power supply has adequately preserved the data in the standby RAM. If this bit is cleared during a period of standby operation, it indicates that VCC standby had fallen to a level sufficiently below VSBB (minimum) to suspect that data in the standby RAM is not valid. This bit can be set only by software and is not affected during reset.

PROGRAMMABLE TIMER

The programmable timer can be used to perform input waveform measurements while independently generating an output waveform. Pulse widths can vary from several microseconds to many seconds. A block diagram of the timer is shown in Figure 22.


COUNTER (\$09:0A)

The key timer element is a 16-bit free-running counter which is incremented by E (enable). It is cleared during reset and is read-only with one exception: a write to the counter (\$09) will preset it to \$FFF8. This feature, intended for testing, can disturb serial operations because the counter provides the SCI internal bit rate clock. TOF is set whenever the counter contains all ones.

OUTPUT COMPARE REGISTER (\$0B:0C)

The output compare register is a 16-bit read/write register used to control an output waveform or provide an arbitrary timeout flag. It is compared with the free-running counter on each E cycle. When a match occurs, OCF is set and OLVL is clocked to an output level register. If port 2, bit 1, is configured as an output, OLVL will appear at P21 and the output compare register and OLVL can then be changed for the next

FIGURE 22 - BLOCK DIAGRAM OF PROGRAMMABLE TIMER



Bit 5 TOF

and OLVL is clocked to an output level register. If Port 2, bit 1, is configured as an output, OLVL will appear at P21 and the Output Compare Register and OLVL can then be changed for the next compare. The function is inhibited for one cycle after a write to its high byte (\$0B) to ensure a valid compare. The Output Compare Register is set to \$FFFF at RESET.

INPUT CAPTURE REGISTER (\$0D:0F)

The Input Capture Register is a 16-bit read-only register used to store the free-running counter when a "proper" input transition occurs as defined by IEDG. Port 2, bit 0 should be configured as an input, but the edge detect circuit always senses P20 even when configured as an output. An input capture can occur independently of ICF: the register always contains the most current value. Counter transfer is inhibited, however, between accesses of a double byte MPU read. The input pulse width must be at least two E-cycles to ensure an input capture under all conditions.

TIMER CONTROL AND STATUS REGISTER (\$08)

The Timer Control and Status Register (TCSR) is an 8-bit register of which all bits are readable, while only bits 0-4 can be written. The three most significant bits provide the timer status and indicate if:

- a proper level transition has been detected.
- a match has occured between the free-running counter and the output compare register, and
- the free-running counter has overflowed.

Each of the three events can generate an IRQ2 interrupt and is controlled by an individual enable bit in the TCSR.

2

n

TIMER CONTROL AND STATUS REGISTER (TCSR) 3

7

5

ICF	OCF	TOF	EICI	EOCI	ETOI	IEDG	OLVL	\$0008
Bit 0	OLVL		out out if I	tput le tput co Bit 1 o gister	evel re ompare of the	gister and Port	by a will app 2 Data	ked to the successful pear at P21 Direction red_during
Bit 1	EIDG		res tion the	et and n will lnput OG=0	Conti trigger Captu Transf	ols w a co ire Re er on	hich le unter t gister: a nega	ed during evel transi- transfer to ative-edge tive-edge.
Bit 2	ETOI		Wh for inte	nen set a tim	, an IF er ove is inhi	Q2 in	terrupt when	Interrupt. is enabled clear, the eared dur-
Bit 3 I	EOCI		Wh	nen set	, an IP	Q2 in	terrupt	Interrupt. is enabled hen clear,

during reset.

the interrupt is inhibited. It is cleared

Bit 4 EICI Enable Input Capture Interrupt, When set, an IRQ2 interrupt is enabled for an

input capture; when clear, the interrupt is inhibited. It is cleared during

Timer Overflow Flag. TOF is set when the counter contains all 1's. It is cleared by reading the TCSR (with

> TOF set) then reading the counter high byte (\$09), or during reset.

Bit 6 OCE Output Compare Flag. OCF is set

when the Output Compare Register matches the free-running counter. It is cleared by reading the TCSR (with OCF set) and then writing to the Output Compare Register (\$0B or \$0C), or

during reset.

Bit 7 ICF Input Capture Flag. ICF is set to in-

> dicate a proper level transition; it is cleared by reading the TCSR (with ICF set) and then the Input Capture Register High Byte (\$0D), or during

reset

SERIAL COMMUNICATIONS INTERFACE (SCI)

A full-duplex asynchronous Serial Communications Interface (SCI) is provided with two data formats and a variety of rates. The SCI transmitter and receiver are functionally independent, but use the same data format and bit rate. Serial data formats include standard mark/space (NRZ) and Biphase and both provide one start bit, eight data bits, and one stop bit. "Baud" and "bit rate" are used synonymously in the following description.

WAKE-UP FEATURE

In a typical serial loop multi-processor configuration, the software protocol will usually identify the addressee(s) at the beginning of the message. In order to permit uninterested MPU's to ignore the remainder of the message, a wake-up feature is included whereby all further SCI receiver flag (and interrupt) processing can be inhibited until its data line goes idle. An SCI receiver is re-enabled by an idle string of ten consecutive 1's or during reset. Software must provide for the required idle string between consecutive messages and prevent it within messages.

PROGRAMMABLE OPTIONS

The following features of the SCI are programmable:

- format: standard mark/space (NRZ) or Bi-phase
- clock: external or internal bit rate clock
- Baud: one of 4 per E-clock frequency, or external clock (×8 desired baud)
- wake-up feature: enabled or disabled
- interrupt requests: enabled individually for transmitter and receiver
- clock output: internal bit rate clock enabled or disabled to P22

SERIAL COMMUNICATIONS REGISTERS

The Serial Communications Interface includes four addressable registers as depicted in Figure 23. It is controlled by the Rate and Mode Control Register and the Transmit/Receive Control and Status Register. Data is transmitted and received utilizing a write-only Transmit Register and a read-only Receive Register. The shift registers are not accessible to software.

Rate and Mode Control Register (RMCR) (\$10)

The Rate and Mode Control Register controls the SCI bit rate, format, clock source, and under certain conditions, the configuration of P22. The register consists of four write-only bits which are cleared during reset. The two least significant bits control the bit rate of the internal clock and the remaining two bits control the format and clock source.

RATE AND MODE CONTROL REGISTER (RMCR)

_ 7	6	5	4	3	2	_1_	0	
Х	Х	Х	Х	CC1	CCO	SS1	SS0	\$0010

Bit 1:Bit 0

SS1:SS0 Speed Select. These two bits select the Baud rate when using, the internal clock. Four rates may be selected which are a function of the MCU input frequency. Table 6 lists bit time and rates for three selected MCU frequencies.


Bit 3:Bit 2

CC1:CC0 Clock Control and Format Select. These two bits control the format and select the serial clock source. If CC1 is set, the DDR value for P22 is forced to the complement of CC0 and cannot be altered until CC1 is cleared. If CC1 is cleared after having been set, its DDR value is unchanged. Table 7 defines the formats, clock source, and use of P22.

If both CC1 and CC0 are set, an external TTL compatible clock must be connected to P22 at eight times (8X) the desired bit rate, but not greater than E, with a duty cycle of 50% (±10%). If CC1:CC0=10, the internal bit rate clock is provided at P22 regardless of the values for TE or RE.

NOTE: The source of SCI internal bit rate clock is the timer free running counter. An MPU write to the counter can disturb serial operations.

FIGURE 23 - SCI REGISTERS



Transmit/Receive Control And Status Register (TRCSR) (\$11)

The Transmit/Receive Control and Status Register controls the transmitter, receiver, wake-up feature, and two individual interrupts and monitors the status of serial operations. All eight bits are readable while bits 0 to 4 are also writable. The register is initialized to \$20 by RESET.

TRANSMIT/RECEIVE CONTROL AND STATUS REGISTER (TRCSR)

2

Bit 6 ORFE O

3 RORFORFEITORE RIE RE TIE TE WU \$0011

Bit 0 WU "Wake-up" on Idle Line. When set, WU enables the wake-up function; it is cleared by ten consecutive 1's or during reset. WU will not set if the line is

idle Bit 1 TF

Bit 3 RE

Transmit Enable, When set, P24 DDR bit is set, cannot be changed, and will remain set if TE is subsequently cleared. When TE is changed from clear to set, the transmitter is connected to P24 and a preamble of nine consecutive 1's is transmitted. TE is cleared during reset.

Rit 2 TIF Transmit Interrupt Enable. When set, an IRQ2 interrupt is enabled when TDRE is set; when clear, the interrupt

is inhibited. TE is cleared during reset. Receive Enable. When set, the P23 DDR bit is cleared, cannot be changed, and will remain clear if RE is subsequently cleared. While RE is set, the SCI receiver is enabled. RE is cleared

during reset.

Bit 4 RIE Receiver Interrupt Enable. When set, an IRQ2 interrupt is enabled when RDRF and/or ORFF is set: when clear. the interrupt is inhibited. RIE is cleared

during reset.

Bit 5 TDRF

Bit 7 RDRF

Transmit Data Register Empty, TDRE is set when the Transmit Data Register is transferred to the output serial shift register or during reset. It is cleared by reading the TRCSR (with TDRE set) and then writing to the Transmit Data Register. Additional data will be transmitted only if TDRE has been cleared.

Overrun Framing Error. If set, ORFE indicates either an overrun or framing error. An overrun is a new byte ready to transfer to the Receiver Data Register with RDRF still set. A receiver framing error has occurred when the byte houndaries of the bit stream are not synchronized to the bit counter. An overrun can be distinguished from a framing error by the state of RDRF: if RDRF is set, then an overrun has occurred; otherwise a framing error has been detected. Data is not transferred to the Receive Data Register in an overrun condition. Unframed data causing a framing error is transferred to the Receive Data Register. However, subsequent data transfer is blocked until the framing error flag is cleared.* ORFE is cleared by reading the TRCSR (with ORFE set) then the Receive Data Register, or during reset.

Receive Data Register Full. RDRF is set when the input serial shift register is transferred to the Receive Data Register. It is cleared by reading the TRCSR (with RDRF set), and then the Receive Data Register, or during reset.

TABLE 6 - SCI BIT TIMES AND RATES

661	:SS0	4fo→	2.4576 MHz	4.0 Mhz	4.9152 MHz
331	.330	E	614.4 kHz	1.0 MHz	1.2288 MHz
0	0	+ 16	26 μs/38,400 Baud	16 µs/62,500 Baud	13.0 µs/76,800 Baud
0	1	+ 128	208 μs/4,800 baud	128 µs/7812.5 Baud	104.2 µs/9,600 Baud
1	0	+ 1024	1.67 ms/600 Baud\$	1.024 ms/976.6 Baud	833.3 µs/1,200 Baud
1	1	+ 4096	6.67 ms/150 Baud	4.096 ms/244.1 Baud	3.33 ms/300 Baud
*Ex	ternal	(P22)	13.0 µs/76,800 Baud	8.0 µs/125,000 Baud	6.5 µs/153,600 Baud

^{*}Using maximum clock rate

TABLE 7 - SCI FORMAT AND CLOCK SOURCE CONTROL

CC1:CC0	Format	Clock Source	Port 2 Bit 2
00	Bi-Phase	Internal	Not Used
01	NRZ	Internal	Not Used
10	NRZ	Internal	Output
11	NRZ	External	Input

SERIAL OPERATIONS

The SCI is initialized by writing control bytes first to the Rate and Mode Control Register and then to the Transmit/Receive Control and Status Register. When TE is set, the output of the transmit serial shift register is connected to P24 and serial output is initiated by transmitting a 9-bit preamble of 1's.

At this point one of two situations exist: 1) if the Transmit Data Register is empty (TDRE = 1), a continuous string of 1's will be sent indicating an idle line, or 2) if a byte has been written to the Transmit-Data Register (TDRE = 0), it will be transferred to the output serial shift register (synchronized with the bit rate clock), TDRE will be set, and transmission will begin.

The start bit (0), eight data bits (beginning with bit 0) and a stop bit (1), will be transmitted. If TDRE is still set when the next byte transfer should occur, 1's will be sent until more data is provided. In Bi-phase format, the output toggles at the start of each bit and at half-bit time when a "1" is sent. Receive operation is controlled by RE which configures P23 as an input and enables the receiver. SCI data formats are illustrated in Figure 24.

INSTRUCTION SET

The EF6801/03 is upward source and object code compatible with the EF6800. Execution times of key instructions have been reduced and several new instructions have been added, including a hardware multiply. A list of new operations added to the EF6800 instruction set is shown in Table 1.

In addition, two new special opcodes, 4E and 5E, are provided for test purposes. These opcodes force the Program Counter to increment like a 16-bit counter, causing address lines used in the expanded modes to increment until the device is reset. These opcodes have no mnemonics.

The coding of the first (or only) byte corresponding to an

executable instruction is sufficient to identify the instruction and the addressing mode. The hexadecimal equivalents of the binary codes, which result from the translation of the 82 instructions in all valid modes of addressing, are shown in Table 8. There are 220 valid machine codes, 34 unassigned codes, and 2 codes reserved for test purposes.

PROGRAMMING MODEL

A programming model for the EF6801/03 is shown in Figure 10. Accumulator A can be concatenated with accumulator B and jointly referred to as accumulator D where A is the most significant byte. Any operation which modifies the double accumulator will also modify accumulator A and/or B. Other registers are defined as follows:

Program Counter — The program counter is a 16-bit register which always points to the next instruction.


Stack Pointer — The stack pointer is a 16-bit register which contains the address of the next available location in a pushdown/pullup (LIFO) queue. The stack resides in random access memory at a location defined by the programmer.

Index Register — The Index Register is a 16-bit register which can be used to store data or provide an address for the indexed mode of addressing.

Accumulators — The MPU contains two 8-bit accumulators, A and B, which are used to store operands and results from the arithmetic logic unit (ALU). They can also be concatenated and referred to as the D (double) accumulator.

Condition Code Registers — The condition code register indicates the results of an instruction and includes the following five condition bits: Negative (N), Zero (Z), Overflow (V), Carry/Borrow from MSB (C), and Half Carry from bit 3 (H). These bits are testable by the conditional branch instructions. Bit 4 is the interrupt mask (I-bit) and inhibits all maskable interrupts when set. The two unused bits, 86 and 87, are read as ones.

FIGURE 24 - SCI DATA FORMATS



ADDRESSING MODES

Six addressing modes can be used to reference memory. A summary of addressing modes for all instructions is presented in Tables 9, 10, 11, and 12, where execution times are provided in E-cycles. Instruction execution times are summarized in Table 13. With an input frequency of 4 MHz, E-cycles are equivalent to microseconds. A cycle-by-cycle description of bus activity for each instruction is provided in Table 14 and a description of selected instructions is shown in Figure 25.

Immediate Addressing — The operand or "immediate byte(s)" is contained in the following byte(s) of the instruction where the number of bytes matches the size of the register. These are two or three byte instructions.

Direct Addressing — The least significant byte of the operand address is contained in the second byte of the instruction and the most significant byte is assumed to be \$00. Direct addressing allows the user to access \$00 through \$FF using two byte instructions and execution time is reduced by eliminating the additional memory access. In most applica-

tions, the 256-byte area is reserved for frequently referenced


Extended Addressing — The second and third bytes of the instruction contain the absolute address of the operand. These are three byte instrutions.

Indexed Addressing — The unsigned offset contained in the second byte of the instruction is added with carry to the Index Register and used to reference memory without changing the Index Register. These are two byte instructions

Inherent Addressing — The operand(s) are registers and no memory reference is required. These are single byte instructions

Relative Addressing — Relative addressing is used only for branch instructions. If the branch condition is true, the Program Counter is overwritten with the sum of a signed single byte displacement in the second byte of the instruction and the current Program Counter. This provides a branch range of —126 to 129 bytes from the first byte of the instruction. These are two byte instructions.

TABLE 8 — CPU INSTRUCTION MAP



NOTES:

1. Addressing Modes

INHER = Inherent INDXD = Indexed IMMED = Immediate REL = Relative EXTND = Extended DIR = Direct

- 2. Unassigned opcodes are indicated by "*" and should not be executed.
- 3. Codes marked by "T" force the PC to function as a 16-bit counter.

TABLE 9 - INDEX REGISTER AND STACK MANIPULATION INSTRUCTIONS

	I	Г									Г							T	on	diti	on (Cod	88
	1	In	nm	ed	0	ire	ct	10	nde	X	E	xtr	nd	Int	ner	ent	t	5	4	3	2	1	0
Pointer Operations	Mnemonic	OP	~	#	OF	~	#	OP	~	#	OP	~	#	OP	~	#	Boolean / Arithmetic Operation	Н	'	N	Z	٧	С
Compare Index Reg	CPX	8C	4	3	90	5	2	AC	6	2	ВС	6	3			Γ	X = M : M + 1	•	•	П	П	П	
Decrement Index Reg	DEX		Γ	Г	П	Г	Г		Г	Γ	Г	Γ	Г	09	3	1	X - 1 ;- X	10	•	•	П	•	•
Decrement Stack Pntr	DES		Γ	Г		Г	Г		Г	Г		Γ	Γ	34	3	1	SP - 1 -SP	•	•	•	•	•	•
Increment Index Reg	INX		Γ	Π	Г	Г				Г		Г	Г	08	3	1	X + 1X	•	•	•	1	•	•
Increment Stack Pntr	INS		Γ	Г		Г			Г			Г	Γ	31	3	1	1 SP + 1 SP	•	•	•	•	•	•
Load Index Reg	LDX	CE	3	3	DE	4	2	EE	5	2	FE	5	3				MXH, (M + 1)XL	•	•	I	1	R	•
Load Stack Pntr	LDS	8E	3	3	9E	4	2	ΑE	5	2	BE	5	3			Г	M SPH, (M + 1) SPL	10	•	T	П	R	•
Store Index Reg	STX		Γ	Г	DF	4	2	EF	5	2	FF	5	3			Г	XH M, XL (M + 1)	•	•	П	П	R	•
Store Stack Pntr	STS		Γ	Г	9F	4	2	AF	5	2	BF	5	3			Г	SPH M, SPL (M + 1)	•	•	П	П	R	•
Index Reg → Stack Pntr	TXS		Г	Г		Г						Г	Г	35	3	1	X - 1 - SP	•	•	•	•	•	•
Stack Pntr - Index Reg	TSX													30	3	1	SP + 1:X	•	•	•	•	•	•
Add	ABX		Г	Г	Г									3A	3	-	B + XX		•	•	•	•	•
Push Data	PSHX		Γ	Γ	Γ	Γ								зс	4		XL -MSP, SP - 1 -SP XH -MSP, SP - 1 -SP	1	•	•	•	•	•
Puli Data	PULX					Γ								38	5		SP + 1 -SP, MSP -XH SP + 1 -SP, MSP -XL	•	•	•	•	•	•

TABLE 10 - ACCUMULATOR AND MEMORY INSTRUCTIONS

Accumulator and	T	Ir	nme	be	0	ire	ct		nde	×	E	xte	nd		nhe	r	Boolean	0	on	diti	on	Co	der	_
Memory Operations	MNE	Op	~	#	Op	~	#	Op	~	#	Op	~	#	Op	~	#	Expression	Н	T	N	Z	T	7	c
Add Acmitrs	ABA	Г	Г	Г	Г	Г	Г		Г	Г				1B	2	1	A + B A	Т	•	П	T	77	П	Т
Add B to X	ABX						Г			Г		Г		3A	3	1	00:B + X X	•	•	•	•	1	JT.	•
Add with Carry	ADCA	89	2	2	99	3	2	A9	4	2	B9	4	3		Г	Γ	A + M + C - A	Т	•	1	1	П	П	Т
	ADCB	C9	2	2	D9	3	2	E9	4	2	F9	4	3			Γ	B + M + C -B	П	•	П	П	T	π	Т
Add	ADDA	8B	2	2	9B	3	2	AB	4	2	BB	4	3		Г	Γ	A + M -A	П	•	T	П	T	П	Т
	ADDB	CB	2	2	DB	3	2	EΒ	4	2	FB	4	3			Γ	B+M-A	П	•	17	П	T	П	Т
Add Double	ADDD	C3	4	3	D3	5	2	E3	6	2	F3	6	3		Г	Γ	D + M:M + 1 -D	•	•	П	П	П	π	Т
And	ANDA	84	2	2	94	3	2	A4	4	2	B4	4	3				A·M -A	•	•	П	П	Ti	1	•
	ANDB	C4	2	2	D4	3	2	E4	4	2	F4	4	3		Г	Γ	B·M →B	•	•	П	П	TF	1	•
Shift Left,	ASL		Г	Г	Г			68	6	2	78	6	3		Г	Γ	4	•	•	П	П	1	П	T
Arithmetic	ASLA		Г	Π		Γ				T		Т		48	2	1	© ←∰∰∰	•	•	П	П	T	π	Т
	ASLB													58	2	1	b7 b0	•	•	П	П	Т	π	T

- Continued -

TABLE 10 - ACCUMULATOR AND MEMORY INSTRUCTIONS (CONTINUED)

Accumulator and	APAIR	In	nme	d	D	irec	t	Ir	rdex			ten	ď	- It	nhe		Boolean		on	dit	or	ī	00	je	_
Memory Operations	MNE	Op	~	*	Op	~	#	Оp	~	*	Op	~	#	Op		#	Expression	H		I	V	Z	Γ	٧Ī	С
Shift Left Dbl	ASLD													05		1		•	•	Ι	П	I	Γ	1	1
Shift Right,	ASR							67	6	2	77	6	3					•	•		П	1	Γ	П	1
Arithmetic	ASRA													47	2	1		•	•	Τ	ıI	1	Γ	Ħ	1
	ASRB													57	2	1	67 60	•	•	I	П	1	Γ	П	1
Bit Test	BITA	85	2	2	95	3	2	A5	4	2	B5	4	3				A · M	•	•	T	īT	ī	Ti	R	•
	BITB	C5	2	2	D5	3	2	E5	4	2	F5	4	3				B · M	•	•		iΤ	T	T	R	•
Compare Acmitrs	CBA	_								П				11	2	1	A - B	•	•	1	1	1	T	ī	T
Clear	CLR	_	1	Н				6F	6	2	7F	6	3			Т	00 - M	•	•		Ř	s	Ti		Ŕ
	CLRA	 	T	Н						П				4F	2	1	00 - A	•	•		R	s		R	R
	CLRB	\vdash	 	Н				_	-	Н	_	\vdash	Н	5F	2	Ť	00 - B	•	Ť		R	š		R	R
Compare	CMPA	81	2	1	91	3	2	A1	4	2	B1	4	3	-	_	Ť	A - M	•	•	+	it	Ť		i	Ť
Compare	CMPB				D1	3	2	E1	4	2	F1	4	3		\vdash	_	B - M	ě	ě	۲	H	+	t	H	+
1's Complement	COM	٠-	-	H	<u> </u>	-	÷	63	6	2	73		3		-	-	M - M	•	•	+	H	+	t	H	ᇂ
i s complement	COMA	├-	\vdash	Н		-	Н	03	ř	Н	/3	۳	H	43	2	-	A - A	ě	÷	٠	Н	+		R	<u>-s</u>
		┼—	-	Н			-	Η-	-	Н	-		Н	53	2		B + B	•	÷	+	Н	+			
	COMB		-	Н	_	-	-	<u> </u>	-	Н			Н			_				+	Н	+	₽	Ŗ	S
Decimal Adj, A	DAA	⊢	\vdash	Н						L		_		19	2	1	Adj binary sum to BCD		•	4	Н	+	H	Н	ļ
Decrement	DEC	├	_	Н			Щ	6A	6	2	7A	6	3		<u> </u>	Ļ	M - 1 M	•	•	+	11	Ļ	L	Н	•
	DECA	ــــ	_	Ш			_			Ш			Щ	4A	2	1	A - 1 - A	•	•		Ц	1	L	Ц	•
	DECB	L_		Ш										5A	2	1	B - 1 → B	•	•		Ц	_	L	Ц	•
Exclusive OR	EORA	88	2	2	98	3	2	A8	4	2	B8	4	3				A ⊕ M - A	•	•		Ц	1	L	R	•
	EORB	C8	2	2	D8	3	2	E8	4	2	F8	4	3		L		B ⊕ M B	•	•	Γ	П	1	[i	R	•
Increment	INC							6C	6	2	7C	6	3				M + 1 ← M	•	•	Γ	Π	1	Γ	П	•
	INCA													4C	2	1	A + 1 - A	•	•	Т	П	T		П	•
	INCB													5C	2	1	B+1-B	•	•	1	ıΤ	7	T	H	•
Load Acmitrs	LDAA	86	2	2	96	3	2	A6	4	2	В6	4	3		_		M -A	•	•	1	H	+	t	ŔŤ	Ť
2000 / 10111110	LDAB	C6			D6	3	2	E6	4	2	F6	4	3		_	Т	M B	•	•		H	†		Ŕ	Ť
Load Double	LDD	CC			DC		2	EC	5	2	FC	5	3		┢	Н	M:M + 1 D	•	•		H	+		Ř	÷
Logical Shift,	LSL	100	۳	۲	÷	7	۲	68	6	2	_	6	3	-	├	Н	W1.W1 1 - D	•	•	+	Н	÷	۲	H	Ť
		├	\vdash	Н	-		Н	00	٥	-	/°	٠	괵	40	-	H	4	_	_	+	Н	+	+	Н	+
Left	LSLA	├	⊢	Н		-	Н		-	Н	_	_	Н	48	2	Ļ	□ ←∰₩₩	•	•	Н	Н	÷	1	Н	+
	LSLB	┞	_	Н		_	_			Ш	<u> </u>	\vdash	Н	58	2	1	b7 b0	•	•	L	Н	1	₽	Н	4
	LSLD	ــــ	\vdash	Н	<u> </u>	ш	Н		_	L		_	Ļ	05	3	1		•		L	4	4	L	4	1
Shift Right,	LSR		L	Ш				64	6	2	74	6	3		L_			•	•		3	1	Ш	Ц	1
Logical	LSRA	L		Ш										44	2	1	0≁∭11111 1	•	•		1	1		Ц	1
	LSRB													54	2	-	07 00	•	•	F	3	1	L	П	1
	LSRD													04	3	1		•	•	I	₹	I		П	1
Multiply	MUL		П											3D	10	1	AXB-D	•	•	T	D	•	T	•	
2's Complement	NEG							60	6	2	70	6	3				00 · M - M	•	•	T	П	T		П	7
(Negate)	NEGA													40	2	1	00 - A - A	•	•	Т	iΤ	ī	Г	ī	1
(,	NEGB	_			_					Н	_	_	П	50	2	1	00 - B B	•	•		H	i	t	H	1
No Operation	NOP	 	1	Н	-			_		H		-	Н	01	2	1	PC + 1 - PC	•	•		H	÷	ta	•	•
Inclusive OR	ORAA	8A	2	1	9A	2	12	AA	A	2	ВА	4	3	<u> </u>	⊢	÷	A + M A	ě	•		Ħ	Ť		R	÷
inclusive on	ORAB												3		├─	Н	B + M B	•	•	+	н	+	+	Ř	÷
Push Data		100	1	H	200	-	-		-	۴		-	ř	36	3	1	A -Stack	÷	•	+.	1	+	-	ì	÷
rusii Dala	PSHA PSHB	├	\vdash	Н		-	Н	\vdash	\vdash	Н	\vdash	Н	Н	37		+	B - Stack	÷	÷			÷	-	-	÷
0.00		<u> </u>	\vdash	Н		Н	Н	Ь	<u> </u>	Н	\vdash	Щ.	Щ		_			_	_	-	1	_	-	•	
Pull Data	PULA	<u> </u>	1	Н		<u> </u>	Н	Ь	<u> </u>	ш	<u> </u>	Ш	Щ	32	4	1	Stack - A	•	•	-	•	٠	+	4	•
	PULB	<u> </u>	\vdash	Ш		<u> </u>	Н		Щ	닏	Щ.		Ļ	33	4	1	Stack - B	•	•		1	•	۲	•	•
Rotate Left	ROL		\sqcup	Ш			Ш	69	6	2	79	6	ᄖ		L_			•	•	-	Ц	1	L	Ц	┙
	ROLA		L				Ш		L					49	2	1	@ <u>+(immi</u> i~@	•			Ц	1	L	Ц	1
	ROLB													59	2	1	0/ 60	•	•		П	Ī	Ľ	П	
Rotate Right	ROR							66	6	2	76	6	3					•	•		IJ	T	Γ	IJ	_5
-	RORA	T	П				П							46	2	1	8<111111111111111111111111111111111111	•	•	Т	П	ī	Г	ŧΤ	1
	RORB		П	П			П			П			\Box	56	2	1	b7 b0	•	•	1	П	1	П	П	7
Subtract Acmitr	SBA	 	Н	Н	_	П	Н	_	\vdash	Н	_	_	Н	10	2	i	A - B A	•	ě	+	it	+	T	Ħ	7
Subtract with	SBCA	82	2	3	92	3	3	A2	1	7	B2	4	3		Ë	H	A - M - C - A	•	•	-	H	+	╁	Н	7
	SBCB	C2						E2			F2	4	3			Н	B - M - C - B	•	•	۲	Н	+	H	Н	7
Carry		14	1	4	97	3					_		3	-		Н		_		+	Н	+	١.	4	4
Store Acmitrs	STAA	┡—	ш	Н						2		4			\vdash	Ц	A +M	•	•	-	Н	÷		4	
	STAB	L_	Ш		D7	3	2	E7		2		4	3			Ц	B +M	•	•	Ł	4	ļ		1	4
	STD	<u> </u>	Ц		DD	4	2			2	FD	5	3			Ц	D - M:M + 1	•	•	¥	4	4	μ,	1	•
Subtract	SUBA	80	2		90		2	A0	4	2	BO	4	3				A - M A	•	•	L	Ц	1	L	Ц	_
	SŲBB	СО	2	2	D 0	3	2	EO	4	2	FO	4	3				B · M → B	•	•	L	Ц	1	L	U	_
Subtract Double	SUBD	83			93	5	2	A3	6	2	В3	6	3			П	D - M:M + 1 -D	•	•	Г	IT	T	Г	ıT	
Transfer Acmitr	TAB	<u> </u>	Н	\vdash	_	\vdash	Н		\dashv	Н	$\overline{}$	Н	Н	16	2	1	A -B	•	•	T	rt	Ť	П	Ŕ	•
	TBA	 	\vdash	\dashv			Н		-	-		\vdash	Н	17		i		•	·	t	it	†		R	•
	TST	├	Н	\dashv	-		Н	6D	6	2	7D	6	3		È	H	M - 00	•	÷	H	H	+		ŘŤ.	F
				_	_	-	Н	00	~	4	,,	۳.	러		-	1			÷	-	H	+		R	R
Test, Zero or			1 1																						
Minus	TSTA TSTB		Ц	\Box		\vdash	Н		_	Н			Н	4D 5D	2	i	A - 00 B - 00	•	÷	+	Н	+		Ŕ	F

The Condition Code Register notes are listed after Table 12.

TABLE 11 - JUMP AND BRANCH INSTRUCTIONS

	1	١.)ire		١.			Ι.			_							_	ond		_	_	eg.
	١	_			-	_	ive	_	nde	_	_	xtn	_		here			5	1.	3	-	-	-
Operations	Mnemonic	OP	1~		OP	1		OP	~	#	OP	1~	#	OP	上	#		Н	<u> </u>	N	_	٧	_
Branch Always	BRA	L	L	L			2	1	L				L	L	L		None	•	•	•	•	•	•
Branch Never	BRN			L	21	3	2										None	•	•	•	•	•	•
Branch If Carry Clear	BCC				24	3	2					Γ	Г		Γ.		C = 0	•	•	•	•	•	•
Branch If Carry Set	BCS			Г	25	3	2		Г	Г		Г	Г	Г	Т	Г	C = 1	•	•	•	•	•	•
Branch If = Zero	BEQ	Π	Γ	Γ	27	3	2	Г	Π			Γ	Γ	Г	Т	Г	Z = 1	•	•	•	•	•	•
Branch If ≥ Zero	BGE	Т	Г	Г	2C	3	2		Г			Г	Г	Г	Т	Г	N⊕V = 0	•	•	•	•	•	•
Branch If > Zero	BGT	Π	Γ	Γ	2E	3	2	Г	Г	Г		Γ		Г	Т	Г	Z + (N⊕V) = O	•	•	•	•	•	•
Branch If Higher	BHI	Π	Γ	Г	22	3	2		Г			Г	Г	Т	T	T	C + Z = 0	•	•	•	•	•	•
Branch If Higher or Same	BHS	Π	Г	Γ	24	3	2	Г	Γ		Г	Г	Г	Г	T	Т	C = 0	•	•	•	•	•	•
Branch If ≤ Zero	BLE		Γ		2F	3	2					Г	T	Г	T	T	Z + (N⊕V) = 1	•	•	•	•	•	•
Branch If Carry Set	BLO			Г	25	3	2					Г	Г	Г	Т		C = 1	•	•	•	•	•	•
Branch If Lower Or Same	BLS	Г	Г	Г	23	3	2					Г	Г		Т		C + Z = 1	•	•	•	•	•	•
Branch If < Zero	BLT			Γ	2D	3	2					Г	Г		Т	П	N⊕V = 1	•	•	•	•	•	•
Branch If Minus	BMI			Г	2B	3	2					Г	Г		T	П	N = 1	•	•	•	•	•	•
Branch if Not Equal Zero	BNE		Γ	Г	26	3	2		П			Γ	Г		Т		Z = 0	•	•	•	•	•	•
Branch If Overflow Clear	BVC		Г	Г	28	3	2		Г			Г			Г		V = 0	•	•	•	•	•	•
Branch If Overflow Set	BVS		Г	Г	29	3	2					Γ			T		V = 1	•	•	•	•	•	•
Branch If Plus	BPL		Г	Г	2A	3	2		Г			Г			T		N = 0	•	•	•	•	•	•
Branch To Subroutine	BSR		Г	Γ	8D	6	2	Г	Г			Γ	Г		T	П) See Special	•	•	•	•	•	•
Jump	JMP		Γ	Г	Г	Γ	Г	6E	3	2	7E	3	3	Γ	Т	П	Operations -	•	•	•	•	•	•
Jump To Subroutine	JSR	9D	5	2	Г	T		ΑD	6	2	BD	6	3		1	П	Figure 26	•	•	•	•	•	•
No Operation	NOP	Г	Г	Г		Т			Г			Г	Г	01	2	1		•	•	•	•	•	•
Return From Interrupt	RTI	Г	Г	Τ		T	Г	Г	Г			Г		3B	10	1	`	1	T	1	T	T	T
Return From Subroutine	RTS	T	Т	Τ		T	T	_	Т	Г	_	T	H	39	5	1	See Special	1	•	٠	+	•	6
Software Interrupt	SWI	Т	Г	Τ		Т	T					Г	Г	3F	12	1	Operations - Figure 26	•	s	•	•	•	•
Wait For Interrupt	WAI	Т	T	T		t	Г		Г	Т		Г		3E	9	1	J ' '94'6 20	•	•	•	•	•	1

TABLE 12 — CONDITION CODE REGISTER MANIPULATION INSTRUCTIONS

						C	one	d. C	ode	Re	·g.
	Inherer	nt				5	14	3	2	1	To
Operations	Mnemonic	OP	~	#	Boolean Operation	H	Ī	N	Z	V	C
Clear Carry	CLC	oc	2	1	0 - C	•	•	•	•	•	R
Clear Interrupt Mask	CLI	0E	2	1	0 -1	•	R	•	•	•	•
Clear Overflow	CLV	OA	2	1	0 - V	•	•	•	•	R	•
Set Carry	SEC	OD	2	1	1 - C	•	•	•	•	•	s
Set Interrupt Mask	SEI	OF	2	1	1 +1	•	s	•	•	•	•
Set Overflow	SEV	ОВ	2	1	1 - V	•	•	•	•	s	•
Accumulator A - CCR	TAP	06	2	1	A - CCR	11	T	T	1	T	T
CCR -Accumulator A	TPA	07	2	1	CCR - A	•	•	•	•	ė	10

LEGEND

OPOperation Code (Hexadecimal)

~ Number of MPU Cycles

MSP Contents of memory location pointed to by Stack Pointer

- # Number of Program Bytes
- + Arithmetic Plus
- Arithmetic Minus
- Boolean ANDX Arithmetic Multiply
- + Boolean Inclusive OR
- ⊕ Boolean Exclusive OR
- M Complement of M
- Transfer Into
- O Bit = Zero
- 00 Byte = Zero

CONDITION CODE SYMBOLS

- H Half-carry from bit 3
- I Interrupt mask
 N Negative (sign bit)
- Z Zero (byte)
- V Overflow, 2's complement
- C Carry/Borrow from MSB
- R Reset Always
- S Set Always
- Affected
- Not Affected

TABLE 13 - INSTRUCTION EXECUTION TIMES IN E-CYCLES

		ADE	RESSI	NG MO	DE	
	Immediate	Direct	Extended	Indexed	Inherent	Relative
ABA	•	•	•	•	2	•
ABX			4 4	•	3	
ADC	2	3	4	4	•	•
ADD	2	3 3	4	4	•	•
ADDD	2 2 4 2	5 3	6	6	•	•
AND	2	3	4	4	•	•
ASL	•	•	6	6	2	•
ASLD	•		•	•	2 3 2	•
ASR	•	•	6	6	2	•
BCC	•	•	•	•	•	3
BCS	•	•	•	•	•	3 3 3 3
BEQ	•	•	•	•	•	3
BGE	•	•	•	•	•	3
BGT	:	3	4	:	•	3
ВНІ	•	•	•	•	•	3
BHS	•	•	•	•	•	3
BIT	2	3	4	4	•	•
BLE	2	•	•	4	•	3
BLO	•	•		•	•	3 • 3 3
BLS	•	•			•	3
BLT	•	•			•	3
BMI BNE	•		•	•		3
BPL				•		3
BRA						3
BRN						3 3 3
BSR						6
BVC						
BVS		-	•	-	-	3
CBA	•	•	•		1 2	3
CLC		ě	•	•	5	
CLI	•		•		2	
CLR	•	•	6	6	2	•
CLV	•	•	ě	ě	2	
CMP	2	3	4	4	•	
COM	2 4 •	.⊕	6	6	2 2 2 2 2 2 2 2 2 3 3	•
CPX	4	5	6	6	•	
DAA	•	5 •	•	6	2	•
DEC	•	•	6	6	2	•
DES		•	•	•	3	•
DEX	•	•	•		3	•
EOR	2	3	4	4	•	•
INC	2	3	6	6	3	•
INS	•	•	•	•	3	•

		ADD	RESSIN	IG MO	DE	
	Immediate	Direct	Extended	Indexed	Inherent	Relative
INX	2 3 3 3 3 3 4 4 4 4 4 4 4 4 4 4 4 4 4 4	•	•	•	3	•
JMP	•	•	3 6 4	3 6 4	• • • •	•
JSR	•	5	6	6	•	•
LDA	2	5 3 4	4	4	•	•
LDD	3	4	5	5	•	•
LDS	3	4	5	5	•	•
LDX	3	4	5	5	•	•
LDX	•	4 • •	6	6	2 3 2 3 10 2 2	
LSLD	•	•	•	•	3	•
LSR	•	•	6	6	2	•
LSRD	•	•	•		3	•
MUL	•		•	•	10	•
NEG	•	•	6	6	2	•
NOP	•	•	•	•	2	•
ORA	2	3	4	4	•	•
PSH	•	•		•	3 4 4	•
PSHX	•	•	•	•	4	•
PUL	•	•	•		4	•
PULX	•	•	•		5	•
ROL	•	•	6	6	2	•
ROR	•	•	6	6	5 2 2 10	•
RTI	•	•	•	•	10	•
RTS	•	•	•	•	5	•
SBA	•	3	•	•	5 2	•
SBC	2	3	4	4	•	•
SEC	•	•	•	•	2	•
SEI	•	•	•	• `	2	•
SEV	•	3	•	•	2	•
STA	•	3	4	4	2 2 2	•
STD	•	4	5	5 5 5	•	•
STS	•	4	5 5	5	•	•
STX	•	4	5	5	•	•
SUB	2	3	4	4	•	•
SUBD	4	5	6	6	•	•
SWI	•	•	•	•	12 2 2 2 2 2 2 3 3	
TAB	•	•	•	•	2	•
TAP	•		•	•	2	•
TBA	•	•	•	•	2	•
TPA	•	•	•	•	2	•
TST	•	•	6	6	2	•
TSX	•	•	•	•	3	•
TXS	•	•	•	6	3	•
WAI	•	•	•	•	9	•
1						

SUMMARY OF CYCLE-BY-CYCLE OPERATION

Table 14 provides a detailed description of the information present on the address bus, data bus, and the read/write (R/\overline{W}) line during each cycle of each instruction.

The information is useful in comparing actual with expected results during debug of both software and hardware as the program is executed. The information is categorized in groups according to addressing mode and number of cycles.

per instruction. In general, instructions with the same addressing mode and number of cycles execute in the same manner. Exceptions are indicated in the table.

Note that during MPU reads of internal locations, the resultant value will not appear on the external data bus except in mode 0. "High order" byte refers to the most-significant byte of a 16-bit value.

TABLE 14 - CYCLE-BY-CYCLE OPERATION (Sheet 1 of 5)

Address Mode a	ind	Cycle		R/W	
Instructions	Cycles		Address Bus	Line	Data Bus
IMMEDIATE					
ADC EOR	2	1	Opcode Address	1 1	Opcode
ADD LDA		2	Opcode Address + 1	1 1	Operand Data
AND ORA	1		·	1 1	
BIT SBC					
CMP SUB	1				
LDS	3	1	Opcode Address	1	Opcode
LDX		2	Opcode Address+1	1 1	Operand Data (High Order Byte)
LDD	1	3	Opcode Address + 2	1	Operand Data (Low Order Byte)
CPX	4	1	Opcode Address	1	Upcode
SUBD	1	2	Opcode Address + 1	1	Operand Data (High Order Byte)
ADDD		3	Opcode Address + 2	1	Operand Data (Low Order Byte)
l		4	Address Bus FFFF	1	Low Byte of Restart Vector
DIRECT					
ADC EOR	3	1	Opcode Address	1	Opcode
ADD LDA	- 1	2	Opcode Address + 1	1	Address of Operand
AND ORA	1	3	Address of Operand	1 1	Operand Data
BIT SBC					
CMP SUB	i				
STA	3	1	Opcode Address	1	Opcode
	1	2	Opcode Address+1	1 1	Destination Address
	1	3	Destination Address	0	Data from Accumulator
LDS	4	1	Opcode Address	1	Opcode
LDX	l	2	Opcode Address + 1	1	Address of Operand
LDD	l	3	Address of Operand	1 1	Operand Data (High Order Byte)
		4	Operand Address + 1	1	Operand Data (Low Order Byte)
STS	4	1	Opcode Address	1	Opcode
STX	ı	2	Opcode Address + 1	1	Address of Operand
STD	1	3	Address of Operand	0	Register Data (High Order Byte)
		4	Address of Operand + 1	0	Register Data (Low Order Byte)
CPX	5	1	Opcode Address	1	Opcode
SUBD	1	2	Opcode Address + 1	1	Address of Operand
ADDD		3	Operand Address	1 1	Operand Data (High Order Byte)
1	1	4	Operand Address + 1	1	Operand Data (Low Order Byte)
		5	Address Bus FFFF	1	Low Byte of Restart Vector
JSR	5	1	Opcode Address	1	Opcode
{		2	Opcode Address + 1	1	Irrelevant Data
	1	3	Subroutine Address	1 1	First Subroutine Opcode
	i	4	Stack Pointer	0	Return Address (Low Order Byte)
L		5	Stack Pointer – 1	0	Return Address (High Order Byte)

TABLE 14 - CYCLE-BY-CYCLE OPERATION (Sheet 2 of 5)

Addres	s Mode and	Γ	Cycle		R/W	
Ins	tructions	Cycles	#	'Address Bus	Line	Data Bus
EXTENDED	1					
JMP		3	1	Opcode Address	1	Opcode
ł			2	Opcode Address + 1	1	Jump Address (High Order Byte)
		1	3	Opcode Address + 2	1	Jump Address (Low Order Byte)
ADC	EOR	4		Opcode Address	1	Opcode
ADD	LDA	ļ	2	Opcode Address + 1	1	Address of Operand
AND	ORA	1	3	Opcode Address + 2	1	Address of Operand (Low Order Byte)
BIT	SBC		4	Address of Operand	1	Operand Data
CMP	SUB					
STA		4	1	Opcode Address	1	Opcode
ł		l	2	Opcode Address + 1	1	Destination Address (High Order Byte)
		1	3	Opcode Address + 2	1	Destination Address (Low Order Byte)
		1	4	Operand Destination Address	0	Data from Accumulator
LDS		5	1	Opcode Address	1	Opcode
LDX		1	2	Opcode Address + 1	1	Address of Operand (High Order Byte)
LDD			3	Opcode Address + 2	1	Address of Operand (Low Order Byte)
			4	Address of Operand	1	Operand Data (High Order Byte)
1			5	Address of Operand + 1	1 1	Operand Data (Low Order Byte)
STS		5	1	Opcode Address	1	Opcode
STX		[2	Opcode Address + 1	1	Address of Operand (High Order Byte)
STD			3	Opcode Address + 2	1	Address of Operand (Low Order Byte)
1		i i	4	Address of Operand	0	Operand Data (High Order Byte)
			5	Address of Operand + 1	0	Operand Data (Low Order Byte)
ASL	LSR	6	1	Opcode Address	1	Opcode
ASR	NEG		2	Opcode Address + 1	1	Address of Operand (High Order Byte)
CLR	ROL	1	3	Opcode Address + 2	1	Address of Operand (Low Order Byte)
сом	ROR		4	Address of Operand	1	Current Operand Data
DEC	TST*		5	Address Bus FFFF	1 1	Low Byte of Restart Vector
INC			6	Address of Operand	0	New Operand Data
CPX		6	1	Opcode Address	1	Opcode
SUBD			2	Opcode Address + 1	1 1	Operand Address (High Order Byte)
ADDD			3	Opcode Address + 2	1	Operand Address (Low Order Byte)
			4	Operand Address	1	Operand Data (High Order Byte)
			5	Operand Address + 1	1	Operand Data (Low Order Byte)
		[6	Address Bus FFFF	1 1	Low Byte of Restart Vector
JSR		6	1	Opcode Address	1	Opcode
1			2	Opcode Address + 1	1	Address of Subroutine (High Order Byte)
			3	Opcode Address + 2	1	Address of Subroutine (Low Order Byte)
!			4	Subroutine Starting Address	1	Opcode of Next Instruction
			5	Stack Pointer	0	Return Address (Low Order Byte)
		1 1	6	Stack Pointer – 1	0	Return Address (High Order Byte)

^{*}TST does not perform the write cycle during the sixth cycle. The sixth cycle is another address bus=\$FFFF.

TABLE 14 - CYCLE-BY-CYCLE OPERATION (Sheet 3 of 5)

Addres	s Mode and		Cycle		R/W	
Inst	tructions	Cycles	#	Address Bus	Line	Data Bus
INDEXED						
JMP		3	1	Opcode Address	1	Opcode
1		1	2	Opcode Address + 1	1	Offset
			3	Address Bus FFFF	1	Low Byte of Restart Vector
ADC	EOR	4	1	Opcode Address	1	Opcode
ADD	LDA	1 1	2	Opcode Address + 1	1	Offset
AND	ORA	-	3	Address Bus FFFF	1	Low Byte of Restart Vector
BIT	SBC	1 1	4	Index Register Plus Offset	1	Operand Data
СМР	SUB			· ·	ĺ	·
STA		4	1	Opcode Address	1	Opcode
			2	Opcode Address + 1	1	Offset
			3	Address Bus FFFF	1	Low Byte of Restart Vector
		1 1	4	Index Register Plus Offset	0	Operand Data
LDS		5	1	Opcode Address	1	Opcode
LDX			2	Opcode Address + 1	1	Offset
LDD		1 1	3	Address Bus FFFF	1	Low Byte of Restart Vector
		1 1	4	Index Register Plus Offset	1	Operand Data (High Order Byte)
		11	5	Index Register Plus Offset + 1	1	Operand Data (Low Order Byte)
STS		5	1	Opcode Address	1	Opcode
STX			2	Opcode Address + 1	1	Offset
STD		1 1	3	Address Bus FFFF	1	Low Byte of Restart Vector
		1 1	4	Index Register Plus Offset	0	Operand Data (High Order Byte)
			5	Index Register Plus Offset + 1	0	Operand Data (Low Order Byte)
ASL	LSR	6	1	Opcode Address	1	Opcode
ASR	NEG		2	Opcode Address + 1	1	Offset
CLR	ROL	1 1	3	Address Bus FFFF	1	Low Byte of Restart Vector
СОМ	ROR		.4	Index Register Plus Offset	1	Current Operand Data
DEC	TST*	1 1	5	Address Bus FFFF	1	Low Byte of Restart Vector
INC			6	Index Register Plus Offset	0	New Operand Data
CPX		6	1	Opcode Address	1	Opcode
SUBD		1 1	2	Opcode Address + 1	1	Offset
ADDD		1 1	3	Address Bus FFFF	1	Low Byte of Restart Vector
		1 1	4	Index Register + Offset	1	Operand Data (High Order Byte)
		1 1	5	Index Register + Offset + 1	1	Operand Data (Low Order Byte)
			6	Address Bus FFFF		Low Byte of Restart Vector
JSR		6	1	Opcode Address	1	Opcode
		1 1	2	Opcode Address + 1	1	Offset
		1 1	3	Address Bus FFFF	1	Low Byte of Restart Vector
			4	Index Register + Offset	1	First Subroutine Opcode
		1 1	5	Stack Pointer	0	Return Address (Low Order Byte)
			6	Stack Pointer – 1	0	Return Address (High Order Byte)

^{*}TST does not perform the write cycle during the sixth cycle. The sixth cycle is another address bus=\$FFFF.

TABLE 14 - CYCLE-BY-CYCLE OPERATION (Sheet 4 of 5)


	ess Mode and		Cycles	Cycle	Address Bus	R/W Line	Data Bus
NHEREN			Cycles		Address bus	Line	Data bus
						-	
ABA		SEC	2	1	Opcode Address	1	Opcode
ASL		SEI	- 1	2	Opcode Address + 1	1	Opcode of Next Instruction
ASR CBA		SEV	1				
CLC		TAB	- 1				
CLI		TAP	1		ĺ		
CLR		TPA	- }				
CLV		TST					
COM	SBA	'3'	Ì				
ABX		\rightarrow	3	1	Opcode Address	1	Opcode
ADA		- 1	٦	2	Opcode Address + 1	i	Irrelevant Data
		-		3	Address Bus FFFF	i	Low Byte of Restart Vector
ACLD		-+	3			1	
ASLD LSRD		- 1	3	1 2	Opcode Address Opcode Address + 1	1	Opcode Irrelevant Data
Land		1	j	3	Address Bus FFFF	1	Low Byte of Restart Vector
050							
DES		1	3	1	Opcode Address	1	Opcode
INS		- 1		2	Opcode Address + 1	1	Opcode of Next Instruction Irrelevant Data
					Previous Stack Pointer Contents		
INX		ľ	3	1	Opcode Address	1	Opcode
DEX			ì	2	Opcode Address + 1	1	Opcode of Next Instruction
					Address Bus FFFF		Low Byte of Restart Vector
PSHA			3	1	Opcode Address	1	Opcode
PSHB		- 1	- 1	2	Opcode Address + 1	1	Opcode of Next Instruction
				3	Stack Pointer	0	Accumulator Data
TSX		- 1	3	1	Opcode Address	1	Opcode
		- 1		2	Opcode Address + 1	1	Opcode of Next Instruction
				3	Stack Pointer	1	Irrelevant Data
TXS			3	1	Opcode Address	1	Opcode
		- 1	ĺ	2	Opcode Address + 1	1	Opcode of Next Instruction
				3	Address Bus FFFF	1	Low Byte of Restart Vector
PULA		T	4	1	Opcode Address	1	Opcode
PULB		l	- 1	- 2	Opcode Address + 1	1 [Opcode of Next Instruction
		- 1	i	3	Stack Pointer	1	Irrelevant Data
				4	Stack Pointer + 1	1	Operand Data from Stack
PSHX			4	1	Opcode Address	1	Opcode
			[2	Opcode Address + 1	1	Irrelevant Data
			- 1	3	Stack Pointer	0	Index Register (Low Order Byte)
				4	Stack Pointer – 1	0	Index Register (High Order Byte)
PULX		T	5	1	Opcode Address	1	Opcode
		- 1		2	Opcode Address + 1	1	Irrelevant Data
			- 1	3	Stack Pointer	1	Irrelevant Data
				4	Stack Pointer + 1	1	Index Register (High Order Byte)
			1	5	Stack Pointer + 2	1	Index Register (Low Order Byte)
RTS		T	5	1	Opcode Address	1	Opcode
		- 1		2	Opcode Address + 1	1	Irrelevant Data
		- 1		3	Stack Pointer	1	Irrelevant Data
		- 1	- 1	4	Stack Pointer + 1	1	Address of Next Instruction (High Order Byte)
		_		5	Stack Pointer + 2	1	Address of Next Instruction (Low Order Byte)
WAI		T	9	1	Opcode Address	1	Opcode
		- [1	2	Opcode Address + 1	1	Opcode of Next Instruction
		- 1	ļ	3	Stack Pointer	0	Return Address (Low Order Byte)
]	4	Stack Pointer – 1	0	Return Address (High Order Byte)
			- 1	5	Stack Pointer – 2	0	Index Register (Low Order Byte)
			ł	6	Stack Pointer – 3	0	Index Register (High Order Byte)
			j	7	Stack Pointer - 4	0	Contents of Accumulator A
				8	Stack Pointer – 5	0	Contents of Accumulator B
				9	Stack Pointer – 6	0	Contents of Condition Code Register

TABLE 14 - CYCLE-BY-CYCLE OPERATION (Sheet 5 of 5)

Address Mode and	Т	Cycle	T	R/W	
Instructions	Cycles		Address Bus	Line	Data Bus
INHERENT	1-/	L		لــــــــــــــــــــــــــــــــــــــ	
MUL	10	1	Opcode Address	1 1	Opcode
MUL	10	2	Opcode Address + 1	1 1	Irrelevant Data
	1	3	Address Bus FFFF	1 1	Low Byte of Restart Vector
	1	4	Address Bus FFFF	1 1	Low Byte of Restart Vector
İ		5	Address Bus FFFF	1 ; 1	Low Byte of Restart Vector
		6	Address Bus FFFF	i	Low Byte of Restart Vector
	1	7	Address Bus FFFF	i	Low Byte of Restart Vector
	1	8	Address Bus FFFF	i	Low Byte of Restart Vector
l	1	9	Address Bus FFFF	1 1	Low Byte of Restart Vector
	1	10	Address Bus FFFF	1 i l	Low Byte of Restart Vector
RTI	10	1	Opcode Address	++	Opcode
1011	1 10	2	Opcode Address + 1	111	Irrelevant Data
	1	3	Stack Pointer	1 1	Irrelevant Data
		4	Stack Pointer + 1	1 ; 1	Contents of Condition Code Register from Stack
		5	Stack Pointer + 2	1 1	Contents of Accumulator B from Stack
		6	Stack Pointer + 3	11	Contents of Accumulator A from Stack
		7	Stack Pointer + 4	1 1	Index Register from Stack (High Order Byte)
		8	Stack Pointer + 5	1 1	Index Register from Stack (Low Order Byte)
		9	Stack Pointer + 6	1 1	Next Instruction Address from Stack (High Order Byte)
		10	Stack Pointer + 7	111	Next Instruction Address from Stack (Low Order Byte)
SWI	12	1	Opcode Address	1	Opcode
3441	12	2	Opcode Address + 1	1 1	Irrelevant Data
		3	Stack Pointer	161	Return Address (Low Order Byte)
	1	4	Stack Pointer – 1	0	Return Address (High Order Byte)
1	1	5	Stack Pointer – 2	0	Index Register (Low Order Byte)
	1	6	Stack Pointer – 3	0	Index Register (High Order Byte)
:	1	7	Stack Pointer – 4	101	Contents of Accumulator A
	1	8	Stack Pointer – 5		Contents of Accumulator B
		9	Stack Pointer – 6	0	Contents of Condition Code Register
	1	10	Stack Pointer – 7	1 1	Irrelevant Data
		11	Vector Address FFFA (Hex)	1 1	Address of Subroutine (High Order Byte)
		12	Vector Address FFFB (Hex)	lil	Address of Subroutine (Low Order Byte)
RELATIVE		لــــــــــــــــــــــــــــــــــــــ		لنـــا	
BCC BHT BNE BLO	3	1	Opcode Address	111	Opcode
BCS BLE BPL BHS	3	2	Opcode Address + 1	1 ; 1	Branch Offset
BEQ BLS BRA BRN		3	Address Buss FFFF	1 ; 1	Low Byte of Restart Vector
BGE BLT BVC		٦	Audiess Buss FFFF	1 ' 1	Low byte of nestart vector
BGT BMI BVS					
BSR	6	1	Opcode Address	1	Opcode
DON	l ° l	2	Opcode Address + 1		Branch Offset
		3	Address Bus FFFF	;	
		4		1 1	Low Byte of Restart Vector
	l i	5	Subroutine Starting Address Stack Pointer	6	Opcode of Next Instruction
	1 1	6	Stack Pointer Stack Pointer – 1	101	Return Address (Low Order Byte)
		0	Stack Pointer - I	1 0	Return Address (High Order Byte)


THOMSON SEMICONDUCTEURS

FIGURE 25 - SPECIAL OPERATIONS






- RTN = Address of next instruction in Main Program to be executed upon return from subroutine
- RTNH = Most significant byte of Return Address
- RTN_L = Least significant byte of Return Address
- → = Stack Pointer After Execution
- K = 8-bit Unsigned Value




EF6801 •

EF6803

PHYSICAL DIMENSIONS






P SUFFIX
PLASTIC PACKAGE

ALSO AVAILABLE


C SUFFIX CERAMIC PACKAGE







FN SUFFIX PLCC 44




ORDERING INFORMATION

The information required when ordering a custom MCU is listed below. The ROM program may be transmitted to THOMSON SEMICONDUCTEURS on EPROM(s) or an EFDOS/MDOS* disk file.

To initiate a ROM pattern for the MCU, it is necessary to first contact your local THOMSON SEMICONDUCTEURS representative or distributor.

EPROMs

Two 2708 or one 2716 type EPROMs, programmed with the customer program (positive logic sense for address and data), may be submitted for pattern generation. The EPROM must be clearly marked to indicate which EPROM corresponds to which address space. The recommended marking procedure is illustrated below:



XXX = Customer ID

After the EPROM(s) are marked, they should be placed in conductive IC carriers and securely packed. Do not use styrofoam.

VERIFICATION MEDIA

All original pattern media (EPROMs or floppy disk) are filed for contractual purposes and are not returned. A computer listing of the ROM code will be generated and returned along with a listing verification form. The listing should be thoroughly checked and the verification form completed, signed, and returned to THOMSON SEMICONDUCTEURS. The signed verification form constitutes the

contractual agreement for creation of the customer mask. If desired, THOMSON SEMICONDUCTEURS will program on blank EPROM from the data file used to create the custom mask and aid in the verification process.

ROM VERIFICATION UNITS (RVUs)

Ten MCUs containing the customer's ROM pattern will be sent for program verification. These units will have been made using the custom mask but are for the purpose of ROM verification only. For expediency they are usually unmarked, packaged in ceramic, and tested only at room temperature and 5 volts. These RVUs are included in the mask charge and are not production parts. The RVUs are thus not guaranteed by THOMSON SEMICONDUCTEURS. Quality Assurance, and should be discarded after verification is completed.

FLEXIBLE DISKS

The disk media submitted must be single-sided, EFDOS/MDOS* compatible floppies.

The customer must write the binary file name and company name on the disk with a felt-tip-pen. The minimum EFDOS/MDOS* system files, as well as the absolute binary object file (Filename .LO type of file) from the 6801 cross assembler, must be on the disk. An object file made from a memory dump using the ROLLOUT command is also acceptable. Consider submitting a source listing as well as the following files: filename .LX (DFVI CE/EXORciser loadable format) and filename .SA (ASCII Source Code). These files will of course be kept confidential and are used 1) to speed up the process in-house if any problems arise, and 2) to speed up the user-to-factory interface if the user finds any software errors and needs assistance quickly from THOMSON SEMICONDUCTEURS factory representatives.

EFDOS is THOMSON SEMICONDUCTEURS' Disk Operating System available on development systems such as DEVICE....

MDOS* is MOTOROLA's Disk Operating System available on development systems such as EXORciser,...

*Requires prior factory approval.

Whenever ordering a custom MCU is required, please contact your local THOMSON SEMICONDUCTEURS representative or THOMSON SEMICONDUCTEURS distributor and/or complete and send the attached "MCU customer ordering sheet" to your local THOMSON SEMICONDUCTEURS representative.

EXORciser is a registered trade mark of MOTOROLA Inc.

ORDERING INFORMATION

		1	E	F6803	3 [PIV	1	1					
1			1	Device					- Scre	ening l	evel		
	pelow horizontally si er possibilities on re			ackage le suffix		(nations	for paci	kage, o		tempe		nd scree	ning
	DEVICE PACKAGE OPER. TEMP. SCREENING LEVEL												
L	JEVICE	С	J	P	E	FN	L.	٧	M	Std	D	G/B	B/B
1.0 MHz	EF6801/03			•		•	•			•			
1.0 Miriz				•				•		•			
	EF6803	•						•		•			
1,25 MHz	EF6801/03-1			•		•	•			•			
1.20 Minz	210001/03-1			•				•		•			
	EF6803-1	•						•		•			
1.5 MHz	EF68A01/03			•			•			•			
1.0 MINZ	EF68A03	•						•		•			
2.0 MHz	EF68B01/03			•			•			•			

Examples: EF6801P, EF6801FN, EF6801PV, EF6803CV

Package: C: Ceremic DIL, J: Cerdip DIL, P: Plastic DIL, E: LCCC, FN: PLCC.

Oper. temp.: L*: 0°C to +70°C, V: -40°C to +85°C, M: -55°C to +125°C, *: may be omitted.

Screening level: Std: (no-end suffix), D: NFC 96883 level D,

G/B: NFC 96883 level G, B/B: NFC 96883 level B and MIL-STD-883C level B.

These specifications are subjet to change without notice. Please inquire with our sales offices about the availability of the different products.





ADVANCE INFORMATION

The EF6801U4 is an 8-bit single-chip microcomputer unit (MCU) which enhances the capabilities of the EF6801 and significantly enhances the capabilities of the EF6800 Family of parts. It includes an EF6801 microprocessor unit (MPU) with direct object-code compatibility and upward object-code compatibility with the EF6800. Execution times of key instructions have been improved over the EF6800 and the new instructions found on the EF6801 are included. The MCU can function as a monolithic microcomputer or can be expanded to a 64K byte address space. It is TTL compatible and requires one +5-volt power supply. On-chip resources include 4096 bytes of ROM, 192 bytes of RAM, a serial communications interface (SCI), parallel I/O, and a 16-bit six-function programmable timer. The EF6803U4 can be considered as an EF6801U4 operating in modes 2 or 3 : i.e., those that do not use internal ROM.

- Enhanced EF6800 Instruction Set
- Upward Source and Object Code Compatibility with the EF6800 and EF6801
- Bus Compatibility with the EF6800 Family
- 8 x 8 Multiply Instruction
- Single-Chip or Expanded Operation to 64K Byte Address Space
- Internal Clock Generator with Divide-by-Four Output Serial Communications Interface (SCI)
- 16-Bit Six-Function Programmable Timer Three Output Compare Functions
- Two Input Capture Functions
- Counter Alternate Address 4096 Bytes of ROM (EF6801U4)
- 192 Bytes of RAM 32 Bytes of RAM Retainable During Power Down
- 29 Parallel I/O and Two Handshake Control Lines
- NMI Inhibited Until Stack Load
- Complete Development System Support on DEVICE®.
- -40°C to 85°C Temperature Range

HMOS






DEVICE is THOMSON SEMICONDUCTEURS' development/emulation tool.

NOVEMBER 1986 1/44

EF6801U4 MICROCOMPUTER FAMILY BLOCK DIAGRAM



NOTE: No functioning ROM in EF6803U4.

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	VCC	-0.3 to $+7.0$	V
Input Voltage	Vin	-0.3 to $+7.0$	V
Operating Temperature Range	TA	TH to TL	°C
EF6801/03U4, EF6801/03U4-1, EF68A01/03U4 EF6801/03U4, EF6801/03U4-1 : V suffix		0 to 70 - 40 to 85	
Storage Temperature Range	T _{stg}	-55 to +150	°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Rating
Thermal Resistance			
Plastic	θ_{JA}	50	°c/w
PLCC	- JA	100	0, 11

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation it is recommended that V_{In} and V_{out} be constrained to the range VSS ≤ (Vin or Vout) ≤ VCC. Input protection is enhanced by connecting unused inputs to either VDD or VSS

POWER CONSIDERATIONS

The average chip-junction temperature, T_J, in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \bullet \theta_{JA}) \tag{1}$$

Where:

TA = Ambient Temperature, °C

 θ_{JA} = Package Thermal Resistance, Junction-to-Ambient, °C/W

PD = PINT + PPORT

PINT ≡ ICC × VCC, Watts - Chip Internal Power

PPORT≡Port Power Dissipation, Watts - User Determined

For most applications PPORT ◀PINT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between PD and TJ (if PPORT is neglected) is:

$$P_D = K + (T_J + 273 ^{\circ}C)$$

(2)

Solving equations 1 and 2 for K gives: $K = P_D \bullet (T_A + 273 \circ C) + \theta_{JA} \bullet P_D^2$

Where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring PD (at equilibrium) for a known TA. Using this value of K the values of PD and TJ can be obtained by solving equations (1) and (2) iteratively for any value of TA.

CONTROL TIMING ($V_{CC} = 5.0 \text{ V } \pm 5\%$, $V_{SS} = 0$, $T_A = 0$ to 70 °C)

Characteristic	Symbol					EF68A01U4 EF68A03U4		1 1
		Min	Max	Min	Max	Min	Max	
Frequency of Operation	fo	0.5	1.0	0.5	1.25	0.5	1.5	MHz
Crystal Frequency	fXTAL	2.0	4.0	2.0	5.0	2.0	6.0	MHz
External Oscillator Frequency	4 f _o	2.0	4.0	2.0	5.0	2.0	6.0	MHz
Crystal Oscillator Startup Time	t _{rc}	-	100	-	100	-	100	ms
Processor Control Setup Time	tPCS	200	_	170	-	140	-	ns

(3)

DC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0 \text{ Vdc } \pm 5\%$, $V_{SS} = 0$, $T_A = T_L$ to T_H unless otherwise noted)

Characteristic		Symbol	EF6801/03U 0° to 1			4/6803U4 o + 85°C	
		L	Min	Max	Min	Max	Unit
Input High Voltage	RESET	VIH	VSS+4:0	VCC	V _{SS} +4.0	Vcc	٧
	Other Inputs*		V _{SS} + 2.0	Vcc	V _{SS} +2.2	Vcc	
Input Low Voltage	All Inputs*	VIL	V _{SS} -0.3	V _{SS} +0.8	V _{SS} -0.3	V _{SS} +0.8	٧
Input Load Current (Vin=0 to 2.4 V)	Port 4 SCI	lin	-	0.5 0.8		0.8 1.0	mA
<u> </u>	301			0.8		1.0	
Input Leakage Current (Vin = 0 to 5.5 V)	NMI, IRQ1, RESET	lin	_	2.5	-	5.0	μА
Hi-Z (Off-State) Input Current (V _{in} = 0.5 to 2.4 V)	Port 1, Port 2, Port 3	ITSI	_	10	_	20	μА
Output High Voltage $(I_{LOad} = -65 \mu A, V_{CC} = Min)$ $(I_{LOad} = -100 \mu A, V_{CC} = Min)$	Port 4, SC1, SC2 Other Outputs	Vон	V _{SS} +2.4 V _{SS} +2.4	-	V _{SS} +2.4 V _{SS} +2.4	-	٧
Output Low Voltage (I _{Load} = 2.0 mA, V _{CC} = Min)	All Outputs	VOL	_	V _{SS} +0.5	_	V _{SS} +0.6	٧
Darlington Drive Current (V _O = 1.5 V)	Port 1	Іон	1.0	4.0	1.0	5.0	mA
Internal Power Dissipation (Measured at $T_A = T_L$ in Steady-State	e Operation) * * *	PINT	-	1200	-	1500	mW
Input Capacitance $(V_{in} = 0, T_A = 25^{\circ}C, f_O = 1.0 \text{ MHz})$	Port 3, Port 4, SC1 Other Inputs	C _{in}	-	12.5 10.0	<u> </u>	12.5 10.0	pF
V _{CC} Standby	Powerdown Powerup	V _{SBB} V _{SB}	4.0 4.75	5.25 5.25	4.0 4.75	5.25 5.25	V
Standby Current	Powerdown	ISBB	_	3.0	_	3.5'	mA


^{*}Except mode programming levels; see Figure 16.

PERIPHERAL PORT TIMING (Refer to Figures 1-4)

Characteristic	Symbol		6801/03U		EF			
		Min	Тур	Max	Min	Тур	Max	Unit
Peripheral Data Setup Time	†PDSU	200	-	-	150°	-	-	ns
Peripheral Data Hold Time	^t PDH	200	-		150	_		ns
Delay Time, Enable Positive Transition to OS3 Negative Transition	tOSD1		-	350	_		300	ns
Delay Time, Enable Positive Transition to OS3 Positive Transition	tOSD2	_	_	350	_		300	ns
Delay Time, Enable Negative Transition to Peripheral Data Valid Port 1 Port 2, 3, 4	tpWD	_	_	350 350	-	-	300 300	ns
Delay Time, Enable Negative Transition to Peripheral CMOS Data Valid	tcMos		-	2.0	_	_	2.0	μS
Input Strobe Pulse Width	tpwis	200	-	-	150	-	ļ -	ns
Input Data Hold Time	чн	50	_	_	40	_	_	ns
Input Data Setup Time	tis	20	-	-	20	_	T = T	ns


^{*}Negotiable to $-100~\mu$ A (for further information contact the factory). *** For the EF6801U4/EF6803U4 T_L = 0°C and for the EF6801U4/EF6803U4 : V suffix T_L = -40°C

FIGURE 1 - DATA SETUP AND HOLD TIMES (MPU READ)



*Port 3 non-latched operation (Latch enable = 0)

FIGURE 2 - DATA SETUP AND HOLD TIMES (MPU WRITE)



NOTES

- 1. 10 k pullup resistor required for port 2 to reach 0.7 V_{CC}
- 2. Not applicable to P21
- 3. Port 4 cannot be pulled above V_{CC}

FIGURE 3 - PORT 3 OUTPUT STROBE TIMING (EF6801U4 SINGLE-CHIP MODE)





FIGURE 4 - PORT 3 LATCH TIMING (EF6801U4 SINGLE-CHIP MODE)



*Access matches output strobe select (OSS = 0, a read; OSS = 1, a write)

NOTE: Timing measurements are referenced to and from a low voltage of 0.8 volt and a high voltage of 2.0 volts, unless otherwise noted.

FIGURE 5 - CMOS LOAD





FIGURE 6 - TIMING TEST LOAD PORTS 1, 2, 3, AND 4



C = 90 pF for P30-P37, P40-P47, E, SC1, SC2 = 30 pF for P10-P17, P20-P24

R = 37 kΩ for P40-P47, SC1, SC2 = 24 kΩ for P10-P17, P20-P24


= 24 k Ω for P30-P37, E

BUS TIMING (See Notes 1 and 2, and Figure 7)

ldent. Number	Characteristics	Symbol		301U4 303 U4	EF680)1U4-1)3U4-1	EF68	A01U4 A03U4	Unit
Humbon			Min	Max	Min	Max	Min	Max	
1	Cycle Time	tcyc	1.0	2.0	0.8	2.0	0.66	2.0	μs
2	Pulse Width, E Low	PWEL	430	1000	360	1000	300	1000	ns
3	Pulse Width, E High	PWEH	450	1000	360	1000	300	1000	ns
4	Clock Rise and Fall Time	t _r , t _f	-	25	_	25	-	25	ns
9	Address Hold Time	tAH	20	-	20	-	20	_	ns
12	Non-Muxed Address Valid Time to E*	tAV	200	-	150	_	115	-	ns
17	Read Data Setup Time	tDSR	80	_	70		60	_	ns
18	Read Data Hold Time	tDHR	10	_	10	_	10	-	ns
19	Write Data Delay Time	tDDW	_	225	_	200	_	160	ns
21	Write Data Hold Time	tDHW	20	_	20	_	20	_	ns
22	Muxed Address Valid Time to E Rise*	tAVM	160	_	120	_	100	_	ns
24	Muxed Address Valid Time to AS Fall*	tASL	40	_	30	_	30	_	ns
25	Muxed Address Hold Time	tAHL	20	-	20	-	20	_	ns
26	Delay Time, E to AS Rise*	tASD	200	_	170	_	130	-	ns
27	Pulse Width, AS High*	PWASH	100	_	80	_	60		ns
28	Delay Time, AS to E Rise*	tASED	90	-	70	_	60	_	ns
29	Usable Access Time*(See Note 3)	tACC	555	_	435	-	385	_	ns

^{*} At specified cycle time.

FIGURE 7 - BUS TIMING



NOTES:

- 1. Voltage levels shown are V_L≤0.5 V, V_H≥2.4 V, unless otherwise specified.
- Wolfage foreign shown are 0.8 V and 2.0 V, unless otherwise specified.
- 3. Usable access time is computed by 22+3-17+4.
- 4. Memory devices should be enabled only during E high to avoid port 3 bus contention.
- 5. Item 26 is different from the EF6801 but it is upward compatible.

INTRODUCTION

The EF6801U4 is an 8-bit monolithic microcomputer which can be configured to function in a wide variety of applications. The facility which provides this extraordinary flexibility is its ability to be hardware programmed into eight different operating modes. The operating mode controls the configuration of 18 of the 40 MCU pins, available on-chip resources, memory map, location (internal or external) of interrupt vectors, and type of external bus. The configuration of the remaining 22 pins is not dependent on the operating mode.

Twenty-nine pins are organized as three 8-bit ports and one 5-bit port. Each port consists of at least a data register and a write-only data direction register. The data direction register is used to define whether corresponding bits in the data register are configured as an input (clear) or output (set)

The term "port" by itself refers to all of the hardware associated with the port. When the port is used as a "data port" or "I/O port," it is controlled by the port data direction register and the programmer has direct access to the port pins using the port data register. Port pins are labeled as Pij where i identifies one of four ports and j indicates the particular bit.

The microprocessor unit (MPU) is an enhanced EF6800 MPU with additional capabilities and greater throughput. It is upward source and object code compatible with the EF6800 and the EF6801. The programming model is depicted in Figure 8 where accumulator D is a concatenation of accumulators A and B. A list of new operations added to the EF6800 instruction set are shown in Table 1.

The EF6803U4 can be considered an EF6801U4 that operates in modes 2 and 3 only.




TABLE 1 - NEW INSTRUCTIONS

Instruction	Description						
ABX	Unsigned addition of accumulator B to index register						
ADDD	Adds (without carry) the double accumulator to memory and leaves the sum in the double accumulator						
ASLD or LSLD	Shifts the double accumulator left (towards MSB) one bit, the LSB is cleared, and the MSB is shifted into the C bit						
BHS	Branch if higher or same, unsigned conditional branch (same as BCC)						
BLO	Branch if lower, unsigned conditional branch (same as BCS)						
BRN	Branch never						
JSR	Additional addressing mode direct						
LDD	Loads double accumulator from memory						
LSL	Shifts memory or accumulator left (towards MSB) one bit, the LSB is cleared, and the MSB is shifted into the C bit (same as ASL)						
LSRD	Shifts the double accumulator right (towards LSB) one bit, the MSB is cleared, and the LSB is shifted into the C bit						
MUL	Unsigned multiply, multiplies the two accumulators and leaves the product in the double accumulator						
PSHX	Pushes the index register to stack						
PULX	Pulls the index register from stack						
STD	Stores the double accumulator to memory						
SUBD	Subtracts memory from the double accumulator and leaves the difference in the double accumulator						
CPX	Internal processing modified to permit its use with any conditional branch instruction						

OPERATING MODES

The EF6801U4 provides seven different operating modes (modes 0 through 3 and 5 through 7) and the EF6803U4 provides two operating modes (modes 2 and 3). The operating modes are hardware selectable and determine the device memory map, the configuration of port 3, port 4, SC1. SC2, and the physical location of the interrupt vectors.

FUNDAMENTAL MODES

The seven operating modes (0-3, 5-7) can be grouped into three fundamental modes which refer to the type of bus it supports: single chip, expanded non-multiplexed, and expanded multiplexed. Single chip is mode 7, expanded nonmultiplexed is mode 5, and the remaining 5 are expanded multiplexed modes. Table 2 summarizes the characteristics of the operating modes.

EF6801U4 SINGLE-CHIP MODE (7) -- In the single-chip mode, the four MCU ports are configured as parallel input/output data ports, as shown in Figure 9. The MCU functions as a monolithic microcomputer in this mode without external address or data buses. A maximum of 29 I/O lines and two port 3 control lines are provided. Peripherals or another MCU can be interfaced to port 3 in a loosely coupled dual-processor configuration, as shown in Figure 10.

TABLE 2 - SUMMARY OF EF6801U4/EF6803U4 OPERATING MODES

Single-Chip (Mode 7)

192 bytes of RAM, 4096 bytes of ROM

Port 3 is a parallel I/O port with two control lines

Port 4 is a parallel I/O port

Expanded Non-Multiplexed (Mode 5) 192 bytes of RAM, 4096 bytes of ROM

256 bytes of external memory space Port 3 is an 8-bit data bus

Port 4 is an input port/address bus

Expanded Multiplexed (Modes 0, 1, 2, 3, 6*)
Four memory space options (total 64K address space)

(1) Internal RAM and ROM with partial address bus (mode 1)

(2) Internal RAM, no ROM (mode 2)

(3) Extended addressing of internal I/O and RAM

(4) Internal RAM and ROM with partial address bus (mode 6)

Port 3 is multiplexed address/data bus

Port 4 is address bus (inputs/address in mode 6)

Test mode (mode 0):

May be used to test internal RAM and ROM

May be used to test ports 3 and 4 as I/O ports by writing into mode 7

Only modes 5, 6, and 7 can be irreversibly entered from mode 0

Resources Common to All Modes

Reserved register area

Port 1 input/output operation

Port 2 input/output operation

Timer operation

Serial communications interface operation

^{*}The EF6803U4 operates only in modes 2 and 3.





FIGURE 10 - SINGLE-CHIP DUAL PROCESSOR CONFIGURATION



EF6801U4 EXPANDED NON-MULTIPLEXED MODE (5)

— A modest amount of external memory space is provided in the expanded non-multiplexed mode while significant onchip resources are retained. Port 3 functions as an 8-bit bidirectional data bus and port 4 is configured initially as an input data port. Any combination of the eight least significant address lines may be obtained by writing to the port 4 data direction register. Stated alternatively, any combination of A0 to A7 may be provided while retaining the remainder as input data lines. Internal pullup resistors pull the port 4 lines high until the port is configured.

Figure 11 illustrates a typical system configuration in the expanded non-multiplexed mode. The MCU interfaces directly with EF6800 family parts and can access 256 bytes of external address space at \$100 through \$1FF. IOS provides an address decode of external memory (\$100.\$1FF) and can be used as a memory-page select or chip-select line.

EXPANDED MULTIPLEXED MODES (0, 1, 2, 3, 6) - A 64K byte memory space is provided in the expanded multiplexed modes. In each of the expanded multiplexed modes, port 3 functions as a time multiplexed address/data bus with address valid on the negative edge of address strobe (AS) and data valid while E is high. In modes 0, 2, and 3, port 4 provides address lines A8 to A15. In modes 1 and 6, however, port 4 initially is configured at reset as an input data port. The port 4 data direction register can then be changed to provide any combination of address lines A8 to A15. Stated alternatively, any subset of A8 to A15 can be provided while retaining the remaining port 4 lines as input data lines. Internal pullup resistors pull the port 4 lines high until software configures the port. In mode 1, the internal pullup resistors will hold the upper address lines high producing a value of \$FFXX for a reset vector. A simple method of getting the desired address lines configured as outputs is to have an external EPROM not fully decoded so it appears at two address locations (i.e., \$FXXX and \$BXXX). Then, when the reset vector appears as \$FFFE, the EPROM will be accessed and can point to an address in the top \$100 bytes of the internal or external ROM/EPROM that will configure port 4 as desired.


In mode 0, the reset and interrupt vectors are located at \$BFF0-\$BFFF. In addition, the internal and external data buses are connected, so there must be no memory map overlap in order to avoid potential bus conflicts. By writing the PC0-PC2 bits in the port 2 data register, modes 5, 6, and 7 can be irreversibly entered from mode 0. Mode 0 is used


primarily to verify the ROM pattern and monitor the internal data bus with the automated test equipment.

Only the EF6801U4 can operate in each of the expanded multiplexed modes. The EF6803U4 operates only in modes 2 and 3.

Figure 12 depicts a typical configuration for the expanded multiplexed modes. Address strobe can be used to control a transparent D-type latch to capture addresses A0-A7, as shown in Figure 13. This allows port 3 to function as a data bus when E is high.

FIGURE 11 - EXPANDED NON-MULTIPLEXED CONFIGURATION






Vcc XTAL1 **→** E - NMI EXTAL2 V_{CC} Standby RESET--IRQ1 EF6801U4 EF6803U4 Port 1 Port 3 8 I/O Lines 8 Lines 16-Bit Timer R/W Multiplexed Data Address Port 2 ► AS Port 4 5 I/O Lines 8 Lines Serial I/O Address Bus 16-Bit Timer VSS VCC XTAL1 Port 3 Data Bus (D0-D7) EXTAL2 Latch V_{CC} Standby Address Bus RESET EF6801U4 (A0-A15) NMI 16 EF6803U4 R/W IRQ1 ➤ R/W Port 1 **→** F 8 1/0 16-Bit Timer Port 2 5 1/0 SCI Timer\ ٧ss ROM RAM ΡΙΔ

FIGURE 12 - EXPANDED MULTIPLEXED CONFIGURATION

NOTE: To avoid data bus (port 3) contention in the expanded multiplexed modes, memory devices should be enabled only during E high time.




11/44

PROGRAMMING THE MODE

The operating mode is determined at RESET by the levels asserted on P22, P21, and P20. These levels are latched into PC2, PC1, and PC0 of the program control register on the positive edge of RESET. The operating mode may be read from the port 2 data register, as shown below, and programming levels and timing must be met as shown in Figure 14. A brief outline of the operating modes is shown in Table 3.

PORT 2 DATA REGISTER





Circuitry to provide the programming levels is dependent primarily on the normal system usage of the three pins. If configured as outputs, the circuit shown in Figure 15 may be used; otherwise, three-state buffers can be used to provide isolation while programming the mode.

MEMORY MAPS

The EF6801U4/EF6803U4 can provide up to 64K byte address space depending on the operating mode. A memory map for each operating mode is shown in Figure 16. The first 32 locations of each map are reserved for the internal register area, as shown in Table 4, with exceptions as indicated.

FIGURE 14 - MODE PROGRAMMING TIMING





MODE PROGRAMMING (Refer to Figure 14)

Characteristic	Symbol	Min	Max	Unit
Mode Programming Input Voltage Low	VMPL	_	1.8	V
Mode Programming Input Voltage High	VMPH	4.0	_	V
Mode Programming Diode Differential (If Diodes are Used)	VMPDD	0.6	-	V
RESET Low Pulse Width	PWRSTL	3.0	_	E Cycles
Mode Programming Setup Time	tMPS	2.0	_	E Cycles
Mode Programming Hold Time RESET Rise Time≥1 μs RESET Rise Time<1 μs	tMPH	0 100	-	ns

TABLE 3 - MODE SELECTION SUMMARY

Mode*	P22 PC2	P21 PC1	P20 PC0	ROM	RAM	Interrupt Vectors	Bus Mode	Operating Mode
7	Н	Н	Н	1	I	1	I	Single Chip
6	Н	Н	L		1		MUX(2, 3)	Multiplexed/Partial Decode
5	Н	L	Н	1		1 ,	NMUX(2, 3)	Non-Multiplexed/Partial Decode
4	Ξ	L	٦		_	-	_	Undefined ⁽⁴⁾
3	L	Н	Н	Ε	1	E	MUX(1, 5)	Multiplexed/RAM
2	L	Н	L	E		E	MUX ⁽¹⁾	Multiplexed/RAM
1	L	L	Н			E	MUX(1, 3)	Multiplexed/RAM and ROM
0	L	L	L	1	1	E	MUX ⁽¹⁾	Multiplexed Test

LEGEND

- I Internal
- E External

MUX - Multiplexed

NMUX - Non-Multiplexed

L - Logic "0"

H - Logic "1"

NOTES:


- 1. Addresses associated with ports 3 and 4 are considered external in modes 0, 1, 2, and 3.
- 2. Addresses associated with port 3 are considered external in modes 5 and 6.
- 3. Port 4 default is user data input; address output is optional by writing to port 4 data direction register.
- 4. Mode 4 is a non-user mode and should not be used as an operating mode.
- 5. Mode 3 has the internal RAM and internal registers relocated at \$D000-\$D0FF.

^{*} The EF6803U4 operates only in modes 2 and 3.

٧cc R2 \ R1 \ R1 \ R1 EF6801U4 F.F6803U4 6 RESET RESET 8 P20◀ P20 (PC0) 9 P21-P21 (PC1) 10 P22-P22 (PC2) NOTES: Mode 1. Mode 7 as shown Control 2. R2.C = Reset time constant Switches 3. R1 = 10 k (typical) 4. D = 1N914, 1N4001 (typical) 5. Diode Vf should not exceed VMPDD min. DΦ D3

FIGURE 15 - TYPICAL MODE PROGRAMMING CIRCUIT

FIGURE 16 - EF6801U4/EF6803U4 MEMORY MAPS (Sheet 1 of 4)



- be used externally: \$04, \$05, \$06, \$07, and \$0F.
- 2) The interrupt vectors are at \$BFF0-\$BFFF.
- 3) There must be no overlapping of internal and external memory spaces to avoid driving the data bus with more than one device.
- used to examine the entire ROM using an external RESET vector.
- 5) Modes 5-7 can be irreversibly entered from mode 0 by writing to the PC0-PC2 bits of the port 2 data register.




FIGURE 16 - EF6801U4/EF6803U4 MEMORY MAPS (Sheet 2 of 4)

direction register.

FIGURE 16 - EF6801U4/EF6803U4 MEMORY MAPS (Sheet 3 of 4)




FIGURE 16 - EF6801U4/EF6803U4 MEMORY MAPS (Sheet 4 of 4)




TABLE 4 - INTERNAL REGISTER AREA

	Ad	Address			
	Other				
Register	Modes	Mode 3			
Port 1 Data Direction Register***	0000	D000			
Port 2 Data Direction Register***	0001	D001			
Port 1 Data Register	0002	D002			
Port 2 Data Register	0003	D003			
Port 3 Data Direction Register* * *	0004*	D004*			
Port 4 Data Direction Register***	0005**	D005**			
Port 3 Data Register	0006*	D006*			
Port 4 Data Register	0007**	D007**			
Timer Control and Status Register	0008	D008			
Counter (High Byte)	0009	D009			
Counter (Low Byte)	000A	D00A			
Output Compare Register (High Byte)	000B	D00B			
Output Compare Register (Low Byte)	000C	D00C			
Input Capture Register (High Byte)	000D	D00D			
Input Capture Register (Low Byte)	000E	D00E			
Port 3 Control and Status Register	000F*	D00F*			
Rate and Mode Control Register	0010	D010			
Transmit/Receive Control and Status Register		D011			
Receive Data Register	0012	D012			
Transmit Data Register	0013	D013			
RAM Control Register	0014	D014			
Counter Alternate Address (High Byte)	0015	D015			
Counter Alternate Address (Low Byte)	0016	D016			
Timer Control Register 1	0017	D017			
Timer Control Register 2	0018	D018			
Timer Status Register	0019	D019			
Output Compare Register 2 (High Byte)	001A	D01A			
Output Compare Register 2 (Low Byte)	001B	D01B			
Output Compare Register 3 (High Byte)	001C	D01C			
Output Compare Register 3 (Low Byte)	001D	D01D			
Input Capture Register 2 (High Byte)	001E	D01E			
Input Capture Register 2 (Low Byte)	001F	D01F			

^{*}External addresses in modes 0, 1, 2, 3, 5, and 6 cannot be accessed in mode 5 (no IOS).

EF6801U4/EF6803U4 INTERRUPTS

The EF6801 Family supports two types of interrupt requests: maskable and non-maskable. A non-maskable interrupt (NMI) is always recognized and acted upon at the completion of the current instruction. Maskable interrupts are controlled by the condition code register I bit and by individual enable bits. The I bit controls all maskable interrupts. Of the maskable interrupts, there are two types: $\overline{\text{IRO1}}$ and $\overline{\text{IRO2}}$. The programmable timer and serial communications interface use an internal $\overline{\text{IRO2}}$ interrupt line, as shown in the block diagram. External devices and IS3 use $\overline{\text{IRO1}}$. An $\overline{\text{IRO1}}$ interrupt is serviced before $\overline{\text{IRO2}}$ if both are pending.

NOTE

After reset, an $\overline{\text{NMI}}$ will not be serviced until the first program load of the stack pointer. Any $\overline{\text{NMI}}$ generated before this load will be remembered by the processor and serviced subsequent to the stack pointer load.

All $\overline{\mbox{IRQ2}}$ interrupts use hardware prioritized vectors. The single SCI interrupt and three timer interrupts are serviced in a prioritized order and each is vectored to a separate location. All interrupt vector locations are shown in Table 5. In mode 0, reset and interrupt vectors are defined as \$BFFO-\$BFFF.

The interrupt flowchart is depicted in Figure 17 and is common to every interrupt excluding reset. During interrupt servicing, the program counter, index register, A accumulator, B accumulator, and condition code register are pushed to the stack. The I bit is set to inhibit maskable interrupts and a vector is fetched corresponding to the current highest priority interrupt. The vector is transferred to the program counter and instruction execution is resumed. Interrupt and RESET timing are illustrated in Figures 18 and 19.

TABLE 5 - MCU INTERRUPT VECTOR LOCATIONS

Mode 0		Modes	1-3, 5-7	Interrupt* * *
MSB	LSB	MSB	LSB	menapt
BFFE	BFFF	FFFE	FFFF	RESET
BFFC	BFFD	FFFC	FFFD	Non-Maskable Interrupt * *
BFFA	BFFB	FFFA	FFFB	Software Interrupt
BFF8	BFF9	FFF8	FFF9	Maskable Interrupt Request 1
BFF6	BFF7	FFF6	FFF7	Input Capture Flag*
BFF4	BFF5	FFF4	FFF5	Output Compare Flag*
BFF2	BFF3	FFF2	FFF3	Timer Overflow Flag*
BFF0	BFF1	FFF0	FFF1	Serial Communications Interface*

^{*} IRQ2 interrupt

^{**} External Addresses in Modes 0, 2, and 3.

^{* * * 1 =} Output, 0 = Input

^{* *} NMI must be armed (by accessing stack pointer) before an NMI is executed.

^{***} Mode 4 interrupt vectors are undefined.

FIGURE 17 - INTERRUPT FLOWCHART




FIGURE 18 - INTERRUPT SEQUENCE





FIGURE 19 - RESET TIMING

EF6801U4 • EF6803U4



FUNCTIONAL PIN DESCRIPTIONS

VCC AND VSS

VCC and VSS provide power to a large portion of the MCU. The power supply should provide +5 volts ($\pm5\%$) to VCC and VSS should be tied to ground. Total power dissipation (including VCC standby) will not exceed Pp milliwatts.

VCC STANDBY

VCC standby provides power to the standby portion (\$40 through \$5F in all modes except mode 3 which is \$D040 through \$D05F) of the RAM and the STBY PWR and RAME bits of the RAM control register. Voltage requirements depend on whether the device is in a power-up or power-down state. In the power-up state, the power supply should provide +5 volts (±5%) and must reach VSB volts before RESET reaches 4.0 volts. During power down, VCC standby must remain above VSBB (minimum) to sustain the standby RAM and STBY PWR bit. While in power-down operation, the standby current will not exceed ISBB.

It is typical to power both VCC and $\overline{V_{CC}}$ standby from the same source during normal operation. A diode must be used between them to prevent supplying power to VCC during power-down operation.

XTAL1 AND EXTAL 2

These two input pins interface either a crystal or TTL-compatible clock to the MCU internal clock generator. Divide-by-four circuitry is included which allows use of the inexpensive 3.58 MHz or 4.4336 MHz color burst TV crystals. A 20 pF capacitor should be tied from each crystal pin to ground to ensure reliable startup and operation. Alternatively, EXTAL2 may be driven by an external TTL-compatible clock at 4 f₀ with a duty cycle of 50% (±5%) with XTAL1 connected ground.

The internal oscillator is designed to interface with an AT-cut quartz crystal resonator operated in parallel resonance mode in the frequency range specified for fXTAL. The crystal should be mounted as close as possible to the input pins to minimize output distortion and startup stabilization time. The MCU is compatible with most commercially available crystals. Nominal crystal parameters are shown in Figure 20.

RESET

This input is used to reset the internal state of the device and provide an orderly startup procedure. During power up, RESET must be held below 0.8 volt: (1) at least tpc after V_{CC} reaches 4.75 volts in order to provide sufficient time for the clock generator to stabilize, and (2) until V_{CC} standby reaches 4.75 volts. RESET must be held low at least three E cycles if asserted during power-up operation.

E (ENABLE)

This is an output clock used primarily for bus synchronization. It is TTL compatible and is the slightly skewed divideby-four result of the device input clock frequency. It will drive one Schottky TTL load and 90 pF, and all data given in cycles is referenced to this clock unless otherwise noted.

NMI (NON-MASKABLE INTERRUPT)

An NMI negative edge requests an MCU interrupt sequence, but the current instruction will be completed before

it responds to the request. The MCU will then begin an interrupt sequence. Finally, a vector is fetched from \$FFFC and \$FFFD in mode 0), transferred to the program counter, and instruction execution is resumed. $\overline{\text{NMI}}$ typically requires a 3.3 kg (nominal) resistor to V_{CC}. There is no internal $\overline{\text{NMI}}$ pullup resistor. $\overline{\text{NMI}}$ must be held low for at least one E cycle to be recognized under all conditions.

NOTE

After reset, an NMI will not be serviced until the first program load of the stack pointer. Any NMI generated before this load will remain pending by the processor.

IRQ1 (MASKABLE INTERRUPT REQUEST 1)

ĪRQ1 is a level-sensitive input which can be used to request an interrupt sequence. The MPU will complete the current instruction before it responds to the request. If the interrupt mask bit (I bit) in the condition code register is clear, the MCU will begin an interrupt sequence. A vector is fetched from ₹FFF8 and ₹FFF9 (₹BFF8 and ₹BFF9 in mode 0), transferred to the program counter, and instruction execution is resumed.

 $\overline{IRQ1}$ typically requires an external 3.3 k Ω (nominal) resistor to VCC for wire-OR applications. $\overline{IRQ1}$ has no internal pullup resistor.

SC1 AND SC2 (STROBE CONTROL 1 AND 2)

The function of SC1 and SC2 depends on the operating mode. SC1 is configured as an output in all modes except single-chip mode, whereas SC2 is always an output. SC1 and SC2 can drive one Schottky load and 90 pF.

SC1 AND SC2 IN SINGLE-CHIP MODE — In single-chip mode, SC1 and SC2 are configured as an input and output, respectively, and both function as port 3 control lines. SC1 functions as IS3 and can be used to indicate that port 3 input data is ready or output data has been accepted. Three options associated with IS3 are controlled by the port 3 control and status register and are discussed in the port 3 description; refer to P30-P37 (PORT 3). If unused, IS3 can remain unconnected.

SC2 is configured as OS3 and can be used to strobe output data or acknowledge input data. It is controlled by output strobe select (OSS) in the port 3 control and status register. The strobe is generated by a read (OSS=0) or write (OSS=1) to the port 3 data register. OS3 timing is shown in Figure 3.

SC1 AND SC2 IN EXPANDED NON-MULTIPLEXED MODE — In the expanded non-multiplexed mode, both SC1 and SC2 are configured as outputs. SC1 functions as input/output select (IOS) and is asserted only when \$0100 through \$01FF is sensed on the internal address bus.

SC2 is configured as read/write and is used to control the direction of data bus transfers. An MPU read is enabled when read/write and E are high.

SC1 AND SC2 IN EXPANDED MULTIPLEXED MODE— In the expanded multiplexed modes, both SC1 and SC2 are configured as outputs. SC1 functions as address strobe and can be used to demultiplex the eight least significant addresses and the data bus. A latch controlled by address strobe captures the lower address on the negative edge, as shown in Figure 13.


FIGURE 20 - EF6801U4/EF6803U4 FAMILY OSCILLATOR CHARACTERISTICS


(a) Nominal Recommended Crystal Parameters

Nominal Crystal Parameters*

	3.58 MHz	4.00 MHz	5.0 MHz
RS	60 Ω	50 Ω	30-50 Ω
C0	3.5 pF	6.5 pF	4-6 pF
C1	0.015 pF	0.025 pF	0.01-0.02 pF
a	>40 K	> 30 K	>20 K


*****NOTE: These are representative AT-cut crystal parameters only. Crystals of other types of cut may also be used.





Equivalent Circuit

(b) Oscillator Stabilization Time (tRC)



SC2 is configured as read/write and is used to control the direction of data bus transfers. An MPU read is enabled when read/write and E are high.

P10-P17 (PORT 1)

Port 1 is a mode independent 8-bit I/O and timer port. Each line can be configured as either an input or output as defined by the port 1 data direction register. Port 1 bits 0, 1, and 2 (P10, P11, and P12) can also be used to exercise one input edge function and two output compare functions of the timer. The TTL compatible three-state buffers can drive one Schottky TTL load and 30 pF, Darlington transistors, or CMOS devices using external pullup resistors. It is configured as a data input port during RESET. Unused pins can remain unconnected.

P20-P24 (PORT 2)

Port 2 is a mode-independent, 5-bit, multipurpose I/O port. The voltage levels present on P20, P21, and P22 on the rising edge of RESET determine the operating mode of the MCU. The entire port is then configured as a data input port. The port 2 lines can be selectively configured as data output lines by setting the appropriate bits in the port 2 data direction register. The port 2 data register is used to move data through the port. However, if P21 is configured as an output, it is tied to the timer output compare 1 function and cannot be used to provide output from the port 2 data register unless output enable 1 (OE1) is cleared in timer control register 1.

Port 2 can also be used to provide an interface for the serial communications interface and the timer input edge function. These configurations are described in SERIAL COMMUNICATIONS INTERFACE and PROGRAMMABLE TIMER.

The port 2 three-state TTL-compatible output buffers are capable of driving one Schottky TTL load and 30 pF, or CMOS devices using external pullup resistors.

PORT 2 DATA REGISTER

7	6	5	4	3	2	1	0	
PC2	PC1	PC0	P24	P23	P22	P21	P20	\$03

P30-P37 (PORT 3)

Port 3 can be configured as an I/O port, a bidirectional 8-bit data bus, or a multiplexed address/data bus depending on the operating mode. The TTL compatible three-state output buffers can drive one Schottky TTL load and 90 pF. Unused lines can remain unconnected.

PORT 3 IN SINGLE-CHIP MODE — Port 3 is an 8-bit I/O port in the single-chip mode with each line configured by the port 3 data direction register. There are also two lines, IS3 and OS3, which can be used to control port 3 data transfers.

Three port 3 options are controlled by the port 3 control and status register and are available only in single-chip mode: 1) port 3 input data can be latched using IS3 as a control signal, 2) OS3 can be generated by either an MPU read or write to the port 3 data register, and 3) an IRQ1 interrupt can be enabled by an IS3 negative edge. Port 3 latch timing is shown in Figure 4.

PORT 3 CONTROL AND STATUS REGISTER

7	6	5	4	3	2	1	0	
IS3 Flag	IS3 IRQ1	х	oss	Latch Enable	x	х	×	\$0F

Bits 0-2 Not used.

- Bit 3 Latch Enable This bit controls the input latch for port 3. If set, input data is latched by an IS3 negative edge. The latch is transparent after a read of the port 3 data register. Latch enable is cleared during reset.
- Bit 4 OSS (Output Strobe Select) This bit determines whether OS3 will be generated by a read or write of the port 3 data register. When clear, the strobe is generated by a read; when set, it is generated by a write. OSS is cleared during reset.
- Bit 5 Not used.
- Bit 6 IS3 IRQ1 Enable When set, an IRQ1 interrupt will be enabled whenever the IS3 flag is set; when clear, the interrupt is inhibited. This bit is cleared during reset.
- Bit 7 IS3 Flag This read-only status bit is set by an IS3 negative edge. It is cleared by a read of the port 3 data register or during reset.

PORT 3 IN EXPANDED NON-MULTIPLEXED MODE -

Port 3 is configured as a bidirectional data bus (D7-D0) in the expanded non-multiplexed mode. The direction of data transfers is controlled by read/write (SC2). Data is clocked by E (enable).

PORT 3 IN EXPANDED MULTIPLEXED MODE — Port 3 is configured as a time multiplexed address (A7-A0) and data bus (D7-D0) in the expanded multiplexed mode where address strobe (AS) can be used to demultiplex the two buses. Port 3 is held in a high-impedance state between valid address and data to prevent bus conflicts.

P40-P47 (PORT 4)

Port 4 is configured as an 8-bit I/O port, as address outputs, or as data inputs depending on the operating mode. Port 4 can drive one Schottky TTL load and 90 pF, and is the only port with internal pullup resistors. Unused lines can remain unconnected.

PORT 4 IN SINGLE-CHIP MODE — In single-chip mode, port 4 functions as an 8-bit I/O port with each line configured by the port 4 data direction register. Internal pullup resistors allow the port to directly interface with CMOS at 5-volt levels. External pullup resistors to more than 5 volts, however, cannot be used.

PORT 4 IN EXPANDED NON-MULTIPLEXED MODE -

Port 4 is configured from reset as an 8-bit input port where the port 4 data direction register can be written to provide any or all of eight address lines A0 to A7. Internal pullup resistors pull the lines high until the port 4 data direction register is configured. PORT 4 IN EXPANDED MULTIPLEXED MODE — In all expanded multiplexed modes except modes 1 and 6, port 4 functions as half of the address bus and provides A8 to A15. In modes 1 and 6, the port is configured from reset as an 8-bit parallel input port where the port 4 data direction register can be written to provide any or all of upper address lines A8 to A15. Internal pullup resistors pull the lines high until the port 4 data direction register is configured where bit 0 controls A8.

RESIDENT MEMORY

The EF6801U4 provides 4096 bytes of on-chip ROM and 192 bytes of on-chip RAM.

Thirty-two bytes of the RAM are powered through the V_{CC} standby pin and are maintainable during V_{CC} power down. This standby portion of the RAM consists of 32 bytes located from \$40 through \$5F in all modes except mode 3 which is \$D040 through \$D05F.

Power must be supplied to VCC standby if the internal RAM is to be used regardless of whether standby power operation is anticipated.

The RAM is controlled by the RAM control register.

RAM CONTROL REGISTER (\$14)

The RAM control register includes two bits which can be used to control RAM accesses and determine the adequacy of the standby power source during power-down operation. It is intended that RAME be cleared and STBY PWR be set as part of a power-down procedure.

RAM CONTROL REGISTER

7	6	5	4	3	2	1	0	
STBY PWR	RAME	×	х	х	х	х	х	\$14

Bits 0-5 Not used.

Bit 6 RAM Enable — This read/write bit can be used to remove the entire RAM from the internal memory map. RAME is set (enabled) during reset provided standby power is available on the positive edge of RESET. If RAME is clear, any access to a RAM address is external. If RAME is set, the RAM is included in the internal map.

Bit 7 Standby Power — This bit is a read/write status bit which when cleared indicates that V_{CC} standby has decreased sufficiently below V_{SBB} (minimum) to make data in the standby RAM suspect. It can be set only by software and is not affected during reset.

PROGRAMMABLE TIMER

The programmable timer can be used to perform measurements on two separate input waveforms while independently generating three output waveforms. Pulse widths can vary from several microseconds to many seconds. A block diagram of the timer is shown in Figure 21.

COUNTER (\$09:0A), (\$15, \$16)

The key timer element is a 16-bit free-running counter

which is incremented by E (enable). It is cleared during reset and is read-only with one exception: in mode 0 a write to the counter (\$09) will configure it to \$FFF8. This feature, intended for testing, can disturb serial operations because the counter provides the SCI internal bit rate clock. The TOF is set whenever the counter contains all ones. If ETOI is set, an interrupt will occur when the TOF is set. The counter may also be read as \$15 and \$16 to avoid inadvertently clearing the TOF.

OUTPUT COMPARE REGISTERS (\$0B:0C), (\$1A:1B), (\$1C:1D)

The three output compare registers are 16-bit read/write registers, each used to control an output waveform or provide an arbitrary time-out flag. They are compared with the free-running counter during the negative half of each E cycle. When a match occurs, the corresponding output compare flag (OCF) is set and the corresponding output level (OLVL) is clocked to an output level register. If both the corresponding output enable bit and data direction register bit are set, the value represented in the output level register will appear on the corresponding port pin. The appropriate OLVL bit can then be changed for the next compare.

The function is inhibited for one cycle after a write to its high byte (\$0B, \$1A, or \$1C) to ensure a valid compare after a double byte write. Writes can be made to either byte of the output compare register without affecting the other byte. The OLVL value will be clocked out independently of whether the OCF had previously been cleared. The output compare registers are set to \$FFFF during reset.

INPUT CAPTURE REGISTERS (\$0D:0E), (\$1E:1F)

The two input capture registers are 16-bit read-only registers used to store the free-running counter when a "proper" input transition occurs as defined by the corresponding input edge bit (IEDG1 or IEDG2). The input pin's data direction register should be configured as an input, but the edge detect circuit always senses P10 and P20 even when configured as an output. The counter value will be latched into the input capture registers on the second negative edge of the E clock following the transition.

An input capture can occur independently of ICF; the register always contains the most current value. Counter transfer is inhibited, however, between accesses of a double byte MPU read. The input pulse width must be at least two E cycles to ensure an input capture under all conditions.

TIMER CONTROL AND STATUS REGISTERS


Four registers are used to provide the EF6801U4/ EF6803U4 with control and status information about the three output compare functions, the timer overflow function, and the two input edge functions of the timer. They are:

Timer Control and Status Register (TCSR)

Timer Control Register 1 (TCR1)

Timer Control Register 2 (TCR2)

Timer Status Register (TSR)



EF6801U4 •

EF6803U4

TIMER CONTROL AND STATUS REGISTER (TCSR) (908) — The timer control and status register is an 8-bit register of which all bits are readable, while only bits 0-4 can be written. All the bits in this register are also accessible through the two timer control registers and the timer status register. The three most significant bits provide the timer status and indicate if:

- 1. a proper level transition has been detected at P20,
- 2. a match has occurred between the free-running counter and output compare register 1, or
- 3. the free-running counter has overflowed.

Each of the three events can generate an IRQ2 interrupt and is controlled by an individual enable bit in the TCSR.

TIMER CONTROL AND STATUS REGISTER

7	6	5	4	3	2	1	0	
ICF1	OCF1	TOF	EICI1	EOC11	ETOI	IEDG1	OLVL1	\$06

- Bit 0 Output Level 1 OLVL1 is clocked to output level register 1 by a successful output compare and will appear at P21 if bit 1 of the port 2 data direction register is set and the OE1 control bit in timer control register 1 is set. OLVL1 and output level register 1 are cleared during reset. Refer to TIMER CONTROL REGISTER 1 (TCR1) (\$17).
- Bit 1 Input Edge 1 IEDG1 is cleared during reset and controls which level transition on P20 will trigger a counter transfer to input capture register 1:

 IEDG1=0 transfer on a negative-edge

IEDG1 = 1 transfer on a positive-edge
Refer to TIMER CONTROL REGISTER 1 (TCR1)
(417)

- Bit 2 Enable Timer Overflow Interrupt When set, an IRQ2 interrupt will be generated when the timer overflow flag is set; when clear, the interrupt is inhibited. ETOI is cleared during reset. Refer to TIMER CONTROL REGISTER 2 (TCR2) (\$18).
- Bit 3 Enable Output Compare Interrupt 1 When set, an IRO2 interrupt will be generated when output compare flag 1 is set; when clear, the interrupt is inhibited. EOCI1 is cleared during reset. Refer to TIMER CONTROL REGISTER 2 (TCR2) (\$18).
- Bit 4 Enable Input Capture Interrupt 1 When set, an IROZ interrupt will be generated when input capture flag 1 is set; when clear, the interrupt is inhibited. EICI1 is cleared during reset. Refer to TIMER CONTROL REGISTER 2 (TCR2) (\$18).
- Bit 5 Timer Overflow Flag The TOF is set when the counter contains all ones (\$FFFF). It is cleared by reading the TCSR or the TSR (with TOF set) and the counter high byte (\$09), or during reset. Refer to TIMER STATUS REGISTER (TSR) (\$19).
- Bit 6 Output Compare Flag 1 OCF1 is set when output compare register 1 matches the free-running counter. OCF1 is cleared by reading the TCSR or the TSR (with OCF1 set) and then writing to output compare register 1 (\$0B or \$0C), or during reset. Refer to TIMER STATUS REGISTER (TSR) (\$19).

Bit 7 Input Capture Flag — ICF1 is set to indicate that a proper level transition has occurred; it is cleared by reading the TCSR or the TSR (with ICF1 set) and the input capture register 1 high byte (\$0D), or during reset. Refer to TIMER STATUS REGISTER (TSR) (\$19).

TIMER CONTROL REGISTER 1 (TCR1) (\$17) — Timer control register 1 is an 8-bit read/write register which contains the control bits for interfacing the output compare and input capture registers to the corresponding I/O pins.

TIMER CONTROL REGISTER 1

7	6	5	4	3	2	1	0	
OE3	OE2	OE1	IEDG2	IEDG1	OLVL3	OLVL2	OLVL1	\$17

- Bit 0 Output Level 1 OLVL1 is clocked to output level register 1 by a successful output compare and will appear at P21 if bit 1 of the port 2 data direction register is set and the OE1 control bit is set. OLVL1 and output level register 1 are cleared during reset. Refer to TIMER CONTROL AND STATUS REGISTER (TCSR) (\$08).
- Bit 1 Output Level 2 OLVL2 is clocked to output level register 2 by a successful output compare and will appear at P11 if bit 1 of port 1 data direction register is set and the OE2 control bit is set. OLVL2 and output level register 2 are cleared during reset.
- Bit 2 Output Level 3 OLVL3 is clocked to output level register 3 by a successful output compare and will appear at P12 if bit 2 of port 1 data direction register is set and the OE3 control bit is set. OLVL3 and output level register 3 are cleared during reset.
- Bit 3 Input Edge 1 IEDG1 is cleared during reset and controls which level transition on P20 will trigger a counter transfer to input capture register 1.

IEDG1=0 transfer on a negative-edge IEDG1=1 transfer on a positive-edge Refer to **TIMER CONTROL AND STATUS**

Refer to TIMER CONTROL AND STATUS REGISTER (TCSR) (\$08).

- Bit 4 Input Edge 2 IEDG2 is cleared during reset and controls which level transition on P10 will trigger a counter transfer to input capture register 2.
 - IEDG2=0 transfer on a negative-edge IEDG2=1 transfer on a positive-edge
- Bit 5 Output Enable 1 OE1 is set during reset and enables the contents of output level register 1 to be connected to P21 when bit 1 of port 2 data direction register is set.

OE1 = 0 port 2 bit 1 data register output OE1 = 1 output level register 1

Bit 6 Output Enable 2 — OE2 is cleared during reset and enables the contents of output level register 2 to be connected to P11 when bit 1 of port 1 data direction register is set.

OE2=0 port 1 bit 1 data register output OE2=1 output level register 2 Bit 7 Output Enable 3 — OE3 is cleared during reset and enables the contents of output level register 3 to be connected to P12 when bit 2 of port 1 data direction register is set

OE3=0 port 1 bit 2 data register output OE3=1 output level register 3

TIMER CONTROL REGISTER 2 (TCR2) (\$18) — Timer control register 2 is an 8-bit read/write register (except bits 0 and 1) which enable the interrupts associated with the freerunning counter, the output compare registers, and the input capture registers. In test mode 0, two more bits (clock and test) are available for checking the timer.

TIMER CONTROL REGISTER 2 (Non-Test Modes)

7	6	5	4	3	2	1	0	
EICI2	EICI1	EOC13	EOCI2	EOCI1	ETOI	1	1	\$18

- Bits 0-1 Read-Only Bits When read, these bits return a value of 1. Refer to TIMER CONTROL REGISTER 2 (Test Mode).
- Bit 2 Enable Timer Overflow Interrupt When set, an IRQ2 interrupt will be generated when the timer overflow flag is set; when clear, the interrupt is inhibited. ETOI is cleared during reset. Refer to TIMER CONTROL AND STATUS REGISTER (TCSR) (508).
- Bit 3 Enable Output Compare Interrupt 1 When set, an \$\overline{\text{IRO2}}\$ interrupt will be generated when the output compare flag 1 is set; when clear, the interrupt is inhibited. EOC11 is cleared during reset. Refer to TIMER CONTROL AND STATUS REGISTER (TCSR) (\$08).
- Bit 4 Enable Output Compare Interrupt 2 When set, an IRO2 interrupt will be generated when the output compare flag 2 is set; when clear, the interrupt is inhibited. EOCI2 is cleared during reset.
- Bit 5 Enable Output Compare Interrupt 3 When set, an IRO2 interrupt will be generated when the output compare flag 3 is set; when clear, the interrupt is inhibited. EOCl3 is cleared during reset.
- Bit 6 Enable Input Capture Interrupt 1 When set, an IRQ2 interrupt will be generated when the input capture flag 1 is set; when clear, the interrupt is inhibited. EIC11 is cleared during reset. Refer to TIMER CONTROL AND STATUS REGISTER (TCSR) (508).
- Bit 7 Enable Input Capture Interrupt 2 When set, an IRQ2 interrupt will be generated when the input capture flag 2 is set; when clear, the interrupt is inhibited. EIC12 is cleared during reset.

The timer test bits (test and clock) allow the free-running counter to be tested as two separate 8-bit counters to speed testing.

TIMER CONTROL REGISTER 2 (Test Mode)

7	6	5	4	3	2	1	0	
EICI2	EICI1	EOC13	EOCI2	EOC11	ETOI	TĖST	CLOCK	\$18

- Bit 0 CLOCK The CLOCK control bit selects which half of the 16-bit free-running counter (MSB or LSB) should be clocked with E. The CLOCK bit is a read/write bit only in mode 0 and is set during reset
 - $\begin{array}{lll} {\sf CLOCK=0-Only\ the\ eight\ most\ significant\ bits} \\ {\sf of\ the\ free-running\ counter\ run\ with\ TEST=0.} \\ {\sf CLOCK=1-Only\ the\ eight\ least\ significant\ bits} \\ {\sf of\ the\ free-running\ counter\ run\ when} \\ {\sf TEST=0.} \end{array}$
- Bit 1 **TEST** the TEST control bit enables the timer test mode. TEST is a read/write bit in mode 0 and is set during reset.

TEST = 0 - Timer test mode enabled:

- a) The timer LSB latch is transparent which allows the LSB to be read independently of the MSB.
- Either the MSB or the LSB of the timer is clocked by E, as defined by the CLOCK bit.

TEST = 1 - Timer test mode disabled.

Bits 2-7 See TIMER CONTROL REGISTER 2 (Non-Test Modes). (These bits function the same as in the non-test modes.)

TIMER STATUS REGISTER (TSR) (\$19) — The timer status register is an 8-bit read-only register which contains the flags associated with the free-running counter, the output compare registers, and the input capture registers.

TIMER STATUS REGISTER

7	6	5	4	3	2	1	0	
ICF2	ICF1	OCF3	OCF2	OCF1	TOF	1	1	\$19

Bits 0-1 Not used.

- Bit 2. Timer Overflow Flag The TOF is set when the counter contains all ones (\$FFFF). It is cleared by reading the TSR or the TCSR (with TOF set) and then the counter high byte (\$09), or during reset. Refer to TIMER CONTROL AND STATUS REGISTER (TCSR) (\$08).
- Bit 3 Output Compare Flag 1 OCF1 is set when output compare register 1 matches the free-running counter. OCF1 is cleared by reading the TSR or the TCSR (with OCF1 set) and then writing to output compare register 1 (\$0B or \$0C), or during reset. Refer to TIMER CONTROL AND STATUS REGISTER (TCSR) (\$08)
- Bit 4 Output Compare Flag 2 OCF2 is set when output compare register 2 matches the free-running counter. OCF2 is cleared by reading the TSR (with OCF2 set) and then writing to output compare register 2 (\$1A or \$1B), or during reset.
- Bit 5 Output Compare Flag 3 OCF3 is set when output compare register 3 matches the free-running counter. OCF3 is cleared by reading the TSR (with OCF3 set) and then writing to output compare register 3 (\$1C or \$1D), or during reset.
- Bit 6 Input Capture Flag 1 ICF1 is set to indicate that a proper level transition has occurred; it is cleared by reading the TSR or the TCSR (with ICF1 set) and the input capture register 1 high byte (\$0D), or during reset. Refer to TIMER CONTROL AND STATUS REGISTER (TCSR) (\$08).

Bit 7 Input Capture Flag 2 — ICF2 is set to indicate that a proper level transition has occurred; it is cleared by reading the TSR (with ICF2 set) and the input capture register 2 high byte (\$1E), or during reset.

SERIAL COMMUNICATIONS INTERFACE

A full-duplex asynchronous serial communications interface (SCI) is provided with two data formats and a variety of rates. The SCI transmitter and receiver are functionally independent but use the same data format and bit rate. Serial data formats include standard mark/space (NRZ) and biphase and both provide one start bit, eight data bits, and one stop bit. "Baud" and "bit rate" are used synonymously in the following description.

WAKE-UP FEATURE

In a typical serial loop multiprocessor configuration, the software protocol will usually identify the addressee(s) at the beginning of the message. In order to permit uninterested MPUs to ignore the remainder of the message, wake-up feature is included whereby all further SCI receiver flag (and interrupt) processing can be inhibited until its data line goes idle. An SCI receiver is re-enabled by an idle string of ten consecutive ones or during reset. Software must provide for

the required idle string between consecutive messages and prevent it within messages.


PROGRAMMABLE OPTIONS

The following features of the SCI are programmable:

- · Format: standard mark/space (NRZ) or bi-phase
- Clock: external or internal bit rate clock
- Baud: one of eight per E clock frequency or external clock (x8 desired baud)
- · Wake-Up Feature: enabled or disabled
- Interrupt Requests: enabled individually for transmitter and receiver
- Clock Output: internal bit rate clock enabled or disabled to P22

SERIAL COMMUNICATIONS REGISTERS

The serial communications interface includes four addressable registers as depicted in Figure 22. It is controlled by the rate and mode control register and the transmit/receive control and status register. Data is transmitted and received utilizing a write-only transmit register and a read-only receive register. The shift registers are not accessible to software.



27/44

RATE AND MODE CONTROL REGISTER (RMCR) (\$10)

— The rate and mode control register controls the SCI bit rate, format, clock source, and under certain conditions, the configuration of P22. The register consists of five write-only bits which are cleared during reset. The two least significant bits in conjunction with bit 7 control the bit rate of the internal clock and the remaining two bits control the format and clock source.

RATE AND MODE CONTROL REGISTER

7	6	5	4	3	2	1	0	
EBE	Х	Х	Х	CC1	CC0	SS1	SS0	\$10

Bit 1:Bit 0 SS1:SS0 Speed Select — These two bits select the baud when using the internal clock. Eight rates may be selected (in conjunction with bit 7) which are a function of the MCU input frequency. Table 6 lists bit time and rates for three selected MCU frequencies.

Bit 3:Bit 2 CC1:CC0 Clock Control and Format Select —
These two bits control the format and select the serial clock source. If CC1 is set, the DDR value

for P22 is forced to the complement of CC0 and cannot be altered until CC1 is cleared. If CC1 is cleared after having been set, its DDR value is unchanged. Table 7 defines the formats, clock source, and use of P22.

Bits 4-6 Not used.

Bit 7

EBE Enhanced Baud Enable — EBE selects the standard EF6801 baud rates when clear and the additional baud rates when set (Table 6). This bit is cleared by reset and is a write-only control

EBE=0 standard EF6801 baud rates
EBE=1 additional baud rates

If both CC1 and CC0 are set, an external TTL-compatible clock must be connected to P22 at eight times (8 ×) the desired bit rate, but not greater than E, with a duty cycle of 50% (\pm 10%). If CC1:CC0=10, the internal bit rate clock is provided at P22 regardless of the values for TE or RE.

NOTE

The source of SCI internal bit rate clock is the timer free-running counter. An MPU write to the counter in mode 0 can disturb serial operations.

TABLE 6 - SCI BIT TIMES AND RATES

			4 f ₀ →	2.4576			MHz	4.9152	MHz
EBE	SS1	:SS0		614.4	kHz	1.0	MHz	1.2288	MHz
			E	Baud	Time	Baud	Time	Baud	Time
0	0	0	+ 16	38400.0	26 μs	62500.0	16.0 µs	76800.0	13.0 μs
0	0	1	+ 128	4800.0	208.3 μs	7812.5	128.0 µs	9600.0	104.2 μs
0	1	0	+ 1024	600.0	1.67 ms	976.6	1.024 ms	1200.0	833.3 μs
0	1	1	+ 4096	150.0	6.67 ms	244.1	4.096 ms	300.0	3.33 ms
1	0	0	+ 64	9600.0	104.2 μs	15625.0	64 μs	19200.0	52.0 μs
1	0	1	+ 256	2400.0	416.6 µs	3906.3	256 μs	4800.0	208.3 μs
1	1	0	+512	1200.0	833.3 µs	1953.1	512 μs	2400.0	416.6 µs
1	1	1	+ 2048	300.0	3.33 ms	488.3	2.05 ms	600.0	1.67 ms
	Exter	nal (P2	2)*	76800.0	13.0 µs	125000.0	8.0 µs	153600.0	6.5 µs

^{*}Using maximum clock rate

TABLE 7 - SCI FORMAT AND CLOCK SOURCE CONTROL

CC1:CC0	Format	Clock Source	Port 2 Bit 2
00	Bi-Phase	Internal	Not Used
01	NRZ	Internal	Not Used
10	NRZ	Internal	Output
11	NRZ	External	Input

TRANSMIT/RECEIVE CONTROL AND STATUS REGISTER (TRCSR) (\$11) — The transmit/receive control and status register controls the transmitter, receiver, wake-up feature, and two individual interrupts, and monitors the status of senal operations. All eight bits are readable while bits 0 to 4 are also writable. The register is initialized to \$20 by RESET.

TRANSMIT/RECEIVE CONTROL AND STATUS REGISTER

7	6	5	4	3	2	1	0	
RDRF	ORFE	TDRE	RIE	RE	TIE	TE	WU	\$11

- Bit 0 "Wake-Up" on Idle Line When set, WU enables the wake-up function; it is cleared by ten consecutive ones or during reset. WU will not be set if the line is idle. Refer to WAKE-UP FEATURE.
- Bit 1 Transmit Enable When set, P24 DDR bit is set, cannot be changed, and will remain set if TE is subsequently cleared. When TE is changed from clear to set, the transmitter is connected to P24 and a preamble of nine consecutive ones is transmitted. TE is cleared during reset.
- Bit 2 Transmit Interrupt Enable When set, an IRQ2 is set; when clear, the interrupt is inhibited. TE is cleared during reset.
- Bit 3 Receive Enable When set, the P23 DDR bit is cleared, cannot be changed, and will remain clear if RE is subsequently cleared. While RE is set, the SCI receiver is enabled. RE is cleared during reset.
- Bit 4 Receiver Interrupt Enable When set, an IRQ2 interrupt is enabled when RDRF and/or ORFE is set; when clear, the interrupt is inhibited. RIE is cleared during reset.
- Bit 5 Transmit Data Register Empty TDRE is set when the transmit data register is transferred to the output serial shift register or during reset. It is cleared by reading the TRCSR (with TDRE set) and then writing to the transmit data register. Additional data will be transmitted only if TDRE has been cleared.

- Bit 6 Overrun Framing Error - If set, ORFE indicates either an overrun or framing error. An overrun is a new byte ready to transfer to the receiver data register with RDRF still set. A receiver framing error has occurred when the byte boundaries of the bit stream are not synchronized to the bit counter. An overrun can be distinguished from a framing error by the state of RDRF; if RDRF is set, then an overrun has occurred; otherwise, a framing error has been detected. Data is not transferred to the receive data register in an overrun condition. Unframed data causing a framing error is transferred to the receive data register. However, subsequent data transfer is blocked until the framing error flag is cleared. ORFE is cleared by reading the TRCSR (with ORFE set) then the receive data register, or during reset.
- Bit 7 Receive Data Register Full RDRF is set when the input serial shift register is transferred to the receive data register, or during reset.


SERIAL OPERATIONS

The SCI is initialized by writing control bytes first to the rate and mode control register and then to the transmit/receive control and status register. When TE is set, the output of the transmit serial shift register is connected to P24 and serial output is initiated by transmitting a 9-bit preamble of ones.

At this point, one of two situations exists: 1) if the transmit data register is empty (TDRE = 1), a continuous string of ones will be sent indicating an idle line; or 2) if a byte has been written to the transmit data register (TDRE=0), it will be transferred to the output serial shift register (synchronized with the bit rate clock), TDRE will be set, and transmission will begin.

The start bit (0), eight data bits (beginning with bit 0), and a stop bit (1) will be transmitted. If TDRE is still set when the next byte transfer occurs, ones will be sent until more data is provided. In bi-phase format, the output toggles at the start of each bit and at half-bit time when a one is sent. Receive operation is controlled by RE which configures P23 as an input and enables the receiver. SCI data formats are illustrated in Figure 23.





Data: 01001101 (\$4D)

INSTRUCTION SET

The EF6801U4/EF6803U4 is directly source compatible with the EF6801 and upward source and object code compatible with the EF6800. Execution times of key instructions have been reduced and several instructions have been added, including a hardware multiply. A list of new operations added to the EF6800 instruction set is shown in Table 1.

In addition, two special opcodes, 4E and 5E, are provided for test purposes. These opcodes force the program counter

to increment like a 16-bit counter causing address lines used in the expanded modes to increment until the device is reset. These opcodes have no mnemonics.

The coding of the first (or only) byte corresponding to an executable instruction is sufficient to identify the instruction and the addressing mode. The hexadecimal equivalents of the binary codes, which result from the translation of the 82 instructions in all valid modes of addressing, are shown in Table 8. There are 220 valid machine codes, 34 unassigned codes, and 2 codes reserved for test purposes.

TABLE 8 - CPU INSTRUCTION MAP

										F 8		INS I R	-	-										
OP	MNEM	MODE	~	,	OP	MNEM	MODE	~	,	OP	MNEM	MODE	~	*	OP	MNEM	MODE		,	OP	MNEM	MODE	~	,
00	•				34	DES	INHER	3	1	68	ASL	INDXD	6	2	9C	CPX	DIR	5	2	D0	SUBB	DIR	3	2
01	NOP	INHER	2	1	35	TXS	A	3	1	69	ROL	A	6	2	9D	JSR	\$	5	2	D1	CMPB	•	3	2
02	•	A			36	PSHA		3	1	6A	DEC	- 1	6	2	9E	LDS	٧	4	2	D2	SBCB		3	2
03	•	ļ			37	PSHB	- 1	3	1	6B	•	- 1			9F	STS	DIŘ	4	2	D3	ADDD	ì	5	2
04	LSRD	1	3	1	38	PULX		5	1	6C	INC	- 1	6	2	A0	SUBA	INDXD	4	2	D4	ANDB	1	3	2
05	ASLD	1	3	1	39	RTS	- 1	5	1	6D	TST	.1.	6	2	A1	CMPA	A	4	2	D5	BITB		3	2
06	TAP	1	2	1	3A	ABX		3	1	6E	JMP	¥	3	2	A2	SBCA	T	4	2	D6	LDAB		3	2
07	TPA	ł	2	1	3B	RTI	- 1	10	- 1	6F	CLR	INDXD	6	2	A3	SUBD	ļ	6	2	D7	STAB		3	2
08	INX	i	3	1	3C	PSHX		4	1	70	NEG	EXTND	6	3	A4	ANDA	ı	4	2	D8	EORB	Į	3	2
09	DEX	ļ	3	1	3D	MUL	- 1	10	1	71	•	A			A5	BITA		4	. 2	D9	ADCB		3	2
0A	CLV	ı	2	1	3E	WAI	1	9	1	72	•	Т			A6	LDAA	- (4	2	DA	ORAB	1	3	2
0B	SEV	1	2	1	3F	SWI	- 1	12	1	73	COM		6	3	A7	STAA		4	2	DB	ADDB	1	3	2
OC.	CLC		2	1	40	NEGA	1	2	1	74	LSR	- 1	6	3	A8	EORA	- 1	4	2	DC	LDD	1	4	2
0D	SEC	1	2	1	41					75	•				A9	ADCA		4	2	DD	STD		4	2
0E	CLI	Į.	2	1	42		- 1			76	ROR	- 1	6	3	AA	ORAA	ł	4	2	DE	LDX	٧	4	2
OF .	SEI	ł	2	1	43	COMA		2	1	77	ASR	- 1	6	3	AB	ADDA		4	2	DF	STX ·	DIR	4	2
10	SBA	- 1	2	1	44	LSRA	- 1	2	1	78	ASL	- 1	6	3	AC	CPX	1	6	2	E0	SUBB	INDXD	4	2
11	CBA	i	2	1	45		i			79	ROL	- 1	6	3	AD	JSR		6	2	E1	CMPB	A	4	2
12	•	4			46	RORA	- 1	2	1	7A	DEC	1	6	3	AE	LDS	٧	5	2	E2	SBCB	T	4	2
13					47	ASRA	- 1	2	1	7B	•				AF	STS	INDXD	5	2	E3	ADDD	Į	6	2
14		1			48	ASLA	1	2	1	7C	INC	- 1	6	3	во	SUBA	EXTND	4	3	E4	ANDB	ı	4	2
15		1			49	ROLA	- 1	2	1	7D	TST	- 1	6	3	В1	CMPA	A	4	3	E5	BITB		4	2
16	TAB	i	2	1	4A	DECA	- 1	2	1	7E	JMP	₩.	3	3	B2	SBCA	T	4	3	E6	LDAB		4	2
17	TBA	1	2	1	4B	•	- 1	-		7F	CLR	EXTND	6	3	B3	SUBD	- 1	6	3	E7	STAB	ŀ	4	2
18	•	₩	•		4C	INCA	- 1	2	1	80	SUBA	IMMED	2	2	B4	ANDA	ļ	4	3	E8	EORB	i	4	2
19	DAA	INHER	2	1	4D	TSTA		2	1	81	CMPA	A	2	2	B5	BITA	- 1	4	3	E9	ADCB	1	ā	2
1A	•		-		4E	T		-		82	SBCA	Т	2	2	B6	LDAA		4	3	EA	ORAB		4	2
18	ABA	INHER	2	1	4F	CLRA	- 1	2	1	83	SUBD	- 1	4	3	B7	STAA	1	4	3	EB	ADDB		4	2
1C	•		•		50	NEGB	- 1	2	1	84	ANDA		2	2	B8	EORA	i	4	3	EC	LDD		5	2
1D					51	•	- 1	-	,	85	BITA	- 1	2	2	B9	ADCA	1	4	3	ED	STD	1	5	2
1E					52		1			86	LDAA	- 1	2	2	BA	ORAA		4	3	EE	LDX	•	5	2
1F					53	сомв	- 1	2	1	87		- 1	-	-	ВВ	ADDA	1	4	3	EF	STX	INDXD	5	2
20	BRA	REL	3	2	54	LSRB		2	1	88	EORA	- 1	2	2	ВС	CPX		6	3	FO	SUBB	EXTND	4	3
21	BRN	A	3	2	55	-	- 1	-		89	ADCA	1	2	2	BD	JSR	Ì	6	3	F1	CMPB	A :	4	3
22	BHI	T	3	2	56	RORB	- 1	2	1	8A	ORAA	- 1	2	2	BE	LDS	₩	5	3	F2	SBCB	•	4	3
23	BLS	1	3	2	57	ASRB	1	2	1	8B	ADDA	₩	2	2	BF	STS	EXTND	5	3	F3	ADDD		6	3
24	BCC		3	2	58	ASLB	- 1	2	1	8C	CPX	IMMED	4	3	co	SUBB	IMMED	2	2	F4	ANDB	1	4	3
25	BCS	Ì	3	2	59	ROLB	1	2	i	8D	BSR	REL	6	2	CI	CMPB		2	2	F5	BITB		4	3
26	BNE		3	2	5A	DECB	- 1	2	i	8E	LDS	IMMED	3	3	C2	SBCB	Ť	2	2	F6	LDAB		4	3
27	BEQ		3	2	5B	•	- 1	-	'	8F	•	IIIIIIED	3	3	C3	ADDD		4	3	F7	STAB	1	4	3
28	BVC	l	3	2	5C	INCB	- 1	2	1	90	SUBA	DIR	3	2	C4	ANDB		2	2	F8	EORB	1	4	3
29	BVS		3	2	5D	TSTB	- 1	2	1	91	CMPA		3	2	C5	BITB	1	2	2	F9	ADCB		4	3
25 2A	BPL.	- 1	3	2	5E	T	₩	-	- '	92	SBCA	- ↑	3	2	C6	LDAB		2	2	FA	ORAB	1	4	3
2B	BMI	1	3	2	5F	CLRB	INHER	2	1	93	SUBD	- 1	5	2	C7	LUAB		2	-	FB	ADDB		4	3
2C	BGE	- 1	3	2	60	NEG	INDXD	6	2	94	ANDA	1	.3	2	C8	EORB	1	2	2	FC	LDD		5	3
2D	BLT	- 1	3	2	61	NEG	114070	v	-	95 95	BITA	- 1	3	2	C9	ADCB		2	2	FD	STD	ı	5	3
2E	BGT	₩.	3	2	62	:	₹			96	LDAA	- 1	3	2	CA	ORAB	- 1	2	2	FE	LDX	₩	5	3
2F	BLE	REL	3	2	63	сом	- 1	6	2	97	STAA	- 1	3	2	CB	ADDB	1	2	2	FF	STX	EXTND	5	3
30	TSX	INHER	3	1	64	LSR	1	6	2	98	EORA	- 1	3	2	CC	LDD		3	3		318	EXIND	5	3
31	INS	MHEK		1	65	LSH		О	2	98		- 1		2	CD	FDD	Ţ	3	3	l	# LINDS	INCD CO	cor	-
32		T	3			500	J.				ADCA	- 1	3				¥	_	3	1	- UNDER	INED OP	CODI	-
33	PULA PULB	₩	4	1	66 67	ROR	INDXD	6	2	9A 9B	ORAA	₩	3	2	CE	LDX	IMMED	3	3	1				
33	FOUR	7	4	- 1	L°/_	ASR	INDXD	ь	2	98	ADDA	<u> </u>	3	2	CF	•								

NOTES:

1. Addressing Modes

INHER≡Inherent INDXD≡Indexed IMMED≡Immediate REL≡Relative EXTND≡Extended DIR≡Direct

- 2. Unassigned opcodes are indicated by "•" and should not be executed.
- 3. Codes marked by "T" force the PC to function as a 16-bit counter.

PROGRAMMING MODEL

A programming model for the EF6801U4/EF6803U4 is shown in Figure B. Accumulator A can be concatenated with accumulator B and jointly referred to as accumulator D where A is the most significant byte. Any operation which modifies the double accumulator will also modify accumulators A and/or B. Other registers are defined as follows:

PROGRAM COUNTER — The program counter is a 16-bit register which always points to the next instruction.

STACK POINTER — The stack pointer is a 16-bit register which contains the address of the next available location in a pushdown/pullup (LIFO) queue. The stack resides in random-access memory at a location defined by the programmer.

INDEX REGISTER — The index register is a 16-bit register which can be used to store data or provide an address for the indexed mode of addressing.

ACCUMULATORS — The MPU contains two 8-bit accumulators, A and B, which are used to store operands and results from the arithmetic logic unit (ALU). They can also be concatenated and referred to as the D (double) accumulator.

CONDITION CODE REGISTER — The condition code register indicates the results of an instruction and includes the following five condition bits: negative (N), zero (Z), overflow (V), carry/borrow from MSB (C), and half carry from bit 3 (H). These bits are testable by the conditional branch instructions. Bit 4 is the interrupt mask (I bit) and inhibits all maskable interrupts when set. The two unused bits, B6 and B7, are read as ones.

ADDRESSING MODES

Six addressing modes can be used to reference memory. A summary of addressing modes for all instructions is presented in Tables 9, 10, 11, and 12 where execution times are provided in E cycles. Instruction execution times are summarized in Table 13. With an input frequency of 4 MHz, one E cycle is equivalent to one microsecond. A cycle-by-cycle description of bus activity for each instruction is provided in Table 14 and descriptions of selected instructions are shown in Figure 24.

IMMEDIATE ADDRESSING — The operand or "immediate byte(s)" is contained in the following byte(s) of the

instruction where the number of bytes matches the size of the register. These are two or three byte instructions.

DIRECT ADDRESSING — The least significant byte of the operand address is contained in the second byte of the instruction and the most significant byte is assumed to be \$00. Direct addressing allows the user to access \$00 through \$FF using two byte instructions and execution time is reduced by eliminating the additional memory access. In most applications, the 256-byte area is reserved for frequently referenced data.

EXTENDED ADDRESSING — The second and third bytes of the instruction contain the absolute address of the operand. These are three byte instructions.

INDEXED ADDRESSING — The unsigned offset contained in the second byte of the instruction is added with carry to the index register and is used to reference memory without changing the index register. These are two byte instructions.

INHERENT ADDRESSING — The operand(s) is a register and no memory reference is required. These are single byte instructions.

RELATIVE ADDRESSING — Relative addressing is used only for branch instructions. If the branch condition is true, the program counter is overwritten with the sum of a signed single byte displacement in the second byte of the instruction and the current program counter. This provides a branch range of – 126 to + 129 bytes from the first byte of the instruction. These are two byte instructions.

SUMMARY OF CYCLE-BY-CYCLE OPERATION

Table 14 provides a detailed description of the information present on the address bus, data bus, and the read/write (R/\overline{W}) line during each cycle of each instruction.

The information is useful in comparing actual with expected results during debug of both software and hardware as the program is executed. The information is categorized in groups according to addressing mode and number of cycles per instruction. In general, instructions with the same addressing mode and number of cycles execute in the same manner. Exceptions are indicated in the table.

Note that during MPU reads of internal locations, the resultant value will not appear on the external data bus except in mode 0. "High order" byte refers to the most significant byte of a 16-bit value.

TABLE 9 - INDEX REGISTER AND STACK MANIPULATION INSTRUCTIONS

								Γ					-	Г					Con	ditio	n C	ode	;
		Ir	nme	be		Dire	ct		Inde	x	E	xtn	d	In	her	ent	Boolean/	5	4	3	2	1	0
Pointer Operations	MNEM	Op	-	#	Op	-	*	Op	~	#	Op	~	#	Op	-	#	Arithmetic Operation	Н	1	Ν	z	>	С
Compare Index Register	CPX	8C	4	3	9C	5	2	AC	6	2	вс	6	3				X - M:M + 1	•	•	1	1	1	T
Decrement Index Register	DEX			Γ		Г	Γ							09	3	1	X – 1 → X	•	•	•	1	•	•
Decrement Stack Pointer	DES					Г		Г						34	3	1	SP-1→SP	•	•	•	•	•	•
Increment Index Register	INX					Г							Г	08	3	1	X + 1 → X	•	•	•	T	•	•
Increment Stack, Pointer	INS		Г	Г		Г		П						31	3	1	1 SP+1→SP	•	•	•	•	•	•
Load Index Register	LDX	CE	3	3	DE	4	2	EE	5	2	FE	5	3	Γ		Г	$M \longrightarrow X_{H_r}(M+1) \longrightarrow X_L$	•	•	1	1	R	lacksquare
Load Stack Pointer	LDS	8E	3	3	9E	4	2	ΑE	5	2	BE	5	3				$M \rightarrow SP_{H}, (M+1) \rightarrow SP_{L}$	•	•	T	1	R	•
Store Index Register	STX				DF	4	2	EF	5	2	FF	5	3			Π	$X_H \rightarrow M, X_L \rightarrow (M+1)$	•	•	T	1	R	•
Store Stack Pointer	STS				9F	4	2	AF	5	2	BF	5	3		Г		$SP_H \rightarrow M, SP_L \rightarrow (M+1)$	•	•	1	I	R	•
Index Reg → Stack Pointer	TXS					Г						Г		35	3	1	X – 1 → SP	•	•	•	•	•	•
Stack Pntr → Index Register	TSX					Г		Г	П					30	3	1	SP+1→X	•	•	•	•	٠	•
Add	ABX					Г		Г						ЗА	3	1	B+X→X	•	•	•	•	•	•
Push Data	PSHX	Г	Г	Т		Т	T						Г	3C	4	1	$X_L \rightarrow M_{SP}, SP-1 \rightarrow SP$	•	•	•	•	•	•
		L				L						<u> </u>	L		L	L	$X_H \rightarrow M_{SP}, SP - 1 \rightarrow SP$						
Pull Data	PULX		Π			Γ	Γ							38	5	1	$SP+1 \rightarrow SP, M_{SP} \rightarrow X_{H}$	•	•	•	•	•	•
						L	L	<u>L</u>				L	L		<u>L</u>	L	$SP+1 \rightarrow SP, M_{SP} \rightarrow X_L$	_	L				Ш

TABLE 10 - ACCUMULATOR AND MEMORY INSTRUCTIONS (Sheet 1 of 2)

		Γ				_		Γ											Con	ditic	n C	ode	35
Accumulator and		l ir	nme	d)irec	t		nde	×	Ε	xter	ıd		nhe	r	Boolean	5	4	3	2	1	0
Memory Operations	MNEM	Op	~	#	Op	~	#	Op	~	#	Op	~	#	Op	~	#	Expression	Ŧ	1	N	z	٧	C
Add Accumulators	ABA													1B	2	1	A+B → A		·	1	1	1	\coprod
Add B to X	ABX													ЗА	3	1	00:B+X → X	•	•	•	•	•	•
Add with Carry	ADCA	89	2	2	99	3	2	Α9	4	2	В9	4	3				A+M+C→A		٠	1	1	1	1
	ADCB	C9	2	2	D9	3	2	E9	4	2	F9	4	3				B+M+C→B	1	•	1	1	1	1
Add	ADDA	88	2	2	9B	3	2	ΑB	4	2	вв	4	3				A+M→A	1	•	1	1	1	I
•	ADDB	СВ	2	2	DB	3	2	EB	4	2	FB	4	3	Γ		Г	B+M→A	Ţ	•	1	1	1	TI
Add Double	ADDD	СЗ	4	3	D3	5	2	E3	6	2	F3	6	3	Г		П	D+M:M+1 → D	•	•	T	1	T	TI
And	ANDA	84	2	2	94	3	2	A4	4	2	В4	4	3				A•M → A	•	•	1	1	R	1.
	ANDB	C4	2	2	D4	3	2	E4	4	2	F4	4	3				B•M → B	•	•	1	1	R	•
Shift Left, Arithmetic	ASL	Γ						68	6	2	78	6	3	Т	Γ		-	•	•	1	1	1	11
	ASLA								П					48	2	1	□ ← 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	•	•	1	1	1	T
	ASLB	Г	Г					Г	П			Г	Γ	58	2	1	b7 b0	•	•	1	1	1	T
Shift Left Double	ASLD					П		Г				Г	Г	05	3	1		•	•	1	1	1	11
Shift Right, Arithmetic	ASR							67	6	2	77	6	3					•	•	1	1	1	11
	ASRA	Г	Г										Γ	47	2	1		•	•	1	1	1	Tŧ
	ASRB					Г	Г		П		Г		Γ	57	2	1	b7 b0	•	•	1	1	T	T
Bit Test	BITA	85	2	2	95	3	2	A5	4	2	B5	4	3	Г			A•M	•	•	1	1	R	1.
	BITB	C5	2	2	D5	3	2	E5	4	2	F5	4	3	Г	Г	Г	В•М	•	•	1	1	R	•
Compare Accumulators	CBA		_			Г			П				Г	11	2	1	A – B	•	•	1	1	1	11
Clear	CLR	Г						6F	6	2	7F	6	3	Т	Г		∞ → M	•	•	R	s	R.	R
	CLRA				_		Г		П				Г	4F	2	1	∞→A	•	•	R	s	R	R
	CLRB								П				Г	5F	2	1	00 → B	•	•	R	s	R	R
Compare	СМРА	81	2	2	91	3	2	A1	4	2	В1	4	3	T	Γ	Т	A – M	•	•	I	1	T	11
	СМРВ	C1	2	2	D1	3	2	E1	4	2	F1	4	3	Π		Г	B – M	•	•	1	1	1	T
1's Complement	сом			П	-	Г	Г	63	6	2	73	6	3		Т	Г	м-м	•	•	1	1	R	s
	COMA								П			Γ	Γ	43	2	1	A → A	•	•	1	1	R	s
	сомв			П		Г	Т	T	П			Т	T	53	2	-	B → B·			Ì	1	R	Īs

TABLE 10 — ACCUMULATOR AND MEMORY INSTRUCTIONS (Sheet 2 of 2)

								Π						П					Con	ditio	on (Cod	les
Accumulator and			nme			Dire		_	Inde			xter		_	inhe		Boolean	5	4	3	-		-
Memory Operations	MNEM	Op	-	#	Op	ŀ	*	Op	Ľ	#	Ор	<u> ~</u>	#	Ор	-	#	Expression	Н	1	N	+ -	+	
Decimal Adjust, A	DAA	L_	L.	L.	_	┖	_	<u> </u>	L		L	L	L	19	2	1	Adj binary sum to BCD	·	•	İ	Ţ	1	: + :
Decrement	DEC	L	L	_		L	L	6A	6	2	7A	6	3	L	L	L	M − 1 → M	Ŀ	•	L	Ţ	Ш	<u>.</u>
	DECA	L	L	L	L	L			L	L		L	L	4A	2	1	A – 1 → A	·	٠	I	Ţ	Ш	1
	. DECB					<u> </u>		L	Ĺ.	L		L	<u> </u>	5A	2	1	B – 1 → B	•	•	1	_:	Ш	<u>il</u> .
Exclusive OR	EORA	88	2	2	98	3	2	A8	4	2	В8	4	3	Π			A ⊕ M → A	•	•	1	1	F	₹ •
	EORB	C8	2	2	D8	3	2	E8	4	2	F8	4	3				B ⊕ M → B	•	•	1	1	F	١.
Increment	INC					Г		6C	6	2	7C	6	3			Ī	M + 1 → M	•	•	1	1	П	ıΤ٠
	INCA							T	Г				Г	4C	2	1	A + 1 → A	•	•	1	T	T	Π•
	INCB						Г	Π	П					5C	2	1	B+1→B	•	•	1	H		ıT•
Load Accumulators	LDAA	86	2	2	96	3	2	A6	4	2	В6	4	3	1	T		M→A	•	•	T	П	F	٦.
	LDAB	C6	2	2	D6	3	2	E6	4	2	F6	4	3				M → B	•	•	1	1	TF	₹ •
Load Double	LDD	СС	3	3	DC	4	2	EC	5	2	FC	5	3	T	T		M:M+1 → D	•	•	1	1	F	٠ ١
Logical Shift, Left	LSL	Т				Г	T	68	6	2	78	6	3	T	T	Т		•	•	1	1	1	1
-	LSLA								Π				Г	48	2	1	، سئیس ،		•	1	1	T	1
	LSLB								Г					58	2	1	[6] ←[[]]]]	•	•	1	1	1	1
	LSLD				_	<u> </u>	_	T	一		_	1	T	05	3	2	87 80	•	•	Ť	ti	ti	Hi
Shift Right, Logical	LSR	М			<u> </u>	╁	H	64	6	2	74	6	3	-	Ė	Ε-		١.		R	ti	ti	H
	LSRA				\vdash	\vdash	<u> </u>	+	Ť	-	 	Ť	۲	44	2	1	0→	•	•	R	Ť	Ħ	1
	LSRB	Н		_	┢	H	-	\vdash	\vdash	_	\vdash	┢	┢	54	2	1	67			R	tř	Ħ	1
	LSRD	-			\vdash	┢	H	⊢	┢	┢	-	Η.	┢	04	3	1			•	R	†÷	ti	+;
Multiply	MUL	_	-	_	├	┢	╁	-	\vdash	⊢	┝	-	-	3D	10	1	A×B→D		÷	-		t:	+
2's Complement (Negate)	NEG	\vdash		-	⊢	⊢	-	60	6	2	70	6	3	130	110	+	00-M→M	١.		Ť	ti	+7	+
2.3 Complement (Negate)	NEGA	-	Н	-	\vdash	┢	⊢	100	l-	-	10	٠	13	40	2	1	00 – A → A		÷	H	ti	ti	+;
	NEGA	-	-		⊢	⊢	┢	⊢	-	-	-	-	├	50	2	-			ŀ	÷	 ;	۲ŧ	+
N. O. al	NOP	_		_	<u> </u>	<u> </u>		_	├-	-	⊢	-	⊢	-	-	1	00 − B → B	+-1	ŀ	ļ	٠	ļ:	+
No Operation		-	_	_	<u> </u>	Ļ	_	<u> </u>	Ļ	Ļ	-	ļ.,	_	01	2	1	PC+1→PC	-		ŀ	ŀ	+	_
Inclusive OR	ORAA	A8	2	2	9A	3	2	AA		2	ВА	4	3	⊢	⊢	⊢	A+M→A	•	·	÷	H	P	_
	ORAB	CA	2	2	DA	3	2	EΑ	4	2	FA	4	3	L	L	_	B+M→B	·	·	1	1	R	+-
Push Data	PSHA				_	<u> </u>	<u> </u>	<u> </u>	<u> </u>	\vdash	L	L	L_	36	3	1	A → Stack		·	Ŀ		ŀ	+-
	PSHB		Ш		L	_	<u> </u>		<u> </u>	<u> </u>	_		_	37	3	1	B → Stack		Ŀ	Ŀ			-
Pull Data	PULA				_	_	<u> </u>	<u> </u>	L.	<u> </u>	L_	Ш	L.	32	4	1	Stack → A	•	·	•	•	1.	+
	PULB	_		_	_	_	<u> </u>	<u> </u>	<u> </u>	<u> </u>	⊢	<u> </u>	<u> </u>	33	4	1	Stack → B	٠	٠	Ŀ	ŀ	l:	4:
Rotate Left	ROL				_		L	69	6	2	79	6	3		L	L.,	-	·	٠	1	ļį	Į.	11
	ROLA					L			L	_			_	49	2	1		\cdot	٠	ĮĮ.	ļį	Į.	11
	ROLB						Ш	_		L	<u> </u>		L	59	2	1	b7 b0	Ŀ	٠	ļ.	11	11	Ш
Rotate Right	ROR					L		66	6	2	76	6	3					•	•	1	1		
	RORA												L	46	2	1		•	٠	1	1	<u>_</u> t	
	RORB					L							L	56	2	1	b7 b0	•	٠	1	1	⊥ŧ	
Subtract Accumulator	SBA													10	2	1	A − B → A	•	•	1	1	1	1
Subtract with Carry	SBCA	82	2	2	92	3	2	A2	4	2	B2	4	3				A – M – C → A	•	•	1	1	T	Ti
	SBCB	C2	2	2	D2	3	2	E2	4	2	F2	4	3				B − M − C → B	•	•	1	1	Τī	\top
Store Accumulators	STAA				97	3	2	Α7	4	2	В7	4	3				A → M	•	•	1	1	R	
	STAB				D7	3	2	E7	4	2	F7	4	3				в→м	•	•	1	1	R	
	STD				DD	4	2	ED	5	2	FD	5	3		\vdash		D → M:M + 1	•		1	1	R	
Subtract	SUBA	80	2	2	90	3	2	AO	4	2	во	4	3	П			A – M → A	•	•	1	Ť	Ti	1
	SUBB	CO	2	2	DO	3	2	EO	4	2	F0	4	3	П	\vdash		B – M → B	•	•	i	Ť	Ť	Ť
Subtract Double	SUBD	83	4	3	93	5	2	A3	6	2	В3	6	3	П	_	Г	D – M:M + 1 → D			Ť	Ť	Ť	Ť
Transfer Accumulator	TAB		H	Ť	-	Ť	Ť	1	Ť	广	٣	۲	۲	16	2	1	A → B			Ť	Ť	R	
	TBA	\dashv	\dashv		_	\vdash		\vdash	 	\vdash	-	\vdash	-	17	2	1	B→A			Ť	tř	R	-
Test, Zero or Minus	TST	\dashv	Н	Н	<u> </u>	\vdash	-	6D	6	2	7D	6	3	1"	۴	 	M - 00	1.	•	Ť	t÷	R	_
rest, Zelo Ul Willius	TSTA	-	\dashv	-		-	-	100	۴	-	10	0	13	40	2	-	A - 00	1	•	÷	t÷	-	-
	TSTB	-	Н	-		 	-	-	-	\vdash	├	-	-	4D 5D		1		۳	•	÷	†÷	R	_
	IISIB					L	L	L		L	L			pυ	2	1	B - 00	Ŀ	·		1.	Тн	- TR

The condition code register notes are listed after Table 12.

TABLE 11 - JUMP AND BRANCH INSTRUCTIONS

- 1	١.												l				_	_	_		le F	Ť
MANIEM												_				Branch Tost		_			1	분
	ОР	Ĥ			_		Op	F	Ľ.	Op	F	<u>"</u>	Op	F	ř		_	_	-	-	·	۲.
	Н	Н	-	_	-	_	-	Н	\vdash	-	-	-	╁	┢	\vdash		-	├				١.
	-	Н	-		-	_	-		-	-	┝	\vdash	╁╌	┢	┢		-	_	-		١.	١.
	-	Н		_	-	-	┝	\vdash	-	┢	┢	⊢	╁	╁	┢		-	-	⊢			١.
	\vdash	Н	_		-	-	├	H	├	\vdash	-	-	╁	┢	⊢		_		_			١.
	-	Н	-	_	-	-	╁╌	Η.	\vdash	-	⊢	\vdash	╁╌	┢	├─		-	-	-	١.	١.	١.
	-	Н		_	-	_	-		-	\vdash	┢	-	┢	⊢	\vdash		-	-	-	_	μ.	١.
	-	Н		_	_	-	┝	-	\vdash	-	┝┈	-	┢	┢	├		-	-	├		₩	١.
	_	Н	-		-	-	╁╌		-	\vdash	⊢	-	╁	┢	-			-	-	-	⊢	١.
	-	Н	_		-	-	\vdash	-	Η.	-	┝	\vdash	╁	-	-		-	┡—	-	₩-		١.
	-	Н			_	_	-	\vdash	-	Η-	⊢	-	┢	┢	\vdash		-	-	-	-	١.	١.
	-	Н	-		$\overline{}$		-	H	<u> </u>	├	⊢	-	H	┢	-		-	-	├-	Ŀ	-	١.
	\vdash	Н			_		┝	\vdash	┝	\vdash	\vdash	-	╁	┢	┝		_	Η.	_	_	-	۲.
	_	Н	-	_	_	_	-	-	├	⊢	-	⊢	╁	⊢	┝			-	┡	—	⊢	۲.
	_	Н	_		-	-	-		 		┝	H	╁	╁╌	├		-	-	-	-	<u> </u>	۲.
	_	Н			-	_	-	H	⊢	├	├	-	╫┈	╁╌	├	<u> </u>	-	-	⊢	<u> </u>	-	١.
	-	Н		_	-	_	-	-	\vdash	┢	┢	├	╁	╁	┝		-	_		-	⊢	١.
	-	Н	-		_	_	-		-	┢	-	-	 	┢	\vdash		-	-	_	-	-	١.
		Н			_	-	-	\vdash	┝	┢	⊢	_	┢	┢	┢	11-0		•				١.
	-	Н		-	Ť	F	6F	3	-	7F	3	7	├-	┢	 	See Special Operations-Figure 24						١.
	an	5	2		Н	-	_	_	_			_	┢	┢	┝	See Special Operations Figure 24	_	-	├	-		١.
	30	H	-	-	-	-	120	۳	-	00	۲	-	01	2	1				├	-		١.
	-	Н	-		\vdash	\vdash	┢	H	┢	\vdash	\vdash	-	-	-	_		1	Ŧ	1	1	Ť	h
	-	Н	-		-	\vdash	-	\vdash	\vdash	├-	\vdash	\vdash		_		See Special Operations-Figure 24	۱÷	ŀ.	١ ٠	÷	÷	H:
	\vdash	Н	_	-		\vdash	-	\vdash	├-	\vdash	\vdash	├-	-	-	-	See Special Speciations 1 igure 24	١.	-	-	-	⊢	۲.
		Н	-	-		-	 		\vdash	-	-	-	-	-	-	1	÷	_	⊢–	<u> </u>	⊢	t.
	BRA BRN BCC BCS BEO BGE BGT BHI BHS BLE BLO BLS BLT BMI BNE BVC BVS BPL BSR JMP	MNEM Op	MNEM Op =	BRA BRN BCC BCS BEQ BGE BGT BHI BHS BLE BLO BLY BMI BNE BVC BVS BPL BS	MNEM Op F Op	MNEM Op - # Op - BRA	MNEM Op - # Op - #	MNEM Op - I Op - I Op	MNEM Op # Op # Op	MNEM Op	MNEM Op	MNEM Op - F Op - F Op - F Op -	MNEM Op Op Op Op	MNEM Op Op Op Op	MNEM Op # Op # Op # Op # Op # Op	MNEM Op	MNEM	MNEM Op Op Op Op	MNEM Op Op Op Op	MNEM Op Op Op Op	MNEM Op Op Op Op	MNEM

TABLE 12 - CONDITION CODE REGISTER MANIPULATION INSTRUCTIONS

							Cond	lition	Code	Reg	ister
	10	nhere	nt			5	4	3	2	1	0
Operations	MNEM	Op	-	#	Boolean Operation	н	T	N	Z	V	С
Clear Carry	CLC	0C	2	1	0 → C	•	•	•	•	•	R
Clear Interrupt Mask	CLI	0E	2	1	0-1	•	R	•	•	•	•
Clear Overflow	CLV	0A	2	1	0 -> ∨	•	•	•	•	R	•
Set Carry	SEC	0D	2	1	1 → C	•	•	•	•	•	S
Set Interrupt Mask	SEI	OF	2	1	1→1	•	S	•	•	•	•
Set Overflow	SEV	0B	2	1	1 → ∨	•	•	•	•	S	•
Accumulator A → CCR	TAP	06	2	1	A → CCR	1	1	T	1	1	1
CCR → Accumulator A	TPA	07	2	1	CCR → A	•	•	•	•	•	•

LEGEND

- Op Operation Code (Hexadecimal)
- ~ Number of MPU Cycles
- MSP Contents of memory location pointed to by Stack Pointer
 - # Number of Program Bytes
 - + Arithmetic Plus
 - Arithmetic Minus Boolean AND

 - X Arithmetic Multiply
 - + Boolean Inclusive OR
 - Boolean Exclusive OR
 - M Complement of M
 - → Transfer Into
 - 0 Bit = Zero
 - 00 Byte = Zero

CONDITION CODE SYMBOLS

- H Half-carry from bit 3
- I Interrupt mask
- N Negative (sign bit)
- Z Zero (byte)
- V Overflow, 2's complement
- C Carry/Borrow from MSB
- R Reset Always
- S Set Always
- Affected
- Not Affected

TABLE 13 - INSTRUCTION EXECUTION TIMES IN E-CYCLES

		ADE	RESSI	NG MOI	DE	,			ADD	RESSIN	IG MO	DE
	Immediate	Direct	Extended	Indexed	Inherent	Relative		Immediate	Direct	Extended	Indexed	
ABA ABX ADC ADD ADDD AND ASL ASLD ASR BCC	2 2 4 2	3 3 5 3	4 4 6 4 6	4 4 6 4 6	2 3 • • • 2 3 2 • • • • • • • • • • • •	•	INX JMP JSR LDA LDD LDS LDX LSL LSLD LSR	• • • • • • • • • • • • • • • • • • •	5 3 4 4 4	3 6 4 5 5 5	3 6 4 5 5 5 6 6 6	
BCC BCS BEQ BGE BGT BHI						3 3 3 3	LSRD MUL NEG NOP	•	3	6	6	_
BHS BIT BLE BLO BLS BLT	2	3	4	4		3 3 3 3	PSH PSHX PUL PULX ROL ROR	•	•	• • • 6 6	• • • 6 6	
BMI BNE BPL BRA BRN BSR BVC	•			•		3 3 3 3 6 3	RTI RTS SBA SBC SEC SEI SEV	2	3	4	4	
BVS CBA CLC CLI CLR CLV CMP	•	•	6	6	2 2 2 2 2 2	3 • • • • • • • • • • • • • • • • • • •	STA STD STS STX SUB SUBD SWI	• • • 2 4	3 4 4 4 3 5	4 5 5 5 4 6	4 5 5 4 6	
COM CPX DAA DEC DES DEX EOR	4 3 9 2	5	6 6 6 • 4 6	6 6 6 • 4 6	2 2 2 3 3 •		TAB TAP TBA TPA TST TSX TXS WAI	•	•	6	6	
INS	•	•	ů	•	3			<u> </u>		L		L

		ADD	RESSIN	IG MO	DE	
	Immediate	Direct	Extended	Indexed	Inherent	Relative
INX JMP JSR LDA LDD LDS LDS	• • • 2 3 3 3	• 5 3 4 4 4 4	• 3 6 4 5 5 5	3 6 4 5 5	3	
LSL LSLD LSR LSRD MUL NEG NOP	2 3 3 3 3	4	6 6 • 6	6 6 •	2 3 2 3 10 2 2	•
ORA PSH PSHX PUL PULX ROL ROR	2 • •	3	4 • • 6 6	4 • • 6 6	3 4 4 5 2 2	• • • • • •
RTI RTS SBA SBC SEC SEI SEV	2	3	6 4	4	5	
STA STD STS STX SUB SUBD SWI	2 4	3 4 4 4 3 5	4 5 5 5 4 6	4 5 5 4 6	2 2 2	•
TAB TAP TBA TPA TST TSX TXS WAI	•	•	6	6	12 2 2 2 2 2 2 3 3 9	•

EF6801U4 • EF6803U4

TABLE 14 - CYCLE-BY-CYCLE OPERATION (Sheet 1 of 5)

Addres	s Mode and		Cycle		R/W	
Ins	tructions	Cycles	#	Address Bus	Line	Data Bus
IMMEDIA1	ΓE					
ADC	EOR	2	1	Opcode Address	1	Opcode
ADD	LDA		2	Opcode Address + 1	1	Operand Data
AND	ORA	1			1	
BIT	SBC	i i				
CMP	SUB	L				
LDS		3	1	Opcode Address	1	Opcode
LDX		1	2	Opcode Address + 1	1	Operand Data (High Order Byte)
LDD		1	3	Opcode Address + 2	1	Operand Data (Low Order Byte)
CPX		4	1	Opcode Address	1	Upcode
SUBD		1	2	Opcode Address + 1	1	Operand Data (High Order Byte)
ADDD		1	3	Opcode Address + 2	1	Operand Data (Low Order Byte)
			4	Address Bus FFFF	1	Low Byte of Restart Vector
DIRECT						
ADC	EOR	3	1	Opcode Address	1	Opcode
ADD	LDA	1	2	Opcode Address + 1	1	Address of Operand
AND	ORA		3	Address of Operand	1	Operand Data
BIT	SBC			•		
CMP	SUB	ļ				
STA		3	1	Opcode Address	1	Opcode
			2	Opcode Address + 1	1 1	Destination Address
			3	Destination Address	0	Data from Accumulator
LDS		4	1	Opcode Address	1	Opcode
LDX			2	Opcode Address + 1	1	Address of Operand
LDD		1	3	Address of Operand	1	Operand Data (High Order Byte)
		1	4	Operand Address + 1	1	Operand Data (Low Order Byte)
STS		4	1	Opcode Address	1	Opcode
STX			2	Opcode Address + 1	1	Address of Operand
STD			3	Address of Operand	0	Register Data (High Order Byte)
			4	Address of Operand + 1	0	Register Data (Low Order Byte)
CPX		5	1	Opcode Address	1	Opcode
SUBD			2	Opcode Address + 1	1	Address of Operand
ADDD		1	3	Operand Address	1	Operand Data (High Order Byte)
1		1	4	Operand Address + 1	1	Operand Data (Low Order Byte)
		L	5	Address Bus FFFF	1	Low Byte of Restart Vector
JSR		5	1	Opcode Address	1	Opcode
		1	2	Opcode Address + 1	1	Irrelevant Data
1		1	3	Subroutine Address	1	First Subroutine Opcode
		1	4	Stack Pointer	0	Return Address (Low Order Byte)
		1	5	Stack Pointer - 1	0	Return Address (High Order Byte)

EF6801U4 • EF6803U4

TABLE 14 - CYCLE-BY-CYCLE OPERATION (Sheet 2 of 5)

Address Mode and	1	Cycle		R/W	
Instructions	Cycles	#	Address Bus	Line	Data Bus
EXTENDED			L		<u> </u>
JMP	3	1	Opcode Address	1	Opcode
	1	2	Opcode Address + 1	1	Jump Address (High Order Byte)
	1	3	Opcode Address + 2	1	Jump Address (Low Order Byte)
ADC EOR	4	1	Opcode Address	1	Opcode
ADD LDA	Į.	2	Opcode Address + 1	1	Address of Operand
AND ORA		3	Opcode Address + 2	1	Address of Operand (Low Order Byte)
BIT SBC		4	Address of Operand	1	Operand Data
CMP SUB					
STA	4	1	Opcode Address	1	Opcode
		2	Opcode Address + 1	1	Destination Address (High Order Byte)
	1	3	Opcode Address + 2	[1]	Destination Address (Low Order Byte)
	1	4	Operand Destination Address	0	Data from Accumulator
LDS	5	1	Opcode Address	1	Opcode
LDX		2	Opcode Address + 1	1 1	Address of Operand (High Order Byte)
LDD	1	3	Opcode Address + 2	1	Address of Operand (Low Order Byte)
		4	Address of Operand	1 1	Operand Data (High Order Byte)
		5	Address of Operand + 1	1	Operand Data (Low Order Byte)
STS	5	1	Opcode Address	1	Opcode
STX		2	Opcode Address + 1	1	Address of Operand (High Order Byte)
STD		3	Opcode Address + 2	1 1	Address of Operand (Low Order Byte)
		4	Address of Operand	0	Operand Data (High Order Byte)
		5	Address of Operand + 1	0	Operand Data (Low Order Byte)
ASL LSR	6	1	Opcode Address	1	Opcode
ASR NEG		2	Opcode Address + 1	1	Address of Operand (High Order Byte)
CLR ROL		3	Opcode Address + 2	1 1	Address of Operand (Low Order Byte)
COM ROR		4	Address of Operand	1 1	Current Operand Data
DEC TST*		5	Address Bus FFFF	1 1	Low Byte of Restart Vector
INC		6	Address of Operand	0	New Operand Data
CPX	6	1	Opcode Address	1 1	Opcode
SUBD		2	Opcode Address + 1	1 1	Operand Address (High Order Byte)
ADDD		3	Opcode Address + 2	1 1	Operand Address (Low Order Byte)
		4	Operand Address	1 1 1	Operand Data (High Order Byte)
]]	5	Operand Address + 1	!	Operand Data (Low Order Byte)
	4	6	Address Bus FFFF	1	Low Byte of Restart Vector
JSR	6	1	Opcode Address	1 1	Opcode
		2	Opcode Address + 1	1 1	Address of Subroutine (High Order Byte)
		3	Opcode Address + 2	1 1	Address of Subroutine (Low Order Byte)
		4	Subroutine Starting Address	1 1 1	Opcode of Next Instruction
		5	Stack Pointer	0	Return Address (Low Order Byte)
	1 1	6	Stack Pointer – 1	0	Return Address (High Order Byte)

^{*}TST does not perform the write cycle during the sixth cycle. The sixth cycle is another address bus=\$FFFF.

TABLE 14 - CYCLE-BY-CYCLE OPERATION (Sheet 3 of 5)

Address	Mode and		Cycle		R/W	
Insti	ructions	Cycles	#	Address Bus	Line	Data Bus
INDEXED						
JMP		3	1	Opcode Address	1	Opcode
1			2	Opcode Address + 1	1	Offset
			3	Address Bus FFFF	1	Low Byte of Restart Vector
ADC	EOR	4	1	Opcode Address	1	Opcode
ADD	LDA		2	Opcode Address + 1	1	Offset
AND	ORA		3	Address Bus FFFF	1	Low Byte of Restart Vector
BIT	SBC		4	Index Register Plus Offset	1 1	Operand Data
CMP	SUB	1 1			1	
STA		4	1	Opcode Address	1	Opcode
			2	Opcode Address + 1	1	Offset
		i i	3	Address Bus FFFF	1	Low Byte of Restart Vector
i			4	Index Register Plus Offset	0	Operand Data
LDS		5	1	Opcode Address	1	Opcode
LDX			2	Opcode Address + 1	1	Offset
LDD			3	Address Bus FFFF	1	Low Byte of Restart Vector
] [4	Index Register Plus Offset	1	Operand Data (High Order Byte)
			5	Index Register Plus Offset + 1	1	Operand Data (Low Order Byte)
STS		5	1	Opcode Address	1	Opcode
STX			2	Opcode Address + 1	1	Offset
STD			3	Address Bus FFFF	1	Low Byte of Restart Vector
		1 1	4	Index Register Plus Offset	0	Operand Data (High Order Byte)
		1 1	5	Index Register Plus Offset + 1	0	Operand Data (Low Order Byte)
ASL	LSR	6	1	Opcode Address	1	Opcode
ASR	NEG		2	Opcode Address + 1	1	Offset
CLR	ROL	1 1	3	Address Bus FFFF	1 1	Low Byte of Restart Vector
сом	ROR		4	Index Register Plus Offset	1	Current Operand Data
DEC	TST*	1 1	5	Address Bus FFFF	1	Low Byte of Restart Vector
INC		1 1	6	Index Register Plus Offset	0	New Operand Data
CPX		6	1	Opcode Address	1	Opcode
SUBD		1 1	2	Opcode Address + 1	1	Offset
ADDD			3	Address Bus FFFF	1	Low Byte of Restart Vector
		1 1	4	Index Register + Offset	1	Operand Data (High Order Byte)
		1 1	5	Index Register + Offset + 1	1	Operand Data (Low Order Byte)
		1 1	6	Address Bus FFFF		Low Byte of Restart Vector
JSR		6	1	Opcode Address	1	Opcode
		1 1	2	Opcode Address + 1	1	Offset
		1 1	3	Address Bus FFFF	1	Low Byte of Restart Vector
		1 1	4	Index Register + Offset	1	First Subroutine Opcode
		1 1	5	Stack Pointer	0	Return Address (Low Order Byte)
			6	Stack Pointer – 1	0	Return Address (High Order Byte)

^{*}TST does not perform the write cycle during the sixth cycle. The sixth cycle is another address bus=\$FFFF.

TABLE 14 - CYCLE-BY-CYCLE OPERATION (Sheet 4 of 5)

Addre:	ss Mode ar	nd		Cycle		R/W	
Ins	structions		Cycles	#	Address Bus	Line	Data Bus
NHEREN	T						
ABA	DAA	SEC	2	1	Opcode Address	1	Opcode
ASL	DEC	SEI		2	Opcode Address + 1	1	Opcode of Next Instruction
ASR	INC	SEV			·	1	
CBA	LSR	TAB					
CLC	NEG	TAP					
CLI	NOP	TBA					
CLR	ROL	TPA					
CLV	ROR	TST					
СОМ	SBA						
ABX			3	1	Opcode Address	1	Opcode
				2	Opcode Address + 1	1	Irrelevant Data
				3	Address Bus FFFF	1	Low Byte of Restart Vector
ASLD			3	1	Opcode Address	1	Opcode
LSRD				2	Opcode Address + 1	1	Irrelevant Data
			i	3	Address Bus FFFF	1	Low Byte of Restart Vector
DES			3	1	Opcode Address	1	Opcode
INS			- 1	2	Opcode Address + 1	1	Opcode of Next Instruction
			1	3	Previous Stack Pointer Contents	1	Irrelevant Data
INX			3	1	Opcode Address	1	Opcode
DEX			٠ ا	2	Opcode Address + 1	1	Opcode of Next Instruction
		- 1	Į.	3	Address Bus FFFF	1	Low Byte of Restart Vector
PSHA			3	1	Opcode Address	1	Opcode
PSHB			١	2	Opcode Address + 1	1	Opcode of Next Instruction
. 00			- 1	3	Stack Pointer	0	Accumulator Data
TSX			3	1	Opcode Address	1	Opcode
137			3	2	Opcode Address + 1	1	Opcode of Next Instruction
				3	Stack Pointer	il	Irrelevant Data
TXS			3	1	Opcode Address	1	Opcode
173			۰ ا	2	Opcode Address + 1	il	Opcode of Next Instruction
		1	1	3	Address Bus FFFF	1	Low Byte of Restart Vector
PULA			4	1	Opcode Address	-1	Opcode
PULB		Ì	4	2	Opcode Address + 1	1	Opcode of Next Instruction
PULB		- 1	1	3	Stack Pointer	1	Irrelevant Data
		ĺ		4	Stack Pointer + 1	1	Operand Data from Stack
201114							
PSHX		- 1	4	1	Opcode Address	1	Opcode
		i		2	Opcode Address + 1	1 0	Irrelevant Data
		- 1	-	3	Stack Pointer Stack Pointer – 1	0	Index Register (Low Order Byte)
51.11.11							Index Register (High Order Byte)
PULX		İ	5	1	Opcode Address	1	Opcode
				2	Opcode Address + 1	1	Irrelevant Data
		1		3	Stack Pointer	1	Irrelevant Data
		- 1		4 5	Stack Pointer + 1 Stack Pointer + 2	1	Index Register (High Order Byte)
DTC							Index Register (Low Order Byte)
RTS		1	5	1	Opcode Address	1	Opcode Irrelevant Data
		ı	l	2 3	Opcode Address+1 Stack Pointer	1	Irrelevant Data
		1		4	Stack Pointer + 1	1	Address of Next Instruction (High Order Byte)
		į	ļ	5	Stack Pointer+1 Stack Pointer+2	i 1	Address of Next Instruction (Low Order Byte)
14/41							
WAI		- 1	9	1	Opcode Address	1	Opcode Opcode of Next Instruction
				2	Opcode Address + 1 Stack Pointer	0	Return Address (Low Order Byte)
		1		4	Stack Pointer Stack Pointer – 1	0	Return Address (High Order Byte)
			ļ	5	Stack Pointer – 1 Stack Pointer – 2	0	Index Register (Low Order Byte)
				6	Stack Pointer – 2 Stack Pointer – 3	0	Index Register (High Order Byte)
		- 1	- 1		Stack Pointer – 4	a l	Contents of Accumulator A
				7 8	Stack Pointer – 5	ő	Contents of Accumulator B

TABLE 14 - CYCLE-BY-CYCLE OPERATION (Sheet 5 of 5)

Address Mode and	1	Cycle		R/W			
Instructions	Cycles	#	Address Bus	Line	Data Bus		
NHERENT							
MUL	10	1	Opcode Address	1	Opcode		
-		2	Opcode Address + 1	1	Irrelevant Data		
		3	Address Bus FFFF	1	Low Byte of Restart Vector		
		4	Address Bus FFFF	1 1	Low Byte of Restart Vector		
		5	Address Bus FFFF	1	Low Byte of Restart Vector		
		6	Address Bus FFFF	1 1	Low Byte of Restart Vector		
		7	Address Bus FFFF	1 1	Low Byte of Restart Vector		
		8	Address Bus FFFF	1 1	Low Byte of Restart Vector		
		9	Address Bus FFFF	11	Low Byte of Restart Vector		
		10	Address Bus FFFF	1 1	Low Byte of Restart Vector		
RTI	10	1	Opcode Address	1	Opcode		
		2	Opcode Address + 1	11 [Irrelevant Data		
		3	Stack Pointer	1	irrelevant Data		
		4	Stack Pointer + 1	1 1	Contents of Condition Code Register from Stack		
		5	Stack Pointer + 2	1 1	Contents of Accumulator B from Stack		
		6	Stack Pointer + 3] 1	Contents of Accumulator A from Stack		
	- 1	7	Stack Pointer + 4	1 1	Index Register from Stack (High Order Byte)		
		8	Stack Pointer + 5	1 1	Index Register from Stack (Low Order Byte)		
		9	Stack Pointer + 6	1 1	Next Instruction Address from Stack (High Order Byte)		
		10	Stack Pointer + 7	11	Next Instruction Address from Stack (Low Order Byte)		
SWI	12	1	Opcode Address	1	Opcode		
		2	Opcode Address + 1	1 1	Irrelevant Data		
		3	Stack Pointer	0	Return Address (Low Order Byte)		
		4	Stack Pointer - 1	0	Return Address (High Order Byte)		
		5	Stack Pointer - 2	0	Index Register (Low Order Byte)		
	1	6	Stack Pointer - 3	0	Index Register (High Order Byte)		
		7	Stack Pointer - 4	0	Contents of Accumulator A		
		8	Stack Pointer - 5	0	Contents of Accumulator B		
	1	9	Stack Pointer - 6	0	Contents of Condition Code Register		
		10	Stack Pointer - 7	1 1	Irrelevant Data		
		11	Vector Address FFFA (Hex)	1 1	Address of Subroutine (High Order Byte)		
		12	Vector Address FFFB (Hex)	1 1	Address of Subroutine (Low Order Byte)		
RELATIVE							
BCC BHT BNE BL	0 3	1	Opcode Address	111	Opcode		
BCS BLE BPL BH		2	Opcode Address + 1	1 1	Branch Offset		
BEQ BLS BRA BR	- 1	3	Address Buss FFFF	1 1	Low Byte of Restart Vector		
BGE BLT BVC	""		, (da1000 Ed00	1 1	2011 2710 01 1100011 10010		
BGT BMI BVS	-						
BSR	6	1	Opcode Address	1	Opcode		
	١	2	Opcode Address + 1	1	Branch Offset		
		3	Address Bus FFFF	1 1	Low Byte of Restart Vector		
		4	Subroutine Starting Address	i	Opcode of Next Instruction		
		5	Stack Pointer	0	Return Address (Low Order Byte)		
		6	Stack Pointer – 1	0.	Return Address (High Order Byte)		
	1	1 '	Oldon i Ullitol I	1 0 1	notani Addiosa (riigii Ordei byte)		

JSR, Jump to Subroutine Main Program PC. \$9D = JSR Direct Next Main Instr. RTN K = Direct Address SP Main Program Stack \$AD = JSR RTNH INDXD K = Offset SP - 1 RTNI RTN Next Main Instr. Main Program PC \$BD=JSR SH = Subr. Addr EXTND SL = Subr. Addr. Next Main Inst. RTN BSR, Branch To Subroutine SP Main Program Stack PC. \$8D = RSR± K = Offset RTNH SP - 1 RTN Next Main Instr. RTNL SP RTS, Return from Subroutine SP Subroutine Stack PC \$39 = RTS SP SP + 1RTNH RTN




RTN = Address of next instruction in Main Program to be executed upon return from subroutine

RTNH = Most significant byte of Return Address

RTN_I = Least significant byte of Return Address


→ = Stack Pointer After Execution

K = 8-bit Unsigned Value




EF6801U4 • EF6803U4


PHYSICAL DIMENSIONS





CB-521






ORDERING INFORMATION

The information required when ordering a custom MCU is listed below. The ROM program may be transmitted to THOMSON SEMICONDUCTEURS on EPROM(s) or an EFDOS/MDOS* disk file.

To initiate a ROM pattern for the MCU, it is necessary to first contact your local THOMSON SEMICONDUCTEURS representative or distributor.

FPROMs

Two ET2716 or one ET2732 type EPROMs, programmed with the customer program (positive logic sense for address and data), may be submitted for pattern generation. The EPROM must be clearly marked to indicate which EPROM corresponds to which address space. The recommended marking procedure is illustrated below:



XXX = Customer ID

After the EPROM(s) are marked, they should be placed in conductive IC carriers and securely packed. Do not use styrofoam.

VERIFICATION MEDIA

All original pattern media (EPROMs or floppy disk) are filed for contractual purposes and are not returned. A computer listing of the ROM code will be generated and returned along with a listing verification form. The listing should be thoroughly checked and the verification form completed, signed, and returned to THOMSON SEMICONDUCTEURS. The signed verification form constitutes the

contractual agreement for creation of the customer mask. If desired, THOMSON SEMICONDUCTEURS will program on blank EPROM from the data file used to create the custom mask and aid in the verification process.

ROM VERIFICATION UNITS (RVUs)

Ten MCUs containing the customer's ROM pattern will be sent for program verification. These units will have been made using the custom mask but are for the purpose of ROM verification only. For expediency they are usually unarked, packaged in ceramic, and tested only at room temperature and 5 volts. These RVUs are included in the mask charge and are not production parts. The RVUs are thus not guaranteed by THOMSON SEMICONDUCTEURS. Quality Assurance, and should be discarded after verification is completed.

FLEXIBLE DISKS

The disk media submitted must be single-sided, EFDOS/MDOS* compatible floppies.

The customer must write the binary file name and company name on the disk with a felt-tip-pen. The minimum EFDOS/MDOS* system files, as well as the absolute binary object file (Filename .LO type of file) from the 6801 cross assembler, must be on the disk. An object file made from a memory dump using the ROLLOUT command is also acceptable. Consider submitting a source listing as well as the following files: filename .LX (DEVI-CE/EXORCiser loadable format) and filename .SA (ASCII Source Code). These files will of course be kept confidential and are used 1) to speed up the process in-house if any problems arise, and 2) to speed up the user-to-factory interface if the user finds any software errors and needs assistance quickly from THOMSON SEMICONDUCTEURS factory representatives.

EFDOS is THOMSON SEMICONDUCTEURS' Disk Operating System available on development systems such as DEVICE....

MDOS* is MOTOROLA's Disk Operating System available on development systems such as EXORciser,...

*Requires prior factory approval.

Whenever ordering a custom MCU is required, please contact your local THOMSON SEMICONDUCTEURS representative or THOMSON SEMICONDUCTEURS distributor and/or complete and send the attached "MCU customer ordering sheet" to your local THOMSON SEMICONDUCTEURS representative.

EXORciser is a registered trade mark of MOTOROLA Inc.





ADVANCE INFORMATION

The EF6804J2 microcomputer unit (MCU) is a member of the EF6804 Family of very low-cost single-chip microcomputers. This 8-bit microcom-

puter contains a CPU, on-chip CLOCK, ROM, RAM, I/O, and TIMER. It is designed for the user who needs an economical microcomputer with the proven capabilities of the EF6800-based instruction set.

The following are some of the hardware and software features of the EF6804J2 MCU.

HARDWARE FEATURES

- 5-Volt Single Supply
- 32 Bytes of RAM
- Memory Mapped I/O
- 1012 Bytes of Program ROM
- 64 Bytes of Data ROM
- 12 Bidirectional I/O Lines (Eight Lines with High Current Sink Capability)
- On-Chip Clock Generator
- Self-Test Mode
- Master Reset
- Complete Development System Support on DEVICE® Software Programmable 8-Bit Timer Control Register and Timer Prescaler (7 Bits, 2n)
- Timer Pin is Programmable as Input or Output
- On-Chip Circuit for ROM Verify.


SOFTWARE FEATURES


- Similar to EF6805 HMOS Family
- · Byte Efficient Instruction Set
- Easy to Program
- True Bit Manipulation Bit Test and Branch Instruction
- Separate Flags for Interrupt and Normal Processing
- Versatile Indirect Registers
- Conditional Branches
- Single Instruction Memory Examine/Change
- True LIFO Stack Eliminates Stack Pointer
- Nine Powerful Addressing Modes
- Any Bit in Data Space Memory May be Tested
- Any Bit in Data Space Memory Capable of Being Written to May be Set or Cleared

USER SELECTABLE OPTIONS

- 12 Bidirectional I/O Lines with LSTTL, LSTTL/CMOS, or Open-Drain
- Crystal or Low-Cost Resistor-Capacitor Oscillator Mask Selectable Edge- or Level- Sensitive Interrupt Pin.
- DEVICE® is THOMSON SEMICONDUCTEURS' development/emulation tool.


HMOS





JANUARY 1987 1/44

BLOCK DIAGRAM



NOTE: 8-Bit indirect registers X and Y, although shown as part of the CPU, are actually located in the 32 × 8 RAM at locations \$80 and \$81.

SECTION 2 FUNCTIONAL PIN DESCRIPTION, MEMORY, CPU, AND REGISTERS

This section provides a description of the functional pins, memory spaces, the central processing unit (CPU), and the various registers and flags.

2.1 FUNCTIONAL PIN DESCRIPTION

2.1.1 VCC and VSS

Power is supplied to the MCU using these two pins. VCC is power and VSS is the ground connection.

2 1.2 IRO

This pin provides the capability for asynchronously applying an external interrupt to the MCU. Refer to **4.1 INTERRUPT** for additional information.

2.1.3 XTAL and EXTAL

These pins provide connections to the on-chip clock oscillator circuit. A crystal, a resistor and capacitor, or an external signal, depending on the user selectable manufacturing mask option, can be connected to these pins to provide a system clock source with various stability/cost tradeoffs Lead lengths and stray capacitance on these two pins should be minimized. Refer to **4.4 INTERNAL CLOCK GENERATOR OPTIONS** for recommendations concerning these inputs.

2.1.4 TIMER

In the input mode, the timer pin is connected to the prescaler input and serves as the timer clock. In the output mode, the timer pin signals that a time out of the timer has occurred. Refer to **SECTION 3 TIMER** for additional information.

2.1.5 RESET

The RESET pin is used to restart the processor of the EF6804J2 to the beginning of a program. This pin, together with the MDS pin, is also used to select the operating mode of the EF6804J2. If the MDS pin is at zero volts, the normal mode is selected and the program counter is loaded with the user restart vector. However, if the MDS pin is at +5 volts, then pins PA6 and PA7 are decoded to allow selection of the operating mode. Refer to **4.3 RESET** for additional information.

2.1.6 MDS

The MDS (mode select) pin is used to place the MCU into special operating modes. If MDS is held at +5 volts at the exit of the reset state, the decoded state of PA6 and PA7 is latched to determine the operating mode (single-chip, self-test, or ROM verify). However, if MDS is held at zero volts at the exit of the reset state, the single-chip operating mode is automatically selected (regardless of PA6 and PA7 state).

For those users familiar with the EF6801 microcomputer, mode selection is similar but much less complex in the EF6804J2. No special external diodes, switches, transistors, etc. are required in the EF6804J2.

2.1.7 Input/Output Lines (PA4-PA7, PB0-PB7)

These 12 lines are arranged into one 4-bit port (A) and one 8-bit port (B). All lines are programmable as either inputs or outputs under software control of the data direction registers. Refer to **SECTION 5 INPUT/OUTPUT PORTS** for additional information.

2.2 MEMORY

The MCU operates in three different memory spaces: program space, data space, and stack space. A representation of these memory spaces is shown in Figure 2-1. The program space (Figure 2-1a) contains all of the instructions that are to be executed, as well as the data required for the immediate addressing mode instructions, and the self-test and user vectors. The data space (Figure 2-1b) contains all of the RAM locations, plus I/O locations and some ROM used for storage of tables and constants. The stack space (Figure 2-1c) contains RAM which is used for stacking subroutine and interrupt return addresses.

The MCU is capable of addressing 4096 bytes of program space memory with its program counter and 256 bytes of data space memory with its instructions. The data space memory contains three bytes for port data registers, three bytes for port data direction registers, one byte for timer status/control, 64 bytes ROM, 32 bytes RAM (which includes two bytes for X and Y indirect registers), two bytes for timer prescaler and count registers, and one byte for the accumulator. The program space section includes 304 bytes of self-test ROM, 1008 bytes program ROM, and eight bytes of vectors for self-test and user programs.

2.3 CENTRAL PROCESSING UNIT

The CPU of the EF6804 Family is implemented independently from the I/O or memory configuration. Consequently, it can be treated as an independent central processor communicating with I/O and memory via internal addresses, data, and control buses.

(a) Program Space Memory Map

	\$000
Reserved (All Ones)	\$ADF
	\$AE0
Self-Test ROM	
	\$COF
	\$C10
Program ROM	
•	
	\$FF7
Self-Test IRQ Vector	\$FF8-\$FF9
Self-Test Restart Vector	\$FFA-\$FFB
User IRQ Vector	\$FFC-\$FFD
User Restart Vector	\$FFE-\$FFF

(c) Stack Space Memory Map

Level 1
Level 2
Level 3
Level 4

(b) Data Space Memory Map

Port	A Da	ta Re	gister	0	0	0	0	\$00	
Port B Data Register								\$01	
1	1 1 1 1 0 0 0 0								
Not Used									
Port A DDR 0 0 0 0									
Port B Data Direction Register									
1	1 1 1 1 0 0 0 0								
			Not	Used				\$07	
				0300				\$08	
	Time	er Sta	itus C	ontro	l Regi	ster		\$09	
								\$0A	
		Fu	ture E	xpan	sion				
								\$1F	
								.\$20	
User Data Space ROM									
Future Expansion									
								\$7F	
Indirect Register X								\$80	
Indirect Register Y								\$81 \$82	
							V02		
l		Da	ta Sp	ace R	AM			ļ	
								1	
								\$9F \$A0	
Future Expansion								1	
		Fu	ture E	xpan:	sion				
Occasiles Designed								\$FC \$FD	
Prescaler Register								\$FD	
Timer Count Register								\$FF	
Accumulator								ا مدر	

Figure 2-1. EF6804J2 MCU Address Map

2.4 REGISTERS

The EF6804 Family CPU has four registers and two flags available to the programmer. They are shown in Figure 2-2 and are explained in the following paragraphs.




Figure 2-2. Programming Model

2.4.1 Accumulator (A)

The accumulator is an 8-bit general purpose register used in all arithmetic calculations, logical operations, and data manipulations. The accumulator is implemented as the highest RAM location (\$FF) in data space and thus implies that several instructions exist which are not explicitly implemented. Refer to **6.3 IMPLIED INSTRUCTIONS** for additional information.

2.4.2 Indirect Registers (X, Y)

These two indirect registers are used to maintain pointers to other memory locations in data space. They are used in the register-indirect addressing mode, and can be accessed with the direct, indirect, short direct, or bit set/clear addressing modes. These registers are implemented as two of the 32 RAM locations (\$80, \$81) and as such generate implied instructions and may be manipulated in a manner similar to any RAM memory location in data space. Refer to **6.3 IMPLIED INSTRUCTIONS** for additional information.

2.4.3 Program Counter (PC)

The program counter is a 12-bit register that contains the address of the next ROM word to be used (may be opcode, operand, or address of operand). The 12-bit program counter is contained in PCL (low byte) and PCH (high nibble).

2.4.4 Flags (C, Z)

The carry (C) bit is set on a carry or a borrow out of the ALU. It is cleared if the result of an arithmetic operation does not result in a carry or a borrow. The (C) bit is also set to the value of the bit tested in a bit test instruction, and participates in the rotate left instruction.

The zero (Z) bit is set if the result of the last arithmetic or logical operation was equal to zero, otherwise it is cleared

There are two sets of these flags, one set is for interrupt processing, the other for all other routines. When an interrupt occurs, a context switch is made from the program flags to the interrupt flags (interrupt mode). An RTI forces the context switch back to the program flags (program mode). While in either mode, only the flags for that mode are available. Further, the interrupt flags will not be cleared upon entering the interrupt mode. Instead, the flags will be as they were at the exit of the last interrupt mode. Both sets of flags are cleared by reset.

2.4.5 Stack

There is a true LIFO stack incorporated in the EF6804J2 which eliminates the need for a stack pointer. Stack space is implemented in separate RAM (12-bits wide) shown in Figure 2-1c. Whenever a subroutine call (or interrupt) occurs, the contents of the PC are shifted into the top register of the stack. At the same time (same cycle), the top register is shifted to the next level deeper. This happens to all registers with the bottom register falling out the bottom of the stack.

Whenever a subroutine or interrupt return occurs, the top register is shifted into the PC and all lower registers are shifted up one level higher. The stack RAM is four levels deep. If the stack is pulled more than four times without any pushes, the address that was stored in the bottom level will be shifted into the PC.



SECTION 3 TIMER

3.1 INTRODUCTION

A block diagram of the EF6804J2 timer circuitry is shown in Figure 3-1. The timer logic in the MCU is comprised of a simple 8-bit counter (timer count register, TCR) with a 7-bit prescaler, and a timer status/control register (TSCR). The timer count register, which may be loaded under program control, is decremented towards zero by a clock input (prescaler output). The prescaler is used to extend the maximum interval of the overall timer. The prescaler tap is selected by bits 0-2 (PS0-PS2) of the timer status/control register. Bits PS0-PS2 control the actual division of the prescaler within the range of divide-by-1 (20) to divide-by-128 (27). The timer count register (TCR) and prescaler are decremented on rising clock edges. The coding of the TCSR PS0-PS2 bits produce a division in the prescaler as shown in Table 3-1.

Table 3-1. Prescaler Coding Table

	PS2	PS1	PS0	Divide By
	0	0	0	1
i	0	0	1	2
ĺ	0	1	0	4
	lο	1	1	l a

PS2	PS1	PS0	Divide By
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128

The TIMER pin may be programmed as either an input or an output depending on the status of TOUT (TSCR bit 5). Refer to Figure 3-1. In the input mode, TOUT is a logic zero and the TIMER pin is connected directly to the prescaler input. Therefore, the timer prescaler is clocked by the signal applied from the TIMER pin. The prescaler then divides its clock input by a value determined by the coding of the TSCR bits PSO-PS2 as shown in Table 3-1. The divided prescaler output then clocks the 8-bit timer count register (TCR). When the TCR is decremented to zero, it sets the TMZ bit in the timer status/control register (TSCR). The TMZ bit can be tested under program control to perform a timer function whenever it goes high. The frequency of the external clock applied to the TIMER pin must be less than thyte (fosc/48).

In the output mode, TOUT is a logic one and the TIMER pin is connected to the DOUT latch. Therefore, the timer prescaler is clocked by the internal sync pulse (divide-by-48 of the internal oscillator). Operation is similar to that described above for the input mode. However, in the output mode, the low-to-high TMZ bit transition is used to latch the DOUT bit of the TSCR and provide it as output for the TIMER pin.

NOTE

TMZ is normally set to logic one when the timer times out (TCR decrements to \$00); however, it may be set by a write of \$00 to the TCR or by a write to bit 7 of the TSCR.




Figure 3-1. Timer Block Diagram

Pin

Input Mode Output Mode

TOUT

0

Clock

TIMER Pin

Sync

During reset, the timer count register and prescaler are set to \$FF, while the timer status/control register is cleared to \$00 and the DOUT LATCH (TIMER pin is in the high-impedance input mode) is forced to a logic high. The prescaler and timer count register are implemented in data space RAM locations (\$FD, \$FE); therefore, they are both readable and writeable. A write to either will predominate over the TCR decrement-to-\$00 function; i.e., if a write and a TCR decrement-to-\$00 occur simultaneously, the write will take precedence, and the TMZ bit is not set until the next timer time out.

3.2 TIMER REGISTERS

3.2.1 Timer Count Register (TCR)



The timer count register indicates the state of the internal 8-bit counter.

3.2.2 Timer Status/Control Register (TSCR)

7	6	5	. 4	3	2	1	0
TMZ	Not Used	TOUT	DOUT	PSI	PS2	PS1	PS0

TSCR Address = \$09

b7. TMZ Low-to-high transition indicates the timer count register has decremented to zero since the timer status/control register was last read. Cleared by a read of TSCR

register if TMZ was read as a logic one.

b6 Not used.

b5. TOUT When low, this bit selects the input mode for the timer. When high, the output

mode is selected

b4, DOUT Data sent to the timer output pin when TMZ is set high (output mode only).


b3. PSI Used to initialize the prescaler and inhibit its counting while PSI = 0. The initialized value is set to \$FF. The timer count register will also be inhibited (contents un-

changed). When PSI=1 the prescaler begins to count downward.

b0, b1, b2 These bits are used to select the prescaler divide-by ratio; therefore, effecting

PSO-PS1-PS2 the clock input frequency to the timer count register.

3.2.3 Timer Prescaler Register



The timer prescaler register indicates the state of the internal 7-bit prescaler. This 7-bit prescaler divide ratio is normally determined by bits PS0-PS2 of the timer status/control register (see Table 3-1).

SECTION 4 INTERRUPT, SELF-TEST, RESET, AND INTERNAL CLOCK GENERATOR

4.1 INTERRUPT

The EF6804J2 can be interrupted by applying a logic low signal to the $\overline{\rm IRQ}$ pin; however, a mask option selected at the time of manufacture determines whether the negative-going edge or the actual low level is sensed to indicate an interrupt.

4.1.1 Edge-Sensitive Option

When the IRQ pin is pulled low, the internal interrupt request latch is set. Prior to each instruction fetch, the interrupt request latch is tested and, if its output is high, an interrupt sequence is initiated at the end of the current instruction (provided the interrupt mask is cleared). Figure 4-1 contains a flowchart which illustrates both the reset and interrupt sequence. The interrupt sequence consists of one cycle during which: the interrupt request latch is cleared, the interrupt mode flags are selected, the PC is saved on the stack, the interrupt mask is set, and the IRQ vector (single chip mode = \$FFC/\$FFD, self-test mode = \$FF8/\$FF9) is loaded into the PC. Internal processing of the interrupt continues until an RTI (return from interrupt) instruction is processed. During the RTI instruction, the interrupt mask is cleared and the program mode flags are selected. The next instruction of the program is then fetched and executed. Once the interrupt was initially detected and the interrupt sequence started, the interrupt request latch is cleared so that the next (second) interrupt may be detected even while the previous (first) one is being serviced. However, even though the second interrupt sets the interrupt request latch during processing of the first interrupt, the second interrupt sequence will not be initiated until completion of the interrupt service routine for the first interrupt. Completion of an interrupt service routine is always accomplished using an RTI instruction to return to the main program. The interrupt mask (which is not directly available to the programmer) is cleared during the last cycle of the RTI instruction.

4.1.2 Level-Sensitive Option

The actual operation of the level-sensitive and edge-sensitive options are similar except that the level-sensitive option does not have an interrupt request latch. With no interrupt request latch, the logic level of the $\overline{\text{IRQ}}$ pin is checked for detection of the interrupt. Also, in the interrupt sequence, there is no need to clear the interrupt request latch. These differences are illustrated in the flowchart of Figure 4-1.

4.1.3 Power Up and Timing

During the power-up sequence the interrupt mask is set to preclude any false or "ghost" interrupts from occurring. To clear the interrupt mask, the programmer should write a JSR (instead of a JMP) instruction to an initialization routine as the first instruction in a program. The initialization routine




Figure 4-1. Reset and Interrupt Processing Flowchart

should end with an RTI (instead of RTS). Maximum interrupt response time is eight machine (t_{byte}) cycles (see **4.4 INTERNAL CLOCK GENERATOR OPTIONS**). This includes five machine cycles for the longest instruction, plus one machine cycle for stacking the PC and switching flags, plus two machine cycles for synchronization of the $\overline{\text{IRQ}}$ input with the internal clock. Minimum response time is one machine cycle for stacking PC and switching flags (see **2.4.4 Flags (C, Z)**).

4.2 SELE-TEST

The EF6804J2 MCU has a unique internal ROM-based off-line self-test capability using signature analysis techniques. A test program stored in the on-chip ROM is initiated by configuring pins PA6 and PA7 during reset. The test results are sampled on a cycle-by-cycle basis by a 16-bit on-chip signature analysis register configured as a linear feedback shift register (LFSR) using the standard CCITT CRC16 polynomial. A schematic diagram of the self-test connections is shown in Figure 4-2. To perform a test of the MCU, connect it as shown in Figure 4-2a and monitor the LEDs for a 1101 (\$D) pattern.

A special ROM self-test utilizing the signature analysis circuitry is also included. To initiate a test of the ROM, connect the circuit as shown in Figure 4-2b. This mode also uses the on-chip signature analysis register to verify the contents of the custom ROM by monitoring an internal bus. The "Good" LED indicates that all ROM words have been read and that the result was the correct signature.

The on-chip self-test and the ROM test are the basis of THOMSON SEMICONDUCTEURS production testing for the EF6804J2. These tests have been fault graded using statistical methods and have been found to provide high fault coverage using automatic test equipment (ATE) or the circuit of Figure 4-2.


4.3 RESET

The MCU can be reset in two ways: by initial power up (see Figure 4-1) and by the external reset input (RESET). During power up, a delay of tRHL is needed before allowing the RESET input to go high. This time delay allows the internal clock generator to stabilize. Connecting a capacitor and resistor to the RESET input, as shown in Figure 4-3, typically provides sufficient delay.

4.4 INTERNAL CLOCK GENERATOR OPTIONS

The internal clock generator circuit is designed to require a minimum of external components. A crystal, a resistor-capacitor, or an external signal may be used to generate a system clock with various stability/cost tradeoffs. A manufacturing mask option is required to select either the crystal oscillator or the RC oscillator circuit. The different clock generator option connection methods are shown in Figure 4-4, crystal specifications and suggested PC board layouts are given in Figure 4-5, resistor-capacitor selection graph is given in Figure 4-6, and a timing diagram is illustrated in Figure 4-7. The crystal oscillator startup time is a function of many variables: crystal parameters (especially RS), oscillator load capacitance (CL), IC parameters, ambient temperature, and supply voltage. To ensure rapid oscillator startup, neither the crystal characteristics nor the load capacitance should exceed recommendations.

The oscillator output frequency is internally divided by four to produce the internal $\phi 1$ and $\phi 2$ clocks. The $\phi 1$ clock is divided by twelve to produce a machine byte (cycle) clock. A byte cycle is the smallest unit needed to execute any operation (i.e., increment the program counter). An instruction may need two, four, or five byte cycles to execute.



74HC00 74HC10 + 5 V 74HC74 EF6804J2 4.7 k +5٧ ĪRQ 18 PA6 + 5 V 17 74HC86 RESET PA5 16 PA4 XTAL **EXTAL** D 0 5 PB7 14 13 12 PB6 MDS TIMER PB5 74HC04 PB4 PB3 10 PB2 9 74HC86 PB1 PB0 8 74HC74

#Used with crystal option only.

(b) Simple ROM Verify Test

Figure 4-2. Self-Test Circuit





Figure 4-3. Power-Up Reset Delay Circuit






Figure 4-4. Clock Generator Options




Figure 4-5. Crystal Motional Arm Parameters and Suggested PC Board Layout





Figure 4-6. Typical Frequency Selection For Resistor-Capacitor Oscillator Option (C_L = 17 pF)






Figure 4-7. Clock Generator Timing Diagram

	-			

SECTION 5 INPUT/OUTPUT PORTS

5.1 INPUT/OUTPUT

There are 12 input/output pins. All pins (port A and B) are programmable as either inputs or outputs under software control of the corresponding data direction register (DDR). The port I/O programming is accomplished by writing the corresponding bit in the port DDR to a logic one for output or a logic zero for input. On reset, all the DDRs are initialized to a logic zero state to put the ports in the input mode. The port output registers are not initialized on reset but should be initialized before changing the DDR bits to avoid undefined levels. When programmed as outputs, the latched output data is readable as input data, regardless of the logic levels at the output pin due to output loading; see Figure 5-1. All input/output pins are LSTTL compatible as both inputs and outputs. In addition, both ports may have one of two mask options: 1) internal pullup resistor for CMOS output compatibility, or 2) open drain output. The address map in Figure 2-1 gives the address of data registers and DDRs. The register configuration is discussed under the registers paragraph below and Figure 5-2 provides some examples of port connections.






Figure 5-1. Typical I/O Port Circuitry




LSTTL Driving Port A Directly




CMOS or LSTTL Driving Port B Directly

(a) Input Mode



Port A, bit 7 programmed as output, driving CMOS loads and bit 4 driving one LSTTL load directly (using CMOS output option).



Port B, bit 0, and bit 1 programmed as output, driving LEDs directly.

(b) Output Mode

Figure 5-2. Typical Port Connections

EF6804J2

The latched output data bit (see Figure 5-1) may always be written. Therefore, any write to a port writes to all of its data bits even though the port DDR is set to input. This may be used to initialize the data registers and avoid undefined outputs; however, care must be exercised when using read-modify-write instructions since the data read corresponds to the pin level if the DDR is an input (0) and corresponds to the latched output data when the DDR is an output (1). The 12 bidirectional lines may be configured by port to be LSTTL (standard configuration), LSTTL/CMOS (mask option), or open drain (mask option). Port B outputs are LED compatible.


NOTE

The mask option only allows changes by port. For example, if the customer wishes PA7 to be open drain, then PA4-PA7 must all be open drain.

5.2 REGISTERS


The registers described below are implemented as RAM locations and thus may be read or written.

5.2.1 Port Data Register




The source of data read from the port data register will be the port I/O pin or previously latched output data depending upon the contents of the corresponding data direction register (DDR). The destination of data written to the port data register will be an output data latch. If the corresponding data direction register (DDR) for the port I/O pin is programmed as an output, the data will then appear on the port pin.

5.2.2 Port Data Direction Register



The port DDRs configure the port pins as either inputs or outputs. Each port pin can be programmed individually to act as an input or an output. A zero in the pins corresponding bit position will program that pin as an input while a one in the pins corresponding bit position will program that pin as an output.



SECTION 6 SOFTWARE AND INSTRUCTION SET

6.1 SOFTWARE

6.1.1 Bit Manipulation

The EF6804J2 MCU has the ability to set or clear any register or single random access memory (RAM) writable bit with a single instruction (BSET, BCLR). Any bit in data space, including ROM, can be tested, using the BRSET and BRCLR instructions, and the program may branch as a result of its state. The carry bit is set to the value of the bit referenced by BRSET or BRCLR. A rotate instruction may then be used to accumulate serial input data in a RAM location or register. The capability to work with any bit in RAM, ROM, or I/O allows the user to have individual flags in RAM or to handle I/O bits as control lines.

The coding example in Figure 6-1 illustrates the usefulness of the bit manipulation and test instructions. Assume that the MCU is to communicate with an external serial device. The external device has a data ready signal, a data output line, and a clock line (to clock data one bit at a time, MSB first, out of the device). The MCU waits until the data is ready, clocks the external device, picks up the data in the carry flag (C bit), clears the clock line, and finally accumulates the data bit in the accumulator.




Figure 6-1. Bit Manipulation Example

6.1.2 Addressing Modes

The EF6804J2 MCU has nine addressing modes which are explained briefly in the following paragraphs. The EF6804J2 deals with objects in three different address spaces: program space, data space, and stack space. Program space contains the instructions which are to be executed, plus the data for immediate mode instructions. Data space contains all of the RAM locations, X and Y registers, accumulator, timer, I/O locations, and some ROM (for storage of tables and constants). Stack space contains RAM for use in stacking the return addresses for subroutines and interrupts.

The term "Effective Address" (EA) is used in describing the address modes. EA is defined as the address from which the argument for an instruction is fetched or stored.

- **6.1.2.1 IMMEDIATE.** In the immediate addressing mode, the operand is located in program ROM and is contained in a byte following the opcode. The immediate addressing mode is used to access constants which do not change during program execution (e.g., a constant used to initialize a loop counter).
- **6.1.2.2 DIRECT.** In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the 256 bytes in data space memory with a single two-byte instruction.
- **6.1.2.3 SHORT DIRECT.** The MCU also has four locations in data space RAM (\$80, \$81, \$82, \$83) which may be used in a short-direct addressing mode. In this mode the lower two bits of the opcode determine the data space. RAM location, and the instruction is only one byte. Short direct addressing is a subset of the direct addressing mode. (The X and Y registers are at locations \$80 or \$81 respectively.)
- **6.1.2.4 EXTENDED.** In the extended addressing mode, the effective address is obtained by concatenating the four least significant bits of the opcode with the byte following the opcode (12-bit address). Instructions using the extended addressing mode (JMP, JSR) are capable of branching anywhere in program space. An extended addressing mode instruction is two bytes long.
- **6.1.2.5 RELATIVE.** The relative addressing mode is only used in conditional branch instructions. In relative addressing, the address is formed by adding the sign extended lower five bits of the opcode (the offset) to the program counter if and only if the condition is true. Otherwise, control proceeds to the next instruction. The span of relative addressing is from -15 to +16 from the opcode address. The programmer need not worry about calculating the correct offset when using the Motorola assembler since it calculates the proper offset and checks to see if it is within the span of the branch.
- **6.1.2.6 BIT SET/CLEAR.** In the bit set/clear addressing mode, the bit to be set or cleared is part of the opcode, and the byte following the opcode specifies the direct address of the byte in which the specified bit is to be set or cleared. Thus, any bit in the 256 locations of data space memory, which can be written to, can be set or cleared.

- **6.1.2.7 BIT TEST AND BRANCH.** The bit test and branch addressing mode is a combination of direct addressing and relative addressing. The bit which is to be tested is included in the opcode, and the data space address of the byte to be tested is in the single byte immediately following the opcode byte. The third byte is sign extended to twelve bits and becomes the offset added to the program counter if the condition is true. The single three-byte instruction allows the program to branch based on the condition of any bit in data space memory. The span of branching is from -125 to +130 from the opcode address. The state of the tested bit is also transferred to the carry flag.
- **6.1.2.8 REGISTER-INDIRECT.** In the register-indirect addressing mode, the operand is at the address (in data space) pointed to by the contents of one of the indirect registers (X or Y). The particular X or Y register is selected by bit 4 of the opcode. Bit 4 of the opcode is then decoded into an address which selects the desired X or Y register (\$80 or \$81). A register-indirect instruction is one byte long.
- **6.1.2.9 INHERENT.** In the inherent addressing mode, all the information necessary to execute the instruction is contained in the opcode. These instructions are one byte long.

6.2 INSTRUCTION SET

The EF6804J2 MCU has a set of 42 basic instructions, which when combined with nine addressing modes produce 242 usable opcodes. They can be divided into five different types: register/memory, read-modify-write, branch, bit manipulation, and control. The following paragraphs briefly explain each type. All the instructions within a given type are presented in individual tables.

6.2.1 Register/Memory Instructions

Most of these instructions use two operands. One operand is the accumulator and the other operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operands. Refer to Table 6-1.

6.2.2 Read-Modify-Write Instructions

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. There are ten instructions which utilize read-modify-write cycles. All INC and DEC forms along with all bit manipulation instructions use this method. Refer to Table 6-2.

6.2.3 Branch Instructions

The branch instructions cause a branch from the program when a certain condition is met. Refer to Table 6-3.

6.2.4 Bit Manipulation Instructions

These instructions are used on any bit in data space memory. One group either sets or clears. The other group performs the bit test branch operations. Refer to Table 6-4.

Table 6-1. Register/Memory Instructions

										Addi	essing N	Modes									
			Indi	irect		lı	nmedia	te		Direct			Inherent			Extende	d	SH	nort-Dire	ect	
Function	Mnem	Opc X	ode	# Bytes	# Cycles	Opcode	# Bytes	# Cycles	Opcode	# Bytes	# Cycles	Opcode	# Bytes	# Cycles	Opcode	# Bytes	# Cycles	Opcode	# Bytes	# Cycles	Special Notes
Load A from Memory	LDA	E0	FO	1	4	E8	2	4	F8	2	4	_	-	_	-	-	-	AC-AF	1	4	1
Load XP from Memory	LDXI		-	-	_	В0	3	4	-	-	-	-	-	-	-	_	-	-	-	-	4
Load YP from Memory	LDYI	-	-	-	-	во	3	4	-	-	-	-	-	-	-	-	-	-	-	-	4
Store A in Memory	STA	E1	F1	1	4	-	-	-	F9	2	4	_	_	-	-	-	-	BC-BF	1	4	2
Add to A	ADD	E2	F2	1	4	EA	2	4	FA	2	4	_	-	-	-	-	-	-	-	-	-
Subtract from A	SUB	E3	F3	1	4	EB	2	4	FB	2	4	-	-	-	-	-	-	-	-	_	-
Arithmetic Compare with Memory	СМР	E4	F4	1	4	EC	2	4	FC	2	4	-	-	-	-	-	-	-	_	-	-
AND Memory to A	AND	E5	F5	1	4	ED	2	4	FD	2	4	-	-	-	-	-	-	-	-	-	-
Jump to Subroutine	JSR	_	-	-	_	-	-	_	_	-	-	-	_	-	8 (TAR)	2	4	-	-	-	3
Jump Unconditional	JMP	-	_	-	_	-	-	-	-	_	-	-	-	-	9 (TAR)	2	4	-	-	-	3
Clear A	CLRA	-	-	-	_	-	-	-	FB	2	4	-	-	-	-	-	-	_	-	-	-
Clear XP	CLRX	-	-	-	-	-	-	-	FB	2	4	-	-	-	-	_	-	-	-	-	-
Clear YP	CLRY	_	-	-	-	-	-	-	FB	2	4	-			-	_	-	-	_	-	-
Complement A	СОМА	-	-	-	_	-	-	-	-	-	-	B4	1	4	-	-	-	-	-	-	-
Move Immediate Value to Memory	MVI	-	-	-	-	В0	3	4	во	3	4	-	_	-	-	-	-	-	-	-	5
Rotate A Left and Carry	ROLA	-	-	-	-	-	-	-	-		-	B5	1	4	-	_	-	_	-	-	-
Arithmetic Left Shift of A	ASLA		-	-	-	-	-	-	FA	2	4	-	-	-	-	-	-	-	-	_	-

SPECIAL NOTES

- 1. In Short-Direct addressing, the LDA mnemonic represents opcode AC, AD, AE, and AF. This is equivalent to RAM locations \$80 (AC), \$81 (AD), \$82 (AE), and \$83 (AF)
- 2. In Short-Direct addressing, the STA mnemonic represents opcode BC, BD, BE, and BF. This is equivalent to RAM locations \$80 (BC), \$81 (BD), \$82 (BE), and \$83 (BF).
- 3. In Extended addressing, the four LSBs of the opcode (Mnemonic JSR and JMP) are formed by the four MSBs of the target address. (TAR)
- In Immediate addressing, the LDXI and LDYI are mnemonics which are recognized as follows: LDXI = MYI' \$80.data

LDYI = MVI \$81,data

Where data is a one-byte hexadecimal number.

5. The MVI instruction refers to both Immediate and Direct addressing.

Table 6-2. Read-Modify-Write Instructions

						Add	ressing Mo	des				1
			Indi	rect			Direct			Short-Direc	t	
		Орс	ode	*	#		#	#		#	#	Special
Function	Mnem	Х	Υ	Bytes	Cycles	Opcode	Bytes	Cycles	Opcode	Bytes	Cycles	Notes
Increment Memory Location	· INC	E6	F6	1	4	FE	2	4	A8-AB	1	4	1, 3
Increment A	INCA	_	_			FE	2	4	_	-	_	_
Increment XP	INCX	_	_	_	_	_	_	_	A8	1	4	_
Increment YP	INCY	_	_		_	_		_	A9	1	4	_
Decrement Memory Location	DEC	E7	F7	1	4	FF	2	4	B8-BB	1	4	2, 4
Decrement A	DECA	-	_	_	_	FF	2	4	_	_	_	_
Decrement XP	DECX	_ ^	_	_	_	_	-	_	B8	1	4	_
Decrement YP	DECY	_	_	_	_	-		_	B9	1	4	_

SPECIAL NOTES

- 1. In Short-Direct addressing, the INC mnemonic represents opcode A8, A9, AA, and AB. These are equivalent to RAM locations \$80 (A8), \$81 (A9), \$82 (AA), and \$83 (AB).
- 2. In Short-Direct addressing, the DEC mnemonic represents opcode B8, B9, BA, and BB. These are equivalent to RAM locations \$80 (B8), \$81 (B9), \$82 (BA), and \$83 (BB).
- 3. In Indirect addressing, the INC mnemonic represents opcode E6 or F6, and causes the location pointed to by X (E6 opcode) or Y (F6 opcode) to be incremented.
- 4. In Indirect addressing, the INC mnemonic represents opcode E7 or F7, and causes the location pointed to by X (E7 opcode) or Y (F7 opcode) to be incremented.

Table 6-3. Branch Instructions

		Relat	tive Addressing I	Mode	1
Function	Mnem	Opcode	# Bytes	# Cycles	Special Notes
Branch if Carry Clear	BCC	40-5F	1	2	1
Branch if Higher or Same	.(BHS)	40-5F	1	2	1, 2
Branch if Carry Set	BCS	60-7F	1	2	1
Branch if Lower	(BLO)	60-7F	1	2	1, 3
Branch if Not Equal	BNE	00-1F	1 .	2	1
Branch if Equal	. BEQ	20-3F	1	2	1

SPECIAL NOTES

- Each mnemonic of the Branch Instructions covers a range of 32 opcodes; e.g., BCC ranges from 40 through 5F. The
 actual memory location (target address) to which the branch is made is formed by adding the sign extended lower five
 bits of the opcode to the contents of the program counter.
- The BHS instruction (shown in parentheses) is identical to the BCC instruction. The C bit is clear if the register was higher or the same as the location in the memory to which it was compared.
- The BLO instruction (shown in parentheses) is identical to the BCS instruction. The C bit is set if the register was lower than the location in memory to which it was compared.

Table 6-4. Bit Manipulation Instructions

				Addressi	ng Modes]
		В	it Set/Cle	ar	Bit T	est and B	ranch	
			#	#		#	#	Special
Function	Mnem	Opcode	Bytes	Cycles	Opcode	Bytes	Cycles	Note
Branch IFF Bit n is set	BRSET n (n=0 7)	_	-	-	C8+n	3	5	.1
Branch IFF Bit n is clear	BRCLR n (n=0 7)	-	_	-	C0+n	3	5	1
Set Bit n	BSET n (n = 07)	D8+n	2	4	_	-		1
Clear Bit n	BCLR n (n=0 7)	D0+n	2	4	_	_	_	1

SPECIAL NOTE

The opcode is formed by adding the bit number (0-7) to the basic opcode. For example: to clear bit six using the BSET6 instruction the opcode becomes DE (D8+6); BCLR5 becomes (C0+5); etc.

6.2.5 Control Instructions

The control instructions control the MCU operations during program execution. Refer to Table 6-5.

6.2.6 Alphabetical Listing

The complete instruction set is given in alphabetical order in Table 6-6. There are certain mnemonics recognized by the assembler and converted to other instructions. The fact that all registers and accumulator are in RAM allows many implied instructions to exist. The implied instructions recognized by the assembler are identified in Table 6-6.

6.2.7 Opcode Map Summary

Table 6-7 contains an opcode map for the instructions used on the MCU.

6.3 IMPLIED INSTRUCTIONS

Since the accumulator and all other registers are located in RAM many implied instructions exist. The assembler-recognized implied instructions are given in Table 6-6. Some examples not recognized by the assembler are shown below.

BCLR,7 \$FF	Ensures accumulator is plus
BSET,7 \$FF	Ensures accumulator is minus
BRCLR,7 \$FF	Branch iff accumulator is plus
BRSET,7 \$FF	Branch iff accumulator is minus
BRCLR,7 \$80	Branch iff X is plus (BXPL)
BRSET,7 \$80	Branch iff X is minus (BXMI)
BRCLR,7 \$81	Branch iff Y is plus (BYPL)
BRSET,7 \$81	Branch iff Y is minus (BYMI)

Table 6-5. Control Instructions

					Add	ressing Mo	odes]
			Short-Direc	t		Inherent			Relative		1
Function	Mnem	Opcode	# Bytes	# Cycles	Opcode	# Bytes	# Cycles	Opcode	# Bytes	# Cycles	Special Notes
Transfer A to X	TAX	BC	1	4	-		-	_	-	_	
Transfer A to Y	TAY	BD	1	4	_	_	_	_	_	_	
Transfer X to A	TXA	AC	1	4	_	_	_	_	_		_
Transfer Y to A	TYA	AD	1	4	_	_	_	_	_	_	_
Return from Subroutine	RTS	_	_	_	B3	1	2	_	-	_	_
Return from Interrupt	RTI	_	_	_	B2	1	2	_			_
No-Operation	NOP	_	_	_	_	_	_	_	_		1

SPECIAL NOTE

^{1.} The NOP instruction is equivalent to a branch if equal (BEQ) to the location designated by PC+1.

Table 6-6. Instruction Set

				-	Addressing Mo	des				FL	ags
		Immediate	Direct	Short Direct	Bit/Set Clear	Bit-Test- Branch	Register Indirect	Extended	D-1-si		
Mnemonic ADD	Inherent	X	X	Direct	Clear	Branch	X	Extended	Relative	Z	C
AND		 				 	 	 			<u> </u>
ASLA	+	 ^ 			this to "ADD	1				^_	
BCC		 	ASSETTE	Her converts	THIS TO AUU	3FF	 	 	×		÷
BCLR		 		 	 x		 	 			
BCS		 		 	 ^ -	 			×		•
BEQ		 			+	 			×	· ·	•
BHS		 	Associ	L	this to "BCC"	<u> </u>				-:-	⊢÷
BLO		 			this to "BCS"		 	 		÷	H÷
BNE		 	Asseme	Her converts	I BLS		 		x		H÷
BRCLR		 			+	 					<u> </u>
BRSET	+	 			+	X	 			•	
BSET		 		 	+ ×	 ^	 -	 			
		 	A	<u> </u>	this to "SUB	<u> </u>		 		•	<u> </u>
CLRA					this to "MVI =		 			^	^
CLRY		 								•	•
		 		Her converts	this to "MVI =	= 0, \$81	 			•	•
СМР		X	x		+		×			^_	^
COMA	X	 			 					^	^
DEC		 	X	×	1 4550		X			^	-
DECA					this to "DEC					^	•
DECX		I			this to "DEC s					^	-
DECY		L			this to "DEC 5	81"				٨	•
INC			X	X		<u> </u>	X			۸	•
INCA					this to "INC \$		ļ			^	•
INCX		 			this to "INC \$					^	
INCY			Assemb	er converts	this to "INC \$	81"				^	•
JMP					 	ļ		×		•	•
JSR					<u> </u>			X		•	•
LDA		X	X	X	1		X			Λ	•
LDXI		 			this to "MVI I		~			•	•
LDYI		L		der converts	this to "MVI	DATA, \$81"				•	•
MVI		×	X	L	<u> </u>	L				•	•
NOP		II	Assemb	der converts	this to "BEQ (PC) + 1"	L			•	•
ROLA	X			<u> </u>	<u> </u>					۸	٨
RTI	×									٨	Λ
RTS	L X				ļ					•	•
STA			X	X	1		Х		I	Λ	٠
SUB .		×	X				Х			Λ	٨
TAX		AND DESCRIPTION OF THE PARTY OF			this to "STA \$8						•
AY					his to "STA \$8						
TXA	<u> </u>				this to "LDA \$8					^_	•
TYA	I		Assemb	Her converts t	his to "LDA \$8	1"				Λ	•

Flag Symbols: Z = Zero, C = Carry/Borrow, A = Test and Set if True, Cleared Otherwise, * = Not Affected

Table 6-7 — EF6804P2 Microcomputer Instruction Set Opcode Map

							Brand	ch In	struction	s								
Hi		0	1		2		3		4		5			6	T		7	
Low		0000	0001		0010		0011		0100		010	1	<u> </u>	0110	4		0111	_
0	2 F	BNE	2 BNE		2 BEC)	2 BEQ		2 BCC	•	² BC	С	2	BCS	- 1	2	BCS	
0000	, -	REL		REL		REL		REL		REL		REL	١,	R	EL	1		EL
	2		2		2		2		2		2		2		+	2		\neg
1	E	INE	BNE		BEC		BEQ		BCC			С	ķ	BCS	- 1		BCS	
0001	1	REL		REL		REL		REL		REL		REL		R	-		R	EL
2	2	NE	2 BNE		2 BEC	1	2 BEQ		2 BCC		2 BC	С	2	BCS		2	BCS	
0010	, .	REL		REL		REL			1	REL		REL	١,	R				REL
	2		2		2		2		2		2		2		-	2		
3	E	3NE	BNE		BEC)	BEQ		ВСС	:	BC	С	š	BCS	- 1		BCS	- 1
0011	1	REL		REL		REL		REL		REL	1	REL		R	EL	1	R	EL
	2		2		2		2 050		2 000		2	_	2	000		2	000	ļ
0100	, -	BNE REL	BNE	REL	BEC	REL	BEQ		BCC	REL	, 60	C REL	١,	BCS			BCS R	ا
0100	2	MEL	2		2	NEL	2		2		2	nec	2		_	2		-
5		NE	BNE		BEC	1	BEQ		° всс			С	1	BCS		•	BCS	- 1
0101	1	REL		REL	1	REL	1	REL	1	REL	1	REL	1	R	EL	1	R	EL
_	2		2		2		2		2		2		2			2		
6	. 6	BNE	BNE		BEC		BEQ		BCC			С	١	BCS	_		BCS	
0110	1	REL		REL		REL		REL		REL		REL	-	R	-		R	EL
7	2	INE	2 BNE		2 BEC)	BEQ		2 BCC		2 BC	r	2	BCS		2	BCS	
0111	1 -	REL		REL		REL		REL		REL		REL	١,	R	EL	1	R	EL
	2		2		2		2		2		2		2		7	2		\neg
8	В	INE	BNE		BEC		BEQ		BCC		BC			BCS	- 1		BCS	
1000	1	REL	1	REL		REL		REL		REL		REL	_	R	EL	1	R	EL
9	2	BNE	2 BNE		BEC		2 BEQ		2 BCC		2 BC	_	2	BCS	- 1	2	BCS	ļ
1001	, -	REL		REL		REL				REL		REL	١,	BC2	.	1	BCS R	l
	· _		2		2		2	1166	2	, nec	2	7100	2		-+	2		-
A		3NE	BNE		BEC	1	BEQ		ВСС	:	ĒВС	С	-	BCS		•	BCS	1
1010	1	REL	2	REL	1	REL	1	REL	1	REL	1	REL	1	R	EL	1	R	IEL
	2		2		2		2		2		2	_	2		T	2		\neg
В		BNE	BNE		BEC		. BEQ		BCC			C	١.	BCS			BCS	_
1011	1	REL	2	REL		REL		REL	2	REL	2	REL	_		_		R	EL
С	É 6	BNE	BNE		2 BEC	1	2 BEQ		BCC	:		c	2	BCS		2	BCS	1
1100	1	REL		REL		REL		REL		REL		REL	1	R		1	R	- 1
	2		2		2		2		2		2		2		\dashv	2		\neg
D		BNE	BNE		BEC		BEQ		BCC			С	İ	BCS	- 1		BCS	
1101	1	REL		REL		REL		REL		REL		REL		R	_		P	(EL
E	2 _	BNE	2 BNE		2 BEC	1	2 BEQ		2 BCC		2 RC	c	2	BCS	- 1	2	BCS	
1110		REL		REL		REL	1	REL		REL		REL	١,	BC3	_{EL}	1		REL
	2		2		2		2		2		2		2		-	· 2		-
F		BNE	BNE		BEC	1	BEQ		ВСС			C	٦	BCS	- 1	-	BCS [*]	1
1111	1	REL	1	REL	1	REL	1	REL		REL		REL	1	R	EL	1	F	REL
Abbroviation									<u> </u>									

Abbreviations for Address Modes

INH Inherent

S-D Short Direct

B-T-B Bit Test and Branch

IMM Immediate DIR Direct

EXT Extended REL Relative

BSC Bit Set/Clear

R-IND Register Indirect


Indicates Instruction Reserved for Future Use


Indicates Illegal Instruction

Instruction Set Opcode Map

T				ry, Control, a			Bit Man Instru				Register/M			
+	8		9	Α	<u> </u>	В	С	Γ	D		E	ΓŤ	F	Hi /
\perp	1000		1001	1010		1011	1100	L	1101		1110		1111	Low
2	JSRn EXT	2	JMPn EXT	•	3	MVI IMM	5 BRCLRO 3 B-T-B	2	BCLR0 BSC	1	LDA R-IND	1	LDA R-IND	0
1,	JSRn EXT	4	JMPn EXT	•		•	5 BRCLR1 3 B-T-B	4	BCLR1 BSC	4	STA R-IND	4	STA R-IND	1 0001
4	JSRn EXT	4	JMPn EXT	•	2	RTI	5 BRCLR2	4	BCLR2	4	ADD R-IND	1	ADD R-IND	2
4	JSRn EXT	4	JMPn EXT	•	2	RTS	5 BRCLR3	4	BCLR3	4	SUB	1	SUB	3
4	JSRn EXT	4	JMPn EXT	•	4	COMA	5 BRCLR4	4	BCLR4 BSC	4	CMP R-IND	•	CMP	4 0100
4	JSRn EXT	4	JMPn EXT	•	4	ROLA	5 BRCLR5 3 B-T-B	4	BCLR5	4	AND R-IND	4	AND R-IND	5
4	JSRn	4	JMPn EXT	*	İ	•	5 BRCLR6 3 B-T-B	4	BCLR6	4	INC R-IND	4	INC R-IND	6
4	JSRn EXT	4	JMPn EXT	•		•	5 BRCLR7 3 8-1-8	4	BCLR7	4	DEC R-IND	4	DEC R-IND	7
1 2	JSRn EXT	4	JMPn EXT	INC s.D	4	DEC s.D	5 BRSETO	4	BSET0 BSC	4	LDA	4	LDA DIR	8
4 2	JSRn EXT	4	JMPn EXT	INC s.D	4	DEC s-D	5 BRSET1 3 B-T-B	4	BSET1 BSC		#	4 2	STA	9
4 2	JSRn EXT	4	JMPn EXT	INC s-D	4	DEC s.D	5 BRSET2 3 B-T-B	4	BSET2 BSC	4 2	ADD	4	ADD	A 1010
4 2	JSRn EXT	4	JMPn EXT	4 INC 1 S-D	4	DEC s.D	5 BRSET3 3 B-T-B	4	BSET3	4	SUB	4 2	SUB	B 1011
4 2	JSRn EXT	4	JMPn EXT	LDA 1 S.D	4	STA s.D	5 BRSET4 3 B-T-B	4 2	BSET4 BSC	4	СМР	4 2	CMP	C 1100
4 2	JSRn EXT	4	JMPn EXT	LDA 1 S-D	4	STA s-D	5 BRSET5 3 B-T-B	4 2	BSET5 BSC	4	AND	4 2	AND	D 1101
4	JRSn EXT	4	JMPn EXT	4 LDA 1 S-D	4	STA	5 BRSET6 3 B-T-B	4	BSET6 BSC		#	4	INC	E 1110
1	JSRn EXT	4	JMPn EXT	4 LDA	4	STA	5 BRSET7 3 B-T-B	4	BSET7	Γ	,	4	DEC	F

LEGEND





SECTION 7 ELECTRICAL SPECIFICATIONS

7.1 INTRODUCTION

This section contains the electrical specifications and associated timing for the EF6804J2.

7.2 MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to +7.0	V
Input Voltage	V _{in}	-0.3 to / 7.0	V
Operating Temperature Range Standard or L suffix V suffix T suffix	TA	TL to TH 0 to 70 -40 to 85 -40 to 105	•c
Storage Temperature Range	T _{stg}	-55 to 150	°C
Junction Temperature Range Plastic	Ту	150	°C/W

This device contains circuitry to protect the inputs against damage due to high static voltages of electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$. Reliability of operation is enhanced if unused inputs except EXTAL are connected to an appropriate logic voltage level (e.g., either V_{SS} or V_{CC}).

7.3 THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance			
Plastic	θJA	90	°C/W




Figure 7-1. LSTTL Equivalent Test Load (Port B)




Figure 7-2. CMOS Equivalent Test Load (Ports A and B)




Figure 7-3. LSTTL Equivalent Test Load (Port A and TIMER)

7.4 POWER CONSIDERATIONS

The average chip-junction temperature, TJ, in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \cdot \theta_{JA}) \tag{1}$$

Where:

TA = Ambient Temperature, °C

 θ JA = Package Thermal Resistance, Junction-to-Ambient, °C/W

PD = PINT + PPORT

PINT = ICC × VCC, Watts - Chip Internal Power

PPORT = Port Power Dissipation, Watts - User Determined

An approximate relationship between PD and TJ (if PPORT is neglected) is:

$$PD = K \div (T_1 + 273 \degree C)$$

Solving equations 1 and 2 for K gives:

 $K = PD \cdot (TA + 273 ^{\circ}C) + \theta JA \cdot PD^2$ (3) Where K is a constant pertaining to the particular part. K can be determined from equation 3 by

(2)

measuring PD (at equilibrium) for a known TA. Using this value of K the values of PD and TJ can be obtained by solving equations (1) and (2) iteratively for any value of TA.

7.5 ELECTRICAL CHARACTERISTICS (V_{CC} = +5.0 Vdc ± 0.5 Vdc, V_{SS} = 0 Vdc, T_A = T_L to T_H unless otherwise noted)


Characteristic	Symbol	Min	Тур	Max	Unit
Internal Power Dissipation - No Port Loading T _A = 0°C	PINT	-	135	170	mV
T _A = -40°C	-	-	-	210	
Input High Voltage	VIH	4.0	-	VCC	V
Input Low Voltage	V _{IL}	Vss	_	0.8	V
Input Capacitance	C _{in}	_	10	-	pF
Input Current (IRQ, RESET)	lin	-	2	20	μΑ

7.6 SWITCHING CHARACTERISTICS ($V_{CC} = +5.0 \text{ Vdc} \pm 0.5 \text{ Vdc}$, $V_{SS} = \text{GND}$, $T_{A} = T_{L}$ to T_{H} unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit	
Oscillator Frequency	fosc	4.0		11.0	MHz	
Bit Time	t _{bit}	0.364		1.0	μS	
Byte Cycle Time	t _{byte}	4.36	_	12.0	μS	
IRQ and TIMER Pulse Width	twL,twH	2xt _{byte}	_	T -	<u> </u>	
RESET Pulse Width	tRWL	2xt _{byte}	_	_	_	
RESET Delay Time (External Capacitance = 1.0 µF)	trhi.	100	_		ms	

7.7 PORT DC ELECTRICAL CHARACTERISTICS (V_{CC} = +5.0 Vdc±0.5 Vdc, V_{SS} = GND, T_A = T_L to T_H unless otherwise noted)


Characteristic	Symbol	Min	Тур	Max	Unit
Timer and Ports A (Standar	d)	·			
Output Low Voltage, I _{Load} = 0.4 mA	VOL	-	-	0.5	٧
Output High Voltage, ILoad = -50 µA	Voн	2.3		-	٧
Input High Voltage	ViH	2.0	_	Vcc	٧
Input Low Voltage	VIL	V _{SS}	-	0.8	٧
Hi-Z State Input Current	ITSI	-	4	40	μА
Timer and Ports A (Open Drain)					
Output Low Voltage, ILoad = 0.4 mA	VOL	-	-	0.5	٧
Input High Voltage	VIH	2.0	-	Vcc	٧
Input Low Voltage	VIL	V _i SS	-	0.8	٧
Hi-Z State Input Current	ITSI	-	4	40	μA
Open Drain Leakage (V _{out} = V _{CC})	LOD	-	4	40	μА
Timer and Ports A (CMOS Drive)				
Output Low Voltage, I _{Load} = 0.4 mA (Sink)	VOL	_	-	0.5	٧
Output High Voltage, I _{Load} = - 10 µA	Voн	V _{CC} - 1.0	-	-	٧
Output High Voltage, I _{Load} = - 50 μA	Voн	2.3	_	_	٧
Input High Voltage, I _{Load} = -300 μA Max	VIH	2.0	_	Vcc	٧
Input Low Voltage, I _{Load} = -300 µA Max	VIL	V _{SS}	_	0.8	٧
Hi-Z State Input Current (Vin=0.4 V to VCC)	ITSI	-	-	- 300	μA
Port B (Standard)					
Output Low Voltage, ILoad = 1.0 mA	VOL	-	_	0.5	٧
Output Low Voltage, I _{Load} = 10 mA (Sink)	VOL	-	_	1.5	٧
Output High Voltage, I _{Load} = - 100 µA	Voн	2.3	-	_	٧
Input High Voltage	VIH	2.0	-	VCC	٧
Input Low Voltage	VIL	V:SS	-	0.8	٧
Hi-Z State Input Current	ITSI	-	8	80	μА
Port B (Open Drain)					
Output Low Voltage, I _{Load} = 1.0 mA	VOL	-	_	0.5	٧
Output Low Voltage, I _{Load} = 10 mA (Sink)	VOL	_	-	1.5	٧
Input High Voltage	ViH	2.0	-	VCC	٧
Input Low Voltage	V _{IL}	Vss	-	0.8	٧
Hi-Z State Input Current	ITSI		8	80	μА
Open Drain Leakage (V _{Out} = V _{CC})	ILOD	-	8	80	μА
Port B (CMOS Drive)					
Output Low Voltage, I _{Load} = 1.0 mA	VOL	_	_	0.5	٧
Output High Voltage, I _{Load} = 10 mA (Sink)	VOL	_	-	1.5	٧
Output High Voltage, I _{Load} = - 10 µÅ	Voн	V _{CC} - 1.0	1		٧
Output High Voltage, I _{Load} = -100 μA	VoH	2.3	-	_	Ų
Input High Voltage, I _{Load} = -300 µA Max	VIH	2.0	_	Vcc	٧
input Low Voltage, I _{Load} = -300 μA Max	VIL	VSS	_	0.8	V
Hi-Z State Input Current (Vin=0.4 V to VCC)	ITSI	_	_	- 300	μA




SECTION 8 MECHANICAL DATA

This section contains the pin assignment and package dimension diagrams for the EF6804J2 microcomputer.

8.1 PIN ASSIGNMENT



8.2 PHYSICAL DIMENSIONS



CB-194



P SUFFIX
PLASTIC PACKAGE

SECTION 9 ORDERING INFORMATION

9.1 INTRODUCTION

The following information is required when ordering a custom MCU. The information may be transmitted to THOMSON SEMICONDUCTEURS in the following media:

EPROM(s), 2716 or 2732 EFDOS/MDOS*, disk file

To initiate a ROM pattern for the MCU, it is necessary to first contact your local field service office, local sales person, or your local THOMSON SEMICONDUCTEURS representative.

9.1.1 **EPROMs**

One 2716 or one 2732 type EPROM, programmed with the customer program (positive logic sense for address and data), may be submitted for pattern generation. Since all program and data space information will fit on one 2716 or 2732 EPROM, the EPROM must be programmed as follows in order to emulate the EF6804J2 MCU. For a 2716, start the data space ROM1 at EPROM address \$020 and start program space ROM at EPROM address \$410 and continue to memory space \$7FF. Memory spaces \$7F8 through \$7FB are reserved for THOMSON SEMICON-DUCTEURS self-test vectors. For a 2732, the memory map shown in Figure 2-1 can be used. All unused bytes, including the user's space, must be set to zero. For shipment to THOMSON SEMICONDUCTEURS the EPROMs should be placed in a conductive IC carrier and packed securely. Do not use styrofoam.

9.1.2 EFDOS/MDOS* Disk File

An EFDOS/MDOS* disk, programmed with the customer program (positive logic sense for address and data), may be submitted for pattern generation. When using the EFDOS/MDOS* disk, include the entire memory image of both data and program space. All unused bytes, including the user's space, must be set to zero.

9.2 VERIFICATION MEDIA

All original pattern media (EPROMs or floppy disk) are filed for contractual purposes and are not returned. A computer listing of the ROM code will be generated and returned along with a listing verification form. The listing should be thoroughly checked and the verification form completed, signed, and returned to THOMSON SEMICONDUCTEURS. The signed verification form constitutes the contractural agreement for creation of the customer mask. If desired, THOMSON SEMICONDUCTEURS will program a blank 2716, 2732, or EFDOS/MDOS* disk (supplied by the customer) from the data file used to create the custom mask to aid in the verification process.

* Requires prior factory approval

9.3 ROM VERIFICATION UNITS (RVUs)

Ten MCUs containing the customer's ROM pattern will be sent for program verification. These units will have been made using the custom mask but are for the purpose of ROM verification only. For expediency they are usually tested only at room temperature, five volts and may be unmarked and packaged in ceramic. These RVUs are included in the mask charge and are not production parts.

These RVUs are not backed nor guaranteed by THOMSON SEMICONDUCTEURS Quality Assurance.

9.4 FLEXIBLE DISKS

The disk media submitted must be single-sided single density, 8-inch, EFDOS/MDOS* compatible floppies. The customer must clearly label the disk with the ROM pattern file name. The minimum EFDOS/MDOS* system files as well as the absolute binary object file (file name. LO type of file) from the 6804 cross assembler must be on the disk. An object file made from a memory dump, using the ROLLOUT command is also admissable. Consider submitting a source listing as well as: file name, .LX (DEVICE/EXORciser loadable format). This file will of course be kept confidential and is used 1) to speed up the process in house if any problems arise, and 2) to speed up our customer to factory interface if a user finds any software errors and needs assistance quickly from THOMSON SEMICONDUCTEURS factory representatives.

EFDOS is THOMSON SEMICONDUCTEURS Disk Operating System available on development systems such as DEVICE.

MDOS is MOTOROLA's Disk Operating System available on development systems such as EXORciser . .

Whenever ordering a custom MCU is required, please contact your local THOMSON SEMICON-DUCTEURS distributor and/or complete and send the attached "MCU customer ordering sheet SEMICONDUCTEURS representative.

ORDERING INFORMATION

The table below horizontal level. Other possibilities		P	Pevice eckage le suffix		nations	for paci	cage, o	- Oper	ening le . temp. . temper		nd screening
DEVICE		P	ACKA	3E		OPER. TEMP SCREENING			NG LEVEL		
	C	J	P	E	FN	L.	V	T	Std	D	T
EF6804J2			•			•	•		•	•	
Examples : EF6804J2P	, EF6804J	PV, E	F6804	J2PLD	, EF68	04J2P\	/D.				
Package : C : Ceram Oper. temp. : L* : 0° Screening level : Ste	C to +70°	C, V :	-40°C	to +8	5°C, T			⊦105º	C, * : n	nay be	e omitted.

EXORciser is a registered trademark of Motorola Inc.

These specifications are subject to change without notice.

Please inquire with our sales offices about the availability of the different products.

Printed in France

^{*}Requires prior factory approval.



ADVANCE INFORMATION

The EF6804P2 Microcomputer Unit (MCU) is a member of the EF6804 Family of very low-cost single-chip microcomputers. This 8-bit microcomputer contains a CPU, on-chip CLOCK, ROM, RAM, I/O, and TIMER. It is designed for the user who needs an economical microcomputer with the proven capabilities of the EF6800-based instruction set. The following are some of the hardware and software highlights of the EF6804P2 MCU.

HARDWARE FEATURES

- 8-Bit Architecture
- Pin Compatible with the EF6805P2 and FF68HC04P3
- 32 Bytes of RAM
- Memory Mapped I/O
- 1020 Bytes of User ROM
- 64 Bytes of ROM for Look-Up Tables
- 20 TTL/CMOS Compatible Bidirectional I/O Lines (Eight Lines are LED Compatible)
- 8-Bit Timer with 7-Bit Software Programmable Prescaler
- On-Chip Clock Generator
- Self-Check Mode and ROM Verify Mode
- Master Reset
- Complete Development System Support on DEVICE®
- 5 Volt Single Supply
- TIMER Pin is Programmable as Input or Output

SOFTWARE FEATURES


- Similar to EF6805 HMOS Family
- Byte Efficient Instruction Set
- Easy to Program
- True Bit Manipulation
- Bit Test and Branch Instruction
- Separate Flags for Interrupt and Normal Processing
- Versatile Indirect Registers
- Conditional Branches
- Single Instruction Memory Examine/Change
- True LIFO Stack Eliminates Stack Pointer
- Eight Powerful Addressing Modes
- Any Bit in Data Space Memory May be Tested
- Any Bit in Data Space Memory Capable of Being Written to May be Set or Cleared.


USER SELECTABLE OPTIONS

- 20 Bidirectional I/O Lines with LSTTL, LSTTL/CMOS, or Open-Drain Interface
- Crystal or Low-Cost Resistor-Capacitor Oscillator
- Mask Selectable Edge- or Level-Sensitive Interrupt Pin

DEVICE® is THOMSON SEMICONDUCTEURS' development/emulation tool.


HMOS





JANUARY 1987 1/44

BLOCK DIAGRAM



NOTE: 8-Bit indirect registers XP and YP, although shown as part of the CPU, are actually located in the 32×8 RAM at locations \$80 and \$81.

SECTION 2 FUNCTIONAL PIN DESCRIPTION, MEMORY, CPU, AND REGISTERS

This section provides a description of the functional pins, memory spaces, the central processing unit (CPU), and the various registers and flags.

2.1 FUNCTIONAL PIN DESCRIPTION

2.1.1 VCC and VSS

Power is supplied to the MCU using these two pins. VCC is power and VSS is the ground connection.

2.1.2 IRQ

This pin provides the capability for asynchronously applying an external interrupt to the MCU. Refer to **4.1 INTERRUPT** for additional information.

2.1.3 XTAL and EXTAL

These pins provide connections to the on-chip clock oscillator circuit. A crystal, a resistor and capacitor, or an external signal, depending on the user selectable manufacturing mask option, can be connected to these pins to provide a system clock source with various stability/cost tradeoffs. Lead lengths and stray capacitance on these two pins should be minimized. Refer to 4.4 INTERNAL CLOCK GENERATOR OPTIONS for recommendations concerning these inputs.

2.1.4 TIMER

In the input mode, the timer pin is connected to the prescaler input and serves as the timer clock. In the output mode, the timer pin signals that a time out of the timer has occurred. Refer to **SECTION 3 TIMER** for additional information.

2.1.5 **RESET**

The RESET pin is used to restart the processor of the EF6804P2 to the beginning of a program. This pin, together with the MDS pin is also used to select the operating mode of the EF6804P2. If the MDS pin is at zero volts, the normal mode is selected and the program counter is loaded with the user restart vector. However, if the MDS pin is at +5 volts, then pins PA6 and PA7 are decoded to allow selection of the operating mode. Refer to **4.3 RESET** for additional information.

2.1.6 MDS

The MDS (mode select) pin is used to place the MCU into special operating modes. If MDS is held at +5 volts at the exit of the reset state, the decoded state of PA6 and PA7 is latched to determine the operating mode (single-chip, self-check, or ROM verify). However, if MDS is held at zero volts at the exit of the reset state, the single-chip operating mode is automatically selected (regardless of PA6 and PA7 state).

For those users familiar with the EF6801 microcomputer, mode selection is similar but much less complex in the EF6804P2. No special external diodes, switches, transistors, etc. are required in the EF6804P2.

2.1.7 Input/Output Lines (PA0-PA7, PB0-PB7, PC0-PC3)

These 20 lines are arranged into two 8-bit ports (A and B) and one 4-bit port (C). All lines are programmable as either inputs or outputs under software control of the data direction registers. Refer to **SECTION 5 INPUT/OUTPUT PORTS** for additional information.

2.2 MEMORY

The MCU operates in three different memory spaces: program space, data space, and stack space. A representation of these memory spaces is shown in Figure 2-1. The program space (Figure 2-1a) contains all of the instructions that are to be executed, as well as the data required for the immediate addressing mode instructions, and the self-check and user vectors. The data space (Figure 2-1b) contains all of the RAM locations, plus I/O locations and some ROM used for storage of tables and constants. The stack space (Figure 2-1c) contains RAM which is used for stacking subroutine and interrupt return addresses.

The MCU is capable of addressing 4096 bytes of program space memory with its program counter and 256 bytes of data space memory with its instructions. The data space memory contains three bytes for port data registers, three bytes for port data direction registers, one byte for timer status/control, 64 bytes ROM, 32 bytes RAM (which includes two bytes for XP and YP indirect registers), two bytes for timer prescaler and count registers, and one byte for the accumulator. The program space section includes 288 bytes of self-check ROM, 1016 bytes program ROM, and eight bytes of vectors for self-check and user programs.

2.3 CENTRAL PROCESSING UNIT

The CPU of the EF6804 Family is implemented independently from the I/O or memory configuration. Consequently, it can be treated as an independent central processor communicating with I/O and memory via internal addresses, data, and control buses.

(a) Program Space Memory Map

	ן \$000
Reserved (All Ones)	\$ADF
	\$AE0
Self-Check ROM	ł
	\$BFF
	\$C00
	ļ
Program ROM	1
	1
	\$FF7
Self Check IRQ Vector	\$FF8-\$FF9
Self Check Restart Vector	\$FFA-\$FFB
User IRQ Vector	\$FFC-\$FFD
User Restart Vector	\$FFE-\$FFF
	J

(c) Stack Space Memory Map

Level 1	
Level 2	
Level 3	
Level 4	

(b) Data Space Memory Map

Port A Data Register	\$00
Port B Data Register	\$01
1 1 1 1 Port C Data Reg.	\$02
Not Used	\$03
Port A Data Direction Register	\$04
Port B Data Direction Register	\$05
1 1 1 1 Port C DDR	\$06
Not Used	\$07
Not Osea	\$08
Timer Status Control Register	\$09
	\$0A
Future Expansion	
	\$1F
	\$20
User Data Space ROM	
	\$5F
	\$60
Future Expansion	
	\$7F
Indirect Register X	\$80
Indirect Register Y	\$81 \$82
	102
Data Space RAM	[
	\$9F \$A0
Eutura Evpansion	
Future Expansion	
Prescaler Register	\$FC \$FD
Timer Count Register	\$FE
Accumulator	\$FF
Accumulator	1 '''

Figure 2-1. EF6804P2 MCU Address Map

2.4 REGISTERS

The EF6804 Family CPU has four registers and two flags available to the programmer. They are shown in Figure 2-2 and are explained in the following paragraphs.




Figure 2-2. Programming Model

2.4.1 Accumulator (A)

The accumulator is an 8-bit general purpose register used in all arithmetic calculations, logical operations, and data manipulations. The accumulator is implemented as the highest RAM location (\$FF) in data space and thus implies that several instructions exist which are not explicitly implemented. Refer to **6.3 IMPLIED INSTRUCTIONS** for additional information.

2.4.2 Indirect Registers (XP, YP)

These two indirect registers are used to maintain pointers to other memory locations in data space. They are used in the register-indirect addressing mode, and can be accessed with the direct, indirect, short direct, or bit set/clear addressing modes. These registers are implemented as two of the 32 RAM locations (\$80, \$81) and as such generate implied instructions and may be manipulated in a manner similar to any RAM memory location in data space. Refer to **6.3 IMPLIED INSTRUCTIONS** for additional information.

2.4.3 Program Counter (PC)

The program counter is a 12-bit register that contains the address of the next ROM word to be used (may be opcode, operand, or address of operand). The 12-bit program counter is contained in PCL (low byte) and PCH (high nibble).

2.4.4 Flags (C, Z)

The carry (C) bit is set on a carry or a borrow out of the ALU. It is cleared if the result of an arithmetic operation does not result in a carry or a borrow. The (C) bit is also set to the value of the bit tested in a bit test instruction, and participates in the rotate left instruction.

The zero (Z) bit is set if the result of the last arithmetic or logical operation was equal to zero, otherwise it is cleared.

There are two sets of these flags, one set is for interrupt processing, the other for all other routines. When an interrupt occurs, a context switch is made from the program flags to the interrupt flags (interrupt mode). An RTI forces the context switch back to the program flags (program mode). While in either mode, only the flags for that mode are available. Further, the interrupt flags will not be cleared upon entering the interrupt mode. Instead, the flags will be as they were at the exit of the last interrupt mode. Both sets of flags are cleared by reset.

2.4.5 Stack

There is a true LIFO stack incorporated in the EF6804P2 which eliminates the need for a stack pointer. Stack space is implemented in separate RAM (12-bits wide) shown in Figure 2-1c. Whenever a subroutine call (or interrupt) occurs, the contents of the PC are shifted into the top register of the stack. At the same time (same cycle), the top register is shifted to the next level deeper. This happens to all registers with the bottom register falling out the bottom of the stack.

Whenever a subroutine or interrupt return occurs, the top register is shifted into the PC and all lower registers are shifted up one level higher. The stack RAM is four levels deep. If the stack is pulled more than four times without any pushes, the address that was stored in the bottom level will be shifted into the PC.

SECTION 3 TIMER

3.1 INTRODUCTION

A block diagram of the EF6804P2 timer circuitry is shown in Figure 3-1. The timer logic in the MCU is comprised of a simple 8-bit counter (timer count register, TCR) with a 7-bit prescaler, and a timer status/control register (TSCR). The timer count register, which may be loaded under program control, is decremented towards zero by a clock input (prescaler output). The prescaler is used to extend the maximum interval of the overall timer. The prescaler tap is selected by bits 0-2 (PS0-PS2) of the timer status/control register. Bits PS0-PS2 control the actual division of the prescaler within the range of divide-by-1 (20) to divide-by-128 (27). The timer count register (TCR) and prescaler are decremented on rising clock edges. The coding of the TCSR PS0-PS2 bits produce a division in the prescaler as shown in Table 3-1.

Table 3-1. Prescaler Coding Table

ĺ	PS2	PS1	PS0	Divide By
	0	0	0	1
	0	0	1	2
ı	0	1	0	4
1	0	1	1	l a


PS2	PS1	PS0	Divide By
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128

The TIMER pin may be programmed as either an input or an output depending on the status of TOUT (TSCR bit 5). Refer to Figure 3-1. In the input mode, TOUT is a logic zero and the TIMER pin is connected directly to the prescaler input. Therefore, the timer prescaler is clocked by the signal applied from the TIMER pin. The prescaler then divides its clock input by a value determined by the coding of the TSCR bits PS0-PS2 as shown in Table 3-1. The divided prescaler output then clocks the 8-bit timer count register (TCR). When the TCR is decremented to zero, it sets the TMZ bit in the timer status/control register (TSCR). The TMZ bit can be tested under program control to perform a timer function whenever it goes high. The frequency of the external clock applied to the TIMER pin must be less than tbyte (fosc/48).

In the output mode, TOUT is a logic one and the TIMER pin is connected to the DOUT latch. Therefore, the timer prescaler is clocked by the internal sync pulse (divide-by-48 of the internal oscillator). Operation is similar to that described above for the input mode. However, in the output mode, the low-to-high TMZ bit transition is used to latch the DOUT bit of the TSCR and provide it as output for the TIMER pin.

NOTE

TMZ is normally set to logic one when the timer times out (TCR decrements to \$00); however, it may be set by a write of \$00 to the TCR or by a write to bit 7 of the TSCR.



TIMER Pin Status

TOUT	Prescaler Clock	TIMER Pin
0	TIMER Pin	Input Mode
1	Sync	Output Mode

Figure 3-1. Timer Block Diagram

During reset, the timer count register and prescaler are set to \$FF, while the timer status/control register is cleared to \$00 and the DOUT LATCH (TIMER pin is in the high-impedance input mode) is forced to a logic high. The prescaler and timer count register are implemented in data space RAM locations (\$FD, \$FE); therefore, they are both readable and writeable. A write to either will predominate over the TCR decrement-to-\$00 function; i.e., if a write and a TCR decrement-to-\$00 occur simultaneously, the write will take precedence, and the TMZ bit is not set until the next timer time out.

3.2 TIMER REGISTERS

3.2.1 Timer Count Register (TCR)



The timer count register indicates the state of the internal 8-bit counter.

3.2.2 Timer Status/Control Register (TSCR)

	7	6	5	4	3	2	1	0
I	TMZ	Not Used	TOUT	DOUT	PSI	PS2	PS1	PS0
_				TSCR Add	ress = \$09			

b7,TMZ Low-to-high transition indicates the timer count register has decremented to zero since the timer status/control register was last read. Cleared by a read of TSCR

register if TMZ was read as a logic one.

- b6 Not used.
- b5, TOUT When low, this bit selects the input mode for the timer. When high, the output

mode is selected.

- b4, DOUT Data sent to the timer output pin when TMZ is set high (output mode only).
- b3, \overline{PSI} Used to initialize the prescaler and inhibit its counting while $\overline{PSI} = 0$. The initialized value is set to \$FF. The timer count register will also be inhibited (contents unchanged). When $\overline{PSI} = 1$ the prescaler begins to count downward.
- b0, b1, b2 These bits are used to select the prescaler divide-by ratio; therefore, effecting PS0-PS1-PS2 the clock input frequency to the timer count register.

EF6804P2

3.2.3 Timer Prescaler Register

6	0
MSB	LSB
TDP A	ddross - \$ED

The timer prescaler register indicates the state of the internal 7-bit prescaler. This 7-bit prescaler divide ratio is normally determined by bits PS0-PS2 of the timer status/control register (see Table 2.1).

SECTION 4 INTERRUPT, SELF-CHECK, RESET, AND INTERNAL CLOCK GENERATOR

4.1 INTERRUPT

The EF6804P2 can be interrupted by applying a logic low signal to the IRQ pin; however, a mask option selected at the time of manufacture determines whether the negative-going edge or the actual low level is sensed to indicate an interrupt.

4.1.1 Edge-Sensitive Option

When the IRQ pin is pulled low, the internal interrupt request latch is set. Prior to each instruction fetch, the interrupt request latch is tested and, if its output is high, an interrupt sequence is initiated at the end of the current instruction (provided the interrupt mask is cleared). Figure 4-1 contains a flowchart which illustrates both the reset and interrupt sequence. The interrupt sequence consists of one cycle during which: the interrupt request latch is cleared, the interrupt mode flags are selected, the PC is saved on the stack, the interrupt mask is set, and the IRQ vector (single chip mode = \$FFC/\$FFD, self-check mode = \$FF8/\$FF9) is loaded into the PC. Internal processing of the interrupt continues until an RTI (return from interrupt) instruction is processed. During the RTI instruction, the interrupt mask is cleared and the program mode flags are selected. The next instruction of the program is then fetched and executed. Once the interrupt was initially detected and the interrupt sequence started, the interrupt request latch is cleared so that the next (second) interrupt may be detected even while the previous (first) one is being serviced. However, even though the second interrupt sets the interrupt request latch during processing of the first interrupt, the second interrupt sequence will not be initiated until completion of the interrupt service routine for the first interrupt. Completion of an interrupt service routine is always accomplished using an RTI instruction to return to the main program. The interrupt mask (which is not directly available to the programmer) is cleared during the last cycle of the RTI instruction.

4.1.2 Level-Sensitive Option

The actual operation of the level-sensitive and edge-sensitive options are similar except that the level-sensitive option does not have an interrupt request latch. With no interrupt request latch, the logic level of the $\overline{\text{IRQ}}$ pin is checked for detection of the interrupt. Also, in the interrupt sequence, there is no need to clear the interrupt request latch. These differences are illustrated in the flowchart of Figure 4-1.

4.1.3 Power Up and Timing

During the power-up sequence the interrupt mask is set to preclude any false or "ghost" interrupts from occurring. To clear the interrupt mask, the programmer should write a JSR (instead of a JMP) instruction to an initialization routine as the first instruction in a program. The initialization routine




Figure 4-1. Reset and Interrupt Processing Flowchart

should end with an RTI (instead of RTS). Maximum interrupt response time is eight machine (t_{byte}) cycles (see **4.4 INTERNAL CLOCK GENERATOR OPTIONS**). This includes five machine cycles for the longest instruction, plus one machine cycle for stacking the PC and switching flags, plus two machine cycles for synchronization of the IRQ input with the internal clock. Minimum response time is one machine cycle for stacking PC and switching flags (see **2.4.4 Flags (C, Z)**).

4.2 SELF-CHECK

The self check capability of the EF6804P2 MCU provides an internal check to determine if the part is functional. A schematic diagram of the self-check connections is shown in Figure 4-2. To perform a functional check of the MCU, connect it as shown in Figure 4-2a and monitor the LEDs for a 00100 (\$04) pattern on port A. To initiate a ROM self-check of the memory simply connect the circuit as shown in Figure 4-2b and check that the "good" LED turns on to indicate a good memory. The ROM verify uses a cyclical redundancy check (CRC) to conduct a ROM check by means of signature analysis circuit. This circuit consists of two 8-bit shift registers configured to perform the check using the CCITT polynominal.


4.3 RESET


The MCU can be reset in two ways: by initial power up (see Figure 4-1) and by the external reset input (RESET). During power up, a delay of tRHL is needed before allowing the RESET input to go high. This time delay allows the internal clock generator to stabilize. Connecting a capacitor and resistor to the RESET input, as shown in Figure 4-3, typically provides sufficient delay.

4.4 INTERNAL CLOCK GENERATOR OPTIONS

The internal clock generator circuit is designed to require a minimum of external components. A crystal, a resistor-capacitor, or an external signal may be used to generate a system clock with various stability/cost tradeoffs. A manufacturing mask option is required to select either the crystal oscillator or the RC oscillator circuit. The different clock generator option connection methods are shown in Figure 4-4, crystal specifications and suggested PC board layouts are given in Figure 4-5, resistor-capacitor selection graph is given in Figure 4-6, and a timing diagram is illustrated in Figure 4-7. The crystal oscillator startup time is a function of many variables: crystal parameters (especially RS), oscillator load capacitance (CL), IC parameters, ambient temperature, and supply voltage. To ensure rapid oscillator startup, neither the crystal characteristics nor the load capacitance should exceed recommendations.

The oscillator output frequency is internally divided by four to produce the internal $\phi 1$ and $\phi 2$ clocks. The $\phi 1$ clock is divided by twelve to produce a machine byte (cycle) clock. A byte cycle is the smallest unit needed to execute any operation (i.e., increment the program counter). An instruction may need two, four, or five byte cycles to execute.





#Used with crystal option only.

(b) Simple ROM Verify Check

Figure 4-2. Self-Check Circuit





Figure 4-3. Power-Up Reset Delay Circuit






Figure 4-4. Clock Generator Options




Figure 4-5. Crystal Motional Arm Parameters and Suggested PC Board Layout





Figure 4-6. Typical Frequency Selection For Resistor-Capacitor Oscillator Option (C_L = 17 pF)






Figure 4-7. Clock Generator Timing Diagram



SECTION 5 INPUT/OUTPUT PORTS

5.1 INPUT/OUTPUT

There are 20 input/output pins. All pins (port A, B, and C) are programmable as either inputs or outputs under software control of the corresponding data direction register (DDR). The port I/O programming is accomplished by writing the corresponding bit in the port DDR to a logic one for output or a logic zero for input. On reset, all the DDRs are initialized to a logic zero state to put the ports in the input mode. The port output registers are not initialized on reset but should be initialized before changing the DDR bits to avoid undefined levels. When programmed as outputs, the latched output data is readable as input data, regardless of the logic levels at the output pin due to output loading; see Figure 5-1. All input/output pins are LSTTL compatible as both inputs and outputs. In addition, all three ports may have one of two mask options: 1) internal pullup resistor for CMOS output compatibility, or 2) open drain output. The address map in Figure 2-1 gives the address of data registers and DDRs. The register configuration is discussed under the registers paragraph below and Figure 5-2 provides some examples of port connections.







Figure 5-1. Typical I/O Port Circuitry




LSTTL Driving Port A Directly




CMOS or LSTTL Driving Port B Directly




(a) Input Mode



Port A, bit 7 programmed as output, driving CMOS loads and bit 4 driving one LSTTL load directly (using CMOS output option).



Port B, bit 0, and bit 1 programmed as output, driving LEDs directly.



Port C open drain option, with bits 0-3 programmed as output, driving CMOS load via wired-ORed configuration.

(b) Output Mode

Figure 5-2. Typical Port Connections

The latched output data bit (see Figure 5-1) may always be written. Therefore, any write to a port writes to all of its data bits even though the port DDR is set to input. This may be used to initialize the data registers and avoid undefined outputs; however, care must be exercised when using read-modify-write instructions since the data read corresponds to the pin level if the DDR is an input (0) and corresponds to the latched output data when the DDR is an output (1). The 20 bidirectional lines may be configured by port to be LSTTL (standard configuration), LSTTL/CMOS (mask option), or open drain (mask option). Port B outputs are LED compatible.


NOTE

The mask option only allows changes by port. For example, if the customer wishes PA7 to be open drain, then PA0-PA7 must all be open drain.

5.2 REGISTERS


The registers described below are implemented as RAM locations and thus may be read or written.

5.2.1 Port Data Register



The source of data read from the port data register will be the port I/O pin or previously latched output data depending upon the contents of the corresponding data direction register (DDR). The destination of data written to the port data register will be an output data latch. If the corresponding data direction register (DDR) for the port I/O pin is programmed as an output, the data will then appear on the port pin.

5.2.2 Port Data Direction Register



The port DDRs configure the port pins as either inputs or outputs. Each port pin can be programmed individually to act as an input or an output. A zero in the pins corresponding bit position will program that pin as an input while a one in the pins corresponding bit position will program that pin as an output.

SECTION 6 SOFTWARE AND INSTRUCTION SET

6.1 SOFTWARE

6.1.1 Bit Manipulation

The EF6804P2 MCU has the ability to set or clear any register or single random access memory (RAM) writable bit with a single instruction (BSET, BCLR). Any bit in data space, including ROM, can be tested, using the BRSET and BRCLR instructions, and the program may branch as a result of its state. The carry bit equals the value of the bit referenced by BRSET or BRCLR. A rotate instruction may then be used to accumulate serial input data in a RAM location or register. The capability to work with any bit in RAM, ROM, or I/O allows the user to have individual flags in RAM or to handle I/O bits as control lines.

The coding example in Figure 6-1 illustrates the usefulness of the bit manipulation and test instructions. Assume that the MCU is to communicate with an external serial device. The external device has a data ready signal, a data output line, and a clock line (to clock data one bit at a time, MSB first, out of the device). The MCU waits until the data is ready, clocks the external device, picks up the data in the carry flag (C bit), clears the clock line, and finally accumulates the data bit in the accumulator.




Figure 6-1. Bit Manipulation Example

6.1.2 Addressing Modes

The EF6804P2 MCU has nine addressing modes which are explained briefly in the following paragraphs. The EF6804P2 deals with objects in three different address spaces: program space, data space, and stack space. Program space contains the instructions which are to be executed, plus the data for immediate mode instructions. Data space contains all of the RAM locations, XP and YP registers, accumulator, timer, I/O locations, and some ROM (for storage of tables and constants). Stack space contains RAM for use in stacking the return addresses for subroutines and interrupts.

The term "Effective Address" (EA) is used in describing the address modes. EA is defined as the address from which the argument for an instruction is fetched or stored.

- **6.1.2.1 IMMEDIATE.** In the immediate addressing mode, the operand is located in program ROM and is contained in a byte following the opcode. The immediate addressing mode is used to access constants which do not change during program execution (e.g., a constant used to initialize a loop counter).
- **6.1.2.2 DIRECT.** In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the 256 bytes in data space memory with a single two-byte instruction.
- **6.1.2.3 SHORT DIRECT.** The MCU also has four locations in data space RAM (\$80, \$81, \$82, \$83) which may be used in a short-direct addressing mode. In this mode the opcode determines the data space RAM location, and the instruction is only one byte. Short direct addressing is a subset of the direct addressing mode. (The XP and YP registers are at locations \$80 and \$81 respectively.)
- **6.1.2.4 EXTENDED.** In the extended addressing mode, the effective address is obtained by concatenating the four least significant bits of the opcode with the byte following the opcode (12-bit address). Instructions using the extended addressing mode (JMP, JSR) are capable of branching anywhere in program space. An extended addressing mode instruction is two bytes long.
- **6.1.2.5 RELATIVE.** The relative addressing mode is only used in conditional branch instructions. In relative addressing, that address is formed by adding the sign extended lower five bits of the opcode (the offset) to the program counter if and only if the condition is true. Otherwise, control proceeds to the next instruction. The span of relative addressing is from -15 to +16 from the opcode address. The programmer need not worry about calculating the correct offset when using the assembler since it calculates the proper offset and checks to see if it is within the span of the branch.
- **6.1.2.6 BIT SET/CLEAR.** In the bit set/clear addressing mode, the bit to be set or cleared is part of the opcode, and the byte following the opcode specifies the direct address of the byte in which the specified bit is to be set or cleared. Thus, any bit in the 256 locations of data space memory, which can be written to, can be set or cleared.

- **6.1.2.7 BIT TEST AND BRANCH.** The bit test and branch addressing mode is a combination of direct addressing and relative addressing. The bit and condition (set or clear) which is to be tested is included in the opcode, and the data space address of the byte to be tested is in the single byte immediately following the opcode byte. The third byte is sign extended to twelve bits and becomes the offset added to the program counter if the condition is true. The single three-byte instruction allows the program to branch based on the condition of any bit in data space memory. The span of branching is from -125 to +130 from the opcode address. The state of the tested bit is also transferred to the carry flag.
- **6.1.2.8 REGISTER-INDIRECT.** In the register-indirect addressing mode, the operand is at the address (in data space) pointed to by the contents of one of the indirect registers (X or Y). The particular X or Y register is selected by bit 4 of the opcode. Bit 4 of the opcode is then decoded into an address which selects the desired X or Y register (\$80 or \$81). A register-indirect instruction is one byte long.
- **6.1.2.9 INHERENT.** In the inherent addressing mode, all the information necessary to execute the instruction is contained in the opcode. These instructions are one byte long.

6.2 INSTRUCTION SET

The EF6804P2 MCU has a set of 42 basic instructions which when combined with nine addressing modes produce 242 usable opcodes. They can be divided into five different types: register/memory, read-modify-write, branch, bit manipulation, and control. The following paragraphs briefly explain each type. All the instructions within a given type are presented in individual tables.

5.2.1 Register/Memory Instructions

Most of these instructions use two operands. One operand is the accumulator and the other perand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operands. Refer to Table 6-1.

6.2.2 Read-Modify-Write Instructions

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. There are ten instructions which utilize read-modify-write cycles. All INC and DEC forms along with all bit manipulation instructions use this method. Refer to Table 6-2

6.2.3 Branch Instructions

The branch instructions cause a branch from the program when a certain condition is met. Refer to Table 6-3.

6.2.4 Bit Manipulation Instructions

These instructions are used on any bit in data space memory. One group either sets or clears. The other group performs the bit test branch operations. Refer to Table 6-4.

Table 6-1. Register/Memory Instructions

										Addi	ressing A	Aodes									
			Indi	irect		1	mmedia	te		Direct			Inherent			Extende	rd	SI	nort-Dire	ict	1
Function	Mnem	Op:	YP	Bytes	Cycles	Opcode	# Bytes	Cycles	Opcode	# Bytes	# Cycles	Opcode	# Bytes	Cycles	Opcode	Bytes	Cycles	Opcode	# Bytes	Cycles	Specia Notes
Load A from Memory	LDA	EO	FO	1	4	E8	2	4	F8	2	4	-	-	_	-	-	-	AC-AF	1	4	1
Load XP from Memory	LDXI	-	-	-	-	В0	3	4	-	-	-	-	-	-	-	-	-	T -	-	-	4
Load YP from Memory	LDYI	-	-	-	-	В0	3	4	-	-	-	T -	-	-	-	-	-	-	-	-	4
Store A in Memory	STA	E1	F1	1	4	-	-	-	F9	2	4	-	-	-	-	-	-	BC-BF	1	4	2
Add to A	ADD	E2	F2	1	4	EA	2	4	FA	2	4	-	-	-	-	-	-	-	-	-	-
Subtract from A	SUB	E3	F3	. 1	4	EB	2	4	FB	2	4	-	_	-	-	-	-	-	-	_	T-
Arithmetic Compare with Memory	СМР	E4	F4	1	4	EC	2	4	FC	2	4	-	-	-		- 、	_	-	-	-	-
AND Memory to A	AND	E5	F5	1	4	ED	2	4	FD	2	4	-	-	-	-	-	-	-	-	-	-
Jump to Subroutine	JSR	_	-	-	-	-	-	-		-	-	-	-	-	8 (TAR)	2	. 4	-	-	-	3
Jump Unconditional	JMP	_	-	-	-	-	-	-	-	-	-	-	-	-	9 (TAR)	2	4	-	-	-	3
Clear A	CLRA	-	-	-	-	-	-	-	FB	2	4	-	-	-	-	-	-	-	-	-	-
Clear XP	CLRX	-	_	l -	-	. –	-		FB	2	4	-	-		-	_	-	-	_	-	-
Clear YP	CLRY	-	-	-	-	-	-	-	FB	2	4	-			-	-	-	-	-	-	-
Complement A	СОМА	-	-	-	-	-	-	-	-	-	-	B4	1	4	-	-	-	-	-	-	-
Move Immediate Value to Memory	MVI	-	-	-		во	3	4	во	3	4	-	-	-	-	-	-	-	-	-	5
Rotate A Left and Carry	ROLA	-	-	-	-	-	-	-	-	-	-	B5	1	4	-	-	-	-	-	-	-
Arithmetic Left Shift of A	ASLA	_	_	_	-	_	_	_	FA	2	4	_	_	_	-	_	-	_	_	_	_

SPECIAL NOTES

- 1. In Short-Direct addressing, the LDA mnemonic represents opcode AC, AD, AE, and AF. This is equivalent to RAM locations \$80 (AC), \$81 (AD), \$82 (AE), and \$83 (AF)
- 2. In Short-Direct addressing, the STA mnemonic represents opcode BC, BD, BE, and BF. This is equivalent to RAM locations \$80 (BC), \$81 (BD), \$82 (BE), and \$83 (BF).
- In Extended addressing, the four LSBs of the opcode (Mnemonic JSR and JMP) are formed by the four MSBs of the target address. (TAR)
 In Immediate addressing, the LDXI and LDXI are mnemonics which are recognized as follows:

LDXI = MVI \$80,data

LDYI = MVI \$81,data

Where data is a one-byte hexadecimal number.

5. The MVI instruction refers to both Immediate and Direct addressing.

Table 6-2. Read-Modify-Write Instructions

		[Addressing Modes											
			Indirect Direct Short-Direct											
		Орс	ode	#	#		#	#		#	#	Special		
Function	Mnem	XP	YP	Bytes	Cycles	Opcode	Bytes	Cycles	Opcode	Bytes	Cycles	Notes		
Increment Memory Location	INC	E6	F6	1	4	FE	2	4	A8-AB	1	4	1, 3		
Increment A	INCA	_	_	-	_	FE	2	4		-	_	-		
Increment XP	INCX	-	_	_	_		_	_	A8	1	4			
Increment YP	INCY		_	-				_	A9	1	4	T -		
Decrement Memory Location	DEC	E7	F7	1	4	FF	2	4	B8-BB	1	4	2, 4		
Decrement A	DECA		_		_	FF	2	4	_	-	_	-		
Decrement XP	DECX	_		_	_	_	-	_	B8	1	4			
Decrement YP	DECY	_	_		_	_	_	_	B9	1	4	_		

SPECIAL NOTES

- 1. In Short-Direct addressing, the INC mnemonic represents opcode A8, A9, AA, and AB. These are equivalent to RAM locations \$80 (A8), \$81 (A9), \$82 (AA), and \$83 (AB).
- 2. In Short-Direct addressing, the DEC mnemonic represents opcode B8, B9, BA, and BB. These are equivalent to RAM locations \$80 (B8), \$81 (B9), \$82 (BA), and \$83 (BB).
- 3. In Indirect addressing, the INC mnemonic represents opcode E6 or F6, and causes the location pointed to by XP (E6 opcode) or YP (F6 opcode) to be incremented.
- 4. In Indirect addressing, the INC mnemonic represents opcode E7 or F7, and causes the location pointed to by XP (E7 opcode) or YP (F7 opcode) to be incremented.

Table 6-3. Branch Instructions

		Relative Addressing Mode								
Function	Mnem	Opcode	# Bytes	# Cycles	Special Notes					
Branch if Carry Clear	BCC	40-5F	1	2	1					
Branch if Higher or Same	(BHS)	40-5F	1	2	1, 2					
Branch if Carry Set	BCS	60-7F	1	2	1					
Branch if Lower	(BLO)	60-7F	1	2	1, 3					
Branch if Not Equal	BNE	00-1F	1	2	1					
Branch if Equal	BEQ	20-3F	1	2 .	1					

SPECIAL NOTES

- Each mnemonic of the Branch Instructions covers a range of 32 opcodes; e.g., BCC ranges from 40 through 5F. The
 actual memory location (target address) to which the branch is made is formed by adding the sign extended lower five
 bits of the opcode to the contents of the program counter.
- The BHS instruction (shown in parentheses) is identical to the BCC instruction. The C bit is clear if the register was higher or the same as the location in the memory to which it was compared.
- The BLO instruction (shown in parentheses) is identical to the BCS instruction. The C bit is set if the register was lower than the location in memory to which it was compared.

Table 6-4. Bit Manipulation Instructions

		Addressing Modes								
		В	Bit Set/Clear Bit Test and Branch							
Function	Mnem	Opcode	# Bytes	# Cycles	Opcode	# Bytes	# Cycles	Special Note		
Branch IFF Bit n is set	BRSET n (n=0 7)	_	-	_	C8+n	3	5	1		
Branch IFF Bit n is clear	BRCLR n (n=07)		_	_	C0+n	3	5	1		
Set Bit n	BSET n (n=07)	D8+n	2	4	_	_		1		
Clear Bit n	BCLR n (n=0 7)	D0+n	. 2	4	_	_		1		

SPECIAL NOTE

The opcode is formed by adding the bit number (0-7) to the basic opcode. For example: to clear bit six using the BSET6
instruction the opcode becomes DE (D8+6); BCLR5 becomes (C0+5); etc.

EF6804P2

6.2.5 Control Instructions

The control instructions control the MCU operations during program execution. Refer to Table 6-5.

6.2.6 Alphabetical Listing

The complete instruction set is given in alphabetical order in Table 6-6. There are certain mnemonics recognized by the assember and converted to other instructions. The fact that all registers and accumulator are in RAM allows many implied instructions to exist. The implied instructions recognized by the assembler are identified in Table 6-6.

6.2.7 Opcode Map Summary

Table 6-7 contains an opcode map for the instructions used on the MCU.

6.3 IMPLIED INSTRUCTIONS

Since the accumulator and all other registers are located in RAM many implied instructions exist. The assembler-recognized implied instructions are given in Table 6-6. Some examples not recognized by the assembler are shown below.

BCLR,7 \$FF	Ensures accumulator is plus
BSET,7 \$FF	Ensures accumulator is minus
BRCLR,7 \$FF	Branch iff accumulator is plus
BRSET,7 \$FF	Branch iff accumulator is minus
BRCLR,7 \$80	Branch iff X is plus (BXPL)
BRSET,7 \$80	Branch iff X is minus (BXMI)
BRCLR,7 \$81	Branch iff Y is plus (BYPL)
BRSET,7 \$81	Branch iff Y is minus (BYMI)

Table 6-5. Control Instructions

					Add	Iressing Mo	odes				
		Short-Direct Inherent Relative									
			#	#		#	#		#	#	Special
Function	Mnem	Opcode	Bytes	Cycles	Opcode	Bytes	Cycles	Opcode	Bytes	Cycles	Notes
Transfer A to XP	TAX	BC	1	4	-	_	_	-	-	_	_
Transfer A to YP	TAY	BD	1	4	-	_	_		-		_
Transfer XP to A	TXA	AC	1	4	_	_	-	-	_	_	_
Transfer YP to A	TYA	AD	1	4	_	_	_	_	-	_	_
Return from Subroutine	RTS	-	-	_	B3	1	2	_	_	_	_
Return from Interrupt	RTI	_	_	_	B2	1	2	_	_	_	_
No-Operation	NOP	_			_		_	_	_	_	1

SPECIAL NOTE

1. The NOP instruction is equivalent to a branch if equal (BEQ) to the location designated by PC+1.

Table 6-6. Instruction Set

					ddressing Mo	des				FI	Flags		
		T		Short	Bit/Set	Bit-Test-	Register	I			ĭ		
Mnemonic	Inherent	Immediate	Direct	Direct	Clear	Branch	Indirect	Extended	Relative	Z	С		
ADD		х	X				×			۸	٨		
AND		×	×				X			۸	•		
ASLA			Assem	bler converts	this to "ADD	\$FF''				•	•		
BCC									X	۸	٨		
BCLR					X					•	•		
BCS									X	•	•		
BEQ									X	•	•		
BHS			Assem	bler converts	this to "BCC"					• .	•		
BLO			Assem	bler converts	this to "BCS"					•	•		
BNE									X	•	•		
BRCLR						×				•	٨		
BRSET						Х				•	٨		
BSET					X					•	•		
CLRA			Assem	bler converts	this to "SUB	\$FF''				۸	۸		
CLRX			Assem	bler converts	this to "MVI	# 0, \$80"				•	•		
CLRY			Assem	bler converts	this to "MVI	# 0, \$81"				•	•		
CMP		X	X				X			^	٨		
COMA	X				1					۸	٨		
DEC			Х	X		Ī	×			٨	•		
DECA			Assem	bler converts	this to "DEC	\$FF"				۸	•		
DECX			Assem	bler converts	this to "DEC	\$80''				۸	•		
DECY			Assem	bler converts	this to "DEC	\$81′′				٨	•		
INC			X	X			X	1		. ^	•		
INCA			Assem	bler converts	this to "INC \$	FF"				٨	•		
INCX			Assem	bler converts	this to "INC \$	80''				´ ^	•		
INCY			Assem	bler converts	this to "INC \$	81"				٨	•		
JMP					T			×		•	•		
JSR						1		X		•	•		
LDA		×	Х	X	1	1	Х	†		٨	•		
LDXI	1	1	Assem	bler converts	this to "MVI	DATA, 330"				•	•		
LDYI			Assem	bler converts	this to "MVI	DATA, \$81"				•	•		
MVI		x	X			1		1		•	•		
NOP		1	Assem	bler converts	this to "BEQ	(PC) + 1"				•	•		
ROLA	T X			T	T	1		1		^			
RTI	×	1			1					٨	^		
RTS	×									•	•		
STA			х	×			×	1			•		
SUB		×	х		1		×	1		٨	^		
TAX			Assem	bler converts	this to "STA \$	80''	•			Λ	•		
TAY					this to "STA \$					٨	•		
TXA					this to "LDA \$					۸	•		
TYA			Assem	bler converts	this to "LDA \$	31"				۸	•		

Table 6-7 . E F6804P2 Microcomputer

							Branch In	st	tructions						
Low		0	1 0001	I	2 0010		3 0011		4 0100		5 0101		6 0110		7 0111
0	2	BNE REL	BNE 1 REL	1	BEQ REL	2	BEQ REL	1	BCC	1	BCC REL	2	BCS REL	2	BCS REL
1 0001	2	BNE REL	BNE REL	1	BEQ REL	2	BEQ REL	2	BCC	2	BCC REL	2	BCS REL	2	BCS REL
2 0010	2	BNE REL	BNE REL	1	BEQ REL	2	BEQ REL	1	BCC	2	BCC REL	2	BCS REL	2	BCS REL
3 0011	1	BNE REL	BNE REL	1	BEQ REL	2	BEQ REL	1	BCC	1	BCC REL	2	BCS REL	1	BCS REL
4 0100	1	BNE REL	BNE 1 REL	_	BEQ REL	1	BEQ REL	1	BCC	1	BCC REL	2 1	BCS REL	1	BCS REL
5 0101	1	BNE REL		_	BEQ REL	1	BEQ REL		BCC REL	1	BCC REL	2	BCS REL	1	BCS REL
6 0110	1	BNE REL	BNE REL	1	BEQ REL	1	BEQ REL	1	BCC	1	BCC REL	1	BCS REL	_	BCS REL
7 0111	1	BNE REL		1	BEQ REL	1	BEQ REL	1	BCC	1	BCC REL	2	BCS REL	1	BCS REL
8 1000	1	BNE REL	BNE REL	1	BEQ REL	1	BEQ REL	1	BCC	2	BCC REL	1	BCS REL	1	BCS REL
9	1	BNE REL	BNE REL	1	BEQ REL	1	BEQ REL	1	BCC	1	BCC REL	1	BCS REL	1	BCS REL
A 1010	1	BNE REL	BNE REL	1	BEQ REL	1	BEQ REL	1	BCC	1	BCC REL	1	BCS REL	1	BCS REL
B 1011	1	BNE REL	BNE REL	1	BEQ REL	1	BEQ REL	1	BCC	1	BCC REL	1	BCS	1	BCS REL
C 1100	1	BNE REL		1	BEQ REL		BEQ REL	1	BCC	1	BCC REL	2	BCS REL	2	BCS REL
D 1101	1	BNE REL			BEQ REL	_	BEQ REL		BCC REL		BCC REL	1	BCS REL		BCS REL
E 1110	2	BNE REL	BNE 1 REL	2	BEQ	2	BEQ REL	1	BCC	2	BCC REL	1	BCS REL	2	BCS REL
F 1111	2	BNE REL	BNE 1 REL	1	BEQ	1	BEQ REL	1	BCC	2	BCC REL	1	BCS REL	1	BCS REL

Abbreviations for Address Modes

INH Inherent

S-D **Short Direct**

B-T-B Bit Test and Branch

IMM Immediate DIR

Direct

EXT Extended

Relative REL

BSC Bit Set/Clear

R-IND Register Indirect


Indicates Instruction Reserved for Future Use

Indicates Illegal Instruction

Instruction Set Opcode Map

T	Register/Memory, Control, and Read/Modify/Write Instructions								Instructions Read/			Register/M Read/Mo			
	8 1000		9 1001	A 1010		B 1011		C 1100		D 1101		E 1110		F 1111	Hi
4	JSRn EXT	4	JMPn EXT	*	3	MVI	5 3	BRCLR0 B-T-B	4	BCLR0	4	LDA R-IND	4	LDA R-IND	0
4	JSRn EXT	4	JMPn EXT	*		*	5	BRCLR1 B-T-B	4	BCLR1	4	STA R-IND	4	STA R-IND	1 0001
4 2	JSRn EXT	4	JMPn EXT	*	1	RTI	5	BRCLR2 BT-B	4	BCLR2	4	ADD R-IND	4	ADD R-IND	2
2	JSRn EXT	4	JMPn EXT	*	1	RTS	5	BRCLR3	4	BCLR3	4	SUB R-IND	1	SUB R-IND	3 0011
2	JSRn EXT	4	JMPn EXT	*	1	COMA	5	BRCLR4 B-T-B	4	BCLR4	1	CMP R-IND	1	CMP R-IND	4 0100
2	JSRn EXT	2	JMPn EXT	*	1	ROLA INH	5 3	BRCLR5	2	BCLR5	1	AND R-IND	1	AND R-IND	5 0101
2	JSRn EXT	4	JMPn EXT	*		*	5	BRCLR6 B-T-B	2	BCLR6	1	INC R-IND	1	INC R-IND	6 0110
2	JSRn EXT	2	JMPn EXT	*		*	3	BRCLR7	2	BCLR7	1	DEC R-IND	1	DEC R-IND	7 0111
4 2	JSRn EXT	2	JMPn EXT	1 INC 1 S-E	1	DEC s-D	3	BRSET0 B-T-B	2	BSET0	2	LDA IMM	2	LDA DIR	8 1000
2	JSRn EXT	2	JMPn EXT	4 INC 1 S-D	1	DEC s-D	5 3	BRSET1 B-T-B	2	BSET1 BSC		#	2	STA DIR	9 1001
2	JSRn EXT	2	JMPn EXT	4 INC 1 S-D	1	DEC s-D	5 3	BRSET2 B-T-B	2	BSET2	4	ADD	2	ADD DIR	A 1010
2	JSRn EXT	4	JMPn EXT	4 INC 1 S-D	1	DEC s-D	3	BRSET3 B-T-B	4	BSET3	4	SUB	2	SUB	B 1011
2	JSRn EXT	4	JMPn EXT	4 LDA 1 S-0	1	STA s-D	3	BRSET4	2	BSET4	4	СМР	4	CMP DIR	C 1100
2	JSRn EXT	4	JMPn EXT	4 LDA 1 S-D	1	STA s-D	5 3	BRSET5 B-T-B	4	BSET5	4	AND	2	AND DIR	D 1101
2	JRSn EXT	4	JMPn EXT	4 LDA 1 S-D	4	STA s-D	5 3	BRSET6 B-T-B	4	BSET6		#	4	INC DIR	E 1110
4 2	JSRn EXT	4	JMPn EXT	4 LDA 1 S-D	1	STA s-D	5	BRSET7 B-T-B	4	BSET7		#	4	DEC	F 1111

LEGEND



SECTION 7 ELECTRICAL SPECIFICATIONS

7.1 INTRODUCTION

This section contains the electrical specifications and associated timing for the EF6804P2

7.2 MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to $+7.0$	٧
Input Voltage	Vin	-0.3 to +7.0	V
Operating Temperature Range	TA	TL to TH	°C
Standard or L suffix	} .	0 to 70	1
V suffix	1	-40 to 85	1
T suffix		-40 to 105	1
Storage Temperature Range	T _{stg}	-55 to 150	°C
Junction Temperature Range Plastic PLCC	Tj	150 150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages of electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \leq V_{in}$ or $V_{out} \geq V_{CC}$. Reliability of operation is enhanced if unused inputs except EXTAL are connected to an appropriate logic voltage level (e.g., either V_{SS} or V_{CC}).

7.3 THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance	θJA		∘C/W
Plastic	ļ	70	
PLCC		90	




Figure 7-1. LSTTL Equivalent Test Load (Port B)




Figure 7-2. CMOS Equivalent Test Load (Ports A, B, C)




Figure 7-3. LSTTL Equivalent Test Load (Ports A, C, and TIMER)

7.4 POWER CONSIDERATIONS

The average chip-junction temperature, TJ, in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \cdot \theta_{JA}) \tag{1}$$

Where:

TA = Ambient Temperature, °C

θ, JA = Package Thermal Resistance, Junction-to-Ambient, °C/W

PD = PINT + PPORT

PINT = ICC × VCC, Watts - Chip Internal Power

PPORT = Port Power Dissipation, Watts - User Determined

For most applications PPORT ◀ PINT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between PD and TJ (if PPORT is neglected) is:

$$P_D = K \div (T_J + 273^{\circ}C)$$
 (2)

(3)

Solving equations 1 and 2 for K gives:

$$K = P_{D} \cdot (T_A + 273 ^{\circ}C) + \theta_{JA} \cdot P_{D}^2$$

Where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring PD (at equilibrium) for a known TA. Using this value of K the values of PD and TJ can be obtained by solving equations (1) and (2) iteratively for any value of TA.

7.5 ELECTRICAL CHARACTERISTICS ($V_{CC} = +5.0 \text{ Vdc} \pm 0.5 \text{ Vdc}$, $V_{SS} = 0 \text{ Vdc}$, $T_A = T_L$ to T_H unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Internal Power Dissipation - No Port Loading T _A = 0°C	PINT	-	135	170	m۷
$T_A = -40$ °C			-	210	
Input High Voltage	VIH	4.0		Vcc	V
Input Low Voltage	VIL	v _{ss}	_	0.8	V
Input Capacitance	C _{in}	_	10	_	pF
Input Current (IRQ, RESET)	lin	_	2	20	μΑ

7.6 SWITCHING CHARACTERISTICS (V_{CC} = +5.0 V_{dc} ± 0.5 V_{dc} , V_{SS} = GND, T_A = T_L to T_H unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Oscillator Frequency	fosc	4.0	-	11.0	MHz
Bit Time	^t bit	0.364		1.0	μS
Byte Cycle Time	t _{byte}	4.36	_	12.0	μS
IRQ and TIMER Pulse Width	twL,twH	2xt _{byte}	-		
RESET Pulse Width	tRWL	2xt _{byte}	-		_
RESET Delay Time (External Capacitance = 1.0 μF)	tRHL	100	_	_	ms

7.7 PORT DC ELECTRICAL CHARACTERISTICS (V_{CC} = +5.0 Vdc ± 0.5 Vdc, V_{SS} = GND, T_A = T_L to T_H unless otherwise noted)


Characteristic	Symbol	Min	Тур	Max	Unit
Timer and Ports A and C (Stand	ard)				
Output Low Voltage, I _{Load} =0.4 mA	VOL			0.5	y
Output High Voltage, I _{Load} = -50 μA	Voн	2.3	_	_	٧
Input High Voltage	VIH	2.0	_	VCC	٧
Input Low Voltage	VIL	v _{ss}	-	0.8	V
Hi-Z State Input Current	ITSI	_	4	40	μА
Ports A and C (Open Drain)					
Output Low Voltage, I _{Load} = 0.4 mA	VOL	-	_	0.5	٧
Input High Voltage	VIH	2.0	_	VCC	٧
Input Low Voltage	V _{IL}	v_{ss}		0.8	٧
Hi-Z State Input Current	^I TSI	-	4	40	μΑ
Open Drain Leakage (Vout = VCC)	ILOD	_	4	40	μA
Ports A and C (CMOS Drive)					
Output Low Voltage, ILoad=0.4 mA (Sink)	VOL	-		0.5	٧
Output High Voltage, I _{Load} = -10 μA	Voн	V _{CC} - 1.0	_	-	٧
Output High Voltage, I _{Load} = - 50 μA	VOH	2.3	-	-	٧
Input High Voltage, ILoad = -300 µA Max	VIH	2.0		Vcc	V
Input Low Voltage, I _{Load} = -300 µA Max	VIL	V _{SS}	_	0.8	٧
Hi-Z State Input Current (Vin=0.4 V to VCC)	ITSI			- 300	μΑ
Port B (Standard)					
Output Low Voltage, I _{Load} = 1.0 mA	VOL	_	_	0.5	V
Output Low Voltage, I _{Load} = 10 mA (Sink)	VOL	_	_	1.5	٧
Output High Voltage, I _{Load} = - 100 _# A	Voн	2.3	_	_	٧
Input High Voltage	VIH	2.0	_	Vcc	٧
Input Low Voltage	VIL	V _{SS}	_	0.8	V
Hi-Z State Input Current	ITSI	_	8	80	μA
Port B (Open Drain)					
Output Low Voltage, I _{Load} = 1.0 mA	VOL	-	-	0.5	V
Output Low Voltage, I _{Load} = 10 mA (Sink)	VOL		_	1.5	٧
Input High Voltage	VIH	2.0	_	Vcc	V
Input Low Voltage	VIL	v_{ss}	_	0.8	٧
Hi-Z State Input Current	ITSI	-	8	80	μА
Open Drain Leakage (Vout=VCC)	ILOD	-	8	80	μA
Port B (CMOS Drive)					
Output Low Voltage, I _{Load} = 1.0 mA	VOL	_	-	0.5	٧
Output High Voltage, I _{Load} = 10 mA (Sink)	VOL	_	-	1.5	٧
Output High Voltage, I _{Load} = -10 μA	Vон	V _{CC} – 1.0	_	_	٧
Output High Voltage, I _{Load} = - 100 μA	Vон	2.3	_	_	٧
Input High Voltage, ILoad = -300 µA Max		2.0	_	Vcc	V
	VIH			, ,,,,	1 '
Input Low Voltage, I _{Load} = -300 μA Max	VIL	V _{SS}		0.8	V




SECTION 8 MECHANICAL DATA


This section contains the pin assignment and package dimension diagrams for the EF6804P2 microcomputer.

8.1 PIN ASSIGNMENTS






8.2 PHYSICAL DIMENSIONS



CB-132

P SUFFIX
PLASTIC PACKAGE







FN SUFFIX PLCC 28

SECTION 9 ORDERING INFORMATION

9.1 INTRODUCTION

The following information is required when ordering a custom MCU. The information may be transmitted to THOMSON SEMICONDUCTEURS in the following media:

EPROM(s), 2716 or 2732 EFDOS/MDOS* disk file

To initiate a ROM pattern for the MCU, it is necessary to first contact your local field service office, local sales person, or your local THOMSON SEMICONDUCTEURS representative.

9.1.1 **EPROMs**

One 2716 or one 2732 type EPROM, programmed with the customer program (positive logic sense for address and data), may be submitted for pattern generation. Since all program and data space information will fit on one 2716 EPROM, the EPROM must be programmed as follows in order to emulate the EF6804P2 MCU: start the data space ROM at EPROM address \$020 and start program space ROM at EPROM address \$400 and continue to memory space \$7FF. All unused bytes, including the user's space, must be set to zero, memory space \$7F8 to \$7FB is reserved for self-check vectors. When using one 2732 EPROM, the memory map shown in Figure 2-1 can be used. For shipment to THOMSON SEMICONDUCTEURS the EPROMs should be placed in a conductive IC carrier and packed securely. Do not use styrofoam.

9.1.2 EFDOS/MDOS* Disk File

An EFDOS/MDOS* disk, programmed with the customer program (positive logic sense for address and data) may be submitted for pattern generation. When using the EFDOS/MDOS* disk, include the entire memory image of both data and program space. All unused bytes, including the user's space, must be set to zero.

9.2 VERIFICATION MEDIA

All original pattern media (EPROMs or floppy disk) are filed for contractual purposes and are not returned. A computer listing of the ROM code will be generated and returned along with a listing verification form. The listing should be thoroughly checked and the verification form completed, signed, and returned to THOMSON SEMICONDUCTEURS. The signed verification form constitutes the contractural agreement for creation of the customer mask. If desired, THOMSON SEMICONDUCTEURS will program a blank 2716, 2732, or EFDOS/MDOS* disk (supplied by the customer) from the data file used to create the custom mask to aid in the verification process.

Requires prior factory approval

9.3 ROM VERIFICATION UNITS (RVUs)

Ten MCUs containing the customer's ROM pattern will be sent for program verification. These units will have been made using the custom mask but are for the purpose of ROM verification only. For expediency they are usually unmarked, packaged in ceramic, and tested only at room temperature and five volts. These RVUs are included in the mask charge and are not production parts. These RVUs are not backed nor guaranteed by THOMSON SEMICONDUCTEURS Quality Assurance.

9.4 FLEXIBLE DISKS

The disk media submitted must be single-sided, single density, 8-inch, EFDOS/MDOS* compatible floppies. The customer must clearly label the disk with the ROM pattern file name. The minimum EFDOS/MDOS* system files as well as the absolute binary object file (file name. LO type of file) from the 6804 cross-assembler must be on the disk. An object file made from a memory dump, using the ROLLOUT command is also admissable. Consider submitting a source listing as well as: file name, .LX (DEVICE/EXORciser loadable format). This file will of course be kept confidential and is used 1) to speed up the process in house if any problems arises, and 2) to speed up our customer to factory interface if an user finds any software errors and needs assistance quickly from THOMSON SEMICONDUCTEURS factory representatives.

MDOS* (fully compatible with EFDOS) is Motorola's Disk Operating System available on development systems Such as EXORcisers, EXORsets, etc.

EFDOS is THOMSON SEMICONDUCTEURS Disk Operating System available on development systems such as DEVICE/EXOR...

Whenever ordering a custom MCU is required, please contact your local THOMSON-SEMI-CONDUCTEURS representative or THOMSON-SEMICONDUCTEURS distributor and/or complete and send the attached "MCU customer ordering sheet" to your local THOMSON-SEMI-CONDUCTEURS representative.

* Requires prior factory approval

ORDERING INFORMATION

	1	EF	3804I	2	PV	1	1					
		C	Pevice		TT			- Scre	ening le	vel		
The table below horizontally si level. Other possibilities on re			eckage le suffix		nations :	for paci	cage, o		temp.		nd scree	nin
DEVICE	T	P	ACKAC	3E		OF	ER. TE	MP	SCREENING LEV			
DEVICE	С	J	P	E	FN	r.	٧	T	Std	D		
			•		•	•	•		•	•		
EF6804P2												_
		<u> </u>			<u> </u>			<u></u>				
Examples : EF6804P2P, EF	6804P	2FN, E	F6804	P2PV,	EF680	4P2FN	V.					
Package: C: Ceramic D Oper. temp.: L*: 0°C to Screening level: Std: (+70%	C, V : -	-40°C	to +85	5°C, T			105°C	, * : ma	y be o	mitted	

EXORciser is a registered trademark to Motorola Inc.

These specifications are subject to change without notice.

Please inquire with our sales offices about the availability of the different products.

Printed in France



PRODUCT PREVIEW

The TS68HC04J3 microcomputer unit (MCU) is a member of the 68HC04 family of very low cost and low power single chip microcomputers. This 8 bit microcomputer contains a CPU, on-chip clock, ROM, RAM, I/O, and timer. It is designed for the user who needs an economical microcomputer with the proven capabilities of the 6800 based instruction set. The following are some of the hardware and software highlights of the TS68HC 04J3 MCU.

HARDWARE FEATURES

- Low power HCMOS
- Power saving stop and wait modes
- Single 2.0 to 6.0 volt power supply
- 8-bit architecture
- Fully static operation
- Pin compatible with 6804J2
- 124 bytes of on-chip RAM with standby mode
- 2 Kbytes of program ROM including 356 bytes for self-check program
- 72 bytes of user data ROM for look-up tables
- 12 TTL/CMOS compatible bidirectional I/O lines
- On-chip clock generator
- Extensive self-check capability allowing complete functional test of the chip (including ROM content)
- Master RESET and power-on-reset
- 8-bit timer with software programmable 7-bit prescaler
- TIMER pin programmable as input or output
- Complete development system support on DEVICE®.


SOFTWARE FEATURES


- Similar to 6800 family
- Byte efficient instruction set
- Easy to program
- True bit manipulation
- Stop, Wait and bit manipulation instructions
- Bit test and branch instructions
- Versatile interrupt handling
- Separate flags for normal and interrupt processing
- True LIFO 4-level stack eliminating stack pointer
 Maskable timer interrupt
- Versatile indirect registers
- Conditional branches
- Single instruction memory examine/change
- 9 powerful addressing modes.

USER SELECTABLE OPTIONS

- · Crystal or low-cost resistor oscillator option
- Mask selectable internal clock generator options
 Mask selectable edge or level sensitive interrupt pin
- Program ROM protection option
- Optional pull-down devices on I/O lines.


HCMOS





NOVEMBER 1986 1/2.

BLOCK DIAGRAM



NOTE: 8-Bit Indirect Registers X and Y, although shown as part of the CPU are actually located in the 124×8 RAM at locations \$80 and \$81.

These specifications are subject to change without notice. Please inquire with our sales offices about the availability of the different products.

Printed in France



ADVANCE INFORMATION

The EF68HC04P3 microcomputer unit (MCU) is a member of the EF68HC 04 family of very low cost and low power single chip microcomputers. This 8 bit microcomputer contains a CPU, on-chip clock, ROM, RAM, I/O, and timer. It is designed for the user who needs an economical microcomputer with the proven capabilities of the EF6800 based instruction set. The following are some of the hardware and software highlights of the

HARDWARE FEATURES

Low power HCMOS

EF68HC04P3 MCU.

- Power saving stop and wait modes
- Single 2.0 to 6.0 volt power supply
- 8-bit architecture
- Fully static operation
- Pin compatible with the EF6805P2 and EF6804P2
- 124 bytes of on-chip RAM with standby mode
- 2 Kbytes of program ROM including 356 bytes for self-check program
- 72 bytes of user data ROM for look-up tables
- 20 open-collector TTL/CMOS compatible bidirectional I/O lines
- On-chip clock generator
- Extensive self-check capability allowing complete functional test of the
- chip (including ROM content) Master RESET and power-on-reset
- 8-bit timer with 7-bit software programmable prescaler
- TIMER pin programmable as input or output Complete development system support on DEVICE®.

SOFTWARE FEATURES


- Similar to EF6800 family
- Byte efficient instruction set
- Easy to program
- True bit manipulation
- Stop. Wait and bit manipulation instructions
- Bit test and branch instructions
- Versatile interrupt handling
- Separate flags for normal and interrupt processing True LIFO 4-level stack eliminating stack pointer
- Maskable timer interrupt
- Versatile indirect registers
- Conditional branches
- Single instruction memory examine/change
- 9 powerful addressing modes.


USER SELECTABLE OPTIONS

- Crystal or low-cost resistor oscillator option
- Mask selectable internal clock generator options
- Mask selectable edge or level sensitive interrupt pin
- Program ROM protection option
- Optional pull-down devices on I/O lines.

DEVICE® is THOMSON SEMICONDUCTEURS' development/emulation tool.


HCMOS





JANUARY 1987 1/44

BLOCK DIAGRAM



SECTION 2 FUNCTIONAL PIN DESCRIPTION, MEMORY, CPU, AND REGISTERS

This section provides a description of the functional pins, memory spaces, the central processing unit (CPU), and the various registers and flags.

2.1 FUNCTIONAL PIN DESCRIPTION

2.1.1 VCC and VSS

Power is supplied to the MCU using these two pins. VCC is power and VSS is the ground connection.

2.1.2 IRQ

This pin provides the capability for asynchronously applying an external interrupt to the MCU. Refer to **4.1 INTERRUPT** for additional information.

2.1.3 XTAL and EXTAL

These pins provide connections to the on-chip clock oscillator circuit. A crystal, a resistor and capacitor, or an external signal, depending on the user selectable manufacturing mask option, can be connected to these pins to provide a system clock source with various stability/cost tradeoffs. Lead lengths and stray capacitance on these two pins should be minimized. Refer to **4.4 INTERNAL CLOCK GENERATOR OPTIONS** for recommendations concerning these inputs.

2.1.4 TIMER

In the input mode, the timer pin is connected to the prescaler input and serves as the timer clock or as an enable input for the internal clock. In the output mode, the timer pin signals that a time out of the timer has occurred. Refer to **SECTION 3 TIMER** for additional information.

2.1.5 **RESET**

The RESET pin is used to restart the processor of the EF68HC04P3 to the beginning of a program. This pin, together with the MDS pin is also used to select the operating mode of the EF68HC04P3. If the MDS pin is at zero volts, the normal mode is selected and the program counter is loaded with the user restart vector. However, if the MDS pin is at +5 volts, then pins PA6 and PA7 are decoded to allow selection of the operating mode. Refer to **4.3 RESET** for additional information.

2.1.6 MDS

The MDS (mode select) pin is used to place the MCU into special operating modes. If MDS is held at +5 volts at the exit of the reset state, the decoded state of PA6 and PA7 is latched to determine the operating mode (single-chip, self-check, or ROM verify). However, if MDS is held at zero volts at the exit of the reset state, the single-chip operating mode is automatically selected (regardless of PA6 and PA7 state).

For those users familiar with the EF6801 microcomputer, mode selection is similar but much less complex in the EF68HC04P3. No special external diodes, switches, transistors, etc. are required in the EF68HC04P3.

2.1.7 Port Input/Output Lines (PAO-PA7, PBO-PB7, PCO-PC3)

These 20 lines are arranged into two 8-bit ports (A and B) and one 4-bit port (C). All lines are programmable as either inputs or outputs under software control of the data direction registers. Refer to SECTION 5 INPUT/OUTPUT PORTS for additional information.

2.2 MEMORY


The MCU operates in three different memory spaces: program space, data space, and stack space. A representation of these memory spaces is shown in Figure 2-1. The program space (Figure 2-1a) contains all of the instructions that are to be executed, as well as the data required for the immediate addressing mode instructions, and the self-check and user vectors. The data space (Figure 2-1b) contains all of the RAM locations, plus I/O locations and some ROM used for storage of tables and constants. The stack space (Figure 2-1c) contains RAM which is used for stacking subroutine and interrupt return addresses.

The MCU is capable of addressing 4096 bytes of program space memory with its program counter and 256 bytes of data space memory with its instructions. The data space memory contains three bytes for port data registers, three bytes for port data direction registers, one byte for timer status/control, 72 bytes ROM, 124 bytes RAM (which includes two bytes for XP and YP indirect registers), two bytes for timer prescaler and count registers, and one byte for the accumulator. The program space section contains 2048 bytes of ROM including 356 bytes of self-check ROM and 8 bytes of vectors for self-check and user programs.

2.3 CENTRAL PROCESSING UNIT

The CPU of the EF68HC04 Family is implemented independently from the I/O or memory configuration. Consequently, it can be treated as an independent central processor communicating with I/O and memory via internal addresses, data, and control buses.

(a) Program Space Memory Map



(c) Stack Space Memory Map

Level 1
Level 2
Level 3
Level 4

(b) Data Space Memory Map

Dant A Data Basista	1
Port A Data Register	\$00
Port B Data Register	\$01
1 1 1 1 Port C Data Reg.	\$02
Not Used	\$03
Port A Data Direction Register	\$04
Port B Data Direction Register	\$05
1 1 1 1 Port C DDR	\$06
Not Used	\$07 \$08
Timer Status Control Register	\$09
CRC LSB	٠,,
CRC MSB	\$0A \$0B
	\$0C
Not Used	ı .
	\$0F \$10
Reserved	i .
	\$17 \$18
User Data Space ROM	\$18
	\$51
Future Expansion	\$60 \$7F
Indirect Register X *	\$80
Indirect Register Y *	\$81
	\$82
Data Space RAM	
	\$FB
Reserved	\$FC
Prescaler Register	\$FD
Timer Count Register	\$FE
Accumulator	\$FF

^{* \$80, \$81, \$82, \$83} are used for short direct addressing.

Figure 2-1. EF68HC04P3 MCU Address Map

2.4 REGISTERS

The EF68HC04 Family CPU has four registers and two flags available to the programmer. They are shown in Figure 2-2 and are explained in the following paragraphs.




Figure 2-2. Programming Model

2.4.1 Accumulator (A)

The accumulator is an 8-bit general purpose register used in all arithmetic calculations, logical operations, and data manipulations. The accumulator is implemented as the highest RAM location (\$FF) in data space and thus implies that several instructions exist which are not explicitly implemented. Refer to **6.3 IMPLIED INSTRUCTIONS** for additional information.

2.4.2 Indirect Registers (XP, YP)

These two indirect registers are used to maintain pointers to other memory locations in data space. They are used in the register-indirect addressing mode, and can be accessed with the direct, indirect, short direct, or bit set/clear addressing modes. These registers are implemented as two of the 124 RAM locations (\$80, \$81) and as such generate implied instructions and may be manipulated in a manner similar to any RAM memory location in data space. Refer to **6.3 IMPLIED INSTRUCTIONS** for additional information.

2.4.3 Program Counter (PC)

The program counter is a 12-bit register that contains the address of the next ROM word to be used (may be opcode, operand, or address of operand). The 12-bit program counter is contained in PCL (low byte) and PCH (high nibble).

2.4.4 Flags (C, Z)

The carry (C) bit is set on a carry or a borrow out of the ALU. It is cleared if the result of an arithmetic operation does not result in a carry or a borrow. The (C) bit is also set to the value of the bit tested in a bit test instruction, and participates in the rotate left instruction.

The zero (Z) bit is set if the result of the last arithmetic or logical operation was equal to zero, otherwise it is cleared

There are two sets of these flags, one set is for interrupt processing, the other for all other routines. When an interrupt occurs, a context switch is made from the program flags to the interrupt flags (interrupt mode). An RTI forces the context switch back to the program flags (program mode). While in either mode, only the flags for that mode are available. Further, the interrupt flags will not be cleared upon entering the interrupt mode. Instead, the flags will be as they were at the exit of the last interrupt mode. Both sets of flags are cleared by reset.

2.4.5 Stack

There is a true LIFO stack incorporated in the EF68HC04P3 which eliminates the need for a stack pointer. Stack space is implemented in separate RAM (12-bits wide) shown in Figure 2-1c. Whenever a subroutine call (or interrupt) occurs, the contents of the PC are shifted into the top register of the stack. At the same time (same cycle), the top register is shifted to the next level deeper. This happens to all registers with the bottom register falling out the bottom of the stack.

Whenever a subroutine or interrupt return occurs, the top register is shifted into the PC and all lower registers are shifted up one level higher. Stack level 4 is loaded with the previous content of stack level 3. The stack RAM is four levels deep.




Figure 2-3. Stack Operation when RTS or RTI occurs



SECTION 3 TIMER

3.1 INTRODUCTION

A block diagram of the EF68HC04P3 timer circuitry is shown in Figure 3-1. The timer logic in the MCU is comprised of a simple 8-bit counter (timer count register, TCR) with a 7-bit prescaler, and a timer status/control register (TSCR). The timer count register, which may be loaded under program control is decremented towards zero by a clock input (prescaler output). The prescaler is used to extend the maximum interval of the overall timer. The prescaler tap is selected by bits 0-2 (PS0-PS2) of the timer status/control register. Bits PS0-PS2 control the actual division of the prescaler within the range of divide-by-1 (20) to divide-by-128 (27). The timer count register (TCR) and prescaler are decremented on rising clock edges. The coding of the TCSR PS0-PS2 bits produces a division in the prescaler as shown in Table 3-1.

Table 3-1. Prescaler Coding Table

	PS2	PS1	PS0	Divide By
	0	0	0	1
	0	0	1	2
i	0	1	0	4
	0	1	1	8

PS2	PS1	PS0	Divide By
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128

TIMER pin may be programmed as either an output or an input depending on the status of DOUT and TOUT bits. Three modes are available.

Output mode (TOUT = 1)

The TIMER pin is connected to the DOUT latch. Therefore, the timer prescaler is clocked by the internal SYNC pulse. (Divide-by-12, -24 or -48 of the internal oscillator according to selected mask option, refer to 4.4 INTERNAL CLOCK GENERATOR OPTIONS). The prescaler then divides its clock input by a value determined by the coding of the TSCR bits PSO - PS2 as shown in table 3-1. The divided prescaler output then clocks the 8-bit timer count register (TCR). When the TCR count reaches zero, it sets the TMZ bit in the TSCR. The TMZ bit can be tested under program control to perform a timer function whenever it goes high. The low-to-high TMZ bit transition is used to latch the DOUT bit of the TSCR and provides it for the TIMER pin.

Controlled mode (TOUT = 0, DOUT = 1)

The TIMER pin is an input which controls the counting by the prescaler-timer. When high, it enables counting. Counting is disabled as long as this input remains low. Operation is similar to that described for the output mode.

Clock input mode (TOUT = 0 DOUT = 0)

The TIMER pin is connected directly to the prescaler input. Therefore the timer prescaler is clocked by the signal applied from the TIMER pin. Operation is similar to that described for the output mode. The frequency of the signal applied to the TIMER pin must be less than $1/t_{byte}$ ($t_{osc} \div 12$, $\div 24$ or $\div 48$ according to selected mask option) because of internal synchronization.

NOTE

TMZ is normally set to logic one when the timer times out (TCR count reaches \$00); however, it may be set by a write of \$00 to the TCR or by a write to bit 7 of the TSCR.

TMZ bit is cleared by a read-only of the TSCR even if TMZ bit is not concerned by this read.




Figure 3-1. Timer Block Diagram

During reset, the timer count register and prescaler are set to \$FF, while the timer status/control register is cleared to \$00 and the DOUT LATCH (TIMER pin is in the high-impedance input mode) is forced to a logic high. The prescaler and timer count register are implemented in data space RAM locations (\$FD, \$FE); therefore, they are both readable and writeable. A write to either will predominate over the TCR decrement-to-\$00 function; i.e., if a write and a TCR decrement-to-\$00 occur simultaneously, the write will take precedence, and the TMZ bit is not set until the next timer time out.

3.2 TIMER REGISTERS

3.2.1 Timer Count Register (TCR)



The timer count register indicates the state of the internal 8-bit counter.

3.2.2 Timer Status/Control Register (TSCR)

7	6	5	4	3	2	1	0						
TMŻ	ETI	TOUT	DOUT	PSI	PS2	PS1	PS0						
	TSCR Address = \$09												

- b7,TMZ Low-to-high transition indicates the timer count register has decremented to zero since the timer status/control register was last read. Cleared by a read of TSCR register if TMZ was read as a logic one.
- b6, ETI This bit, when set, enables the timer interrupt.
- b5, TOUT When low, this bit selects the input modes for the timer. When high, the output mode is selected.
- b4, DOUT Data sent to the timer output pin when TMZ is set high (output mode only). Choice of input mode (input mode only).
- b3, PSI Used to initialize the prescaler and inhibit its counting while PSI = 0. The initialized value is set to \$FF. The timer count register will also be inhibited (contents unchanged). When PSI = 1 the prescaler begins to count downward.
- b0, b1, b2 These bits are used to select the prescaler divide-by ratio; therefore, effecting PS0-PS1-PS2 the clock input frequency to the timer count register.

3.2.3 Timer Prescaler Register



The timer prescaler register indicates the state of the internal 7-bit prescaler. This 7-bit prescaler divide ratio is normally determined by bits PS0-PS2 of the timer status/control register (see Table 3-1).

SECTION 4 INTERRUPT, SELF-CHECK, RESET, AND INTERNAL CLOCK GENERATOR

4.1 INTERRUPT

The EF68HC04P3 can be interrupted by applying a logic low signal to the IRQ pin; however, a mask option selected at the time of manufacture determines whether the negative-going edge or the actual low level is sensed to indicate an interrupt. The EF68HC04P3 can also be interrupted by the timer if ETI bit in TCSR register is set.

4.1.1 Edge-Sensitive Option

When the IRQ pin is pulled low, the internal interrupt request latch is set after a maximum of 3 machine cycles for internal synchronization. Prior to each instruction fetch, the interrupt latch is tested and, if its output is high, an interrupt sequence is initiated (provided the interrupt mask is cleared). Figure 4-1 contains a flowchart which illustrates both the reset and interrupt sequence. The interrupt sequence consists of one cycle during which the interrupt request latch is cleared, the interrupt mode flags are selected, the PC is saved on the stack, the interrupt mask is set, and the $\overline{\text{IRQ}}$ vector (single chip mode = \$FFC/\$FFD. self-check mode = \$FF8/\$FF9) is loaded into the PC. Internal processing of the interrupt continues until an RTI (return from interrupt) instruction is processed. During the RTI instruction, the interrupt mask is cleared and the program mode flags are selected. The next instruction of the program is then fetched and executed unless the IRQ pin has been pulled low at least 3 cycles before the end of the RTI instruction (see above). In this case, another interrupt seguence is initiated. Once the interrupt was initially detected and the interrupt sequence started, the interrupt request latch is cleared so that the next (second) interrupt may be detected even while the previous (first) one is being serviced. However, even though the second interrupt sets the interrupt request latch during processing of the first interrupt, the second interrupt sequence will not be initiated until completion of the interrupt service routine for the first interrupt. Completion of an interrupt service routine is always accomplished using an RTI instruction to return to the main program. The interrupt mask (which is not directly available to the programmer) is cleared during the last cycle of the RTI instruction.

4.1.2 Level-Sensitive Option

The actual operation of the level-sensitive and edge-sensitive options are similar except that the level-sensitive option does not have an interrupt request latch. With no interrupt request latch, the logic level of the $\overline{\text{IRQ}}$ pin is checked for detection of the interrupt. Also, in the interrupt sequence, there is no need to clear the interrupt request latch. These differences are illustrated in the flowchart of Figure 4-1.

4.1.3 Power Up and Timing

During the power-up sequence the interrupt mask is set to preclude any false or "ghost" interrupts from occurring. To clear the interrupt mask, the programmer should write a JSR (instead of a JMP) instruction to an initialization routine as the first instruction in a program. The initialization routine




Figure 4-1. STOP, WAIT, INTERRUPT and RESET processing flowchart

should end with an RTI (instead of RTS) or with a STOP or WAIT instruction which clears the interrupt mask. Maximum interrupt response time is eight machine (t_{byte}) cycles (see **4.4 INTERNAL CLOCK GENERATOR OPTIONS**). This includes five machine cycles for the longest instruction, plus one machine cycle for stacking the PC and switching flags and plus two machine cycles for synchronization of the $\overline{\text{IRQ}}$ input with internal machine cycles. Minimum response time is four machine cycles for internal synchronization (3 cycles) and for stacking PC and switching flags (see **2.4.4 Flags (C, Z))**.

4.2 SELF-CHECK

The self-check capability of the EF68HCQ4P3 MCU provides an internal check to determine if the part a functional check of the MCU, connect it as shown in Figure 4-2a and monitor the LEDs for a 00100 (\$04) pattern on port A. The MCU is left in the WAIT mode. A logical low signal applied to the $\overline{\text{IRQ}}$ pin places the MCU in the STOP mode. A 00101 (\$05) pattern appears on port A. Another logical low signal applied on the $\overline{\text{IRQ}}$ pin enables exit from the STOP mode. The "final good" pattern (00110 - \$06) appears on port A). To initiate a ROM self-check of the memory simply connect the circuit as shown in Figure 4-2b and check that the "good" LED turns on to indicate a good memory. The ROM verify uses a cyclical redundancy check (CRC) to conduct a ROM check by means of signature analysis circuit. This circuit consists of two 8-bit shift registers configured to perform the check using the CCITT polynominal. A manufacturing mask option inhibits the outputs of the CRC data and the ROM data until the final result is available in order to protect the program ROM when the option is selected.

4.3 RESET

The MCU can be reset in two ways: by the external reset input (RESET) and by power-up detect (PUD).

4.3.1. RESET input

This input can be used to reset the MCU internal state and provides an orderly software start-up procedure.

4.3.2 PUD

It occurs when a positive transition is detected on V_{CC} on initial power-up. No external RC network is needed. PUD is used strictly for power turn-on conditions and should not be used to detect any drops in the power supply voltage. There is no provision in this block for power-down detect. When the MCU is reset by means of PUD, an internal delay of 1920 oscillator clock periods is generated for the oscillator to stabilize. The MCU emerges from the reset condition at the end of this temporization.




Figure 4-2. ROM Verify Circuit





Figure 4-3. Self-Check Circuit

(Beware of IRQ pulse width when using level -Sensitive option - 10 machine cycles max. length).

4.4 INTERNAL CLOCK GENERATOR OPTIONS

The internal clock generator circuit is designed to require a minimum of external components. A crystal, a resistor-capacitor, or an external signal may be used to generate a system clock with various stability/cost tradeoffs. A manufacturing mask option is required to select either the crystal oscillator or the RC oscillator circuit. The different clock generator option connection methods are shown in Figure 4-4, crystal specifications and suggested PC board layouts are given in Figure 4-5, resistor-capacitor selection graph is given in Figure 4-6, and a timing diagram is illustrated in Figure 4-7. The crystal oscillator startup time is a function of many variables: crystal parameters (especially RS), oscillator load capacitance (CL), IC parameters, ambient temperature, and supply voltage. To ensure rapid oscillator startup, neither the crystal characteristics nor the load capacitance should exceed recommendations.

The oscillator output frequency is internally divided by four, two or one depending upon a manufacturing mask option selection to produce the internal ϕ 1 and ϕ 2 clocks. The ϕ 1 clock is divided by twelve to produce a machine byte (cycle) clock (internal SYNC pulse). A byte cycle is the smallest unit needed to execute any operation (i.e., increment the program counter). An instruction may need two, four, or five byte cycles to be executed.






Figure 4-4. Clock Generator Options




Figure 4-5. Crystal Motional Arm Parameters and Suggested PC Board Layout





Figure 4-6. Typical Frequency Selection For Resistor-Capacitor Oscillator Option






Figure 4-7. Clock Generator Timing Diagram



SECTION 5 INPUT/OUTPUT PORTS

5.1 INPUT/OUTPUT

There are 20 input/output pins. All pins (port A, B, and C) are programmable as either inputs or outputs under software control of the corresponding data direction register (DDR). The port I/O programming is accomplished by writing the corresponding bit in the port DDR to a logic one for output or a logic zero for input. On reset, all the DDRs are initialized to a logic zero state to put the ports in the input mode. The port output registers are not initialized on reset but should be initialized before changing the DDR bits to avoid undefined levels. When programmed as outputs, the latched output data is readable as input data, regardless of the logic levels at the output pin due to output loading; see Figure 5-1. All input/output pins are open collector LSTTL/CMOS compatible as both inputs and outputs. A manufacturing mask option enables the choice of additional pull-down devices on all I/O pins (Selection in 5 groups: PA7, PA(5:6), PA(1:4), Port B, PAO + Port C).

The address map in Figure 2-1 gives the address of data registers and DDRs. The register configuration is discussed under the registers paragraph below.





Figure 5-1. Typical I/O Port Circuitry

The latched output data bit (see Figure 5-1) may always be written. Therefore, any write to a port writes to all of its data bits even though the port DDR is set to input. This may be used to initialize the data registers and avoid undefined outputs; however, care must be exercised when using read-modify-write instructions since the data read corresponds to the pin level if the DDR is an input (0) and corresponds to the latched output data when the DDR is an output (1).

5.2 REGISTERS


The registers described below are implemented as RAM locations and thus may be read or written.

5.2.1 Port Data Register



The source of data read from the port data register will be the port I/O pin or previously latched output data depending upon the contents of the corresponding data direction register (DDR). The destination of data written to the port data register will be an output data latch. If the corresponding data direction register (DDR) for the port I/O pin is programmed as an output, the data will then appear on the port pin.

5.2.2 Port Data Direction Register



The port DDRs configure the port pins as either inputs or outputs. Each port pin can be programmed individually to act as an input or an output. A zero in the pins corresponding bit position will program that pin as an input while a one in the pins corresponding bit position will program that pin as an output.

SECTION 6 SOFTWARE AND INSTRUCTION SET

6.1 SOFTWARE

6.1.1 Bit Manipulation

The EF68HC04P3 MCU has the ability to set or clear any register or single random access memory (RAM) writable bit with a single instruction (BSET, BCLR). Any bit in data space, including ROM, can be tested, using the BRSET and BRCLR instructions, and the program may branch as a result of its state. The carry bit equals the value of the bit referenced by BRSET or BRCLR. A rotate instruction may then be used to accumulate serial input data in a RAM location or register. The capability to work with any bit in RAM, ROM, or I/O allows the user to have individual flags in RAM or to handle I/O bits as control lines.

The coding example in Figure 6-1 illustrates the usefulness of the bit manipulation and test instructions. Assume that the MCU is to communicate with an external serial device. The external device has a data ready signal, a data output line, and a clock line (to clock data one bit at a time, MSB first, out of the device). The MCU waits until the data is ready, clocks the external device, picks up the data in the carry flag (C bit), clears the clock line, and finally accumulates the data bit in the accumulator.




Figure 6-1. Bit Manipulation Example

6.1.2 Addressing Modes

The EF68HC04P3 MCU has nine addressing modes which are explained briefly in the following paragraphs. The EF68HC04P3 deals with objects in three different address spaces: program space, data space, and stack space. Program space contains the instructions which are to be executed, plus the data for immediate mode instructions. Data space contains all of the RAM locations, XP and YP registers, accumulator, timer, I/O locations, and some ROM (for storage of tables and constants). Stack space contains RAM for use in stacking the return addresses for subroutines and interrupts.

The term "Effective Address" (EA) is used in describing the address modes. EA is defined as the address from which the argument for an instruction is fetched or stored.

- **6.1.2.1 IMMEDIATE.** In the immediate addressing mode, the operand is located in program ROM and is contained in a byte following the opcode. The immediate addressing mode is used to access constants which do not change during program execution (e.g., a constant used to initialize a loop counter).
- **6.1.2.2 DIRECT.** In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the 256 bytes in data space memory with a single two-byte instruction.
- **6.1.2.3 SHORT DIRECT.** The MCU also has four locations in data space RAM (\$80, \$81, \$82, \$83) which may be used in a short-direct addressing mode. In this mode the opcode determines the data space RAM location, and the instruction is only one byte. Short direct addressing is a subset of the direct addressing mode. (Note: \$80 and \$81 are the X and Y register locations).
- **6.1.2.4 EXTENDED.** In the extended addressing mode, the effective address is obtained by concatenating the four least significant bits of the opcode with the byte following the opcode (12-bit address). Instructions using the extended addressing mode (JMP, JSR) are capable of branching anywhere in program space. An extended addressing mode instruction is two bytes long.
- **6.1.2.5 RELATIVE.** The relative addressing mode is only used in conditional branch instructions. In relative addressing, that address is formed by adding the sign extended lower five bits of the opcode (the offset) to the program counter if and only if the condition is true. Otherwise, control proceeds to the next instruction. The span of relative addressing is from -15 to +16 from the opcode address. The programmer need not worry about calculating the correct offset when using the assembler since it calculates the proper offset and checks to see if it is within the span of the branch.
- **6.1.2.6 BIT SET/CLEAR.** In the bit set/clear addressing mode, the bit to be set or cleared is part of the opcode, and the byte following the opcode specifies the direct address of the byte in which the specified bit is to be set or cleared. Thus, any bit in the 256 locations of data space memory, which can be written to, can be set or cleared.

- **6.1.2.7 BIT TEST AND BRANCH.** The bit test and branch addressing mode is a combination of direct addressing and relative addressing. The bit and condition (set or clear) which is to be tested is included in the opcode, and the data space address of the byte to be tested is in the single byte immediately following the opcode byte. The third byte is sign extended to twelve bits and becomes the offset added to the program counter if the condition is true. The single three-byte instruction allows the program to branch based on the condition of any bit in data space memory. The span of branching is from -125 to +130 from the opcode address. The state of the tested bit is also transferred to the carry flag.
- **6.1.2.8 REGISTER-INDIRECT.** In the register-indirect addressing mode, the operand is at the address (in data space) pointed to by the contents of one of the indirect registers (X or Y). The particular X or Y register is selected by bit 4 of the opcode. Bit 4 of the opcode is then decoded into an address which selects the desired X or Y register (\$80 or \$81). A register-indirect instruction is one byte long.
- **6.1.2.9 INHERENT.** In the inherent addressing mode, all the information necessary to execute the instruction is contained in the opcode. These instructions are one byte long.

6.2 INSTRUCTION SET

The EF68HC04P3 MCU has a set of 44 basic instructions, which when combined with nine addressing modes produce 244 usable opcodes. They can be divided into five different types: register/memory, read-modify-write, branch, bit manipulation, and control. The following paragraphs briefly explain each type. All the instructions within a given type are presented in individual tables.

6.2.1 Register/Memory Instructions

Most of these instructions use two operands. One operand is the accumulator and the other operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operands. Refer to Table 6-1.

6.2.2 Read-Modify-Write Instructions

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. There are ten instructions which utilize read-modify-write cycles. All INC and DEC forms along with all bit manipulation instructions use this method. Refer to Table 6-2.

6.2.3 Branch Instructions

The branch instructions cause a branch from the program when a certain condition is met. Refer to Table 6-3.

6.2.4 Bit Manipulation Instructions

These instructions are used on any bit in data space memory. One group either sets or clears. The other group performs the bit test branch operations. Refer to Table 6-4.

Table 6-1. Register/Memory Instructions

			Addressing Modes														1				
			Indi	irect		11	mmedia	te		Direct			Inherent		Extended Short-Direct					1	
Function	Mnem	Opc XP	YP	# Bytes	Cycles	Opcode	# Bytes	# Cycles	Opcode	# Bytes	# Cycles	Opcode	# Bytes	# Cycles	Opcode	# Bytes	Cycles	Opcode	# Bytes	# Cycles	Special Notes
Load A from Memory	LDA	EO	F0	1	4	E8	2	4	F8	2	4	-	_	-	-	-	-	AC-AF	1	4	1
Load XP from Memory	LDXI	-	-	_	-	B0	3	4	-	-	_	-	-	-	-	_	-	-	_	l -	4
Load YP from Memory	LDYI	_		_	-	В0	3	4	_	_	_	_	-	_	-	-	-	-	-	_	4
Store A in Memory	STA	E1	F1	1	4	-	-	-	F9	2	4	-	-	-	-	-	-	BC-BF	1	4	2
Add to A	ADD	E2	F2	1	4	EA	2	4	FA	2	4	-	-	-	-	_	_	-	-	-	-
Subtract from A	SUB	E3	F3	1	4	EB	2	4	FB	2	4	-	·-	-	-	-	-	-	-	-	-
Arithmetic Compare with Memory	СМР	E4	F4	1	4	EC	2	4	FC	2	4	-	-	-	-	-	-	-	-	-	-
AND Memory to A	AND	E5	F5	1	4	ED	2	4	FD	2	4	-	-	-	-	-	_	-	-	-	-
Jump to Subroutine	JSR	_	_	-	-	_	-	_	_	-	_	-	-	-	8 (TAR)	2	4	-	-	-	3
Jump Unconditional	JMP	-	-	-	1	-	1	-	-	-	_	-	-	-	9 (TAR)	2	4	-	-	-	3
Clear A	CLRA	-	-	-	-	-	-	-	FB	2	4	-	-	-	-	-	-	-	-	-	-
Clear XP	CLRX	_	_	-	1	-	-	-	FB	2	4	-	-	-	-	-	-	-	-	_	-
Clear YP	CLRY	_	-	_	1	-	-	_	FB	2	4	-			1	-	-	-	1	-	-
Complement A	COMA	_	-	-	-	-	-	_	-	-		B4	1	4	-	_	-	-	-	-	-
Move Immediate Value to Memory	MVI	_	-	-	-	B0	3	4	В0	3	4	-	-	-	- :	-	-	-	-	-	5
Rotate A Left and Carry	ROLA	_	- '	-	-	-	-	-	_	-	-	B5	1	4	_ :	_	-	-	_	<u> </u>	-
Arithmetic Left Shift of A	ASLA	-	-	-	-	-	-	-	FA	2	4	- T	-	-	-	_	-	-	-	-	-

SPECIAL NOTES

- 1. In Short-Direct addressing, the LDA mnemonic represents opcode AC, AD, AE, and AF. This is equivalent to RAM locations \$80 (AC), \$81 (AD), \$82 (AE), and \$83 (AF)
- 2. In Short-Direct addressing, the STA mnemonic represents opcode BC, BD, BE, and BF. This is equivalent to RAM locations \$80 (BC), \$81 (BD), \$82 (BE), and \$83 (BF).
- 3. In Extended addressing, the four LSBs of the opcode (Mnemonic JSR and JMP) are formed by the four MSBs of the target address (TAR).
- 4. In Immediate addressing, the LDXI and LDYI are mnemonics which are recognized as follows:

LDXI = MVI \$80,data LDYI = MVI \$81,data

Where data is a one-byte hexadecimal number.

5. The MVI instruction refers to both Immediate and Direct addressing.

2-207

Table 6-2. Read-Modify-Write Instructions

			Addressing Modes												
			Indi	irect			Direct								
		Орс	Opcode		*		#	#		#	#	Special			
Function	Mnem	XP	YP	Bytes	Cycles	Opcode	Bytes,	Cycles	Opcode	Bytes	Cycles	Notes			
Increment Memory Location	INC	E6	F6	1	4	FE	2	4	A8-AB	1	4	1, 3			
Increment A	INCA			_	_	FE	2	4	_	_	_				
Increment XP	INCX	_		_	-	_	_	_	A8	1	4	_			
Increment YP	INCY	_	-	_	_	_	_	_	A9	1	4	_			
Decrement Memory Location	DEC	E7	F7	1	4	FF	2	4	B8-BB	1	4	2, 4			
Decrement A	DECA	_	_	_	_	FF	2	4	_		_				
Decrement XP	DECX	_	-	_	-	_	_	_	88	1	4	_			
Decrement YP	DECY	_	-	_		-			B9	1	4	_			

SPECIAL NOTES

- 1. In Short-Direct addressing, the INC mnemonic represents opcode A8, A9, AA, and AB. These are equivalent to RAM locations \$80 (A8), \$81 (A9), \$82 (AA), and \$83 (AB).
- 2. In Short-Direct addressing, the DEC mnemonic represents opcode B8, B9, BA, and BB. These are equivalent to RAM locations \$80 (B8), \$81 (B9), \$82 (BA), and \$83 (BB).
- 3. In Indirect addressing, the INC mnemonic represents opcode E6 or F6, and causes the location pointed to by XP (E6 opcode) or YP (F6 opcode) to be incremented.
- 4. In Indirect addressing, the INC mnemonic represents opcode E7 or F7, and causes the location pointed to by XP (E7 opcode) or YP (F7 opcode) to be incremented.

Table 6-3. Branch Instructions

		Relat	tive Addressing I	Vlode]
Function	Mnem	Opcode	# Bytes	# Cycles	Special Notes
Branch if Carry Clear	BCC	40-5F	1	. 2	1
Branch if Higher or Same	(BHS)	40-5F	1	2	1, 2
Branch if Carry Set	BCS	60-7F	1	2	1
Branch if Lower	(BLO)	60-7F	1	2	1, 3
Branch if Not Equal	BNE	00-1F	1	2	1
Branch if Equal	BEQ	20-3F	1	2	1

SPECIAL NOTES

- Each mnemonic of the Branch Instructions covers a range of 32 opcodes; e.g., BCC ranges from 40 through 5F. The
 actual memory location (target address) to which the branch is made is formed by adding the sign extended lower five
 bits of the opcode to the contents of the program counter.
- The BHS instruction (shown in parentheses) is identical to the BCC instruction. The C bit is clear if the register was higher or the same as the location in the memory to which it was compared.
- The BLO instruction (shown in parentheses) is identical to the BCS instruction. The C bit is set if the register was lower than the location in memory to which it was compared.

Table 6-4. Bit Manipulation Instructions

				Addressi	ng Modes			
		В	it Set/Cle	ar	Bit T	est and B	ranch	
Function	Mnem	Opcode	# Bytes	# Cycles	Opcode	# Bytes	# Cycles	Special Note
Branch IFF Bit n is set	BRSET n (n=0 7)	-	_	_	C8+n	3	5	1
Branch IFF Bit n is clear	BRCLR n (n=0 7)		_	_	C0+n	3	5	1
Set Bit n	BSET n (n=07)	D8+n	2	4	-	_	_	1
Clear Bit n	BCLR n (n=0 7)	D0+n	2	4	_	-	_	1

SPECIAL NOTE

The opcode is formed by adding the bit number (0-7) to the basic opcode. For example: to clear bit six using the BSET6
instruction the opcode becomes DE (D8+6); BCLR5 becomes (C0+5); etc.

6.2.5 Control Instructions

The control instructions control the MCU operations during program execution. Refer to Table 6-5.

6.2.5.1 Stop instruction

The STOP instruction places the EF68HC04P3 in its lowest power consumption mode. In STOP mode the internal oscillator is turned off causing all internal processing and the timer to be halted. In STOP mode, timer STATUS/CONTROL register bits 6 (ETI) and 7 (TMZ) are cleared to remove any pending timer interrupt requests and to disable any further timer interrupts. External interrupts are enabled. All I/O lines remain unchanged. The processor can only be brought out of the STOP mode by pulling low IRO or RESET input pins. During the exit from the STOP mode, the timer is used to provide a delay of 1920 oscillator clock periods for the oscillator to stabilize. If an external clock is used, it should be kept high during all the time the MCU is in STOP mode.

6.2.5.2 Wait instruction

The WAIT instruction places EF68HC04P3 in a low-power consumption mode, but WAIT mode consumes more power than the STOP mode. In WAIT mode the clock is disabled from all internal circuitry except the timer circuit. Thus all internal processing is halted. The timer may, if desired, continue to count down (PSI bit of TCSR).

During the WAIT mode, external interrupts are enabled. All other registers memory, and I/O lines remain in their last state. Timer interrupt (ETI bit) may be enabled by software prior to entering the WAIT mode to allow an exit from the WAIT mode via a Timer Interrupt.

6.2.6 Alphabetical Listing

The complete instruction set is given in alphabetical order in Table 6-6. There are certain mnemonics recognized by the assember and converted to other instructions. The fact that all registers and accumulator are in RAM allows many implied instructions to exist. The implied instructions recognized by the assembler are identified in Table 6-6.

6.2.7 Opcode Map Summary

Table 6-7 contains an opcode map for the instructions used on the MCU.

6.3 IMPLIED INSTRUCTIONS

Since the accumulator and all other registers are located in RAM many implied instructions exist. The assembler-recognized implied instructions are given in Table 6-6. Some examples not recognized by the assembler are shown below.

BCLR,7 \$FF	Ensures accumulator is plus
BSET,7 \$FF	Ensures accumulator is minus
BRCLR,7 \$FF	Branch iff accumulator is plus
BRSET,7 \$FF	Branch iff accumulator is minus
BRCLR,7 \$80	Branch iff X is plus (BXPL)
BRSET,7 \$80	Branch iff X is minus (BXMI)
BRCLR,7 \$81	Branch iff Y is plus (BYPL)
BRSET,7 \$81	Branch iff Y is minus (BYMI)

EF68HC04P3

Table 6-5. Control Instructions

					Add	ressing Mo	odes				
			Short-Direc	rt		Inherent			Relative		1
Function	Mnem	Opcode	# Bytes	# Cycles	Opcode	# Bytes	# Cycles	Opcode	# Bytes	# Cycles	Special Notes
Transfer A to XP	TAX	BC	1	4	_	_	_	-	-		
Transfer A to YP	TAY	BD	1	4	-			_	_		_
Transfer XP to A	TXA	AC	1	4	-	_		_	_	_	_
Transfer YP to A	TYA	AD	1	4	_	_	_	_	_	_	_
Return from Subroutine	RTS	_	_	_	B3	1	2	_	_	_	_
Return from Interrupt	RTI		_		B2	1	2	_	_	_	_
No-Operation	NOP	_	_	_	_	_	_	_	_	_	1
Stop	STOP	-	-	-	B6	1	2	-	-	_	-
Wait	WAIT	-	-	-	B7	1	2	-	_	-	_

SPECIAL NOTE

1. The NOP instruction is equivalent to a branch if equal (BEQ) to the location designated by PC+1.

Table 6-6. Instruction Set

	f			A	ddressing Mo	des				Fli	ags
				Short	Bit/Set	Bit-Test-	Register				
Mnemonic	Inherent	Immediate	Direct	Direct	Clear	Branch	Indirect	Extended	Relative	Z	С
ADD		×	X		l		×			Λ	٨
AND		×	X		<u> </u>		X			^	•
ASLA			Assemb	ler converts	this to "ADD	\$FF"				۸	٨
BCC		l1			l				X	•	•
BCLR					X					•	•
BCS					<u> </u>				Х	•	•
BEQ		ll			l				X	•	•
BHS			Assemt	oler converts	this to "BCC"					•	•
BLO			Assemb	er converts	this to "BCS"					•	•
BNE		l			L				Х	•	•
BRCLR					<u> </u>	×				•	٨
BRSET				L	<u> </u>	×				•	٨
BSET					×					•	•
CLRA					this to "SUB					۸	٨
CLRX			Assemb	oler converts	this to "MVI #	±0,\$80,"				•	•
CLRY			Assemb	oler converts	this to ''MVI ≠	¢ 0, \$81"				•	•
CMP		X	X				X	I		٨	۸
COMA	X				I					٨	۸
DEC			×	×			X			۸	•
DECA			Assemb	oler converts	this to "DEC	FF"				٨	•
DECX			Assemb	oler converts	this to "DEC	80′′				۸	•
DECY			Assemb	er converts	this to "DEC	81"				٨	•
INC			×	X	T		×			۸	•
INCA			Assemb	oler converts	this to "INC \$	FF"				۸	•
INCX			Assemb	oler converts	this to "INC \$	80′′				٨	•
INCY			Assemb	oler converts	this to "INC \$	81''				٨	•
JMP								X		•	•
JSR				}	I			×		•	•
LDA		X	X	×			X			٨	•
LDXI			Assemb	oler converts	this to "MVI [DATA, \$80"				•	•
LDYI			Assemb	oler converts	this to "MVI [DATA, \$81"				•	•
MVI		×	×							•	•
NOP			Assemb	oler converts	this to "BEQ	(PC) + 1"				•	•
ROLA	X									٨	٨
RTI	X									٨	٨
RTS	×									•	•
STA			Х	Х			Х			٨	•
STOP	×									•	•
SUB		×	X				X			٨	٨
TAX		<u> </u>	Assemb	oler converts t	this to "STA \$	80''				٨	•
TAY	ĺ				his to "STA \$8					٨	•
TXA					his to "LDA \$8					^	•
TYA		,	Assemb	oler converts t	his to "LDA \$8	31"				٨	•
WAIT	×			1	<u> </u>	1				•	•

EF68HC04P3

Table 6-7. EF68HC04P3 Microcomputer

								Branch In	str	ructions						
Hi Hi		0		1		2	T	3		4		5		6		7
Low	_	0000	_	0001	2	0010	1	0011	_	0100	_	0101		0110	_	0111
0	2	BNE	2	BNE	2	BEQ	2	BEQ	2	всс	2	всс	2	BCS	2	BCS
0000	1	REL	1	REL	1	RE	1	REL	1	REL	1	REL	1	REL	1	REL
	2		2		2		2		2		2		2		2	
1	١.	BNE		BNE		BEQ		BEQ		BCC		BCC		BCS		BCS
0001	2	REL	2	REL	2	RE	1 2	REL	2	REL	2	REL	2	REL	2	REL
2	2	BNE	2	BNE	2	BEQ	ľ	BEÒ		всс	2	BCC	2	BCS	4	BCS
0010	1	REL	1	REL	1	RE	1	REL	1	REL	1	REL	1	REL	1	REL
_	2		2		2		2		2		2		2		2	
3		BNE	١.	BNE		BEQ		BEQ		всс		BCC		BCS		BCS
0011	2	REL	2	REL		RE	_	REL	_	REL		REL		REL	2	REL
4	2	BNE	2	BNE	2	BEQ	2	BEQ	2	всс	2	всс	2	BCS	2	BCS
0100	1	REL	1	REL	1	RE	١,	REL	1	REL	1	REL	1	REL	1	REL
	2		2		2		2		2		2		2		2	
5	5 BNE BNE BEQ BEQ BCC BCS BCS O101 1 REL 1															
0101	·	REL				RE		REL	_	REL	_	REL		REL		REL
6	2	BNE	2	BNE	2	BEQ	2	BEQ	2	всс	2	всс	2	BCS	2	BCS
0110	1	REL	1	REL	1	RE	١,	REL	1	REL	1	REL	,	REL	1	REL
	2		2		2		2		2		2		2		2	
7		BNE		BNE		BEQ		BEQ		BCC		BCC	١.	BCS		BCS
0111	1	REL	_	REL	_	RE	<u> 1</u>	REL	-	REL		REL	_	REL		REL
8	2	BNE	2	BNE	2	BEQ	2	BEQ	2	всс	2	всс	2	BCS	2	BCS
1000	1	REL	1	REL	1		. 1	REL	١,	REL	1	REL	1	REL	1	REL
	2		2		2		2		2		2		2		2	
9		BNE		BNE		BEQ		BEQ		BCC		BCC	1	BCS		BCS
1001	1_	REL		REL	_	RE	L 1	REL		REL		REL	-	REL		REL
Α	2	BNE	2	BNE	2	BEQ	2	BEQ	2	всс	2	всс	2	BCS	2	BCS
1010	1	REL	2	REL	1		LI,	REL	١,	REL	1	REL	١,	REL	,	REL
	2		2		2		2		2		2		2		2	
В		BNE		BNE		BEQ		BEQ		BCC		BCC	l	BCS		BCS
1011	1_	REL		REL		RE	L 1	REL	-	REL		REL		REL		REL
С	2	BNE	2	BNE	2	BEQ	2	BEQ	2	всс	2	всс	2	BCS	2	BCS
1100	١,	REL	1	REL	,		L I	REL	l,	REL	1	REL	١,	REL	1	REL
	2		2		2		2		2		2		2		2	
D		BNE		BNE		BEQ		BEQ	ļ.	BCC		BCC	l	BCS	1	BCS
1101	1	REL	_	REL	_	RE	_	REL	-	REL	_	REL	_	REL		REL
E	2	BNE	2	BNE	2	BEQ	2	BEQ	2	BCC	2	всс	2	BCS	2	BCS
1110	١,	REL	١,	REL	,	BEQ RE	ıl.	REL	l,	REL	1	REL	١,	REL	١,	BCS REI
	2		2		2		12		1 2	.,,,,,	2		2	,,,,,	2	· · · · · · · · · · · · · · · · · · ·
F		BNE		BNE		BEQ	1	BEQ	Ī	BCC		BCC	Ī	BCS		BCS
1111	l 1	REL	1	REL	1	RE	Llı	REL	l١	REL	1	REL	l١	REL	1	REL

Abbreviations for Address Modes

INH Inherent S-D

Short Direct

B-T-B Bit Test and Branch

IMM Immediate Direct

DIR EXT Extended

REL Relative

BSC Bit Set/Clear

R-IND Register Indirect

Indicates Instruction Reserved for Future Use


Indicates Illegal Instruction

EF68HC04P3

Instruction Set Opcode Map

B	T	Re Re	gis ad/	ter/Memo	ry, Control, /rite Instruct	and	d s		Bit Man Instru				Register/M Read/Mo			
	+	8		9	Α	Т	В	Г	С		D		E		F	
JSRn		1000		1001	1010				1100		1101		1110		1111	Low
2	4	ICD _n	4	IMDo		14		5	DDCI DO	4	DCI DO	4	i DA	4	LDA	_
	,		2			1 3		3		,		1		,		-
Second Continue	4					+		L.,		_			.,			
	1	JSRn		JMPn	*		*	ľ	BRCLR1		BCLR1		STA		STA	1
JSRn	2	EXT	2	EXT				3	B-T-B	2	BSC	1	R-IND		R-IND	0001
2	4	100-	4	IAAD.		7		5	DDCI D2	4	BCI B2	4	ADD	4	400	
	1,		2		_	Ι,		١,		١,		,		١,		
JSRn		EXI		EAI		_		_	01-0		830		N-IND		N-IND	- W10
2	*	JSRn	*	JMPn	*	1		ľ	BRCLR3		BCLR3	•	SUB	*	SUB	3
JSRn	2		2			1	INH	3		2		1	R-IND	1	R-IND	
SSRN	4		4			1		5		4		4		4		
SRN	- 1				*	1		l								
JSRn	2	EXT		EXT				_	B-T-B	_	BSC	1	R-IND		R-IND	0100
2	4	ISBn	4	IMPn		1		5	BBCI B5	4	BCI B5	4	AND	4	AND	5
A	2		2			Ι,		3		,		1		١,		
JSRn		LA.				-		-		Ľ		4				
A		JSRn		JMPn	*	1.	STOP	ľ	BRCLR6		BCLR6		INC		INC	6
JSRn	2	EXT	2	EXT		1	I. INH	3	B-T-B	2	BSC	1	R-IND	1	R-IND	0110
2 EXT 2 EXT 1 S.D 1 S.D 3 B.T.B 2 BSC 1 R.IND 1 R.IND 0111 4 JSRn 2 JMPn 4 INC 5 BRSET0 4 BSET0 4 LDA 1 LDA 8 1000 4 JSRn 4 JMPn 4 INC 6 DEC 5 BRSET1 7 BSET1 7 BSET1 7 BSET1 8 BSET	4	100	4	10.40	_	T:	2 MAIT	5	000107	4	DOI D7	4	050	4	DE0	_
	١,		,		-	1.		١,		١,		,		١,		
JSRn	_	EAI		EXI	4	_		Ļ.	6-1-6	_	830		N-IIVD		N-IIVU	0111
2	"	JSRn		JMPn		Ι.		ľ	BRSET0	٦	BSET0	•	LDA	"	LDA	8
JSRn	2	EXT	2	EXT	1 S-	D 1	S-D	3	B-T-B	2	BSC	2	IMM	2.	DIR	1000
2 EXT 2 EXT 1 S-D 1 S-D 3 B-T-B 2 BSC 2 DIR 1001 4 JSRn 2 MPPn 4 INC 5 BRSET2 4 BSET2 2 BSC 2 DIR 1010 4 JSRn 2 MPPn 4 INC 5 BRSET3 4 BSET3 5 BRSET3 4 SUB B B DIR 1010 4 JSRn 2 EXT 2 EXT 1 S-D 1 S-D 3 B-T-B 2 BSC 2 IMM 2 DIR 1010 4 JSRn 4 JMPn 4 LDA 5 BRSET3 5 BRSET4 4 BSET4 4 CMP C C DIR 1001 4 JSRn 2 EXT 2 EXT 1 S-D 1 S-D 3 B-T-B 2 BSC 2 IMM 2 DIR 1010 4 JSRn 4 JMPn 4 LDA 5 BRSET5 4 BSET5 4 BSET5 4 BSET5 4 AND D D D D D D D D D D D D D D D D D D	4		4			1		5		4		-		4		
A						1		1					#			1 1
JSRn 2 EXT 2 EXT 1 S.D 1 S.D 3 BT.B 2 BSET2 ADD ADD A 1010 JSRn 2 JMPn 4 INC DEC BRSET3 BSSET3 SEST 2 SUB BSSET3 SUB SUB BSSET3 SUB SUB BSSET3 SUB SUB BSSET3 SUB SUB BSSET3 SUB SUB SUB BSSET3 SUB SUB SUB SUB SUB SUB SUB SUB SUB SUB	_	EXT		EXT				Ľ	B-T-B	_	BSC	L			DIR	1001
2	4	JSBn	4	JMPn		1		5	BRSET2	4	BSFT2	4	ΔΩΩ	4	ΔDD	Δ
JSRn JMPn INC DEC BRSET3 BSET3 SUB SUB B 1011 JSRn JMPn LDA STA BRSET4 BSET4 SET5 BRSET5 BRSET6 BRSET6 BRSET6 BRSET6 BRSET6 BRSET6 BRSET6 BRSET6 BRSET6 BRSET6 BRSET6 BRSET6 BRSET6 BRSET7 BRS	2		2			ы		3		2		2		2		
2 EXT 2 EXT 1 S-D 1 S-D 3 B-T-B 2 BSC 2 IMM 2 DIR 1011 JSRn	4		4			1		5		4		4		4		
4						1						ľ				
JSRn		EXT		EXT				_	B-T-B	Ŀ	BSC		· IMM	_	DIR	1011
2	4	ICDn	4	IMPo		1		5	DDCCTA	4	DCETA	4	CMP	4	CMD	ا ہا
4 JSRn 2 JMPn 4 LDA 4 STA 5 BRSET5 4 BSET5 4 AND 2 DIR 1101 4 JRSn 2 JMPn 4 LDA 5 STA 5 BRSET6 4 BSET6 7 BSET6 7 BSET6 7 BSET7 7 BSET	,		,	-		Ν,		1,		١,		,	•	١,		
JSRn		LAI				_		_		_	550	_	1141141	_	DIN	
4 JRSn 2 JMPn 4 LDA 4 STA 5 BRSET6 4 BSET6 # INC E 2 DIR 1110 4 JSRn 4 JMPn LDA 5 STA 5 BRSET7 4 BSET7 # DEC F	T.	JSRn		JMPn						ľ	BSET5	ľ	AND		AND	D
JRSn JMPn LDA STA BRSET6 BSET6 # INC E 2 EXT 2 EXT 1 S-D 1 S-D 3 B-T-B 2 BSC 2 DIR 1110 4 JSRn JMPn LDA STA BRSET7 BSET7 # DEC F	2	EXT	2	EXT	1 S-	D .	S-D	3	B-T-B	2	BSC	2	IMM	2	DIR	1101
2 EXT 2 EXT 1 S.D 1 S.D 3 B.T.B 2 BSC 2 DIR 1110 4 JSRn JMPn LDA STA BRSET7 BSET7 # DEC F	4	IDC -	4	1840-		T		5		4	DOCTO	Г		4	INC	-
4 JSRn 4 JMPn 4 LDA 4 STA 5 BRSET7 4 BSET7 # DEC F	,		,										#	_		1
JSRn JMPn LDA STA BRSET7 BSET7 # DEC F	+	EXI	_	EXI		-		-	R-1-R	₩	BSC	-			DIR	1110
	٦	JSRn	4	JMPn		1		3	BRSET7	*	BSET7		#	1"	DEC	F
	2		2			D ·		3		2		1		2		

LEGEND





SECTION 7 ELECTRICAL SPECIFICATIONS

7.1 INTRODUCTION

This section contains the electrical specifications and associated timing for the EF68HC04P3.

7.2 MAXIMUM RATINGS

Rating		Symbol	Value	Unit
Supply Voltage		Vcc	-0.3 to + 7.0	V
Input Voltage		Vin	V _{SS} -0.3 to V _{SS} +0.3	V
Current Drain per Pin		ı	10	mA
Total Current for Ports A, B, C and XTAL, TIMER Pins	Sink Source	l ₁	30 –15	mA
Operating Temperature Range L Range D Range V Range		ТА	T _L to T _H 0 to 70 — 25 to 70 — 40 to 85	۰C
Storage Temperature Range		T _{stg}	-55 to 150	°C
Thermal Resistance Plastic PLCC		ΑL ^θ	85 85	°C/W

This device contains circuitry to protect the inputs against damage due to high static voltages of electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \leq V_{in}$ or $V_{out}! \leq V_{CC}$. Reliability of operation is enhanced if unused inputs except EXTAL are connected to an appropriate logic voltage level (e.g., either V_{SS} or V_{CC}).

7.3 THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Junction Temperature	TJ		°C
Plastic		150	
PLCC		150	




Figure 7-1. Open Collector LSTTL Compatible Equivalent Test Load (Ports A, B, C,)

Figure 7-2. CMOS Equivalent Test Load (Ports A, B, C)

50 pF (Total)

7.4 POWER CONSIDERATIONS

The average chip-junction temperature, T_J, in °C can be obtained from: $T_J = T_A + (P_D \cdot \theta_{JA})$

1. D-024

Where:

TA = Ambient Temperature, °C

θJA = Package Thermal Resistance, Junction-to-Ambient, °C/W

PD = PINT + PPORT

PINT = ICC × VCC, Watts - Chip Internal Power

PPORT = Port Power Dissipation, Watts - User Determined

For most applications PPORT ◀PINT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between PD and TJ (if PPORT is neglected) is:

 $P_D = K \div (T_J + 273^{\circ}C)$

U)

Solving equations 1 and 2 for K gives: $K = PD \cdot (TA + 273 ^{\circ}C) + \theta JA \cdot PD^{2}$ (2)

(1)

Where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring PD (at equilibrium) for a known TA. Using this value of K the values of PD and TJ can be obtained by solving equations (1) and (2) iteratively for any value of TA.

7.5 ELECTRICAL CHARACTERISTICS @ 5.0 V

(VCC = 5.0 Vdc \pm 10 % ; VSS = 0 Vdc ; TA = TL to TH unless otherwise noted).

Characteristic	Symbol	Min	Тур	Max	Unit
Output voltage					
$(I_{Load} = 10 \mu A)$	VOL	-	_	0.1	V
$(I_{Load} = -10 \mu A)$	Voн	V _{CC} - 0.1	-	-	
Output Low Voltage (I _{Load} = 0.8 mA)					
PA0-PA7, PB0-PB7, PC0-PC3	VOL	-	_	0.4	V
Output High Voltage (I _{Load} = -0.8 mA)			.,		
PA0-PA7, PB0-PB7, PC0-PC3	v _{OH}	VCC -0.4	-	-	V
Input Low Voltage					
PAO-PA7, PBO-PB7, PCO-PC3, TIMER	VIL	VSS	_	0.3 V _{CC}	V
XTAL, MDS, TRO, RESET	VIL	Vss	_	0.2 V _{CC}	
Input High Voltage					
PAO-PA7, PBO-PB7, PCO-PC3, TIMER	VIH	0.7 VCC	_	vcc	V
XTAL, MDS, IRQ, RESET	Viн	0.8 V _{CC}	-	Vcc	
Total Supply Current (No dc Loads,					
(No dc Loads, $V_{IL} = 0.2 \text{ V}$; $V_{IH} = V_{CC} - 0.2 \text{ V}$)		1			
RUN Mode		1 1	l		
\div 1 Option (f _{OSC} = 5.5-MHz)	IDD	-	2	3.3	mA
\div 2 Option (f _{OSC} = 11.0 MHz)	IDD	-	2.4	3.9	mA
\div 4 Option (f _{OSC} = 11.0 MHz)	IDD	-	1.6	2.6	mA
WAIT Mode (See Note)					
÷ 1 Option (f _{osc} = 5.5 MHz)	IDD	-	0.7	1.1.	mA
÷ 2 Option (f _{osc} = 11.0 MHz)	IDD	1 - 1	1.1	1.8	mA
\div 4 Option (f _{osc} = 11.0 MHz)	IDD	-	0.9	1.5	mA
STOP Mode (See Note)	I _{DD}	_	1.0	5	μΑ
I/O Hi-Z Leakage Current (V _{in} = 0.4 V to V _{CC} - 0.4 V)					
Timer, PAO-PA7, PBO-PB7, PCO-PC3 (with no pull-downs)	^I TSI	-10	-	10	μΑ
Hi-Z State Input Current (V _{in} = V _{CC} - 0.4 V)					
PA0-PA7, PB0-PB7, PC0-PC3 (with pull-downs)	^I TSI	40	_	300	μΑ
Input Current IRQ, RESET, XTAL, MDS	lin	-1	_	+ 1	μÂ
1/0.0					
I/O Output Capacitance Timer, PAO-PA7, PBO-PB7, PCO-PC3	Cout	_	_	12	pF

NOTE: Test conditions for IDD as follows:

XTAL input is a square wave from 0.2 V to $V_{CC} = 0.2$ V.

EXTAL output load = 10 pF

Circuit in self check-mode

In WAIT and STOP Modes, Port A is programmed as output, Ports B and C are programmed as inputs.

In STOP Mode : all inputs are tied to VIL excepted IRQ, RST, MDS, XTAL, EXTAL which are tied to VIH.

7.6 CONTROL TIMING @ 5.0 V

($V_{CC} = 5.0 \text{ Vdc} \pm 10 \%$; $V_{SS} = 0 \text{ Vdc}$; $T_A = T_L \text{ to } T_H \text{ unless otherwise noted}$).

Characteristic	Symbol	Min	Тур	Max	Unit
Oscillator Frequency					
÷ 2, ÷ 4 options	fosc	0		11.0	MHz
÷ 1 option	fosc	0	_	5.5	MHz
Bit Time	tbit	0.182	_	_	μs
Bit Cycle Time	t _{by te}	2.18	-	_	μs
IRQ and TIMER Pulse Width	tWL, tWM	2	_	-	tbyte
RESET Pulse Width	†RWL	2	_	-	t _{byte}
Oscillator Pulse Width ÷ 2, ÷ 4 options	tOL, tOH	45	-	-	ns
÷ 1 option		90	-		ns

7.7 ELECTRICAL CHARACTERISTICS @ 3.3 V

 $(V_{CC} = 3.3 \text{ Vdc} \pm 10 \% \text{ ; } V_{SS} = 0 \text{ Vdc} \text{ ; } T_A = T_L \text{ to } T_H \text{ unless otherwise noted)}.$

Characteristic	Symbol	Min	Тур	Max	Unit
Output voltage					
(I _{Load} = 10 μA)	VOL	- 1	-	0.1	v
(I _{Load} = -10 μA)	∨он	V _{CC} - 0.1	-	-	
Output Low Voltage (I _{Load} = 0.4 mA)					
PAO PA7, PBO PB7, PCO PC3	VOL	-		0.4	v
Output High Voltage (I _{Load} = -0.4 mA)					
PAO-PA7, PBO-PB7, PCO-PC3	V _{OH}	VCC -0.4	-	-	V
Input Low Voltage					
PAO-PA7, PBO-PB7, PCO-PC3, TIMER	VIL	Vss	-	0.3 V _{CC}	V
XTAL, MDS, TRQ, RESET	VIL	Vss	_	0.2 V _{CC}	
Input High Voltage					
PAO-PA7, PBO-PB7, PCO-PC3, TIMER	V _{IH}	0.7 VCC	_	vcc	V
XTAL, MDS, IRQ, RESET	VIН	0.8 V _{CC}	-	Vcc	
Total Supply Current (No dc Loads,		1			
(No dc Loads, $V_{IL} = 0.2 \text{ V}$; $V_{IH} = V_{CC} - 0.2 \text{ V}$)					
RUN Mode		i .			
÷ 1 Option (f _{osc} = 3.0 MHz)	IDD	-	. 0.7	TBD	mA
÷ 2 Option (f _{osc} = 6.0 MHz)	IDD	-	0.9	TBD	mA
\div 4 Option (f _{osc} = 6.0 MHz)	l _{DD}	-	0.6	TBD	mA
WAIT Mode (See Note)					
÷ 1 Option (fosc = 3.0 MHz).	I _{DD}	-	0.25	TBD	mA
÷ 2 Option (f _{osc} = 6.0 MHz)	lDD	-	0.40	TBD	mA
\div 4 Option (f _{osc} = 6.0 MHz)	IDD	-	0.35	TBD	mA
STOP Mode (See Note)	IDD	-	0.5	2	μΑ
I/O Hi-Z Leakage Current (V _{in} = 0.4 V to V _{CC} = 0.4 V)					
Timer, PAO-PA7, PBO-PB7, PCO-PC3 (with no pull-downs)	ITSI	-10	-	10	μА
Hi-Z State Input Current (V _{in} = V _{CC} - 0.4 V) PA0-PA7, PB0-PB7, PC0-PC3 (with pull-downs)	ltsi	_	125	_	μА
Input Current IRQ, RESET, XTAL, MDS	lin	-1		+ 1	μА
I/O Output Capacitance Timer, PAO-PA7, PBO-PB7, PCO-PC3	Cout	 		12	pF
Input Capacitance IRO, RESET, XTAL, MDS	Cin	 - 		8	pF

NOTE: Test conditions for IDD as follows:

XTAL input is a square wave from 0.2 V to $V_{CC} = 0.2 \text{ V}$.

EXTAL output load = 10 pF

Circuit in self check-mode

In WAIT and STOP Modes, Port A is programmed as output, Ports B and C are programmed as inputs. In STOP Mode: all inputs are tied to VIL excepted IRQ, RST, MDS, XTAL, EXTAL which are tied to VIH.

7.8 CONTROL TIMING@ 3.3 V

(V_{CC} = 3.3 Vdc \pm 10 %; V_{SS} = 0 Vdc; T_A = T_L to T_H unless otherwise noted).

Characteristic	Symbol	Min	Тур	Max	Unit
Oscillator Frequency					
÷ 2, ÷ 4 options	fosc	0	_	6.0	MHz
÷ 1 option	fosc	0	-	3.0	MHz
Bit Time	t _{bit}	0.333	_	-	μs
Bit Cycle Time	t _{byte}	4.0		_	μs
IRQ and TIMER Pulse Width	tWL, tWM	2	_	_	tbyte
RESET Pulse Width	tRWL	2	-	-	tbyte
Oscillator Pulse Width ÷ 2, ÷ 4 options	^t OL, ^t OH	80		_	ns
÷ 1 option		160	_	_	ns

7.9 ELECTRICAL CHARACTERISTICS @ 2.2 V

(V_{CC} = 2.2 Vdc \pm 10 % ; V_{SS} = 0 Vdc ; T_A = T_L to T_H unless otherwise noted).

Characteristic	Symbol	Min	Тур	Max	Unit
Output voltage					
(I _{Load} = 10 μA)	VOL	-	0.1	- 1	V
(I _{Load} = -10 μA)	Voн	-	V _{CC} - 0.1	-	
Output Low Voltage (I _{Load} = 0.2 mA)					
PAO-PA7, PBO-PB7, PCO-PC3	VOL	_	0.4	-	V
Output High Voltage (I _{Load} = 0.2 mA)					***************************************
PAO-PA7, PBO-PB7, PCO-PC3	V _{OH}	_	V _{CC} - 0.4	-	v
Input Low Voltage					
PAO-PA7, PBO-PB7, PCO-PC3, TIMER	VIL	_	0.3 V _{CC}	_	V
XTAL, MDS, TRO, RESET	VIL	_	0.2 V _{CC}	1	
Input High Voltage					
PAO-PA7, PBO-PB7, PCO-PC3, TIMER	VIH	- 1	0.7 V _{CC}	_ I	v
XTAL, MDS, TRO, RESET	VIH	! –	0.8 V _{CC}		
Total Supply Current (No dc Loads,					
(No dc Loads, VIL = 0.2 V; VIH = VCC - 0.2 V)			\		
RUN Mode		l			
÷ 1 Option (f _{osc} = 1.0 MHz)	IDD	l –	150	TBD	μΑ
÷ 2 Option (f _{osc} = 2.0 MHz)	1 _{DD}	-	175	TBD	μ A
\div 4 Option (f _{osc} = 2.0 MHz)	IDD	-	115	TBD	μ A
WAIT Mode (See Note)			,	ì	
÷ 1 Option (f _{osc} = 1.0 MHz)	1 _{DD}	-	50	TBD	μΑ
÷ 2 Option (f _{osc} = 2.0 MHz)	IDD	-	80	TBD	μΑ
÷ 4 Option (f _{OSC} = 2.0 MHz)	l _{DD}	-	70	TBD	μΑ
STOP Mode (See Note)	IDD	- 1	0.5	2	μΑ
I/O Hi-Z Leakage Current (V _{in} = 0.4 V to V _{CC} - 0.4 V)					
Timer, PAO-PA7, PBO-PB7, PCO-PC3 (with no pull-downs)	ITSI	-10	_	10	μА
Hi-Z State Input Current (V _{in} = V _{CC} - 0.4 V)					
PAO-PA7, PBO-PB7, PCO-PC3 (with pull-downs)	^I TSI	-	75	-	μА
Input Current IRQ, RESET, XTAL, MDS	lin	-1	_	+ 1	μА
I/O Output CapacitanceTimer, PAO-PA7, PBO-PB7, PCO-PC3	Cout		-	12	pF
Input Capacitance IRQ, RESET, XTAL, MDS	Cin	_	-	8	pF

NOTE: Test conditions for IDD as follows:

XTAL input is a square wave from 0.2 V to $V_{CC} = 0.2 \text{ V}$.

EXTAL output load = 10 pF

Device in self check-mode

In WAIT and STOP Modes, Port A is programmed as \underline{output} , Ports B and C are programmed as inputs. In STOP Mode : all inputs are tied to $V_{|L|}$ excepted \overline{RQ} , \overline{RST} , MDS, XTAL, EXTAL which are tied to $V_{|L|}$.

38/44

EF68HC04P3

7.10 CONTROL TIMING @ 2.2 V

 $(V_{CC} = 2.2 \text{ Vdc} \pm 10 \% \text{ ; } V_{SS} = 0 \text{ Vdc} \text{ ; } T_A = T_L \text{ to } T_H \text{ unless otherwise noted)}.$


Characteristic	Symbol	Min	Тур	Max	Unit
Oscillator Frequency					
÷ 2, ÷ 4 options	fosc	0	2.0	_	MHz
÷ 1 option	fosc	0	1.0	-	MHz
Bit Time	t _{bit}	_	1.0	_	μs
Bit Cycle Time	t _{byte}	_	12.0	-	μs
IRQ and TIMER Pulse Width	tWL, tWM	2	-	_	tbyte
RESET Pulse Width	tRWL	2	_	_	t _{byte}
Oscillator Pulse Width ÷ 2, ÷ 4 options	tOL, tOH	_	250	_	ns
÷ 1 option		_	500	_	ns


40/44

SECTION 8 MECHANICAL DATA


This section contains the pin assignment and package dimension diagrams for the ${\sf EF68HC04P3}$ microcomputer.

8.1 PIN ASSIGNMENTS






8.2 PHYSICAL DIMENSIONS









SECTION 9 ORDERING INFORMATION

9.1 INTRODUCTION

The following information is required when ordering a custom MCU. The information may be transmitted to THOMSON SEMICONDUCTEURS in the following media:

EPROM(s), ET2716 or ET2732 EFDOS/MDOS*, disk file

To initiate a ROM pattern for the MCU, it is necessary to first contact your local field service office, local sales person, or your local THOMSON SEMICONDUCTEURS representative.

9.1.1 **EPROMs**

A 2716 or 2732 type EPROM, programmed with the customer program (positive logic sense for address and data), may be submitted for pattern generation. Since all program and data space information will fit on one 2716 or 2732 EPROM, the EPROM must be programmed as follows in order to emulate the EF68HC04P3 MCU. Start the data space ROM at EPROM address \$018 and start program space ROM at EPROM address \$960 and continue to memory space \$FFF. All unused bytes, including the user's space, must be set to zero. For shipment to THOMSON SEMICONDUCTEURS the EPROMs should be placed in a conductive IC carrier and packed securely. Do not use styrofoam.

9.1.2 EFDOS/MDOS* Disk File

An EFDOS/MDOS* disk, programmed with the customer program (positive logic sense for address and data), may be submitted for pattern generation. When using the EFDOS/MDOS* disk, include the entire memory image of both data and program space. All unused bytes, including the user's space, must be set to zero.

9.2 VERIFICATION MEDIA

All original pattern media (EPROMs or floppy disk) are filed for contractual purposes and are not returned. A computer listing of the ROM code will be generated and returned along with a listing verification form. The listing should be thoroughly checked and the verification form completed, signed, and returned to THOMSON SEMICONDUCTEURS. The signed verification form constitutes the contractural agreement for creation of the customer mask. If desired, THOMSON SEMICONDUCTEURS will program a blank 2716, 2732, or EFDOS disk (supplied by the customer) from the data file used to create the custom mask to aid in the verification process.

* Requires prior factory approval.

9.3 ROM VERIFICATION UNITS (RVUs)

Ten MCUs containing the customer's ROM pattern will be sent for program verification. These units will have been made using the custom mask but are for the purpose of ROM verification only. For expediency they are usually unmarked, packaged in ceramic, and tested only at room temperature and five volts. These RVUs are included in the mask charge and are not production parts. These RVUs are not backed nor guaranteed by THOMSON SEMICONDUCTEURS Quality Assurance.

9.4 FLEXIBLE DISKS

The disk media submitted must be single-sided, EFDOS/MDOS* compatible floppies. The customer must clearly label the disk with the ROM pattern file name. The minimum EFDOS/MDOS* system files as well as the absolute binary object files (filename.LO type of file) and filename. DO if necessary from the EF6804 cross-assembler must be on the disk. An object file made from a memory dump, using the ROLLOUT command is also admissable. Consider submitting a source listing as well as: filename, LX (DEVICE®/EXORciser®/loadable.format). This file will of course be kept confidential and is used 1) to speed up the process in house if any problems arise, and 2) to speed up our customer to factory interface if a user finds any software errors and needs assistance quickly from the factory representative.

* Requires prior factory approval.

DEVICE® is a registered trademark from THOMSON SEMICONDUCTEURS.

EXORciser® is a registered trademark of MOTOROLA INC.

ORDERING INFORMATION

	EF	68HC04P3	BICIV	1							
		Device		Screening level							
The table below horizontally s level. Other possibilities on r		Package liable suffix con	nbinations	for paci	age, o		temp.		nd scre	ening	
DEVICE		PACKAGE	OP	ER. TE	MP	80	REENI	NG LE	/EL		
DEVICE	C	P	FN	L.	D	V	Std	D	T		
		•	•	•	•		•			Π	
EF68HC04P3				<u> </u>		_	<u> </u>		-	\vdash	
Examples : EF68HC04P3P	, EF68HC0	4P3FN.		L	<u> </u>				<u> </u>		
Package: C: Ceramic DIL, Oper. temp.; L*: 0°C to + Screening level: Std: (no- * May be omitted.	70°C, D: -	- 25°C to +	70°C, V:		C to +	85°C,	T: 4	O°C to	+ 10	5°C.	

A reduced-packaged version of the EF68HC04P3 (28 pins) will be available in a 20-pin package : EF68HC04J3.

These specifications are subject to change without notice.

Please inquire with our sales offices about the availability of the different products.



ADVANCE INFORMATION

The EF6805P2 Microcomputer Unit (MCU) is a member of the EF6805 Family of low-cost single-chip microcomputers. This 8-bit microcomputer contains a CPU, on-chip CLOCK, ROM, RAM, I/O, and TIMER. It is designed for the user who needs an economical microcomputer with the proven capabilities of the 6800 -based instruction set. A comparison of the key features of several members of the 6805 Family is shown at the end of this data sheet. The following are some of the hardware and software highlights of the EF6805P2 MCU.

HARDWARE FEATURES

- 8-Bit Architecture
- 64 Bytes of RAM
- Memory Mapped I/O
- 1100 Bytes of User ROM
- 20 TTL/CMOS Compatible Bidirectional I/O Lines (8 Lines are LED Compatible)
- On-Chip Clock Generator
- Self-Check Mode
- Zero Crossing Detection
- Master Reset
- Complete Development System Support on DEVICE[®]
- 5 V Single Supply

SOFTWARE FEATURES


- Similar to 6800 Family
- Byte Efficient Instruction Set
- Easy to Program
- True Bit Manipulation
- Bit Test and Branch Instruction
- Versatile Interrupt Handling
- Versatile Index Register
- Powerful Indexed Addressing for Tables
- Full Set of Conditional Branches
- Memory Usable as Register/Flags
- Single Instruction Memory Examine/Change
- 10 Powerful Addressing Modes
- All Addressing Modes Apply to ROM, RAM, and I/O


USER SELECTABLE OPTIONS

- Internal 8-Bit Timer with Selectable Clock Source (External Timer Input or Internal Machine Clock)
- Timer Prescaler Option (7 Bits, 2n)
- 8 Bidirectional I/O Lines with TTL or TTL/CMOS Interface Option
- Crystal or Low-Cost Resistor Oscillator Option
- Low Voltage Inhibit Option
- Vectored Interrupts: Timer, Software, and External

DEVICE® is THOMSON SEMICONDUCTEURS' development/emulation tool.

HMOS





JUNE 1986 1/24




FIGURE 1 - EF6805P2 HMOS MICROCOMPUTER BLOCK DIAGRAM

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to +7.0	V
Input Voltage (Except Pin 6)	Vin	-0.3 to +7.0	V
Operating Temperature Range (T _L to T _H) V suffix	TA	0 to + 70 -40 to +85	°C
Storage Temperature Range	T _{stg}	-55 to +150	°C
Junction Temperature Plastic PLCC	Тј	150 150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields, however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation it is recommended that $V_{\rm in}$ and $V_{\rm Out}$ be constrained to the range $V_{\rm SS}\!\leq\! (V_{\rm in}$ or $V_{\rm Out})$ so $V_{\rm CC}$. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either $V_{\rm SS}$ or $V_{\rm CC}$).

(2)

THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance	θJA		°C/W
Plastic		70	
PLCC		110	

POWER CONSIDERATIONS

The average chip-junction temperature, T_J, in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \bullet \theta_{JA}) \tag{1}$$

Where:

TA = Ambient Temperature, °C

θ, μ = Package Thermal Resistance, Junction-to-Ambient, °C/W

 $P_D = P_{INT} + P_{PORT}$

PINT = ICC × VCC, Watts - Chip Internal Power

PPORT = Port Power Dissipation, Watts - User Determined

For most applications PPORT≪PINT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between PD and TJ (if PPORT is neglected) is:

Solving equations 1 and 2 for K gives:

$$K = P_D \bullet (T_A + 273 \circ C) + \theta_{JA} \bullet P_D^2$$
(3)

Where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring PD (at equilibrium) for a known TA. Using this value of K the values of PD and TJ can be obtained by solving equations (1) and (2) iteratively for any value of TA.

2/24

ELECTRICAL CHARACTERISTICS ($V_{CC} = +5.25 \text{ Vdc} \pm 0.5 \text{ Vdc}$, $V_{SS} = 0 \text{ Vdc}$, $T_A = T_L \text{ to } T_H \text{ unless otherwise noted}$)

Characteristic	Symbol	Min	Тур	Max	Unit,
Input High Voltage					
RESET (4.75≤V _{CC} ≤5.75)		4.0	-	Vcc	
(V _{CC} <4.75)		V _{CC} -0.5	-	Vcc	
INT (4.75≤V _{CC} ≤5.75)	VIH	4.0	*	Vcc	V
(V _{CC} <4.75)		V _{CC} -0.5	*	vcc	
All Other (Exept TIMER)		2.0	_	Vcc	
Input High Voltage Timer	1				
Timer Mode	V _{IH}	2.0	-	VCC+1	V
Self-Check Mode		9.0	10.0	15 0	
Input Low Voltage	1				
INT	VIL	VSS	*	1.5	V
All Other		VSS		0.8	
RESET Hysteresis Voltage (See Figures 10, 11, and 12)					
"Out of Reset"	VIRES+	2.1	-	4.0	V
"Into Reset"	VIRES-	0.8	_	2.0	
INT Zero Crossing Input Voltage, Through a Capacitor	VINT	2.0	-	4.0	V _{ac p-p}
Internal Power Dissipation - No Port Loading V _{CC} = 5.75 V, T _A = 0°C	PINT	-	400	690	mW
Input Capacitance					
XTAL	Cin	- 1	25	-	pF
All Other			10		
Low Voltage Recover	V _{LVR}			4.75	V
Low Voltage Inhibit 0 to + 70°C	VLVI	2.75	3.5	-	V
-40 to +85°C	1	3.1	3.5		
Input Current			*		
TIMER (V _{in} = 0.4 V)	1	-	-	20	l
INT (Vin = 2.4 V to VCC)	1	-	20	50	ŀ
EXTAL (Vin = 2.4 V to VCC, Crystal Option)	lin	-	-	10	μA
(Vin=0.4 V, Crystal Option)		-	-	- 1600	
RESET (V _{in} = 0.8 V)	Ì	-4.0	-	- 40	1
(External Capacitor Charging Current)	l	1	l		


^{*}Due to internal biasing, this input (when unused) floats to approximately 2.0 Vdc.


PORT DC ELECTRICAL CHARACTERISTICS (V_{CC} = +5.25 Vdc ±0.5 Vdc, V_{SS} = 0 Vdc, T_A = T_L to T_H unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Port A with	CMOS Drive Enabled				
Output Low Voltage, ILoad = 1.6 mA	V _{OL}	-		0.4	٧
Output High Voltage, ILoad = - 100 µA	VOH	2.4	_	-]	٧
Output High Voltage, ILoad = - 10 µA	Voн	V _{CC} - 1.0	-	-	٧
Input High Voltage, ILoad = -300 µA (max.)	ViH	2.0	-	Vcc	V
Input LowVoltage, ILoad = -500 µA (max.)	VIL	v _{ss}	-	0.8	٧
Hi-Z State Input Current (Vin = 2.0 V to VCC)	IIH	-	-	-300	μA
Hi-Z State Input Current (Vin = 0.4 V)	իլ հ	-	_	-500	μA
	Port B				
Output Low Voltage, ILoad = 3.2 mA	V _{OL}	-	_	0.4	٧
Output Low Voltage, ILoad = 10 mA (sink)	V _{OL}	-	_	1.0	٧
Output High Voltage, ILoad = -200 µA	VOH	2.4	-	-	٧
Darlington Current Drive (Source), VO = 1.5 V	Іон	1.0	-	-10	mA
Input High Voltage	V _{IH}	2.0	_	VCC	٧
Input Low Voltage	VIL	V _{SS}	-	0.8	٧
Hi-Z State Input Current	ITSI	_	2	10	μA
Port C and Port A	with CMOS Drive Disabled				
Output Low Voltage, ILoad = 1.6 mA	VOL	-	-	0.4	٧
Output High Voltage, ILoad = - 100 µA	Voн	2.4	-	-	٧
Input High Voltage	VIH	2.0	-	Vcc	V
Input Low Voltage	VIL	VSS	-	0.8	٧
Hi-Z State Input Current	ITSI	_	2	10	μA

SWITCHING CHARACTERISTICS (V_{CC} = +5.25 Vdc, ±0.5 Vdc, V_{SS} = 0 Vdc, T_A = T_L to T_H unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Oscillator Frequency EF6805P2 EF68A05P2	fosc	0.4 0.4	_	4.2 6.0	MHz
EF68B05P2	 	0.4		8.0	<u> </u>
Cycle Time (4/f _{OSC})	tcyc	0.95	-	10	μS
INT and TIMER Pulse Width (See Interrupt Section)	tWL, tWH	t _{cyc} + 250	-	-	ns
RESET Pulse Width	tRWL	t _{cyc} + 250	-	-	ns
RESET Delay Time (External Capacitance = 1.0 μF)	tRHL		100	_	ms
INT Zero Crossing Detection Input Frequency (±5° Accuracy)	fINT	0.03	_	1.0	kHz
External Clock Input Duty Cycle (EXTAL)	_	40	50	60	%








FIGURE 2 – TTL EQUIVALENT TEST LOAD | FIGURE 3 – CMOS EQUIVALENT TEST LOAD FIGURE 4 – TTL EQUIVALENT TEST LOAD (PORT B) (PORT A) (PORTS A AND C)

SIGNAL DESCRIPTION

The input and output signals for the MCU, shown in Figure 1, are described in the following paragraphs.

Vcc AND Vss

Power is supplied to the MCU using these two pins. \mbox{V}_{CC} is power and \mbox{V}_{SS} is the ground connection.

INT

This pin provides the capability for asynchronously applying an external interrupt to the MCU. Refer to Interrupts section for additional information.

XTAL AND EXTAL

These pins provide connections to the on-chip clock oscillator circuit. A crystal, a resistor, or an external signal, depending on the user selectable manufacturing mask option, can be connected to these pins to provide a system clock source with various stability/cost tradeoffs. Lead lengths and stray capacitance on these two pins should be minimized. Refer to Internal Clock Generator Options section for recommendations about these inputs.

TIMER

This pin allows an external input to be used to decrement the internal timer circuitry. Refer to Timer section for additional information about the timer circuitry.

RESET

This pin allows resetting of the MCU at times other than the automatic resetting capability already in the MCU. Refer to Resets section for additional information.

NUM

This pin is not for user application and must be connected to $\ensuremath{\text{VSS}}$.

INPUT/OUTPUT LINES (PA0-PA7, PB0-PB7, PC0-PC3)

These 20 lines are arranged into two 8-bit ports (A and B)

and one 4-bit port (C). All lines are programmable as either inputs or outputs under software control of the data direction registers. Refer to Inputs/Outputs section for additional information.

MEMORY

As shown in Figure 5, the MCU is capable of addressing 2048 bytes of memory and I/O registers with is program counter. The EF6805P2 MCU has implemented 1288 of these locations. This consists of: 1100 bytes of user ROM, (from \$080 to \$0FF and from \$3CO to \$783) 116 bytes of self-check ROM, 64 bytes of user RAM, 6 bytes of port I/O, and 2 timers registers. The ROM division allows 128 bytes of ROM to be addressed with direct instructions.


The stack area is used during the processing of interrupt and subroutine calls to save the processor state. The register contents are pushed onto the stack in the order shown in Figure 6. Because the stack pointer decrements during pushes, the low order byte (PCL) of the program counter is stacked first; then the high order three bits (PCH) are stacked. This ensures that the program counter is loaded correctly, during pulls from the stack, since the stack pointer increments during pulls. A subroutine call results in only the program counter (PCL, PCH) contents being pushed onto the stack. The remaining CPU registers are not pushed.

CENTRAL PROCESSING UNIT

The CPU of the EF6805 Family is implemented independently from the I/O or memory configuration. Consequently, it can be treated as an independent central processor communicating with I/O and memory via internal address, data, and control buses.


REGISTERS

The 6805 Family CPU has five registers available to the programmer. They are shown in Figure 7 and are explained in the following paragraphs.



^{*}Caution: Data direction registers (DDRs) are write-only; they read as \$FF.

FIGURE 5 - MCU ADDRESS MAP



*For subroutine calls, only PCL and PCH are stacked.

ACCUMULATOR (A)

The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.

FIGURE 6 -- INTERRUPT STACKING ORDER




FIGURE 7 -- PROGRAMMING MODEL

INDEX REGISTER (X)

The index register is an 8-bit register used for the indexed addressing mode. It contains an 8-bit value that may be added to an instruction value to create an effective address. The index register can also be used for data manipulations using the read-modify-write instructions. The index register may also be used as a temporary storage area.

PROGRAM COUNTER (PC)

The program counter is an 11-bit register that contains the address of the next instruction to be executed.

STACK POINTER (SP)

The stack pointer is an 11-bit register that contains the address of the next free location on the stack. Initially, the stack pointer is set to location \$07F and is decremented as data is pushed onto the stack and incremented as data is pulled from the stack. The six most significant bits of the stack pointer are permanently configured to 000011. During an MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set to location \$07F. Subroutines and interrupts may be nested down to location \$081 (31 bytes maximum) which allows the programmer to use up to 15 levels of subroutine calls.

CONDITION CODE REGISTER (CC)

The condition code register is a 5-bit register in which four bits are used to indicate the results of the instruction just executed. These bits can be individually tested by a program and specific action taken as a result of their state. Each individual condition code register bit is explained in the following paragraphs.

HALF CARRY (H) — Set during ADD and ADC instructions to indicate that a carry occurred between bits 3 and 4.

INTERRUPT (I) — This bit is set to mask (disable) the timer and external interrupt ($\overline{\text{INT}}$). If an interrupt occurs while this bit is set, the interrupt is latched and is processed as soon as the interrupt is cleared.

NEGATIVE (N) — Used to indicate that the result of the last arithmetic, logical, or data manipulation was negative (bit 7 in result equal to a logical one).

ZERO (Z) — Used to indicate that the result of the last arithmetic, logical, or data manipulation was zero.

CARRY/BORROW (C) — Used to indicate that a carry or borrow out of the arithmetic logic unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions plus shifts and rotates.

TIMER

The EF6805P2 MCU timer circuitry is shown in Figure 8. The 8-bit counter may be loaded under program control and is decremented toward zero by the clock input (prescaler output). When the timer reaches zero, the timer interrupt request bit (bit 7) in the timer control register (TCR) is set. The timer interrupt can be masked (disabled) by setting the timer interrupt mask bit (bit 8) in the TCR. The interrupt bit (1 bit) in the condition code register also prevents a timer interrupt from being processed. The MCU responds to this interrupt by saving the present CPU state on the stack, fetching the timer interrupt vector from locations \$7F8 and \$7F9, and executing the interrupt routine; see the Interrupts section. THE TIMER INTERRUPT REQUEST BIT MUST BE CLEARED BY SOFTWARE.

The clock input to the timer can be from an external source (decrementing of timer counter occurs on a positive transition of the external source) applied to the TIMER input pin or it can be the internal $\phi 2$ signal. Three machine cycles are required for a change in state of the TIMER pin to decrement the timer prescaler. The maximum frequency of a signal that can be recognized by the TIMER or INT pin logic is dependent on the parameter labeled t_{WL} , twh. The pin logic that recognizes the high (or low) state on the pin must also recognize the low state on the pin in order to "re-arm" the internal logic. Therefore, the period can be calculated as follows: (assumes 50/50 duty cycle for a given period)

$$t_{CYC} \times 2 + 250 \text{ ns} = \text{period} = \frac{1}{\text{freq}}$$

The period is not simply $t_{WL} + t_{WH}$. This computation is allowable, but it does reduce the maximum allowable frequency by defining an unnecessarily longer period (250 ns twice).

When the $\phi 2$ signal is used as the source, it can be gated by an input applied to the TIMER input pin allowing the user to easily perform pulse-width measurements. (NOTE: For




FIGURE 8 -- TIMER BLOCK DIAGRAM

ungated $\phi 2$ clock inputs to the timer prescaler, the TIMER pin should be tied to V_{CC}.) The source of the clock input is one of the mask options that is specified before manufacture of the MCU.

A prescaler option can be applied to the clock input that extends the timing interval up to a maximum of 128 counts before decrementing the counter. This prescaling mask option is also specified before manufacture. To avoid truncation errors, the prescaler is cleared when bit 3 of the timer counter register is written to a logic one. (This bit always needs a logic O).

The timer continues to count past zero, falling from \$00 to \$FF and then continuing the countdown. Thus, the counter can be read at any time by reading the timer data register (TDR). This allows a program to determine the length of time since a timer interrupt has occurred without disturbing the counting process.

At power-up or reset, the prescaler and counter are initialized with all logical ones, the timer interrupt request bit (bit 7) is cleared and the timer interrupt mask bit (bit 6) is set

SELF-CHECK

The self-check capability of the EF6805P2 MCU provides an internal check to determine if the part is functional. Connect the MCU as shown in Figure 9 and monitor the output of port C bit 3 for an oscillation of approximately 7 Hz. A 10volt level on the TIMER input, pin 7, energizes the ROM-based self-check feature. The self-check program exercises the RAM, ROM, TIMER, interrupts, and I/O ports.

RESETS

The MCU can be reset three ways: by initial power-up, by the external reset input (RESET) and by optional, internal, low-voltage detect circuits. The RESET input consists mainly of a Schmitt trigger that senses the RESET line logic level. A typical reset Schmitt trigger hysteresis curve is shown in Figure 11. The Schmitt trigger provides an internal reset voltage if it senses a logical zero on the RESET pin.

POWER-ON RESET (POR)


An internal reset is generated upon power-up that allows the internal clock generator to stabilize. A delay of t_{RHL} milliseconds is required before allowings the RESET input to go high. See the power and reset timing diagram (see Figure 10). Connecting a capacitor to the RESET input (see Figure 12) typically provides sufficient delay. During power-up, the Schmitt trigger switches on (removes reset) when RESET rise to V_{IRES}*.

EXTERNAL RESET INPUT

The MCU is reset when a logic zero is applied to the RESET input for a period longer than one machine cycle ($t_{\rm cyc}$). Under this type of reset, the Schmitt trigger switches off are VIRES- to provide an internal reset voltage

LOW VOLTAGE INHIBIT (LVI)

The optional low-voltage detection circuit causes a reset of the MCU if the power supply voltage falls below a certain level (VLVI). The only requirement is that the VCC must remain at or below the VLVI threshold for one tcyc minimum.



*This connection depends on the clock oscillator user selectable mask option.

Use crystal if that option is selected.

Self-Check Error Patterns

PC1	PC0	Problem
0	0	Interrupt Failure
0	1	Bad Port A or Port B
1	0	Bad RAM
1	1	Bad RAM
II 4 LED	s Flashing	Good Device

NOTE

When PC1 or PC0 is 0, the LED is on.

In typical applications, the V_{CC} bus filter capacitor will eliminate negative-going voltage glitches of less than one t_{CyC}. The output from the low-voltage detector is connected directly to the internal reset circuitry. It also forces the RESET pin low via a strong discharge device through a resistor. The internal reset is removed once the power supply voltage rises above a recovery level (V_{LVR}) at which time a normal power-one reset occurs.

INTERNAL CLOCK GENERATORS OPTIONS

The internal clock generator circuit is designed to require a minimum of external components. A crystal, a resistor, a jumper wire, or an external signal may be used to generate a system clock with various stability/cost tradeoffs.

A manufacturing mask option is used to select crystal or resistor operation.

The different connection methods are shown in Figure 13. Crystal specifications and suggested PC board layouts are given in Figure 14. A resistor selection graph is given in Figure 15. The crystal oscillator start-up time is a function of many variables: crystal parameters (especially Rs. oscillator load capacitances, IC parameters, ambient temperature, supply voltage and supply voltage turn-on time). To ensure rapid oscillator start-up, neither the crystal characteristics nor the load capacitances should exceed recommendations.

When utilizing the on-board oscillator, the MCU should remain in the reset condition (RESET pin voltage below VIRES+) until the oscillator has stabilized at its operating frequency. Several factors are involved in calculating current specifications.

One V_{CC} minimum is reached, the external RESET capacitor will begin to charge at a rate dependent on the capacitor value. The charging current is supplied from V_{CC} through a large resistor, so it functions almost like a constant current source until the reset voltages rises above V_{IRES}. Therefore, the RESET pin will charge a approximately

(VIRES+) . Cext =IRES . tRHI




FIGURE 10 -- POWER AND RESET TIMING




FIGURE 11 – TYPICAL RESET SCHMITT TRIGGER HYSTERESIS






FIGURE 12 - POWER-UP RESET DELAY CIRCUIT




NOTE: The recommended C_L value with a 4.0 MHz crystal is 27 pF, maximum, including system distributed capacitance. There is an internal capacitance of approximately 25 pF on the XTAL pin. For crystal frequencies other than 4 MHz; the total capacitance on each pin should be scaled as the inverse of the frequency ratio. For example, with a 2 MHz crystal, use approximately 50 pF on EXTAL and approximately 25 pF on XTAL. The exact value depends on the Motional-Arm parameters of the crystal used.


FIGURE 13 - CLOCK GENERATOR OPTIONS



AT — Cut Parallel Resonance Crystal $C_0 = 7$ pF Max. Freq. = 4.0 MHz @ $C_L = 24$ pF $R_S = 50$ ohms Max.

Piezoelectric ceramic resonators which have the equivalent specifications may be use instead of crystal oscillators. Follow ceramic resonator manufacturer's suggestions for CQ, C1 and Rg values.





NOTE: Keep crystal leads and circuit connections as short as possible.

FIGURE 14 — CRYSTAL MOTIONAL ARM PARAMETERS
AND SUGGESTED PC BOARD LAYOUT




FIGURE 15 – TYPICAL FREQUENCY SELECTION FOR RESISTOR OSCILLATOR OPTION

INTERRUPTS

The EF6805P2 MCU can be interrupted three different ways: through the external interrupt (INT) input pin, the internal timer interrupt request, or the software interrupt instruction (SWI). When any interrupt occurs, the current instruction (including SWI) is completed, processing is suspended, the present CPU state is pushed onto the stack, the interrupt bit (I) in the condition code register is set, the address of the interrupt routine is obtained from the appropriate interrupt vector address and the interrupt routine is executed. Stacking the CPU registers, setting the I bit, and vector fetching requires a total of 11 t_{Cyc} periods for completion.

A flowchart of the interrupt sequence is shown in Figure 16. The interrupt service routine must end with a return from interrupt (RTI) instruction which allows the MCU to resume processing of the program prior to the interrupt (by unstacking the previous CPU state). Unlike RESET, hardware interrupts do not cause the current instruction execution to be halted, but are considered pending until the current instruction execution is complete.

When the current instruction is complete, the processor checks all pending hardware interrupts and if unmasked, proceeds with interrupt processing; otherwise, the next instruction is fetched and executed. Note that masked interrupts are latched for later interrupt service.

If both an external interrupt and a timer interrupt are pending at the end of an instruction execution, the external interrupt is serviced first. The SWI is executed as any other instruction.

The external interrupt is internally synchronized and then

latched on the falling edge of $\overline{\text{INT}}$. A sinusoidal input signal (f_{INT} maximum) can be used to generate an external interrupt, as shown in Figure 17(a), for use as a zerocrossing detector (for negative transitions of the ac sinusoid). This allows applications such as servicing time-of-day routines and engaging/disengaging ac power control devices. Off-chip full-wave rectification provides an interrupt at every zero crossing of the ac signal and thereby provides a 2f clock.

For digital applications, the $\overline{\text{INT}}$ pin can be driven by a digital signal. The maximum frequency of a signal that can be recognized by the TIMER or $\overline{\text{INT}}$ pin logic is dependent on the parameter labeled t_{WL} , t_{WH} . The pin logic that recognizes the high (or low) state on the pin must also recognize the low (or high) state on the pin in order to "rearm" the internal logic. Therefore, the period can be calculated as follows: (assumes 50/50 duty cycle for a given period)

$$t_{\text{cyc}} x2 + 250 \text{ ns} = \text{period} = \frac{1}{\text{free}}$$

The period is not simply $t_{WL}+t_{WH}$. This computation is allowable, but it does reduce the maximum allowable frequency by defining an unnecessarily longer period (250 ns twice). See Figure 17(b).

A software interrupt (SWI) is an executable instruction which is executed regardless of the state of the I bit in the condition code register. Note that if the I bit is zero, SWI executes after the other interrupts. SWIs are usually used as break-points for debugging or as system calls.




FIGURE 16 - RESET AND INTERRUPT PROCESSING FLOWCHART




FIGURE 17 - TYPICAL INTERRUPT CIRCUITS

INPUT/OUTPUT

There are 20 input/output pins. The INT pin may also be polled with branch instructions to provide an additional input pin. All pins (port A. B. and C) are programmable as either inputs or outputs under software control of the corresponding write-only data direction register (DDR). The port I/O programming is accomplished by writing the corresponding bit in the port DDR to a logic "1" for output or a logic "O" for input. On reset, all the DDRs are initialized to a logic "0" state to put the ports in the input mode. To avoid undefined levels, the port output registers are not initialized on reset, but may be written before setting the DDR bits. When programmed as outputs, the latched output data is readable as input data, regardless of the logic levels at the output pin due to output loading; see Figure 18. When port B is programmed for outputs, it is capable of sinking 10 mA and sourcing 1 mA on each pin.


All input/output lines are TTL compatible as both inputs and outputs. Ports B and C are CMOS compatible as inputs. Port A may be made CMOS compatible as outputs with a mask option. The address map in Figure 5 gives the address

of data registers and DDRs. The register configuration is provided in Figure 19 and Figure 20 provides some examples of port connections.

Caution

The corresponding DDRs for ports A, B, and C are write-only registers (registers at \$004, \$005, and \$006). A read operation on these registers is undefined. Since BSET and BCLR are read-modify-write functions, they cannot be used to set or clear a DDR bit (all "unaffected" bits would be set). It is recommended that all DDR bits in a port be written using a single-store instruction.

The latched output data bit (see Figure 18) may always be written. Therefore, any write to a port writes all of its data bits even though the port DDR is set to input. This may be used to initialize the data registers and avoid undefined outputs; however, care must be exercised when using read-modify-write instructions since the data read corresponds to the pin level if the DDR is an input ("O") and corresponds to the latched output data when the DDR is an output ("1").





	Data Direction Register Bit	Output Data Bit	Latched Output State	Input To MCU
Г	1	0	0	0
1	1	1	1	1
	0) x	High-Z **	Pin

FIGURE 18 - TYPICAL PORT I/O CIRCUITY

^{*}DDR is a write-only register and reads as all "1s".

^{**}Ports A (with CMOS drive disabled), B, and C are three state ports. Port A has optional internal pullup devices to provide CMOS drive capability. See Electrical Characteristics tables for complete information.





TCR7— Timer Interrupt Status Bit: Set when TDR goes to zero; must be cleared by software. Cleared to 0 by reset.

TCR6 Bit 6 – Timer Interrupt Mask Bit: 1 = timer interrupt masked (disabled). Set to 1 by reset. TCR Bits 5, 4, 3, 2, 1, 0 read as "1s" – unused bits.







FIGURE 19 - MCU REGISTER CONFIGURATION




Port A, bit 7, programmed as output, driving CMOS loads and bit 4 driving one TTL load directly using CMOS output option.



Port B, bit 5 programmed as output, driving Darlington-base directly.




Port B, bit 0 and bit 1 programmed as output, driving LEDs directly.




Port C, bits 0-3 programmed as output, driving CMOS loads, using external pullup resistors.


FIGURE 20 (a) - TYPICAL OUTPUT MODE PORT CONNECTIONS



TTL driving port A directly.



CMOS or TTL driving port B directly.



CMOS and TTL driving port C directly.

FIGURE 20 (b) - TYPICAL OUTPUT MODE PORT CONNECTIONS

SOFTWARE

BIT MANIPULATION

The EF6805P2 MCU has the ability to set or clear any single random access memory or input/output bit (except the data direction register, see Caution below), with a single instruction (BSET, BCLR). Any bit in page zero including ROM, except the DDRs, can be tested, using the BRSET and BRCLR instructions, and the program branches as a result of its state. The carry bit equals the value of the bit referenced by BRSET or BRCLR. A rotate instruction may then be used to accumulate serial input data in a RAM location or register. The capability to work with any bit in RAM, ROM, or I/O allows the user to have individual flags in RAM or to handle I/O bits as control lines.

The coding example in Figure 21 illustrates the usefulness of the bit manipulation and test instructions. Assume that the MCU is to communicate with an external serial device.

The external device has a data ready signal, a data output line, and a clock line to clock data one bit at a time, LSB first, out of the device. The MCU waits until the data is ready, clocks the external device, picks up the data in the carry flag (C bit), clears the clock line, and finally accumulates the data bit in a RAM location.

Caution

The corresponding DDRs for ports A, B, and C are write-only registers (registers at \$004, \$005, and \$006). A read operation on these registers is undefined. Since BSET and BCLR are read-modify-write functions, they cannot be used to set or clear a DDR bit fall "unaffected" bits would be set). It is recommended that all DDR bits in a port be written using a single-store instruction.




FIGURE 21 - BIT MANIPULATIONS EXAMPLE

ADDRESSING MODES

The EF6805P2 MCU has 10 addressing modes which are explained briefly in the following paragraphs. For additional details and graphical illustrations, refer to the 6805 Family User's Manual.

The term "effective address" (EA) is used in describing the address modes. EA is defined as the address from which the argument for an instruction is fetched or stored.

IMMEDIATE — In the immediate addressing mode, the operand is contained in the byte immediately following the opcode. The immediate addressing mode is used to access constants which do not change during program execution (e.g., a constant used to initialize a loop counter).

DIRECT — In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single 2-byte instruction. This includes the on-chip RAM and I/O registers and 128 bytes of ROM. Direct addressing is an effective use of both memory and time.

EXTENDED — In the extended addressing mode, the effective address of the argument is contained in the two bytes following the opcode. Instructions using extended addressing are capable of referencing arguments anywhere in memory with a single 3-byte instruction. When using the Motorola assembler, the programmer need not specify whether an instruction uses direct or extended addressing. The assembler automatically selects the shortest form of the instruction.

RELATIVE — The relative addressing mode is only used in branch instructions. In relative addressing, the contents of the 8-bit signed byte following the opcode (the offset) is added to the PC if and only if the branch condition is true. Otherwise, control proceeds to the next instruction. The span of relative addressing is from $-126\ {\rm to}\ +129\ {\rm from}\$ the opcode address. The programmer need not worry about calculating the correct offset when using the Motorola assembler since it calculates the proper offset and checks to see if it is within the span of the branch.

INDEXED, NO OFFSET — In the indexed, no offset addressing mode, the effective address of the argument is contained in the 8-bit index register. Thus, this addressing mode can access the first 256 memory locations. These instructions are only one byte long. This mode is often used to move a pointer through a table or to hold the address of a frequently referenced RAM or I/O location.

INDEXED, 8-BIT OFFSET — In the indexed, 8-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the unsigned byte following the opcode. This addressing mode is useful in selecting the kth element in an n element table. With this 2-byte instruction, k would typically be in X with the address of the beginning of the table in the instruction. As such, tables may begin anywhere within the first 256 addressable locations and could extend as far as location 510 (\$1FE is the last location at which the instruction may begin).

INDEXED, 16-BIT OFFSET — In the indexed, 16-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the two unsigned bytes following the opcode. This addressing mode can be used in a manner similar to indexed, 8-bit offset, except that this 3-byte instruction allows tables to be anywhere in memory. As with direct and extended addressing, the Motorola assembler determines the shortest form of indexed addressing.

BIT SET/CLEAR — In the bit set/clear addressing mode, the bit to be set or cleared is part of the opcode, and the byte following the opcode specifies the direct address of the byte in which the specified bit is to be set or cleared. Thus, any read/write bit in the first 256 locations of memory, including I/O, can be selectively set or cleared with a single 2-byte instruction.

Caution

The corresponding DDRs for ports A, B, and C are write-only registers (registers at \$004, \$005, and \$006). A read operation on these registers is undefined. Since BSET and BCLR are read-modify-write functions, they cannot be used to set or clear a DDR bit (all "unaffected" bits would be set). It is recommended that all DDR bits in a port be written using a single-store instruction.

BIT TEST AND BRANCH — The bit test and branch addressing mode is a combination of direct addressing and relative addressing. The bit and condition (set or clear) which is to be tested is included in the opcode, and the address of the byte to be tested is in the single byte immediately following the opcode byte. The signed relative 8-bit offset is in the third byte and is added to the value of the PC if the branch condition is true. This single 3-byte instruction allows the program to branch based on the condition of any readable bit in the first 256 locations of memory. The span of branching is from — 125 to + 130 from the opcode address. The state of the tested bit is also transferred to the carry bit of the condition code register.

Caution

The corresponding DDRs for ports A, B, and C are write-only registers (registers at \$004, \$005, and \$006). A read operation on these registers is undefined. Since BSET and BCLR are read-modify-write functions, they cannot be used to set or clear a DDR bit fall "unaffected" bits would be set). It is recommended that all DDR bits in a port be written using a single-store instruction.

INHERENT — In the inherent addressing mode, all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index register or accumulator, as well as control instruction with no other arguments, are included in this mode. These instructions are one byte long.

INSTRUCTION SET

The EF6805P2 MCU has a set of 59 basic instructions, which when combined with the 10 addressing modes produce 207 usable opcodes. They can be divided into five different types: register/memory, read-modify-write, branch,

bit manipulation, and control. The following paragraphs briefly explain each type. All the instructions within a given type are presented in individual tables.

REGISTER/MEMORY INSTRUCTIONS — Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operands. Refer to Table 1.

READ-MODIFY-WRITE INSTRUCTIONS — These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is included in read-modify-write instructions through it does not perform the write. Refer to Table 2.

Caution

The corresponding DDRs for ports A, B, and C are write-only registers (registers at \$004, \$005, and \$006). A read operation on these registers is undefined. Since BSET and BCLR are read-modify-write functions, they cannot be used to set or clear a DDR bit fall "unaffected" bits would be set). It is recommended that all DDR bits in a port be written using a single-store instruction.

BRANCH INSTRUCTIONS — The branch instructions cause a branch from the program when a certain condition is met. Refer to Table 3.

BIT MANIPULATION INSTRUCTIONS — These instructions are used on any bit in the first 256 bytes of the memory. One group either sets or clears. The other group performs the bit test branch operations. Refer to Table 4.

Caution

The corresponding DDRs for ports A, B, and C are write-only registers (registers at \$004, \$005, and \$006). A read operation on these registers is undefined. Since BSET and BCLR are read-modify-write functions, they cannot be used to set or clear a DDR bit (all "unaffected" bits would be set). It is recommended that all DDR bits in a port be written using a single-store instruction.

CONTROL INSTRUCTIONS — The control instructions control the MCU operations during program execution. Refer to Table 5.

ALPHABETICAL LISTING — The complete instruction set is given in alphabetical order in Table 6.

OPCODE MAP SUMMARY — Table 7 is an opcode map for the instructions used on the MCU.

TABLE 1 - REGISTER/MEMORY INSTRUCTIONS

									A	ddressin	g Mod	es							
			Immed	iate		Direc	ct	Indexed (No Offset)				Indexed (8-Bit Offset)			Indexed (16-Bit Offset)				
Function	Mnemonic	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	OP Code	# Bytes	# Cycles
Load A from Memory	LDA	A6	2	2	В6	2	4	C6	3	5	F6	1	4	E6	2	5	D6	3	6
Load X from Memory	LDX	AE	2	2	BE	2	4	CE	3	5	FE	1	4	EE	2	5	DE	3	6
Store A in Memory	STA	-	-	_	B7	2	5	C7	3	6	F7	1	5	E7	2	6	D7	3	7
Store X in Memory	STX	-	_	-	BF	2	5	CF	3	6	FF	1	5	EF	2	6	DF	3	7
Add Memory to A	ADD	AB	2	2	ВВ	2	4	СВ	3	5	FB	1	4	EB	2	5	DB	3	6
Add Memory and Carry to A	ADC	А9	2	2	В9	2	4	С9	3	5	F9	1	4	E9	2	5	D9	3	6
Subtract Memory	SUB	A0	2	2	В0	2	4	CO	3	5	FO	1	4	EO	2	5	DO	3	6
Subtract Memory from A with Borrow AND Memory to A	SBC	A2	2	2	B2	2	4	C2	3	5	F2	1	4	E2	2	5	D2	3	6
OR Memory with A	ORA	AA AA	2	2	BA BA	2	4	CA CA	3	5	FA FA	+	4	E4	2	5	DA	3	6
Exclusive OR Memory with A	EOR	A8	2	2	B8	2	4	C8	3	5	F8	1	4	E8	2	5	D8	3	6
Arithmetic Compare A with Memory	СМР	Α1	2	2	В1	2	4	C1	3	5	F1	1	4	E1	2	5	D1	3	6
Arithmetic Compare X with Memory	СРХ	А3	2	2	В3	2	4	сз	3	5	F3	1	4	E3	2	5	D3	3	6
Bit Test Memory with A (Logical Compare)	BIT	A5	2	2	В5	2	4	C5	3	5	F5	1	4	E5	2	5	D5	3	6
Jump Unconditional	JMP	-	-	-	BC	2	3	СС	3	4	FC	1	3	EC	2	4	DC	3	5
Jump to Subroutine	JSR		_	-	BD	2	7	CD	3	8	FD	1	7	ED	2	8	DD	3	9

TABLE 2 - READ-MODIFY-WRITE INSTRUCTIONS

EF6805P2

			Addressing Modes													
		Inherent (A)			Inherent (X)		Direct		Indexed (No Offset)			Indexed (8 Bit Offset)				
Function	Mnemonic	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Increment	INC	4C	1	4	5C	1	4	3C	2	6	7C	1	6	6C	2	7
Decrement	DEC	4A	1	4	5A	1	4	3A	2	6	7A	1	6	6A	2	7
Clear	CLR	4F	1	4	5F	1	4	3F	2	6	7F	1	6	6F	2	7
Complement	COM	43	1	4	53	1	4	33	2	6	73	1	6	63	2	7
Negate (2's Complement)	NEG	40	1	4	50	1	4	30	2	6	70	1	6	60	2	7
Rotate Left Thru Carry	ROL	49	1	4	59	1	4	39	2	6	79	1	6	69	2	7
Rotate Right Thru Carry	ROR	46	1	4	56	1	4	36	2	6	76	1	6	66	2	7
Logical Shift Left	LSL	48	1	4	58	1	4	38	2	6	78	1	6	68	2	7
Logical Shift Right	LSR	44	1	4	54	1	4	34	2	6	74	1	6	64	2	7
Arithmetic Shift Right	ASR	47	1	4	57	1	4	37	2	6	77	1	6	67	2	7
Test for Negative or Zero	TST	4D	1	4	5D	1	4	3D	2	. 6	7D	1	6	6D	2	7

TABLE 3 - BRANCH INSTRUCTIONS

		Relative Addressing Mod					
Function	Mnemonic	Op Code	# Bytes	# Cycles			
Branch Always	BRA	20	2	4			
Branch Never	BRN	21	2	4			
Branch IFFHigher	ВНІ	22	2	4			
Branch IFF Lower or Same	BLS	23	2	4			
Branch IFFCarry Clear	BCC	24	2	4			
(Branch/FFHigher or Same)	(BHS)	24	2	4			
Branch IFF Carry Set	BCS	25	2	4			
(Branch IFF Lower)	(BLO)	25	2	4			
Branch IFF Not Equal	BNE	26	2	4			
Branch IFF Equal	BEQ	27	2	4			
Branch IFF Half Carry Clear	BHCC	28	2	4			
Branch IFF Half Carry Set	BHCS	29	2	4			
BranchIFF Plus	BPL	2A	2	4			
BranchIFF Minus	BMI	2B	2	4			
Branch IFF Interupt Mask Bit is Clear	вмс	2C	2	4			
BranchIFFInterrupt Mask Bit is Set	BMS	2D	2	4			
BranchIFFInterrupt Line is Low	BIL	2E	2	4			
Branch IFF Interrupt Line is High	ВІН	2F	2	4			
Branch to Subroutine	BSR	AD	2	8			

TABLE 4 - BIT MANIPULATION INSTRUCTIONS

		Addressing Modes								
		Bit	Set/CI	ear	Bit Test and Branch					
		Op	#	#	Op	#	#			
Function	Mnemonic	Code	Bytes	Cycles	Code	Bytes	Cycles			
Branch IFF Bit n is set	BRSET n (n = 07)		_	_	2 • n	3	10			
Branch IFF Bit n is clear	BRCLR n (n = 07)	-	_	-	01 + 2 • n	3	10			
Set Bit n BSET n (n = 0.		10 + 2 • n	2	7	_	_	_			
Clear bit n	BCLR n (n = 07)	11 + 2 • n	2	7		_				

TABLE 5 - CONTROL INSTRUCTIONS

		Op	#	#			
Function	Mnemonic	Code	Bytes	Cycles			
Transfer A to X	TAX	97	1	2			
Transfer X to A	TXA	9F	1	2			
Set Carry Bit	SEC	99	1	2			
Clear Carry Bit	CLC	98	1	2			
Set Interrupt Mask Bit	SEI	9B	1	2			
Clear Interrupt Mask Bit	CLI	9A	1	2			
Software Interrupt	SWI	83	1	11			
Return from Subroutine	RTS	81	1	6			
Return from Interrupt	RTI	80	1	9			
Reset Stack Pointer	RSP	9C	1	2			
No-Operation	NOP	9D	1	2			

TABLE 6 - INSTRUCTION SET

	Addressing Modes								Condit			n C	Code		
Mnemonic	Inherent	Immediate	Direct	Extended	Relative	Indexed (No Offset)		Indexed (16 Bits)	Bit Set/ Clear	Bit Test & Branch	н			z	С
ADC		×	Х	X		×	Х	Х			٨	•	Λ	٨	٨
ADD		×	Х	Х		X	Х	X			٨	•	٨	٨	^
AND		×	X	X		×	Х	х			•	•	^	^	•
ASL	X		Χ			X	X				•	•	Λ	٨	
ASR	X		X			·X	X				•	•	^	Λ	_
BCC					X						•	•	•	•	•
BCLR									X		•	•	•	•	•
BCS					×			 			•	•	•	•	•
BEQ					X						•	•	•	•	•
внсс					×						•	•	•	•	•
BHCS					X						•	•	•	•	•
вні				· · · · · · · · · · · · · · · · · · ·	X						•	•	•	•	•
BHS					×						•	•	•	•	•
BIH				 	×		 	-	 		•	•	•	•	•
BIL		<u> </u>	L	 	X				 		•	•	•	•	•
BIT		х	X	X	- 	X	X	×	 		•	•	^	^	•
BLO		· · · ·		 ``	×		<u> </u>	<u> </u>	ļ		•	•	•	•	-
BLS					X				ļ		•	•	•	•	•
BMC					X		 				•	•	•	•	-
BMI				 	×			ļ			•	•	•	•	
BMS					×					<u> </u>	•	•	-	•	+
BNE					×					 	•	•		-	•
BPL					X							_	•	<u> </u>	╀-
BRA					X						•	•	•	•	•
BRN					×				<u> </u>	ļ	•	•	•	•	•
					<u> </u>					X	•	•	•	•	•
BRCLR BRSET								ļ		X	•	•	•	•	1
BSET											•	•	•	•	^
					X				X		•	•	•	•	•
BSR					_ ^						0	•	•	•	•
CLL	X										•	•	•	•	0
CLI	Х										•	0	•	•	•
CLR	Х		X			X	X				•	•	0	1	•
CMP		Х	X	X		X	X	X	<u> </u>		•	•	٨	٨	^
COM	Х		X			X	X				•	•	٨	٨	1
CPX		Х	X	×		Х	X	X			•	•	^	٨	^
DEC	Х		Х			X	Х				•	•	^	٨	•
EOR		Х	X	X		Х	Х	X			•	•	^	^	•
INC	Х		X			Х	Х	L			•	•	^	^	•
JMP			X	X		Х	X	Х			•	•	•	•	•
JSR			X	X		Х	Х	Х			•	•	•	•	•
LDA		Х	Х	Х		Х	Х	Х			•	•	٨	٨	•
LDX		Х	Х	Х		Х	X	×			•	•	٨	^	•
LSL	Х		X			Х	Х				•	•	٨	٨	٨
LSR	X		Х			Х	Х				•	•	0	٨	٨
NEQ	Х		Х			Х	X				•	•	٨	٨	٨
NOP	Х										•	•	•	•	•
ORA		Х	X	X		Х	X	×			•	•	٨	^	•
ROL	X		X			Х	×				•	•	٨	^	٨
RSP	X								T		•	•	•	•	•

Condition Code Symbols:

- H Half Carry (From Bit 3)
 I Interrupt Mask
 N Negative (Sign Bit)
 Z Zero

 C Carry/Borrow
 A Test and Set if True, Cleared Otherwise
 Not Affected

TABLE 6 - INSTRUCTION SET (CONTINUED)

				Ac	dressing	Modes				Cc	nd	itio	n C	ode
Mnemonic	Inherent	Immediate	Direct	Extended	Relative	Indexed (No Offset)		Indexed (16 Bits)	Bit Test & Branch	н	1	N	z	С
RTI	X									?	?	?	?	?
RTS	Х	-								•	•	•	•	•
SBC		X	Х	X		X	X	Х		•	•	$\overline{}$	٨	٨
SEC	Х						1			•	•	•	•	1
SEI	Х									•	1	•	•	•
STA			Х	X		×	X	Х		•	•	٨	٨	•
STX			Х	Х		×	X	X		•	•	٨	^	•
SUB		Х	х	Х		X	X	X		•	•	٨	^	٨
SWI	Х				<u> </u>				<u> </u>	•	1	•	•	•
TAX	×									•	•	•	•	•
TST	Х		X			X	X			•	•	^	^	•
TXA	Х									•	•	•	•	•

Condition Code Symbols: H Half Carry (From Bit 3)

- I Interrupt Mask
 N Negative (Sign Bit)
 Z Zero

- C Carry/Borrow
- Λ Test and Set if True, Cleared Otherwise
- Not Affected
- ? Load CC Register From Stack

HMOS 6805 FAMILY

. Features	EF6805CT	E F6805P2	E F6805P4	E F6805P6	E F6805R2	E F6805 R3	E F6805T2	E F6805U2	EF6805U3	EF6805TV
Technology	HMOS	HMOS	HMOS	HMOS	HMOS	HMOS	HMOS	HMOS	HMOS	HMOS
Number of Pins	40	28	28	28	40	40	28	40	40	40
On-Chip RAM (Bytes)	240	64	112	64	64	112	64	64	- 112	96
On-Chip User ROM (Bytes)	4096	1100	1100	1796	2048	3776	2508	2048	3776	6144
External Bus	Yes	None	None	None	None	None	None	None	None	None
Bidirectional I/O Lines	29	20	20	20	24	24	19.	24	24	32
Unidirectional I/O Lines	None	None	None	None	6 Inputs	6 Inputs	None	8 Inputs	8 Inputs	None
Other I/O Features	Timer,UART	Timer	Timer	Timer	Timer,A/D	Timer,A/D	Timer, PLL	Timer	Timer	Timer,D/A
External Interrupt Inputs	3	1	1	1	2	2	2	2	2	1
STOP and WAIT	No.	No	No	No	No	No	No	No	No	No


TABLE 7 - 6805 HMOS FAMILY OPCODE MAP

	Bit Mar	ipulation	Branch		Re	ad-Modify-\	Vrite		Cor	ntroi			Registe	r/Memory		SUB	
	BTB	BSC	REL	DIR	INH	INH	IX1	IX	INH	INH	IMM	DIR	EXT	IX2		IX	1
Low Hi	0000	0001	2 0010	3 0011	4 0100	5 0101	6 0110	0111	1000	9 1001	1010	B 1011	1100	D 1101		1111	Hi Low
0000	BRSETO 3 BTB	BSETO BSC	BRA 2 REL	6 NEG 2 DIR	NEG NEG	4 NEG 1 INH	7 NEG 2 IX1	NEG IX	9 RTI 1 INH		SUB SUB	SUB DIR	SUB SEXT	SUB 3 IX2	5 SUB 2 IX1		, O
1 0001	BRCLRO 3 BTB	PCLR0 BSC	4 BRN 2 REL						RTS 1 INH		CMP 2 IMM	CMP 2 DIR	5 CMP 3 EXT	6 CMP 3 IX2	5 CMP 2 IX1		1 0001
2 0010	BRSET1 3 BTB	BSET1 BSC	4 BHI 2 REL								SBC 1MM		5 SBC 3 EXT	SBC 3 IX2	5 SBC 2 IX1		2 0010
3 0011	BRCLR1 3 BTB	7 BCLR1 2 BSC	BLS REL	COM DIR	COMA	COMX	7 COM 2 IX1	6 COM	SWI NH		CPX 2 IMM	CPX 2 DIR	5 CPX 3 EXT	6 CPX 3 IX2	5 CPX 2 IX1		3 0011
4 0100	BRSET2 3 BTB	BSET2 BSC	BCC REL	6 LSR 2 DTR	LSRA 1 INH	LSRX LSRX	7 LSR 2 IX1	6 LSR 1 IX			2 AND 2 IMM	4 AND 2 DIR	5 AND 3 EXT	6 AND 3 IX2	5 AND 2 IX1		4 0100
5 0101	BRCLR2 3 BTB	7 BCLR2 2 BSC	BCS REL								BIT 2 IMM	BIT 2 DIR	5 BIT 3 EXT	6 BIT 3 IX2	2 IX1		5 0101
6 0110	BRSET3 3 BTB	BSET3 BSC	BNE REL	6 ROR 2 DIR	RORA	4 RORX 1 INH	7 ROR 2 IX1	6 ROR 1 IX			LDA 2 IMM	4 LDA 2 DIR	5 LDA 3 EXT	6 LDA 3 IX2	5 £DA 2 IX1		6 0110
7 0111	BRCLR3 3 BTB	7 BCLR3 2 BSC	BEQ REL	6 ASR 2 DIR	4 ASRA	ASRX I INH	7 ASR 2 IX1	6 ASR 1 IX		TAX -		5 STA 2 DIR	6 STA 3 EXT	7 STA 3 IX2	6 STA 2 IX1		7 0111
8	BRSET4 3 BTB	BSET4 2 BSC	BHCC REL	6 LSL 2 DIR	LSLA LINH	LSLX	7 LSL 2 IX1	6 LSL 1 IX		CLC L INH	EOR 2 IMM	EOR DIR	5 EOR 3 EXT	6 EOR 3 IX2	5 EOR 2 IX1		.8 1000
9	BRCLR4 3 BTB	BCLR4 BSC	BHCS REL	6 ROL 2 DIR	ROLA	ROLX 1 INH	ROL 2 IX1	6 ROL 1 IX		SEC 1 INH	ADC 2 IMM	ADC 2 DIR	5 ADC 3 EXT	ADC 3 IX2	5 ADC 2 IX1		9 1001
A 1010	BRSET5 3 BTB	7 BSET5 2 BSC	4 BPL 2 REL	DEC DIR	DECA	DECX	7 DEC 2 IX1	6 DEC		CLI 1 INH	ORA 2 IMM	ORA 2 DIR	ORA 3 EXT	ORA 3 IX2	ORA 2 IX1		A 1010
B 1011	BRCLR5 3 BTB	BCLR5 BSC	4 BMI 2 REL							SEI 1 INH	2 ADD 2 IMM	4 ADD 2 DIR	5 ADD 3 EXT	6 ADD 3 IX2	5 ADD 2 IX1		B 1011
C 1100	BRSET6 3 BTB	BSET6 BSC	BMC 2 REL	6 INC 2 DIR	INCA 1 INH	INCX 1 INH	7 INC 2 IX1	6 INC 1 IX		RSP 1 INH		JMP 2 DIR	JMP 3 EXT	5 JMP 3 1X2			C 1100
D 1101	BRCLR6 3 BTB	BCLR6 BSC	BMS REL	6 TST 2 DIR	TSTA 1 INH	TSTX 1 INH	7 TST 2 IX1	f TST		NOP 1 INH	BSR 2 REL	JSR 2 DIR	B JSR 3 EXT	9 JSR 3 IX2	JSR 2 IX1	JSR 1 IX	D 1101
E 1110	BRSET7 3 BTB	BSET7 BSC	4 BIL 2 REL								2 LDX 2 IMM	LDX 2 DIR	5 LDX 3 EXT	6 LDX 3 IX2	5 LDX 2 IX1	LDX	E 1110
F 1111	BRCLR7	BCLR7	BIH 2 REL	6 CLR 2 DIR	CLRA	CLRX	CLR IX1	6 CLR		TXA		STX 2 DIR	STX 3 EXT	STX	6 STX	STX	F 1111


Abbreviations for Address Modes

INH Inherent IMM Immediate DIR Direct EXT Extended REL Relative BSC Bit Set/Clear Bit Test and Branch BTB IX Indexed (No Offset)


IX1 Indexed, 1 Byte (8-Bit) Offset IX2 Indexed, 2 Byte (16-Bit) Offset




PHYSICAL DIMENSIONS









ORDERING INFORMATION

The information required when ordering a custom MCU is listed below. The ROM program may be transmitted to THOMSON SEMICONDUCTEURS on EPROM(s) or an EFDOS/MDOS* disk file.

To initiate a ROM pattern for the MCU, it is necessary to first contact your local THOMSON SEMICONDUCTEURS representative or distributor.

EPROMs

One 2716 or 2732 type EPROMs, programmed with the customer program (positive logic sense for address and data), may be submitted for pattern generation.



XXX = Customer ID

After the EPROM is marked, it should be placed in conductive IC carriers and securely packed. Do not use styrofoam.

VERIFICATION MEDIA

All original pattern media (EPROMs or floppy disk) are filed for contractual purposes and are not returned. A computer listing of the ROM code will be generated and returned along with a listing verification form. The listing should be thoroughly checked and the verification form completed, signed, and returned to THOMSON SEMICONDUCTEURS. The signed verification form constitutes the

contractual agreement for creation of the customer mask. If desired, THOMSON SEMICONDUCTEURS will program on blank EPROM from the data file used to create the custom mask and aid in the verification process.

ROM VERIFICATION UNITS (RVUs)

Ten MCUs containing the customer's ROM pattern will be sent for program verification. These units will have been made using the custom mask but are for the purpose of ROM verification only. For expediency they are usually unmarked, packaged in ceramic, and tested only at room temperature and 5 volts. These RVUs are included in the mask charge and are not production parts. The RVUs are thus not guaranteed by THOMSON SEMICONDUCTEURS. Quality Assurance, and should be discarded after verification is completed.

FLEXIBLE DISKS

The disk media submitted must be single-sided, EFDOS/MDOS* compatible floppies.

The customer must write the binary file name and company name on the disk with a felt-tip-pen. The minimum EFDOS/MDOS* system files, as well as the absolute binary object file (Filename .LO type of file) from the 6805 cross assembler, must be on the disk. An object file made from a memory dump using the ROLLOUT command is also acceptable. Consider submitting a source listing as well as the following files: filename .LX (DEVI-CE/EXORciser loadable format) and filename .SA (ASCII Source Code). These files will of course be kept confidential and are used 1) to speed up the process in-house if any problems arise, and 2) to speed up the user-to-factory interface if the user finds any software errors and needs assistance quickly from THOMSON SEMICONDUCTEURS factory representatives.

EFDOS is THOMSON SEMICONDUCTEURS' Disk Operating System available on development systems such as DEVICE,...

MDOS* is MOTOROLA's Disk Operating System available on development systems such as EXORciser,...

*Requires prior factory approval.

Whenever ordering a custom MCU is required, please contact your local THOMSON SEMICONDUCTEURS representative or THOMSON SEMICONDUCTEURS distributor and/or complete and send the attached "MCU customer ordering sheet" to your local THOMSON SEMICONDUCTEURS representative,

EXORciser is a registered trademark of MOTOROLA Inc.

ORDERING INFORMATION

	LE	F6805P2	IC V	1						
		Device		Screening level						
The table below horizontally s level. Other possibilities on r		Package llable suffix co	mbinations	for paci	cage, o		r. temp. temper		d screening	
DEVICE	T	PACKAGE		OPER. TEMP SCREENING LEV					G LEVEL	
DEVICE	C	Р	FN	r.	٧	T	Std	D		
EF6805P2 (1.0 MHz)		•	•	•	•	1	•	•		
EF6805P2 (1.5 MHz)**		•	•	•			•	•		
EF6805P2 (2.0 MHz)**		•	•	•			•	•		
Examples : EF6805P2P , E	F6805P2F1	N, EF6805P2	PLD, EF6	805P2	FNLD.		***************************************			
Package: C: Ceramic DIL, P:			4000	0500 +						

Screening level: Std: (no-end suffix), D: NFC 96883 level D.

**: Requires prior factory approval.

These specifications are subject to change without notice.

Please inquire with our sales offices about the availability of the different products.

Ref.DSEF6805P2



ADVANCE INFORMATION

The EF6805P6 Microcomputer Unit (MCU) is a member of the 6805 Family of low-cost single-chip microcomputers. This 8-bit microcomputer contains a CPU, on-chip CLOCK, ROM, RAM, I/O, and TIMER. It is designed for the user who needs an economical microcomputer with the proven capabilities of the 6800-based instruction set. The following are some of the hardware and software highlights of the EF6805P6 MCU.

HARDWARE FEATURES

- 8-Bit Architecture
- 64 Bytes of RAM
- Memory Mapped I/O
- 1796 Bytes of User ROM
- 20 TTL/CMOS Compatible Bidirectional I/O Lines (8 Lines are LED Compatible)
- On-Chip Clock Generator
- Self-Check Mode
- Zero Crossing Detection
- Master Reset
- Complete Development System Support on DEVICE®.
- 5 V Single Supply.

SOFTWARE FEATURES


- Similar to 6800 Family
- Byte Efficient Instruction Set
- Easy to Program
- True Bit Manipulation
- Bit Test and Branch Instruction
- Versatile Interrupt Handling
- Versatile Index Register
- Powerful Indexed Addressing for Tables
- · Full Set of Conditional Branches
- Memory Usable as Register/Flags
- Single Instruction Memory Examine/Change
- 10 Powerful Addressing Modes
- All Addressing Modes Apply to ROM, RAM, and I/O


USER SELECTABLE OPTIONS

- Internal 8-Bit Timer with Selectable Clock Source (External Timer Input or Internal Machine Clock)
- Timer Prescaler Option (7 Bits, 2ⁿ)
- 8 Bidirectional I/O Lines with TTL or TTL/CMOS Interface Option
- Crystal or Low-Cost Resistor Oscillator Option
- Low Voltage Inhibit Option
- Vectored Interrupts: Timer, Software, and External.
- Port B Open Drain Drive Option

 ${\sf DEVICE}^{\circledR} \ {\sf is} \ {\sf THOMSON} \ {\sf SEMICONDUCTEURS'} \ \ {\sf development/emulation} \ \ {\sf tool}.$

HMOS





JUNE 1986 1/24




FIGURE 1 --- EF6805P6 HMOS MICROCOMPUTER BLOCK DIAGRAM

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to $+7.0$	V
Input Voltage (Except Pin 6)	V _{in}	-0.3 to +7.0	٧
Operating Temperature Range (T _L to T _H) V suffix	TA	0 to + 70 -40 to + 85	°C
Storage Temperature Range	T _{stg}	-55 to +150	°C
Junction Temperature Plastic PLCC	TJ	150 150	°c

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields, however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this highimpedance circuit. For proper operation it is recommended that Vin and Vout be constrained to the range VSS≤(Vin or Vout) ≤V_{CC}. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either VSS or VCC).

(2)

THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance			ĺ
Plastic	I	70	1
PLCC	θ_{JA}	110	°C/W

POWER CONSIDERATIONS

The average chip-junction temperature, T., in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \cdot \theta_{J} A)$$
Where:

T_A = Ambient Temperature, °C

θ J A ■ Package Thermal Resistance, Junction-to-Ambient, °C/W

PD = PINT + PPORT

PINT = ICC × VCC, Watts - Chip Internal Power

PPORT = Port Power Dissipation, Watts - User Determined

For most applications PPORT & PINT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between PD and TJ (if PPORT is neglected) is:

$$P_D = K + (T_J + 273^{\circ}C)$$

Solving equations 1 and 2 for K gives: $K = P_D \bullet (T_A + 273 \circ C) + \theta_{JA} \bullet P_D^2$

for a known TA. Using this value of K the values of PD and TJ can be obtained by solving equations (1) and (2) iteratively for any value of TA.

 $\textbf{ELECTRICAL CHARACTERISTICS} \ (\text{V}_{CC} = +5.25 \ \text{Vdc} \ \pm 0.5 \ \text{Vdc}, \ \text{V}_{SS} = 0 \ \text{Vdc}, \ T_{\textbf{A}} = \textbf{T}_{\textbf{L}} \ \text{to} \ \textbf{T}_{\textbf{H}} \ \text{unless otherwise noted})$

Characteristic	Symbol	Min	Тур	Max	Unit
Input High Voltage					
RESET (4.75≤V _{CC} ≤5.75)		4.0	-	vcc	
(V _{CC} <4.75)	i	V _{CC} - 0.5	-	VCC	
INT (4.75≤V _{CC} ≤5.75)	ViH	4.0	*	vcc	V
(V _{CC} <4.75)	ł	V _{CC} -0.5	*	Vcc	
All Other (Exept TIMER)		2.0		Vcc	
Input High Voltage Timer					
Timer Mode	V _{IH}	2.0	-	V _{CC} +1	V
Self-Check Mode		9.0	10.0	15.0	
Input Low Voltage					
INT	VIL	VSS	*	1.5	٧
All Other		VSS		0.8	
RESET Hysteresis Voltage (See Figures 10, 11, and 12)					
"Out of Reset"	VIRES+	2.1	-	4.0	٧
"Into Reset"	VIRES-	0.8		2.0	
INT Zero Crossing Input Voltage, Through a Capacitor	VINT	2.0	_	4.0	V _{ac p-p}
Internal Power Dissipation – No Port Loading V _{CC} = 5.75 V, T _A = 0°C	PINT	-	400	690	mW
Input Capacitance					
XTAL	C _{in}	-	25	-	pF
All Other		_	10		
Low Voltage Recover	V _{LVR}	2.75	3.5	4.75	٧
Low Voltage Inhibit 0 to + 70°C	VLVI	2.75	3.5	- 1	٧
-40 to +85°C	<u> </u>	3.1	3.5	-	
Input Current					
TIMER (V _{in} =0.4 V)		-	-	20	
INT (V _{in} = 2.4 V to V _{CC})	1	-	20	50	
EXTAL (V _{in} = 2.4 V to V _{CC} , Crystal Option)	l _{in}	-	-	10	μΑ
(V _{in} =0.4 V, Crystal Option)		-		1600	
RESET (V _{in} =0.8 V)		-4.0	-	– 40	
	l	I	L	L	L


^{*}Due to internal biasing, this input (when unused) floats to approximately 2.0 Vdc.


PORT DC ELECTRICAL CHARACTERISTICS (V_{CC} = +5.25 Vdc, V_{SS} = 0 Vdc, V_{A} = T_L to T_H unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Port A with CMOS Drive	Enabled				
Output Low Voltage, I _{Load} = 1.6 mA	VOL	-	_	0.4	v
Output High Voltage, I _{LQad} = - 100 μA	VOH	2.4	-	-	V
Output High Voltage, I _{Load} = - 10 μA	VOH	$V_{CC} - 1.0$	-	-	٧
Input High Voltage, ILoad = -300 µA (max.)	ViH	2.0	-	VCC	٧
Input LowVoltage, ILoad = -500 µA (max.)	VIL	0.3		0.8	V
Hi-Z State Input Current (Vin=2.0 V to VCC)	IIH	-	-	-300	μА
Hi-Z State Input Current (Vin = 0.4 V)	IIL	_	_	- 500	μА
Port B					
Output Low Voltage, I _{Load} = 3.2 mA	VOL	- 1	-	0.4	٧
Output Low Voltage, ILoad = 10 mA (sink)	VOL	-	-	1.0	V
Output High Voltage, ILoad = -200 µA	VOH	2.4	-	- 1	V
Darlington Current Drive (Source), VO = 1.5 V	ЮН	-1.0	_	- 10	mA
Input High Voltage	VIH	2.0	-	Vcc	V
Input Low Voltage	VIL	V _{SS}	_	0.8	٧
Hi-Z State Input Current	ITSI	-	2	10	μA
Port B with Open Drain	Option				
Output High Voltage	νон	2.4	-	13.0	٧
Hi-Z State Input Current	ITSI		2	20	μА
Port C and Port A with CMOS	Drive Disabled				
Output Low Voltage, I _{Load} = 1.6 mA	VOL	-	-	0.4	٧
Output High Voltage, I _{Load} = -100 μA	VOH	2.4		-	V
Input High Voltage	VIH	2.0		Vcc	V
Input Low Voltage	V _{IL}	-0.3	_	0.8	٧
Hi-Z State Input Current	ITSI		2	10	μА

SWITCHING CHARACTERISTICS (V_{CC} = +5.25 Vdc ±0.5 Vdc, V_{SS} = 0 Vdc, T_A = T_E to T_H unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
Oscillator Frequency	EF6805P6 EF68A05P6 EF68B05P6	fosc	0.4 0.4 0.4	-	4.2 6.0 8.0	MHz
Cycle Time (4/f _{osc})		t _{cyc}	0.95	-	10	μS
INT and TIMER Pulse Width (See Interrupt Section)		tWL, tWH	t _{cyc} + 250	-	-	ns
RESET Pulse Width		tRWL	t _{cyc} + 250	-	-	ns
RESET Delay Time (External Capacitance = 1.0 μF)		t _{RHL}		100	-	ms
INT Zero Crossing Detection Input Frequency		fINT	0.03	_	1.0	kHz
External Clock Input Duty Cycle (EXTAL)		_	40	50	60	%








FIGURE 2 – TTL EQUIVALENT TEST LOAD FIGURE 3 – CMOS EQUIVALENT TEST LOAD FIGURE 4 – TTL EQUIVALENT TEST LOAD
(PORT B) (PORT A) (PORTS A AND C)

SIGNAL DESCRIPTION

The input and output signals for the MCU, shown in Figure 1, are described in the following paragraphs.

VCC AND VSS

Power is supplied to the MCU using these two pins. V_{CC} is power and V_{SS} is the ground connection.

INT

This pin provides the capability for asynchronously applying an external interrupt to the MCU. Refer to Interrupts section for additional information.

XTAL AND EXTAL

These pins provide connections to the on-chip clock oscillator circuit. A crystal, a resistor, or an external signal, depending on the user selectable manufacturing mask option, can be connected to these pins to provide a system clock source with various stability/cost tradeoffs. Lead lengths and stray capacitance on these two pins should be minimized. Refer to Internal Clock Generator Options section for recommendations about these inputs.

TIMER

This pin allows an external input to be used to decrement the internal timer circuitry. Refer to Timer section for additional information about the timer circuitry.

RESET

This pin allows resetting of the MCU at times other than the automatic resetting capability already in the MCU. Refer to Resets section for additional information.

NUM

This pin is not for user application and must be connected to VSS.

INPUT/OUTPUT LINES (PA0-PA7, PB0-PB7, PC0-PC3)

These 20 lines are arranged into two 8-bit ports (A and B) and one 4-bit port (C). All lines are programmable as either inputs or outputs under software control of the data direction registers. Refer to Inputs/Outputs section for additional information.

MEMORY

As shown in Figure 6, the MCU is capable of addressing 2048 bytes of memory and I/O registers with its program counter. The EF6805P6 MCU has implemented 1984 of these locations. This consists of: 1796 bytes of user ROM, (from \$080 to \$783) 116 bytes of self-check ROM, 64 bytes of user RAM, 6 bytes of port I/O, and 2 timers registers.


The stack area is used during the processing of interrupt and subroutine calls to save the processor state. The register contents are pushed onto the stack in the order shown in Figure 7. Because the stack pointer decrements during pushes, the low order byte (PCL) of the program counter is stacked first; then the high order three bits (PCH) are stacked. This ensures that the program counter is loaded correctly, during pulls from the stack, since the stack pointer increments during pulls. A subroutine call results in only the program counter (PCL, PCH) contents being pushed onto the stack. The remaining CPU registers are not pushed.

CENTRAL PROCESSING UNIT

The CPU of the EF6805 Family is implemented independently from the I/O or memory configuration. Consequently, it can be treated as an independent central processor communicating with I/O and memory via internal address, data, and control buses.


REGISTERS

The 6805 Family CPU has five registers available to the programmer. They are shown in Figure 8 and are explained in the following paragraphs.



^{*}Caution: Data direction registers (DDRs) are write-only; they read as \$FF.

FIGURE 5 - MCU ADDRESS MAP



*For subroutine calls, only PCL and PCH are stacked.

FIGURE 6 - INTERRUPT STACKING ORDER

ACCUMULATOR (A)

The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.




FIGURE 7 - PROGRAMMING MODEL

INDEX REGISTER (X)

The index register is an 8-bit register used for the indexed addressing mode. It contains an 8-bit value that may be added to an instruction value to create an effective address. The index register can also be used for data manipulations using the read-modify-write instructions. The index register may also be used as a temporary storage area.

PROGRAM COUNTER (PC)

The program counter is an 11-bit register that contains the address of the next instruction to be executed.

STACK POINTER (SP)

The stack pointer is an 11-bit register that contains the address of the next free location on the stack. Initially, the stack pointer is set to location \$07F and is decremented as data is pushed onto the stack and incremented as data is pulled from the stack. The six most significant bits of the stack pointer are permanently configured to 000011. During an MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set to location \$07F. Subroutines and interrupts may be nested down to location \$061 (31 bytes maximum) which allows the programmer to use up to 15 levels of subroutine calls.

CONDITION CODE REGISTER (CC)

The condition code register is a 5-bit register in which four bits are used to indicate the results of the instruction just executed. These bits can be individually tested by a program and specific action taken as a result of their state. Each individual condition code register bit is explained in the following paragraphs.

HALF CARRY (H) — Set during ADD and ADC instructions to indicate that a carry occurred between bits 3 and 4.

INTERRUPT (I) — This bit is set to mask (disable) the timer and external interrupt (INT). If an interrupt occurs while this bit is set, the interrupt is latched and is processed as soon as the interrupt is cleared.

NEGATIVE (N) — Used to indicate that the result of the last arithmetic, logical, or data manipulation was negative (bit 7 in result equal to a logical one).

ZERO (Z) — Used to indicate that the result of the last arithmetic, logical, or data manipulation was zero.

CARRY/BORROW (C) — Used to indicate that a carry or borrow out of the arithmetic logic unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions plus shifts and rotates.

TIMER

The EF6805P6 MCU timer circuitry is shown in Figure 8. The 8-bit counter may be loaded under program control and is decremented toward zero by the clock input (prescaler output). When the timer reaches zero, the timer interrupt request bit (bit 7) in the timer control register (TCR) is set. The timer interrupt can be masked (disabled) by setting the timer interrupt mask bit (bit 6) in the TCR. The interrupt bit (1 bit) in the condition code register also prevents a timer interrupt from being, processed. The MCU responds to this interrupt by saving the present CPU state on the stack, fetching the timer interrupt vector from locations \$7F8 and \$7F9, and executing the interrupt routine; see the Interrupts section. THE TIMER INTERRUPT REQUEST BIT MUST BE CLEARED BY SOFTWARE.

The clock input to the timer can be from an external source (decrementing of timer counter occurs on a positive transition of the external source) applied to the TIMER input pin or it can be the internal $\phi 2$ signal. Three machine cycles are required for a change in state of the TIMER pin to decrement the timer prescaler. The maximum frequency of a signal that can be recognized by the TIMER or INT pin logic is dependent on the parameter labeled twt. twH. The pin logic that recognizes the high (or low) state on the pin must also recognize the low state on the pin in order to "re-arm" the internal logic. Therefore, the period can be calculated as follows: (assumes 50/50 duty cycle for a given period)

$$t_{CVC} \times 2 + 250 \text{ ns} = \text{period} = \frac{1}{\text{freq}}$$

The period is not simply $t_{WL} + t_{WH}$. This computation is allowable, but it does reduce the maximum allowable frequency by defining an unnecessarily longer period (250 ns twice).

When the $\phi 2$ signal is used as the source, it can be gated by an input applied to the TIMER input pin allowing the user to easily perform pulse-width measurements. (NOTE: For




FIGURE 8 - TIMER BLOCK DIAGRAM

ungated $\phi 2$ clock inputs to the timer prescaler, the TIMER pin should be tied to V_{CC}.) The source of the clock input is one of the mask options that is specified before manufacture of the MCU.

A prescaler option can be applied to the clock input that extends the timing interval up to a maximum of 128 counts before decrementing the counter. This prescaling mask option is also specified before manufacture. To avoid truncation errors, the prescaler is cleared when bit 3 of the timer counter register is written to a logic one. (This bit always needs a logic 0).

The timer continues to count past zero, falling from \$00 to \$FF and then continuing the countdown. Thus, the counter can be read at any time by reading the timer data register (TDR). This allows a program to determine the length of time since a timer interrupt has occurred without disturbing the counting process.

At power-up or reset, the prescaler and counter are initialized with all logical ones, the timer interrupt request bit (bit 7) is cleared and the timer interrupt mask bit (bit 6) is set

SELF-CHECK

The self-check capability of the EF6805P6 MCU provides an internal check to determine if the part is functional. Connect the MCU as shown in Figure 9 and monitor the output of port C bit 3 for an oscillation of approximately 7 Hz. A 10volt level on the TIMER input, pin 7, energizes the ROM-based self-check feature. The self-check program exercises the RAM, ROM, TIMER, interrupts, and I/O ports.

RESETS

The MCU can be reset three ways: by initial power-up, by the external reset input (RESET) and by optional, internal, low-voltage detect circuits. The RESET input consists mainly of a Schmitt trigger that senses the RESET line logic level. A typical reset Schmitt trigger hysteresis curve is shown in Figure 11. The Schmitt trigger provides an internal reset voltage if it senses a logical zero on the RESET pin.

POWER-ON RESET (POR)


An internal reset is generated upon power-up that allows the internal clock generator to stabilize. A delay of tRHL milliseconds is required before allowings the RESET input to go high. See the power and reset timing diagram (see Figure 10). Connecting a capacitor to the RESET input (see Figure 12) typically provides sufficient delay. During power-up, the Schmitt trigger switches on (removes reset) when RESET rise to VIRES.*

EXTERNAL RESET INPUT

The MCU is reset when a logic zero is applied to the RESET input for a period longer than one machine cycle ($t_{\rm CyC}$). Under this type of reset, the Schmitt trigger switches off are VIRES- to provide an internal reset voltage.

LOW VOLTAGE INHIBIT (LVI)

The optional low-voltage detection circuit causes a reset of the MCU if the power supply voltage falls below a certain level (V_LV_I). The only requirement is that the V_CC must remain at or below the V_LV_I threshold for one t_{CVC} minimum.



*This connection depends on the clock oscillator user selectable mask option.

Use crystal if that option is selected.

Self-Check Error Patterns

PC1	PC0	Problem
0	0	Interrupt Failure
0	1	Bad Port A or Port B
1	0	Bad RAM
1	1	Bad RAM
4 LED	s Flashing	Good Device

NOTE

When PC1 or PC0 is 0, the LED is on.

In typical applications, the V_{CC} bus filter capacitor will eliminate negative-going voltage glitches of less than one t_{CyC}. The output from the low-voltage detector is connected directly to the internal reset circuitry. It also forces the RESET pin low via a strong discharge device through a resistor. The internal reset is removed once the power supply voltage rises above a recovery level (V_{LVR}) at which time a normal power-one reset occurs.

INTERNAL CLOCK GENERATORS OPTIONS

The internal clock generator circuit is designed to require a minimum of external components. A crystal, a resistor, a jumper wire, or an external signal may be used to generate a system clock with various stability/cost tradeoffs.

A manufacturing mask option is used to select crystal or resistor operation.

The different connection methods are shown in Figure 13. Crystal specifications and suggested PC board layouts are given in Figure 14. A resistor selection graph is given in Figure 15. The crystal oscillator start-up time is a function of many variables: crystal parameters (especially Rs. oscillator load capacitances, IC parameters, ambient temperature, supply voltage and supply voltage turn-on time). To ensure rapid oscillator start-up, neither the crystal characteristics nor the load capacitances should exceed recommendations.

When utilizing the on-board oscillator, the MCU should remain in the reset condition (RESET pin voltage below VIRES+) until the oscillator has stabilized at its operating frequency. Several factors are involved in calculating current specifications.

One V_{CC} minimum is reached, the external RESET capacitor will begin to charge at a rate dependent on the capacitor value. The charging current is supplied from V_{CC} through a large resistor, so it functions almost like a constant current source until the reset voltages rises above V_{IRES}. Therefore, the RESET pin will charge a approximately

(VIRES+) . Cext =IRES . tRHL




FIGURE 10 - POWER AND RESET TIMING




FIGURE 11 – TYPICAL RESET SCHMITT TRIGGER HYSTERESIS






FIGURE 12 - POWER-UP RESET DELAY CIRCUIT




NOTE: The recommended C_L value with a 4.0 MHz crystal is 27 pF, maximum, including system distributed capacitance. There is an internal capacitance of approximately 25 pF on the XTAL pin. For crystal frequencies other than 4 MHz; the total capacitance on each pin should be scaled as the inverse of the frequency ratio. For example, with a 2 MHz crystal, use approximately 50 pF on EXTAL and approximately 25 pF, on XTAL. The exact value depends on the Motional-Arm parameters of the crystal used.


FIGURE 13 - CLOCK GENERATOR OPTIONS



AT — Cut Parallel Resonance Crystal C_0 = 7 pF Max. Freq. = 4.0 MHz @ C_L = 24 pF R_S = 50 ohms Max.

Piezoelectric ceramic resonators which have the equivalent specifications may be use instead of crystal oscillators. Follow ceramic resonator manufacturer's suggestions for C₀, C₁ and R₃ values.





NOTE: Keep crystal leads and circuit connections as short as possible.

FIGURE 14 — CRYSTAL MOTIONAL ARM PARAMETERS
AND SUGGESTED PC BOARD LAYOUT




FIGURE 15 – TYPICAL FREQUENCY SELECTION FOR RESISTOR OSCILLATOR OPTION

INTERRUPTS

The EF6805P6 MCU can be interrupted three different ways: through the external interrupt (INT) input pin, the internal timer interrupt request, or the software interrupt instruction (SW1). When any interrupt occurs, the current instruction (including SW1) is completed, processing is suspended, the present CPU state is pushed onto the stack, the interrupt bit (I) in the condition code register is set, the address of the interrupt routine is obtained from the appropriate interrupt vector address and the interrupt routine is executed. Stacking the CPU registers, setting the I bit, and vector fetching requires a total of 11 t_{CVC} periods for completion.

A flowchart of the interrupt sequence is shown in Figure 16. The interrupt service routine must end with a return from interrupt (RTI) instruction which allows the MCU to resume processing of the program prior to the interrupt (by unstacking the previous CPU state). Unlike RESET, hardware interrupts do not cause the current instruction execution to be halted, but are considered pending until the current instruction execution is complete.

When the current instruction is complete, the processor checks all pending hardware interrupts and if unmasked, proceeds with interrupt processing; otherwise, the next instruction is fetched and executed. Note that masked interrupts are latched for later interrupt service.

If both an external interrupt and a timer interrupt are pending at the end of an instruction execution, the external interrupt is serviced first. The SWI is executed as any other instruction.

The external interrupt is internally synchronized and then

latched on the falling edge of $\overline{\text{INT}}$. A sinusoidal input signal (f_{INT} maximum) can be used to generate an external interrupt, as shown in Figure 17(a), for use as a zero-crossing detector (for negative transitions of the ac sinusoid). This allows applications such as servicing time-of-day routines and engaging/disengaging ac power control devices. Off-chip full-wave rectification provides an interrupt at every zero-crossing of the ac signal and thereby provides a 2f clock.

For digital applications, the $\overline{\text{INT}}$ pin can be driven by a digital signal. The maximum frequency of a signal that can be recognized by the TIMER or $\overline{\text{INT}}$ pin logic is dependent on the parameter labeled t_{WL} . t_{WH} . The pin logic that recognizes the high (or low) state on the pin must also recognize the low (or high) state on the pin in order to "rearm" the internal logic. Therefore, the period can be calculated as follows: (assumes 50/50 duty cycle for a given period)

$$t_{cyc}x2 + 250 \text{ ns} = period} = \frac{1}{\text{freq}}$$

The period is not simply $t_{WL}+t_{WH}$. This computation is allowable, but it does reduce the maximum allowable frequency by defining an unnecessarily longer period (250 ns twice). See Figure 17(b).

A software interrupt (SWI) is an executable instruction which is executed regardless of the state of the I bit in the condition code register. Note that if the I bit is zero, SWI executes after the other interrupts. SWIs are usually used as break-points for debugging or as system calls.




FIGURE 16 - RESET AND INTERRUPT PROCESSING FLOWCHART




FIGURE 17 - TYPICAL INTERRUPT CIRCUITS

INPUT/OUTPUT


There are 20 input/output pins. The INT pin may also be polled with branch instructions to provide an additional input pin. All pins (port A. B. and C) are programmable as either inputs or outputs under software control of the corresponding write-only data direction register (DDR). The port I/O programming is accomplished by writing the corresponding bit in the port DDR to a logic "1" for output or a logic "O" for input. On reset, all the DDRs are initialized to a logic "O" state to put the ports in the input mode. To avoid undefined levels, the port output registers are not initialized on reset, but may be written before setting the DDR bits. When programmed as outputs, the latched output data is readable as input data.regardless of the logic levels at the output pin due to output loading; see Figure 18. When port B is programmed for outputs, it is capable of sinking 10 mA and sourcing 1 mA on each pin.

All input/output lines are TTL compatible as both inputs and outputs. Ports B and C are CMOS compatible as inputs. Port A may be made CMOS compatible as outputs with a mask option. The address map in Figure 5 gives the address of data registers and DDRs. The register configuration is provided in Figure 19 and Figure 20 provides some examples of port connections.

Caution

The corresponding DDRs for ports A, B, and C are write-only registers (registers at \$004, \$005, and \$006). A read operation on these registers is undefined. Since BSET and BCLR are read-modify-write functions, they cannot be used to set or clear a DDR bit (all "unaffected" bits would be set). It is recommended that all DDR bits in a port be written using a single-store instruction.

The latched output data bit (see Figure 18) may always be written. Therefore, any write to a port writes all of its data bits even though the port DDR is set to input. This may be used to initialize the data registers and avoid undefined outputs; however, care must be exercised when using read-modify-write instructions since the data read corresponds to the pin level if the DDR is an input ("0") and corresponds to the latched output data when the DDR is an output ("1").





Data Direction Register Bit	Output Data Bit	Latched Output State	Input To MCU
1	0	0	0
1	1	1	1
0	x	High-Z **	Pin

FIGURE 18 - TYPICAL PORT I/O CIRCUITRY

^{*}DDR is a write-only register and reads as all "1s".

^{**}Ports A (with CMOS drive disabled), B, and C are three state ports. Port A has optional internal pullup devices to provide CMOS drive capability. See Electrical Characteristics tables for complete information.





TCR7 – Timer Interrupt Status Bit: Set when TDR goes to zero; must be cleared by software. Cleared to 0 by reset.

TCR6 Bit 6 – Timer Interrupt Mask Bit: 1 = timer interrupt masked (disabled). Set to 1 by reset.

TCR Bits 5, 4, 3, 2, 1, 0 read as "1s" - unused bits.







FIGURE 19 -- MCU REGISTER CONFIGURATION




Port A, bit 7, programmed as output driving CMOS loads and bit 4 driving one TTL load directly using CMOS output option.



Port B, bit 5 programmed as output, driving Darlington-base directly.




Port B, bit 0 and bit 1 programmed as output, driving LEDs directly.




Port C, bits 0-3 programmed as output, driving CMOS loads, using external pullup resistors.


FIGURE 20 (a) - TYPICAL OUTPUT MODE PORT CONNECTIONS



TTL driving port A directly.



CMOS or TTL driving port B directly.



CMOS and TTL driving port C directly.

FIGURE 20 (b) - TYPICAL INPUT MODE PORT CONNECTIONS

SOFTWARE


BIT MANIPULATION

The EF6805P6 MCU has the ability to set or clear any single random access memory or input/output bit (except the data direction register, see Caution below), with a single instruction (BSET, BCLR). Any bit in page zero including ROM, except the DDRs, can be tested, using the BRSET and BRCLR instructions, and the program branches as a result of its state. The carry bit equals the value of the bit referenced by BRSET or BRCLR. A rotate instruction may then be used to accumulate serial input data in a RAM location or register. The capability to work with any bit in RAM, ROM, or I/O allows the user to have individual flags in RAM or to handle I/O bits as control lines.

The coding example in Figure .21 illustrates the usefulness of the bit manipulation and test instructions. Assume that the MCU is to communicate with an external serial device. The external device has a data ready signal. a data output line, and a clock line to clock data one bit at a time, LSB first, out of the device. The MCU waits until the data is ready, clocks the external device, picks up the data in the carry flag (C bit), clears the clock line, and finally accumulates the data bit in a RAM location.

Caution

The corresponding DDRs for ports A, B, and C are write-only registers (registers at \$004, \$005, and \$006). A read operation on these registers is undefined. Since BSET and BCLR are read-modify-write functions, they cannot be used to set or clear a DDR bit (all "unaffected" bits would be set). It is recommended that all DDR bits in a port be written using a single-store instruction.






FIGURE 21 - BIT MANIPULATION EXAMPLE

ADDRESSING MODES

The EF6805PF MCU has 10 addressing modes which are explained briefly in the following paragraphs. For additional details and graphical illustrations, refer to the 6805 Family User's Manual

The term "effective address" (EA) is used in describing the address modes. EA is defined as the address from which the argument for an instruction is fetched or stored.

IMMEDIATE — In the immediate addressing mode, the operand is contained in the byte immediately following the opcode. The immediate addressing mode is used to access constants which do not change during program execution (e.g., a constant used to initialize a loop counter).

DIRECT — In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single 2-byte instruction. This includes the on-chip RAM and I/O registers and 128 bytes of ROM. Direct addressing is an effective use of both memory and time.

EXTENDED — In the extended addressing mode, the effective address of the argument is contained in the two bytes following the opcode. Instructions using extended addressing are capable of referencing arguments anywhere in memory with a single 3-byte instruction. When using the Motorola assembler, the programmer need not specify whether an instruction uses direct or extended addressing. The assembler automatically selects the shortest form of the instruction.

RELATIVE — The relative addressing mode is only used in branch instructions. In relative addressing, the contents of the 8-bit signed byte following the opcode (the offset) is added to the PC if and only if the branch condition is true. Otherwise, control proceeds to the next instruction. The span of relative addressing is from $-126\ {\rm to}+129\ {\rm from}$ the opcode address. The programmer need not worry about calculating the correct offset when using the Motorola assembler since it calculates the proper offset and checks to see if it is within the span of the branch.

INDEXED, NO OFFSET — In the indexed, no offset addressing mode, the effective address of the argument is contained in the 8-bit index register. Thus, this addressing mode can access the first 256 memory locations. These instructions are only one byte long. This mode is often used to move a pointer through a table or to hold the address of a frequently referenced RAM or I/O location.

INDEXED, 8-BIT OFFSET — In the indexed, 8-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the unsigned byte following the opcode. This addressing mode is useful in selecting the kth element in an n element table. With this 2-byte instruction, k would typically be in X with the address of the beginning of the table in the instruction. As such, tables may begin anywhere within the first 256 addressable locations and could extend as far as location 510 (§1FE is the last location at which the instruction may begin).

INDEXED, 16-BIT OFFSET — In the indexed, 16-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the two unsigned bytes following the opcode. This addressing mode can be used in a manner similar to indexed, 8-bit offset, except that this 3-byte instruction allows tables to be anywhere in memory. As with direct and extended addressing, the Motorola assembler determines the shortest form of indexed addressing.

BIT SET/CLEAR — In the bit set/clear addressing mode, the bit to be set or cleared is part of the opcode, and the byte following the opcode specifies the direct address of the byte in which the specified bit is to be set or cleared. Thus, any read/write bit in the first 256 locations of memory, including I/O, can be selectively set or cleared with a single 2-byte instruction.

Caution

The corresponding DDRs for ports A, B, and C are write-only registers (registers at \$004, \$005, and \$006). A read operation on these registers is undefined. Since BSET and BCLR are read-modify-write functions, they cannot be used to set or clear a DDR bit (all "unaffected" bits would be set). It is recommended that all DDR bits in a port be written using a single-store instruction.

BIT TEST AND BRANCH — The bit test and branch addressing mode is a combination of direct addressing and relative addressing. The bit and condition (set or clear) which is to be tested is included in the opcode, and the address of the byte to be tested is in the single byte immediately following the opcode byte. The signed relative 8-bit offset is in the third byte and is added to the value of the PC if the branch condition is true. This single 3-byte instruction allows the program to branch based on the condition of any readable bit in the first 256 locations of memory. The span of branching is from -125 to +130 from the opcode address. The state of the tested bit is also transferred to the carry bit of the condition code register.

Caution

The corresponding DDRs for ports A, B, and C are write-only registers (registers at \$004, \$005, and \$006). A read operation on these registers is undefined. Since BSET and BCLR are read-modify-write functions, they cannot be used to set or clear a DDR bit (all "unaffected" bits would be set). It is recommended that all DDR bits in a port be written using a single-store instruction.

INHERENT — In the inherent addressing mode, all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index register or accumulator, as well as control instruction with no other arguments, are included in this mode. These instructions are one byte long.

INSTRUCTION SET

The EF6805P6 MCU has a set of 59 basic instructions, which when combined with the 10 addressing modes produce 207 usable opcodes. They can be divided into five different types: register/memory, read-modify-write, branch,

bit manipulation, and control. The following paragraphs briefly explain each type. All the instructions within a given type are presented in individual tables.

REGISTER/MEMORY INSTRUCTIONS — Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operands. Refer to Table 1.

READ-MODIFY-WRITE INSTRUCTIONS — These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is included in read-modify-write instructions through it does not perform the write. Refer to Table 2.

Caution

The corresponding DDRs for ports A, B, and C are write-only registers (registers at \$004, \$005, and \$006). A read operation on these registers is undefined. Since BSET and BCLR are read-modify-write functions, they cannot be used to set or clear a DDR bit (all "unaffected" bits would be set). It is recommended that all DDR bits in a port be written using a single-store instruction.

BRANCH INSTRUCTIONS — The branch instructions cause a branch from the program when a certain condition is met. Refer to Table 3.

BIT MANIPULATION INSTRUCTIONS — These instructions are used on any bit in the first 256 bytes of the memory. One group either sets or clears. The other group performs the bit test branch operations. Refer to Table 4.

Caution

The corresponding DDRs for ports A, B, and C are write-only registers (registers at \$004, \$005, and \$006). A read operation on these registers is undefined. Since BSET and BCLR are read-modify-write functions, they cannot be used to set or clear a DDR bit fall "unaffected" bits would be set). It is recommended that all DDR bits in a port be written using a single-store instruction.

CONTROL INSTRUCTIONS — The control instructions control the MCU operations during program execution. Refer to Table 5.

ALPHABETICAL LISTING — The complete instruction set is given in alphabetical order in Table 6.

OPCODE MAP SUMMARY — Table 7 is an opcode map for the instructions used on the MCU.

TABLE 1 - REGISTER/MEMORY INSTRUCTIONS

									A	ddressin	g Mod	es							
			Immed	iate		Direc	et		Extend	ed	(Index No Off		Indexed (8-Bit Offset)			Indexed (16-Bit Offset)		
Function	Mnemonic	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	OP Code	# Bytes	# Cycles
Load A from Memory	LDA	A6	2	2	B6	2	4	C6	3	5	F6	1	4	E6	2	5	D6	3	6
Load X from Memory	LDX	AE	2	2	BE	2	4	CE	3	5	FE	1	4	EE	2	5	DE	3	6
Store A in Memory	STA	-	-	_	B7	2	5	C7	3	6	F7	1	5	E7	2	6	D7	3	7
Store X in Memory	STX	_	-		BF	2	5	CF	3	6	FF	1	5	EF	2	6	DF	3	7
Add Memory to A	ADD	AB	2	2	ВВ	2	4	СВ	3	5	FB	1	4	EB	2	5	DB	3	6
Add Memory and Carry to A	ADC	A9	2	2	В9	2	4	C9	3	5	F9	,	4	E 9	2	5	D9	3	6
Subtract Memory	SUB	A0	2	2	В0	2	4	CO	3	5	FO	1	4	EO	2	5	DO	3	6
Subtract Memory from A with Borrow	SBC	A2	2	2	В2	2	4	C2	3	5	F2	1	4	E2	2	5	D2	3	6
AND Memory to A	AND	Α4	2	2	B4	2	4	C4	3	5	F4	1	4	E4	2	5	D4	3	6
OR Memory with A	ORA	AA	2	2	BA	2	4	CA	3	5 -	FA	1	4	EA	2	5	DA	3	6
Exclusive OR Memory with A	EOR	А8	2	2	В8	2	4	C8	3	5	F8	1	4	E8	2	5	D8	3	6
Arithmetic Compare A with Memory	СМР	Α1	2	2	B1	2	4	C1	3	5	F1	1	4	E1	2	5	DI	3	6
Arithmetic Compare X with Memory	СРХ	А3	2	2	В3	2	4	С3	3	5	F3	1	4	E3	2	5	D3	3	6
Bit Test Memory with A (Logical Compare)	ВІТ	A5	2	2	В5	2	4	C5	3	5	F5	1	4	E5	2	5	D5	3	6
Jump Unconditional	JMP	-	=		BC	2	3	cc	3	4	FC	1	3	EC	2	4	DC	3	5
Jump to Subroutine	JSR	_	-	-	BD	2	7	CD	3	8	FD	1	7	ED	2	8	DD	3	9

TABLE 2 - READ-MODIFY-WRITE INSTRUCTIONS

								Addr	essing	Modes						
		11	nheren	t (A)	I	nheren	t (X)		Direc	et	(Index		Indexed (8 Bit Offset)		
Function	Mnemonic	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Increment	INC	4C	1	4	5C	1	4	3C	2	6	7C	1	6	6C	2	7
Decrement	DEC	4A	1	4	5A	1	4	3A	2	6	7A	1	6	6A	2	7
Clear	CLR	4F	1	4	5F	1	4	3F	2	6	7F	1	6	6F	2	7
Complement	сом	43	1	4	53	1	4	33	2	6	73	1	6	63	2	7
Negate (2's Complement)	NEG	40	1	4	50	1	4	30	2	6	70	1	6	60	2	7
Rotate Left Thru Carry	ROL	49	1	4	59	1	4	39	2	6	79	1	6	69	2	7
Rotate Right Thru Carry	ROR	46	1	4	56	1	4	36	2	6	76	1	6	66	2	7
Logical Shift Left	LSL	48	1	4	58	1	4	38	2	6	78	1	6	68	2	7
Logical Shift Right	LSR	44	1	4	54	1	4	34	2	6	74	1	6	64	2	7
Arithmetic Shift Right	ASR	47	1	4	57	1	4	37	2	6	77	1	6	67	2	7
Test for Negative or Zero	TST	4D	1	4	5D	1	4	3D	2	6	7D	1	6	6D	2	7

TABLE 3 - BRANCH INSTRUCTIONS

		Relative	Address	ing Mode
Function	Mnemonic	Op Code	# Bytes	# Cycles
Branch Always	BRA	20	2	4
Branch Never	BRN	21	2	4
Branch IFF Higher	ВНІ	22	2	4
Branch IFF Lower or Same	BLS	23	2	4
Branch IFFCarry Clear	BCC	24	2	4
(BranchIFFHigher or Same)	(BHS)	24	2	4
Branch IFF Carry Set	BCS	25	2	4
(Branch IFF Lower)	(BLO)	25	2	4
Branch IFF Not Equal	BNE	26	2	4
Branch IFF Equal	BEQ	27	2	4
Branch IFF Half Carry Clear	BHCC	28	2	4
Branch IFF Half Carry Set	BHCS	29	2	4
BranchiFF Plus	BPL	2A	2	4
BranchIFF Minus	ВМІ	2B	2	4
Branch IFF Interupt Mask Bit is Clear	вмс	2C	2	4
Branch IFF Interrupt Mask Bit is Set	BMS	2D	2	4
BranchIFFInterrupt Line is Low	BIL	2E	2	4
Branch IFF Interrupt Line is High	ВІН	2F	2	4
Branch to Subroutine	BSR	AD	2	8

TABLE 4 - BIT MANIPULATION INSTRUCTIONS

				Addres	sing Mode:	s	
		Bit	Set/Cl	lear	Bit Te	st and E	Branch
Function	Mnemonic	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cvcles
Branch IFF Bit n is set	BRSET n (n = 07)	-	-	-	2 • n	3	10
Branch IFF Bit n is clear	BRCLR n (n = 07)		-	_	01 + 2 • n	3	10
Set Bit n	BSET n (n = 0 7)	10 + 2 • n	2	7	_	_	_
Clear bit n	BCLR n (n = 07)	11 + 2 • n	2	7		_	

TABLE 5 - CONTROL INSTRUCTIONS

			Inherent	
Function	Mnemonic	Op Code	# Bytes	# Cycles
Transfer A to X	TAX	97	1	· 2
Transfer X to A	TXA	9F	1	2
Set Carry Bit	SEC	99	1	2
Clear Carry Bit	CLC	98	1	2
Set Interrupt Mask Bit	SEI	9B	1	2
Clear Interrupt Mask Bit	CLI	9A	1	2
Software Interrupt	. SWI	83	1	11
Return from Subroutine	RTS	81	1	6
Return from Interrupt	RTI	80	1	9
Reset Stack Pointer	RSP	9C	1	2
No-Operation	NOP	9D	i	2

TABLE 6 - INSTRUCTION SET

				Ac	ddressing	Modes					Co	nd	itio	n C	ode
									Bit	Bit					
					1	Indexed		Indexed	Set/	Test-&				1	ł
	Inherent	Immediate	Direct		Relative	(No Offset)		(16 Bits)	Clear	Branch	Н	_	_		C
ADC		×	X	Х		Х	Х	X			^	•	^	^	_
ADD		Х	Х	Х		Х	Х	X			^	•	^	^	^
AND		×	X	X		Х	X	X			•	•	^	٨	•
ASL	X		X			Х Х	X				•	•	^	٨	
ASR	Х		Х			·X	X				•	•	^	^	^
BCC					X						•	•	•	•	•
BCLR									Х		•	•	•	•	•
BCS					X	ľ					•	•	•	•	•
BEQ					X						•	•	•	•	•
внсс					X						•	•	•	•	•
BHCS					X						•	•	•	•	•
ВНІ					X						•	•	•	•	•
BHS					×						•	•	•	•	•
BIH	†			†	X	 	<u> </u>				•	•	•	•	•
BIL	İ			 	X		 	 	†	!	•	•	•	•	•
BIT		X	X	X	 	×	×	×		<u> </u>	•	•	^	^	•
BLO	·			 	×		t	 		-	•	•	•	•	•
BLS					×		·	-			•	•	•	•	•
BMC					×						•	•	•	•	•
ВМІ	<u> </u>				×			ļ	-		•	•	•	•	•
BMS					X						•	•	•	•	•
BNE					×	ļ				 	-	•	•	•	-
BPL					 ^	 	 	<u> </u>			•	•	•	•	•
BRA	 			ļ	 ^	 		}		ļ	•	•	•	-	-
BRN					×	ļ			<u> </u>	ļ	•	-	•	-	-
BRCLR					<u> </u>			ļ		×	•	-	•	-	<u> </u>
BRSET					 	 		_		\	•	•	•	•	1
					-				X	 ^		-	-	-	^
BSET					×	ļ		ļ	^		•	•	•	•	•
BSR	ļ				<u> </u>	ļ			ļ	<u> </u>	_	•	•	•	_
CLL	X					ļ				ļ	•	•	•	•	0
CLI	X					ļ		ļ		<u> </u>	•	0	•	•	•
CLR	X		×		ļ	X	X			ļ	•	•	0	1	•
CMP		Х	X	×		X	X	×			•	•	Λ	٨	^
сом	×		X		ļ	X	X	L.,_			•	•	٨	٨	1
CPX		Х	X	X	L	X	X	×			•	•	^	^	٨
DEC	×		X			X	X	L			•	•	^	^	•
EOR		Х	Х	×		X	Х	×			•	•	^	^	•
INC	X		Х			Х	Х				•	•	٨	^	•
JMP			Х	X	<u> </u>	Х	X	×			•	•	•	•	•
JSR			Х	Х		Х	Х	Х			•	•	•	•	•
LDA		Х	Х	X		Х	Х	Х			•	•	٨	^	•
LDX		Х	Х	×		Х	X	×			•	•	^	^	•
LSL	×		X			Х	Х				•	•	٨	٨	٨
LSR	€ X		Х			Х	Х				•	•	0	^	٨
NEQ	X		Х			Х	Х				•	•	^	^	٨
NOP	×										•	•	•	•	•
ORA		х	X	X		х	х	×		l	•	•	^	٨	•
ROL	×		X			X	×				•	•	^	^	٨
	×				 	 	 	 	t	t	•	•	•	•	•

Condition Code Symbols:

- H Half Carry (From Bit 3)
- I Interrupt Mask
- N Negative (Sign Bit)
- Z Zero

- C Carry/Borrow

 A Test and Set if True, Cleared Otherwise

 Not Affected

TABLE 6 - INSTRUCTION SET (CONTINUED)

				A	ddressing	Modes				Со	nd	itio	n C	ode
Mnemonic	Inherent	Immediate	Direct	Extended	Relative	Indexed (No Offset)		Indexed (16 Bits)	Bit Test & Branch	н	ı	N	z	С
RTI	X									?	?	?	?	?
RTS	Х									•	•	•	•	•
SBC		X	X	Х		×	Х	X		•	•	^	^	^
SEC	Х									•	•	•	•	1
SEI	Х									•	1	•	•	•
STA			Х	X		x	х	X		•	•	Λ	^	•
STX			X	Х		X	Х	х		•	•	Λ	٨	•
SUB		X	Х	X.		×	X	Х		•	•	٨	٨	٨
SWI	Х									•	1	•	•	•
TAX	×							1		•	•	•	•	•
TST	х		X			×	×			•	•	^	^	•
TXA	Х									•	•	•	•	•

Condition Code Symbols:

H Half Carry (From Bit 3)

I Interrupt Mask
N Negative (Sign Bit)

Z Zero

C Carry/Borrow

Λ Test and Set if True, Cleared Otherwise

Not Affected

? Load CC Register From Stack

EF6805 HMOS FAMILY

Features	EF6805CT	E F6805P2	E F6805P4	E F6805P6	EF6805R2	EF6805R3	E F6805T2	E F6805U2	EF6805U3	EF6805TV
Technology	HMOS	HMOS	HMOS	HMOS	HMOS	HMOS	HMOS	HMOS	HMOS	HMOS
Number of Pins	40	28	28	28	40	40	28	40	40	40
On-Chip RAM (Bytes)	240	64	112	64	64	112	64	64	112	96
On-Chip User ROM (Bytes)	4096	1100	1100	1796	2048	3776	2508	2048	3776	6144
External Bus	Yes	None	None	None	None	None	None	None	None	None
Bidirectional I/O Lines	29	20	20	20	24	24	19	24	24	32
Unidirectional I/O Lines	None	None	None	None	6 Inputs	6 Inputs	None	8 Inputs	8 Inputs	None
Other I/O Features	Timer,UART	Timer	Timer	Timer	Timer,A/D	Timer,A/D	Timer, PLL	Timer	Timer	Timer,D/A
External Interrupt Inputs	3	1	1	1	2	2	2	2	2	1
STOP and WAIT	No	No	No	No	No	No	No	No	No	No

TABLE 7 - EF6805 HMOS FAMILY OPCODE MAP

	Bit Man	ipulation	Branch		Re	ad-Modify-V	Vrite		Con	trol			Register	/Memory			Γ
L	BTB	BSC	REL	DIR	INH	INH	IX1	IX	INH	INH	IMM	DIR	EXT	IX2	IX1	IX	
Low Hi	0000	0001	2 0010	3 0011	0100	5 0101	6 0110	0111	1000	1001	1010	1011	1100	D 1101	1110	1111	Hi Low
0000	BRSETO 3 BTB	7 BSET0 2 BSC	BRA REL	6 NEG 2 DIR	NEG 1 INH	NEG	NEG IX1	NEG IX	9 RTI 1 INH		SUB SUB	SUB DIR	SUB S EXT	SUB IX2	SUB IX1	SUB	0000
1 0001	BRCLRO 3 BTB	BCLRO BSC	BRN 2 REL						RTS 1 INH		CMP 2 IMM	CMP DIR	5 CMP 3 EXT	6 CMP 3 IX2	CMP IX1	CMP	1 0001
2 0010	BRSET1 3 BTB	BSET1 BSC	4 BHI 2 REL								SBC IMM	SBC DIR	SBC SEXT	SBC IX2	5 SBC IX1	SBC	2 0010
3 0011	BRCLR1 3 BTB	BCLR1 BSC	BLS REL	COM DIR	COMA	COMX	COM 2 IX1	6 COM	SWI 1 INH		CPX 2 IMM	CPX 2 DIR	5 CPX 3 EXT	6 CPX	CPX X1	CPX IX	3 0011
4 0100	BRSET2	BSET2 BSC	BCC REL	6 LSR 2 DTR	LSRA	LSRX	7 LSR 2 IX1	6 LSR			2 AND 2 IMM	AND DIR	5 AND 3 EXT	6 AND IX2	5 AND 2 IX1	AND IX	4 0100
5 0101	BRCLR2 3 BTB	BCLR2 BSC	BCS REL								BIT 2 IMM	BIT DIR	5 BIT 3 EXT	6 BIT 3 IX2	5 BIT 2 IX1	BIT IX	5 0101
6 0110	BRSET3	7 BSET3 2 BSC	BNE REL	6 ROR 2 DIR	RORA	RORX	7 ROR 2 IX1	6 ROR			LDA 2 IMM	LDA DIR	5 LDA 3 EXT	6 LDA 3 IX2	5 LDA 2 IX1	LDA IX	6 0110
7 0111	BRCLR3 3 BTB	BCLR3 BSC	BEQ REL	ASR 2 DIR	ASRA 1 INH	ASRX 1 INH	7 ASR 2 IX1	6 ASR 1 IX		2 TAX 1 INH		5 STA 2 DIR	6 STA 3 EXT	7 STA 3 IX2	STA 2 IX1	5 STA	7 0111
.8 1000	BRSET4	7 BSET4 2 BSC	BHCC REL	6 LSL 2 DIR	LSLA 1INH	LSLX 1 INH	7 LSL 2 JX1	6 LSL 1 IX		2 CLC 1 INH	EOR 1MM	EOR DIR	5 EOR 3 EXT	6 EOR	5 EOR	EOR IX	8 1000
9	BRCLR4 3 BTB	BCLR4 BSC	BHCS REL	6 ROL 2 DIR	ROLA	ROLX	7 ROL 2 IX1	6 ROL		SEC 1 INH	ADC 1MM	4 ADC 2 DIR	5 ADC	ADC IX2	5 ADC	ADC IX	9 1001
A 1010	BRSET5	7 BSET5 2 BSC	BPL REL	6 DEC 2 DIR	DECA	DECX	7 DEC 2 IX1	6 DEC		CLI 1 INH	ORA IMM	ORA DIR	ORA 3 EXT	ORA 3 IX2	ORA IX1	ORA	A 1010
B 1011	BRCLR5 3 BTB	BCLR5 BSC	4 BMI 2 REL							SEI 1 INH	ADD 1MM	4 ADD 2 DIR	5 ADD 3 EXT	6 ADD 3 IX2	5 ADD IX1	ADD IX	B 1011
C 1100	BRSET6 3 BTB	7 BSET6 2 BSC	BMC REL	6 INC 2 DIR	INCA I INH	INCX 1 INH	7 INC 2 IX1	6 INC IX		RSP		JMP 2 DIR	JMP 3 EXT	5 JMP 3 IX2	JMP 2 IX1	JMP 1 IX	C 1100
D 1101	BRCLR6 3 BTB	BCLR6 BSC	BMS REL	6 TST 2 DIR	TSTA	TSTX 1 INH	7 TST 2 IX1	6 TST 1 IX		NOP 1 INH	B BSR 2 REL	JSR 2 DIR	B JSR 3 EXT	9 JSR 3 IX2	JSR 2 IX1	JSR IX	D 1101
E 1110	BRSET7 3 BTB	7 BSET7 2 BSC	4 BIL 2 REL								LDX 2 IMM	LDX DIR	5 LDX 3 EXT	5 LDX 3 IX2	5 LDX 2 IX1	LDX	E 1110_
F 1111	BRCLR7 3 BTB	BCLR7 BSC	.4 BIH 2 REL	6 CLR 2 DIR	4 CLRA 1 INH	CLRX	7 CLR 2 IX1	6 CLR 1 IX		2 TXA 1 INH		STX 2 DIR	6 STX 3 EXT	7 STX 3 IX2	STX 2 IX1	5 STX 1 IX	F 1111

Abbreviations for Address Modes

INH Inherent IMM Immediate DIR Direct


EXT Extended REL Relative

Bit Set/Clear BSC BTB Bit Test and Branch

١X Indexed (No Offset)


Indexed, 1 Byte (8-Bit) Offset IX1 IX2 Indexed, 2 Byte (16-Bit) Offset

LEGEND





EF6805P6

PHYSICAL DIMENSIONS










ORDERING INFORMATION

The information required when ordering a custom MCU is listed below. The ROM program may be transmitted to THOMSON SEMICONDUCTEURS on EPROM(s) or an EFDOS/MDOS* disk file.

To initiate a ROM pattern for the MCU, it is necessary to first contact your local THOMSON SEMICONDUCTEURS representative or distributor.

EPROMs

Two 2716 or one 2732 type EPROMs, programmed with the customer program (positive logic sense for address and data), may be submitted for pattern generation. The EPROM must be clearly marked to indicate which EPROM corresponds to which address space. The recommended marking procedure is illustrated below:



XXX = Customer ID

After the EPROM(s) are marked, they should be placed in conductive IC carriers and securely packed. Do not use styrofoam.

VERIFICATION MEDIA

All original pattern media (EPROMs or floppy disk) are filed for contractual purposes and are not returned. A computer listing of the ROM code will be generated and returned along with a listing verification form. The listing should be thoroughly checked and the verification form completed, signed, and returned to THOMSON SEMICONDUCTEURS. The signed verification form constitutes the

contractual agreement for creation of the customer mask. If desired, THOMSON SEMICONDUCTEURS will program on blank EPROM from the data file used to create the custom mask and aid in the verification process.

ROM VERIFICATION UNITS (RVUs)

Ten MCUs containing the customer's ROM pattern will be sent for program verification. These units will have been made using the custom mask but are for the purpose of ROM verification only. For expediency they are usually unmarked, packaged in ceramic, and tested only at room temperature and 5 volts. These RVUs are included in the mask charge and are not production parts. The RVUs are thus not guaranteed by THOMSON SEMICONDUCTEURS. Quality Assurance, and should be discarded after verification is completed.

FLEXIBLE DISKS

The disk media submitted must be single-sided, EFDOS/MDOS* compatible floppies.

The customer must write the binary file name and company name on the disk with a felt-tip-pen. The minimum EFDOS/MDOS* system files, as well as the absolute binary object file (Filename .LO type of file) from the 6805 cross assembler, must be on the disk. An object file made from a memory dump using the ROLLOUT command is also acceptable. Consider submitting a source listing as well as the following files: filename .LX (DEVI-CE/EXORciser loadable format) and filename .SA (ASCII Source Code). These files will of course be kept confidential and are used 1) to speed up the process in-house if any problems arise, and 2) to speed up the user-to-factory interface if the user finds any software errors and needs assistance quickly from THOMSON SEMICONDUCTEURS factory representatives.

EFDOS is THOMSON SEMICONDUCTEURS' Disk Operating System available on development systems such as DEVICE,...

MDOS* is MOTOROLA's Disk Operating System available on development systems such as EXORciser,...

*Requires prior factory approval.

Whenever ordering a custom MCU is required, please contact your local THOMSON SEMICONDUCTEURS representative or THOMSON SEMICONDUCTEURS distributor and/or complete and send the attached "MCU customer ordering sheet" to your local THOMSON SEMICONDUCTEURS representative.

EXORciser is a registered trademark of MOTOROLA Inc.

ORDERING INFORMATION

	Į E	F6805P6	PV		1					
		Device				- Scre	ening le	evel		
		Package					. temp.			
The table below horizontally s level. Other possibilities on a		ilable suffix co	mbinations 1	or paci	cage, o	perating	temper	ature a	nd scre	ening
DEVICE		PACKAGE		OF	ER. TE	MP	sc	REEN	NG LE	/EL
DEVICE	С	P	FN	F.	٧	T	Std	D		
EF6805P6 (1.0 MHz)	T	•	•	•	•		•	•		
EF6805P6 (1.5 MHz)**		•	•	•			•	•		
EF6805P6 (2.0 MHz)**		•	•	•			•	•		
Examples : EF6805P6P, E	F6805P6FN	N, EF6805P6	PLD, EF68	05P6F	NLD					

Package: C: Ceramic DIL, P: Plastic DIL, FN: PLCC.

Oper. temp.: L*: 0°C to + 70°C, V: -40°C to + 85°C, T: -40°C to + 105°C, *: may be omitted.

Screening level: Std: (no-end suffix), D: NFC 96883 level D.

**: Requires prior factory approval.

These specifications are subject to change without notice. Please inquire with our sales offices about the availability of the different products.

Printed in France



ADVANCE INFORMATION

The EF6805R2 Microcomputer Unit (MCU) is a member of the 6805 Family of low-cost single-chip Microcomputers. The 8-bit microcomputer contains a CPU, on-chip CLOCK, ROM, RAM, I/O, 4-channel 8-bit A/D, and TIMER. It is designed for the user who needs an economical microcomputer with the proven capabilities of the 6800-based instruction set. A comparison of the key features of several members of the 6805 Family of Microcomputers is shown at this end of this data sheet. The following are some of the hardware and software highlights of the EF6805R2 MCU.

HARDWARE FEATURES

- A/D Converter
 8-Bit Conversion, Monotonic
 4 Multiplexed Analog Inputs
 Ratiometric Conversion
- 32 TTL/CMOS Compatible I/O Lines
 24 Bidirectional (8 Lines are LED Compatible)
 8 Input-Only
- 2048 Bytes of User ROM
- 64 Bytes of RAM
- Self-Check Mode.
- Zero-Crossing Detect/Interrupt
- Internal 8-Bit Timer with 7-Bit Mask Programmable Prescaler and Clock Source
- 5 V Single Supply

SOFTWARE FEATURES


- 10 Powerful Addressing Modes
- Byte Efficient Instruction Set with True Bit Manipulation, Bit Test, and Branch Instructions
- Single Instruction Memory Examine/Change
- Powerful Indexed Addressing for Tables
- Full Set of Conditional Branches
- Memory Usable as Register/Flags
- Complete Development System Support on DEVICE


USER SELECTABLE OPTIONS

- Internal 8-Bit Timer with Selectable Clock Source (External Timer Input or Internal Machine Clock)
- Timer Prescaler Option (7 Bits, 2ⁿ)
- 8 Bidirectional I/O Lines with TTL or TTL/CMOS Interface Option
- 8 Bidirectional I/O Lines with TTL or Open-Drain Interface Option
- Crystal or Low-Cost Resistor Oscillator Option
- Low Voltage Inhibit Option
- Vectored Interrupts: Timer, Software, and External.
- User Callable Self-Check Subroutines

DEVICE® is THOMSON SEMICONDUCTEURS' development/emulation tool.

HMOS





JANUARY 1987 1/28




FIGURE 1 - EF6805R2 HMOS MICROCOMPUTER BLOCK DIAGRAM

MAXIMUM RATING

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to + 7.0	٧
Input Voltage (Except TIMER in Self-Check Mode and Open-Drain Inputs)	Vin	-0.3 to + 7.0	v
Input Voltage (Open-Drain Pins, TIMER Pin in Self-Check Mode)	Vin	-0.3 to + 15.0	v
Operating Temperature Range V suffix (T _L to T _H) T suffix	TA	0 to + 70 -40 to + 85 -40 to + 105	°C
Storage Temperature Range	T _{stg}	-55 to + 150	°C
Junction Temperature Plastic Package PLCC	Tj	150 150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electrical fields; however, it six odvised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation it is recommended that V_{in} and $V_{out} \setminus S_{out} \setminus$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance Plastic PLCC	$\theta_{ m JA}$	50 80	°C/W

POWER CONSIDERATIONS

The average chip-junction temperature, T.J., in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \cdot \theta_{JA})$$
Where:
(1)

 $T_{\Delta} = Ambient Temperature. °C$

θ J A ■ Package Thermal Resistance, Junction-to-Ambient, °C/W

PD = PINT + PPORT

PINT = ICC × VCC, Watts - Chip Internal Power

PPORT = Port Power Dissipation, Watts - User Determined

drive Darlington bases or sink LED loads.

An approximate relationship between PD and TJ (if PPORT is neglected) is:

$$P_D = K + (T_J + 273 °C)$$
 (2)

Solving equations 1 and 2 for K gives:

$$K = P_D \bullet (T_A + 273 \circ C) + \theta_J A \bullet P_D^2$$
(3)

Where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring PD (at equilibrium) for a known TA. Using this value of K the values of PD and TJ can be obtained by solving equations (1) and (2) iteratively for any value of TA.

ELECTRICAL CHARACTERISTICS (V_{CC} =+ 5.25 Vdc ± 0.5 Vdc, V_{SS} = 0 Vdc, T_A = T_L to T_H Unless Otherwise Noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Input High Voltage RESET (4.75 \leq V _{CC} \leq 5.75) (V _{CC} $<$ 4.75) INT (4.75 \leq V _{CC} \leq 5.75) (V _{CC} $<$ 4.75) All Other (Except Timer)	VIH	4.0 V _{CC} - 0.5 4.0 V _{CC} - 0.5 2.0	-	Vcc Vcc Vcc Vcc Vcc	V
Input High Voltage Timer Timer Mode Self-Check Mode	ViH	2.0 9.0	 10.0	V _{CC} + 1.0 15.0	V
Input Low Voltage RESET INT All Other (Except A/D Inputs)	VIL	V _{SS} V _{SS} V _{SS}	-	0.8 1.5 0.8	٧
RESET Hysteresis Voltages (See Figures 10,11 and 12) "Out of Reset" "Into Reset"	VIRES +	2.1 0.8	=	4.0 2.0	V
INT Zero Crossing Input Voltage, Through a Capacitor	VINT	2	_	4	V _{ac p-p}
Power Dissipation — (No Port Loading, V_{CC} = 5.75 V) $T_A = 0^{\circ}C$ $T_A = -40^{\circ}C$	PD		520 580	740 800	mW
Input Capacitance EXTAL All Other Except Analog Inputs (See Note)	C _{in}	-	25 10	_	pF
Low Voltage Recover	VLVR		_	4.75	٧
Low Voltage Inhibit	VLVI	2.75	3.75	4.70	٧
Input Current TIMER (V _{in} = 0.4 V)	lin	-	-	20	μΑ
	ļ	-	20	50	
EXTAL (V _{in} = 2.4 V to V _{CC} - Crystal Option)	ļ	-	-	10	
(V _{in} = 0.4 V - Crystal Option)		_	-	-1600	
RESET (V _{in} = 0.8 V) - External Capacitor Charging Current		-4.0	-	-40	

NOTE : Port D Analog Inputs, when selected, Cin= 25 pF for the first 5 out of 30 cycles.

^{*}Due to internal biasing this input (when unused) floats to approximately 2.2 V.

SWITCHING CHARACTERISTICS

(VCC =+ 5.25 Vdc \pm 0.5 Vdc, VSS = 0 Vdc, $T_A = T_L$ to T_H Unless Otherwise Noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Oscillator Frequency	fosc	0.4	_	4.2	MHz
Cycle Time (4/f _{osc})	tcyc	0.95		10	μs
INT, INT2, and TIMER Pulse Width (See Interrupt Section)	tWL, tWH	t _{cyc} + 250	-		ns
RESET Pulse Width	tRWL	t _{cyc} + 250	_	-	ns
INT Zero-Crossing Detection Input Frequency	fINT	0.03	1	1	kHz
External Clock Input Duty Cycle (EXTAL)	-	40	50	60	%
Crystal Oscillator Start-Up Time *		-	-	100	ms

^{*} See Figure 16 for typical crystal parameters

$\textbf{A/D CONVERTER CHARACTERISTICS} \quad (\text{V}_{\text{CC}} = +5.25 \text{ Vdc}, \text{V}_{\text{SS}} = 0 \text{ Vdc}, \text{T}_{\text{A}} = \text{T}_{\text{L}} \text{ to T}_{\text{H}} \text{ Unless Otherwise Noted})$

Characteristic	Min	Тур	Max	Unit	Comments
Resolution	8	8	8	Bits	
Non-Linearity	-	-	± 1/2	LSB	For V_{RH} = 4.0 to 5.0 V and V_{RL} = 0 V
Quantizing Error	-	-	± 1/2	LSB	
Conversion Range	VRL	-	VRH	V	
VRH		-	Vcc	V	A/D accuracy may decrease proportionately as
V _{RL}	VSS	_	0.2	V	VRH is reduced below 4.0 V. The sum of VRH and VRL must not exceed VCC
Conversion Time	30	30	30	tcyc	Includes sampling time
Monotonicity	Inl	nerent (v	vithin total	error)	
Zero Input Reading	00	00	01	hexadecimal	V _{in} = 0
Ratiometric Reading	FE	FF	FF	hexadecimal	V _{in} =V _{RH}
Sample Time	5	5	5	tcyc	
Sample/Hold Capacitance, Input		_	25	pF	
Analog Input Voltage	VRL	-	VRH	V	Negative transients on any analog lines (Pins 19-24) are not allowed at any time during conversion

PORT ELECTRICAL CHARACTERISTICS (VCC =+ 5.25 Vdc \pm 0.5 Vdc, VSS = 0 Vdc, TA = TL to TH Unless Otherwise Noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Port A w	ith CMOS Drive Enabled				
Output Low Voltage (I _{Load} = 1.6 mA)	V _{OL}	T - T	_	0.4	V
Output High Voltage	VOH	 		1	v
I _{Load} = -100 μA		2.4		-	
I _{Load} = -10 μA		VCC - 1.0	_	1 - 1	
Input High Voltage (I _{Load} = -300 μA max.)	VIH	2.0		Vcc	V
		1 1		1 1	
Input Low Voltage (I Load = -500 µs max.)	VIL	VSS	_	0.8	V
High Z State Input Current (V _{in} = 2.0 V to V _{CC})	¹ін	-	_	-300	μА
High Z State Input Current (Vin= 0.4 V)	IIL.	1		-500	μА
	Port B			J	
Output Low Voltage	VoL	T		1	V
I _{Load} = 3.2 mA	1 02	1 - 1	-	0.4]
I _{Load} = 10 mA (Sink)	1	-	_	1.0	l
Output High Voltage I _{Load} = -200 μA	Voн	2.4		T -	V
Darlington Current Drive (Source) Vo= 1.5 V	ТОН	-1.0		-10	mA
Input High Voltage	VIH	2.0		Vcc	V
Input Low Voltage	VIL	V _{SS}		0.8	V
High Z State Input Current	ITSI		<2	10	μА

PORT ELECTRICAL CHARACTERISTICS (Cont'd)

T				
VOL	-	_	0.4	V
VoH	2.4	_	_	V
VIH	2.0	_	Vcc	V
VIL	VSS		0.8	V
ITSI	-	<2	10	μs
rain Option)	<u>i</u>	L	1	L
V _{tH}	2.0	_	13.0	V
VIL	VSS		0.8	٧
LOD	-	<3	15	μА
VOL	 	_	0.4	V
Inputs Only)				
VIH	2.0	_	Vcc	V
VIL	VSS		0.8	V
lin	-	<1	5	μА
	VIH VIL ITSI Prain Option) VIH VIL ILOD VOL Inputs Only) VIH VIL	VIH 2.0 VIL VSS ITSI -	VIH 2.0 VIL VSS ITSI <2 Orain Option	V _{IH} 2.0 − V _{CC} V _{IL} V _{SS} − 0.8 I _{TSI} − <2 10 V _{IH} 2.0 − 13.0 V _{IL} V _{SS} − 0.8 I _{LOD} − <3 15 V _{OL} − − 0.4 I _I I _I I _I I _I I _I I _I V _{IH} 2.0 − V _{CC} V _{IL} V _{SS} − 0.8

^{*}PD4/V_{RL} -PD5/V_{RH}: The A/D conversion resistor (15 kΩ typical) is connected internally between these two lines, impacting their use as digital inputs in some applications.




FIGURE 2 – TTL EQUIVALENT TEST LOAD (PORT B)




FIGURE 4 – TTL EQUIVALENT TEST LOAD
(PORTS A AND C)




FIGURE 3 -- CMOS EQUIVALENT TEST LOAD

(PORT A)




FIGURE 5 – OPEN - DRAIN EQUIVALENT TEST LOAD
(PORT C)

SIGNAL DESCRIPTION

The input and output signals for the MCU, shown in Figure 1, are described in the following paragraphs.

VCC AND VSS - Power is supplied to the MCU using these two pins. VCC is power and VSS is the ground connection.

 $\overline{\text{INT}}$ — This pin provides the capability for asynchronously applying an external interrupt to the MCU. Refer to Interrupts Section for additional information.

NUM (NOM USER MODE) - This pin is not for user application and must be connected to V_{SS} .

XTAL AND EXTAL — These pins provide control input for the on-chip clock oscillator circuit. A crystal, a resistor, or an external signal, depending on user selectable manufacturing mask option, can be connected to these pins to provide a system clock with various degrees of stability/cost tradeoffs. Lead length and stray capacitance on these two pins should be minimized. Refer to Internal Clock Generator Options Section for recommendations about these inputs.

TIMER — The pin allows an external input to be used to control the internal timer circuitry and also to initiate the self test program. Refer to Timer Section for additional information about the timer circuitry.

RESET — This pin allows resetting of the MCU at times other than the automatic resetting capability already in the MCU. The MCU can be reset by pulling RESET low. Refer to Resets Section for additional information.


INPUT/OUTPUT LINES (PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD7) — These 32 lines are arranged into four 8-bit ports (A, B, C, and D). Ports A, B, and C are programmable as either inputs or outputs under software control of the data direction registers (DDRs). Port D has up to four analog inputs, plus two voltage reference inputs when the A/D converter is used (PD5/VRH, PD4/VRL), and an INT2 input, and from one to eight digital inputs. If any analog input is used, then the voltage reference pins (PD5/VRH, PD4/VRL) must be used in the analog mode. Refer to Input/Output Section, A/D Converter Section, and Interrupts Section for additional information.

MEMORY — The MCU is capable of addressing 4096 bytes of memory and I/O registers with its program counter. The EF6805R2 MCU has implemented 2316 of these bytes. This consists of: 2048 user ROM bytes, 192 self-

check ROM bytes, 64 user RAM bytes, 7 port I/O bytes, 2 timer registers. 2 A/D registers, and a miscellaneous register; see Figure 6 for the Address map. The user ROM has been split into three areas. The main user ROM area is from \$080 to \$OFF and from \$7C0 to \$F37. The last 8 user ROM locations at the bottom of memory are for the interrupt vectors.


The MCU reserves the first 16 memory locations for I/O features, of which 12 have been implemented. These locations are used for the ports, the port DDRs, the timer, the INT2 miscellaneous register, and the A/D. Of the 64 RAM bytes, 31 bytes are shared with the stack area. The stack must be used with care when data shares the stack area

The shared stack area is used during the processing of an interrupt or subroutine calls to save the contents of the CPU state. The register contents are pushed onto the stack in the order shown in Figure 7. Since the stack pointer decrements during pushes, the low order byte (PCL) of the program counter is stacked first, then the high order four bits (PCH) are stacked. This ensures that the program counter is loaded correctly during pulls from the stack since the stack pointer increments when it pulls data from the stack. A subroutine call results in only the program counter (PCL, PCH) contents being pushed onto the stack; the remaining CPU registers are not pushed.



*Caution: Data direction registers (DDRs) are write-only, they read as \$FF.

FIGURE 6 - EF6805R2 MCU ADDRESS MAP



^{*}For subroutine calls, only PCH and PCL are stacked

FIGURE 7 - INTERRUPT STACKING ORDER

CENTRAL PROCESSING UNIT

The CPU of the EF6805 Family is implemented independently from the I/O or memory configuration. Consequently, it can be treated as an independent central processor communicating with I/O and memory via internal address, data, and control buses.

REGISTERS

The 6805 Family CPU has five registers available to the programmer. They are shown in Figure 8 and are explained in the following paragraphs.

ACCUMULATOR (A) — The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.

INDEX REGISTER (X) — The index register is an 8-bit register used for the indexed addressing mode. It contains an 8-bit value that may be added to an instruction value to create an effective address. The index register can also be used for data manipulations using the read-modify-write instructions. The Index Register may also be used as a temporary storage area.




FIGURE 8 - PROGRAMMING MODEL

PROGRAM COUNTER (PC) — The program counter is a 12-bit register that contains the address of the next instruction to be executed.

STACK POINTER (SP) — The stack pointer is a 12-bit register that contains the address of the next free location on the stack. During an MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set to location \$07F.

The stack pointer is then decremented as data is pushed onto the stack and incremented as data is then pulled from the stack. The seven most significant bits of the stack pointer are permanently set to 0000011. Subroutines and interrupts may be nested down to location \$061 (31 bytes maximum) which allows the programmer to use up to 15 levels of subroutine calls (less if interrupts are allowed).

CONDITION CODE REGISTER. (CC) — The condition code register is a 5-bit register in which four bits are used to indicate the results of the instruction just executed. These bits can be individually tested by a program and specific action taken as a result of their state. Each bit is explained in the following paragraphs.

Half Carry (H) — Set during ADD and ADC operations to indicate that a carry occurred between bits 3 and 4.

Interrupt (I) — When this bit is set, the timer and external interrupts (INT and INT2) are masked (disabled). If an interrupt occurs while this bit is set, the interrupt is latched and is processed as soon as the interrupt bit is cleared.

Negative (N) — When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was negative (bit 7 in the result is a logical "1").

Zero (Z) — When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was zero.

Carry/Borrow (C) — When set, this bit indicates that a carry or borrow out of the Arithmetic Logic Unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions plus shifts and rotates.

TIMER

The timer circuitry for the MC6805R2 is shown in Figure 10. The 8-bit counter may be loaded under program control and is decremented toward zero by the clock input (or prescaler output). When the timer reaches zero, the timer interrupt request bit (bit 7) in the timer control register (TCR) is set. The timer interrupt can be masked (disabled) by setting the timer interrupt mask bit (bit 6) in the TCR. The interrupt bit (I bit) in the condition code register also prevents a timer interrupt from being processed. The MCU responds to this interrupt by saving the present CPU state on the stack, fetching the timer interrupt vector from locations \$FF8 and \$FF9 and executing the interrupt routine (see RESET, CLOCK, AND INTERRUPT STRUCTURE SECTIONS). The timer interrupt request bit must be cleared by software. The TIMER and INT2 share the same interrupt vector. The interrupt routine must check the request bits to determine the source of the interrupt.

The clock input to the timer can be from an external source (decrementing of timer counter occurs on a positive transition of the external source) applied to the

TIMER input pin, or it can be the internal phase two signal. Three machine cycles are required for a change in state of the TIMER pin to decrement the timer prescaler. The maximum frequency of a signal that can be recognized by the TIMER pin logic is dependent on the parameter labeled twy. The pin logic that recognizes the high state on the pin must also recognize the low state on the pin in order to "re-arm" the internal logic. Therefore, the period can be calculated as follows (assumes 50/50 duty cycle for a given period):

$$t_{cyc} \times 2 + 250 \text{ ns} = period} = \frac{1}{freq}$$


The period is not simply twL + twH. This computation is allowable, but it does reduce the maximum allowable frequency by defining an unnecessarily longer period (250 nanoseconds times two).

When the phase two signal is used as the source, it can be gated by an input applied to the TIMER input pin allowing the user to easily perform pulse-width measurements. The source of the clock input is one of the mask options that is specified before manufacture of the MCU.

NOTE

For ungated phase two clock input to the timer prescaler, the TIMER pin should be tied to V_{CC} .

A prescaler option, divide by 2ⁿ, can be applied to the clock input that extends the timing interval up to a maximum of 128 counts before decrementing the counter. This prescaling mask option is also specified before manufacture. To avoid truncation errors, the prescaler is cleared when bit 3 of the timer control register is written to a logic one (this bit always reads a logic zero). See Figure 9.



TCR7—Timer Interrupt Request Status Bit: Set when TDR goes to zero; must be cleared by software. Cleared to 0 by Reset.

TCR6—Timer Interrupt Mask Bit: 1= timer interrupt masked (disabled). Set to 1 by Reset.

TCR3 – Clear prescaler always reads as a 0; clears prescaler when written to a logic "1".

TCR Bits 5, 4, 2, 1, 0 reads "1s" - unused bits.

FIGURE 9 - TIMER CONTROL REGISTER (TCR)




FIGURE 10 - TIMER BLOCK DIAGRAM

The timer continues to count past zero, falling through to \$FF from \$00 and then continuing the countdown. Thus, the counter can be read at any time by reading the timer data register (TDR). This allows a program to determine the length of time since a timer interrupt has occurred, and not disturb the counting process.

At power up or reset, the prescaler and counter are initialized with all logic ones; the timer interrupt request bit (bit 7) is cleared and the timer interrupt mask bit (bit 6) is set.

SELF-CHECK

The self-check capability of the EF6805R2MCU provides an internal check to determine if the part is functional. Connect the MCU as shown in Figure 11 and monitor the output of Port C bit 3 for an oscillation of approximately 7 Hz. A 10-volt level (through a 10 k resistor) on the timer input, pin 8 and pressing then releasing the RESET button, energizes the ROM-based self-check feature. The self-check program exercises the RAM, ROM, TIMER, A/D, interrupts, and I/O ports.

Several of the self-check subroutines can be called by a user program with a JSR or BSR instruction. They are the RAM, ROM, and 4-channel A/D tests. The timer routine may also be called if the timer input is the internal $\phi 2$ clock.

To call those subroutines in customer applications,


please contact your local THOMSON SEMICONDUC-TEURS sales office in order to obtain the complete description of the self-check program and the entrance/exit conditions.

RAM SELF-CHECK SUBROUTINE — The RAM self-check is called at location \$F6F and returns with the Z bit clear if any error is detected; otherwise the Z bit is set. The walking diagnostic pattern method is used on the EF6805R2.

The RAM test must be called with the stack pointer at \$07F. When run, the test checks every RAM cell except for \$07F and \$07E which are assumed to contain the return address.

The A and X registers and all RAM locations except \$07F and \$07E are modified.

ROM CHECKSUM SUBROUTINE — The ROM self-check is called at location \$F8A. If any error is detected, it returns with the Z bit cleared; otherwise Z=1, X=0 on return, and A is zero-if-the-test passes. RAM location \$040 to \$043 is overwritten. The checksum is the complement of the execution OR of the contents of the user ROM.



*This connection depends on clock oscillator user selectable mask option. Use jumper if the RC mask option is selected.

FIGURE 11 - SELF-CHECK CONNECTIONS

LED Meanings

	PC0	PC1	PC2	PC3	Remarks [1:LED ON; 0:LED OFF]
	1	0	1	0	Bad I/O
	0	0	1	0	Bad Timer
	1	1	0	0	Bad RAM
1	0	1	0	0	Bad ROM
	1	0	0	0	Bad A/D
	0	0.	0	0	Bad Interrupts or Request Flag
		Any Fl	ashing		Good Device

Anything else bad Device, Bad Port C, etc.

ANALOG-TO-DIGITAL CONVERTER SELF-CHECK -

The A/D self-check is called at location FA4 and returns with the Z bit cleared if any error was found; otherwise Z=1.

The A and X register contents are lost. The X register must be set to 4 before the call. On return, X = 8 and A/D channel 7 is selected. The A/D test uses the internal voltage references and confirms port connections.

TIMER SELF-CHECK SUBROUTINE — The timer self-check is called at location FCF and returns with the Z bit cleared if any error was found; otherwise Z=1.

In order to work correctly as a user subroutine, the internal \$2 clock must be the clocking source and interrupts must be disabled. Also, on exit, the clock is running and the interrupt mask is not set so the caller must protect from interrupts if necessary.

The A and X register contents are lost. The timer selfcheck routine counts how many times the clock counts in 128 cycles. The number of counts should be a power of 2 since the prescaler is a power of 2. If not, the timer is probably not counting correctly. The routine also detects a timer which is not running.

RESET

The MCU can be reset three ways: by initial powerup, by the external reset input $(\overline{\text{RESET}})$ and by an optional internal low-voltage detect circuit. The RESET input consists mainly of a Schmitt trigger which senses the RESET line logic level. A typical reset Schmitt trigger hysteresis curve is shown in Figure 12. The Schmitt trigger provides an internal reset voltage if it senses a logical zero on the RESET pin.

Power-On Reset (POR).— An internal reset is generated upon powerup that allows the internal clock generator to stabilize. A delay of TRHL milliseconds is required before allowing the RESET input to go high. Refer to the power and reset timing diagram of Figure 13. Connecting a capacitor to the RESET input (as illustrated in Figure 14) typically provides sufficient delay. During powerup, the Schmitt trigger switches on (removes reset) when RESET rises to VIRES+.




FIGURE 12 – TYPICAL RESET SCHMITT TRIGGER HYSTERESIS




FIGURE 13 - POWER AND RESET TIMING




FIGURE 14 - RESET CONFIGURATION

External Reset Input – The MCU will be reset if a logical zero is applied to the RESET input for a period longer than one machine cycle (ctyc). Under this type of reset, the Schmitt trigger switches off at VIRES— to provide an internal reset voltage.

Low-Voltage Inhibit (LVI) — The optional low-voltage detection circuit causes a reset of the MCU if the power supply voltage falls below a certain level (V_{LVI}). The only requirement is that V_{CC} remains at or below the V_{LVI} threshold for one t_{CVC} minimum. In typical applications, the V_{CC} bus filter capacitor will eliminate negative-going voltage glitches of less than one t_{CVC} . The output from the low-voltage detector is connected directly to the internal reset circuitry. It also forces the RESET pin low via a strong discharge device through a resistor. The internal reset will be removed once the power supply voltage rises above a recovery level (V_{LVR}), at which time a normal power-on-reset occurs.

INTERNAL CLOCK GENERATOR OPTIONS

The internal clock generator circuit is designed to require a minimum of external components. A crystal, a resistor, a jumper wire, or an external signal may be used to generate a system clock with various stability/cost tradeoffs. The oscillator frequency is internally divided by four to produce the internal system clocks. A manufacturing mask option is used to select crystal or resistor operation.


The different connection methods are shown in Figure 15. Crystal specifications and suggested PC board layouts are given in Figure 16. A resistor selection graph is given in Figure 17.

The crystal oscillator start-up time is a function of many variables: crystal parameters (especially RS), oscillator load capacitances, IC parameters, ambient temperature, and supply voltage. To ensure rapid oscillator start up, neither the crystal characteristics nor the load capacitances should exceed recommendations.

When utilizing the on-board oscillator, the MCU should remain in a reset condition (reset pin voltage below VIRES+) until the oscillator has stabilized at its operating frequency. Several factors are involved in calculating the external reset capacitor required to satisfy this condition: the oscillator start-up voltage, the oscillator stabilization time, the minimum VIRES+, and the reset charging current specification.

Once VCC minimum is reached, the external RESET capacitor will begin to charge at a rate dependent on the capacitor value. The charging current is supplied from VCC through a large resistor, so it appears almost like a constant current source until the reset voltage rises above VIRES + Therefore, the RESET pin will charge at approximately:

(V_{IRES+})•C_{ext} = I_{RES} • t_{RHL}
Assuming the external capacitor is initially discharged.







FIGURE 15 - CLOCK GENERATOR OPTIONS



NOTE: The recommended C_L value with a 4.0 MHz crystal is 27 pF, maximum, including system distributed capacitance. There is an internal capacitance of approximately 25 pF on the XTAL pin. For crystal frequencies other than 4 MHz, the total capacitance on each pin should be scaled as the inverse of the frequency ratio. For example, with a 2 MHz crystal, use approximately 50 pF on EXTAL and approximately 25 pF on XTAL. The exact value depends on the Motional-Arm parameters of the crystal used.

FIGURE 15 - CLOCK GENERATOR OPTIONS (Cont'd)




FIGURE 16 – CRYSTAL MOTIONAL ARM PARAMETERS AND SUGGESTED PC BOARD LAYOUT




FIGURE 17 – TYPICAL FREQUENCY SELECTION FOR RESISTOR (OSCILLATOR OPTION)

INTERRUPTS

The microcomputers can be interrupted four different ways: through the external interrupt (\overline{INT}) input pin, the internal timer interrupt request, the external port D bit 6 $(\overline{INT2})$ input pin, or the software interrupt instruction (SWI). When any interrupt occurs: the current instruction (including SWI) is completed, processing is suspended, the present CPU state is pushed onto the stack, the interrupt bit (I) in the condition code register is set, the address of the interrupt routine is obtained from the appropriate interrupt vector address, and the interrupt routine is executed. Stacking the CPU register, setting the I bit, and vector fetching require a total of 11 t_{CVC} periods for completion. A flowchart of the interrupt sequence is shown in Figure 18. The interrupt service routine must

end with a return from interrupt (RTI) instruction which allows the MCU to resume processing of the program prior to the interrupt (by unstacking the previous CPU state). Unlike RESET, hardware interrupts do not cause the current instruction execution to be halted, but are considered pending until the current instruction execution is complete.

When the current instruction is complete, the processor checks all pending hardware interrupts and if unmasked, proceeds with interrupt processing; otherwise the next instruction is fetched and executed. Note that masked interrupts are latched for later interrupt service.

If both an external interrupt and a timer interrupt are pending at the end of an instruction execution, the external interrupt is serviced first. The SWI is executed as any other instruction.




FIGURE 18 - RESET AND INTERRUPT PROCCESSING FLOWCHARD

NOTE

The timer and INT2 interrupts share the same vector address. The interrupt routine must determine the source by examining the interrupt request bits (TCR b7 and MR b7). Both TCR b7 and MR b7 can only be written to zero by software.

The external interrupt, INT and INT2, are synchronized and then latched on the falling edge of the input signal. The INT2 interrupt has an interrupt request bit (bit 7) and a mask bit (bit 6) located in the miscellaneous register (MR). The INT2 interrupt is inhibited when the mask bit is set. The INT2 is always read as a digital input on port D. The INT2 and timer interrupt request bits, if set, cause the MCU to process an interrupt when the condition code I bit is clear.

A sinusoidal input signal (fINT maximum) can be used to generate an external interrupt for use as a zero-crossing detector. This allows applications such as servicing time-ofday routines and engaging/disengaging ac power control devices. Off-chip full wave rectification provides an interrupt at every zero crossing of the ac signal and thereby provides a 2f clock. See Figure 19.

NOTE

The INT (pin 3) is internally biased at approximately 2.2 V due to the internal zero-crossing detection.

A software interrupt (SWI) is an executable instruction which is executed regardless of the state of the I bit in the condition code register. SWIs are usually used as breakpoints for debugging or as system calls.



Bit 7-Conversion Complete Status Flag: Set when conversion is complete; cleared only on a write to ACR.

Readable, not writable.

Bits 2, 1, 0 - A/D input Mux Selection (See Table 2). Bits 6, 5, 4, 3 read as "1s" - unused bits.

AC (Current Input Limiting) (f_{INT} Max.) EF6805R2 INT R≤1 MΩ MCU AC Input ≥ 10 V _{acp-p}

(a) Zero-Crossing Interrupt

(b) Digital-Signal Interrupt





FIGURE 19 - TYPICAL INTERRUPT CIRCUITS

INPUT/OUTPUT CIRCUITRY


There are 32 input/output pins. The INT pin may be polled with branch instructions to provide an additional input pin. All pins on ports A, B, and C are programmable as either inputs or outputs under software control of the corresponding data direction register (DDR). See below I/O port control registers configuration. The port I/O programming is accomplished by writing the corresponding bit in the port DDR to a logic one for output or a logic zero for input. On reset all the DDRs are initialized to a logic zero state, placing the ports in the input mode. The port output registers are not initialized on reset and should be initialized by software before changing the DDRs from input to output. A read operation on a port programmed as an output will read the contents of the output latch regardless of the logic levels at the output pin, due to output loading. Refer to Figure 20.

PORT DATA REGISTER



- (1) Write Only; reads as all "1s"
- (2) 1 = Output, 0 = Input Cleared to 0 by Reset
- (3) Port A Addr = \$004 Port B Addr = \$005

Port C Addr = \$006



Data Direction Register Bit	Latched Output Data Bit	Output State	Input To MCU
1	O	0	0
1	1	1 1	1
0	x	High-Z**	Pin

*DDR is a write-only register and reads as all "1s".

** Ports B, and C are three-state ports.

Port A has optional internal pullup devices to provide CMOS data drive capability. See Electrical Characteristics tables for complete information.

FIGURE 20 - TYPICAL PORT I/O CIRCUITRY

All input/output lines are TTL compatible as both inputs and outputs. Port A lines are CMOS compatible as outputs (mask option) while port B, C, and D lines are CMOS compatible as inputs. Port D lines are input only; thus, there is no corresponding DDR. When programmed as outputs, port B is capable of sinking 10 milliamperes and sourcing 1 milliampere on each pin.

Port D provides the reference voltage, $\overline{\text{INT2}}$, and multiplexed analog inputs. All of these lines are shared with the port D digital inputs. Port D may always be used as digital inputs and may also be used as analog inputs providing V_{RH} and V_{RL} are connected to the appropriate reference voltages. The V_{RL} and V_{RH} lines (PD4 and PD5) are internally connected to the A/D resistor. Analog inputs may be prescaled to attain the V_{RL} and V_{RH} recommended input voltage range.

The address map (Figure 6) gives the addresses of data registers and data direction registers. Figure 21 provides some examples of port connections.

CAUTION

The corresponding DDRs for ports A, B, and C are write-only registers (registers at \$004, \$005, \$006). A read operation on these registers is undefined. Since BSET and BCLR are read-modify-write in function, they cannot be used to set or clear a single DDR bit (all "unaffected" bits would be set). It is recommended that all DDR bits in a port be written using a single-store instruction.

The latched output data bit (see Figure 20) must always be written. Therefore, any write to a port writes all of its data bits even though the port DDR is set to input. This may be used to initialize the data register and avoid undefined outputs; however, care must be exercised when using read-modify-write instructions, since the data read corresponds to the pin level if the DDR is an input (zero) and corresponds to the latched output data when the DDR is an output (one).

(a) Output Modes PA7 40 (CMOS Loads) P87 32 10 = HFE - 16 PA6 39 PB6 31 าล PA5 PB5 30 (1 TTL Load) PA4 37 PB4 29 1.0 mA PA3 36 1.6 mA PB3 28 2N6386 (Typical) PA2 35 PB2 27 PAI 34 PB1 26 Port A, bit 7 and bit 4 programmed as output. Bit 7 driving CMOS loads and bit 4 driving one TTL load directly using CMOS output op-PAO 33 PB0 25 Port B, bit 5 programmed as output, driving Darlington-base directly. PC7 16 PC6 15 PRE 31 PC5 14 P85 30 PC4 13 PRA 29 РС3 12 PR3 28 CMOS Inverter PC2 11 27 MC14049/14069 PB2 (Typical) PC1 10 PB1 26 PC0 9 PB0 25 - 10 mA Port B, bit 0 and bit 1 programmed as output, driving Port C, bits 0-3 programmed as output, driving CMOS LEDs directly. loads, using external pullup resistors (required if Port C is open-drain). (b) Input Modes 32 PB7 31 PB6 39 PAG 30 PB5 PA5 SN74LS04 or MC14069 29 PB4 37 PA4 (Typical) SN74LS04 (Typical) PB4 28 36 PA3 27 PB2 35 PB1 26 PA1 34 PB0 33 PA0 CMOS or TTL driving Port B directly. TTL driving Port A directly 24 PD0/AN0 PC7 16 PD1/AN1 MC14069 ΔN1-23 15 PC6 (Typical) AN2-PD2/AN2 22 14 PC5 PD3/AN3 21 13 PC4 ΩV 20 VRL 12 РС3 + 5 V 19 VRH 11 PC2 18 PD6/INT2 SN74LS04 10 17

FIGURE 21 - TYPICAL PORT CONNECTIONS

MC14069

CMOS digital input.

Port D used as 4-channel A/D input with bit 7 used as

(Typical)

CMOS and TTL driving Port C directly.

ANALOG-TO-DIGITAL COUVERTER

The EF6805R2 has an 8-bit analog-to-digital (A/D) converter implemented on the chip using a successive approximation technique, as shown in Figure 22. Up to four external analog inputs, via port D, are connected to the A/D through a multiplexer. Four internal analog channels may be selected for calibration purposes (VRH-VRI).

V_{RH}-V_{RL}/2, V_{RH}-V_{RL}/4, and V_{RL}). The accuracy of these internal channels will not necessarily meet the accuracy specifications of the external channels.

The multiplexer selection is controlled by the A/D control register (ACR) bits 0, 1, and 2; see Table 1. This register is cleared during any reset condition.





FIGURE 22 - A/D BLOCK DIAGRAM

A/D	Control Re	gister	Input Selected	A/D	Output (F	lex)
ACR2	ACR1	ACR0	input Selected	Min	Тур	Max
0	0	0	AN0			
0	0	1	AN1		1	ĺ
0	1	0	AN2		i	
0	1	1	AN3			
1	0	0	V _{RH} *	FE	FF	FF
1	0	1	V _{RL} *	00	00	01
1	1	0	VRH/4*	3F	40	41
1	1	1	V _{RH/2} *	7F	80	81

^{*}Internal (Calibration) levels

MISCELLANEOUS REGISTER (MR)




MR7 Bit 7 – INT2 Interrupt Request Bit: Set when falling edge detected on INT2 pin, must be cleared by software. Cleared to 0 by Reset

MR6 Bit 6 – INT2 Interrupt Mask Bit: 1 = INT2 Interrupt
masked (disabled). Set to 1 by Reset.

MR Bits 5, 4, 3, 2, 1, 0 - Read as "1s" - unused bits.

TABLE 1 - A/D INPUT MUX SELECTION



Whenever the ACR is written, the conversion in progress is aborted, the conversion complete flag (ACR bit 7) is cleared, and the selected input is sampled for five machine cycles and held internally. During these five cycles, the

analog input will appear approximately like a 25 picofarad (maximum) capacitor (plus approximately 10 pF for packaging) charging through a 2.6 kiloohm resistor (typical). Refer to Figure 23.




FIGURE 23 - EFFECTIVE ANALOG INPUT IMPEDANCE (DURING SAMPLING ONLY)

The converter operates continuously using 30 machine cycles to complete a conversion of the sampled analog input. When the conversion is complete, the digitized sample of digital value is placed in the A/D result register (ARR), the conversion complete flag is set, the selected input is sampled again, and a new conversion is started.

The A/D is ratiometric. Two reference voltages (V_{RH} and V_{RL}) are supplied to the converter via port D pins. An input voltage equal to V_{RH} converts to \$FF (full scale) and an input voltage equal to V_{RL} converts to \$00. An input voltage greater than V_{RH} converts to SFF and no overflow indication is provided. Similarly, an input voltage less than V_{RL} , but greater than V_{SC} converts to \$00. Maximum and minimum ratings must not be exceeded. For ratiometric conversion, the source of each analog input should use V_{RH} as the supply voltage and be refe

renced to VRL. To maintain the full accuracy on the A/D, VRH should be equal to or less than VDD, VRL should be equal to or greater than VSS but less than the maximum specification and (VRH-VRL) should be equal to or greater than 4 volts.

The A/D has a built-in 1/2 LSB offset intended to reduce the magnitude of the quantizing error to \pm 1/2 LSB, rather than \pm 0, — 1 LSB with no offset. This implies that, ignoring errors, the transition point from \$00 to \$01 occurs at 1/2 LSB above VRL. Similarly, the transition from \$FE to \$FF occurs 1 1/2 LSB below VRH, ideally. Refer to Figure 24 and 25.

On release of reset, the A/D control register (ACR) is cleared therefore after reset, channel zero will be selected and the conversion complete flag will be clear.




FIGURE 24 - IDEAL CONVERTER TRANSFER CHARACTERISTIC




FIGURE 25 - TYPES OF CONVERSION ERRORS

BIT MANIPULATION

The EF6805R2 as the ability to set or clear any single RAM or I/O bit (except the data direction registers) with a single instruction (BSET, BCLR) (see Caution below). Any bit in page zero can be tested using the BRSET and BRCLR instructions and the program branches as a result of its state. The carry bit equals the value of the bit references by BRSET or BRCLR. The capability to working with any bit in RAM, ROM, or I/O allows the user to have individual flags in RAM or to handle single I/O bits as control lines.

CAUTION

The corresponding data direction registers for ports A, B, and C are write-only registers (locations \$004, \$005, and \$006). A read operation on these registers is undefined. Since BSET

and BCLR are read-modify-write functions, they cannot be used to set a data direction register bit (all "unaffected" bits would be set). It is recommended that all data direction register bits in a port be written using a single-store instruction.

The coding examples shown in Figure 26 illustrate the usefulness of the bit manipulation and test instruction. Assume that the microcomputer is to communicate with an external serial device. The external device has a data ready signal, a data output line, and a clock line to clock data one bit at a time, least significant bit first out,of the device. The microcomputer waits until the data is ready, clocks the external device, picks up the data in the carry flag, clears the clock line, and finally accumulates the data bit in a random-access memory location



FIGURE 26 - BIT MANIPULATION EXAMPLE

ADDRESSING MODES

The EF6805R2 MCU has ten addressing modes available for use by the programmer. They are explained briefly in the following paragraphs. For additional details and graphical illustrations, refer to the EF6805 Family Users Manual.

The term "effective address" (EA) is used in describing the addressing modes. EA is defined as the address from which the argument for an instruction is fetched or stored.

IMMEDIATE — In the immediate addressing mode, the operand is contained in the byte immediately following the opcode. The immediate addressing mode is used to access constants which do not change during program execution (e.g., a constant used to initialize a loop counter).

DIRECT — In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single 2-byte instruction. This address area includes all on-chip RAM and I/O registers and 128 bytes of ROM. Direct addressing is an effective use of both memory and time.

EXTENDED — In the extended addressing mode, the effective address of the argument is contained in the two bytes following the opcode. Instructions with extended addressing mode are capable of referencing arguments anywhere in memory with a single 3-byte instruction. When using the assembler, the user need not specify whether an instruction uses direct or extended addressing. The assembler automatically selects the shortest form of the instruction.

RELATIVE — The relative addressing mode is only used in branch instructions. In relative addressing, the contents of the 8-bit signed byte following the opcode (the offset) is added to the PC if, and only if, the branch condition is true. Otherwise, control proceeds to the next instruction. The span of relative addressing is from —126 to +129 from the opcode address. The programmer need not worry about calculating the correct offset if he uses the assembler, since it calculates the proper offset and checks to see if it is within the span of the branch.

INDEXED, NO OFFSET — In the indexed, no offset addressing mode, the effective address of the argument is contained in the 8-bit index register. Thus, this addressing mode can access the first 256 memory locations. These in structions are only one byte long. This mode is often used to move a pointer through a table or to hold the address of a frequently referenced RAM or I/O location.

INDEXED, 8-BIT OFFSET — In the indexed, 8-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the unsigned byte following the opcode. This addressing mode is useful in selecting the kth element in an n element table. With this 2-byte instruction, k would typically be in X with the address of the beginning of the table in the instruction. As such, tables may begin anywhere within the first 256 addressable locations and could extend as far as location 510 (§1FE is the last location at which the instruction may begin).

INDEXED, 16-BIT OFFSET — In the indexed, 16-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the two unsigned bytes following the opcode. This addressing mode can be used in a manner similar to indexed, 8-bit offset except that this 3-byte instruction allows tables to be anywhere in memory. As with direct and extended, the assembler determines the shortest form of indexed addressing.

BIT SET/CLEAR — In the bit set/clear addressing mode, the bit to be set or cleared is part of the opcode, and the byte following the opcode specifies the direct address of the byte in which the specified bit is to be set or cleared. Thus, any read/write bit in the first 256 locations of memory, including I/O, can be selectively set or cleared with a single 2-byte instruction.

CAUTION

The corresponding DDRs for ports A, B, and C are write-only registers (registers at \$004, \$005, \$006). A read operation on these registers is undefined. Since

BSET and BCLR are read-modify-write in function, they cannot be used to set or clear a single DDR bit (all "unaffected" bits would be set). It is recommended that all DDR bits in a port be must written using a single-store instruction.

BIT TEST AND BRANCH — The bit test and branch addressing mode is a combination of direct addressing and relative addressing. The bit which is to be tested and condition (set or clear) is included in the opcode, and the address of the byte to be tested is in the single byte immediately following the opcode byte. The signed relative 8-bit offset in the third byte is added to the PC if the specified bit is set or cleared in the specified memory location. This single 3-byte instruction allows the program to branch based on the condition of any readable bit in the first 256 locations of memory. The span of branching is from — 125 to + 130 from the opcode address. The state of the tested bit is also transferred to the carry bit of the condition code registers.

CAUTION

The corresponding DDRs for ports A, B, and C are write-only registers (registers at \$004, \$005, \$006). A read operation on these registers is undefined. Since BSET and BCLR are read-modify-write in function, they cannot be used to set or clear a single DDR bit (all "unaffected" bits would be set). It is recommended that all DDR bits in a port be must written using a single-store instruction.

INHERENT — In the inherent addressing mode, all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index register or accumulator, as well as control instructions with no other arguments, are included in this mode. These instructions are one byte long.

INSTRUCTION SET

The EF6805R2 MCU has a set of 59 basic instructions, which when combined with the 10 addressing modes produce 207 usable opcodes. They can be divided into five different types: register/memory, read-modify-write, branch, bit manipulation, and control. The following paragraphs

briefly explain each type. All the instructions within a given type are presented in individual tables.

REGISTER/MEMORY INSTRUCTIONS — Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to Table 1.

READ-MODIFY-WRITE INSTRUCTIONS — These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register; see Caution under Input/Output section. The test for negative or zero (TST) instruction is included in the read-modify-write instruction though it does not perform the write. Refer to Table 2.

BRANCH INSTRUCTIONS — The branch instructions cause a branch from the program when a certain condition is met. Refer to Table 3.

BIT MANIPULATION INSTRUCTIONS — The instructions are used on any bit in the first 256 bytes of the memory; One group either sets or clears. The other group performs the bit test and branch operations. Refer to Table 4.

CAUTION

The corresponding DDRs for ports A, B, and C are write-only registers (registers at \$004, \$005, \$006). A read operation on these registers is undefined. Since BSET and BCLR are read-modify-write in function, they cannot be used to set or clear a single DDR bit (all "unaffected" bits would be set). It is recommended that all DDR bits in a port be must written using a single-store instruction.

CONTROL INSTRUCTION — The control instructions control the MCU operations during program execution. Refer to Table 5.

ALPHABETICAL LISTING — The complete instruction set is given in alphabetical order in Table 6.

OPCODE MAP — Table 8 is an opcode map for the instruction used on the MCU.

TARLE 1 - REGISTED/MEMORY INSTRUCTIONS

				TA	BLE 1	- RE	GISTER	/MEM	ORY I	NSTRU	CTION	S							
									A	ddressin	g Mode	es							
			Immed	liate		Direc	et		Extend	led	(1	Index No Off		(8	Index		(10	Index 6 Bit O	
Function	Mnemonic	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	OP Code	# Bytes	# Cycles
Load A from Memory	LDA	A6	2	2	В6	2	4	C6	3	5	F6	1	4	E6	2	5	D6	3	6
Load X from Memory	LDX	AE	2	2	BE	2	4	CE	3	5	FE	1	4	EE	2	5	DE	3	6
Store A in Memory	STA	-	-		B7	2	5	C7	3	6	F7	1	5	E7	2	6	D7	3	7
Store X in Memory	STX	-	-	_	BF	2	5	CF	3	6	FF	1	5	EF	2	6	DF	3	7
Add Memory to A	ADD	AB	2	2	ВВ	2	4	СВ	3	5	FB	1	4	EB	2	5	DB	3	6
Add Memory and Carry to A	ADC	А9	2	2	В9	2	4	С9	3	5	F9	1	4	£9	2	5	D9	3	6
Subtract Memory	SUB	A0	2	2	В0	2	4	CO	3	5	FO	1	4	EO	2	5	DO	3	6
Subtract Memory from A with Borrow	SBC	A2	2	2	В2	2	4	C2	3	5	F2	1	4	E2	2	5	D2	3	6
AND Memory to A	AND	A4	2	2	B4	2	4	C4	3	. 5	F4	1	4	E4	2	5	D4	3	. 6
OR Memory with A	ORA	AA	2	2	BA	2	4	CA	3	5	FA	1	4	EA	2	5	DA	3	6
Exclusive OR Memory with A	EOR	A8	2	2	В8	2	4	C8	3	5	F8	1	4	E8	2	5	D8	3	6
Arithmetic Compare A with Memory	СМР	Α1	2	2	В1	2	4	C1	3	5	F1	1	4	E1	2	5	D1	3	6
Arithmetic Compare X with Memory	СРХ	А3	2	2	В3	2	4	С3	3	5	F3	1	4	E3	2	5	D3	3	6
Bit Test Memory with A (Logical Compare)	BIT	A5	2	2	85	2	4	C5	3	5	F5	1	4	E5	2	5	D5	3	6
Jump Unconditional	JMP	_	-	_	BC	2	3	СС	3	4	FC	1	3	EC	2	4	DC	3	5
Jump to Subroutine	JSR	_	-	-	8D	2	7	CD	3	8	FD	1	7	ED	2	8	DD	3	9

TABLE 2 - READ-MODIFY-WRITE INSTRUCTIONS

EF6805R2

								Addr	essing	Modes						
		1	nheren	t (A)	li	nheren	t (X)		Direc	ct	(Index		(8	Index	
Function	Mnemonic	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Increment	INC	4C	1	4	5C	1	4	3C	2	6	7C	1	6	6C	2	7
Decrement	DEC	4A	1	4	5A	1	4	3A	2	6	7A	1	6	6A	2	7
Clear	CLR	4F	1	4	5F	1	4	3F	2	6	7F	1	6	6F	2	7
Complement	COM	43	1	4	53	1	4	33	2	6	73	1	6	63	2	7
Negate (2's Complement)	NEG	40	1	4	50	1	4	30	2	6	70	1	6	60	2	7
Rotate Left Thru Carry	ROL	49	1	4	59	1	4	39	2	6	79	1	6	69	2	7
Rotate Right Thru Carry	ROR	46	1	4	56	1	4	36	2	6	76	1	6	66	2	7
Logical Shift Left	LSL	48	1	4	58	1	4	38	2	6	78	1	6	68	2	7
Logical Shift Right	LSR	44	1	4	54	1	4	34	2	6	74	1	6	64	2	7
Arithmetic Shift Right	ASR	47	1	4	57	1	4	37	2	6	77	1	6	67	2	7
Test for Negative or Zero	TST	4D	,	4	5D		4	30	2	6	7D	1	6	6D	2	7

TABLE 3 - BRANCH INSTRUCTIONS

		Relative	Addressi	ng Mode
Function	Mnemonic	Op Code	# Bytes	# Cycles
Branch Always	BRA	20	2	4
Branch Never	BRN	21	2	4
Branch IFF Higher	ВНІ	22	2	4
Branch IFF Lower or Same	BLS	23	2	4
Branch IFF Carry Clear	BCC	24	2	4
(BranchIFFHigher or Same)	(BHS)	24	2	4
Branch IFF Carry Set	BCS	25	2	4
(Branch IFF Lower)	(BLO)	25	2	4
Branch IFF Not Equal	BNE	26	2	4
Branch IFF Equal	BEQ	27	2	4
Branch IFF Half Carry Clear	внсс	28	2	4
Branch IFF Half Carry Set	BHCS	29	2	4
Branch IFF Plus	BPL	2A	2	4
BranchIFF Minus	ВМІ	2B	2	4
Branch IFF Interupt Mask Bit is Clear	вмс	2C	2 .	4
BranchIFFInterrupt Mask Bit is Set	BMS	2D	2	4
BranchIFFInterrupt Line is Low	BIL	2E	2	4
Branch IFF Interrupt Line is High	ВІН	2F	2	4
Branch to Subroutine	BSR	AD	2	8

TABLE 4 - BIT MANIPULATION INSTRUCTIONS

				Addres	sing Mode	S	
		Bit	Set/CI	ear	Bit Te	st and E	ranch
Function	Mnemonic	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Branch IFF Bit n is set	BRSET n (n = 07)	_	_	_	2 • n	3	10
Branch IFF Bit n is clear	BRCLR n (n = 07)	_	_	_	01 + 2 • n	3	10
Set Bit n	BSET n (n = 0 7)	10 + 2 • n	2	7		_	_
Clear bit n	BCLR n (n = 07)	11 + 2 • n	2	7	_	_	_

TABLE 5 - CONTROL INSTRUCTIONS

			Inherent	
		Op	#	#
Function	Mnemonic	Code	Bytes	Cycles
Transfer A to X	TAX	97	1	. 2
Transfer X to A	TXA	9F	1	2
Set Carry Bit	SEC	99	1	2
Clear Carry Bit	CLC	98	1	2
Set Interrupt Mask Bit	SEI	9B	1	2
Clear Interrupt Mask Bit	CLI	9A	1	2
Software Interrupt	SWI	83	1	11
Return from Subroutine	RTS	81	1	6
Return from Interrupt	RTI	80	1	9
Reset Stack Pointer	RSP	9C	1	2
No-Operation	NOP	9D	1	2

TABLE 6 - INSTRUCTION SET

	ſ			A	ddressing	Modes					Co	nd	litic	n C	ode
									Bit	Bit		П			
		l i				Indexed		Indexed	Set/	Test &		1	l	l	ĺ
Mnemonic	Inherent	Immediate	Direct	Extended	Relative	(No Offset)	(8 Bits)	(16 Bits)	Clear	Branch	Н		N	Z	С
ADC		×	х	Х		х	Х	Х			٨	•	٨	^	٨
ADD		X	Х	X		X	Х	Х			٨	•	٨	٨	٨
AND		Х	Х	· X		Х	Х	Х			•	•	٨	٨	•
ASL	Х		X			X	Х				•	•	٨	٨	٨
ASR	X		х			·X	Х				•	•	٨	Λ	٨
BCC					Х						•	•	•	•	•
BCLR				1					Х	1	•	•	•	•	•
BCS					X						•	•	•	•	•
BEQ					X						•	•	•	•	•
внсс					Х						•	•	•	•	•
BHCS				 	X			· · · · · · · · · · · · · · · · · · ·			•	•	•	•	•
BHI				<u> </u>	X						•	•	•	•	•
BHS					X	1					•	•	•	•	•
BIH				 	×			 		 	•	•	•	•	•
BIL				 	X	 		 	 		•	•	•	•	•
BIT		x	X	 x		×	X	X		 	•	•	٨	7	•
BLO	 			 	X	 	 	 	-	 	•	•	•	•	9
BLS				 	X	 		 			•			•	•
BMC					X	-					•	0		0	
BMI				 	X			 		 		•		•	•
BMS				 	\							•	•	•	•
BNE	<u> </u>			}	 x						-	•	-	-	
BPL		-		ļ	X		<u> </u>				_	-	-		
	ļ			 	×	ļ					•	•	•	•	•
BRA BRN					X	-					•	•	•	•	•
BRCLR				 	<u> </u>				<u> </u>	X	•	•	•	•	•
BRSET				ļ					<u> </u>	- x	_	_	-		^
									X	<u> </u>	•	•	•	•	_
BSET					×				^_			•	•	•	•
BSR							ļ				•	•	•	•	•
CLL	X				 										0
CLI	X	L		ļ							•	0		0	
CLR	X		X			X	X				•	•	0	1	•
CMP		Х	X	X	ļ	X	X	X				•	^	٨	1
сом	X		X	<u> </u>		X	X	L		ļ	•	•	٨	٨	1
CPX		X	X	Х	ļ	X	X	Х			•	•	٨	٨	^
DEC	X		X			Х	Х				•	•	٨	٨	
EOR		X	Х	Х		Х	Х	Х			•	•	^	^	•
INC	Х		Х			X	Х				•	•	٨	٨	•
JMP			Х	X,		Х	Х	Х			•	•	•	•	•
JSR			Х	Х		X	Х	Х			•	•	•	•	•
LDA		Х	Х	Х		Х	Х	Х			•	•	٨	٨	•
LDX		Х	Х	X		Х	Х	Х			•		٨	٨	•
LSL	X		Х			X	X				•	•	٨	٨	٨
LSR	Х		Х			X	Х				•	•	0	٨	٨
NEQ	х		Х			Х	×				•	•	٨	٨	٨
NOP	X										•	•	•	•	
ORA		Х	Х	X		X	X	X	Ī		•		^	٨	•
ROL	X		X			X	×					•	^	٨	٨
RSP	X	1		<u> </u>							•	•	•	•	•

Condition Code Symbols:

H Half Carry (From Bit 3)

I Interrupt Mask

N Negative (Sign Bit)

Z Zero

C Carry/Borrow
Λ Test and Set if True, Cleared Otherwise

Not Affected

TABLE 6 - INSTRUCTION SET (CONTINUED)

				Ad	ddressing	Modes					C	nd	itio	n C	ode
Mnemonic	Inherent	Immediate	Direct	Extended	Relative	Indexed (No Offset)		Indexed (16 Bits)		Bit Test & Branch	н		N	z	С
RTI	X										?	?	?	?	?
RTS	Х										•	•	•	•	•
SBC		X	X	. Х		×	×	X			•	•	٨	Λ	٨
SEC	х								†		•	•	•	•	1
SEI	×										•	1	•	•	•
STA			Х	X		×	×	X			•	•	٨	^	•
STX			×	X		×	×	Х			•	•	$\overline{}$	^	•
SUB		×	Х	Х		×	X	Х			•	•	1	^	^
SWI	X								1	<u> </u>	•	1	•	•	•
TAX	×										•	•	•	•	•
TST	X		×			×	×				•	•	1	$\overline{}$	•
TXA	Х										•	•	•	•	•

Condition Code Symbols:

- H Half Carry (From Bit 3)
- I Interrupt Mask
- N Negative (Sign Bit) Z Zero

- C Carry/Borrow
- A Test and Set if True, Cleared Otherwise
- Not Affected
- ? Load CC Register From Stack

EF6805 HMOS FAMILY


Features	EF6805CT	E F6805P2	E F6805P4	E F6805P6	E F6805R2	E F6805 R3	E F6805T2	E F6805U2	E F6805U3	EF6805TV
Technology	HMOS	HMOS	HMOS	HMOS	HMOS	HMOS	HMOS	HMOS	HMOS	HMOS
Number of Pins	40	28	28	28	40	40	28	40	40	40
On-Chip RAM (Bytes)	240	64	112	64	64	112	64	64	112	96
On-Chip User ROM (Bytes)	4096	1100	1100	1796	2048	3776	2508	2048	3776	6144
External Bus	Yes	None	None	None	None	None	None	None	None	None
Bidirectional I/O Lines	29	20	20	20	24	24	19	24	24	32
Unidirectional I/O Lines	None	None	None	None	6 Inputs	6 Inputs	None	8 Inputs	8 Inputs	None
Other I/O Features	Timer,UART	Timer	Timer	Timer	Timer,A/D	Timer,A/D	Timer, PLL	Timer	Timer	Timer,D/A
External Interrupt Inputs	3	1	1	1	2	2	2	2	2	1
STOP and WAIT	No	No	No	No	No -	No	No	No	No	No

TABLE 7 - 6805 HMOS FAMILY INSTRUCTION SET OPCODE MAP

		ipulation	Branch			ad-Modify-V	Vrite		Cor					r/Memory			
	BTB	BSC	REL	DIR	INH	INH	IX1	IX.	INH	INH	IM:A	DIR	EXT	IX2 D	IX1	IX.	
§/ E	, ,	0001	0010	6011	0100	0101	0110	0111	1000	9 1001	1010	1011	1100	1101	1110	1111	Hi Low
, ,	BRSETO 3 BTB	BSETO BSC	BRA REL	NEG DIR	NEG INH	NEG INH	NEG IX1	NEG IX	9 RTI 1 INH		SUB SUB	SUB DIR	SUB S EXT	5 SUB	SUB IX1	SUB	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
1 0001	BRCLRO 3 BTB	BCLRO BSC	BRN REL						RTS		2 CMP 2 IMM	CMP 2 DIR	5 CMP 3 EXT	6 CMP	5 CMP	CMP IX	1 0001
2	BRSET1	BSET1 BSC	4 BHI 2 REL								SBC 1MM	SBC DIR	SBC EXT	SBC IX2	SBC IX1	SBC	2 0010
3	BRCLR1 3 BTB	BCLR1 BSC	BLS REL	COM DIR	COMA	COMX	COM 1X1	COM	SWI		CPX 2 IMM	CPX 2 DIR	5 CPX 3 EXT	6 CPX 3 IX2	5 CPX	CPX IX	3 0011
4 0100	BRSET2 3 BTB	BSET2 BSC	BCC PEL	LSR 2 DTR	LSRA 1 INH	LSRX 1 INH	LSR	LSR /			AND 2 IMM	AND 2 DIR	S AND	AND 3 IX2	S AND	AND IX	4 0100
5 0101	BRCLR2 3 BTB	BCLR2 BSC	BCS REL				_				BIT 1MM	BIT DIR	5 BIT 3 EXT	6 BIT 3 IX2	5 BIT 2 IXT	BIT IX	5 0101
6 0110	BRSET3 3 BTB	BSET3 2 BSC	BNE REL	ROR 2 DIR	RORA	RORX	ROR IX1	ROR IX			LDA	LDA DIR	LDA 3 EXT	6 LDA 3 IX2	LDA IX1	LDA IX	6 0110
7 0111	BRCLR3 3 BTB	BCLR3 2 BSC	BEQ REL	ASR 2 DIR	ASRA	ASRX 1 INH	ASR IX1	ASR		Z TAX 1 INH		STA 2 DIR	STA 3 EXT	STA	STA IX1	STA IX	7 0111
1000	BRSET4 3 BTB	BSET4 2 BSC	BHCC REL	LSL 2 DIR	LSLA	LSLX	LSL	LSL		CLC INH	EOR 1MM	4 EOR	5 EOR 3 EXT	EOR IX2	5 EOR	EOR IX	8 1000
9 1001	BRCLR4 3 BTB	BCLR4 2 BSC	BHCS REL	ROL 2 DIR	ROLA	ROLX	ROL IX1	ROL IX		SEC INH	2 ADC 2 IMM	ADC 2 DIR	5 ADC 3 EXT	ADC	5 ADC IX1	ADC IX	9
A 1010	BRSET5	BSET5 2 BSC	BPL REL	DEC DIR	DECA	DECX	DEC IX1	DEC :x		CLI 1 INH	ORA 2 IMM	ORA 2 DIR	ORA 3 EXT	ORA 3 IX2	ORA IX1	ORA	A 1010
B 1011	BRCLR5 3 BTB	BCLR5 BSC	BMI REL							SEI 1 INH	2 ADD	ADD DIR	ADD 3 EXT	ADD IX2	ADD IX1	ADD IX	B 1011
C 1100	BRSET6	BSET6 BSC	BMC REL	6 INC 2 DIR	INCA	INCX	7 INC 2 1X1	INC IX		RSP 1 INH		JMP 2 DIR	JMP 3 EXT	JMP 3 IX2	JMP 2 IX1	JMP	C 1100
D 1101	BRCLR6 3 BTB	BCLR6 2 BSC	BMS REL	6 TST 2 DIR	TSTA	TSTX 1 INH	7 TST 2 1x1	TST		NOP 1 INH	BSR 2 REL	JSR 2 DIP	B JSR 3 EXT	JSR 3 IX2	B JSR 2 IX1	JSR	D 1101
E 1110	BRSET7 3 BTB	BSET7 2 BSC	BIL REL								LDX 1MM	LDX 2 DIR	5 LDX 3 EXT	LDX 3 IX2	LDX 2 IX1	LDX	E 1110
,F	BRCLR7	BCLR7	BIH REL	CLR DIR	CLRA	CLRX	CLR IX1	CLR IX		TXA INH		STX 2 DIR	STX 3 EXT	STX	STX	STX	F 1111

Abbreviations for Address Modes


INH	Inherent
IMM	Immediate
DIR	Direct
EXT	Extended
REL	Relative
BSC	Bit Set/Clear
BTB	Bit Test and Branch
IX	Indexed (No Offset)
IX1	Indexed, 1 Byte (8-Bit) Offset
IX2	Indexed, 2 Byte (16-Bit) Offset




LEGEND

EF6805R2


PHYSICAL DIMENSIONS






P SUFFIX PLASTIC PACKAGE

CB-521






ORDERING INFORMATION

The information required when ordering a custom MCU is listed below. The ROM program may be transmitted to THOMSON SEMICONDUCTEURS on EPROM(s) or an FFDOS/MDOS* disk file

To initiate a ROM pattern for the MCU, it is necessary to first contact your local THOMSON SEMICONDUCTEURS representative or distributor.

EPROMs

Two 2716 or one 2732 type EPROMs, programmed with the customer program (positive logic sense for address and data), may be submitted for pattern generation. The EPROM must be clearly marked to indicate which EPROM corresponds to which address space. The recommended marking procedure is illustrated below:



XXX = Customer ID

After the EPROM(s) are marked, they should be placed in conductive IC carriers and securely packed. Do not use styrofoam.

VERIFICATION MEDIA

All original pattern media (EPROMs or floppy disk) are filed for contractual purposes and are not returned. A computer listing of the ROM code will be generated and returned along with a listing verification form. The listing should be thoroughly checked and the verification form completed, signed, and returned to THOMSON SEMICONDUCTEURS. The signed verification form constitutes the

contractual agreement for creation of the customer mask. If desired, THOMSON SEMICONDUCTEURS will program on blank EPROM from the data file used to create the custom mask and aid in the verification process.

ROM VERIFICATION UNITS (RVUs)

Ten MCUs containing the customer's ROM pattern will be sent for program verification. These units will have been made using the custom mask but are for the purpose of ROM verification only. For expediency they are usually unmarked, packaged in ceramic, and tested only at room temperature and 5 volts. These RVUs are included in the mask charge and are not production parts. The RVUs are thus not guaranteed by THOMSON SEMICONDUCTEURS. Quality Assurance, and should be discarded after verification is completed.

FLEXIBLE DISKS

The disk media submitted must be single-sided, EFDOS/MDOS* compatible floppies.

The customer must write the binary file name and company name on the disk with a felt-tip-pen. The minimum EFDOS/MDOS* system files, as well as the absolute binary object file (Filename .LO type of file) from the 6805 cross assembler, must be on the disk. An object file made from a memory dump using the ROLLOUT command is also acceptable. Consider submitting a source listing as well as the following files: filename .LX (DEVI CE/EXORciser loadable format) and filename .SA (ASCII Source Code). These files will of course be kept confidential and are used 1) to speed up the process in-house it any problems arise, and 2) to speed up the user-to-factory interface if the user finds any software errors and needs assistance quickly from THOMSON SEMICONDUCTEURS factory representatives.

EFDOS is THOMSON SEMICONDUCTEURS' Disk Operating System available on development systems such as DEVICE,...

MDOS* is MOTOROLA's Disk Operating System available on development systems such as EXORciser,...

*Requires prior factory approval.

Whenever ordering a custom MCU is required, please contact your local THOMSON SEMICONDUCTEURS representative or THOMSON SEMICONDUCTEURS distributor and/or complete and send the attached "MCU customer ordering sheet" to your local THOMSON SEMICONDUCTEURS representative.

EXORciser is a registered trademark of MOTOROLA Inc.

ORDERING INFORMATION

The table below horizontally sh		Pa	68051 Device ackage le suffix		P V	for paci	cage, o	- Oper	ening le r. temp. ı temper		nd scree	əning
DEVICE		P	ACKA	3E		OF	ER. TE	MP	SC	REENI	NG LEV	EL
DEVICE	С	J	Р	E	FN	F.	V	T	Std	D	G/B	B/B
			•		•	•	•	•	•	•		
EF6805R2												
Examples : EF6805R2P, EF	6805R	2FN, E	F680	R2PV	, EF68	05R2F	NV	-				
Package: C: Ceramic DIL, Oper. temp.: L*: 0°C to + Screening level: Std: (no-6 G/B: NFC 96	70°C, end suf	V: -4	40°C to : NFC	+ 85° 96883	C, T	- 40°C	to + '	105°C,		•	mitted.	

These specifications are subject to change without notice.

Please inquire with our sales offices about the availability of the different products.

ef.DSEF6805R2



ADVANCE INFORMATION

The EF6805R3 Microcomputer Unit (MCU) is a member of the 6805 Family of low-cost single-chip Microcomputers. The 8-bit microcomputer contains a CPU, on-chip CLOCK, ROM, RAM, I/O, 4-channel 8-bit A/D, and TIMER. It is designed for the user who needs an economical microcomputer with the proven capabilities of the 6800-based instruction set. A comparison of the key features of several members of the 6805 Family of Microcomputers is shown at the end of this data sheet. The following are some of the hardware and software highlights of the EF6805R3 MCU.

HARDWARE FEATURES

- A/D Converter
 - 8-Bit Conversion, Monotonic
 - 4 Multiplexed Analog Inputs
- Ratiometric Conversion
- 32 TTL/CMOS Compatible I/O Lines
 24 Bidirectional (8 Lines are LED Compatible)
- 8 Input-Only
- 3776 Bytes of User ROM
- 112 Bytes of RAM
- Self-Check Mode
- Zero-Crossing Detect/Interrupt
- Internal 8-Bit Timer with 7-Bit Software Programmable Prescaler and Clock Source
- 5 V Single Supply

SOFTWARE FEATURES


- 10 Powerful Addressing Modes
- Byte Efficient Instruction Set with True Bit Manipulation, Bit Test, and Branch Instructions
- Single Instruction Memory Examine/Change
- Powerful Indexed Addressing for Tables
- Full Set of Conditional Branches
- Memory Usable as Register/Flags
- Complete Development System Support on DEVICE


USER SELECTABLE OPTIONS

- 8 Bidirectional I/O Lines with TTL or TTL/CMOS Interface Option.
- 8 Bidirectional I/O Lines with TTL or Open-Drain Interface Option
- Crystal or Low-Cost Resistor Oscillator Option
- Low Voltage Inhibit Option
- Vectored Interrupts: Timer, Software, and External
- User Callable Self-Check Subroutines

DEVICE® is THOMSON SEMICONDUCTEURS' development/emulation tool.

HMOS





SEPTEMBER 1986 1/28




FIGURE 1 -- EF6805R3 HMOS MICROCOMPUTER BLOCK DIAGRAM

MAXIMUM RATING

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to + 7.0	V
Input Voltage (Except TIMER in Self-Check Mode and Open-Drain Inputs)	Vin	-0.3 to + 7.0	٧
Input Voltage (Open-Drain Pins, TIMER Pin in Self-Check Mode)	Vin	-0.3 to + 15.0	>
Operating Temperature Range (TL to TH) V suffix T suffix	TA	0 to + 70 -40 to + 85 -40 to + 105	°C
Storage Temperature Range	T _{stg}	-55 to + 150	°C
Junction Temperature Plastic Package PLCC	Tj	150 150	ဇ

This device contains circuitry to protect the inputs against damage due to high static voltages or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \leq |V_{in}$ or $V_{out}| \leq V_{CC}$. Reliability of operation is enhanced if unused inputs except EXTAL are tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{CC}).

THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance Plastic PLCC	θ _{JA}	50 80	°C/W

POWER CONSIDERATIONS

The average chip-junction temperature, T_J, in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \bullet \theta_{J} A) \tag{1}$$

Where:

T_Δ = Ambient Temperature, °C

θ J A ■ Package Thermal Resistance, Junction-to-Ambient, °C/W

PD = PINT + PPORT

PINT = ICC × VCC, Watts - Chip Internal Power

PPORT = Port Power Dissipation, Watts - User Determined

drive Darlington bases or sink LED loads.

An approximate relationship between PD and TJ (if PPORT is neglected) is:

$$P_D = K + (T_{.1} + 273 ^{\circ}C)$$

(2)

Solving equations 1 and 2 for K gives:

$$K = P_D \bullet (T_A + 273 \circ C) + \theta J_A \bullet P_D^2$$

(3)

Where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring PD (at equilibrium) for a known TA. Using this value of K the values of PD and TJ can be obtained by solving equations (1) and (2) iteratively for any value of TA.

ELECTRICAL CHARACTERISTICS (V_{CC} =+ 5.25 Vdc ± 0.5 Vdc, V_{SS} = 0 Vdc, T_A = T_L to T_H Unless Otherwise Noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Input High Voltage RESET (4.75 \leq V _{CC} \leq 5.75) (V _{CC} $<$ 4.75) INT (4.75 \leq V _{CC} \leq 5.75) (V _{CC} $<$ 4.75) All Other (Except Timer)	VIH	4.0 V _{CC} - 0.5 4.0 V _{CC} - 0.5 2.0	- - * *	Vcc Vcc Vcc Vcc Vcc	V
Input High Voltage Timer Timer Mode Self-Check Mode	VIH	2.0 9.0	_ 10.0	V _{CC} + 1.0 15.0	٧
Input Low Voltage RESET INT All Other (Except A/D Inputs)	VIL	V _{SS} V _{SS} V _{SS}	- * -	0.8 1.5 0.8	٧
RESET Hysteresis Voltages (See Figures 10,11 and 12) "Out of Reset" "Into Reset"	VIRES +	2.1 0.8		4.0 2.0	٧
INT Zero Crossing Input Voltage, Through a Capacitor	VINT	2	_	4	V _{ac p-p}
Power Dissipation — (No Port Loading, VCC = 5.75 V) $T_A = 0^{\circ}C$ $T_A = -40^{\circ}C$	PD	_	520 580	740 800	mW
Input Capacitance EXTAL All Other Except Analog Inputs (See Note)	C _{in}		25 10	_	pF
Low Voltage Recover	VLVR	_	_	4.75	٧
Low Voltage Inhibit	VLVI	2.75	3.75	4.70	>
Input Current TIMER (V _{in} = 0.4 V)	lin	_	_	20	μΑ
INT (V _{in} = 2.4 V to V _{CC})		-	20	50	
EXTAL (V _{in} = 2.4 V to V _{CC} - Crystal Option)	}	_	_	10	
(V _{in} = 0.4 V - Crystal Option)		-	-	-1600	
RESET (V _{in} = 0.8 V) - External Capacitor Charging Current		-4.0	-	-40	

NOTE : Port D Analog Inputs, when selected, Cin = 25 pF for the first 5 out of 30 cycles.

^{*}Due to internal biasing this input (when unused) floats to approximately 2.2 V.

SWITCHING CHARACTERISTICS

(VCC =+ 5.25 Vdc \pm 0.5 Vdc, VSS = 0 Vdc, TA = TL to TH Unless Otherwise Noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Oscillator Frequency	fosc	0.4	_	4.2	MHz
Cycle Time (4/f _{OSC})	t _{cyc}	0.95	_	10	μs
INT, INT2, and TIMER Pulse Width (See Interrupt Section)	tWL, tWH	t _{cyc} + 250	_	_	ns
RESET Pulse Width	tRWL	t _{cyc} + 250		_	ns
INT Zero-Crossing Detection Input Frequency	fINT	0.03	-	1	kHz
External Clock Input Duty Cycle (EXTAL)	_	40	50	60	%
Crystal Oscillator Start-Up Time *		_	_	100	ms

^{*} See Figure 16 for typical crystal parameters

A/D CONVERTER CHARACTERISTICS (V_{CC} =+ 5.25 Vdc ± 0.5 Vdc, V_{SS} = 0 Vdc, T_A = T_L to T_H Unless Otherwise Noted)

				- 0.0 1 40, 13,	5 Tab, A L to A Times of the Market
Characteristic	Min	Тур	Max	Unit	Comments
Resolution	8	8	8	Bits	
Non-Linearity	-	-	± 1/2	LSB	For V_{RH} = 4.0 to 5.0 V and V_{RL} = 0 V
Quantizing Error	-	-	± 1/2	LSB	
Conversion Range	VRL	-	VRH	V	
VRH		-	Vcc	V	A/D accuracy may decrease proportionately as
V _{RL}	VSS	-	0.2	V	VRH is reduced below 4.0 V. The sum of VRH and VRL must not exceed VCC
Conversion Time	30	30	30	tcyc	Includes sampling time
Monotonicity	Ini	herent (v	vithin total	error)	
Zero Input Reading	00	00	01	hexadecimal	V _{in} = 0
Ratiometric Reading	FE	FF	FF	hexadecimal	V _{in} =V _{RH}
Sample Time	5	5	5	tcyc	
Sample/Hold Capacitance, Input		-	25	pF	
Analog Input Voltage	V _{RL}	-	VRH	٧	Negative transients on any analog lines (Pins 19-24) are not allowed at any time during conversion

$\textbf{PORT ELECTRICAL CHARACTERISTICS} \ \ (V_{CC} = +5.25 \ \text{Vdc} \pm 0.5 \ \text{Vdc}, \ V_{SS} = 0 \ \text{Vdc}, \ T_A = T_L \ \text{to} \ T_H \ \text{Unless Otherwise Noted})$

Characteristic	Symbol	Min	Тур	Max	Unit						
Port A with CMOS Drive Enabled											
Output Low Voltage (I _{Load} = 1.6 mA)	V _{OL}	-	_	0.4	٧						
Output High Voltage	V _{OH}	+		1	V						
$I_{Load} = -100 \mu A$	1	2.4		-							
I _{Load} = -10 μA		V _{CC} - 1.0	_	-							
Input High Voltage (I _{Load} = -300 μA max.)	VIH	2.0	_	Vcc	V						
Input Low Voltage (I _{Load} = -500 µs max.)	VIL	V _{SS}		0.8	V						
High Z State Input Current (V _{in} = 2.0 V to V _{CC})	liн .		_	-300	μΑ						
High Z State Input Current (Vin= 0.4 V)	ЧL	- 1	_	-500	μΑ						
	Port B				L						
Output Low Voltage	VoL				V						
!Load = 3.2 mA	l	1 - 1	-	0.4	l						
I _{Load} = 10 mA (Sink)		- 1	_	1.0							
Output High Voltage I _{Load} = -200 μA	Voн	2.4	_	T -	V						
Darlington Current Drive (Source) VO= 1.5 V	ГОН	-1.0		-10	mA						
Input High Voltage	VIH	2.0	_	Vcc	V						
Input Low Voltage	VIL	VSS	_	0.8	V						
High Z State Input Current	ITSI		<2	10	μА						

PORT ELECTRICAL CHARACTERISTICS (Cont'd)

Port C and Port A w	ith CMOS Drive Dis	abled			
Output Low Voltage I Load = 1.6 mA	VoL	_	_	0.4	V
Output High Voltage I _{Load} = -100 μA	Voн	2.4	_	_	V
Input High Voltage	ViH	2.0	-	VCC	V
Input Low Voltage	VIL	V _{SS}		0.8	V
High Z State Input Current	^I TSI	T -	<2	10	μs
Port C (Ope	en-Drain Option)		I		
Input High Voltage	ViH	2.0	_	13.0	V
Input Low Voltage	VIL	VSS	_	0.8	V
Input Leakage Current	ILOD	_	<3	15	μА
Output Low Voltage I _{Load} = 1.6 mA	V _{OL}	-	 	0.4	V
Port D (Dig	ital Inputs Only)				
Input High Voltage	VIH	2.0	T -	Vcc	V
Input Low Voltage	VIL	VSS		0.8	V
Input Current *	lin	T -	<1	5	μА

*PD4/V_{RL} -PD5/V_{RH}: The A/D conversion resistor (15 kΩ typical) is connected internally between these two lines, impacting their use as digital inputs in some applications.




FIGURE 2 -- TTL EQUIVALENT TEST LOAD
(PORT B)




FIGURE 4 – TTL EQUIVALENT TEST LOAD

(PORTS A AND C)




FIGURE 3 -- CMOS EQUIVALENT TEST LOAD
(PORT A)




FIGURE 5 – OPEN - DRAIN EQUIVALENT TEST LOAD
(PORT C)

SIGNAL DESCRIPTION

The input and output signals for the MCU, shown in Figure 1, are described in the following paragraphs.

 v_{CC} AND v_{SS} — Power is supplied to the MCU using these two pins. v_{CC} is power and v_{SS} is the ground connection.

INT — This pin provides the capability for asynchronously applying an external interrupt to the MCU. Refer to Interrupts Section for additional information. XTAL AND EXTAL — These pins provide control input for the on-chip clock oscillator circuit. A crystal, a resistor, or an external signal, depending on user selectable manufacturing mask option, can be connected to these pins to provide a system clock with various degrees of stability/cost tradeoffs. Lead length and stray capacitance on these two pins should be minimized. Refer to Internal Clock Generator Options Section for recommendations about these inputs.

NOTE: Pin 7 in DIL package/Pin 8 in PLCC package is connected to internal protection.

TIMER — The pin allows an external input to be used to control the internal timer circuitry and also to initiate the self test program. Refer to Timer Section for additional information about the timer circuitry.

RESET — This pin allows resetting of the MCU at times other than the automatic resetting capability already in the MCU. The MCU can be reset by pulling RESET low. Refer to Resets Section for additional information.


INPUT/OUTPUT LINES (PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD7) — These 32 lines are arranged into four 8-bit ports (A, B, C, and D). Ports A, B, and C are programmable as either inputs or outputs under software control of the data direction registers (DDRs). Port D has up to four analog inputs, plus two voltage reference inputs when the A/D converter is used (PD5/V_{RH}, PD4/V_{RL}), and an INT2 input, and from one to eight digital inputs. If any analog input is used, then the voltage reference pins (PD5/V_{RH}, PD4/V_{RL}) must be used in the analog mode. The two analog reference inputs are tied together internally with a resistor, therefore, if they are both used as digital inputs problems may occur. Refer to Input/Output Section, A/D Converter Section, and Interrupts Section for additional information.

MEMORY – The MCU is capable of addressing 4096 bytes of memory and I/O registers with its program coun-

ter. The EF6805R3 MCU has implemented 4092 of these bytes. This consists of: 3776 user ROM bytes, 192 self-check ROM bytes, 112 user RAM bytes, 7 port I/O bytes, 2 timer registers, 2 A/D registers, and a miscellaneous register; see Figure 6 for the Address map. The user ROM has been split into two areas. The main user ROM area is from \$080 to \$F37. The last 8 user ROM locations at the bottom of memory are for the interrupt vectors.


The MCU reserves the first 16 memory locations for I/O features, of which 12 have been implemented. These locations are used for the ports, the port DDRs, the timer, the $\overline{\rm INT2}$ miscellaneous register, and the A/D. Of the 112 RAM bytes, 31 bytes are shared with the stack area. The stack must be used with care when data shares the stack area.

The shared stack area is used during the processing of an interrupt or subroutine calls to save the contents of the CPU state. The register contents are pushed onto the stack in the order shown in Figure 7. Since the stack pointer decrements during pushes, the low order byte (PCL) of the program counter is stacked first, then the high order four bits (PCH) are stacked. This ensures that the program counter is loaded correctly during pulls from the stack since the stack pointer increments when it pulls data from the stack. A subroutine call results in only the program counter (PCL, PCH) contents being pushed onto the stack; the remaining CPU registers are not pushed.



*Caution: Data direction registers (DDRs) are write-only; they read as \$FF.

FIGURE 6 - EF6805R3 MCU ADDRESS MAP



^{*}For subroutine calls, only PCH and PCL are stacked

FIGURE 7 -- INTERRUPT STACKING ORDER

CENTRAL PROCESSING UNIT

The CPU of the EF6805 Family is implemented independently from the I/O or memory configuration. Consequently, it can be treated as an independent central processor communicating with I/O and memory via internal address, data, and control buses.

REGISTERS

The 6805 Family CPU has five registers available to the programmer. They are shown in Figure 8 and are explained in the following paragraphs.

ACCUMULATOR (A) — The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.

INDEX REGISTER (X) — The index register is an 8-bit register used for the indexed addressing mode. It contains an 8-bit value that may be added to an instruction value to create an effective address. The index register can also be used for data manipulations using the read-modify-write instructions. The Index Register may also be used as a temporary storage area.




FIGURE 8 - PROGRAMMING MODEL

PROGRAM COUNTER (PC) — The program counter is a 12-bit register that contains the address of the next instruction to be executed.

STACK POINTER (SP) — The stack pointer is a 12-bit register that contains the address of the next free location on the stack. During an MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set to location \$07F.

The stack pointer is then decremented as data is pushed onto the stack and incremented as data is then pulled from the stack. The seven most significant bits of the stack pointer are permanently set to 0000011. Subroutines and interrupts may be nested down to location \$061 (31 bytes maximum) which allows the programmer to use up to 15 levels of subroutine calls (less if interrupts are allowed).

CONDITION CODE REGISTER. (CC) — The condition code register is a 5-bit register in which four bits are used to indicate the results of the instruction just executed. These bits can be individually tested by a program and specific action taken as a result of their state. Each bit is explained in the following paragraphs.

Half Carry (H) — Set during ADD and ADC operations to indicate that a carry occurred between bits 3 and 4.

Interrupt (I) — When this bit is set, the timer and external interrupts ($\overline{\text{INT}}$ and $\overline{\text{INT}}$) are masked (disabled). If an interrupt occurs while this bit is set, the interrupt is latched and is processed as soon as the interrupt bit is cleared.

Negative (N) — When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was negative (bit 7 in the result is a logical "1").

Zero (Z) — When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was zero.

Carry/Borrow (C) — When set, this bit indicates that a carry or borrow out of the Arithmetic Logic Unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions plus shifts and rotates

TIMER

The timer circuitry for the EF6805R3 is shown in Figure 10. The timer contains a single 8-bit software programmable counter with a 7-bit software selectable prescaler. The counter may be preset under program control and decrements toward zero. When the counter decrements to zero, the timer interrupt request bit, i.e., bit 7 of the timer control register (TCR), is set. Then if the timer interrupt is not masked, i.e., bit 6 of the TCR and the l bit in the condition code register are both cleared, the processor receives an interrupt. After completion of the current instruction, the processor proceeds to store the appropriate registers on the stack, and then fetches the timer interrupt vector from locations \$FF8 and \$FF9 in order to begin servicing the interrupt.

The counter continues to count after it reaches zero, allowing the software to determine the number of internal or external input clocks since the timer interrupt request bit was set. The counter may be read at any time by the processor without disturbing the count. The contents of the counter become stable prior to the read portion of a cycle and do not change during the read. The timer interrupt request bit remains set until cleared by the software. If a write occurs before the timer interrupt is serviced, the interrupt is lost. TCR7 may also be used as a scanned status bit in a non-interrupt mode of operation (TCR6 = 1).

The prescaler is a 7-bit divider which is used to extend the maximum length of the timer. Bit 0, bit 1, and bit 2 of the TCR are programmed to choose the appropriate prescaler output which is used as the counter input. The processor cannot write into or read from the prescaler; however, its contents are cleared to all zeros by the write operation into TCR when bit 3 of the written data equals one, which allows for truncation-free counting.

The timer input can be configured for three different operating modes, plus a disable mode, depending on the value written to the TCR4 and TCR5 control bits. For further information see Figure 9.

Timer Input Mode 1 — If TCR5 and TCR4 are both programmed to a zero, the input to the timer is from an internal clock and the external TIMER input is disabled. The internal clock mode can be used for periodic interrupt generation, as well as a reference in frequency and event

measurement. The internal clock is the instruction cycle clock

Timer Input Mode 2 — With TCR5 = 0 and TCR4 = 1, the internal clock and the TIMER input pin are ANDed to form the timer input signal. This mode can be used to measure external pulse widths. The external timer input pulse simply turns on the internal clock for the duration of the pulse widths.

Timer Input Mode 3 – If TCR5 = 1 and TCR4 = 0, then all inputs to the timer are disabled.

Timer Input Mode 4 — If TCR5 = 1 and TCR4 = 1, the internal clock input to the timer is disabled and the TIMER input pin becomes the input to the timer. The external TIMER pin can, in this mode, be used to count external events as well as external frequencies for generating periodic interrupts.

7	6	5	4	3	2	1	0	
TCR7	TCR6	TCR5	TCR4	TCR3*	TCR2	TCR1	TCR0	\$009

^{*}Write only (read as zero).

TCR7 - Timer Interrupt Request Bit:

- 1 Set when TDR goes to zero, or under program control
- 0 Cleared on external Reset, Power-On-Reset, or under Program Control.

TCR6 - Timer Interrupt Mask Bit:

- 1 Timer Interrupt masked (disabled) Set on external Reset, Power-On-Reset, or under Program Control
- 0 Cleared under Program Control.

TCR5 - External or Internal Clock Source Bit:

- External Clock Source. Set on external Reset, Power On-Reset, or under Program Control
- 0 Cleared under Program Control.

TCR4 - External Enable Bit:

- Enable external TIMER pin. Set on external Reset, Power-On-Reset, or under Program Control.
- 0 Cleared under Program Control.

TCR5	TCR4	Result
0	0	Internal clock to timer
0	1	AND of internal clock and TIMER pin to timer
1	0	Input to timer disabled
1	1	TIMER pin to timer

- TCR3 Timer prescaler reset bit : A read of TCR3 always indicates a zero.
 - Set on external Reset, Power-On-Reset or under Program Control.
 - 0 Cleared under Program Control.

TCR2, TCR1, and TCR0 - Prescaler address bits:

- All set on external Reset, Power-On-Reset or under Program Control.
- 0 Cleared under Program Control.

TCR2	TCR1	TCR0	Result	TCR2	TCR1	TCR0	Result
0	0	0	+ 1	1	0	0	+ 16
0	0	1	+2	1	0	1	+ 32
0	1	0	+4	1	1	0	+ 64
0	1	1	+8	1	1	1	+ 128

FIGURE 9 - TIMER CONTROL REGISTER (TCR)




FIGURE 10 - TIMER BLOCK DIAGRAM

NOTES:

- 1. Prescaler and 8-bit counter are clocked on the failing edge of the internal clock (AS) or external input
- 2. Counter is written to during data strobe (DS) and counts down continuously

SELF-CHECK

The self-check capability of the EF6805R3 MCU provides an internal check to determine if the part is functional. Connect the MCU as shown in Figure 11 and monitor the output of Port C bit 3 for an oscillation of approximately 7 Hz. A 10-volt level (through a 10 k resistor) on the timer input, pin 8 and pressing then releasing the RESET button, energizes the ROM-based self-check feature. The self-check program exercises the RAM, ROM, TIMER, A/D, interrupts, and I/O ports.

Several of the self-check subroutines can be called by a user program with a JSR or BSR instruction. They are the RAM, ROM, and 4-channel A/D tests. The timer routine may also be called if the timer input is the internal ϕ 2 clock.

To call those subroutines in customer applications. please contact your local THOMSON SEMICONDUC-TEURS sales office in order to obtain the complete description of the self-check program and the entrance/exit conditions.


RAM SELF-CHECK SUBROUTINE - The RAM self-

check is called at location \$F84 and returns with the Z bit clear if any error is detected; otherwise the Z bit is set. The RAM test causes each byte to count from 0 up to 0 again with a check after each count.

The RAM test must be called with the stack pointer at \$07F and A = 0. When run, the test checks every RAM cell except for \$07F and \$07E which are assumed to contain the return address.

The A and X registers and all RAM locations except \$07F and \$07E are modified.

ROM CHECKSUM SUBROUTINE - The ROM selfcheck is called at location \$F95. The A register should be cleared before calling the routine. If any error is detected, it returns with the Z bit cleared; otherwise Z = 1, X = 0on return, and A is zero if the test passes. RAM location \$40 to \$043 is overwritten. The cheksum is the complement of the execution OR of the contents of the user ROM.



*This connection depends on clock oscillator user selectable mask option. Use jumper if the RC mask option is selected.

LED Meanings PC0 PC1 PC2 PC3 Remarks [1:LED ON: 0:LED OFF] 0 Bad I/O 0 0 n 0 **Bad Timer** 1 0 0 Bad RAM 0 1 0 0 Bad ROM ٥ 0 ٥ 1 Rad A/D 0 0 0 Bad Interrupts or Request Flag Good Device All Flashing

Anything else bad Device, Bad Port C, etc.

FIGURE 11 - SELF-CHECK CONNECTIONS

ANALOG-TO-DIGITAL CONVERTER SELF-CHECK-

The A/D self-check is called at location \$FAE. It returns with the Z bit cleared if any error was found; otherwise the Z'bit is set. The A and X register contents are lost. The X register must be set to four before the call. On return, X=8 and A/D channel 7 is selected. The A/D test uses the internal voltage references and confirms port connections.

TIMER SELF-CHECK SUBROUTINE — The timer self-check is called at location \$F6D and returns with the Z bit cleared if any error was found; otherwise Z = 1.

In order to work correctly as a user subroutine, the internal \$\phi^2\$ clock must be the clocking source and interrupts must be disabled. Also, on exit, the clock is running and the interrupt mask is not set so the caller must protect from interrupts if necessary

The A and X register contents are lost. This routine sets the prescaler for divide-by-128 and the timer data register is cleared. The X register is configured to count down the same as the timer data register. The two registers are then compared every 128 cycles until they both count down to zero. Any mismatch during the count down is considered as an error. The A and X registers are cleared on exit from the routine.

RESET

The MCU can be reset three ways: by initial powerup, by the external reset input (RESET) and by an optional internal low-voltage detect circuit. The RESET input consists mainly of a Schmitt trigger which senses the RESET line logic level. A typical reset Schmitt trigger hysteresis curve is shown in Figure 12. The Schmitt trigger provides an internal reset voltage if it senses a logical zero on the RESET pin.

Power-On Reset (POR) — An internal reset is generated upon powerup that allows the internal clock generator to stabilize. A delay of transcript milliseconds is required before allowing the RESET input to go high. Refer to the power and reset timing diagram of Figure 13. Connecting a capacitor to the RESET input (as illustrated in Figure 14) typically provides sufficient delay. During powerup, the Schmitt trigger switches on (removes reset) when RESET rises to VIRES+.




FIGURE 12 – TYPICAL RESET SCHMITT TRIGGER HYSTERESIS




FIGURE 13 - POWER AND RESET TIMING




FIGURE 14 - RESET CONFIGURATION

External Reset Input – The MCU will be reset if a logical zero is applied to the RESET input for a period longer than one machine cycle (tcyc). Under this type of reset, the Schmitt trigger switches off at VIRES— to provide an internal reset voltage.

Low-Voltage Inhibit (LVI) — The optional low-voltage detection circuit causes a reset of the MCU if the power supply voltage falls below a certain level (V_{LVI}). The only requirement is that V_{CC} remains at or below the V_{LVI} threshold for one t_{CVC} minimum. In typical applications, the V_{CC} bus filter capacitor will eliminate negative-going voltage glitches of less than one t_{CVC} . The output from the low-voltage detector is connected directly to the internal reset circuitry. It also forces the RESET pin low via a strong discharge device through a resistor. The internal reset will be removed once the power supply voltage rises above a recovery level (V_{LVR}), at which time a normal power-on-reset occurs.

INTERNAL CLOCK GENERATOR OPTIONS

The internal clock generator circuit is designed to require a minimum of external components. A crystal, a resistor, a jumper wire, or an external signal may be used to generate a system clock with various stability/cost tradeoffs. The oscillator frequency is internally divided by four to produce the internal system clocks. A manufacturing mask option is used to select crystal or resistor operation.


The different connection methods are shown in Figure 15. Crystal specifications and suggested PC board layouts are given in Figure 16. A resistor selection graph is given in Figure 17.

The crystal oscillator start-up time is a function of many variables: crystal parameters (especially RS), oscillator load capacitances, IC parameters, ambient temperature, and supply voltage. To ensure rapid oscillator start up, neither the crystal characteristics nor the load capacitances should exceed recommendations.

When utilizing the on-board oscillator, the MCU should remain in a reset condition (reset pin voltage below VIRES+) until the oscillator has stabilized at its operating frequency. Several factors are involved in calculating the external reset capacitor required to satisfy this condition: the oscillator start-up voltage, the oscillator stabilization time, the minimum VIRES+, and the reset charging current specification.

Once V_{CC} minimum is reached, the external RESET capacitor will begin to charge at a rate dependent on the capacitor value. The charging current is supplied from V_{CC} through a large resistor, so it appears almost like a constant current source until the reset voltage rises above V_{IRES+}. Therefore, the RESET pin will charge at approximately:

(VIRES+)•Cext = IRES • tRHL
Assuming the external capacitor is initially discharged.



NOTE: The recommended C_L value with a 4.0 MHz crystal is 27 pF, maximum, including system distributed capacitance. There is an internal capacitance of approximately 25 pF on the XTAL pin. For crystal frequencies other than 4 MHz, the total capacitance on each pin should be scaled as the inverse of the frequency ratio. For example, with a 2 MHz crystal, use approximately 50 pF on EXTAL and approximately 25 pF on XTAL. The exact value depends on the Motional-Arm parameters of the crystal used.

FIGURE 15 - CLOCK GENERATOR OPTIONS




FIGURE 16 -- CRYSTAL MOTIONAL ARM PARAMETERS

AND SUGGESTED PC BOARD LAYOUT




FIGURE 17 – TYPICAL FREQUENCY SELECTION FOR RESISTOR
(OSCILLATOR OPTION)

INTERRUPTS

The microcomputers can be interrupted four different ways : through the external interrupt (\overline{INT}) input pin, the internal timer interrupt request, the external port D bit 6 (INT2) input pin, or the software interrupt instruction (SWI). When any interrupt occurs : the current instruction (including SWI) is completed, processing is suspended, the present CPU state is pushed onto the stack, the interrupt bit (I) in the condition code register is set, the address of the interrupt routine is obtained from the appropriate interrupt vector address, and the interrupt routine is executed. Stacking the CPU register, setting the I bit, and vector fetching require a total of 11 $_{\rm CyC}$ periods for completion. A flowchart of the interrupt sequence is shown in Figure 18. The interrupt service routine must

end with a return from interrupt (RTI) instruction which allows the MCU to resume processing of the program prior to the interrupt (by unstacking the previous CPU state). Unlike RESET, hardware interrupts do not cause the current instruction execution to be halted, but are considered pending until the current instruction execution is complete.

When the current instruction is complete, the processor checks all pending hardware interrupts and if unmasked, proceeds with interrupt processing; otherwise the next instruction is fetched and executed. Note that masked interrupts are latched for later interrupt service.

If both an external interrupt and a timer interrupt are pending at the end of an instruction execution, the external interrupt is serviced first. The SWI is executed as any other instruction.




FIGURE 18 - RESET AND INTERRUPT PROCESSING FLOWCHARD

NOTE

The timer and INT2 interrupts share the same vector address. The interrupt routine must determine the source by examining the interrupt request bits (TCR b7 and MR b7). Both TCR b7 and MR b7 can only be written to zero by software.


The external interrupt, INT and INT2, are synchronized and then latched on the falling edge of the input signal. The INT2 interrupt has an interrupt request bit (bit 7) and a mask bit (bit 6) located in the miscellaneous register (MR). The INT2 interrupt is inhibited when the mask bit is set. The INT2 is always read as a digital input on port D. The INT2 and timer interrupt request bits, if set, cause the MCU to process an interrupt when the condition code I bit is clear.

A sinusoidal input signal (fINT maximum) can be used to generate an external interrupt for use as a zero-crossing detector. This allows applications such as servicing time-ofday routines and engaging/disengaging ac power control devices. Off-chip full wave rectification provides an interrupt at every zero crossing of the ac signal and thereby provides a 2f clock. See Figure 19.

NOTE

The INT (pin 3) is internally biased at approximately 2.2 V due to the internal zero-crossing detection.


A software interrupt (SWI) is an executable instruction which is executed regardless of the state of the I bit in the condition code register. SWIs are usually used as breakpoints for debugging or as system calls.



Bit 7-Conversion Complete Status Flag: Set when conversion is complete; cleared only on a write to ACR.

Readable, not writable

Bits 2, 1, 0 - A/D input Mux Selection (See Table 2) Bits 6, 5, 4, 3 read as "1s" - unused bits.



(a) Zero-Crossing Interrupt

(b) Digital-Signal Interrupt





FIGURE 19 - TYPICAL INTERRUPT CIRCUITS


INPUT/OUTPUT CIRCUITRY

There are 32 input/output pins. The INT pin may be polled with branch instructions to provide an additional input pin. All pins on ports A, B, and C are programmable as either inputs or outputs under software control of the corresponding data direction register (DDR). See below I/O port control registers configuration. The port I/O programming is accomplished by writing the corresponding bit in the port DDR to a logic one for output or a logic zero for input. On reset all the DDRs are initialized to a logic zero state, placing the ports in the input mode. The port output registers are not initialized on reset and should be initialized by software before changing the DDRs from input to output. A read operation on a port programmed as an output will read the contents of the output latch regardless of the logic levels at the output pin, due to output loading. Refer to Figure 20.

PORT DATA REGISTER



- (1) Write Only; reads as all "1s"
- (2) 1 = Output, 0 = Input. Cleared to 0 by Reset
- (3) Port A Addr = \$004 Port B Addr = \$005
 - Port C Addr = \$006



*DDR is a write-only register and reads as all "1s"

** Ports B, and C are three-state ports.

Port A has optional internal pullup devices to provide CMOS data drive capability. See Electrical Characteristics tables for complete information.

FIGURE 20 - TYPICAL PORT I/O CIRCUITRY

All input/output lines are TTL compatible as both inputs and outputs. Port A lines are CMOS compatible as outputs (mask option) while port B, C, and D lines are CMOS compatible as inputs. Port D lines are input only; thus, there is no corresponding DDR. When programmed as outputs, port B is capable of sinking 10 milliamperes and sourcing 1 milliampere on each pin.

Port D provides the reference voltage, $\overline{NT2}$, and multiplexed analog inputs. All of these lines are shared with the port D digital inputs. Port D may always be used as digital inputs and may also be used as analog inputs providing VRH and VRL are connected to the appropriate reference voltages. The VRL and VRH lines (PD4 and PD5) are internally connected to the A/D resistor. Analog inputs may be prescaled to attain the VRL and VRH recommended input voltage range.

The address map (Figure 6) gives the addresses of data registers and data direction registers. Figure 21 provides some examples of port connections.

CAUTION

The corresponding DDRs for ports A, B, and C are write-only registers (registers at \$004, \$005, \$006). A read operation on these registers is undefined. Since BSET and BCLR are read-modify-write in function, they cannot be used to set or clear a single DDR bit (all "unaffected" bits would be set). It is recommended that all DDR bits in a port be written using a single-store instruction.

The latched output data bit (see Figure 20) must always be written. Therefore, any write to a port writes all of its data bits even though the port DDR is set to input. This may be used to initialize the data register and avoid undefined outputs; however, care must be exercised when using read-modify-write instructions, since the data read corresponds to the pin level if the DDR is an input (zero) and corresponds to the latched output data when the DDR is an output (one).

(a) Output Modes - (CMOS Loads) ΡΔ7 32 PB7 IO = HFE · ib PAG 39 PR6 31 38 PA5 30 PB5 ► lb (1 TTL Load) 37 PA4 PR4 29 1.6 mA 1.0 mA PA: 36 PB3 28 2N6386 (Typical) PA2 35 PB2 27 PA1 34 PB1 26 Port A, bit 7 and bit 4 programmed as output. Bit 7 driving CMOS loads and bit 4 driving one TTL load directly using CMOS output op-PAO 33 PRO 25 tion Port B, bit 5 programmed as output, driving Darling ton-base directly PC7 16 PBZ 32 PC6 15 PR6 31 PCS 14 PB5 30 PC4 13 PB4 29 PC3 12 РВ3 28 CMOS Inverter PC2 10 mA 11 MC14049/14069 PB2 27 PC1 10 (Typical) PR1 26 PCO q PBO 25 - 10 mA Port C, bits 0-3 programmed as output, driving CMOS Port B, bit 0 and bit 1 programmed as output, driving LEDs directly loads, using external pullup resistors (required if Port C is open-drain). (b) Input Modes

32 PB7

31 PB6

30 PR5

29 PB4

28 PB4

26 PB1

25 PRO

24

23

21

20 V_{RL}

19 V_{RH}

18

17 PD7

Port D used as 4-channel A/D input with bit 7 used as

CMOS digital input.

PB2 27


PD0/AN0

PD1/AN1

PD2/AN2

PD3/AN3

PD6/INT2



CMOS and TTL driving Port C directly

FIGURE 21 - TYPICAL PORT CONNECTIONS

ANALOG-TO-DIGITAL COUVERTER

The EF6805R2 has an 8-bit analog-to-digital (A/D) converter implemented on the chip using a successive approximation technique, as shown in Figure 22. Up to four external analog inputs, via port D, are connected to the A/D through a multiplexer. Four internal analog channels may be selected for calibration purposes (VRH-VRI).

VRH-VRL/2, VRH-VRL/4, and VRL). The accuracy of these internal channels will not necessarily meet the accuracy specifications of the external channels.

The multiplexer selection is controlled by the A/D control register (ACR) bits 0, 1, and 2; see Table 1. This register is cleared during any reset condition.




FIGURE 22 - A/D BLOCK DIAGRAM

A/D	Control Re	gister	Input Selected	A/C	Output (I	Hex)
ACR2	ACR1	ACR0	Input Selected	Min	Тур	Max
0	0	0	AN0			
0	0	1	AN1	}		l
0	1	0	AN2	1	1	l
0	1	1	AN3	l	l	l
1	0	0	V _{RH} *	FE	FF	FF
1	0.	1	V _{RL} *	00	00	01
1	1	0	V _{RH/4} *	3F	40	41
1	1	1 1	V _{RH/2} *	7F	80	81

^{*}Internal (Calibration) levels


MISCELLANEOUS REGISTER (MR)
0

1 1 1 1 1 1 soon

MR7 Bit 7 – INT2 Interrupt Request Bit: Set when falling edge detected on INT2 pin, must be cleared by software. Cleared to 0 by Reset MR6 Bit 6 – INT2 Interrupt Mask Bit: 1 = INT2 Interrupt

masked (disabled). Set to 1 by Reset. MR Bits 5, 4, 3, 2, 1, 0 - Read as "1s" - unused bits.

TABLE 1 - A/D INPUT MUX SELECTION



Whenever the ACR is written, the conversion in progress is aborted, the conversion complete flag (ACR bit 7) is cleared, and the selected input is sampled for five machine cycles and held internally. During these five cycles, the

analog input will appear approximately like a 25 picofarad (maximum) capacitor (plus approximately 10 pF for packaging) charging through a 2.6 kiloohm resistor (typical). Refer to Figure 23.




FIGURE 23 - EFFECTIVE ANALOG INPUT IMPEDANCE (DURING SAMPLING ONLY)

The converter operates continuously using 30 machine cycles to complete a conversion of the sampled analog input. When the conversion is complete , the digitized sample of digital value is placed in the A/D result register (ARR), the conversion complete flag is set, the selected input is sampled again, and a new conversion is started.

The A/D is ratiometric. Two reference voltages (VRH and VRL) are supplied to the converter via port D pins. An input voltage equal to VRH converts to \$FF (full scale) and an input voltage equal to VRL converts to \$00. An input voltage greater than VRH converts to SFF and no overflow indication is provided. Similarly, an input voltage less than VRL, but greater than VSS converts to \$00. Maximum and minimum ratings must not be exceeded. For ratiometric conversion, the source of each analog input should use VRH as the supply voltage and be refe

renced to VRL. To maintain the full accuracy on the A/D, VRH should be equal to or less than VDD, VRL should be equal to or greater than VSS but less than the maximum specification and (VRH-VRL) should be equal to or greater than 4 volts.

The A/D has a built-in 1/2 LSB offset intended to reduce the magnitude of the quantizing error to \pm 1/2 LSB, rather than \pm 0, - 1 LSB with no offset. This implies that, ignoring errors, the transition point from \$00 to \$01 occurs at 1/2 LSB above VRL. Similarly, the transition from \$FE to \$FF occurs 1 1/2 LSB below VRH, ideally. Refer to Figure 24 and 25.

On release of reset, the A/D control register (ACR) is cleared therefore after reset, channel zero will be selected and the conversion complete flag will be clear.




FIGURE 24 - IDEAL CONVERTER TRANSFER CHARACTERISTIC




FIGURE 25 - TYPES OF CONVERSION ERRORS

BIT MANIPULATION

The EF6805 R3 has the ability to set or clear any single RAM or I/O bit (except the data direction registers) with a single instruction (BSET, BCLR) (see Caution below). Any bit in page zero can be tested using the BRSET and BRCLR instructions and the program branches as a result of its state. The carry bit equals the value of the bit references by BRSET or BRCLR. The capability to working with any bit in RAM, ROM, or I/O allows the user to have individual flags in RAM or to handle single I/O bits as control lines.

CAUTION

. The corresponding data direction registers for ports A, B, and C are write-only registers (locations \$004, \$005, and \$006). A read operation on these registers is undafined. Since BSET

and BCLR are read-modify-write functions, they cannot be used to set a data direction register bit (all "unaffected" bits would be set). It is recommended that all data direction register bits in a port be written using a single-store instruction.

The coding examples shown in Figure 26 illustrate the usefulness of the bit manipulation and test instruction. Assume that the microcomputer is to communicate with an external serial device. The external device has a data ready signal, a data output line, and a clock line to clock data one bit at a time, least significant bit first, out of the device. The microcomputer waits until the data is ready, clocks the external device, picks up the data in the carry flag, clears the clock line, and finally accumulates the data bit in a random-access memory location.



FIGURE 26 - BIT MANIPULATION EXAMPLE

ADDRESSING MODES

The EF6805R3 MCU has ten addressing modes available for use by the programmer. They are explained briefly in the following paragraphs. For additional details and graphical illustrations, refer to the EF6805 Family Users Manual.

The term "effective address" (EA) is used in describing the addressing modes. EA is defined as the address from which the argument for an instruction is fetched or stored.

IMMEDIATE — In the immediate addressing mode, the operand is contained in the byte immediately following the opcode. The immediate addressing mode is used to access constants which do not change during program execution (e.g., a constant used to initialize a loop counter).

DIRECT — In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single 2-byte instruction. This address area includes all on-chip RAM and I/O registers and 128 bytes of ROM. Direct addressing is an effective use of both memory and time.

EXTENDED — In the extended addressing mode, the effective address of the argument is contained in the two bytes following the opcode. Instructions with extended addressing mode are capable of referencing arguments anywhere in memory with a single 3-byte instruction. When using the assembler, the user need not specify whether an instruction uses direct or extended addressing. The assembler automatically selects the shortest form of the instruction.

RELATIVE — The relative addressing mode is only used in branch instructions. In relative addressing, the contents of the 8-bit signed byte following the opcode (the offset) is added to the PC if, and only if, the branch condition is true. Otherwise, control proceeds to the next instruction. The span of relative addressing is from —126 to +129 from the opcode address. The programmer need not worry about calculating the correct offset if he uses the assembler, since it calculates the proper offset and checks to see if it is within the span of the branch.

INDEXED, NO OFFSET — In the indexed, no offset addressing mode, the effective address of the argument is contained in the 8-bit index register. Thus, this addressing mode can access the first 256 memory locations. These instructions are only one byte long. This mode is often used to move a pointer through a table or to hold the address of a frequently referenced RAM or I/O location.

INDEXED, 8-BIT OFFSET — In the indexed, 8-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the unsigned byte following the opcode. This addressing mode is useful in selecting the kth element in an n element table. With this 2-byte instruction, k would typically be in X with the address of the beginning of the table in the instruction. As such, tables may begin anywhere within the first 256 addressable locations and could extend as far as location 510 (\$1FE is the last location at which the instruction may begin).

INDEXED, 16-BIT OFFSET — In the indexed, 16-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the two unsigned bytes following the opcode. This addressing mode can be used in a manner similar to indexed, 8-bit offset except that this 3-byte instruction allows tables to be anywhere in memory. As with direct and extended, the assembler determines the shortest form of indexed addressing.

BIT SET/CLEAR — In the bit set/clear addressing mode, the bit to be set or cleared is part of the opcode, and the byte following the opcode specifies the direct address of the byte in which the specified bit is to be set or cleared. Thus, any read/write bit in the first 256 locations of memory, including I/O, can be selectively set or cleared with a single 2-byte instruction.

CAUTION

The corresponding DDRs for ports A, B, and C are write-only registers (registers at \$004, \$005, \$006). A read operation on these registers is undefined. Since

BSET and BCLR are read-modify-write in function, they cannot be used to set or clear a single DDR bit (all "unaffected" bits would be set). It is recommended that all DDR bits in a port must be written using a single-store instruction.

BIT TEST AND BRANCH — The bit test and branch addressing mode is a combination of direct addressing and relative addressing. The bit which is to be tested and condition (set or clear) is included in the opcode, and the address of the byte to be tested is in the single byte immediately following the opcode byte. The signed relative 8-bit offset in the third byte is added to the PC if the specified bit is set or cleared in the specified memory location. This single 3-byte instruction allows the program to branch based on the condition of any readable bit in the first 256 locations of memory. The span of branching is from —125 to +130 from the opcode address. The state of the tested bit is also transferred to the carry bit of the condition code registers.

CAUTION

The corresponding DDRs for ports A, B, and C are write-only registers (registers at \$004, \$005, \$006). A read operation on these registers is undefined. Since BSET and BCLR are read-modify-write in function, they cannot be used to set or clear a single DDR bit (all "unaffected" bits would be set). It is recommended that all DDR bits in a port must be written using a single-store instruction.

INHERENT — In the inherent addressing mode, all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index register or accumulator, as well as control instructions with no other arguments, are included in this mode. These instructions are one byte long.

INSTRUCTION SET

The EF6805R3 MCU has a set of 59 basic instructions, which when combined with the 10 addressing modes produce 207 usable opcodes. They can be divided into five different types: register/memory, read-modify-write, branch, bit manipulation, and control. The following paragraphs

briefly explain each type. All the instructions within a given type are presented in individual tables.

REGISTER/MEMORY INSTRUCTIONS — Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to Table 1.

READ-MODIFY-WRITE INSTRUCTIONS — These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register; see Caution under Input/Output section. The test for negative or zero (TST) instruction is included in the read-modify-write instruction though it does not perform the write. Refer to Table 2.

BRANCH INSTRUCTIONS — The branch instructions cause a branch from the program when a certain condition is met. Refer to Table 3.

BIT MANIPULATION INSTRUCTIONS — The instructions are used on any bit in the first 256 bytes of the memory; One group either sets or clears. The other group performs the bit test and branch operations. Refer to Table 4.

CAUTION

The corresponding DDRs for ports A, B, and C are write-only registers (registers at \$004, \$005, \$006). A read operation on these registers is undefined. Since BSET and BCLR are read-modify-write in function, they cannot be used to set or clear a single DDR bit (all "unaffected" bits would be set). It is recommended that all DDR bits in a port must be written using a single-store instruction.

CONTROL INSTRUCTION — The control instructions control the MCU operations during program execution. Refer to Table 5.

ALPHABETICAL LISTING — The complete instruction set is given in alphabetical order in Table 6.

OPCODE MAP — Table 8 is an opcode map for the instruction used on the MCU.

TABLE 1 - REGISTER/MEMORY INSTRUCTIONS

							GIOTE												
									A	ddressin	g Mode								
			Immed	iate		Direc	ct		Extend	ed	(Index No Off		(8	Index Bit O		(1	Index Bit O	
Function	Mnemonic	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	OP Code	# Bytes	# Cycles
Load A from Memory	LDA	A6	2	2	B6	2	4	C6	3	5	F6	1	4	E6	2	5	D6	3	6
Load X from Memory	LDX	ΑE	2	2	BE	2	4	CE	3	5	FE	1	4	EE	2	5	DE	3	6
Store A in Memory	STA	-	-	-	B7	2	5	C7	3	6	F7	1	5	E7	2	6	D7	3	7
Store X in Memory	STX	_	-		BF	2	5	CF	3	6	FF	1	5	EF	2	6	DF	3	7
Add Memory to A	ADD	AB	2	2	BB	2	4	CB	3	5	FB	1	4	EB	2	5	DB	3	6
Add Memory and Carry to A	ADC	А9	2	2	В9	2	4	С9	3	5	F9	1	4	E9	2	5	D9	3	6
Subtract Memory	SUB	A0	2	2	80	2	4	co	3	5	FO	1	4	ΕO	2	5	DO	3	6
Subtract Memory from A with Borrow	SBC	A2	2	2	В2	2	4	C2	3	5	F2	1	4	E2	2	5	D2	3	6
AND Memory to A	AND	A4	2	2	B4	2	4	C4	3	5	F4	1	4	E4	2	5	D4	3	6
OR Memory with A	ORA	AA	2	2	BA	2	4	CA	3	5	FA	1	4	EA	. 2	5	DA	3	6
Exclusive OR Memory with A	EOR	А8	2	2	B8	2	4	С8	3	5	F8	1	4	E8	2	5	D8	3	6
Arithmetic Compare A with Memory	СМР	A1	2	2	В1	2	4	C1	3	5	F1	1	4	E1	2	5	D1	3	6
Arithmetic Compare X with Memory	CPX	А3	2	2	В3	2	4	СЗ	3	5	F3	1	4	E3	2	5	D3	3	6
Bit Test Memory with A (Logical Compare)	ВІТ	A5	2	2	В5	2	4	C5	3	5	F5	1	4	E5	2	5	D5	3	6
Jump Unconditional	JMP	_	-		BC	2	3	CC	3	4	FC	1	3	EC	2	4	DC	3	5
Jump to Subroutine	JSR	_	_	_	BD	2	7	CD	3	8	FD	1	7	ED	2	8	DD	3	9

TABLE 2 - READ-MODIFY-WRITE INSTRUCTIONS

								Addr	essing	Modes						
		11	nheren	t (A)	li	nheren	t (X)		Direc	:t	(Index		(8	Index	
Function	Mnemonic	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Increment	INC	4C	1	4	5C	1	4	3C	2	6	7C	1	6	6C	2	7
Decrement	DEC	4A	1	4	5A	1	4	3A	2	6	7A	1	6	6A	2	7
Clear	CLR	4F	1	4	5F	1	4	3F	2	6	7F	1	6	6F	2	7
Complement	сом	43	1	4	53	1	4	33	2	6	73	1	6	63	2	7
Negate (2's Complement)	NEG	40	1	4	50	1	4	30	2	6	70	1	6	60	2	7
Rotate Left Thru Carry	ROL	49	1	4	59	1	4	39	2	6	79	1	6	69	2	7
Rotate Right Thru Carry	ROR	46	1	. 4	56	1	4	36	2	6	76	1	6	66	2	7
Logical Shift Left	LSL	48	1	4	58	1	4	38	2	6	78	1	6	68	2	7
Logical Shift Right	LSR	44	1	4	54	1	4	34	2	6	74	1	6	64	2	7
Arithmetic Shift Right	ASR	47	1	4	57	1	4	37	2	6	77	1	6	67	2	7
Test for Negative or Zero	TST	4D	1	4	5D	,	4	3D	2	6	7D	1	6	6D	2	7

TABLE 3 - BRANCH INSTRUCTIONS

		Relative	Address	ng Mode
		Op	#	#
Function	Mnemonic	Code	Bytes	Cycles
Branch Always	BRA	20	2	4
Branch Never	BRN	21	2	4
Branch IFF Higher	вні	22	2	4
Branch IFF Lower or Same	BLS	23	2	4
Branch IFF Carry Clear	BCC	24	2	4
(Branch(FFHigher or Same)	(BHS)	24	2	4
Branch IFF Carry Set	BCS	25	2	4
(Branch IFF Lower)	(BLO)	25	2	4
Branch IFF Not Equal	BNE	26	2	4
Branch IFF Equal	BEQ	27	2	4
Branch IFF Half Carry Clear	внсс	28	2	4
Branch IFF Half Carry Set	BHCS	29	2	4
Branch (FF Plus	BPL	2A	2	4
BranchIFF Minus	ВМІ	2B	2	4
Branch IFF Interupt Mask			_	
Bit is Clear	BMC	2C	2	4
Branch IFF Interrupt Mask Bit is Set	BMS	2D	2	4
Branch IFF Interrupt Line				
is Low	BIL	2E	2	4
Branch IFF Interrupt Line	BIH	2F	,	4
is High			2	4
Branch to Subroutine	BSR	AD	2	8

TABLE 4 - BIT MANIPULATION INSTRUCTIONS

				Addres	sing Mode:	s	
		Bit	st and E	nd Branch			
Function	Mnemonic	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Branch IFF Bit n is set	BRSET n (n = 0 . 7)	_	_	_	2 • n	3	10
Branch IFF Bit n is clear	BRCLR n (n = 0 7)	_	-	_	01 + 2 • n	3	10
Set Bit n	BSET n (n = 0 7)	10 + 2 • n	2	7	_	_	_
Clear bit n	BCLR n (n = 07)	11 + 2 • n	2	7	_	-	_

TABLE 5 - CONTROL INSTRUCTIONS

			Inherent	
Function	Mnemonic	Op Code	# Bytes	# Cycles
Transfer A to X.	TAX	97	1	2
Transfer X to A	TXA	9F	1	2
Set Carry Bit	SEC	99	1	2
Clear Carry Bit	CLC	98	1	2
Set Interrupt Mask Bit	SEi	9B	1	2
Clear Interrupt Mask Bit	CLI	9A	1	2
Software Interrupt	SWI	83	1	11
Return from Subroutine	RTS	81	1	6
Return from Interrupt	RTI	80	1	9
Reset Stack Pointer	RSP	9C	1	2
No-Operation	NOP	9D	1	2

TABLE 6 - INSTRUCTION SET

	Γ			A	ddressing	Modes					Co	nd	itic	n C	ode
Manania	Inhoront	Immediate	Direct	Extended	Relative	Indexed (No Offset)		Indexed (16 Bits)		Bit Test & Branch	н		N	z	С
ADC	mierent	X	X	X	- Included	X	X	X	O.Cu.	Drane	^	•	^	1	٨
ADD		×	X	X		X	X	X		 	^	•	٨	٨	^
AND	 	X	X	X	 	X	X	X		l	•	•	٨	٨	•
ASL	×		X	<u> </u>	 	X	X				•	•	٨	^	^
ASR	×		X	 	 	X	X				•	•	٨	٨	<u>\ \</u>
BCC	<u> </u>				×		<u> </u>			<u> </u>	•	•	•	•	•
BCLR	 				 				X		•	•	•	•	•
BCS					×			 	<u> </u>	 	•	•	•	•	•
BEQ			ļ		X		ļ	 	-		•	•	•	•	•
внсс	 			-	X		ļ		 		•	•	•	•	•
BHCS				 	X		ļ				•	•	•	•	•
BHI					X		ļ				•	•	•	•	•
BHS	 		 	 	X	 	 		 		•	•	•	•	•
BIH	 				x	 	├	ļ	 	<u> </u>	•	•	•	•	•
BIL	 		 	 	×						•	•	•	•	•
BIT		x	×	×	- ^-	×	x	×	 		•	•	^	^	•
BLO	 		<u> </u>	 ^ -	×	 ^	- ^-				•	•	•	•	•
BLS	ļ				 ^		ļ				•	•	•	•	•
BMC	<u> </u>				x			 			•	•	•	-	•
BMI	ļ				X		ļ				•	•	•	•	•
BMS	 				 ^		ļ				•	•	•	-	•
BNE				<u> </u>	 x	ļ					•	•	•	-	•
BPL					 ^	 	ļ				•	•	•	•	•
BRA					x	 					•	•	•	•	
BRN	 			<u> </u>	 ^	ļ			ļ		•	•	•	-	•
BRCLR	 				 ^	ļ	ļ			X	•	•	•	•	^
BRSET					 -	ļ	ļ	ļ		×	•	•	•	•	
BSET					 	<u> </u>			x		•	•	•	•	^
BSR					l x				<u> </u>		•	•	•	•	•
CLL	×				<u> ^ </u>		 				•	•	•	-	0
CLI	×				 	ļ	ļ	 		ļ	•	0	•	•	•
CLR	×		×	 	 	×	×	 		ļ	•	•	0	1	•
CMP	<u> </u>	×	-	×	 	×	-	×			•	•	^		
COM	×	<u> </u>	l â	 ^ _	-	×	-	<u> </u>			•	•	^	^	1
CPX	<u> </u>	×	x	×		×	×	×			•		-	^	_
	x	<u> </u>	-	<u> </u>	 	×	-	<u> </u>				•	^	^	^
DEC	 ^	×	X	×	ļ	×	^	X	 		•	•	٨	^	•
EOR INC	X		<u> </u>	<u> </u>	ļ	×	×	├ ^	├	 	•	•	۸	^	•
	 ^		^	×	 	×	×	×			•	•	^	^	•
JMP	<u> </u>		X	X	 	X	X	X	ļ	ļ		•	•	•	•
JSR			X	×	 	×			}	ļ	•	•	•	•	•
LDA		X	X	X	 		X	X		 	•	•	٨	^	•
LDX		<u> </u>	X	 ^	 	X	X	×	ļ	ļ	•	•	^	^	•
LSL	X		X X		 	X	X	<u> </u>		 	•	•	^	^	<u>^</u>
LSR		ļ		ļ	 	1	X		-		•	•	0	^	^
NEQ	X	 	X	 	 	X	X		├		•	•	^	^	^_
NOP	X	 	 	 	ļ	L			<u> </u>		•	•	•	•	•
ORA	ļ.,,	×	X	X	<u> </u>	X	X	X	<u> </u>		•	•	٨	٨	•
ROL	X	ļ	<u> </u>			X	X				•	•	٨	^	^_
RSP	Х	L		l	1				1		•	•	•	•	•

Condition Code Symbols:

- H Half Carry (From Bit 3)
- I Interrupt Mask
- N Negative (Sign Bit)
- Z Zero

- C Carry/Borrow
 Λ Test and Set if True, Cleared Otherwise
 - Not Affected

TABLE 6 - INSTRUCTION SET (CONTINUED)

				A	ddressing	Modes					Сс	nd	itio	n C	ode
Mnemonic	Inherent	Immediate	Direct	Extended	Relative	Indexed (No Offset)		Indexed (16 Bits)		Bit Test & Branch	н		N	z	С
RTI	X				1						?	?	?	?	?
RTS	×										•	•	•	•	•
SBC		×	х	Х		X	×	X			•	•	٨	٨	٨
SEC	X										•	•	•	•	1
SEI	X										•	1	•	•	•
STA			X	Х		Х	×	X			•	•	^	٨	•
STX			X	X		×	×	×			•	•	Λ	٨	•
SUB		×	X	Х		Х	×	×			•	•	^	٨	٨
SWI	×										•	1	•	•	•
TAX	X										•	•	•	•	•
TST	×		×		1	×	×				•	•	٨	٨	•
TXA	X								1		•	•	•	•	•

Condition Code Symbols:

- H Half Carry (From Bit 3)
- I Interrupt Mask
- N Negative (Sign Bit)
- Z Zero

- C Carry/Borrow
- A Test and Set if True, Cleared Otherwise
- Not Affected
- ? Load CC Register From Stack

EF6805 HMOS FAMILY

Features	EF6805CT	E F6805P2	E F6805P4	E F6805P6	EF6805R2	E F6805R3	E F6805T2	E F6805U2	E F6805U3	EF6805TV
Technology	HMOS	HMOS	HMOS	HMOS	HMOS	HMOS	HMOS	HMOS	HMOS	HMOS
Number of Pins	40	28	28	28	40	40	28	40	40	40
On-Chip RAM (Bytes)	240	64	112	64	64	112	64	64	112	96
On-Chip User ROM (Bytes)	4096	1100	1100	1796	2048	3776	2508	2048	3776	6144
External Bus	Yes	None	None	None	None	None	None	None	None	None
Bidirectional I/O Lines	29	20	20	20	24	24	19	24	24	32
Unidirectional I/O Lines	None	None	None	None	6 Inputs	6 Inputs	None	8 Inputs	8 Inputs	None
Other I/O Features	Timer,UART	Timer	Timer	Timer	Timer,A/D	Timer,A/D	Timer, PLL	Timer	Timer	Timer,D/A
External Interrupt Inputs	3	1	1	1	2	2	2	2	2	1
STOP and WAIT	No	No	No	No	No	No	No	No	No	No

TABLE 7 - 6805 HMOS FAMILY INSTRUCTION SET OPCODE MAP

	Bit Mat	nipulation	Branch		Re	ad-Modify-V	Vrite		Cor	itrol			Registe	r/Memory			
	BTB	BSC	REL	DIR	INH	INH	IX1	IX	INH	INH	IMid	DIR	EXT	IX2	IX1	IX	
Low	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	B 1011	1100	D 1101	E 1110	1111	Hi Low
0000	BRSETO 3 BTB	BSET0 2 BSC	BRA REL	6 NEG 2 DIR	NEG INH	NEG NEG	7 NEG 2 IX1	6 NEG	9 RTI 1 INH		SUB SUB	SUB DIR	5 SUB 3 EXT	SUB 3 IX2	SUB IX1	SUB IX	∞
1 0001	BRCLRO 3 BTB	BCLRO BSC	BRN 2 REL						6 RTS 1 INH		CMP 2 IMM	CMP DIR	5 CMP 3 EXT	6 CMP 3 IX2	5 CMP	CMP	1 0001
2 0010	BRSET1 3 BTB	BSET1 BSC	4 BHI 2 REL								SBC 1MM	SBC DIR	SBC SEXT	SBC X2	SBC IX1	SBC	2 0010
3 0011	BRCLR1 3 BTB	BCLR1 2 BSC	BLS 2 REL	COM DIR	COMA	COMX	COM	COM	SWI 1 INH		CPX 2 IMM	CPX 2 DIR	CPX 3 EXT	CPX 3 IX2	CPX IX1	CPX	3 0011
4 0100	BRSET2 3 BTB	BSET2 BSC	BCC REL	LSR 2 DTR	LSRA	LSRX	LSR	LSR			AND 2 IMM	AND	AND 3 EXT	AND 3 IX2	AND IX1	AND	0100
5 0101	BRCLR2 3 BTB	BCLR2 BSC	BCS REL	6			,	6			BIT 1MM	BIT DIR	BIT EXT	BIT IX2	BIT 2 IX1	BIT	5 0101
6 0110	BRSET3 3 BTB	BSET3	BNE REL	ROR 2 DIR	RORA 1 INH	RORX	ROR 2 IX1	ROR			LDA IMM	LDA 2 DIR	LDA 3 EXT	LDA 3 IX2	LDA IX1	LDA	6 0110
7 0111	BRCLR3 3 BTB	BCLR3 2 BSC	BEQ REL	ASR 2 DIR	ASRA 1 INH	ASRX	ASR 2 IX1	ASR 1 IX		TAX 1 INH	3	STA 2 DIR	STA 3 EXT	STA 3 IX2	STA 2 IX1	STA	7 0111
.8 1000	BRSET4 3 BTB	BSET4 2 BSC	BHCC 2 REL	LSL 2 DIR	LSLA	LSLX	LSL 2 IX1	LSL		CLC	EOR 2 IMM	EOR DIR	EOR EXT	EOR 1X2	EOR 1X1	EOR	8 1000
9 1001	BRCLR4 3 BTB	BCLR4 2 BSC	BHCS REL	ROL 2 DIR	ROLA 1 INH	ROLX	ROL 2 IX1	ROL IX		SEC INH	ADC 2 IMM	ADC 2 DIR	ADC 3 EXT	ADC 1X2	ADC 1X1	ADC	9 1001
A 1010	BRSET5 3 BTB	BSET5 2 BSC	BPL 2 REL	DEC DIR	DECA 1 INH	DECX	DEC 1X1	DEC :x		CLI	ORA 2 IMM	ORA 2 DIR	ORA 3 EXT	ORA 3 IX2	ORA 2 IX1	ORA	A 1010
B 1011	BRCLR5 3 BTB	BCLR5 2 BSC	BMI 2 REL	6	,	,	7	6		SEI	ADD 1MM	ADD DIR	ADD 3 EXT	ADD 3 IX2	ADD IX1	ADD	B 1011
C 1100	BRSET6 3 BTB	BSET6 2 BSC	BMC 2 REL	INC DIR	INCA 1 INH	INCX 1 INH	INC 2 IX1	INC IX		RSP 1 INH		JMP 2 DIR	JMP 3 EXT	JMP 3 IX2	JMP 2 IX1	JMP	C 1100
D 1101	BRCLR6 3 BTB	BCLR6 2 BSC	BMS REL	TST 2 DIR	TSTA 1 INH	TSTX 1 INH	TST 1X1	TST IX		NOP 1 INH	BSR 2 REL	JSR 2 DIR	JSR 3 EXT	JSR 3 IX2	JSR 2 IX1	JSR	D 1101
E 1110	BRSET7 3 BTB	BSET7 2 BSC	BIL REL	6		,	,	6		,	LDX 2 IMM	LDX DIR	LDX EXT	LDX 3 ix2	LDX 2 IX1	LDX	E 1110
F 1111	BRCLR7	BCLR7 2 BSC	BIH REL	CLR 2 DIR	CLRA	CLRX	CLR IX1	CLR		TXA 1 INH		STX 2 DIR	STX 3 EXT	STX 3 IX2	STX IX1	STX	1111

Abbreviations for Address Modes

INH Inherent IMM Immediate DIR Direct


EXT Extended

REL Relative BSC Bit Set/Clear


BTB Bit Test and Branch

IX Indexed (No Offset)

IX1 Indexed, 1 Byte (8-Bit) Offset IX2 Indexed, 2 Byte (16-Bit) Offset




PHYSICAL DIMENSIONS






P SUFFIX
PLASTIC PACKAGE

CB-521






ORDERING INFORMATION

The information required when ordering a custom MCU is listed below. The ROM program may be transmitted to THOMSON SEMICONDUCTEURS on EPROM(s) or an EFDOS/MDOS* disk file.

To initiate a ROM pattern for the MCU, it is necessary to first contact your local THOMSON SEMICONDUCTEURS representative or distributor.

EPROMs

Two 2716 or one 2732 type EPROMs, programmed with the customer program (positive logic sense for address and data), may be submitted for pattern generation. The EPROM must be clearly marked to indicate which EPROM corresponds to which address space. The recommended marking procedure is illustrated below:



XXX = Customer ID

After the EPROM(s) are marked, they should be placed in conductive IC carriers and securely packed. Do not use styrofoam.

VERIFICATION MEDIA

All original pattern media (EPROMs or floppy disk) are filed for contractual purposes and are not returned. A computer listing of the ROM code will be generated and returned along with a listing verification form. The listing should be thoroughly checked and the verification form completed, signed, and returned to THOMSON SEMICONDUCTEURS. The signed verification form constitutes the

contractual agreement for creation of the customer mask. If desired, THOMSON SEMICONDUCTEURS will program on blank EPROM from the data file used to create the custom mask and aid in the verification process.

ROM VERIFICATION UNITS (RVUs)

Ten MCUs containing the customer's ROM pattern will be sent for program verification. These units will have been made using the custom mask but are for the purpose of ROM verification only. For expediency they are usually unmarked, packaged in ceramic, and tested only at room temperature and 5 volts. These RVUs are included in the mask charge and are not production parts. The RVUs are thus not guaranteed by THOMSON SEMICONDUCTEURS. Quality Assurance, and should be discarded after verification is completed.

FLEXIBLE DISKS

The disk media submitted must be single-sided, EFDOS/MDOS* compatible floppies.

The customer must write the binary file name and company name on the disk with a felt-tip-pen. The minimum EFDOS/MDOS* system files, as well as the absolute binary object file (Filename .LO type of file) from the 6805 cross assembler, must be on the disk. An object file made from a memory dump using the ROLLOUT command is also acceptable. Consider submitting a source listing as well as the following files: filename .LX (DEVI-CE/EXORCiser loadable format) and filename .SA (ASCII Source Code). These files will of course be kept confidential and are used 1) to speed up the process in-house if any problems arise, and 2) to speed up the user-to-factory interface if the user finds any software errors and needs assistance quickly from THOMSON SEMICONDUCTEURS factory representatives.

EFDOS is THOMSON SEMICONDUCTEURS' Disk Operating System available on development systems such as DEVICE,...


MDOS* is MOTOROLA's Disk Operating System available on development systems such as EXORciser,...

*Requires prior factory approval.

Whenever ordering a custom MCU is required, please contact your local THOMSON SEMICONDUCTEURS representative or THOMSON SEMICONDUCTEURS distributor and/or complete and send the attached "MCU customer ordering sheet" to your local THOMSON SEMICONDUCTEURS representative.

EXORciser is a registered trademark of MOTOROLA Inc.

ORDERING INFORMATION



These specifications are subject to change without notice.

Please inquire with our sales offices about the availability of the different products.

Printed in France



ADVANCE INFORMATION

The EF6805U2 Microcomputer Unit (MCU) is a member of the 6805 Family of low-cost single-chip Microcomputers. The 8-bit microcomputer contains a CPU, on-chip CLOCK, ROM, RAM, I/O, and TIMER. It is designed for the user who needs an economical microcomputer with the proven capabilities of the 6800-based instruction set. A comparison of the key features of several members of the 6805 Family of microcomputers is shown at the end of this data sheet. The following are some of the hardware and software highlights of the EF6805U2 MCU.

HARDWARE FEATURES

- 32 TTL/CMOS Compatible I/O Lines
 24 Bidirectional (8 Lines are LED Compatible)
 8 Input-Only
- 2048 Bytes of User ROM
- 64 Bytes of RAM
- Self-Check Mode
- Zero-Crossing Detect/Interrupt
- Internal 8-Bit Timer with 7-Bit Mask Programmable Prescaler and Clock Source
- 5 V Single Supply

SOFTWARE FEATURES


- 10 Powerful Addressing Modes
- Byte Efficient Instruction Set with True Bit Manipulation, Bit Test, and Branch Instructions
- Single Instruction Memory Examine/Change
- Powerful Indexed Addressing for Tables
- Full Set of Conditional Branches
- Memory Usable as Register/Flags
- Complete Development System Support on DEVICE[®].


USER SELECTABLE OPTIONS

- Internal 8-Bit Timer with Selectable Clock Source (External Timer Input or Internal Machine Clock)
- Timer Prescaler Option (7 Bits, 2ⁿ)
- 8 Bidirectional I/O Lines with TTL or TTL/CMOS Interface Option
- 8 Bidirectional I/O Lines with TTL or Open-Drain Interface Option
- Didirectional is of Lines with TTE of Open-Drain Interface Option
- Crystal or Low-Cost Resistor Oscillator Option
- Low Voltage Inhibit Option
- Vectored Interrupts Timer, Software, and External
- User Callable Self-Check Subroutines

 ${\sf DEVICE}^{\textstyle{\textcircled{\bf R}}} \ {\sf is} \ {\sf THOMSON} \ {\sf SEMICONDUCTEURS'} \ development/emulation \ tool.$

HMOS





JANUARY 1987 1/26




FIGURE 1 - EF6805U2 HMOS MICROCOMPUTER BLOCK DIAGRAM

MAXIMUM RATING

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to + 7.0	٧
Input Voltage (Except TIMER in Self-Check Mode and Open-Drain Inputs)	Vin	-0.3 to + 7.0	٧
Input Voltage (Open-Drain Pins, TIMER Pin in Self-Check Mode)	Vin	-0.3 to + 15.0	٧
Operating Temperature Range V suffix (T _L to T _H) V suffix	TA	0 to + 70 40 to + 85 40 to + 105	°C
Storage Temperature Range	T _{stg}	-55 to + 150	°C
Junction Temperature Plastic Package PLCC	Т	150 150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \leq V_{in}$ or V_{out} ! $\leq V_{CC}$. Reliability of operation is enhanced if unused inputs except EXTAL are tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{CC}).

THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance Plastic PLCC	θ_{JA}	50 80	°C/W

POWER CONSIDERATIONS

The average chip-junction temperature, T_J, in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \bullet \theta_{JA}) \tag{1}$$

Where:

TA = Ambient Temperature, °C

θJA = Package Thermal Resistance, Junction-to-Ambient, °C/W

PD = PINT + PPORT

PINT = ICC × VCC, Watts - Chip Internal Power

PPORT = Port Power Dissipation, Watts - User Determined

For most applications PPORT INT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between PD and TJ (if PPORT is neglected) is:

$$P_D = K + (T_1 + 273 ^{\circ}C)$$

(2)

Solving equations 1 and 2 for K gives:

$$K = PD \bullet (TA + 273 \circ C) + \theta JA \bullet PD^2$$

(3)

Where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring P_D (at equilibrium) for a known T_A . Using this value of K the values of P_D and T_J can be obtained by solving equations (1) and (2) iteratively for any value of T_A .

$\textbf{ELECTRICAL CHARACTERISTICS} \quad \text{(V}_{CC} = +5.25 \text{ Vdc} \pm 0.5 \text{ Vdc}, \text{V}_{SS} = 0 \text{ Vdc}, \text{T}_{A} = \text{T}_{L} \text{ to T}_{H} \text{ Unless Otherwise Noted)}$

Characteristic	Symbol	Min	Тур	Max	Unit
Input High Voltage RESET (4.75 ≤ V _{CC} ≤ 5.75) (V _{CC} < 4.75) INT (4.75 ≤ V _{CC} ≤ 5.75) (V _{CC} < 4.75) All Other (Except Timer)	∨ін	4.0 V _{CC} - 0.5 4.0 V _{CC} - 0.5 2.0	- - •	Vcc Vcc Vcc Vcc	V
Input High Voltage Timer Timer Mode Self-Check Mode	VIH	2.0 9.0	_ 10.0	V _{CC} + 1.0 15.0	٧
Input Low Voltage RESET INT All Other	VIL	V _{SS} V _{SS} V _{SS}	-	0.8 1.5 0.8	V
RESET Hysteresis Voltages (See Figures 10,11 and 12) "Out of Reset" "Into Reset"	VIRES +	2.1 0.8	_	4.0 2.0	٧
INT Zero Crossing Input Voltage, Through a Capacitor	VINT	2	-	4	V _{ac p-p}
Power Dissipation — (No Port Loading, VCC = 5.75 V) $T_A = 0^{\circ}C$ $T_A = -40^{\circ}C$	PD	-	520 580	740 800	mW
Input Capacitance EXTAL All Other	C _{in}		25 10	_	pF
Low Voltage Recover	VLVR	-	-	4.75	V
Low Voltage Inhibit	VLVI	2.75	3.75	4.70	٧
Input Current TIMER (V _{in} = 0.4 V)	lin		_	20	μА
INT (Vin= 2.4 V to VCC)		-	20	50	
EXTAL (Vin= 2.4 V to VCC - Crystal Option)		-	-	10	
(Vin= 0.4 V - Crystal Option)		-	-	-1600	
RESET (V _{in} = 0.8 V) - External Capacitor Charging Current		-4.0	-	-40	

^{*}Due to internal biasing this input (when unused) floats to approximately 2.2 V.

SWITCHING CHARACTERISTICS (V_{CC} =+ 5.25 Vdc ± 0.5 Vdc, V_{SS} = 0 Vdc, T_A = T_L to T_H Unless Otherwise Noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Oscillator Frequency	fosc	0.4	-	4.2	MHz
Cycle Time (4/f _{OSC})	t _{cyc}	0.95	-	10	μs
INT, INT2, and TIMER Pulse Width (See Interrupt Section)	tWL, tWH	t _{cyc} + 250	-	-	ns
RESET Pulse Width	tRWL	t _{cyc} + 250	-	-	ns
INT Zero-Crossing Detection Input Frequency	fINT	0.03	_	1	kHz
External Clock Input Duty Cycle (EXTAL)		40	50	60	%
Crystal Oscillator Start-Up Time *		_	_	100	ms

^{*} See Figure 16 for typical crystal parameters

PORT ELECTRICAL CHARACTERISTICS (V_{CC} \Rightarrow 5.25 Vdc \pm 0.5 Vdc, V_{SS} = 0 Vdc, T_A = T_L to T_H Unless Otherwise Noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Port A with CM	OS Drive Enabled				
Output Low Voltage (I _{Load} = 1.6 mA)	√ VOL	-	_	0.4	V
Output High Voltage	Voн				v
Load= -100 μA	l l	2.4	_	-	
I _{Load} = -17 μA		V _{CC} - 1.0			
Input High Voltage (I _{Load} = -300 μA max.)	VIH	2.0	-	Vcc	V
Input Low Voltage (ILoad= -500 µs max.)	VIL	VSS		0.8	V
High Z State Input Current (V _{in} = 2.0 V to V _{CC})	ήн	-	_	-300	μА
High Z State Input Current (V _{in} = 0.4 V)	liL.	-		-500	μА
Po	rt B			-	
Output Low Voltage	VOL				V
1 _{Load} = 3.2 mA	1	1 - 1	_	0.4	1
I _{Load} = 10 mA (Sink)				1.0	
Output High Voltage I _{Load} = -200 μA	VOH	2.4			V
Darlington Current Drive (Source) VO = 1.5 V	Іон	-1.0		-10	mA
Input High Voltage	VIН	2.0	_	Vcc	V
Input Low Voltage	VIL	V _{SS}		0.8	V
High Z State Input Current	ITSI	- 1	<2	10	μА
Port C and Port A with	h CMOS Drive Dis	abled			
Output Low Voltage I Load = 1.6 mA	VOL	T - T	_	0.4	V
Output High Voltage I _{Load} = -100 μA	Voн	2.4		T -	V
Input High Voltage	VIH	2.0	_	Vcc	٧
Input Low Voltage	VIL	VSS		0.8	V
High Z State Input Current	ITSI	-	<2	10	μs
Port C (Open	-Drain Option)				
Input High Voltage	VIH	2.0	_	13.0	V
Input Low Voltage	VIL	VSS		0.8	V
Input Leakage Current	LOD	-	<3	15	μΑ
Output Low Voltage I Load= 1.6 mA	V _{OL}	1 -		0.4	V
	Port D				
Input High Voltage	VIH	2.0	-	Vcc	V
Input Low Voltage	VIL	VSS		0.8	V
Input Current	lin		<1	5	μA




FIGURE 2 - TTL EQUIVALENT TEST LOAD

(PORT B)




FIGURE 4 – TTL EQUIVALENT TEST LOAD
(PORTS A AND C)

SIGNAL DESCRIPTION

The input and output signals for the MCU, shown in Figure 1, are described in the following paragraphs.

V_{CC} AND V_{SS} - Power is supplied to the MCU using these two pins. V_{CC} is power and V_{SS} is the ground connection.

INT — This pin provides the capability for asynchronously applying an external interrupt to the MCU. Refer to Interrupts Section for additional information.

XTAL AND EXTAL — These pins provide control input for the on-chip clock oscillator circuit. A crystal, a resistor, or an external signal, depending on user selectable manufacturing mask option, can be connected to these pins to provide a system clock with various degrees of stability/cost tradeoffs. Lead length and stray capacitance on these two pins should be minimized. Refer to Internal Clock Generator Options Section for recommendations about these inputs.

NUM (NOM USER MODE) - This pin is not for user application and must be connected to V_{SS} .

TIMER — The pin allows an external input to be used to control the internal timer circuitry and also to initiate the self test program. Refer to Timer Section for additional information about the timer circuitry.

RESET — This pin allows resetting of the MCU at times other than the automatic resetting capability already in the MCU. The MCU can be reset by pulling RESET low. Refer to Resets Section for additional information.




FIGURE 3 -- CMOS EQUIVALENT TEST LOAD

(PORT A)




FIGURE 5 - OPEN - DRAIN EQUIVALENT TEST LOAD


(PORT C)

INPUT/OUTPUT LINES (PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD7) — These 32 lines are arranged into four 8-bit ports (A, B, C, and D). Ports A, B, and C are programmable as either inputs or outputs under software control of the data direction registers (DDRs). Port D is for digital input only and bit 6 may be used for a second interrupt INT2. Refer to Input/Output Section and Interrupts Section for additional information.

MEMORY — The MCU is capable of addressing 4096 bytes of memory and I/O registers with its program counter. The EF6805U2 MCU has implemented 2314 of these bytes. This consists of: 2048 user ROM bytes, 192 self-check ROM bytes, 64 user RAM bytes, 7 port I/O bytes, 2 timer registers, and a miscellaneous register; see Figure 6 for the Address map. The user ROM has been split into three areas. The main user ROM area is from \$080 to \$OFF and from \$700 to \$F37. The last 8 user ROM locations at the bottom of memory are for the interrupt vectors.


The MCU reserves the first 16 memory locations for I/O features, of which 10 have been implemented. These locations are used for the ports, the port DDRs, the timer and the INT2 miscellaneous register, and the 64 RAM bytes, 31 bytes are shared with the stack area. The stack must be used with care when data shares the stack area.

The shared stack area is used during the processing of an interrupt or subroutine calls to save the contents of the CPU state. The register contents are pushed onto the stack in the order shown in Figure 7. Since the stack pointer decrements during pushes, the low order byte (PCL) of the program.



^{*}Caution: Data Direction Registers (DDRs) are write-only; they read as \$FF.

FIGURE 6 - EF6805U2 MCU ADDRESS MAP



^{*}For subroutine calls, only PCH and PCL are stacked

FIGURE 7 - INTERRUPT STACKING ORDER

CENTRAL PROCESSING UNIT

The CPU of the EF6805 Family is implemented independently from the I/O or memory configuration. Consequently, it can be treated as an independent central processor communicating with I/O and memory via internal address, data, and control buses.

REGISTERS

The 6805 Family CPU has five registers available to the programmer. They are shown in Figure 8 and are explained in the following paragraphs.

ACCUMULATOR (A) — The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.

INDEX REGISTER (X) — The index register is an 8-bit register used for the indexed addressing mode. It contains an 8-bit value that may be added to an instruction value to create an effective address. The index register can also be used for data manipulations using the read-modify-write instructions. The Index Register may also be used as a temporary storage area.




FIGURE 8 - PROGRAMMING MODEL

PROGRAM COUNTER (PC) — The Program Counter is a 12 bit register that contains the address of the next instruction to be executed.

STACK POINTER (SP) — The stack pointer is a 12-bit register that contains the address of the next free location on the stack. During an MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set to location \$07F. The stack pointer is then decremented as data is pushed onto the stack and incremented as data is then pulled from the stack. The seven most significant bits of the stack pointer are permanently set to 0000011. Subroutines and interrupts may be nested down to location \$061 (31 bytes maximum) which allows the programmer to use up to 15 levels of subroutine calls (less if interrupts are allowed).

CONDITION CODE REGISTER (CC) — The condition code register is a 5-bit register in which four bits are used to indicate the results of the instruction just executed. These bits can be individually tested by a program and specific action taken as a result of their state. Each bit is explained in the following paragraphs.

Half Carry (H) — Set during ADD and ADC operations to indicate that a carry occurred between bits 3 and 4.

Interrupt (I) — When this bit is set, the timer and external interrupts (INT and INT2) are masked (disabled). If an interrupt occurs while this bit is set, the interrupt is latched and is processed as soon as the interrupt bit is cleared.

Negative (N) — When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was negative (bit 7 in the result is a logical "1").

Zero (Z) — When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was zero.

Carry/Borrow (C) — When set, this bit indicates that a carry or borrow out of the Arithmetic Logic Unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions plus shifts and rotates.

TIMER

The timer circuitry for the MC6805U2 is shown in Figure 10. The 8-bit counter may be loaded under program control and is decremented toward zero by the clock input (or prescaler output). When the timer reaches zero, the timer interrupt request bit (bit 7) in the timer control requ ister (TCR) is set. The timer interrupt can be masked (disabled) by setting the timer interrupt mask bit (bit 6) in the TCR. The interrupt bit (I bit) in the condition code register also prevents a timer interrupt from being processed. The MCU responds to this interrupt by saving the present CPU state on the stack, fetching the timer interrupt vector from locations \$FF8 and \$FF9 and executing the interrupt routine (see RESET, CLOCK, AND INTERRUPT STRUCTURE SECTIONS). The timer interrupt request bit must be cleared by software. The TIMER and INT2 share the same interrupt vector. The interrupt routine must check the request bits to determine the source of the interrupt.

The clock input to the timer can be from an external source (decrementing of timer counter occurs on a positive transition of the external source) applied to the TIMER input pin, or it can be the internal phase two signal. Three machine cycles are required for a change in state of the TIMER pin to decrement the timer prescaler. The maximum frequency of a signal that can be recognized by the TIMER pin logic is dependent on the parameter labeled twy. The pin logic that recognizes the high state on the pin must also recognize the low state on the pin in order to "re-arm" the internal logic. Therefore, the period can be calculated as follows (assumes 50/50 duty cycle for a given period):

$$t_{cyc} \times 2 + 250 \text{ ns} = period} = \frac{1}{freq}$$

The periods is not simply twH + twL. This computation is allowable, but it does reduce the maximum allowable frequency by defining an unnecessarily longer period (250 nanoseconds times two).

When the phase two signal is used as the source, it can be gated by an input applied to the TIMER input pin allowing the user to easily perform pulse-width measurements. The source of the clock input is one of the mask options that is specified before manufacture of the MCU.

NOTE

For ungated phase two clock input to the timer prescaler, the TIMER pin should be tied to V_{CC} .

A prescaler option, divide by 2ⁿ, can be applied to the clock input that extends the timing interval up to a maximum of 128 counts before decrementing the counter. This prescaling mask option is also specified before manufacture. To avoid truncation errors, the prescaler is cleared when bit 3 of the timer control register is written to a logic one (this bit always reads a logic zero). See Figure 9.

7	6	5	4	3	2	1	0	
		1	1		1	1	1	\$009

TCR7-Timer Interrupt Request Status Bit: Set when TDR goes to zero; must be cleared by software. Cleared to 0 by Reset.

TCR6-Timer Interrupt Mask Bit: 1= timer interrupt masked (disabled). Set to 1 by Reset.

TCR3 - Clear prescaler always reads as a 0; clears prescaler when written to a logic "1".

TCR Bits 5, 4, 2, 1, 0 reads "1s" - unused bits.

FIGURE 9 - TIMER CONTROL REGISTER (TCR)

The timer continues to count past zero, falling through to \$FF from \$00 and then continuing the countdown. Thus, the counter can be read at any time by reading the timer data register (TDR). This allows a program to determine the length of time since a timer interrupt has occurred, and not disturb the counting process.

At power up or reset, the prescaler and counter are initialized with all logic ones; the timer interrupt request bit (bit 7) is cleared and the timer interrupt mask bit (bit 6) is set.




FIGURE 10 - TIMER BLOCK DIAGRAM

SELF-CHECK

The self-check capability of the EF6805U2MCU provides an internal check to determine if the part is functional. Connect the MCU as shown in Figure 11 and monitor the output of Port C bit 3 for an oscillation of approximately 7 Hz. A 10-volt level (through a 10 k resistor) on the timer input, pin 8 and pressing then releasing the RESET button, energizes the ROM-based self-check feature. The self-check program exercises the RAM, ROM, TIMER, interrupts, and I/O ports.

Several of the self-check subroutines can be called by a user program with a JSR or BSR instruction. They are the RAM, ROM, tests. The timer routine may also be called if the timer input is the internal \$\frac{4}{2}\$ clock.


To call those subroutines in customer applications, please contact your local THOMSON SEMICONDUCTEURS sales office in order to obtain the complete description of the self-check program and the entrance/exit conditions.

RAM SELF-CHECK SUBROUTINE — The RAM self-check is called at location \$F6F and returns with the Z bit clear if any error is detected; otherwise the Z bit is set. The walking diagnostic pattern method is used on the EF6805U2.

The RAM test must be called with the stack pointer at \$07F. When run, the test checks every RAM cell except for \$07F and \$07E which are assumed to contain the return address.

The A and X registers and all RAM locations except \$07F and \$07E are modified.

ROM CHECKSUM SUBROUTINE — The ROM self-check is called at location \$F8A. If any error is detected, it returns with the Z bit cleared; otherwise Z = 1, X = 0 on return, and A is zero if the test passes. RAM location \$040 to \$043 is overwritten. The checksum is the complement of the execution OR of the contents of the user ROM.



^{*}This connection depends on clock oscillator user selectable mask option. Use jumper if the RC mask option is selected.

FIGURE 11 - SELF-CHECK CONNECTIONS

LED Meanings

PC0	PC1	PC2	PC3	Remarks [1:LED ON; 0:LED OFF]
1	0	1	0	Bad I/O
0	0	1	0	Bad Timer
1	1	0	0	Bad RAM
0	1	0	0	Bad ROM
0	0	0	0	Bad Interrupts or Request Flag
	AllFl	ashing		Good Device

Anything else bad Device, Bad Port C, etc.

TIMER SELF-CHECK SUBROUTINE — The timer self-check is called at location \$FCF and returns with the Z bit cleared if any error was found; otherwise Z=1.

In order to work correctly as a user subroutine, the internal \$2 clock must be the clocking source and interrupts must be disabled. Also, on exit, the clock is running and the interrupt mask is not set so the caller must protect from interrupts if

necessary.

The A and X register contents are lost. The timer self-check routine counts how many times the clock counts in 128 cycles. The number of counts should be a power of 2 since the prescaler is a power of 2. If not, the timer is probably not counting correctly. The routine also detects a timer which is not running.

RESET

The MCU can be reset three ways: by initial powerup, by the external reset input (RESET) and by an optional internal low-voltage detect circuit. The RESET input consists mainly of a Schmitt trigger which senses the RESET line logic level. A typical reset Schmitt trigger hysteresis curve is shown in Figure 12. The Schmitt trigger provides an internal reset voltage if it senses a logical zero on the RESET pin.

Power-On Reset (POR) — An internal reset is generated upon powerup that allows the internal clock generator to stabilize. A delay of tRHL milliseconds is required before allowing the RESET input to go high. Refer to the power and reset timing diagram of Figure 13. Connecting a capacitor to the RESET input (as illustrated in Figure 14) typically provides sufficient delay. During powerup, the Schmitt trigger switches on (removes reset) when RESET rises to VIRESA.




FIGURE 12 - TYPICAL RESET SCHMITT TRIGGER HYSTERESIS




FIGURE 13 - POWER AND RESET TIMING




FIGURE 14 - RESET CONFIGURATION

External Reset Input – The MCU will be reset if a logical zero is applied to the RESET input for a period longer than one machine cycle (t_{Cyc}). Under this type of reset, the Schmitt trigger switches off at VIRES— to provide an internal reset voltage.

Low-Voltage Inhibit (LVI) — The optional low-voltage detection circuit causes a reset of the MCU if the power supply voltage falls below a certain level (V_V)I). The only requirement is that VCC remains at or below the V_V), threshold for one t_{CVC} minimum. In typical applications, the V_{CC} bus filter capacitor will eliminate negative-going voltage glitches of less than one t_{CVC}. The output from the low-voltage detector is connected directly to the internal reset circuitry. It also forces the RESET pin low via a strong discharge device through a resistor. The internal reset will be removed once the power supply voltage rises above a recovery level (V_{LVR}), at which time a normal power-on-reset occurs.

INTERNAL CLOCK GENERATOR OPTIONS

The internal clock generator circuit is designed to require a minimum of external components. A crystal, a resistor, a jumper wire, or an external signal may be used to generate a system clock with various stability/cost tradeoffs. The oscillator frequency is internally divided by four to produce the internal system clocks. A manufacturing mask option is used to select crystal or resistor operation.


The different connection methods are shown in Figure 15. Crystal specifications and suggested PC board layouts are given in Figure 16. A resistor selection graph is given in Figure 17.


The crystal oscillator start-up time is a function of many variables: crystal parameters (especially RS), oscillator load capacitances, IC parameters, ambient temperature, and supply voltage. To ensure rapid oscillator start up, neither the crystal characteristics nor the load capacitances should exceed recommendations.


When utilizing the on-board oscillator, the MCU should remain in a reset condition (reset pin voltage below VIRES+) until the oscillator has stabilized at its operating frequency. Several factors are involved in calculating the external reset capacitor required to satisfy this condition: the oscillator start-up voltage, the oscillator stabilization time, the minimum VIRES+, and the reset charging current specification.


Once VCC minimum is reached, the external $\overline{\text{RESET}}$ capacitor will begin to charge at a rate dependent on the capacitor value. The charging current is supplied from VCC through a large resistor, so it appears almost like a constant current source until the reset voltage rises above VIRES $_{\star}$. Therefore, the $\overline{\text{RESET}}$ pin will charge at approximately:

(VIRES+)•Cext = IRES • tRHL Assuming the external capacitor is initially discharged.









NOTE: The recommended C_L value with a 4.0 MHz crystal is 27 pF, maximum, including system distributed capacitance. There is an internal capacitance of approximately 25 pF on the XTAL pin. For crystal frequencies other than 4 MHz, the total capacitance on each pin should be scaled as the inverse of the frequency ratio. For example, with a 2 MHz crystal, use approximately 50 pF on EXTAL and approximately 25 pF on XTAL. The exact value depends on the Motional-Arm parameters of the crystal used.

FIGURE 15 - CLOCK GENERATOR OPTIONS




FIGURE 16 - CRYSTAL MOTIONAL ARM PARAMETERS
AND SUGGESTED PC BOARD LAYOUT




FIGURE 17 – TYPICAL FREQUENCY SELECTION FOR RESISTOR (OSCILLATOR OPTION)

INTERRUPTS

The microcomputers can be interrupted four different ways: through the external interrupt (\overline{INT}) input pin, the internal timer interrupt request, the external port D bit 6 $(\overline{INT2})$ input pin, or the software interrupt instruction (SWI). When any interrupt occurs: the current instruction (including SWI) is completed, processing is suspended, the present CPU state is pushed onto the stack, the interrupt bit (I) in the condition code register is set, the address of the interrupt routine is obtained from the appropriate interrupt vector address, and the interrupt routine is executed. Stacking the CPU register, setting the I bit, and vector fetching require a total of 11 $t_{\rm CyC}$ periods for completion. A flowchart of the interrupt sequence is shown in Figure 18. The interrupt service routine must

end with a return from interrupt (RTI) instruction which allows the MCU to resume processing of the program prior to the interrupt (by unstacking the previous CPU state). Unlike RESET, hardware interrupts do not cause the current instruction execution to be halted, but are considered pending until the current instruction execution is complete.

When the current instruction is complete, the processor checks all pending hardware interrupts and if unmasked, proceeds with interrupt processing; otherwise the next instruction is fetched and executed. Note that masked interrupts are latched for later interrupt service.

If both an external interrupt and a timer interrupt are pending at the end of an instruction execution, the external interrupt is serviced first. The SWI is executed as any other instruction.




FIGURE 18 - RESET AND INTERRUPT PROCCESSING FLOWCHARD

NOTE

The timer and INT2 interrupts share the same vector address. The interrupt routine must determine the source by examining the interrupt request bits (TCR b7 and MR b7). Both TCR b7 and MR b7 can only be written to zero by software.


The external interrupt, $\overline{\text{INT}}$ and $\overline{\text{INT2}}$, are synchronized and then latched on the falling edge of the input signal. The $\overline{\text{INT2}}$ interrupt has an interrupt request bit (bit 7) and a mask bit (bit 6) located in the miscellaneous register (MR). The $\overline{\text{INT2}}$ interrupt is inhibited when the mask bit is set. The $\overline{\text{INT2}}$ is always read as a digital input on port D. The $\overline{\text{INT2}}$ and timer interrupt request bits, if set, cause the MCU to process an interrupt when the condition code I bit is clear.

A sinusoidal input signal (f_{INT} maximum) can be used to generate an external interrupt for use as a zero-crossing detector. This allows applications such as servicing time-of-day routines and engaging/disengaging ac power control devices. Off-chip full wave rectification provides an interrupt at every zero crossing of the ac signal and thereby provides a 2f clock. See Figure 19.

NOTE

The $\overline{\text{INT}}$ (pin 3) is internally biased at approximately 2.2 V due to the internal zero-crossing detection.


A software interrupt (SWI) is an executable instruction which is executed regardless of the state of the 1 bit in the condition code register. SWIs are usually used as breakpoints for debugging or as system calls.



Bit 7 – Conversion Complete Status Flag: Set when conversion is complete; cleared only on a write to ACR.

Readable, not writable

Bits 2, 1, 0 — A/D input Mux Selection (See Table 2). Bits 6, 5, 4, 3 read as "1s"—unused bits.



(a) Zero-Crossing Interrupt

(b) Digital-Signal Interrupt





FIGURE 19 - TYPICAL INTERRUPT CIRCUITS


INPUT/OUTPUT CIRCUITRY

There are 32 input/output pins. The INT pin may be polled with branch instructions to provide an additional input pin. All pins on ports A, B, and C are programmable as either inputs or outputs under software control of the corresponding data direction register (DDR). See below I/O port control registers configuration. The port I/O programming is accomplished by writing the corresponding bit in the port DDR to a logic one for output or a logic zero for input. On reset all the DDRs are initialized to a logic zero state, placing the ports in the input mode. The port output registers are not initialized on reset and should be initialized by software before changing the DDRs from input to output. A read operation on a port programmed as an output will read the contents of the output latch regardless of the logic levels at the output pin, due to output loading. Refer to Figure 20.

PORT DATA REGISTER



- (1) Write Only; reads as all "1s"
- (2) 1 = Output, 0 = Input Cleared to 0 by Reset
- (3) Port A Addr = \$004 Port B Addr = \$005 Port C Addr = \$006



Data Direction Register Bit	Latched Output Data Bit	Output State	Input To MCU
1	0	0	0
1 1	1	1	1
0	×	High-Z **	Pin

*DDR is a write-only register and reads as all "1s".
** Ports B. and C are three-state ports.

Port A has optional internal pullup devices to provide CMOS data drive capability. See Electrical Characteristics tables for complete information.

FIGURE 20 - TYPICAL PORT I/O CIRCUITRY

All input/output lines are TTL compatible as both inputs and outputs. Port A lines are CMOS compatible as outputs (mask option) while port B, C, and D lines are CMOS compatible as inputs. Port D lines are input only; thus, there is no corresponding DDR. When programmed as outputs, port B is capable of sinking 10 milliamperes and sourcing 1 milliampere on each pin.

The address map (Figure 6) gives the addresses of data registers and data direction registers. Figure 21 provides some examples of port connections.


CAUTION


The corresponding DDRs for ports A, B, and C are write-only registers (registers at \$004, \$005, \$006).

A read operation on these registers is undefined. Since BSET and BCLR are read-modify-write in function, they cannot be used to set or clear a single DDR bit (all "unaffected" bits would be set). It is recommended that all DDR bits in a port be written using a single-store instruction.

The latched output data bit (see Figure 20) must always be written. Therefore, any write to a port writes all of its data bits even though the port DDR is set to input. This may be used to initialize the data register and avoid undefined outputs; however, care must be exercised when using read-modify-write instructions, since the data read corresponds to the pin level if the DDR is an input (zero) and corresponds to the latched output data when the DDR is an output (one).

(a) Output Modes








FIGURE 21 - TYPICAL PORT CONNECTIONS

BIT MANIPULATION

The EF6805U2 as the ability to set or clear any single RAM or I/O bit (except the data direction registers) with a single instruction (BSET, BCLR) (see Caution below). Any bit in page zero can be tested using the BRSET and BRCLR instructions and the program branches as a result of its state. The carry bit equals the value of the bit references by BRSET or BRCLR. The capability to working with any bit in RAM, ROM, or I/O allows the user to have individual flags in RAM or to handle single I/O bits as control lines.

CAUTION

The corresponding data direction registers for ports A, B, and C are write-only registers (locations \$004, \$005, and \$006). A read operation on these registers is undefined. Since BSET

and BCLR are read-modify-write functions, they cannot be used to set a data direction register bit (all "unaffected" bits would be set). It is recommended that all data direction register bits in a port be written using a single-store instruction.

The coding examples shown in Figure 22 illustrate the usefulness of the bit manipulation and test instruction. Assume that the microcomputer is to communicate with an external serial device. The external device has a data ready signal, a data output line, and a clock line to clock data one bit at a time, least significant bit first, out of the device. The microcomputer waits until the data is ready, clocks the external device, picks up the data in the carry flag, clears the clock line, and finally accumulates the data bit in a random-access memory location.



FIGURE 22 - BIT MANIPULATION EXAMPLE

ADDRESSING MODES

The EF6805U2 MCU has ten addressing modes available for use by the programmer. They are explained briefly in the following paragraphs. For additional details and graphical illustrations, refer to the EF6805 Family Users Manual.

The term "effective address" (EA) is used in describing the addressing modes. EA is defined as the address from which the argument for an instruction is fetched or stored.

IMMEDIATE — In the immediate addressing mode, the operand is contained in the byte immediately following the opcode. The immediate addressing mode is used to access constants which do not change during program execution (e.g., a constant used to initialize a loop counter).

DIRECT — In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single 2-byte instruction. This address area includes all on-chip RAM and I/O registers and 128 bytes of ROM. Direct addressing is an effective use of both memory and time.

EXTENDED — In the extended addressing mode, the effective address of the argument is contained in the two bytes following the opcode. Instructions with extended addressing mode are capable of referencing arguments anywhere in memory with a single 3-byte instruction. When using the assembler, the user need not specify whether an instruction uses direct or extended addressing. The assembler automatically selects the shortest form of the instruction.

RELATIVE — The relative addressing mode is only used in branch instructions. In relative addressing, the contents of the 8-bit signed byte following the opcode (the offset) is added to the PC if, and only if, the branch condition is true. Otherwise, control proceeds to the next instruction. The span of relative addressing is from —126 to +129 from the opcode address. The programmer need not worry about calculating the correct offset if he uses the assembler, since it calculates the proper offset and checks to see if it is within the span of the branch.

INDEXED, NO OFFSET — In the indexed, no offset addressing mode, the effective address of the argument is contained in the 8-bit index register. Thus, this addressing mode can access the first 256 memory locations. These instructions are only one byte long. This mode is often used to move a pointer through a table or to hold the address of a frequently referenced RAM or I/O location.

INDEXED, 8-BIT OFFSET — In the indexed, 8-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the unsigned byte following the opcode. This addressing mode is useful in selecting the kth element in an n element table. With this 2-byte instruction, k would typically be in X with the address of the beginning of the table in the instruction. As such, tables may begin anywhere within the first 256 addressable locations and could extend as far as location 510 (\$1FE is the last location at which the instruction may begin).

INDEXED, 16-BIT OFFSET — In the indexed, 16-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the two unsigned bytes following the opcode. This addressing mode can be used in a manner similar to indexed, 8-bit offset except that this 3-byte instruction allows tables to be anywhere in memory. As with direct and extended, the assembler determines the shortest form of indexed addressing.

BIT SET/CLEAR — In the bit set/clear addressing mode, the bit to be set or cleared is part of the opcode, and the byte following the opcode specifies the direct address of the byte in which the specified bit is to be set or cleared. Thus, any read/write bit in the first 256 locations of memory, including I/O, can be selectively set or cleared with a single 2-byte instruction.

CAUTION

The corresponding DDRs for ports A, B, and C are write-only registers (registers at \$004, \$005, \$006). A read operation on these registers is undefined. Since BSET and BCLR are read-modify-write in function, they cannot be used to set or clear a single DDR bit (all "unaffected" bits would be set). It is recommended that all DDR bits in a port must be written using a single-store instruction.

BIT TEST AND BRANCH — The bit test and branch addressing mode is a combination of direct addressing and relative addressing. The bit which is to be tested and condition (set or clear) is included in the opcode, and the address of the byte to be tested is in the single byte immediately following the opcode byte. The signed relative 8-bit offset in the third byte is added to the PC if the specified bit is set or cleared in the specified memory location. This single 3-byte

instruction allows the program to branch based on the condition of any readable bit in the first 256 locations of memory. The span of branching is from -125 to +130 from the opcode address. The state of the tested bit is also transferred to the carry bit of the condition code registers.

CAUTION

The corresponding DDRs for ports A, B, and C are write-only registers (registers at \$004, \$005, \$006). A read operation on these registers is undefined. Since BSET and BCLR are read-modify-write in function, they cannot be used to set or clear a single DDR bit (all "unaffected" bits would be set). It is recommonded that all DDR bits in a port must be written using a single-store instruction.

INHERENT — In the inherent addressing mode, all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index register or accumulator, as well as control instructions with no other arguments, are included in this mode. These instructions are one byte long.

INSTRUCTION SET

The EF6805U2 MCU has a set of 59 basic instructions, which when combined with the 10 addressing modes produce 207 usable opcodes. They can be divided into five different types: register/memory, read-modify-write, branch, bit manipulation, and control. The following paragraphs briefly explain each type. All the instructions within a given type are presented in individual tables.

REGISTER/MEMORY INSTRUCTIONS — Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The

jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to Table 1.

READ-MODIFY-WRITE INSTRUCTIONS — These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register; see Caution under Input/Output section. The test for negative or zero (TST) instruction is included in the read-modify-write instruction though it does not perform the write. Refer to Table 2.

BRANCH INSTRUCTIONS — The branch instructions cause a branch from the program when a certain condition is met. Refer to Table 3.

BIT MANIPULATION INSTRUCTIONS — The instructions are used on any bit in the first 256 bytes of the memory; One group either sets or clears. The other group performs the bit test and branch operations. Refer to Table 4.

CAUTION

The corresponding DDRs for ports A, B, and C are write-only registers (registers at \$004, \$005, \$006). A read operation on these registers is undefined. Since BSET and BCLR are read-modify-write in function, they cannot be used to set or clear a single DDR bit (all "unaffected" bits would be set). It is recommended that all DDR bits in a port must be written using a single-store instruction.

CONTROL INSTRUCTION — The control instructions control the MCU operations during program execution. Refer to Table 5.

ALPHABETICAL LISTING — The complete instruction set is given in alphabetical order in Table 6.

OPCODE MAP — Table 7 is an opcode map for the instruction used on the MCU.

TARLE 1 - REGISTER/MEMORY INSTRUCTIONS

					ABLE	1 - K	EGISTE	H/WE	MORT	INSTR	JUITO	142							
									А	ddressin	g Mod	es							
			Immed	iate		Direc	t		Extend	ed	(Index No Off		(8	Index		(1)	Index	
Function	Mnemonic	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op C∽de	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	OP Code	# Bytes	# Cycles
Load A from Memory	LDA	A6	2	2	B6	2	4	C6	3	5	F6	1	4	E6	2	5	D6	3	6
Load X from Memory	LDX	AE	2	2	BE	2	4	CE	3	5	FE	1	4	EE	2	5	DE	3	6
Store A in Memory	STA	-	-		B7	2	5	C7	3	6	F7	1	5	E 7	2	6	D7	3	7
Store X in Memory	STX	-			BF	2	5	CF	3	6	FF	1	5	EF	2	6	DF	3	7
Add Memory to A	ADD	AB	2	2	ВВ	2	4	СВ	3	5	FB	1	4	EB	2	5	DB	3	6
Add Memory and Carry to A	ADC	А9	2	2	В9	2	4	С9	3	5	F9	,	4	E9	2	5	D9	3	6
Subtract Memory	SUB	A0	2	2	BO	2	4	CO	3	5	FO	1	4	EO	2	5	DO	3	6
Subtract Memory from A with Borrow	SBC	A2	2	2	В2	2	4	C2	3	5	F2	1	4	E2	2	5	D2	3	6
AND Memory to A	AND	A4	2	2	В4	2	4	C4	3	5	F4	1	4	E4	2	5	D4	3	6
OR Memory with A	ORA	AA	2	2	ВА	2	4	CA	3	5	FA	1	4	EA	2	5	DA	3	6
Exclusive OR Memory with A	EOR	A8	2	2	В8	2	4	C8	3	5	F8	1	4	E8	2	5	D8	3	6
Arithmetic Compare A with Memory	СМР	A1	2	2	В1	2	4	C1	3	5	F1	1	4	E1	2	5	D1	3	6
Arithmetic Compare X with Memory	СРХ	А3	2	2	В3	2	4	С3	3	5	F3	1	4	E3	2	5	D3	3	6
Bit Test Memory with A (Logical Compare)	ВІТ	A5	2	2	85	2	4	C5	3	5	F5	1	4	E5	2	5	D5	3	6
Jump Unconditional	JMP	-			BC	2	3	CC	3	4	FC	1	3	EC	2	4	DC	3	5
Jump to Subroutine	JSR				BD	2	7	CD	3	8	FD	1	7	ED	2	8	DD	3	9

TABLE 2 - READ-MODIFY-WRITE INSTRUCTIONS

EF6805U2

								Addr	essing	Modes						
		11	nheren	t (A)	11	nheren	t (X)	Direct			(Indexe No Off		Indexed (8 Bit Offset)		
Function	Mnemonic	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Increment	INC	4C	1	4	5C	1	4	3C	2	6	7C	1	6	6C	2	7
Decrement	DEC	4A	1	4	5A	1	4	3A	2	6	7A	1	6	6A	2	7
Clear	CLR	4F	1	4	5F	1	4	3F	2	6	7F	1	6	6F	2	7
Complement	сом	43	1	4	53	1	4	33	2	6	73	1	6	63	2	7
Negate . (2's Complement)	NEG	40	1	4	50	1	4	30	2	6	70	1	6	60	2	7
Rotate Left Thru Carry	ROL	49	1	4	59	1	4	39	2	6	79	1	6	69	2	7
Rotate Right Thru Carry	ROR	46	1	4	56	1	4	36	2	6	76	1	6	66	2	7
Logical Shift Left	LSL	48	1	4	58	1	4	38	2	6	78	1	6	68	2	7
Logical Shift Right	LSR	44	1	4	54	1	4	34	2	6	74	1	6	64	2	7
Arithmetic Shift Right	ASR	47	1	4	57	1	4	37	2	6	77	1	6	67	2	7
Test for Negative or Zero	TST	4D	1	4	5D	1	4	3D	2	6	7D	1	6	6D	2	7

TABLE 3 - BRANCH INSTRUCTIONS

	Relative Addressing Mod									
		Op	#	#						
Function	Mnemonic	Code	Bytes	Cycles						
Branch Always	BRA	20	2	4						
Branch Never	BRN	21	2	4						
Branch IFF Higher	ВНІ	22	2	4						
Branch IFF Lower or Same	BLS	23	2	4						
Branch IFF Carry Clear	BCC	24	2	4						
(BranchIFFHigher or Same)	(BHS)	24	2	4						
Branch IFF Carry Set	BCS	25	2	4						
(Branch IFF Lower)	(BLO)	25	2	4						
Branch IFF Not Equal	BNE	26	2	4						
Branch IFF Equal	BEQ	27	2	4						
Branch I FF Half Carry Clear	внсс	28	2	4						
Branch IFF Half Carry Set	BHCS	29	2	4						
BranchIFF Plus	BPL	· 2A	2	4						
BranchIFF Minus	ВМІ	2B	2	4						
Branch IFF Interupt Mask Bit is Clear	вмс	2C	2	4						
BranchIFFInterrupt Mask Bit is Set	BMS	2D	2	4						
BranchIFFInterrupt Line is Low	BIL	2E	2	4						
Branch IFF Interrupt Line is High	ВІН	2F	2	4						
Branch to Subroutine	BSR	AD	2	8						

TABLE 4 - BIT MANIPULATION INSTRUCTIONS

		Addressing Modes									
		Bit Set/Clear Bit Test									
Function	Mnemonic	Op Code	# Bytes	# Cvcles	Op Code	# Bytes	# Cycles				
Branch IFF Bit n is set	BRSET n (n = 07)	_	-	-	2 • n	3	10				
Branch IFF Bit n is clear	BRCLR n (n = 0 7)	_		_	01 + 2 • n	3	10				
Set Bit n	BSET n (n = 0 7)	10 + 2 • n	2	7		_	_				
Clear bit n	BCLR n (n = 07)	11 + 2 • n	2	7	_	_	_				

TABLE 5 - CONTROL INSTRUCTIONS

			Inherent	
_		Op	#	#.
Function	Mnemonic	Code	Bytes	Cycles
Transfer A to X	TAX	97	1	2
Transfer X to A	TXA	9F	1	2
Set Carry Bit	SEC	99	1	2
Clear Carry Bit	CLC	98	1	2
Set Interrupt Mask Bit	SEI	9B	1	2
Clear Interrupt Mask Bit	CLI	9A	1	2
Software Interrupt	SWI	83	1	11
Return from Subroutine	RTS	81	1	6
Return from Interrupt	RTI	80	1	9
Reset Stack Pointer	RSP	9C	1	2
No-Operation	NOP	9D	1	2

TABLE 6 - INSTRUCTION SET

1	Addressing Modes										Co	ond	litio	n C	Code
Mnemonic	Inherent	Immediate	Direct		Relative	Indexed (No Offset)	(8 Bits)			Bit Test & Branch	н	1	N	z	С
ADC		Х	Х	X		X	Х	X			٨	•	٨	^	٨
ADD		х	Х	X		Х	X	X			٨	•	٨	Λ	٨
AND		Х	X	X		×	X	X			•	•	٨	^	•
ASL	Х		Х			×	X				•	•	٨	Λ	٨
ASR	X		Х			×	X				•	•	٨	1	1
BCC					X						•	•	•	•	•
BCLR									×		•	•	•	•	•
BCS					×						•	•	•	•	•
BEQ					X						•	•	•	•	•
внсс					X						•	•	•	•	•
BHCS					X				 	 	•	•	•	•	•
ВНІ				<u> </u>	X						•	•	•	•	•
BHS					×				!		•	•	•	•	•
BIH				 	×			 	 	 	•	•	•	•	•
BIL				 	×			 	 	 	•	•	•	•	•
BIT		X	X	×		X	×	X	 	 	•	•	^	1	•
BLO	<u> </u>				×			 	 		•	•	•	•	
BLS				 	×			 		 	•	•	•	•	•
BMC				ļ	X			 			•	•	•	•	•
BMI					X			 			•	•	•	•	-
BMS				ļ	×						-	•	•	•	•
BNE					X			ļ		ļ	-	•	•	•	
BPL					×						<u> </u>	-	-	_	ļ-
BRA				L						ļ	•	•	•	•	•
BRN					X						•	•	•	•	•
BRCLR										<u> </u>	•	•	•	•	•
										X	•	•	•	•	^
BRSET				ļ					L.	X	•	•	•	•	٨
BSET					, , , , , , , , , , , , , , , , , , ,				Х		•	•	•	•	•
BSR					X						•	•	•	•	•
CLL	X										•	•	•	•	0
CLI	X				L						•	0	•	•	•
CLR	X		X			X	X				•	•	0	1	•
CMP		Х	Х	X		Х	Х	×			•	•	^	^	1^
сом	Х		Х			Х	Х				•	•	^	^	1
CPX		Х	Х	Х		Х	Х	Х			•	•	٨	٨	٨
DEC	Х		Х			Х	Х				•	•	^	^	•
EOR		Х	X	Х		X	X	Х			•	•	٨	٨	•
INC	Х		X			Х	X				•	•	٨	٨	•
JMP			X	X		Х	Х	Х			•	•	•	•	•
JSR			X	X		Х	X	X			•	•	•	•	•
LDA		X	X	X		X	Х	X			•	•	٨	٨	•
LDX		Х	X	×		Х	X	X			•	•	٨	٨	•
LSL	Х		X			Х	Х				•	•	^	٨	^
LSR	X		Х			Х	X				•	•	_	^	^
NEQ	X		X		 	X	X				•	•	٨	٨	^
NOP	X										•	•	•	•	•
		×	Х	×		X	×	X	-		•	•	^	7	•
UKA I															
ORA ROL	×		X			X	X				•	•	٨	٨	٨

Condition Code Symbols:

H Half Carry (From Bit 3)

C Carry/Borrow
Λ Test and Set if True, Cleared Otherwise

I Interrupt Mask
N Negative (Sign Bit)
Z Zero

Not Affected

TABLE 6 - INSTRUCTION SET (CONTINUED)

	Addressing Modes													n C	ode
		Immediate	Direct	Extended	Relative	Indexed (No Offset)		Indexed (16 Bits)		Bit Test & Branch	н	_	Z	z	С
RTI	Х						L				?	?	?	?	?
RTS	X										•	•	•	•	•
SBC		X	Х	X		х	×	X			•	•	^	^	٨
SEC	Х										•	•	•	•	1
SEI	Х										•	1	•	•	•
STA			X	Х		×	X	X			•	•	٨	٨	•
STX			Х	X		х	X	X			•	•	٨	٨	•
SUB		×	X	Х		×	X	X			•	•	Λ	٨	٨
SWI	X	1					1			1	•	1	•	•	•
TAX	Х										•	•	•	•	•
TST	Х		Х			X	X				•	•	٨	٨	•
TXA	X										•	•	•	•	•

Condition Code Symbols:

- H Half Carry (From Bit 3)
- I Interrupt Mask
- C Carry/Borrow
- A Test and Set if True, Cleared Otherwise
- N Negative (Sign Bit)
- Z Zero

Not AffectedLoad CC Register From Stack

EF6805 HMOS FAMILY

Features	EF6805CT	E F6805P2	E F6805P4	E F6805P6	E F6805 R2	EF6805R3	E F6805T2	E F6805U2	E F6805U3	EF6805TV
Technology	HMOS	HMOS	HMOS	HMOS	HMOS	HMOS	HMOS	HMOS	HMOS	HMOS
Number of Pins	40	28	28	28	40	40	28	40	40	40
On-Chip RAM (Bytes)	240	64	112	64	64	112	64	64	112	96
On Chip User ROM (Bytes)	4096	1100	1100	1796	2048	3776	2508	2048	3776	6144
External Bus	Yes	None	None	None	None	None	None	None	None	None
Bidirectional I/O Lines	29	20	20	20	24	24	19	24	24	32
Unidirectional I/O Lines	None	None	None	None	6 Inputs	6 Inputs	None	8 Inputs	8 Inputs	None
Other I/O Features	Timer, UART	Timer	Timer	Timer	Timer,A/D	Timer,A/D	Timer, PLL	Timer	Timer	Timer,D/A
External Interrupt Inputs	3	1	1	1	2	2	2	2	2	1
STOP and WAIT	No	No	No	No	No	No	No	No	No	No

TABLE 7 - 6805 HMOS FAMILY INSTRUCTION SET OPCODE MAP

	Bit Ma	nipulation	Branch							ntrol		Register/Memory					
	BTB	BSC	REL	DIR	INH	INH	IX1	1X	INH	INH	JA:M	DIR	EXT	X2	IX1	X	
m Hi	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	H
0000	BRSETO	BSETO 2 BSC	BRA REL	NEG DIP	NEG INH	NEG INH	NEG 1X1	NEG IX	RTI 1 INH		SUB 1MM	SUB 2 DIR	SUB EXT	5 SUB	SUB IX1	SUB	
1 0001	BRCLRO B BTB	BCLRO BSC	BRN 2 REL		·				RTS		CMP	CMP 2 DIR	5 CMP	6 CMP	5 CMP	CMP	0001
2 0010	BRSET1	BSET1 BSC	4 BHI 2 REL								SBC	SBC DIR	SBC EXT	SBC X2	SBC IX1	SBC	2 0010
3 0011	BRCLR1	BCLR1 BSC	BLS REL	COM DIR	COMA	COMX	COM	6 COM	SWI		CPX	CPX 2 DIR	5 CPX 3 EXT	CPX 3 IX2	5 CPX	CPX IX	3 0011
4 0100	BRSET2	BSET2	BCC REL	LSR 2 DTR	LSRA	LSRX	LSR	6 LSR 1 IX			AND	AND	AND EXT	AND IX2	AND IX1	AND IX	0100
5 0101	BRCLR2	BCLR2	BCS REL								BIT 1MM	BIT DIR	BIT	BIT IX2	BIT	BIT	5 0101
6 0110	BRSET3	BSET3	BNE PEL	ROR 2 DIR	RORA	RORX	ROR 1X1	ROR			LDA	LDA DIR	5 LDA	5 LDA	LDA	LDA	6 0110
7 0111	BRCLR3 3 BTB	BCLR3 2 BSC	BEQ REL	ASR 2 DIR	ASRA	ASRX 1 INH	ASR	ASR		TAX 1 INH		STA DIR	STA 3 EXT	STA IX2	STA IXI	STA	7
8 1000	BRSET4	BSET4 2 BSC	BHCC REL	LSL 2 DIR	LSLA	LSLX	LSL	LSL		CLC	EOR 2 IMM	EOR DIR	EOR EXT	EOR IX2	EOR 2 IX1	EOR IX	1000
9 1001	BRCLR4 3 878	BCLR4 2 BSC	BHCS REL	ROL 2 DIR	ROLA	ROLX	ROL IXI	ROL IX		SEC 1 INH	2 ADC	ADC DIR	5 ADC	ADC 1X2	5 ADC	ADC IX	9 1001
A 1010	BRSET5	BSET5	BPL REL	DEC DIR	DECA	DECX	DEC IX1	, DEC :x		CLI INH	ORA MM	ORA DIR	ORA 3 EXT	ORA	ORA IX1	ORA	A 1010
B 1011	BRCLR5 3 618	BCLR5	BMI REL							SEI 1 INH	ADD IMM	ADD DIR	5 ADD 3 EXT	ADD IX2	5 ADD	, ADD ix	B 1011
C 1100	BRSET6	BSET6 BSC	BMC PEL	INC 2 DIR	INCA I INH	INCX	7 INC 2 1X1	6 INC		RSP 1 INH		JMP 2 DIR	JMP 3 EXT	5 JMP 3ix2	JMP 2 IX1	JMP	C 1100
D 1101	BRCLR6	BCLR6	BMS REL	TST DIR	TSTA	TSTX	7 TST 2 1x1	TST		NOP NOP	B BSR 2 REL	JSR 2 DIP	JSR 3 EXT	JSR 3 1×2	JSR X	JSR	D 1101
E 1110	BRSET7	BSET7	BIL REL								2 LDX	LDX 2 DIR	5 LDX 3 EXT	LDX	LDX	LDX	E 1110
,F,	BRCLR7	BCLR7	⁴ BIH	CLR DIR	CLRA	CLRX	CLR	CLR IX		TXA	ĺ	STX DIR	STX	STX	STX	STX	F 1111


Abbreviations for Address Modes

INH Inherent IMM Immediate DIR Direct EXT Extended REL Relative

BSC Bit Set/Clear


BTB Bit Test and Branch ١x Indexed (No Offset)

IX1 Indexed, 1 Byte (8-Bit) Offset IX2 Indexed, 2 Byte (16-Bit) Offset




EF6805U2

PHYSICAL DIMENSIONS





P SUFFIX PLASTIC PACKAGE




ORDERING INFORMATION

The information required when ordering a custom MCU is listed below. The ROM program may be transmitted to THOMSON SEMICONDUCTEURS on EPROM(s) or an EFDOS/MDOS* disk file.

To initiate a ROM pattern for the MCU, it is necessary to first contact your local THOMSON SEMICONDUCTEURS representative or distributor.

FPROMs

Two 2716 or one 2732 type EPROMs, programmed with the customer program (positive logic sense for address and data), may be submitted for pattern generation. The EPROM must be clearly marked to indicate which EPROM corresponds to which address space. The recommended marking procedure is illustrated below:



XXX = Customer ID

After the EPROM(s) are marked, they should be placed in conductive IC carriers and securely packed. Do not use styrofoam.

VERIFICATION MEDIA

All original pattern media (EPROMs or floppy disk) are filed for contractual purposes and are not returned. A computer listing of the ROM code will be generated and returned along with a listing verification form. The listing should be thoroughly checked and the verification form completed, signed, and returned to THOMSON SEMICONDUCTEURS. The signed verification form constitutes the

contractual agreement for creation of the customer mask. If desired, THOMSON SEMICONDUCTEURS will program on blank EPROM from the data file used to create the custom mask and aid in the verification process.

ROM VERIFICATION UNITS (RVUs)

Ten MCUs containing the customer's ROM pattern will be sent for program verification. These units will have been made using the custom mask but are for the purpose of ROM verification only. For expediency they are usually unmarked, packaged in ceramic, and tested only at room temperature and 5 volts. These RVUs are included in the mask charge and are not production parts. The RVUs are thus not guaranteed by THOMSON SEMICONDUCTEURS. Quality Assurance, and should be discarded after verification is completed.

FLEXIBLE DISKS

The disk media submitted must be single-sided, EFDOS/MDOS* compatible floppies.

The customer must write the binary file name and company name on the disk with a felt-tip-pen. The minimum EFDOS/MDOS* system files, as well as the absolute binary object file (Filename LO type of file) from the 6805 cross assembler, must be on the disk. An object file made from a memory dump using the ROLLOUT command is also acceptable. Consider submitting a source listing as well as the following files: filename LX (DEVICE/EXORciser loadable format) and filename .DA (ASCII Source Code). These files will of course be kept confidential and are used 1) to speed up the process in-house if any problems arise, and 2) to speed up the user-to-factory interface if the user finds any software errors and needs assistance quickly from THOMSON SEMICONDUCTEURS factory representatives.

EFDOS is THOMSON SEMICONDUCTEURS' Disk Operating System available on development systems such as DEVICE,...

MDOS* is MOTOROLA's Disk Operating System available on development systems such as EXORciser....

*Requires prior factory approval.

Whenever ordering a custom MCU is required, please contact your local THOMSON SEMICONDUCTEURS representative or THOMSON SEMICONDUCTEURS distributor and/or complete and send the attached "MCU customer ordering sheet" to your local THOMSON SEMICONDUCTEURS representative.

EXORciser is a registered trademark of MOTOROLA Inc.

ORDERING INFORMATION

· · · · · · · · · · · · · · · · · · ·	1	EF		J2	P V	<u>'</u>	1					
	.		Device		T^{T}			- Scre	ening le	evel		
The table below horizontal level. Other possibilities of			ackage le suffix		nations	for paci	kage, o		r. temp. g temper		nd scree	ning
DEVICE		F	ACKA	3E		OF	PER. TE	MP	so	REEN	NG LEV	EL
DEVICE	С	J	P	E	FN	L.	V	T	Std	D	G/B	B/B
			•		•	•	•	•	•	•		
EF6805U2												
Examples : EF6805U2F	, EF6805U	2FN,	EF680!	5U2PV	, EF68	05U2F	NV.					
Package: C: Ceramic Oper. temp.: L*: 0°C Screening level: Std: G/B: NF	to +70°C,	V: -	40°C to : NFC	+ 85° 96883	C, T: level D	- 40°0	C to +	105°C,		•	mitted.	

These specifications are subject to change without notice.

Please inquire with our sales offices about the availability of the different products.



ADVANCE INFORMATION

The EF6805U3 Microcomputer Unit (MCU) is a member of the 6805 Family of low-cost single-chip Microcomputers. The 8-bit microcomputer contains a CPU, on-chip CLOCK, ROM, RAM, I/O, and TIMER. It is designed for the user who needs an economical microcomputer with the proven capabilities of the 6800-based instruction set. A comparison of the key features of several members of the 6805 Family of Microcomputers is shown at the end of this data sheet. The following are some of the hardware and software highlights of the EF6805U3 MCU.

HARDWARE FEATURES

- 32 TTL/CMOS Compatible I/O Lines
 24 Bidirectional (8 Lines are LED Compatible)
 8 Input-Only
- 3776 Bytes of User ROM
- 112 Bytes of RAM
- Self-Check Mode
- Zero-Crossing Detect/Interrupt
- Internal 8-Bit Timer with 7-Bit Software Programmable Prescaler and Clock Source
- 5 V Single Supply

SOFTWARE FEATURES


- 10 Powerful Addressing Modes
- Byte Efficient Instruction Set with True Bit Manipulation, Bit Test, and Branch Instructions
- Single Instruction Memory Examine/Change
- Powerful Indexed Addressing for Tables
- Full Set of Conditional Branches
- Memory Usable as Register/Flags
- Complete Development System Support on DEVICE


USER SELECTABLE OPTIONS

- 8 Bidirectional I/O Lines with TTL or TTL/CMOS Interface Option
- 8 Bidirectional I/O Lines with TTL or Open-Drain Interface Option
- Crystal or Low-Cost Resistor Oscillator Option
- Low Voltage Inhibit Option
- Vectored Interrupts: Timer, Software, and External
- User Callable Self-Check Subroutines

 ${\tt DEVICE}^{\textcircled{\scriptsize B}} \ {\tt is} \ {\tt THOMSON} \ {\tt SEMICONDUCTEURS'} \ development/emulation \ tool.$

HMOS





SEPTEMBER 1986 1/26




FIGURE 1 - EF6805U3 HMOS MICROCOMPUTER BLOCK DIAGRAM

MAXIMUM RATING

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to + 7.0	٧
Input Voltage (Except TIMER in Self-Check Mode and Open-Drain Inputs)	Vin	-0.3 to + 7.0	v
Input Voltage (Open-Drain Pins, TIMER Pin in Self-Check Mode)	v _{in} .	-0.3 to + 15.0	٧
Operating Temperature Range (T _L to T _H) V suffix T suffix	TA	0 to + 70 -40 to + 85 -40 to + 105	°C
Storage Temperature Range	T _{stg}	-55 to + 150	°C
Junction Temperature Plastic Package PLCC	Tj	150 150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \leq |V_{in}$ or $V_{out}| \leq V_{CC}$. Reliability of operation is enhanced if unused inputs except EXTAL are tied to an appropriate logic pt voltage level (e.g., either V_{SS} or V_{CC}).

THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance Plastic PLCC	θ_{JA}	50 80	°C/W

POWER CONSIDERATIONS

The average chip-junction temperature, T_J, in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \bullet \theta_{JA})$$
 (1)

Where:

TA = Ambient Temperature, °C

θJA = Package Thermal Resistance, Junction-to-Ambient, °C/W

PD = PINT + PPORT

PINT = ICC × VCC, Watts - Chip Internal Power

PPORT = Port Power Dissipation, Watts - User Determined

For most applications PPORT INT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between PD and TJ (if PPORT is neglected) is:

$$P_D = K + (T_J + 273^{\circ}C)$$
 (2)

Solving equations 1 and 2 for K gives:

$$K = P_D \bullet (T_A + 273^{\circ}C) + \theta_{JA} \bullet P_D^2$$
(3)

Where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring PD (at equilibrium) for a known TA. Using this value of K the values of PD and TJ can be obtained by solving equations (1) and (2) iteratively for any value of TA.

ELECTRICAL CHARACTERISTICS (V_{CC} =+ 5.25 Vdc ± 0.5 Vdc, V_{SS} = 0 Vdc, T_A = T_L to T_H Unless Otherwise Noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Input High Voltage RESET (4.75 ≤ V _{CC} ≤ 5.75) (V _{CC} < 4.75) INT (4.75 ≤ V _{CC} ≤ 5.75) (V _{CC} < 4.75) All Other (Except Timer)	ViH	4.0 V _{CC} - 0.5 4.0 V _{CC} - 0.5 2.0	- - •	V _{CC} V _{CC} V _{CC} V _{CC}	V
Input High Voltage Timer Timer Mode Self-Check Mode	V _{IH}	2.0 9.0	_ 10.0	V _{CC} + 1.0 15.0	٧
Input Low Voltage RESET INT All Other	VIL	V _{SS} V _{SS} V _{SS}	1 • 1	0.8 1.5 0.8	٧
RESET Hysteresis Voltages (See Figures 10,11 and 12) "Out of Reset" "Into Reset"	VIRES +	2.1 0.8		4.0 2.0	V
INT Zero Crossing Input Voltage, Through a Capacitor	VINT	2	_	4	V _{ac p-p}
Power Dissipation — (No Port Loading, VCC = 5.75 V) $T_A = 0^{\circ}C$ $T_A = -40^{\circ}C$	PD	-	520 580	740 800	mW
Input Capacitance EXTAL All Other	C _{in}	1 1	25 10	-	рF
Low Voltage Recover	VLVR	_	_	4.75	v
Low Voltage Inhibit	VLVI	2.75	3.75	4.70	٧
Input Current TIMER (V _{in} = 0.4 V)	l _{in}	-	_	20	μΑ
INT (V _{in} = 2.4 V to V _{CC})		-	20	50	
EXTAL (V_{in} = 2.4 V to V_{CC} - Crystal Option) (V_{in} = 0.4 V - Crystal Option)		-	_ _ _	10 -1600	
RESET (V _{in} = 0.8 V) - External Capacitor Charging Current		-4.0	_	-40	

^{*}Due to internal biasing this input (when unused) floats to approximately 2.2 V.

SWITCHING CHARACTERISTICS

(VCC =+ 5.25 Vdc \pm 0.5 Vdc, VSS = 0 Vdc, $T_A = T_L$ to T_H Unless Otherwise Noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Oscillator Frequency	fosc	0.4	_	4.2	MHz
Cycle Time (4/f _{OSC})	tcyc	0.95	-	10	μs
INT, INT2, and TIMER Pulse Width (See Interrupt Section)	tWL, tWH	t _{cyc} + 250	-	-	ns
RESET Pulse Width	tRWL	t _{cyc} + 250	_		ns
INT Zero-Crossing Detection Input Frequency	fINT	0.03		1	kHz
External Clock Input Duty Cycle (EXTAL)	-	40	50	60	%
Crystal Oscillator Start-Up Time *		-	_	100	ms

 $[\]tilde{*}$ See Figure 16 for typical crystal parameters

$\textbf{PORT ELECTRICAL CHARACTERISTICS} \ \ (\textbf{V}_{CC} = +5.25 \ \textbf{V}_{dc} \pm 0.5 \ \textbf{V}_{dc}, \textbf{V}_{SS} = 0 \ \textbf{V}_{dc}, \textbf{T}_{A} = \textbf{T}_{L} \ \ \textbf{to} \ \textbf{T}_{H} \ \textbf{Unless Otherwise Noted})$

Characteristic	Symbol	Min	Тур	Max	Unit
Port A w	ith CMOS Drive Enabled	1			
Output Low Voltage (1 _{Load} = 1.6 mA)	V _{OL}	-	-	0.4	٧
Output High Voltage	V _{OH}				V
Load= -100 μA		2.4	-	- 1	
I _{Load} = –1J μA		V _{CC} - 1.0			
Input High Voltage (I _{Load} = -300 μA max.)	VIH	2.0	_	Vcc	V
Input Low Voltage (I _{Load} = -500 μs max.)	VIL	VSS	_	0.8	V
High Z State Input Current (V _{In} = 2.0 V to V _{CC})	IIH	-	_	-300	μА
High Z State Input Current (V _{in} = 0.4 V)	ИL	-	_	-500	μА
	Port B				
Output Low Voltage	V _{OL}				V
Load = 3.2 mA		-	-	0.4	
I _{Load} ≖ 10 mA (Sink)				1.0	ļ
Output High Voltage I Load= -200 μA	VOH	2.4	-		V
Darlington Current Drive (Source) VO= 1.5 V	Гон	-1.0		-10	mA
Input High Voltage	VIH	2.0	-	vcc	V
Input Low Voltage	VIL	V _{SS}	· _	0.8	V
High Z State Input Current	ITSI	T - 1	<2	10	μА
Port C and Por	t A with CMOS Drive Di	sabled			
Output Low Voltage I Load= 1.6 mA	.V _{OL}		-	0.4	V
Output High Voltage I Load = -100 μA	Voн	2.4	_	T -	V
Input High Voltage	VIH	2.0	_	Vcc	٧
Input Low Voltage	VIL	Vss		0.8	V
High Z State Input Current	ITSI	-	<2	10	μs
Port C	(Open-Drain Option)				
Input High Voltage	V _{IH}	2.0	_	13.0	V
Input Low Voltage	VIL	V _{SS}		0.8	V
Input Leakage Current	ILOD	-	<3	15	μА
Output Low Voltage I Load= 1.6 mA	V _{OL}			0.4	V
Land History	Port D `	7-00-7		T-17	1
Input High Voltage	VIH	2.0		Vcc	V
Input Current	VIL	V _{SS}	-	0.8	V
input outlant	lin	-		1 "	μΑ




FIGURE 2 – TTL EQUIVALENT TEST LOAD

(PORT B)




FIGURE 4 – TTL EQUIVALENT TEST LOAD
(PORTS A AND C)

SIGNAL DESCRIPTION

The input and output signals for the MCU, shown in Figure 1, are described in the following paragraphs.

VCC AND VSS — Power is supplied to the MCU using these two pins. VCC is power and VSS is the ground connection

INT — This pin provides the capability for asynchronously applying an external interrupt to the MCU. Refer to Interrupts Section for additional information.

XTAL AND EXTAL — These pins provide control input for the on-chip clock oscillator circuit. A crystal, a resistor, or an external signal, depending on user selectable manufacturing mask option, can be connected to these pins to provide a system clock with various degrees of stability/cost tradeoffs. Lead length and stray capacitance on these two pins should be minimized. Refer to Internal Clock Generator Options Section for recommendations about these inputs.

NOTE: Pin 7 in DIL package/Pin 8 in PLCC package is connected to internal protection.

TIMER — The pin allows an external input to be used to control the internal timer circuitry and also to initiate the self test program. Refer to Timer Section for additional information about the timer circuitry.

RESET — This pin allows resetting of the MCU at times other than the automatic resetting capability already in the MCU. The MCU can be reset by pulling RESET low. Refer to Resets Section for additional information.

INPUT/OUTPUT LINES (PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD7) — These 32 lines are arranged into four 8-bit ports (A, B, C, and D). Ports A, B, and C are programmable as




FIGURE 3 – CMOS EQUIVALENT TEST LOAD

(PORT A)





FIGURE 5 — OPEN - DRAIN EQUIVALENT TEST LOAD
(PORT C)

either inputs or outputs under software control of the data direction registers (DDRs). Port D is for digital input only and bit 6 may be used for a second interrupt INT2. Refer to Input/Output Section and Interrupts Section for additional information.

MEMORY — The MCU is capable of addressing 4096 bytes of memory and I/O registers with its program counter. The EF6805U3 MCU has implemented 4090 of these bytes. This consists of : 3776 user ROM bytes, 192 self-check ROM bytes, 112 user RAM bytes, 7 port I/O bytes, 2 timer registers, and a miscellaneous register; see Figure 6 for the Address map. The user ROM has been split into two areas. The main user ROM area is from \$080 to \$F37. The last 8 user ROM locations at the bottom of memory are for the interrupt vectors.


The MCU reserves the first-16 memory locations for I/O features, of which 10 have been implemented. These locations are used for the ports, the port DDRs, the timer and the $\overline{\text{INT2}}$ miscellaneous register, and the 112 RAM bytes, 31 bytes are shared with the stack area. The stack must be used with care when data shares the stack area.

The shared stack area is used during the processing of an interrupt or subroutine calls to save the contents of the CPU state. The register contents are pushed onto the stack in the order shown in Figure 7. Since the stack pointer decrements during pushes, the low order byte (PCL) of the program counter is stacked first, then the high order four bits (PCH) are stacked. This ensures that the program counter is loaded correctly during pulls from the stack since the stack pointer increments when it pulls data from the stack. A subroutine call results in only the program counter (PCL, PCH) contents being pushed onto the stack; the remaining CPU registers are not pushed.



*Caution: Data direction registers (DDRs) are write-only; they read as \$FF.

FIGURE 6 - EF6805U3 MCU ADDRESS MAP



*For subroutine calls, only PCH and PCL are stacked

FIGURE 7 - INTERRUPT STACKING ORDER

CENTRAL PROCESSING UNIT

The CPU of the EF6805 Family is implemented independently from the I/O or memory configuration. Consequently, it can be treated as an independent central processor communicating with I/O and memory via internal address, data, and control buses.

REGISTERS

The 6805 Family CPU has five registers available to the programmer. They are shown in Figure 8 and are explained in the following paragraphs.

ACCUMULATOR (A) — The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.

INDEX REGISTER (X) — The index register is an 8-bit register used for the indexed addressing mode. It contains an 8-bit value that may be added to an instruction value to create an effective address. The index register can also be used for data manipulations using the read-modify-write instructions. The Index Register may also be used as a temporary storage area.




FIGURE 8 - PROGRAMMING MODEL

PROGRAM COUNTER (PC) — The Program Counter is a 12 bit register that contains the address of the next instruction to be executed.

STACK POINTER (SP) — The stack pointer is a 12-bit register that contains the address of the next free location on the stack. During an MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set to location \$07F. The stack pointer is then decremented as data is pushed onto the stack and incremented as data is then pulled from the stack. The seven most significant bits of the stack pointer are permanently set to 0000011. Subroutines and interrupts may be nested down to location \$061 (31 bytes maximum) which allows the programmer to use up to 15 levels of subroutine calls (less if interrupts are allowed).

CONDITION CODE REGISTER. (CC) — The condition code register is a 5-bit register in which four bits are used to indicate the results of the instruction just executed. These bits can be individually tested by a program and specific action taken as a result of their state. Each bit is explained in the following paragraphs.

Half Carry (H) — Set during ADD and ADC operations to indicate that a carry occurred between bits 3 and 4.

Interrupt (I) — When this bit is set, the timer and external interrupts ($\overline{\text{INT}}$ and $\overline{\text{INT2}}$) are masked (disabled). If an interrupt occurs while this bit is set, the interrupt is latched and is processed as soon as the interrupt bit is cleared.

Negative (N) — When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was negative (bit 7 in the result is a logical "1").

Zero (Z) — When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was zero.

Carry/Borrow (C) — When set, this bit indicates that a carry or borrow out of the Arithmetic Logic Unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions plus shifts and rotates.

TIMER

The timer circuitry for the EF6805U3 is shown in Figure 10. The timer contains a single 8-bit software programmable counter with a 7-bit software selectable prescaler. The counter may be preset under program control and decrements toward zero. When the counter decrements to zero, the timer interrupt request bit, i.e., bit 7 of the timer control register (TCR), is set. Then if the timer interrupt is not masked, i.e., bit 6 of the TCR and the l bit in the condition code register are both cleared, the processor receives an interrupt. After completion of the current instruction, the processor proceeds to store the appropriate registers on the stack, and then fetches the timer interrupt vector from locations \$FF8 and \$FF9 in order to begin servicing the interrupt.

The counter continues to count after it reaches zero, allowing the software to determine the number of internal or external input clocks since the timer interrupt request bit was set. The counter may be read at any time by the processor without disturbing the count. The contents of the counter become stable prior to the read portion of a cycle and do not change during the read. The timer interrupt request bit remains set until cleared by the software. If a write occurs before the timer interrupt is serviced, the interrupt is lost. TCR7 may also be used as a scanned status bit in a non-interrupt mode of operation (TCR6 = 1).

The prescaler is a 7-bit divider which is used to extend the maximum length of the timer. Bit 0, bit 1, and bit 2 of the TCR are programmed to choose the appropriate prescaler output which is used as the counter input. The processor cannot write into or read from the prescaler; however, its contents are cleared to all zeros by the write operation into TCR when bit 3 of the written data equals one, which allows for truncation-free counting.

The timer input can be configured for three different operating modes, plus a disable mode, depending on the value written to the TCR4 and TCR5 control bits. For further information see Figure 9.

Timer Input Mode 1 – If TCR5 and TCR4 are both programmed to a zero, the input to the timer is from an

internal clock and the external TIMER input is disabled. The internal clock mode can be used for periodic interrupt generation, as well as a reference in frequency and event measurement. The internal clock is the instruction cycle clock.

Timer Input Mode 2 — With TCR5 = 0 and TCR4 = 1, the internal clock and the TIMER input pin are ANDed to form the timer input signal. This mode can be used to measure external pulse widths. The external timer input pulse simply turns on the internal clock for the duration of the pulse widths.

Timer Input Mode 3 - If TCR5 = 1 and TCR4 = 0, then all inputs to the timer are disabled.

Timer Input Mode 4 — If TCR5 = 1 and TCR4 = 1, the internal clock input to the timer is disabled and the TIMER input pin becomes the input to the timer. The external TIMER pin can, in this mode, be used to count external events as well as external frequencies for generating periodic interrupts.

7	6	5	4	3	2	1	0	
TCR7	TCR6	TCR5	TCR4	TCR3*	TCR2	TCR1	TCR0	\$009

*Write only (road as zero).

TCR7 - Timer Interrupt Request Bit:

- 1 Set when TDR goes to zero, or under program control
- O Cleared on external Reset, Power-On-Reset, or under Program Control.

TCR6 - Timer Interrupt Mask Bit:

- Timer Interrupt masked (disabled) Set on external Reset, Power-On-Reset, or under Program Control
- 0 Cleared under Program Control.

TCR5 - External or Internal Clock Source Bit :

- External Clock Source. Set on external Reset, Power On-Reset, or under Program Control
- 0 Cleared under Program Control.

TCR4 - External Enable Bit :

- Enable external TIMER pin. Set on external Reset, Power-On-Reset, or under Program Control.
- 0 Cleared under Program Control.

TCR5	TCR4	Result
0	0	Internal clock to timer
0	1	AND of internal clock and TIMER pin to timer
1	0	Input to timer disabled
1	1	TIMER pin to timer

TCR3 — Timer prescaler reset bit : A read of TCR3 always indicates a zero.

- Set on external Reset, Power-On-Reset or under Program Control.
- 0 Cleared under Program Control.

TCR2, TCR1, and TCR0 - Prescaler address bits:

- All set on external Reset, Power-On-Reset or under Program Control.
- 0 Cleared under Program Control.

	TCR2	TCR1	TCR0	Result	TCR2	TCR1	TCR0	Result
	0	0	0	+ 1	1	0	0	+ 16
	0	0	1	+2	1	0	1	+ 32
	0	1	0	+4	1	1	0	+ 64
1	0	1	1	+8	1	1	1	+ 128

FIGURE 9 - TIMER CONTROL REGISTER (TCR)




FIGURE 10 - TIMER BLOCK DIAGRAM

NOTES:

- 1. Prescaler and 8-bit counter are clocked on the failing edge of the internal clock (AS) or external input.
- 2. Counter is written to during data strobe (DS) and counts down continuously.

SELF-CHECK — The self-check capability of the EF6805U3 MCU provides an internal check to determine if the part is functional. Connect the MCU as shown in Figure 11 and monitor the output of Port C bit 3 for an oscillation of approximately 7 Hz. A 10-volt level (through a 10 k resistor) on the timer input, pin 8 and pressing then releasing the RESET button, energizes the ROM-based self-check feature. The self-check program exercices the RAM, ROM, TIMER, interrupts, and I/O ports.

Several of the self-check subroutines can be called by a user program with a JSR or BSR instruction. They are the RAM, ROM. The timer routine may also be called if the timer input is the internal $\phi 2$ clock.


To call those subroutines in customer applications, please contact your local THOMSON SEMICONDUCTEURS sales office in order to obtain the complete description of the self-check program and the entrance/exit conditions.

RAM SELF-CHECK SUBROUTINE — The RAM self-check is called at location \$F84 and returns with the Z bit clear if any error is detected; otherwise the Z bit is set. The RAM test causes each byte to count from 0 up to 0 again with a check after each count.

The RAM test must be called with the stack pointer at \$07F and A = 0. When run, the test checks every RAM cell except for \$07F and \$07E which are assumed to contain the return address.

The A and X registers and all RAM locations except \$07F and \$07E are modified.

ROM CHECKSUM SUBROUTINE — The ROM self-check is called at location \$F95. The A register should be cleared before calling the routine. If any error is detected, it returns with the Z bit cleared; otherwise Z=1, X=0 on return, and A is zero if the test passes. RAM location \$040 to \$043 is overwritten. The checksum is the complement of the execution OR of the contents of the user ROM.



^{*}This connection depends on clock oscillator user selectable mask option. Use jumper if the RC mask option is selected.

FIGURE 11 - SELF-CHECK CONNECTIONS

LED Meanings

					, initial initige
1	PC0	PC1	PC2	PC3	Remarks [1:LED ON; 0:LED OFF]
	1	0	1	0	Bad I/O
	0	0	1	0	Bad Timer
	1	1	0	0	Bad RAM
	0	1	0	0	Bad ROM
	0	0	0	0	Bad Interrupts or Request Flag
		All Fl	ashing		Good Device

Anything else bad Device, Bad Port C, etc.

TIMER SELF-CHECK SUBROUTINE — The timer self-check is called at location \$F6D and returns with the Z bit cleared if any error was found; otherwise Z=1.

In order to work correctly as a user subroutine, the internal \$2 clock must be the clocking source and interrupts must be disabled. Also, on exit, the clock is running and the interrupt mask is not set so the caller must protect from interrupts if necessary.

The A and X register contents are lost. This routine sets the prescaler for divide-by-128 and the timer data register is cleared. The X register is configured to count down the same as the timer data register. The two registers are then compared every 128 cycles until they both count down to zero. Any mismatch during the count down is considered as an error. The A and X registers are cleared on exit from the routine.

RESET

The MCU can be reset three ways : by initial powerup,

by the external reset input (RESET) and by an optional internal low-voltage detect circuit. The RESET input consists mainly of a Schmitt trigger which senses the RESET line logic level. A typical reset Schmitt trigger hysteresis curve is shown in Figure 12. The Schmitt trigger provides an internal reset voltage if it senses a logical zero on the RESET pin.

Power-On Reset (POR) — An internal reset is generated upon powerup that allows the internal clock generator to stabilize. A delay of tRHL milliseconds is required before allowing the RESET input to go high. Refer to the power and reset timing diagram of Figure 13. Connecting a capacitor to the RESET input (as illustrated in Figure 14) typically provides sufficient delay. During powerup, the Schmitt trigger switches on (removes reset) when RESET rises to VIRES+.




FIGURE 12 – TYPICAL RESET SCHMITT TRIGGER HYSTERESIS




FIGURE 13 - POWER AND RESET TIMING




FIGURE 14 - RESET CONFIGURATION

External Reset Input – The MCU will be reset if a logical zero is applied to the RESET input for a period longer than one machine cycle (t_{CyC}) . Under this type of reset, the Schmitt trigger switches off at V_{IRES} — to provide an internal reset voltage.

Low-Voltage Inhibit (LVI) — The optional low-voltage detection circuit causes a reset of the MCU if the power supply voltage falls below a certain level (V_{LVI}). The only requirement is that V_{CC} remains at or below the V_{LVI} threshold for one t_{CyC} minimum. In typical applications, the V_{CC} bus filter capacitor will eliminate negative-going voltage glitches of less than one t_{CyC} . The output from the low-voltage detector is connected directly to the internal reset circuitry. It also forces the RESET pin low via a strong discharge device through a resistor. The internal reset will be removed once the power supply voltage rises above a recovery level (V_{LVR}), at which time a normal power-on-reset occurs.

INTERNAL CLOCK GENERATOR OPTIONS

The internal clock generator circuit is designed to require a minimum of external components. A crystal, a resistor, a jumper wire, or an external signal may be used to generate a system clock with various stability/cost tradeoffs. The oscillator frequency is internally divided by four to produce the internal system clocks. A manufacturing mask option is used to select crystal or resistor operation.


The different connection methods are shown in Figure 15. Crystal specifications and suggested PC board layouts are given in Figure 16. A resistor selection graph is given in Figure 17.

The crystal oscillator start-up time is a function of many variables: crystal parameters (especially RS), oscillator load capacitances, IC parameters, ambient temperature, and supply voltage. To ensure rapid oscillator start up, neither the crystal characteristics nor the load capacitances should exceed recommendations.

When utilizing the on-board oscillator, the MCU should remain in a reset condition (reset pin voltage below VIRES+) until the oscillator has stabilized at its operating frequency. Several factors are involved in calculating the external reset capacitor required to satisfy this condition: the oscillator start-up voltage, the oscillator stabilization time, the minimum VIRES+, and the reset charging current specification.

Once VCC minimum is reached, the external RESET capacitor will begin to charge at a rate dependent on the capacitor value. The charging current is supplied from VCC through a large resistor, so it appears almost like a constant current source until the reset voltage rises above VIRES +. Therefore, the RESET pin will charge at approximately:

(VIRES+)•Cext = IRES • tRHL Assuming the external capacitor is initially discharged.



NOTE: The recommended C_L value with a 4.0 MHz crystal is 27 pF, maximum, including system distributed capacitance. There is an internal capacitance of approximately 25 pF on the XTAL pin. For crystal frequencies other than 4 MHz, the total capacitance on each pin should be scaled as the inverse of the frequency ratio. For example, with a 2 MHz crystal, use approximately 50 pF on EXTAL and approximately 25 pF on XTAL. The exact value depends on the Motional-Arm parameters of the crystal used.

FIGURE 15 - CLOCK GENERATOR OPTIONS




FIGURE 16 – CRYSTAL MOTIONAL ARM PARAMETERS
AND SUGGESTED PC BOARD LAYOUT




FIGURE 17 – TYPICAL FREQUENCY SELECTION FOR RESISTOR (OSCILLATOR OPTION)

INTERRUPTS

The microcomputers can be interrupted four different ways: through the external interrupt ($\overline{\text{INT}}$) input pin, the internal timer interrupt request, the external port D bit 6 ($\overline{\text{INT2}}$) input pin, or the software interrupt instruction (SWI). When any interrupt occurs: the current instruction (including SWI) is completed, processing is suspended, the present CPU state is pushed onto the stack, the interrupt bit (I) in the condition code register is set, the address of the interrupt routine is obtained from the appropriate interrupt vector address, and the interrupt routine is executed. Stacking the CPU register, setting the I bit, and vector fetching require a total of 11 t_{CYC} periods for completion. A flowchart of the interrupt sequence is shown in Figure 18. The interrupt service routine must

end with a return from interrupt (RTI) instruction which allows the MCU to resume processing of the program prior to the interrupt (by unstacking the previous CPU state). Unlike RESET, hardware interrupts do not cause the current instruction execution to be halted, but are considered pending until the current instruction execution is complete.

When the current instruction is complete, the processor checks all pending hardware interrupts and if unmasked, proceeds with interrupt processing; otherwise the next instruction is fetched and executed. Note that masked interrupts are latched for later interrupt service.

If both an external interrupt and a timer interrupt are pending at the end of an instruction execution, the external interrupt is serviced first. The SWI is executed as any other instruction.




FIGURE 18 - RESET AND INTERRUPT PROCCESSING FLOWCHARD

NOTE

The timer and INT2 interrupts share the same vector address. The interrupt routine must determine the source by examining the interrupt request bits (TCR b7 and MR b7). Both TCR b7 and MR b7 can only be written to zero by software.

The external interrupt, $\overline{\text{INT}}$ and $\overline{\text{INT2}}$, are synchronized and then latched on the falling edge of the input signal. The $\overline{\text{INT2}}$ interrupt has an interrupt request bit (bit 7) and a mask bit (bit 6) located in the miscellaneous register (MR). The $\overline{\text{INT2}}$ interrupt is inhibited when the mask bit is set. The $\overline{\text{INT2}}$ is always read as a digital input on port D. The $\overline{\text{INT2}}$ and timer interrupt request bits, if set, cause the MCU to process an interrupt when the condition code I bit is clear.


A sinusoidal input signal (f_{INT} maximum) can be used to generate an external interrupt for use as a zero-crossing detector. This allows applications such as servicing time-of-day routines and engaging/disengaging ac power control devices. Off-chip full wave rectification provides an interrupt at every zero crossing of the ac signal and thereby provides a 2f clock. See Figure 19.

NOTE

The INT (pin 3) is internally biased at approximately 2.2 V due to the internal zero-crossing detection.

A software interrupt (SWI) is an executable instruction which is executed regardless of the state of the lbit in the condition code register. SWIs are usually used as breakpoints for debugging or as system calls.

A/D CONTROL REGISTER (ACR)




Bit 7 – Conversion Complete Status Flag: Set when conversion is complete; cleared only on a write to ACR.

Readable, not writable

Bits 2, 1, 0 — A/D input Mux Selection (See Table 2). Bits 6, 5, 4, 3 read as "1s" — unused bits.

(a) Zero-Crossing Interrupt



(b) Digital-Signal Interrupt





FIGURE 19 - TYPICAL INTERRUPT CIRCUITS

INPUT/OUTPUT CIRCUITRY

There are 32 input/output pins. The INT pin may be polled with branch instructions to provide an additional input pin. All pins on ports A, B, and C are programmable as either inputs or outputs under software control of the corresponding data direction register (DDR). See below I/O port control registers configuration. The port I/O programming is accomplished by writing the corresponding bit in the port DDR to a logic one for output or a logic zero for input. On reset all the DDRs are initialized to a logic zero state, placing the ports in the input mode. The port output registers are not initialized on reset and should be initialized by software before changing the DDRs from input to output. A read operation on a port programmed as an output will read the contents of the output latch regardless of the logic levels at the output pin, due to output loading. Refer to Figure 20.

PORT DATA REGISTER



- (1) Write Only; reads as all "1s"
- (2) 1 = Output, 0 = Input Cleared to 0 by Reset
- (3) Port A Addr = \$004 Port B Addr = \$005 Port C Addr = \$006




FIGURE 20 - TYPICAL PORT I/O CIRCUITRY

All input/output lines are TTL compatible as both inputs and outputs. Port A lines are CMOS compatible as outputs (mask option) while port B, C, and D lines are CMOS compatible as inputs. Port D lines are input only; thus, there is no corresponding DDR. When programmed as outputs, port B is capable of sinking 10 milliamperes and sourcing 1 milliampere on each pin.

The address map (Figure 6) gives the addresses of data registers and data direction registers. Figure 21 provides some examples of port connections.

CAUTION

The corresponding DDRs for ports A, B, and C are write-only registers (registers at \$004, \$005, \$006). A read operation on these registers is undefined. Since

BSET and BCLR are read-modify-write in function, they cannot be used to set or clear a single DDR bit (all "unaffected" bits would be set). It is recommended that all DDR bits in a port be written using a single-store instruction.

The latched output data bit (see Figure 20) must always be written. Therefore, any write to a port writes all of its data bits even though the port DDR is set to input. This may be used to initialize the data register and avoid undefined outputs; however, care must be exercised when using read-modify-write instructions, since the data read corresponds to the pin level if the DDR is an input (zero) and corresponds to the latched output data when the DDR is an output (one).

(a) Output Modes (CMOS Loads) 40 PR7 32 IO = HFE Ib 39 PAR 31 PRA 38 PA5 PB5 30 (1 TTL Load) 37 PR4 29 1.0 mA 1.6 mA PA3 36 PB3 28 2N6386 (Typical) PA2 35 PB2 27 34 DA1 PR1 26 Port A, bit 7 and bit 4 programmed as output. Bit 7 driving CMOS loads and bit 4 driving one TTL load directly using CMOS output op-tion. 33 PAO PB0 25 Port B, bit 5 programmed as output, driving Darling ton-base directly. PC7 16 32 PC6 15 PR6 31 PCS 14 PBS 30 PC4 13 PR4 29 PC3 12 PB3 28 CMOS Inverter PC2 11 MC14049/14069 PB2 27 (Typical) PC1 10 PRI 26 PCO q 25 - 10 mA Port C, bits 0-3 programmed as output, driving CMOS Port B, bit 0 and bit 1 programmed as output, driving loads, using external pullup resistors (required if Port LEDs directly. C is open-drain). (b) Input Modes 32 PB7 PA7 PB6 31 39 PA6 30 PB5 38 PA5 SN74LS04 or MC14069 29 PB4 37 PA4 SN74LS04 (Typical) (Typical) 28 PB4 36 PA3 PB2 27 PA2 35 26 PR1 34 PA1 PB0 33 PAO CMOS or TTL driving Port B directly. TTL driving Port A directly 24 PD0 PC7 MC14069 PD1 23 PC6 (Typical) 15 22 PD2 14 PC5 PD3 SN 74LS04 or MC14069 21 13 PC4 (typical) 20 PD4 12 РС3 19 PD5 11 PC2 18 PD6/INT2 SN74LS04 10 PC1 17 PD7 (Typical)

FIGURE 21 - TYPICAL PORT CONNECTIONS

CMOS or TTL driving Port D directly

CMOS and TTL-driving Port C directly.

BIT MANIPULATION

The EF6805'. 3 has the ability to set or clear any single RAM or I/O bit (except the data direction registers) with a single instruction (BSET, BCLR) (see Caution below). Any bit in page zero can be tested using the BRSET and BRCLR instructions and the program branches as a result of its state. The carry bit equals the value of the bit references by BRSET or BRCLR. The capability to working with any bit in RAM, ROM, or I/O allows the user to have individual flags in RAM or to handle single I/O bits as control lines.

CAUTION

The corresponding data direction registers for ports A, B, and C are write-only registers (locations \$004, \$005, and \$006). A read operation on these registers is undefined. Since BSET

and BCLR are read-modify-write functions, they cannot be used to set a data direction register bit (all "unaffected" bits would be set). It is recommended that all data direction register bits in a port be written using a single-store instruction.

The coding examples shown in Figure 22 illustrate the usefulness of the bit manipulation and test instruction. Assume that the microcomputer is to communicate with an external serial device. The external device has a data ready signal, a data output line, and a clock line to clock data one bit at a time, least significant bit first out of the device. The microcomputer waits until the data is ready, clocks the external device, picks up the data in the carry flag, clears the clock line, and finally accumulates the data bit in a random-access memory location.



FIGURE 22 - BIT MANIPULATION EXAMPLE

ADDRESSING MODES

The EF6805U3 MCU has ten addressing modes available for use by the programmer. They are explained briefly in the following paragraphs. For additional details and graphical illustrations, refer to the EF6805 Family Users Manual.

The term "effective address" (EA) is used in describing the addressing modes. EA is defined as the address from which the argument for an instruction is fetched or stored.

IMMEDIATE — In the immediate addressing mode, the operand is contained in the byte immediately following the opcode. The immediate addressing mode is used to access constants which do not change during program execution (e.g., a constant used to initialize a loop counter).

DIRECT — In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single 2-byte instruction. This address area includes all on-chip RAM and I/O registers and 128 bytes of ROM. Direct addressing is an effective use of both memory and time.

EXTENDED — In the extended addressing mode, the effective address of the argument is contained in the two bytes following the opcode. Instructions with extended addressing mode are capable of referencing arguments anywhere in memory with a single 3-byte instruction. When using the assembler, the user need not specify whether an instruction uses direct or extended addressing. The assembler automatically selects the shortest form of the instruction.

RELATIVE — The relative addressing mode is only used in branch instructions. In relative addressing, the contents of the 8-bit signed byte following the opcode (the offset) is added to the PC if, and only if, the branch condition is true. Otherwise, control proceeds to the next instruction. The span of relative addressing is from — 126 to + 129 from the opcode address. The programmer need not worry about calculating the correct offset if he uses the assembler, since it calculates the proper offset and checks to see if it is within the soan of the branch.

INDEXED, NO OFFSET — In the indexed, no offset addressing mode, the effective address of the argument is contained in the 8-bit index register. Thus, this addressing mode can access the first 256 memory locations. These in structions are only one byte long. This mode is often used to move a pointer through a table or to hold the address of a frequently referenced RAM or I/O location.

INDEXED, 8-BIT OFFSET — In the indexed, 8-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the unsigned byte following the opcode. This addressing mode is useful in selecting the kth element in an n element table. With this 2-byte instruction, k would typically be in X with the address of the beginning of the table in the instruction. As such, tables may begin anywhere within the first 256 addressable locations and could extend as far as location 510 (\$1FE is the last location at which the instruction may begin).

INDEXED, 16-BIT OFFSET — In the indexed, 16-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the two unsigned bytes following the opcode. This addressing mode can be used in a manner similar to indexed, 8-bit offset except that this 3-byte instruction allows tables to be anywhere in memory. As with direct and extended, the assembler determines the shortest form of indexed addressing.

BIT SET/CLEAR — In the bit set/clear addressing mode, the bit to be set or cleared is part of the opcode, and the byte following the opcode specifies the direct address of the byte in which the specified bit is to be set or cleared. Thus, any read/write bit in the first 256 locations of memory, including I/O, can be selectively set or cleared with a single 2-byte instruction.

CAUTION

The corresponding DDRs for ports A, B, and C are write-only registers (registers at \$004, \$005, \$006). A read operation on these registers is undefined. Since

BSET and BCLR are read-modify-write in function, they cannot be used to set or clear a single DDR bit (all "unaffected" bits would be set). It is recommended that all DDR bits in a port must be written using a single-store instruction.

BIT TEST AND BRANCH — The bit test and branch addressing mode is a combination of direct addressing and relative addressing. The bit which is to be tested and condition (set or clear) is included in the opcode, and the address of the byte to be tested is in the single byte immediately following the opcode byte. The signed relative 8-bit offset in the third byte is added to the PC if the specified bit is set or cleared in the specified memory location. This single 3-byte instruction allows the program to branch based on the condition of any readable bit in the first 256 locations of memory. The span of branching is from — 125 to + 130 from the opcode address. The state of the tested bit is also transferred to the carry bit of the condition code registers.

CAUTION

The corresponding DDRs for ports A, B, and C are write-only registers (registers at \$004, \$005, \$006). A read operation on these registers is undefined. Since BSET and BCLR are read-modify-write in function, they cannot be used to set or clear a single DDR bit (all "unaffected" bits would be set). It is recommended that all DDR bits in a port must be written using a single-store instruction.

INHERENT — In the inherent addressing mode, all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index register or accumulator, as well as control instructions with no other arguments, are included in this mode. These instructions are one byte long.

INSTRUCTION SET

The EF6805U3 MCU has a set of 59 basic instructions, which when combined with the 10 addressing modes produce 207 usable opcodes. They can be divided into five different types: register/memory, read-modify-write, branch, bit manipulation, and control. The following paragraphs

briefly explain each type. All the instructions within a given type are presented in individual tables.

REGISTER/MEMORY INSTRUCTIONS — Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to Table 1.

READ-MODIFY-WRITE INSTRUCTIONS — These instructions read a memory location or a register, modify or test tits contents, and write the modified value back to memory or to the register; see Caution under Input/Output section. The test for negative or zero (TST) instruction is included in the read-modify-write instruction though it does not perform the write. Refer to Table 2.

BRANCH INSTRUCTIONS — The branch instructions cause a branch from the program when a certain condition is met. Refer to Table 3.

BIT MANIPULATION INSTRUCTIONS — The instructions are used on any bit in the first 256 bytes of the memory; One group either sets or clears. The other group performs the bit test and branch operations. Refer to Table 4.

CAUTION

The corresponding DDRs for ports A, B, and C are write-only registers (registers at \$004, \$005, \$006). A read operation on these registers is undefined. Since BSET and BCLR are read-modify-write in function, they cannot be used to set or clear a single DDR bit (all "unaffected" bits would be set). It is recommended that all DDR bits in a port must be written using a single-store instruction.

CONTROL INSTRUCTION — The control instructions control the MCU operations during program execution. Refer to Table 5.

ALPHABETICAL LISTING — The complete instruction set is given in alphabetical order in Table 6.

OPCODE MAP — Table 7 is an opcode map for the instruction used on the MCU.

TABLE 1 - REGISTER/MEMORY INSTRUCTIONS

				IA	RLE 1	- HE	GISTER	MEM	ORY IF	SIRUC	HONS	•							
									A	ddressin	g Mod	es							
			Immed	iate		Dire	ct		Extend	led	(Index No Off		Indexed (8-Bit Offset)			(1)	Index 6-Bit C	
Function	Mnemonic	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	OP Code	# Bytes	# Cycles
Load A from Memory	LĎA	A6	2	2	86	2	4	C6	3	5	F6	1	4	E6	2	5	D6	3	6
Load X from Memory	LDX	AE	2	2	BE	2	4	CE	3	5	FE	1	4	EE	2	5	DE	3	6
Store A in Memory	STA	-	-		B7	2	5	C7	3	6	F7	1	5	E 7	2	6	D7	3	7
Store X in Memory	STX	-	-	-	BF	2	5	CF	3	6	FF	1	5	EF	2	6	DF	3	7
Add Memory to A	ADD	AB	2	2	ВВ	2	4	СВ	3	5	FB	1	4	EB	2	5	DB	3	6
Add Memory and Carry to A	ADC	А9	2	2	В9	2	4	С9	3	5	F9	1	4	E9	2	5	D9	3	6
Subtract Memory	SUB	A0	2	2	ВО	2	4	co	3	5	FO	1	4	EO	2	5	DO	3	6
Subtract Memory from A with Borrow	SBC	A2	2	2	B2	2	4	C2	3	5	F2	1	4	E2	2	5	D2	3	6
AND Memory to A	AND	A4	2	2	B4	2	4	C4	3	5	F4	1	4	E4	2	5	D4	3	6
OR Memory with A	ORA	AA	2	2	·BA	2	4	CA	3	5	FA	1	4	EA	2	5	DA	3	6
Exclusive OR Memory with A	EOR	A8	2	2	В8	2	4	C8	3	5	F8	1	4	E8	2	5	D8	3	6
Arithmetic Compare A with Memory	СМР	Α1	2	2	81	2	4	C1	3	5	F1	1	4	E1	2	5	D1	3	6
Arithmetic Compare X with Memory	СРХ	А3	2	2	В3	2	4	С3	3	5	F3	1	4	E3	2	5	D3	3	6
Bit Test Memory with A (Logical Compare)	ВІТ	A5	2	2	В5	2	4	C5	3	5	. F5	1	4	E5	2	5	D5	3	6
Jump Unconditional	JMP	<u> </u>	-		B€	2	3	СС	3	4	FC	1	3	EC	2	4	DC	3	5
Jump to Subroutine	JSR	-			BD	2	7	CD	3	8	FD	1	7	ÉD	2	8	DD	3	9

TABLE 2 - READ-MODIFY-WRITE INSTRUCTIONS

EF6805U3

								Addr	essing	Modes						
		,	nheren	t (A)	Inherent (X)				Direc	:t	Indexed (No Offset)			Indexed (8 Bit Offset)		
Function	Mnemonic	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Increment	INC	4C	1	4	5C	1	4	3C	2	6	7C	1	6	6C	2	7
Decrement	DEC	4A	1	4	5A	1	4	3A	2	6	7A	1	6	6A	2	7
Clear	CLR	4F	1	4	5F	1	4	3F	2	6	7F	1	6	6F	2	7
Complement	COM	43	1	4	53	1	4	33	2	6	73	1	6	63	2	7
Negate (2's Complement)	NEG	40	1	4	50	1	4	30	2	6	70	1	6	60	2	7
Rotate Left Thru Carry	ROL	49	1	4	59	1	4	39	2	6	79	1	6	69	2	7
Rotate Right Thru Carry	ROR	46	1	4	56	1	4	36	2	6	76	1	6	66	2	7
Logical Shift Left	LSL	48	1	4	58	1	4	38	2	6	78	1	6	68	2	7
Logical Shift Right	LSR	44	1	4	54	1	4	34	2	6	74	1	6	64	2	7
Arithmetic Shift Right	ASR	47	1	4	57	1	4	37	2	6	77	1	6	67	2	7
Test for Negative or Zero	TST	4D	1	4	5D	1	4	3D	2	6	7D	1	6	6D	2	7

TABLE 3 - BRANCH INSTRUCTIONS

		Relative	Address	ing Mode
		Op	#	#
Function	Mnemonic	Code	Bytes	Cycles
Branch Always	BRA	20	2	4
Branch Never	BRN	21	2	4
Branch IFF Higher	ВНІ	22	2	4
Branch IFF Lower or Same	BLS	23	2	4
Branch IFFCarry Clear	BCC	24	2	4
(BranchIFFHigher or Same)	(BHS)	24	2	4
Branch IFF Carry Set	BCS	25	2	4
(Branch IFF Lower)	(BLO)	25	2	4
Branch IFF Not Equal	BNE	26	2	4
Branch IFF Equal	BEQ	27	2	4
Branch IFF Half Carry Clear	внсс	28	2	4
Branch IFF Half Carry Set	BHCS	29	2	4
BranchIFF Plus	BPL	2A	2	4
BranchIFF Minus	ВМІ	2B	2	4
Branch IFF Interupt Mask Bit is Clear	вмс	2C	2	4
Branch IFF Interrupt Mask Bit is Set	BMS	2D	2	4
Branch IFF Interrupt Line is Low	BIL	2E	2	4
Branch IFF Interrupt Line is High	він	2F	2	4
Branch to Subroutine	BSR	AD	2	8

TABLE 4 - BIT MANIPULATION INSTRUCTIONS

				Addres	sing Mode:	3		
		Bit Set			Bit Test and Branch			
Function	Mnemonic	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	
Branch IFF Bit n is set	BRSET n (n = 07)	_	_	_	2 • n	3	10	
Branch IFF Bit n is clear	BRCLR n (n = 0 7)	_	_	_	01 + 2 • n	3	10	
Set Bit n	BSET n (n = 0 . 7)	10 + 2 • n	2	7		_	_	
Clear bit n	BCLR n (n = 07)	11 + 2 • n	2	7	_	_	_	

TABLE 5 - CONTROL INSTRUCTIONS

			Inherent	
Function /	Mnemonic	Op Code	# Bytes	# Cycles
Transfer A to X	TAX	97	1	2
Transfer X to A	TXA	9F	1	2
Set Carry Bit	SEC	99	1	2
Clear Carry Bit	CLC	98	1	2
Set Interrupt Mask Bit	SEI	9B	1	2
Clear Interrupt Mask Bit	CLI	9A	1	2
Software Interrupt	SWI	- 83	1	11
Return from Subroutine	RTS	81	1	6
Return from Interrupt	RTI	80	1	9
Reset Stack Pointer	RSP	9C	1	2
No-Operation	NOP	9D	1	2

TABLE 6 - INSTRUCTION SET

	Addressing Modes										Condition Code					
									Bit	Bit			Г	Γ	Г	
ł						Indexed		Indexed		Test &			ı	l	İ	
	Inherent	Immediate	Direct		Relative	(No Offset)		(16 Bits)	Clear	Branch	_	_		Z	C	
ADC		Х	X	X		Х	X	Х			^	•	^	^	1	
ADD		Х	Х	X		X	X	X	L		^	•	^	^	_	
AND		Х	Х	X		Х	X	Х			•	•	^	٨	•	
ASL	X		X			Х	X				•	•	_	Δ	^	
ASR	×		Х			X	X				•	•	٨	Λ	_	
BCC					X						•	•	•	•	•	
BCLR									X		•	•	•	•	•	
BCS					х						•	•	•	•	•	
BEQ					X				ļ		•	•	•	•	•	
внсс					×						•	•	•	•	•	
BHCS					X						•	•	•	•	•	
ВНІ					Х				ļ		•	•	•	•	•	
BHS					×						•	•	•	•	•	
BIH					Х						•	•	•	•	•	
BIL					Х						•	•	•	•	•	
BIT		Х	X	X		X	Х	Х			•	•	^	٨	•	
BLO					Х						•	•	•	•	•	
BLS					Х						•	•	•	•	•	
ВМС					X						•	•	•	•	•	
ВМІ					X						•	•	•	•	•	
BMS					X						•	•	•	•	•	
BNE					X						•	•	•	•	•	
BPL					Х						•	•	•	•	•	
BRA					Х						•	•	•	•	•	
BRN					X						•	•	•	•	•	
BRCLR										Х	•	•	•	•	٨	
BRSET										×	•	•	•	•	٨	
BSET									Х		•	•	•	•	•	
BSR					Х						•	•	•	•	•	
CLL	Х										•	•	•	•	0	
CLI	Х										•	0	•	•	•	
CLR	Х		Х			Х	Х				•	•	0	_	•	
CMP		Х	X	X		Х	Х	Х			•	•	٨	٨	٨	
сом	X		Х			Х	X				•	•	٨	^	1	
CPX		Х	Х	Х		Х	X	X			•	•	٨	٨	٨	
DEC	X		Х			Х	Х				•	•	٨	^	•	
EOR		Х	X	X		Х	X	X			•	•	٨	٨	•	
INC	X		Х			Х	Χ.				•	•	>	٨	•	
JMP			Х	×		х	х	×			•	•	•	•	•	
JSR			X	·X		Х	Х	Х			•	•	•	•	•	
LDA		Х	Х	X		Х	Х	Х			•	•	٨	^	•	
LDX		Х	Х	X		×	Х	X			•	•	٨	^	•	
LSL	Х		Х			Х	Х				•	•	^	٨	٨	
LSR	X		Х			X	Х				•	•	0	٨	٨	
NEQ	Х		Х			Х	X				•	•	٨	٨	٨	
NOP	×										•	•	•	•	•	
ORA		X	х	X		х	х	X			•	•	^	٨	•	
ROL	Х		X			X	Х				•	•	٨	<	٨	
RSP	X										•	•	•	•	•	

Condition Code Symbols:

H Half Carry (From Bit 3)

I Interrupt Mask

N Negative (Sign Bit)
Z Zero

C Carry/Borrow

↑ Test and Set if True, Cleared Otherwise
 Not Affected

TABLE 6 - INSTRUCTION SET (CONTINUED)

				Ad	dressing	Modes				Co	nd	itio	n C	ode
Mnemonic	Inherent	Immediate	Direct	Extended	Relative	Indexed (No Offset)		Indexed (16 Bits)	Bit Test & Branch	н		N	z	С
RTI	X									?	?	?	?	?
RTS	X									•	•	•	•	•
SBC		×	Х	Х		×	×	Х		•	•	٨	٨	٨
SEC	X									•	•	•	•	1
SEI	X									•	1	•	•	•
STA			X	X		×	×	X		•	•	٨	٨	•
STX			Х	X		×	×	×		•	•	^	^	•
SUB		×	X	Х		×	×	×		•	•	^	٨	٨
SWI	X									•	1	•	•	•
TAX	X			***************************************						•	•	•	•	•
TST	×		×			X	×			•	•	^	^	•
TXA	х									•	•	•	•	•

Condition Code Symbols:

- H Half Carry (From Bit 3)
- I Interrupt Mask
- N Negative (Sign Bit)
- Z Zero

- C Carry/Borrow
- A Test and Set if True, Cleared Otherwise
- Not Affected
- ? Load CC Register From Stack

EF6805 HMOS FAMILY

Features	EF6805CT	E F6805P2	E F6805P4	E F6805P6	EF6805R2	EF6805R3	E F6805T2	E F6805U2	E F6805U3	EF6805TV
Technology	HMOS	HMOS	HMOS	HMOS	HMOS	HMOS	HMOS	HMOS	HMOS	HMOS
Number of Pins	40	28	28	28	40	40	28	40	40	40
On-Chip RAM (Bytes)	240	64	112	64	64	112	64	64	112	96
On-Chip User ROM (Bytes)	4096	1100	1100	1796	2048	3776	2508	2048	3776	6144
External Bus	Yes	None	None	None	None	None	None	None	None	None
Bidirectional I/O Lines	29	20	20	20	24	24	19	24	24	32
Unidirectional I/O Lines	None	None	None	None	6 Inputs	6 Inputs	None	8 Inputs	8 Inputs	None
Other I/O Features	Timer,UART	Timer	Timer	Timer	Timer,A/D	Timer,A/D	Timer, PLL	Timer	Timer	Timer,D/A
External Interrupt Inputs	- 3	1	1	1	2	2	2	2	2	1
STOP and WAIT	No	No	No	No	No	No	No	No	No	No

TABLE 7 - 6805 HMOS FAMILY INSTRUCTION SET OPCODE MAP

	Bit Man	ipulation	Branch			ead-Modify-V			Cor					/Memory			
	BTB	BŞC	REL	DIR	INH	INH	1X1 6	IX.	INH	INH	IM _M	DIR	EXT	IX2 D	IX1	- IX	
Hi Low	voo	0001	0010	0011	0100	0101	0110	0111	1000	9 1001	1010	1011	1100	1101	1110	,,,,,	Hi Low
 	BRSETO 3 BTB	BSET0 BSC	BRA REL	NEG DIR	NEG INH	NEG INH	NEG IX1	NEG IX	9 RTI 1 INH		SUB SUB	SUB 2 DIR	SUB 3 EXT	SUB 3 IX2	SUB IX1	SUB	, ooo
1 0001	BRCLRO 3 BTB	7 BCLRO 2 BSC	BRN 2 REL						RTS		2 CMP	4 CMP	5 CMP 3 EXT	6 CMP	5 CMP	CMP	1 0001
2 0010	BRSET1	BSET1 2 BSC	4 BHI 2 REL								SBC IMM	SBC DIR	SBC SEXT	SBC IX2	SBC IX1	SBC	2 0010
3	BRCLR1 3 BTB	BCLR1 2 BSC	BLS REL	COM DIR	COMA	COMX	7 COM 2 (X1	COM	SWI		CPX 2 IMM	CPX DIR	CPX 3 EXT	CPX 3 IX2	5 CPX	CPX IX	3 0011
4 0100	BRSET2	BSET2 BSC	BCC REL	LSR 2 DTR	LSRA	LSRX	LSR	LSR			2 AND 2 IMM	AND Z DIR	S AND	AND	AND IX1	AND IX	4 0100
5 0101	BRCLR2 3 BTB	BCLR2 BSC	BCS REL								BIT 2 IMM	BIT DIR	5 BIT 3 EXT	6 BIT 3 IX2	BIT IX1	BIT IX	5 0101
6 0110	BRSET3 3 BTB	7 BSET3 2 BSC	BNE REL	ROR 2 DIR	RORA	RORX	7 ROR 2 IX1	ROR IX			LDA	LDA 2 DIR	5 LDA 3 EXT	6 LDA 3 IX2	5 LDA 2 IX1	LDA IX	6 0110
7 0111	BRCLR3	BCLR3 BSC	BEQ REL	6 ASR 2 DIR	ASRA	ASRX	ASR 2 IX1	ASR IX		TAX		STA 2 DIR	STA 3 EXT	STA	STA	STA	7
8	BRSET4 3 BTB	BSET4 2 BSC	BHCC REL	6 LSL 2 DIR	LSLA	LSLX	LSL	6 LSL 1 IX		CLC INH	EOR 2 IMM	EOR DIR	5 EOR 3 EXT	6 EOR 3 IX2	EOR IX1	EOR IX	8 1000
9	BRCLR4 3 818	BCLR4 2 BSC	BHCS REL	6 ROL 2 DIR	ROLA	ROLX	ROL	ROL IX		SEC INH	ADC 1MM	ADC DIR	5 ADC	ADC IX2	5 ADC	ADC	9
A 1010	BRSET5	BSET5 BSC	BPL REL	DEC DIR	DECA	DECX	DEC IX1	DEC ;x		CLI 1 INH	ORA 2 IMM	ORA DIR	ORA 3 EXT	ORA 3 IX2	ORA IX1	ORA	A 1010
B 1011	BRCLR5	BCLR5 BSC	BMI 2 REL							SEI 1 INH	ADD 2 IMM	ADD DIR	5 ADD	ADD IX2	ADD IX1	ADD IX	B 1011
C 1100	BRSET6	BSET6 BSC	BMC REL	6 INC 2 DIR	INCA I INH	INCX 1 INH	7 INC 2 1X1	6 INC		RSP 1 INH		JMP 2 DIR	JMP 3 EXT	5 JMP 3 1X2	JMP 2 ix1	JMP IX	C 1100
D 1101	BRCLR6 3 BTB	BCLR6 BSC	BMS 2 REL	6 TST 2 DIR	TSTA	TSTX	7 TST 2 1x1	TST IX		NOP 1 INH	BSR REL	JSR 2 DIP	JSR 3 EXT	JSR 3 IX2	JSR 1X1	JSR	D 1101
E 1110	BRSET7	BSET7 BSC	4 BIL 2 REL								LDX MM	LDX DIR	5 LDX 3 EXT	LDX 3 IX2	5 LDX 2 IX1	LDX	E 1110
F. 1111	BRCLR7	BCLR7	BIH REL	CLR 2 DIR	CLRA	CLRX	CLR	CLR IX		TXA INH		STX 2 DIR	STX 3 Ext	STX 3 IX2	STX	5 STX	F 1111

Abbreviations for Address Modes

INH Inherent IMM Immediate DIR


Direct EXT Extended

REL Relative BSC Bit Set/Clear

BTB Bit Test and Branch ١X Indexed (No Offset)


Indexed, 1 Byte (8-Bit) Offset IX1 IX2

Indexed, 2 Byte (16-Bit) Offset





EF6805U3

PHYSICAL DIMENSIONS









CB-521


ORDERING INFORMATION

The information required when ordering a custom MCU is listed below. The ROM program may be transmitted to THOMSON SEMICONDUCTEURS on EPROM(s) or an EFDOS/MDOS* disk file.

To initiate a ROM pattern for the MCU, it is necessary to first contact your local THOMSON SEMICONDUCTEURS representative or distributor.

EPROMs

Two 2716 or one 2732 type EPROMs, programmed with the customer program (positive logic sense for address and data), may be submitted for pattern generation. The EPROM must be clearly marked to indicate which EPROM corresponds to which address space. The recommended marking orgodeure is illustrated below:



XXX = Customer ID

After the EPROM(s) are marked, they should be placed in conductive IC carriers and securely packed. Do not use styrofoam.

VERIFICATION MEDIA

All original pattern media (EPROMs or floppy disk) are filed for contractual purposes and are not returned. A computer listing of the ROM code will be generated and returned along with a listing verification form. The listing should be thoroughly checked and the verification form completed, signed, and returned to THOMSON SEMICONDUCTEURS. The signed verification form constitutes the

contractual agreement for creation of the customer mask. If desired, THOMSON SEMICONDUCTEURS will program on blank EPROM from the data file used to create the custom mask and aid in the verification process.

ROM VERIFICATION UNITS (RVUs)

Ten MCUs containing the customer's ROM pattern will be sent for program verification. These units will have been made using the custom mask but are for the purpose of ROM verification only. For expediency they are usually unmarked, packaged in ceramic, and tested only at room temperature and 5 volts. These RVUs are included in the mask charge and are not production parts. The RVUs are thus not guaranteed by THOMSON SEMICONDUCTEURS. Quality Assurance, and should be discarded after verification is completed.

FLEXIBLE DISKS

The disk media submitted must be single-sided, EFDOS/MDOS* compatible floppies.

The customer must write the binary file name and company name on the disk with a felt-tip-pen. The minimum EFDOS/MDOS* system files, as well as the absolute binary object file (Filename .LO type of file) from the 6805 cross assembler, must be on the disk. An object file made from a memory dump using the ROLLOUT command is also acceptable. Consider submitting a source listing as well as the following files: filename .LX (DEVI-CE/EXORCiser loadable format) and filename .SA (ASCII Source Code). These files will of course be kept confidential and are used 1) to speed up the process in-house if any problems arise, and 2) to speed up the profess of factory interface if the user finds any software errors and needs assistance quickly from THOMSON SEMICONDUCTEURS factory representatives.

EFDOS is THOMSON SEMICONDUCTEURS' Disk Operating System available on development systems such as DEVICE....

MDOS* is MOTOROLA's Disk Operating System available on development systems such as EXORciser,...

*Requires prior factory approval.

Whenever ordering a custom MCU is required, please contact your local THOMSON SEMICONDUCTEURS representative or THOMSON SEMICONDUCTEURS distributor and/or complete and send the attached "MCU customer ordering sheet" to your local THOMSON SEMICONDUCTEURS representative.

EXORciser is a registered trademark of MOTOROLA Inc.

ORDERING INFORMATION

EF6805U3 P V												
Device Screening level												
			ckage		ا ل				. temp.			
The table below horizontally she level. Other possibilities on re-		availabi	e suffix	combi	nations 1	for paci	kage, oį	erating	temper	ature a	nd scree	ening
DEVICE		P	ACKAG	iΕ		OF	ER. TE	MP	sc	REENI	NG LEV	EL
DEVICE	С	J	Р	Ε	FN	L°	٧	T	Std	D	G/B	B/B
			•		•	•	•	•	•	•		
EF6805U3		<u> </u>							ļ			
			<u> </u>		<u></u>	L	<u> </u>		<u> </u>		L	
Examples: EF6805U3P,	EF68	305U3	FN, E	F680	5U3P\	/, EF6	5805L	13FNV	,			
Package: C: Ceramic DIL, J: Cerdip DIL, P: Plastic DIL, E: LCCC, FN: PLCC. Oper. temp.: L*: 0°C to +70°C, V: -40°C to +86°C, T — 40°C to + 105°C, *: may be omitted. Screening level: Std: (no-end suffix), D: NFC 96883 level B, G/B: NFC 96883 level G, B/B: NFC 96883 level B and MIL-STD-883C level B.												

These specifications are subject to change without notice.

Please inquire with our sales offices about the availability of the different products.




MK2870 FEATURES


- 28-pin version of the industry standard MK3870 single chip microcomputer
- Available with 1K bytes of mask programmable ROM memory
- 64 bytes scratchpad RAM
- 20 bits TTL compatible I/O
- Programmable binary timer Interval timer mode
 Pulse width measurement mode
 Event counter mode
- External interrupt input

Single +5 volt supply

- Crystal, LC, RC, or external time base options
- Low power (275 mW typ.)







PIN NAME	DESCRIPTION	TYPE
PO-7 P1-1 P1-3 P4-0 P4-7 P5-0 P5-7 STROBE EXT INT RESET TEST XTL 1, XTL 2 V _{CC} , GND	I/O Port 0 Bit 7 I/O Port 1 Bits 1-3 I/O Port 4 I/O Port 5 Ready Strobe External Interrupt External Reset Test Line Time Base Power Supply Lines	Bidirectional Bidirectional Bidirectional Bidirectional Output Input Input Input Input Input Input Input Input

FEBRUARY 1987 1/18

MK2870 BLOCK DIAGRAM




Figure 1

GENERAL DESCRIPTION

The MK2870 is the 28-pin version of the industry standard Mostek MK3870 single chip microcomputer. It is offered as a low cost device which can be used in those applications that do not require the entire I/O capability of the 40 pin MK3870. The compact 28-pin package makes the MK2870 ideally suited for applications where PC board space is a premium.

The MK2870 can execute more than 70 instructions, and is completely software compatible with the rest of the devices in the 3870 family. The MK2870 features 1K bytes of ROM. The MK2870 also features 64 bytes of scratchpad RAM, a

programmable binary timer, and 20 bits of I/O.

The programmable binary timer operates by itself in the interval timer mode or in conjunction with the external interrupt input in the pulse width measurement and the event counter modes of operation. Two sources of vectored, prioritized interrupt are provided with the binary timer and the external interrupt input. The user has the option of specifying one of four clock sources for the MK2870. Crystal, LC, RC, or external clock. In addition, the user can specify either a $\pm 10\%$ power supply tolerance or a $\pm 5\%$ power supply tolerance.

FUNCTIONAL PIN DESCRIPTION

PO-7, P1-1--P1-3, P4-0--P4-7, and P5-0--P5-7 are 20 lines which can be individually used as either TTL compatible inputs or as latched outputs.

STROBE is a ready strobe associated with I/O Port 4. This pin, which is normally high, provides a single low pulse after valid data is present on the P4-O-P4-7 pins during an output instruction.

RESET may be used to externally reset the MK2870. When pulled low the MK2870 will reset. When then allowed to go high the MK2870 will begin program execution at program location H '000'.

EXT INT is the external interrupt input. Its active state is software programmable. This input is also used in conjunction with the timer for pulse width measurement and event counting.

XTL 1 and XTL 2 are the time base inputs to which a crystal, LC network, RC network, or an external single-phase clock may be connected. The time base network must be specified when ordering a mask ROM MK2870.

TEST is an input, used only in testing the MK2870. For normal circuit functionality this pin may be left unconnected, but it is recommended that TEST be grounded.

V_{CC} is the power supply input (single +5 V).

MK2870 ARCHITECTURE

The basic functional elements of the MK2870 are shown in Figure 1 . A programming model is shown in Figure 2. The MK2870 is instruction set compatible. The unique features of the MK2870 are discussed in the following sections. The user is referred to the 3870 Family Technical Manual for a thorough discussion of the architecture, instruction set, and other features.

MK2870 MAIN MEMORY

There are four address registers used to access main memory. These are the Program Counter (PO), the Stack Register (P), the Data Counter (DC), and the Auxiliary Data Counter (DC1). The Program Counter is used to address instructions or immediate operands. The Stack Register is used to save the contents of the Program Counter during an interrupt or subroutine call. Thus, the Stack Register contains the return address at which processing is to resume upon completion of the subroutine or interrupt routine. The Data Counter is used to address data tables. This register is auto-incrementing. Of the two data counters, only Data Counter (DC), can access the ROM. However, the SDC instruction allows the Data Counter and Auxiliary Data Counter to be exchanged.

Figure 3 shows the amounts of ROM and executable RAM in the MK2870/10 pin configuration.

I/O PORTS

The MK2870 provides four, 8 bit bidirectional Input/Output ports. These are ports 0, 1, 4, 5. However, only 20 of the bits are connected to I/O pins. The remaining bits are storage elements. In addition, the Interrupt Control Port is addressed as Port 6 and the binary timer is addressed as Port 7. The programming of Ports 6 and 7 and the bidirectional I/O pin are covered in the 3870 Family Technical Manual. The schematic of an I/O pin and available output drive options are shown in Figure 4.

An output ready strobe is associated with Port 4. This flag may be used to signal a peripheral device that the MK2870 has just completed an output of new data to Port 4. The strobe provides a single low pulse shortly after the output operation is completely finished, so either edge may be used to signal the peripheral. STROBE may also be used as an input strobe to Port 4 after completing the input operation.

MK2870 PROGRAMMABLE REGISTERS, PORTS, AND MEMORY MAP




Figure 2

MK2870 MAIN MEMORY SIZE AND TYPE



This device contains 64 bytes of scratchpad RAM.

NOTE:

Data derived from addressing any locations other than those within a part's specified ROM space or RAM space (if any) is not tested nor is it guaranteed. Users should refrain from entering this area of the memory map.

Device	Scratchpad	Address	ROM	Executable
	RAM Size	Register Size	Size	RAM Size
	(Decimal)	(P0, P, DC, DC1)	(Decimal)	(Decimal)
MK2870/10	64 bytes	12 bits	1024 bytes	0 bytes

Figure 3

To use a port pin as an input, the large transistor which pulls the pin to V_{SS} must be turned off. This is accomplished by writing a '0' to that bit of the port. This applies to Ports 0, 1, 4, and 5 only.

MK2870 TIME BASE OPTIONS

The MK2870 contains an on-chip oscillator circuit which provides an internal clock. The frequency of the oscillator circuit is set from the external time base network. The time base for the MK2870 may originate from one of four sources:

- 1) Crystal
- 2) LC Network
- 3) RC Network

4) External Clock

The type of network which is to be used with the mask ROM MK2870 must be specified at the time when mask ROM devices are ordered.

The specifications for the four configurations are given in the following text. There is an internal capacitor between


XTL 1 and GND and an internal capacitor between XTL 2 and GND. Thus, external capacitors are not necessarily required. In all clock modes the external time base frequency is divided by two to form the internal PHI clock.

CRYSTAL SELECTION

The use of a crystal as the time base is highly recommended as the frequency stability and reproducability from system to system is unsurpassed. The MK2870 has an internal divide by two to allow the use of inexpensive and widely available TV Color Burst Crystals (3.58 MHz). Figure 6 lists the required crystal parameters for use with the MK2870. The Crystal Mode time base configuration is shown in Figure 5.

Through careful buffering of the XTL 1 pin it may be possible to amplify this waveform and distribute it to other devices. However, Mostek renommends that a separate active device (such as a 740C series TTL gate) be used to oscillate the crystal and the waveform from that oscillator be buffered and supplied to all devices, including the MK2870, in the event that a single crystal is to provide the time base for more than just a single MK2870.

I/O PIN CONCEPTUAL DIAGRAM WITH OUTPUT BUFFER OPTIONS



Ports 0 and 1 are Standard Output type only.

Ports 4 and 5 may both be any of the three output options (mask programmable bit by bit)


The STROBE output is always configured similar to a Direct Drive Output except that it is capable of driving 3 TTL loads.

 $\overline{\text{RESET}}$ and EXT INT may have standard 6K Ω (typical) pull-up or may have no pull-up (mask programmable).

When Direct Drive option is selected, it should be used as an Output only (not as an input).

Figure 4

CRYSTAL MODE CONNECTION



NOTE: Lead lengths from the crystal to the 2870 pins should be kept reasonably short to reduce stray capacitance load.

Figure 5

CRYSTAL PARAMETERS

- a) Parallel resonance, fundamental mode AT-Cut
- b) Shunt capacitance $(C_0) = 7$ pf max.
- c) Series resistance (R_s) = See table
- d) Holder = See table below.

Frequency	Series Resistance	Holder
f = 2-2.7 MHz	Rs = 300 ohms max	HC-6 HC-33
f = 2.8-4 MHz	Rs = 150 ohms max	HC-6 HC-18* HC-25*

^{*}This holder may not be available at frequencies near the lower end of this range.

Figure 6

While a ceramic resonator may work with the MK2870 crystal oscillator, it was not designed specifically to support the use of this component. Thus, Mostek does not support the use of a ceramic resonator either through proper testing, parametric specification, or applications support.

LC NETWORK

The LC time base configuration can be used to provide a less expensive time base for the MK2870 than can be provided with a crystal. However, the LC configuration is much less accurate than is the crystal configuration. The LC time base configuration is shown in Figure 7. Also shown in the figure are the specified parameters for the LC components, along with the formula for calculating the resulting time base frequency. The minimum value of the inductor which is required for proper operation of the LC time base network is

0.1 millihenries. The inductor must be a Q factor which is no less than 40. The value of C is derived from C external, the internal capacitance of the MK2870 $C_{\rm XTL}$, and the stray capacitances, $C_{\rm S1}$ and $C_{\rm S2}$. $C_{\rm XTL}$ is the capacitance looking into the internal two port network at XTL 1 and XTL 2. $C_{\rm XTL}$ is listed under the "Capacitance" section of the Electrical Specifications. $C_{\rm S1}$ and $C_{\rm S2}$ are stray capacitances from XTL 1 to ground and from XTL 2 to ground, respectively. C external should also include the stray shunt capacitance across the inductor. This is typically in the 3 to 5 pf range and significant error can result if it is not included in the frequency calculation.


Variation in time base frequency with the LC network can arise from one of four sources: 1) Variation in the value of the inductor. 2) Variation in the value of the external capacitor. 3) Variation in the value of the internal capacitance of the MK2870 at XTL 1 and XTL 2 and 4)

Variation in the amount of stray capacitance which exists in the circuit. Therefore, the actual frequency which is quenerated by the LC circuit is within a range of possible rrequencies, where the range of frequencies is determined by the worst case variation in circuit parameters. The designer must select component values such that the range of possible frequencies with the LC mode does not go outside of the specified operating frequency range for the MK2870.

RC CLOCK CONFIGURATION

The time base for the MK2870 may be provided from an RC network tied to the XTL 2 pin, when XTL 1 is grounded. A schematic picturing the RC clock configuration is shown in

Figure 8 . The RC time base configuration is intended to provide an inexpensive time base source for applications in which timing is not critical. Some users have elected to tune each unit using a variable resistor or external capacitor thus reducing the variation in frequency. However, for increased time base accuracy Mostek recommends the use of the Crystal or LC time base configuration. Figure 9 illustrates a curve which gives the resulting operating frequency for a particular RC value. The x-axis represents the product of the value of the resistor times the value of the capacitor. Note that three curves are actually shown. The curve in the middle represents the nominal frequency obtained for a given value of RC. A maximum curve and a minimum curve for different types of MK2870 devices are also shown in the diagram.



NOTE: The LC options uses the same mask option as the crystal option.

C = 26.5 pF + 2.6pF + Cexternal

Figure 7

RC MODE CONNECTION

RC MODE

XTL1

XTL2

V_{CC}

R

CEXTERNAL (OPTIONAL)

Figure 8

FREQUENCY VS. RC




Figure 9

The designer must select the RC product such that a frequency of less than 2 MHz is not possible taking into account the maximum possible RC product and using the minimum curve shown in Figure 9 . Also, the RC product must not allow a frequency of more than 4 MHz taking into account the minimum possible R and C and using the Maximum curve shown below. Temperature induced variations in the external components should be considered in calculating the RC Product.

Frequency variation from unit to unit due to switching speed and level at constant temperature and V_{CC} = + or -5 percent.

Frequency variation due to V_{CC} with all other parameters constant with respect to +5 V = +7 percent to -4 percent on all devices.

Frequency variation due to temperature with respect to 25 C (all other parameters constant) is as follows:

other parameters constant) is as follows:				
PART #	VARIATION			
287X-00, -05	+6 percent to - 9 percent			
287X-10, -15	+9 percent to -12 percent			

Variations in frequency due to variations in RC components may be calculated as follows:

Maximum RC = (R max) (C external max + C_{XTL} max)

Minimum RC = (R min) (C external min + C_{XTI} min)

Typical RC = (R typ) (C external typ +
$$\{C_{XTL} \max + C_{XTL} \min\}$$
)

Positive Freq. Variation = RC typical - RC minimum RC typical

Netative Freq. Variation = RC maximum - RC typical due to RC Components RC typical

Total frequency variation due to all factors:

287X-00, -05
+18 percent plus positive frequency variation due to RC components

287X-10, -15
= +21 percent plus positive frequency variation due to RC components

= -18 percent minus negative frequency variation due to RC components = -21 percent minus negative frequency variation due to RC components

Total frequency variation due to V_{CC} and temperature of a unit tuned to frequenc_ at +5 V V_{CC} , 25 C

287X-00, -05 287X-10, -15 = +16 percent

EXTERNAL MODE CONNECTION




Figure 10

EXTERNAL CLOCK CONFIGURATION

The connection for the external clock time base configuration is shown in Figure 10 . Refer to the DC Characteristics section for proper input levels and current

requirements.

Refer to the Capacitance section for input capacitance.

ELECTRICAL SPECIFICATIONS MK2870

OPERATING VOLTAGES AND TEMPERATURES

Dash Number Suffix	Operating Voltage V _{CC}	Operating Temperature
-00	+5 V ±10%	0°C - 70°C
05	+5 V ± 5%	0°C - 70°C
— 10	+5 V ± 10%	-40°C - +85°C
— 15	$+5~V\pm5\%$	-40°C - +85°C

See Ordering Information for explanation of part numbers.

MAXIMUM RATINGS*

	-00, -05	-10, -15
Temperature Under Bias	-20°C to +85°C	-50°C to +100°C
Storage Temperature	-65°C to +150°C	-65°C to +150°C
Voltage on any Pin With Respect to Ground		
(Except open drain pins and TEST)	–1.0 V to +7 V	-1.0 V to + 7 C
Voltage on TEST with Respect to Ground	-1.0 V to +9 V	–1.0 V to +9 V
Voltage on Open Drain Pins With Respect to Ground	-1.0 V to +13.5 V	-1.0 V to +13.5 V
Power Dissipation	1.5 W	1.5 W
Power Dissipation by any one I/O pin	60 mW	60 mW
Power Dissipation by all I/O pins	600 mW	600 mW

^{*}Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

AC CHARACTERISTICS

 $T_{A'}$ V_{CC} within specified operating range. I/O power dissipation \leq 100 mW (Note 2)

	-00, -05		-05	-10, -15				
SIGNAL	SYM	PARAMETER	MIN	MAX	MIN	MAX	UNIT	NOTES
XTL 1	t _o	Time Base Period, all clock modes	250	500	250	500	ns	4 MHz - 2 MHz
XTL 2	t _{ex(H)}	External clock pulse width high	90	400	100	390	ns	
	t _{ex(L)}	External clock pulse width low	100	400	110	390	ns	
Φ	t _Φ	Internal Φ clock	2	to o	2	t _o		
WRITE	t _w	Internal WRITE Clock period	41	Ф	41	Φ		Short Cycle
			61	Φ	61	Φ		Long Cycle
1/0	t _{dl/O}	Output delay from internal WRITE clock	0	1000	0	1200	ns	50 pF plus one TTL load
	t _{sl/O}	Input setup time to internal WRITE clock	1000		1200		ns	
STROBE	t _{I/O-s}	Output valid to STROBE delay	3t∳ -1000	3tФ +250	3tΦ -1200	3t Ф +300	ns	I/O load = 50 pF + 1 TTL load
	t _{sL}	STROBE low time	8tΦ -250	12tΦ +250	8t Ф -300	12tΦ +300	ns	STROBE load = 50 pF + 3TTL loads
RESET	t _{RH}	RESET hold time, low	6t∳ +750		6t∳ +1000		ns	
	t _{RPOC}	RESET hold time, low for power clear	power supply rise time + 0.1		power supply rise time + .15		ms	
EXT INT	t _{EH}	EXT INT hold time in active and inactive state	6tΦ +750		6t Ф +1000		ns	To trigger interrupt
			2tΦ		2tΦ		ns	To trigger timer

DC CHARACTERISTICS

 T_{A} , V_{CC} within specified operating range I/O power dissipation \leq 100 mW (Note 2)

		-00, -05		-10, -15		,	
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	UNIT	DEVICE
I _{cc}	Average Power Supply Current		85		110	mA	MK2870/10 Outputs Open
P _D	Power Dissipation		400		525	mW	MK2870/10 Outputs Open
V _{IHEX}	External Clock input high level	2.4	5.8	2.4	5.8	٧	
V _{ILEX}	External Clock input low level	3	.6	3	.6	٧	
I _{IHEX}	External Clock input high current		100		130	μΑ	V _{IHEX} =V _{CC}
I _{ILEX}	External Clock input low current		-100		-130	μΑ	V _{ILEX} =V _{SS}
V _{IHI/O}	Input high level, I/O pins	2.0	5.8	2.0	5.8	٧	Standard pull-up
		2.0	13.2	2.0	13.2	٧.	Open drain (1)
V _{IHR}	Input high level, RESET	2.0	5.8	2.2	5.8	٧	Standard pull-up
		2.0	13.2	2.2	13.2	٧	No Pull-up
V _{IHEI}	Input high level, EXT INT	2.0	5.8	2.2	5.8	٧	Standard pull-up
		2.0	13.2	2.2	13.2	٧	No Pull-up
V _{IL}	Input low level	3	.8	3	.7	٧	(1)
I _{IL}	Input low current, all pins with standard pull-up resistor		-1.6		-1.9	mA	V _{IN} = 0.4 V
IL	Input leakage current, open drain pins, and inputs with no pull-up resistor		+10 -5		+18 -8	μ Α μ Α	V _{OH} = 13.2 V V _{IN} = 0.0 V
I _{ОН}	Output high current pins with standard pull-up resistor	-100		-89		μΑ	V _{OH} = 2.4 V
	pull-up resistor	-30		-25		μΑ	V _{OH} = 3.9 V

MK2870

DC CHARACTERISTICS (cont.)

 $T_{A'}$ V_{CC} within specified operating range, I/O power dissipation \geq 100 mW (Note 2)

		-00, -05		-10, -15			
SYM	PARAMETER	MIN	MAX	MIN	MAX	UNIT	CONDITIONS
I _{OHDD}	Output high current, direct drive	-100		-80		μA	V _{OH} = 2.4 V
0.1.55	pins	-1.5		-1.3		mA	V _{OH} = 2.4 V V _{OH} = 1.5 V
			-8.5		-11	mA	V _{OH} = 0.7 V
I _{OHS}	STROBE Output High current	-300		-270		μА	V _{OH} = 2.4 V
l _{OL}	Output low current	1.8		1.65		mA	V _{OL} = 0.4 V
I _{OLS}	STROBE Output Low current	5.0		4.5		mA	V _{OL} = 0.4 V

TIMER AC CHARACTERISTICS

Definitions:

Error = Indicated time value - actual time value

tpsc = tΦ x Prescale Value

Interval Timer Mode:

Single interval error, free running (Note 3)	±6tФ
Cumulative interval error, free running (Note 3)	
Error between two Timer reads (Note 2)	
Start Timer to stop Timer error (Notes 1, 4)	$\cdots + t\Phi$ to - (tpsc + $t\Phi$)
Start Timer to read Timer error (Notes 1, 2)	5t Φ to - (tpsc + 7tΦ)
Start Timer to interrupt request error (Notes 1, 3)	2tФ to -8 tФ
Load Timer to stop Timer error (Note 1)	+ tΦ to - (tpsc + 2tΦ)
Load Timer to read Timer error (Notes 1, 2)	5t Φ ± to - (tpsc + 8t Φ)
Load Timer to interrupt request error (Notes 1, 3)	2tΦ to -9tΦ

Pulse Width Measurement Mode:

Measurement accuracy (Note 4)	$\dots + t\Phi$ to - (tpsc + 2t Φ)
Minimum pulse width of EXT INT pin	2tΦ


Event Counter Mode:


Minimum active time of EXT INT pin	2tΦ
Minimum inactive time of EXT INT pin	2tΦ


NOTES:


- All times which entail loading, starting, or stopping the Timer are referenced from the end of the last machine cycle of the OUT or OUTS instruction.
- 2. All times which entail reading the Timer are referenced from the end of the last machine cycle of the IN or INS instruction.
- All times which entail the generation of an interrupt request are referenced from the start of the machine cycle in which the appropriate interrupt request latch is set. Additional time may elapse if the interrupt request occurs during a privileged or multicycle instruction.
- 4. Error may be cumulative if operation is repetitively performed

AC TIMING DIAGRAM









Note: All AC measurements are referenced to V_{IL} max., V_{IH} min., V_{OL} (.8v), or V_{OH} (2.0v).

Figure 11

INPUT/OUTPUT AC TIMING






Figure 12

STROBE SOURCE CAPABILITY (TYPICAL AT $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$) Figure 13



STROBE SINK CAPABILITY (TYPICAL AT $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$) Figure 14




STANDARD I/O PORT SOURCE CAPABILITY (TYPICAL AT $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$) Figure 15

SOURCE


SOURCE CURRENT

M



DIRECT DRIVE I/O PORT SOURCE CAPABILITY


(TYPICAL AT $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$) Figure 16



I/O PORT SINK CAPABILITY


(TYPICAL AT $V_{CC} = 5 \text{ V}, T_{A'} = 25^{\circ}\text{C}$)

Figure 17



MAXIMUM OPERATING TEMPERATURE VS. I/O POWER DISSIPATION

Figure 18




ORDERING INFORMATION

There are two types of part numbers for the 2870 family of devices. The generic part number describes the basic device type, the amount of ROM and Executable RAM, the desired package type, temperature range, and power supply tolerance. For each customer specific code, additional information defining I/O options and oscillator options will be combined with the information described in the generic part number to define a customer/code specific device order number.


GENERIC PART NUMBER

An example of the generic part number is shown below.



DEVICE ORDER NUMBER

An example of the device order number is shown below.



The Customer/Code specific number defines the ROM bit pattern, I/O configuration, oscillator type, and generic part type to be used to satisfy the requirements of a particular customer purchase order. For further information on the ordering of mask ROM devices, the customer should refer to the 3870 Family Technical Manual.

These specifications are subject to change without notice.

Please inquire with our sales offices about the availability of the different products.



MK3870 FEATURES

- Available with 1K, 2K, or 4K bytes of mask programmable ROM memory
- 64 bytes scratchpad RAM
- Available with 64 bytes executable RAM
- 32 bits (4 ports) TTL compatible I/O
- Programmable binary timer Interval timer mode
 Pulse width measurement mode
 Event counter mode
- External interrupt input
- · Crystal, LC, RC, or external time base options
- Low power (275 mW typ.)
- Single +5 volt supply

MK38P70 FEATURES

- EPROM version of MK3870
- Piggyback PROM (P-PROM)™ package
- Accepts 24 pin or 28 pin EPROM memories
- Identical pinout as MK3870
- In-Socket emulation of MK3870

NMOS

CASES

MK3870



MK38P70



FEBRUARY 1987 1/28

MK3870 BLOCK DIAGRAM





Figure 1

PIN ASSIGNMENTS



GENERAL DESCRIPTION

The MK3870 is a complete 8-bit microcomputer on a single MOS integrated circuit. The MK3870 can execute a set of more than 70 instructions, and is completely software compatible with the rest of the devices in the 3870 family. The MK3870 features 1-4K bytes of ROM and optional additional executable RAM depending on the specific part type designated by a slash number suffix. The MK3870 also features 64 bytes of scratchpad RAM, a programmable binary timer, and 32 bits of I/O.

The programmable binary timer operates by itself in the interval timer mode or in conjunction with the external interrupt input in the pulse width measurement and the event counter modes of operation. Two sources of vectored, prioritized interrupt are provided with the binary timer and the external interrupt input. The user has the option of

specifying one of four clock sources for the MK3870 and MK38P70: Crystal, LC, RC, or external clock. In addition, the user can specify either a $\pm 10\%$ power supply tolerance or a $\pm 5\%$ power supply tolerance.

The MK38P70 microcomputer is the PROM based version of the MK3870. It is called the piggyback PROM (P-PROM)[™] because of its packaging concept. This concept allows a standard 24-pin or 28 pin EPROM to be mounted directly on top of the microcomputer itself. The EPROM can be removed and reprogrammed as required with a standard PROM programmer. The MK38P70 retains exactly the same pinout and architectural features as other members of the 3870 family. The MK38P70 is discussed in more detail in a later section.

FUNCTIONAL PIN DESCRIPTION

PO-O-- PO-7, P1-O--P1-7, P4-O--P4-7, and P5-O--P5-7 are 32 lines which can be individually used as either TTL compatible inputs or as latched outputs.

STROBE is a ready strobe associated with I/O Port 4. This pin, which is normally high, provides a single low pulse after valid data is present on the P4-0-P4-7 pins during an output instruction.

RESET may be used to externally reset the MK3870. When pulled low the MK3870 will reset. When then allowed to go high the MK3870 will begin program execution at program location H '000'.

EXT INT is the external interrupt input. Its active state is software programmable. This input is also used in conjunction with the timer for pulse width measurement and event counting.

XTL 1 and XTL 2 are the time base inputs to which a crystal, LC network, RC network, or an external single-phase clock may be connected. The time base network must be specified when ordering a mask ROM MK3870. The MK38P70 will operate with any of the four configurations.

TEST is an input, used only in testing the MK3870. For normal circuit function this pin may be left unconnected, but it is recommended that TEST be grounded. On MK38P70 devices, the TEST must be grounded.

V_{CC} is the power supply input (single +5v).

MK3870 ARCHITECTURE

The basic functional elements of the MK3870 are shown in Figure 1. A programming model is shown in Figure 2. The

architecture is common to all members of the 3870 family. All 3870 devices are instruction set compatible and differ only in amount and type of ROM, RAM, and I/O. The unique features of the MK3870 are discussed in the following sections. The user is referred to the 3870 Family Technical Manual for a thorough discussion of the architecture, instruction set, and other features which are common to all 3870 family devices.

MK3870 MAIN MEMORY

There are four address registers used to access main memory. These are the Program Counter (PO), the Stack Register (P), the Data Counter (DC), and the Auxiliary Data Counter (DC1). The Program Counter is used to address instructions or immediate operands. The Stack Register is used to save the contents of the Program Counter during an interrupt or subroutine call. Thus, the Stack Register contains the return address at which processing is to resume upon completion of the subroutine or interrupt routine. The Data Counter is used to address data tables. This register is auto-incrementing. Of the two data counters, only Data Counter (DC), can access the ROM. However, the XDC instruction allows the Data Counter and Auxiliary Data Counter to be exchanged.

The graph in Figure 3 shows the amounts of ROM and executable RAM for every available slash number in the MK3870 pin configuration.

EXECUTABLE RAM

The upper bytes of the address space in some of the MK3870 devices are RAM memory. As with the ROM memory, the RAM may be addressed by the P0 and the DC address registers. The executable RAM may be addressed by all MK3870 instructions which address Main Memory.

MK3870 PROGRAMMABLE REGISTERS, PORTS, AND MEMORY MAP





Figure 2

MK3870 MAIN MEMORY SIZES AND TYPES BY SLASH NUMBERS



All devices contain 64 bytes of scratchpad RAM.

NOTE: Data derived from addressing any locations other than those within a part's specified ROM space or RAM space (if any) are not tested nor are the data guaranteed. Users should refrain from entering this area of the memory map.

Device	Scratchpad RAM Size (Decimal)	Address Register Size (P0, P, DC, DC1)	ROM Size (Decimal)	Executable RAM Size
MK3870/20*	64 bytes	12 bits	2048 bytes	0 bytes
MK3870/22	64 bytes	12 bits	2048 bytes	64 bytes
MK3870/40	64 bytes	12 bits	4096 bytes	0 bytes
MK3870/42	64 bytes	12 bits	4032 bytes	64 bytes

*The MK3870/20 is equivalent to the original 3870 device in memory size; however, the original 3870 had an 11-bit Address Register. The original 3870 with 11-bit Address Register is available where required. Consult the section describing ROM Code Ordering Information for additional information.

Additionally, the MK3870 may execute an instruction sequence which resides in the executable RAM. Note this cannot be done with the scratchpad RAM memory, which is the reason the term "executable RAM" is given to this additional memory.


I/O PORTS

The MK3870 provides four, 8 bit bidirectional Input/Output ports. These are ports 0, 1, 4, 5. In addition, the Interrupt Control Port is addressed as Port 6 and the binary timer is addressed as Port 7. The programming of Ports 6 and 7 and

the bidirectional I/O pin are covered in the 3870 Famil Technical Manual. The schematic of an I/O pin an available output drive options are shown in Figure 4.

An output ready strobe is associated with Port 4. This flamay be used to signal a peripheral device that the MK387 has just completed an output of new data to Port 4. Th strobe provides a single low pulse shortly after the output operation is completely finished, so either edge may be used to signal the peripheral. STROBE may also be used as a input strobe to Port 4 after completing the input operation.

I/O PIN CONCEPTUAL DIAGRAM WITH OUTPUT BUFFER OPTIONS



Ports 0 and 1 are Standard Output type only.

Ports 4 and 5 may both be any of the three output options (mask programmable bit by bit)

The STROBE output is always configured similar to a Direct Drive Output except that it is capal '9 of driving 3 TTL loads.

RESET and EXT INT may have standard 6K() (typical) pull-up or may have no pull-up (mask programmable).

RESET and EXT INT do not have internal pull up on the MK38P70.

Figure 4

MK38P70 GENERAL DESCRIPTION

The MK38P70 is the EPROM version of the MK3870. It retains an identical pinout with the MK3870, which is documented in the section of this data sheet entitled "FUNCTIONAL PIN DESCRIPTION". The MK38P70 is housed in two packages which incorporate a 28 or 24-pin socket located directly on top of the package. A number of standard EPROMs may be plugged into this socket.

The MK38P70 can act as an emulator for the purpose of verification of user code prior to the ordering of mask ROM MK3870 devices. Thus, the MK38P70 eliminates the need for emulator board products. In addition, several MK38P70s

can be used in prototype systems in order to test design concepts in field service before committing to high-volume production with mask ROM MK3870s. The compact size of the MK38P70/EPROM combination allows the packaging of such prototype systems to be the same as that used in production. Finally, in low-volume applications, the MK38P70 can be used as the actual production device.

Most of the material which has been presented for the MK3870 in this document applies to the MK38P70. This includes the description of the pin configuration, architecture, programming model, and I/O ports. Additional information is presented in the following sections.

MK38P70 BLOCK DIAGRAM




Figure 5


MK38P70 MAIN MEMORY

There are two basic versions of the MK38P70. These are the 97400 series and the 97500 series. The 97400 series parts have twelve bit address capability thus a total 4K memory map like the MK3870 ROM devices. The 97500 series has 16 bit address capability. The 97400 series accepts 24 pin EPROMs, and the 97500 series accepts 28 pin EPROMs.

As can be seen from Figure 6, both the 97400 series and the 97500 series contain on-chip RAM in the upper portion of their memory maps and no on-chip ROM. Instead of on-chip ROM, address and dat lines are brought out to the 28 pin socket located directly on top of the 40 pin package so that external memory devices (principally EPROMs) are addressed.

By using an external EPROM, the 38P70 may be used to

MK38P70 MAIN MEMORY MAP



MK38P70 **SCRATCHPAD ADDRESS** EXTERNALLY INTERNAL EXECUTABLE RAM ADDRESSABLE MEMORY TYPE RAM SIZE REGISTER (DECIMAL) SIZE SIZE SIZE 97400 Series 64 bytes 12 bits 4032 bytes 64 bytes 64 bytes 97500 Series 64 bytes 16 bits 65472 bytes

MK38P70 devices have no internal ROM memory.

Figure 6

emulate the 3870 ROM devices. The 97400 series can directly emulate the following devices.

MK3870/10 MK3870/20 MK3870/22 MK3870/42

The MK3870/40 cannot be emulated exactly by the 97400 series because the 97400 devices have the 64 bytes of RAM in the upper memory map while the 3870/40 provides ROM memory in this address space.

Besides the difference in the size of the address registers, 97500 series can also emulate many of the 3870 ROM devices. This difference in address capability should not cause any functional difference as long as normal programming practice is used. That is, as long as address roll-over or automatic truncation is not used. One such usage would be an end around branch (branching forward at upper memory to get to lower memory). Another case would be in using automatic truncation of data loaded into the 12 bit address registers on the ROM devices. For example, to access some particular location (03FF hex for example) via the data counter, one could load that address into DC using the DCI instruction. The instruction

DCI '73FF'

would cause 3FF to be loaded into the DC of the 3870 ROM device because the upper bits of the DC (bits 12-15) do not exist. If that instruction was followed by the LM instruction the data stored at location 3FF would be obtained. Th 97500 series devices would not truncate the 73FF addres to 3FF. As previously stated, this type of programming i generally not done and thus the 97500 devices can be use to emulate the following devices directly.

MK3870/10 MK3870/20 MK3870/40

The 97500 series can also be used to emulate the remainder of the 3870 devices as long as one accounts for the difference in the location of the RAM memory. In the 97500 devices, RAM is located at FFC0 through FFFI While in 3870 devices this RAM (when it exists) is located at OFC0 through OFFF. When this minor difference is accounted for, the 97500 series will also emulate the following devices.

MK3870/22 MK3870/42

MK38P70 EPROM SOCKET

A 28 or 24 pin socket is located on top of the 40 pin package, depending on the specific device. A 28 pin top socket array was used so that the same package could be used for all 38P70 devices but could accommodate both 24 pin and 28 pin. Due to pin-out differences between various common memory devices, several different versions of the MK38P70 are provided with differing signals connected to particular pins on the socket. Figure 7 shows the various options available. When 24 pin memories are used, they are inserted so that pin 1 of the memory device is plugged into pin 3 of the array (the 24 pin memory is lower justified in the 28 pin array).


MK38P70 I/O PORTS

For custom 3870 ROM codes, the user is given a bit by bit selection of I/O options on I/O ports 4 and 5. Additionally, the user has the option of selecting whether or not either RESET or EXT INT has an internal pull-up resistor. This flexibility allows about 172 million possible variations in I/O port and RESET and EXT INT configurations. Obviously, it is not practical to offer this variety in an "off the shelf" product like the 38P70. Thus a few variations are offered which still give some flexibility to the designer. The available I/O options are also shown in Figure 7.

MK38P70 VERSIONS

DEVICE	PORT 4 I/O TYPE	PORT 5 I/O TYPE	SUPPORTS THESE MEMORY DEVICES	TOP 28 PIN SOCKET ARRAY WIRING VERSION
MK97400	TTL	TTL	2716, 2516, 2532, 2758 MK34000 ROM	A
MK97410	Open Drain	Open Drain	2716, 2516, 2532, 2758 MK34000 ROM	А
MK97501	ΠL	TTL	2764, 2732, MK37000 ROM MK34000 ROM	В
MK97521	TTL	Open Drain	·2764, 2732, MK37000 ROM MK34000 ROM	В

			١		
Vcc	● 1	28 ●	V _{CC}		
v _{ss}	0 2	27 ●	Vcc		
Ä,	• 3 (1)*		vcc		
A ₆	• 4 (2)		Ag		
A ₅	● 5 (3)	(22) 24 •	A ₉		
A ₄	● 6 (4)	(21) 23 •	Vcc		
A ₃	9 7 (5)	(20) 22 •	Vss		
A ₂	● 8 (6)	(19) 21 🗣	A ₁₀		
Α,	● 9 (7)	(18) 20 •	Α,,		
Ao	● 10 (8)	(17) 19 •	D ₇		
Do	● 11 (9)	(16) 18 •	D ₆		
D ₁	12 (10)	(15) 17 🔸	D ₅		
D ₂	13 (11)	(14) 16 🕤	D ₄		
v_{ss}	14 (12)	(13) 15 •	D_3		
VERSION A					



*NOTE: On Version A packages, sockets are provided in only 24 of the 28 possible locations for a 24 pin EPROM.

Figure 7

28 PIN SOCKET SIGNALS

The 40 package pins are the identical signals that are provided with the MK3870 ROM devices. In addition to these 40 inputs and outputs, various other signals are implemented on the 38P70 die which are available for connection to the top socket. Depending upon the particular version, some subset of these signals are connected to the 28 or 24 pin socket. These signals are described below.

A₀ - A₁₁ (97400 Series) A₀ - A₁₅ (97500 Series)

These are the address buses. They are always outputs and a new address will appear on this bus during each machine cycle. Normally this is the address of op-codes or operands, but there are machine cycles wherein no op-code or operand is required by the CPU. During these cycles, an address is still provided but the data that may be read from that address is not used.

D₀ - D₇ (97400 and 97500 Series)

This is the bi-directional data bus for the external memory. Normally these lines are high impedance inputs. During op-code or operand reads, they receive data from the external memory and conduct it onto the internal 38P70 data bus. During those cycles wherein the operation is strictly internal to the 38P70, they remain hi-z inputs. Data may be presented to the 38P70 by an external memory device but it is not conducted onto the internal data bus. This includes machine cycles wherein op-codes or operands are read from the internal executable RAM. During the operand write machine cycle that occurs in the ST (store) instruction. they become push-pull outputs to conduct data to be written out to the external memory. However, if data is written to the internal executable RAM, this transaction is strictly internal and thus the data bus lines remain in their hi-z state. It, therefore, depends upon the address as to whether this bus becomes an active output bus or remains high impedance. If the address of the operand is not within the internal executable RAM space when a ST instruction is executed, Do - D7 will become active outputs at the appropriate time, or else they will remain in the hi-z state. The 97400 devices do not provide a RD (read) control signal, nor is this signal provided on all versions of the 97500 series. Thus if a ST is executed with the operand address being that of external memory, that memory may access data and drive it onto Do - D7 while the 38P70 is also driving data onto Do -D7 and a bus conflict will result. This condition should be avoided; thus the user should note whether or not his external memory will drive Do - Do in this event. If it will drive Do - D7, an ST with that operand address should be avoided. In general, one would not normally execute a write to a memory location where there is ROM or EPRON memory instead of RAM. However, some 3870 users have found the ST instruction useful even in devices like the 3870/20 which have no executable RAM. In this case causes the data counter to increment (to perhaps totalize some event) but otherwise does nothing as one cannowrite the internal ROM. No internal conflicts will occur one attempts to write a 3870 ROM location. Most 97500 versions place a $\overline{\rm RD}$ (read, active low) signal on the top socket pin which matches the $\overline{\rm OE}$ (output enable, active low input on most memories. Since $\overline{\rm RD}$ will remain high during an operand write, the external memory would not have it data outputs enabled and no conflict will occur.

MREQ (97500 Series Only)

This is an active low output which occurs during each machine cycle. It goes high at the start of each cycle ther goes low for the remainder of the cycle.

RD (97500 Series Only)

This is the active low read output which goes high at the start of each cycle then goes low if data (op-codes o operands) are to be read from external memory. During cycles wherein a strictly internal operation occurs, RD will remain high. It will also remain high during an operand write cycle.

WR (97500 Series Only)

This is the active low write control output. It is normally higl but will go low then return high during an operand write the address is not that of internal executable RAM.

FETCH (97500 Series Only)

This is the active low fetch status signal which signals that an op-code fetch occurred during that cycle. It is generate for use of the 97500 as a development system componen

It will go low during all op-code fetches whether from internal or external memory.

38P70 EXTERNAL MEMORY TIMING

The following Figures show the relative waveforms for the signals used to interface with external memory. The timing parameters are labeled. Their values are given in the A.C Characteristics section of the Electrical Specifications.

97400 SERIES TIMING Read Cycle





Figure 8



A. OP-CODE AND OPERAND READ FROM EXTERNAL MEMORY

Figure 9

97500 SERIES TIMING (Continued)





Figure 9





C. EXAMPLES OF VARIOUS CYCLES

- Op-code fetch from external memory followed by an internal cycle (short cycle).
- ② Op-code fetch from external memory followed by an internal cycle (long cycle) such as an operand read or write internal executable RAM.
- Op-code fetch from internal executable RAM.
- Op-code fetch from internal executable RAM followed by a internal cycle (long cycle) such as an operand read or write of internal executable RAM.
- (§) First cycle of an interrupt acknowledge. Had an interrupt not occurred, this would have been an op-code fetch. If it would have been an external op-code fetch, RD will still go low but FETCH will not indicate a fetch cycle. Externally this would appear to be an operand read except that it occurs in a short cycle and all real operand reads occur in a long cycle.

Figure 9

3870 TIME BASE OPTIONS

The 3870 contains an on-chip oscillator circuit which provides an internal clock. The frequency of the oscillator circuit is set from the external time base network. The time base for the 3870 may originate from one of four sources:

- 1) Crystal
- 2) LC Network
- 3) RC Network
- 4) External Clock

The type of network which is to be used with the mask ROM MK3870 must be specified at the time when mask ROM devices are ordered. However, the MK38P70 may operate with any of the four configurations so that it may emulate any configuration used with a mask ROM device.

The specifications for the four configurations are given in the following text. There is an internal 26 pF capacitor between XTL 1 and GND and an internal 26 pF capacitor between XTL 2 and GND. Thus, external capacitors are not necessarily required. In all external clock modes the external time base frequently is divided by two to form the internal PHI clock

CRYSTAL SELECTION

The use of a crystal as the time base is highly recommended as the frequency stability and reproduction from system to system is unsurpassed. The 3870 has an internal divide by two to allow the use of inexpensive and widely available TV Color Burst Crystals (3.58 MHz). Figure 11 lists the required crystal parameters for use with the 3870. The Crystal Mode time base configuration is shown in Figure 10.


Through careful buffering of the XTL1 pin it may be possible to amplify this waveform and distribute it to other devices. However, Mostek recommends that a separate active device (such as a 7400 series TTL gate) be used to oscillate the crystal and that the waveform from that oscillator buffered and supplied to all devices, including the 3870, if a single crystal is to provide the time base for more than just a single 3870.

While a ceramic resonator may work with the 3870 crystal oscillator, it was designed specifically to support the use of this component. Thus, Mostek does not support the use of a ceramic resonator either through proper testing, parametric specification, or applications support.

LC NETWORK

The LC time base configuration can be used to provide a let expensive time base for the 3870 than can be provided wit a crystal. However, the LC configuration is much les accurate than is the crystal configuration. The LC time bas configuration is shown in Figure 12. Also shown in th figure are the specified parameters for the LC component along with the formula for calculating the resulting tim base frequency. The minimum value of the inductor whic is required for proper operation of the LC time base networks 0.1 millihenries. The inductor must have a Q factor whic is no less than 40. The value of C is derived from C externa the internal capacitance of the 3870, CXTI, and the stra

CRYSTAL MODE CONNECTION



CRYSTAL PARAMETERS

- a) Parallel resonance, fundamental mode AT-Cut
- b) Shunt capacitance (C₀) = 7 pf max.
- c) Series resistance (Rs) = See table
- d) Holder = See table below.

Frequency	Series Resistance	Holder
f = 2-2.7 MHz	Rs = 300 ohms max	HC-6 HC-33
f = 2.8-4 MHz	Rs = 150 ohms max	HC-6 HC-18* HC-25* HC-33

^{*}This holder may not be available at frequencies near the lower end of this range.

Figure 11

LC MODE CONNECTION




Figure 12

capacitances, C_{S1} and C_{S2} . C_{XTL} is the capacitance looking into the internal two port network at XTL1 and XTL2. C_{XTL} is listed under the "Capacitance" section of the Electrical Specifications. C_{S1} and C_{S2} are stray capacitances from XTL1 to ground and from XTL2 to ground, respectively. C external should also include the stray shunt capacitance across the inductor. This is typically in the 3 to 5 pf range and significant error can result if it is not included in the frequency calculation.

Variation in time base frequency with the LC network can arise from one of four sources: 1) Variation in the value of the inductor. 2) Variation in the value of the external capacitor. 3) Variation in the value of the internal capacitance of the 3870 at XTL1 and XTL2 and 4) Variation in the amount of stray capacitance which exists in the circuit. Therefore, the actual frequency which is generated by the LC circuit is within a range of possible frequencies, where the range of frequencies is determined by the worst case variation in circuit parameters. The designer must select component values such that the range of possible frequencies with the LC mode does not go outside of the specified operating frequency range for the 3870.

RC CLOCK CONFIGURATION

The time base for the 3870 may be provided from an RC network tied to the XTL2 pin, when XTL1 is grounded. A schematic picturing the RC clock configuration is shown in Figure 13. The RC time base configuration is intended to provide an inexpensive time base source for applications in which timing is not critical. Some users have elected to time each unit using a variable resistor or external capacitor thus reducing the variation in frequency. However, for increased time base accuracy, Mostek recommends the use of the

Crystal or LC time base configuration. Figure 14 illustrates a curve which gives the resulting operating frequency for a particular RC value. The x-axis represents the product of the value of the resistor times the value of the capacitor. Note that three curves are actually shown. The curve in the middle represents the nominal frequency obtained for a given value of RC. A maximum curve and a minimum curve for different types of 3870 devices are also shown in the diagram.

The designer must select the RC product such that a frequency of less than 2 MHz is not possible, taking into account the maximum possible RC product and using the minimum curve shown in Figure 14 below. Also, the RC product must not allow a frequency of more than 4 MHz, taking into account the minimum possible R and C and using the Maximum curve shown below. Temperature induced variations in the external components should be considered in calculating the RC product.

Frequency variation from unit to unit owing to switching speed and level at constant temperature and V_{CC} = + or - 5 percent.

Frequency variation due to V_{CC} with all other parameters constant with respect to +5V = +7 percent to -4 percent on all devices.

Frequency variation due to temperature with respect to 25 C (all other parameters constant) is as follows:

PART #	VARIATION
387X-00, -05	+6 percent to - 9 percent
387X-10 -15	+9 percent to -12 percent

RC MODE CONNECTION




Figure 13

FREQUENCY VS. RC




Figure 14

Variations in frequency due to variations in RC components may be calculated as follows:

Maximum RC = (R max) (C external max + C_{XTI} max)

Minimum RC = (R min) (C external min + C_{XTI} min)

Typical RC = (R typ) (C external typ +

$$\frac{\{C_{XTL} \max + C_{XTL} \min\})}{2}$$

Positive Freq. Variation = RC typical - RC minimum RC typical

Negative Freq. Variation = RC maximum - RC typical due to RC Components RC typical

Total frequency variation due to all factors:

387X-00. -05

387X-10, -15

 +18 percent plus positive frequency variation due to RC components = +21 percent plus positive frequency variation due to RC components -18 percent minus negative frequency variation due to RC components = -21 percent minus negative frequency variation due to RC components

Total frequency variation due to V_{CC} and temperature of a unit tuned to frequency at +5V V_{CC} , 25 C


387X-00, -05 = + 13 percent 387X-10, -15 = + 16 percent

EXTERNAL CLOCK CONFIGURATION

The connection for the external clock time base configuration is shown in Figure 15. Refer to the DC Characteristics section for proper input levels and current requirements.

Refer to the Capacitance section of the appropriate 3870 Family device data sheet for input capacitance.

EXTERNAL MODE CONNECTION






Figure 15

ELECTRICAL SPECIFICATIONS MK3870, MK38P70

OPERATING '	OPERATING VOLTAGES AND TEMPERATURES									
Dash Number Suffix	Operating Voltage VCC	Operating Temprature TA								
-00	+5V ± 10%	0°C - 70°C								
 05	$+5V \pm 5\%$	0°C - 70°C								
— 10	+5V ± 10%	-40°C - +85°C								
— 15	$+5V \pm 5\%$	-40°C - +85°C								

See Ordering Information for explanation of part numbers.

MAXIMUM RATINGS*	-00, -05	-10, -15
Temperature Under Bias	-20°C to +85°C	-50°C to +100°C
Storage Temperature	-65°C to +150°C	-65°C to +150°C
Voltage on any Pin With Respect to Ground		
(Except open drain pins and TEST)	-1.0V to +7V	-1.0V to +7V
Voltage on TEST with Respect to Ground	-1.0V to +9V	-1.0V to +9V
Voltage on Open Drain Pins With Respect to Ground	-1.0V to +13.5V	-1.0V to +13.5V
Power Dissipation	1.5W	1.5W
Power Dissipation by any one I/O pin	60mW	60mW
Power Dissipation by all I/O pins	600mW	600mW

^{*}Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

AC CHARACTERISTICS
T_A, V_{CC} within specified operating range.
I/O power dissipation ≤ 100mW (Note 2)

1			-00,-05		-10,-15		
SYM	YM PARAMETER	MIN	MAX	MIN	MAX	UNIT	NOTES
to	Time Base Period, all clock modes	250	500	250	500	ns	4MHz-2MHz
t _{ex(H)}	External clock pulse width high	90	400	100	390	ns	
tex(L)	External clock pulse width low	100	400	110	390	ns	
tф	Internal Φ clock	21	, Ç	21	ю		
tw	Internal WRITE Clock period						Short Cycle Long Cycle
t _{dl/O}	Output delay from internal WRITE clock	0	1000	0	1200	ns	50pF plus one TTL load
t _{sl} /0	Input setup time to internal WRITE clock	1000		1200		ns	
tl/O-s	Output valid to STROBE delay	3t⊅ -1000	3tΦ +250	3t⊅ -1200	3t⊅ +300	ns	I/O load = 50pF + 1 TTL load
t _{SL}	STROBE low time	8tΦ -250	12tФ +250	8tΦ -300	12tΦ +300	ns	STROBE load= 50pF + 3TTL loads
tRH	RESET hold time, low	6tΦ +750		6tΦ +1000		ns	
tRPOC	RESET hold time, low for power clear	power supply rise time · 0 1		power supply rise time • .15		ms	
t _{EH}	EXT INT hold time in active and	6tΦ		6tΦ		ns	To trigger
	inactive state		 			 	Interrupt To trigger timer
	t ₀ tex(H) tex(L) tφ tw tdl/O tsl/O-s tsL tRH	to Time Base Period, all clock modes tex(H) tex(L) External clock pulse width high External clock pulse width low tφ Internal Φ clock tw Internal WRITE Clock period tdl/O Output delay from internal WRITE clock tsl/O Input setup time to internal WRITE clock tl/O-s Output valid to STROBE delay tsl STROBE low time tRH RESET hold time, low RESET hold time, low for power clear	to Time Base Period, all clock modes 250 tex(H) tex(L) External clock pulse width high External clock pulse width low 90 to Internal Φ clock 2: tw Internal WRITE Clock period 4: tdI/O Output delay from internal WRITE clock 0 tsI/O Input setup time to internal WRITE clock 1000 tI/O-s Output valid to STROBE delay 3tΦ -1000 tsL STROBE low time 8tΦ -250 tRH RESET hold time, low 6tΦ +750 tRPOC clear RESET hold time, low for power clear power reserved in the control of the clear tEH EXT INT hold time in active and 6tΦ	to Time Base Period, all clock modes 250 500 tex(H) External clock pulse width high tex(L) External clock pulse width low 100 400 tφ Internal Φ clock 2to 2to 4tΦ 6tΦ tdI/O Output delay from internal WRITE clock URITE clock WRITE clock tsI/O Input setup time to internal WRITE clock tl/O-s Output valid to STROBE delay 3tΦ 1000 +250 tsL STROBE low time 8tΦ 12tΦ -250 +250 tRH RESET hold time, low 6tΦ +750 tRPOC RESET hold time, low for power clear 1ct with the control of the clear 1ct with the clock 1ct with the clear 1ct with the clock 1ct with the clear 1ct with the clear 1ct with the clock 1ct with the clear 1ct with the cle	t ₀ Time Base Period, all clock modes 250 500 250 t _{ex} (H) t _{ex} (L) External clock pulse width high External clock pulse width low 90 400 100 t _Q Internal Φ clock 2t _Q 2t t _W Internal WRITE Clock period 4tΦ 6tΦ 4 t _U /O Output delay from internal WRITE clock 0 1000 0 t _{SI/O} Input setup time to internal WRITE clock 1000 1200 1200 t _{I/O-s} Output valid to STROBE delay 3tΦ -1000 3tΦ +250 -1200 t _{SL} STROBE low time 8tΦ -250 300 -300 t _{RH} RESET hold time, low 6tΦ +750 6tΦ +1000 6tΦ +1000 t _{RESET} Fold time, low for power clear 1000 +1000 1000 +1000 +1000 1000 +1000 +1000 1000 +1	t ₀ Time Base Period, all clock modes 250 500 250 500 100 100 390 100 110 390 100 110 390 110 390 110 390 110 390 110 390 110	t ₀ Time Base Period, all clock modes 250 500 250 500 ns t _{ex} (H) t _{ex} (L) External clock pulse width high External clock pulse width low 90 400 100 390 ns t _Φ Internal Φ clock 2t _O 2t _O 2t _O t t _W Internal WRITE Clock period 4t Φ 6t Φ 6t Φ 6t Φ 6t Φ 6t Φ 6t Φ t _G (I)/O Output delay from internal WRITE clock 0 1000 0 1200 ns t _{SI} /O Input setup time to internal WRITE clock 1000 1200 ns ns t _I /O-s Output valid to STROBE delay 3t Φ 3t Φ 3t Φ 3t Φ 3t Φ 3t Φ 3t Φ 3t Φ

AC CHARACTERISTICS FOR MK38P70 Signals brought to top 28 pin socket.

 $T_{A'}$ V_{CC} within specified operating range. I/O Power Dissipation \leq 100 mW (Note 2)

97400 Series (See Note 3)

		-00,	-05	-10,	-15		
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	UNIT	CONDITION
uus	External memory required access time from A ₀ -A ₁₁ stable	ЗtФ -850		ЗtФ -850		ns	C _L A ₀ -A ₁₁ = 50 pF

97500 Series (See Note 3)

			-00,	-05	-10, -15			
SIGNAL	SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	UNITS	CONDITION
MREQ	T _{hm}	MREQ high time	2t∳ -100		2tΦ -100		ns	Load = 50 pF + 1 TTL load
RD	T _{hr}	RD high time	2tΦ -100		2tФ -100		ns	Load = 50 pF + 1 TTL load
WR	T _w	WR low from MREQ low	3 to -200	3 to +100	3 to -200	3 to +100	ns	Load = 50 pF + 1 TTL load
	T _{wl}	WR low time	to -100	to +100	to -100	to +100	ns	
FETCH	T _{ft}	FETCH stable prior to rising MREQ	650	650	650	650	ns	Load = 50 pF + 1 TTL Load
	T _{fh}	FETCH hold time after MREQ high	20		20		ns	Load = 20 pF
A ₀ - A ₁₅	Ta	Address stable prior to RD or MREQ falling	t∳ -400		tФ -400		ns	Load = 50 pF + 1 TTL load
	T _{ah}	Address hold time after MREQ, RD, or WR high	15		15		ns	Load = 20 pF
D ₀ - D ₇	T _{aas}	External memory required access time from	3t⊅ -850		3tΦ -850		ns	
	T _{mas}	External memory required access time from MREQ or RD low	2tΦ -450		2tФ -450		ns	
	T _{dhr}	Required data hold time after MREQ rising	0		0		ns	
	T _{da}	Data bus active after MREQ or RD high	tΦ		tΦ			
	T _{dw}	Data stable prior to WR falling	5t⊅ -2250		5tФ -2250		ns	Load = 50 pF + 1 TTL load
	T _{dhr}	Data hold after WR high	15		15		ns	Load = 20 pF
	T _{dfw}	Data <u>bus de</u> lay to float after MREQ rising		200		200	ns	

CAPACITANCE

T_A = 25°C All Part Numbers

SYM	PARAMETER	MIN	MAX	UNIT	NOTES
C _{IN}	Input capacitance		10	pF	unmeasured pins grounded
C _{XTL}	Input capacitance; XTL1, XTL2	23.5	29.5	pF	

DC CHARACTERISTICS

 $T_{A'}$ V_{CC} within specified operating range I/O power dissipation \leq 100 mW (Note 2)

		-00,	-05	-10	-15		
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	UNIT	DEVICE
I _{CC}	Average Power Supply Current		85		110	mA	MK3870/10 Outputs Open
			85		110	mA	MK3870/20 Outputs Open
			94		125	mA	MK3870/22 Outputs Open
			100		130	mA	MK3870/40 Outputs Open
			100		130	mA	MK3870/42 Outputs Open
			125		150	mA	MK38P70/X02 No EPROM, Outputs Open

DC CHARACTERISTICS (cont.)

		-00	-05	-10,	-15		
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	UNIT	DEVICE
P _D	Power Dissipation		400		525	mW	MK3870/10 Outputs Open
			400		525	mW	MK3870/20 Outputs Open
			440		575	mW	MK3870/22 Outputs Open
			475		620	mW	MK3870/40 Outputs Open
			475		620	mW	MK3870/42 Outputs Open
			600		750	mW	MK38P70/X02 No EPROM, Outputs Open

DC CHARACTERISTICS (cont.)

 T_{A} , V_{CC} within specified operating range, I/O power dissipation \leq 100mW (Note 2)

		-00	,-05	-10,	-15		
SYM	PARAMETER	MIN	MAX	MIN	MAX	UNIT	CONDITIONS
VIHEX	External Clock input high level	2.4	5.8	2.4	5.8	٧	
VILEX	External Clock input low level	3	.6	3	.6	V	
IHEX	External Clock input high current		100		130	μА	V _{IHEX} =V _{CC}
ILEX .	External Clock input low current		-100		-130	μА	V _{ILEX} =V _{SS}
V _{IHI} /O	Input high level, I/O pins	2.0	5.8	2.0	5.8	٧	Standard pull-up
		2.0	13.2	2.0	13.2	V	Open drain (1)
VIHR	Input high level, RESET	2.0	5.8	2.2	5.8	V	Standard pull-up
		2.0	13.2	2.2	13.2	V	No Pull-up
VIHEI	Input high level, EXT INT	2.0	5.8	2.2	5.8	V	Standard pull-up
		2.0	13.2	2.2	13.2	V	No Pull-up
V_{IL}	Input low level	3	.8	3	.7	٧	(1)
ΊL	Input low current, all pins with standard pull-up resistor		-1.6		-1.9	mA	V _{IN} =0.4V
ال	Input leakage current, open drain pins, and inputs with no pull-up resistor		+10 -5		+18 -8	μA μA	V _{IN} =13.2V V _{IN} =0.0V
^І ОН	Output high current pins with standard pull-up resistor	-100		-89		μА	V _{OH} =2.4V
		-30		-25		μΑ	V _{OH} =3.9V
OHDD	Output high current, direct drive pins	-100 -1.5	-8.5	-80 -1.3	-11	μA mA mA	V _{OH} =2.4V V _{OH} =1.5V V _{OH} =0.7V
lohs	STROBE Output High current	-300		-270		μА	V _{OH} = 2.4V
loL	Output low current	1.8		1.65		mA	V _{OL} =0.4V
lors	STROBE Output Low current	5.0		4.5		mA	V _{OL} =0.4V

DC CHARACTERISTICS FOR MK38P70

Signals brought to top 25 pin socket

TA, VCC within specified range

I/O Power Dissipation ≤ 100 mW (Note 2)

97400, 97500 Series

	PARAMETER	-00	-05	-10, -15			
SYMBOL		MIN	MAX	MIN	MAX	UNIT	CONDITION
V _{IH}	Input high level (D ₀ - D ₇)	2.2	V _{CC} +.3	2.2	V _{CC} +.3	V	D _O - D ₇ in Hi-z input mode
V _{IL}	Input low level (D ₀ - D ₇)	V _{SS}	.8	V _{SS}	.7	V	
		3		3			
l _L	Input Leakage (D ₀ - D ₇)		±10		±15	μА	
V _{OH}	Output high level (all outputs and D ₀ -D ₇ in output mode)	2.4		2.4		V	
V _{OL}	Output low level (all outputs and D_0 - D_7 in output mode)		.4		.4	V	
I _{ОН}	Output source current (all outputs and D ₀ -D ₇ in output mode)	-100		-90		μА	V _{OH} = 2.4 V
l _{OL}	Output sink current (all outputs and D ₀ -D ₇ in output mode)	1.8		1.65		mA	V _{OL} = .4 V
R _{CC}	Package resistance from device pin 40 to top socket V _{CC}					Ω	Pin 28, 27, or 26
	pin(s)				<u> </u>	Ω	when V _{CC} Pin 1 if V _{CC}
						Ω	Pin 23 if V _{CC}
R _{SS}	Package resistance from device					Ω	Pin 14 when V _{SS}
33	pin 20 to top socket V _{SS} pin(s)					Ω	Pin 2 or 22 when V _{SS}
I _{cc}	Supply current available from top socket V _{CC} pin(s)		-185		-185	mA	Σl pin 28 27, 26 when V _{CC}
			-20		-20	mA	Pin 1 if V _{CC}
			-10		-10	mA	Pin 23 if V _{CC}
I _{SS}	Supply current available from		190		190	mA	Pin 14 if V _{SS}
	top socket V _{SS} pin(s)		2	1	2	mA	Pin 2 if V _{SS}
		1	2	Į	2	mA	Pin 22 if V _{SS}

NOTES:

- RESET and EXT INT have internal Schmit triggers giving minimum .2 V hysteresis.
- 2. Power dissipation for I/O pins is calcualted by $\Sigma(V_{CC} V_{|L})(|I_{|L}|) = \Sigma(V_{CC} V_{OH})(|I_{OH}|) = \Sigma(V_{OH})(|I_{OH}|) = \Sigma(V_{OH})(|I_{OH}|)$
- AC timing for external memory signals on 38P70 are measured from either the .8 or 2.0 volt points as applicable. High means at or above 2.0 volts. Low

means at or below. 8 volts. Stable means high or low as appropriate. Rising means signal is no longer below. 8 volts. Falling means signal is no longer above 2.0 volts. Hold times on outputs assume full rated load on reference signal and 20 pf load on specified signal. For 97400 series, only applicable specification is Taas as no other signals are available to reference to other than A_0 - A_{11} .

TIMER AC CHARACTERISTICS

Definitions:

Error = Indicated time value - actual time value

tpsc = tΦ x Prescale Value

Interval Timer Mode:

Error between two Timer reads (Note 2)	$\dots \pm (tpsc + t\Phi)$
Start Timer to stop Timer error (Notes 1, 4)	+ tΦ to - (tpsc + tΦ)
Start Timer to read Timer error (Notes 1, 2)	5t to - (tpsc + 7t 4)
Start Timer to interrupt request error (Notes 1, 3)	2t Ф to -8t Ф
Load Timer to stop Timer error (Note 1)	+ t o - (tpsc + 2t o)
Load Timer to read Timer error (Notes 1, 2)	\dots -5t \pm to - (tpsc + 8t \pm)
Load Timer to interrupt request error (Notes 1, 3)	2t Ф to -9t Ф

Pulse Width Measurement Mode:

Measurement accuracy (Note 4)	+ tΦ to -(tpsc +	2tΦ
Minimum pulse width of EXT INT pin		2t4


Event Counter Mode:

Minimum active time of EXT INT pin	2t₫
Minimum inactive time of EXT INT pin	2t4

Notes:

- 1. All times which entail loading, starting, or stopping the Timer are referenced from the end of the last machine cycle of the OUT or OUTS instruction.
- 2. All times which entail reading the Timer are referenced from the end of the last machine cycle of the in or INS instruction.
- 3. All times which entail the generation of an interrupt request are referenced from the start of the machine cycle in which the appropriate interrupt request latch is set. Additional time may elapse if the interrupt request occurs during a privileged or multicycle instruction.
- 4. Error may be cumulative if operation is repetitively performed.

AC TIMING DIAGRAM



Note: All AC measurements are referenced to V_{IL} max., V_{IH} min., V_{OL} (.8v), or V_{OH} (2.0v).

Figure 16

INPUT/OUTPUT AC TIMING






Figure 17

STROBE SOURCE CAPABILITY (TYPICAL AT V_{CC} = 5 V, T_A = 25°C) Figure 18




STROBE SINK CAPABILITY (TYPICAL AT $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$) Figure 19



STANDARD I/O PORT SOURCE CAPABILITY 1.5

(TYPICAL AT $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$)


Figure 20



DIRECT DRIVE I/O PORT SOURCE CAPABILITY

(TYPICAL AT $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$)

Figure 21




26/28

SOURCE CURRENT

M


I/O PORT SINK CAPABILITY (TYPICAL AT $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$)

Figure 22



MAXIMUM OPERATING TEMPERATURE VS. I/O POWER DISSIPATION

Figure 23




ORDERING INFORMATION

There are two types of part numbers for the 3870 family of devices. The generic part number describes the basic device type, the amount of ROM and Executable RAM, the desired package type, temperature range, and power supply tolerance. For each customer specific code, additional

information defining I/O options and oscillator options will be combined with the information described in the generic part number to define a customer/code specific device order number. Note: the specific device order number will be used to differentiate between the MK3870/20 with 12-bit Address Registers and the original 3870 with 11-bit Address Register, as mentioned in an earlier section.


GENERIC PART NUMBER

An example of the generic part number is shown below.




DEVICE ORDER NUMBER

An example of the device order number is shown below.



The Customer/Code specific number defines the ROM bit pattern, I/O configuration, oscillator type, and generic part type to be used to satisfy the requirements of a particular customer purchase order. For further information on the ordering of mask ROM devices, the customer should refer to the 3870 Family Technical Manual.

Examples of a 38P70 device order number is shown below.



These specifications are subjet to change without notice. Please inquire with our sales offices about the availability of the different products.



MK3873 FEATURES

- Available with 2K byte mask programmable ROM
- Software compatible with 3870 instruction set
- 64 byte scratchpad RAM
- ●64 byte Executable RAM
- 29 bits (4 ports) TTL compatible parallel I/O
- Serial Input/Output port

External or Internal Serial Port Clock

Transmit and Receive registers double buffered

Internal Baud rate generator

Synchronous or Asynchronous serial I/O

Data rates to 9600 bits per second (ASYNC)

 $\ensuremath{\mathsf{I/O}}$ pins dedicated as SERIAL IN, SERIAL OUT, and SERIAL CLOCK

Vafiable duty cycle waveform generation

- Vectored interrupts
- Programmable binary timer
 Internal timer mode
 Pulse width measurement mode
 Event counter mode
- External Interrupt
- Crystal, LC, RC or external time base options available
- e Low power (325 mW typ.)
- Single +5V power supply
- Pinout compatible with the 3870 Family members

MK38P73 FEATURES

- EPROM version of MK3873
- Piggyback PROM (P-PROM)™ package
- Accepts 24 pin or 28 pin EPROM memories
- Identical pinout as MK3873
- In-Socket emulation of MK3873

NMOS

CASES

MK3873



MK38P73



FEBRUARY 1987 1/26

MK3873 BLOCK DIAGRAM





Figure 1

PIN ASSIGNMENTS



GENERAL DESCRIPTION.

The MK3873 single chip microcomputer introduces a major addition to the 3870 microcomputer family, a serial input/output port. This serial port is capable of either synchronous or asynchronous serial data transfers. The heart of the serial port is a 16-bit Shift Register that is doublebuffered on transmit and receive. The Shift Register clock source can be either the internal baud rate generator or an external clock. An end-of-word vectored interrupt is generated in either transmit or receive mode so that the CPU overhead is only at the word rate and not at the serial bit rate. This serial channel can be used to provide a low-cost data channel for communicating between 3873 microcomputers or between a 3873 and another host computer. The serial port is also very flexible so that it could be used for other purposes such as an interface to external serial logic or serial memory devices.

The MK3873 retains commonality with the 3870 family of single chip microcomputers. It has 2048 bytes of mask ROM for program storage, and 64 bytes of scratchpad random-access memory. Certain versions also include up to 64 bytes of Executable RAM. Also, the 3870's sophisticated programmable binary timer is included and provides for

system flexibility by operating in 3 different modes. The MK3873 has a large number of parallel I/O lines available to the user. Twenty nine pins of the MK3873 are dedicated to parallel I/O. In addition, three pins are dedicated to the serial I/O port. These pins provide input, output, and clock for the serial port. The serial clock pin can be driven externally or programmed to provide a 50% duty cycle TTL compatible serial clock. No additional CPU instructions are necessary for use with the serial port. Thus, the MK3873 is instruction set compatible with the rest of the 3870 family.

The MK38P73 microcomputer is the PROM based version of the MK3873 single-chip microcomputer. The MK38P73 is called the Piggyback PROM (P-PROM)TM microcomputer because of a new packaging concept. This concept allows a 24 or 28 pin EPROM to be mounted directly on top of the microcomputer itself. The EPROM can then be removed and reprogrammed as required with a standard PROM programmer. The MK38P73 retains exactly the same pinout and architectural features as other members of the MK38P73 Family. The MK38P73 is discussed in more detail in a later section of this document.

FUNCTIONAL DESCRIPTION

PO-0 - PO7, P1-3 - P1-7, P4-0 - P4-7, P5-0 - P5-7 are 29 bidirectional I/O lines which can either be used as TTL compatible inputs or latch outputs.

SI - SERIAL IN is a TTL compatible Schmitt Trigger input pin for either serial synchronous or asynchronous data.

SO - SERIAL OUT is an output line for either serial synchronous or asynchronous data.

SRCLK is the clock for the serial port operations. It can be configured by software to be an input or output depending upon whether an internal baud rate or external clock is desired. It has a Schmitt trigger input and can be used to drive up to 3 TTL loads.

STROBE is a ready strobe associated with I/O Port 4. This pin which is normally high provides a single low pulse after valid data is present on the P4-0 - P4-7 pins during an output instruction. STROBE can be used to drive up to 3 TTL loads.

RESET may be used to externally reset the MK3873. When pulled low the MK3873 will reset. When allowed to go high the MK3873 will begin program execution at program location H'000'.

EXT INT is the external interrupt input. Its active state is software programmable as described in the 3870 Family Technical Manual. This input is also used in conjunction with the timer for pulse width measurement and event counting.

XTL 1 and XTL 2 are the time base inputs (2 MHz to 4 MHz) to which a crystal, LC network, RC network, or an external single-phase clock may be connected. The time base mode must be specified when submitting an order for a mask ROM MK3873. The MK38P73 will operate with any of the four configurations.

MK3873 ARCHITECTURE

The architecture of the MK3873 is identical to that of the rest of the devices in the 3870 family, with the exception of the serial port logic. The serial port logic is shown in the block diagram of the MK3873 (Figure 1). Addressing of the serial port logic is accomplished through I/O instructions. Operation and programming of the serial port is thoroughly discussed below. A programming-model of the MK3873 is shown in Figure 2. For a more complete discussion of the 3870 family architecture, the user is referred to the 3870 Family Technical Manual.

MAIN MEMORY

The main memory section on the MK3873 consists of a combination of ROM and executable RAM.

There are four registe:'s associated with the main memory section. These are the Program Counter (PO), the Stack Register (P), the Data Counter (DC), and the Auxiliary Data Counter (DC1). The Program Counter is used to address instructions during program execution. P is used to save the contents of PO during an interrupt or subroutine call. Thus,

P contains the return address at which processing is to resume upon completion of the subroutine or the interrupt routine. The Data Counter (DC) is used to address data tables. This register is auto-incrementing. Of the two data counters, only DC can access memory directly. However,

the XDC instruction allows DC and DC1 to be exchanged. The length of the PO, P, DC, and DC1 registers for the MK3873/22 device is listed in the table shown in Figure 3. The graph and table in Figure 3 also shows the amounts of ROM and executable RAM.

MK3873 PROGRAMMABLE REGISTERS, PORTS, AND MEMORY MAP





Figure 2

MK3873 MAIN MEMORY SIZE AND TYPE



This device contains 64 bytes of Scratchpad RAM.

*Data derived from addressing these intermediate locations is not tested nor is it guaranteed. Users should refrain from entering this area of the memory map.

Device	Scratchpad	Address Register	ROM	Executable
	RAM Size	Size	Size	RAM
	(Decimal)	PØ, P, DC, DC1	(Decimal)	Size
MK3873/22	64 bytes	12 bits	2048 bytes	64 bytes

Figure 3

EXECUTABLE RAM

The upper bytes of the total address space in certain MK3873 devices is RAM memory. As with the ROM memory the RAM may be addressed by the PO and DC address registers. The executable RAM may be accessed by all 3870 instructions which address main memory indirectly through the Data Counter (DC) register. Additionally, the MK3873 may execute an instruction sequence which resides in the Executable RAM. Note that this cannot be done with the scratchpad RAM memory, which is the reason the term "Executable RAM" is given to this additional memory.

I/O PORTS

On the MK3873, 29 lines are provided for bidirectional, parallel I/O. These lines are addressable as four parallel I/O ports at locations 0, 1, 4, and 5. Note that Ports 0, 4, and 5 are 8 bits wide, while Port 1 contains only 5 bits of I/O in bit positions 3, 4, 5, 6, and 7. Bits 0-2 on Port 1 are not available for use as I/O port pins or as storage elements. The remaining three pins are used to provide the serial I/O function. A conceptual schematic of a bidirectional I/O port pin and available output drive options are shown in Figure 4.

As in all other 3870 family devices, an output ready strobe is

associated with Port 4. This flag may be used to signal a peripheral device that the MK3873 has just completed an output of new data to port 4. The strobe provides a single low pulse shortly after the output operation is completely finished, so either edge may be used to signal the peripheral. STROBE may also be used as an input strobe by doing a dummy output of H 'OO' to port 4 after completing the input operation.


SERIAL I/O OPERATION

The Serial Input/Output Port consists of a serial Shift Register, baud rate generator and control logic as shown in Figure 1. Together these elements provide the MK3873 with a half duplex asynchronous, or a full duplex synchronous, variable bit length serial port. Data is shifted into or out of the shift register at a rate determined by the internal baud rate generator or external clock. An end-of-word interrupt is generated in transmit or receive mode so that the CPU overhead is only at the word rate and not the serial bit rate.

SHIFT CLOCK

The internal clock is used to clock data transfers into and out of the 16 bit Shift Register. It is also used as an input to an

I/O PIN CONCEPTUAL DIAGRAM WITH OUTPUT BUFFER OPTIONS



Ports 0 and 1 are Standard Output type only.

Ports 4 and 5 may both be any of the three output options (mask programmable bit by bit)

The STROBE output is always configured similar to a Direct Drive Output except that it is capable of driving 3 TTL loads.

RESET and EXT INT may have standard 6KΩ (typical) pull-up or may have no pull-up (mask programmable). These two inputs have Schmitt trigger inputs with a minimum of 0.2 volts of hysteresis.

Serial In is a Schmitt trigger input with a minimum of 0.2V hysterisis.

Serial Out (SO) is the Standard Output type.

SRCLK output is capable of driving 3 TTL loads.

Figure 4

internal counter which keeps track of the number of bits which have been shifted into or out of the Shift Register. Input data is sampled on the SERIAL INPUT, (SI), line on the rising edge of the SHIFT clock and is clocked into the most significant bit of the shift register. Output data is gated to the SERIAL OUTPUT line on the falling edge of the internal SHIFT clock.

The clock is derived from the SRCLK pulse. The SRCLK pulse may be generated from the internal baud rate generator or it may be programmed as an input. The internal SHIFT clock operates at the same frequency as the SRCLK pulse when the Sync mode is selected, and at a rate which is divided by 16 (÷16) from the SRCLK pulse when the Async mode is selected.


SHIFT REGISTER


The Serial Port Shift Register is a 16-bit serial to parallel, parallel to serial shift register. This register is addressed and double-buffered by ports E and F as shown in Figure 5A.


PORT D SERIAL PORT CONTROL REGISTER

The Serial Port Control register is write only and is addressed as Port D. The bit assignment is pictured in Figure 5C. The function of each bit is described below.

SERIAL PORT REGISTERS







16 Rits

N2, N1, N0 - WORD LENGTH SELECT

These bits select one of the eight possible word lengths which are available with the MK3873 serial port. The serial port will shift the programmed number of bits through the Shift Register. If the Transmit mode is selected, data will be shifted out of the least significant bit (SR0) of the Shift Register to the Serial Out line (SO) while data is simultaneosly sampled at the Serial Input (SI) line and shifted into the most significant bit (SR15) of the Shift Register. When the Receive mode is selected, data will be sampled at SI and shifted in, but the SO line will be disabled such that it remains in a marking condition (Logic "1"). After the programmed number of bits have been shifted, the serial port logic will generate an end-of-word condition. This end-of-word condition will cause an interrupt if the serial port INTERRUPT ENABLE bit has been set

It should be noted that the word values have been chosen so that the MK3873 can be programmed to send and receive a wide variety of asynchronous serial codes with various combinations of start and stop bits. Shown in Figure 6 is a table which gives the word length.

Values which would be programmed into the MK3873 Serial Port Register for Baudot, ASCII and 8 bit binary codes in an asynchronous word format are shown in the table of Figure 6. Shown in the table are word length values for various combinations of data bits, start and stop bits, and parity. It can be seen that the MK3873 serial port can accommodate many different word lengths of asynchronous or synchronous data.

START DETECT

When the START DETECT bit is enabled the serial port will not shift data through the Shift Register until a valid start bit is detected at the SI input pin. The Start Detect mode is operative only when the Async mode has been selected by programming bit 2 of the Serial Port Control Register to a logic "0". By selecting the Async mode, the internal SHIFT clock frequency is divided by 16 from the clock frequency at the SRCLK pin. (Recall that SRCLK can be an input or an output depending on whether the internal baud rate generator or the external clock is selected). When the START DETECT bit is set, the serial port logic looks for a high to low transition on the SI input. Until this transition occurs. the internal SHIFT clock is held low and no data is shifted in through the shift register. Once the transition is sensed, the SI input will be sampled on every SRCLK pulse for seven clock periods. If the logic level remains at zero on the SI input for each of the seven clock periods, the serial port logic will begin shifting data into the Shift Register on the eighth SRCLK pulse. Data will be shifted in at the ÷16 or SHIFT clock rate until the number of bits which have been programmed into the word length select have been shifted in. Once the programmed number of bits have been shifted in, the start detect circuitry will be rearmed and will begin searching for the next high-to-low transition on SI. This operation is pictured in the example shown in Figure 7.

When the START DETECT bit is disabled, data is continuously shifted through the Shift Register. An end-of-


Figure 5C

ASYNCHRONOUS WORD LENGTHS

DATA WORD	# OF BITS	START BITS	STOP BITS	PARITY	WORD LENGTH (BITS)
BAUDOT	5	1	1	No	7
	5	1	2	No	8
	5	1	1	Yes	8
	5	1 1	2	Yes	9
ASCII	7	1	1	No	9
	7	1 1	2	No	10
	7	1	1	Yes	10
	7	1	2	Yes	11
8 Bit Binary	8	1	1 (No	10
·	8	1	2	No	11
	8	1	1	Yes	11
	8	1	2	Yes	12

Figure 6

MK3873 SERIAL PORT START BIT DETECTION



where N is the word length value selected by programming bits N2-N0 in the serial port control register

Figure 7

word condition will be generated each time the programmed number of bits has been shifted into or out of the Shift Register. A serial port interrupt will be generated when the end of word condition occurs if it has been enabled.

SEARCH

The SEARCH bit is enabled by programming it to a logic "1".

When enabled, the SEARCH bit causes the serial port logic to generate an interrupt at every bit time if the serial port interrupt has been enabled. This interrupt will occur regardless of whether the Transmit or Receive mode has been selected and whether the Synchronous or Asynchronous mode has been selected. The Search mode is usually used for recognition of a sync character in synchronous serial data transmission. The MK3873 serial port does not automatically detect sync characters.

SYNC/ASYNC

The SYNC/ $\overline{\text{ASYNC}}$ bit is used to select either the Synchronous mode of operation or the Asynchronous mode of operation. In the Synchronous mode of operation data is shifted through the Shift Register at a rate which is $\div 1$ the rate of SRCLK. When the Synchronous mode is selected, the start bit detect circuitry cannot be enabled, even if the START DETECT bit is programmed to a "1". In the Asynchronous mode (SYNC/ $\overline{\text{ASYNC}}$ = 0) the internal SHIFT clock operates at a rate which is $\div 16$ the rate of SRCLK.

XMIT/REC

The XMIT/ $\overline{\text{REC}}$ bit is used to select either the Transmit or Receive modes of operation. When programmed to a "1" XMIT is selected and the serial port will shift data on the SO ine as well as shift data into the SI input. Transmitted data will be enabled on the SO output on the falling edge of the internal SHIFT clock. When the Receive mode is selected (by programming XMIT/ $\overline{\text{REC}}$ = 0), data will be clocked into the Shift Register on the rising edge of SHIFT, as it is when the Transmit mode is enabled, but data will be disabled from being shifted out on Serial Out. Serial Out will be held at a marking, or logic "1", condition.

SERIAL PORT INTERRUPT ENABLE

By programming this bit to a "1", the serial port interrupt will be enabled. A serial port interrupt may then occur when an end-of-word condition is generated. Program control will be vectored to one of two locations upon a serial port interrupt, depending on the way the XMIT/ \overline{REC} bit has been programmed. If the Transmit mode has been selected by programming XMIT/ \overline{REC} bit to a "1", then program control will be vectored to location EO (Hex). For the Receive mode (XMIT/ \overline{REC} = 0) program control will be vectored to 60 (Hex) when the serial port interrupt occurs. With the addition of the Serial Port Interrupt, the MK3873 has three sources of interrupt. If these three interrupts were to occur simultaneously, priority between them would be such that they would be serviced in the following order:

- 1) Serial Port
- 2) Timer
- 3) External Interrupt

STATUS REGISTER

Reading port D of the MK3873 by performing an Input or Input Short (IN or INS) instruction will load the contents of the Serial Port Status Register into the Accumulator. The two bits which make up the Status Register are shown in Figure 5B. The operation of these two bits is described below:

READY - The meaning of the READY flag depends on whether the Transmit or Receive mode is selected. When the Transmit mode has been selected, the READY flag is set when a Transmit Buffer empty condition occurs. This means that any previous data which may have been loaded

into the Transmit Buffer register pair has been transferred into the Shift Register. Loading either byte of the Transmit Buffer will clear the READY flag until the time that the Transmit Buffer register pair is loaded into the Shift Register during an end-of-word condition

In the Receive mode (XMIT/REC = 0), the READY flag is used to indicate a Receive Buffer full condition. This means that a word of the programmed length has been shifted in and has been loaded into the receive buffer register pair. Reading one of the ports E or F which make up the receive buffer register pair will clear the READY flag. The READY flag will remain a 0 until the next word is completely shifted in and loaded into the receive buffer.

OVFL/UNDFL is like the READY flag; the meaning of OVFL/UNDFL depends on the programming of the XMIT/REC bit in the Serial Port Control Register. When the Transmit mode has been selected OVFL/UNDFL is used to indicate a transmitter underflow condition.

A transmitter underflow condition can occur as follows: Assume that the Transmit mode is selected. Suppose that a word is loaded into the Transmit Buffer register. The serial port logic will load the contents of the Transmit Buffer into the Shift Register and will begin to shift the word out on the SO pin. When the contents of the Transmit Buffer are loaded into the Shift Register, the serial port logic will signal the Transmit Buffer empty condition by setting the READY flag to a "1". When the word in the Shift Register is completely shifted out, an end-of-word condition will be generated. The serial port logic will then check to see if new data has been loaded into the Transmit Buffer. If it has not, the OVFL/UNDFL flag will be set, indicating that the serial port logic has run out of data to send. The OVFL/UNDFL flag can be used to signal an error condition to the firmware, or it can be used to signal that all data has been cleared out of the Shift Register for the purposes of line turnaround.

The OVFL/UNDFL flag which, in this case, represents a transmitter underflow condition, is reset by reading the Status Register.

When the Receive mode is programmed, OVFL/UNDFL is used to signal that the Receive Buffer has overflowed. This overflow condition can occur as follows: Suppose that a serial word is shifted in, generating an end-of-word condition. The serial port logic will load the contents of the Shift Register into the Receive Buffer, and will set the READY flag to a "1" to indicate that the Receive Buffer is full. When the next word being received is completely shifted in, generating the next end-of-word condition, the serial port logic will check to see if the Receive Buffer has been read by examining the state of the READY flag. If the READY flag = 0, then the previous word has already been read from the Receive Tuffer by the software and the serial port logic will load the current word into the Receive Buffer and will again set the READY flag. If the READY flag = 1, then the previous word has not been read from the Receive Buffer. The serial port logic will load the new word into the

Receive Buffer, destroying the previous word. This action is signalled by the serial port logic setting the OVFL/UNDFL to a "1" signalling a receive buffer overflow condition. In this case reading the status register also clears the OVFL/UNDFL flag.

BAUD RATE CONTROL REGISTER

Port C is designated as the Baud Rate Control register. Four bits, 0-3, are used to select nine different internal baud rates or an external clock. When an internal baud rate is programmed, the SRCLK output is generated at a frequency which is divided from the MK3873's time base frequency. The SRCLK frequency can be calculated by dividing the time base frequency by the divide factor shown in Figure 8 for the bit pattern which is programmed into bits C3-C0. Also shown in Figure 7 is the programming of bits C3-C0 to obtain a set of standard baud rates when a 3.6864MHz crystal is used as a time base.

BAUD RATE CONTROL PORT PORT C WRITE ONLY

7		PO 6	RT 5	C_4	WF	RITE 2	: 1	0		hift Clock Rate 864 MHz time b	ase
X	1	X	X	X	СЗ	C2	C1	СО	SRCLK Divide Factor	SYNC	ASYNC
					1	0	1	1	÷24	153.6 kbs	9600 bps
					1	0	1	0	÷48	76.8 kbs	4800 bps
					1	0	0	1	÷96	38.4 kbs	2400 bps
					1	0	0	0	÷192	19.2 kbs	1200 bps
					0	1	1	1	÷384	9600 bps	600 bps
					0	1	1	0	÷768	4800 bps	300 bps
					0	1	0	1	÷1536	2400 bps	150 bps
					0	1	0	0	÷2096	1758.8 bps	110 bps
					0	0	1	1	÷ 3072	1200 bps	75 bps
					0	0	0	0	External	Clock Mode	

Figure 8

When any of the internal baud rates are selected, pin 36 becomes an output port pin. This pin is capable of driving three standard TTL inputs and provides a square wave output from the frequency selected in port C. The SYNC/ASYNC bit in the Serial I/O Control register has no effect on the output clock rate. The output will always be $\div 1$ directly from the baud rate generator.

If all zeros are loaded into this port, the External Clock mode is selected. Pin 36 becomes an input. Any TTL compatible square wave input can be used to generate the clock for the serial port.

TRANSMIT AND RECEIVE BUFFERS

The Receive Buffer registers are two eight bit registers which are addressed as ports E and F (Hex) and are read only. The Receive Buffer registers may be read at any time. The Transmit Buffer registers are also two 8-bit registers which are write only and addressed as ports E and F (Hex).

In the Receive mode, the contents of the 16 bit Shift Register are transferred to the Receive Buffer Register pair when a complete word has been shifted in Bits SR15-SR8 of the Shift Register are loaded into bits 7-0 of port E while bits SR7-SR0 are loaded into bits 7-0 of Port F.

When entering the Transmit mode, the first data transfer from the Transmit Buffer to the 16 bit Shift Register won't occur until a 1 word time delay after entering Transmit Mode.

In the Receive mode, no transfers between the Transmit Buffer and the 16 bit Shift Register can occur.

The serial port does not automatically right justify incoming data, nor does it insert or strip start and stop bits from an asynchronous data word. Therefore, it is usually necessary to right justify incoming data read from the Receive Buffer registers in software through shift instructions, as well as strip start and stop bits if an asynchronous data format is being used. Likewise, in transmitting an asynchronous data word, it is usually necessary to insert start and stop bits in software into the 16 bit word which is to be loaded in two halves into the Transmit Buffer register.

RESET

The reset circuit on the MK3873 is used to initialize the device to a known condition either during the course of program execution or on a power on condition. This section discusses the effect of RESET on the serial port logic. A more complete description of RESET may be found in the 3870 Family Technical Manual.

Upon reset, both the serial port control register (port D) and the Baud Rate Control register (port C) are loaded with zeroes. This action sets the serial port control logic in the following state:

N2, N1, N0 (word length) = 4 bits START DETECT disabled SEARCH disabled Asynchronous Receive mode Serial port interrupt disabled External Clock mode (SRCLK = 1). Ports E and F are undefined

After the first control word is written to the Serial Port Control Register which selects an internal clock mode, the SRCLK will become an output and will remain high for one-half of a clock period as programmed into port C. It will then go low and produce a clock output waveform with the selected frequency.

ASYNCHRONOUS RECEIVE OPERATION

Figure 7 illustrates the timing for an example using the serial port in the Asynchronous mode. When operating in this mode, the Serial Port Control Register should be programmed for receive (XMIT/REC = 0) and the START DETECT bit should be enabled. Also, the Async mode should be selected, which allows the start detect circuitry to operate and sets the internal SHIFT clock at a rate which is divided by 16 (\div 16) from the SRCLK rate. Upon selecting the

Async mode and the START DETECT bit, the internal SHIFT clock is held low until a negative transition occurs on the SI pin. After a valid edge has been detected (see the START DETECT bit operation section) the SHIFT clock will go high and data will be shifted in at the middle of each bit time. When the programmed number of bits have been shifted in, an end-of-word condition is generated and a serial port receive interrupt will occur if it has been enabled.

After the falling edge of SHIFT following the end-of-word interrupt, the start detect circuitry will be enabled in preparation for the next word. Thus, if a start bit is present immediately following the time when the start detect circuitry is enabled, SHIFT Clock will again go high approximately one bit-time after the rising edge of SHIFT which clocked in the last bit of the preceeding word and caused the end-of-word interrupt. In other words. SHIFT can go high again on the eighth SRCLK pulse as soon as the start detect circuitry is rearmed.

The Shift Register may be read before the next end-of-word condition; otherwise, a receiver overrun error will occur. For a 9600 bps data rate, this would require reading the Receive Buffer within N x 104 μs from the time that the end-of-word condition is generated, where N is the number of bits in the data word.

The example in Figure 7 shows the timing required for asynchronous data reception from a device such as a teletype. Within this data stream are start, data and stop bits. A typical format requires 1 start bit, 8 data bits and 2 stop bits for a total of 11 bits. All of these bits will be residing in the 16 bit Shift Register when the end-of-word interrupt is generated. It is, therefore, necessary to strip the start and stop bits from the data.

SYNCHRONOUS RECEIVE OPERATION

For synchronous operation, the START DETECT bit should not be enabled and the XMIT/REC bit should be programmed to a zero. Also the Sync mode should be enabled so that the internal SHIFT clock is divided by 1, or is equivalent to, SRCLK. Once a control word is written to port D specifying START DETECT = 0, Receive mode, and Sync mode, then the Serial Port will continuously shift data into the MSB of the upper half of the Shift Register at the SRCLK rate and will generate an end-of-word condition when the programmed number of bits have been shifted in

An illustration of synchronous receive timing is shown in Figure 9. This diagram is a synchronous receive sequence for a word which is N bits in length, where N corresponds to the number of bits which have been programmed into the Serial Port Control Register. Note the relationship of SHIFT clock, the synchronous data stream, and the bit count. Since the START DETECT bit is not enabled, the serial port logic will continuously shift data in and generate end-of-word conditions at regular intervals. When the end-of-word condition occurs, a serial port receive interrupt occurs if it has been enabled, and the contents of the Shift Register will be loaded into the Receive Buffer. The serial port logic will set the READY flag in the Serial Port Status Register, indicating that the receive buffer is full. Since the serial port is double-buffered on receive, the program has entire word time to read the Receive Buffer. At 9600 bps this corresponds to a word time of N x 104 µs, where N is the number of bits in a word.

Note that if a new control word is written to port D during the time that a serial word is shifted in, the bit count will be reset.

SYNCHRONOUS TRANSMIT OR RECEIVE TIMING




Figure 9

When using the Synchronous Receive mode on the MK3873, it is usually necessary to establish word synchronization in the data stream. The SEARCH bit, when enabled, causes the serial port logic to interrupt on each rising edge of SHIFT so that the data stream can be examined on a bit by bit basis. When the last bit of a sync word is found, the Search mode can be disabled and the serial port logic will shift in data and interrupt at the word rate.

ASYNCHRONOUS TRANSMIT OPERATION

The Asynchronous Transmit mode of operation is initiated by setting the XMIT/REC bit to a "1", and by programming the SYNC/ASYNC bit to a "0". Also, there must be an SRCLK pulse by selecting an internal or external source for SRCLK by programming port C. Upon setting XMIT/REC to a "1", there will be a 1 word length delay prior to the actual transfer of the first word from the Transmit Buffer to the 16 bit Shift Register. Serial data will then be shifted to the right on each rising edge of the internal SHIFT clock, and each new bit in the data stream will be enabled onto the SERIAL OUTPUT pin (SO) at the time of the falling edge of the internal SHIFT clock.

As mentioned, one word time delay is generated between the time that the Transmit mode is initiated by programming XMIT/REC = 1 and the time that the contents of the Transmit Buffer are transferred into the Shift Register. This word time delay is generated internally to the MK3873 by counting the number of SHIFT clock pulses which correspond to the number of bits programmed into the word length select section of the Serial Port Control Register (N2, N1, N0). Therefore, the word time delay is equivalent to the time it takes to shift a complete serial data word out of the Shift Register. The same word time delay will result if data had been loaded prior to programming the XMIT/REC bit to a "1". As mentioned in the "START DETECT" bit description, the internal SHIFT clock is disabled when this bit is programmed to a "1". Since the serial port logic counts SHIFT clock pulses to generate the word time delay, the Transmit Buffer contents will never be transferred to the Shift Register and shifted out when the START DETECT bit is enabled. Also, the Transmit Buffer contents cannot be loaded into the Shift Register when XMIT/ \overline{REC} bit = 0.

When the initial serial data word has been transferred into the Shift Register, the READY flag is set in the Serial Port Status Register which is used to indicate the Transmit Buffer is empty. A transmit interrupt will be generated if the INTERRUPT ENABLE bit has been set in the Serial Port Control Register, and program control will be vectored to location EO (hex). When operating the serial port in a polled environment with the serial port interrupt disabled, the READY bit can be used as a flag which indicates that new data may be loaded into the Transmit Buffer. In an interrupt driven software configuration, new data may be loaded into the Transmit Buffer at the beginning of the serial port interrupt service routine.

During the operation of the Transmit Mode the SERIAL

INPUT pin (SI) is sampled and shifted into the Shift Register. However, since the START DETECT bit must be disabled during a transmit sequence, there is no way of establishing bit synchronization on any incoming serial data. Therefore, in the Asynchronous mode, the serial port can only be used in a half-duplex configuration.

After a block of data has been sent, it is sometimes useful for the program to know when the last serial word has been shifted out of the shift register. This is especially useful when operating the MK3873 with a bidirectional half-duplex transmission line. Once the block of serial data has been completely shifted out of the port, then it is usually desirable to reverse the direction of the line so that data may be received.

One way of determining when the last word has been shifted out of the Shift Register is through the use of the OVFL/UNDFL status bit in the Serial Port Status Register. The sequence would take place as follows: The program loads the Transmit Buffer with the last serial data word which is to be sent out either when the "READY" bit is set or during a transmit interrupt service routine. Loading the Transmit Buffer clears the READY flag. At the next end-ofword condition, the last serial data word is transferred from the Transmit Buffer into the Shift Register, which sets the READY flag once again. At this point the program would not load any more data into the Transmit Buffer and the READY flag will remain set. When the last word is completely shifted out of the Shift Register, the serial port logic will check to see if any new data has been loaded into the Transmit Buffer register pair. When it determines that there is no new data in the Transmit Buffer, the serial port logic will set the OVFL/UNDFL bit in the serial port status register and will return the SERIAL OUTPUT pin (SO) to a marking condition (logic "1"). The SERIAL OUTPUT pin (SO) is always returned to a marking condition on transmitter underflow when the ASYNC mode is selected. Since the OVFL/UNDFL bit is set when the last serial data word has completely been sent out, it can be used as a signal to indicate the end of transmission and that the direction of the transmission line may be set for receive.

SYNCHRONOUS TRANSMIT OPERATION

The Synchronous Transmit mode of operation is selected by programming bit 2 (XMIT/REC) of the Serial Port Control register to a "1" and setting the SYNC/ASYNC bit to a "1"

Figure 9 illustrates serial output timing relationships in the Synchronous mode. Data is shifted to the right on each rising edge of the internal SHIFT clock. Output data is not enabled to the SERIAL OUTPUT pin (SO) until the falling edge of the SHIFT clock. In a 16 bit data word, SRO, the least significant bit of the Shift Register is shifted out first, and SR15, the most significant bit of the Shift Register, is shifted out last. While the Shi. Register contents are being output on a bit by bit basis, data is simultaneously shifted in to the Shift Register through the SI pin.

As discussed in the "ASYNCHRONOUS TRANSMIT

OPERATION" section, a word time delay is generated between the time that data is written to the Transmit Buffer and the time that the contents of the Transmit Buffer are loaded into the Shift Register once the XMIT/REC bit has been programmed to a one (1).

Another way of loading the initial data word into the Transmit Buffer requires the word synchronization having been achieved through recognition of a received sync character. Recall that in the Transmit mode, data is sampled at SI and shifted into the Shift Register at the same time that data is shifted out through SO. Upon power up or reset, a control word may be written to Port D which specifies Transmit and Synchronous modes. Word synchronization can then be achieved through the use of the SEARCH bit as described in the section which covers Synchronous Receive mode. Once word synchronization is achieved, the SEARCH bit is disabled and the serial port shifts in data and generates an end-of-word condition at the word rate.

Each time the end of word condition is reached, receive data is transferred from the shift register into the Receive Buffer. At the same time, data is transferred from the Transmit Buffer into the Shift Register.

Therefore, in the Synchronous Transmit mode, the serial port may be used in a full duplex mode if word synchronization is established. At each end of word condition, output data is transferred to the Shift Register from the Transmit Buffer. At the same time, an incoming data word is transferred from the Shift register to the Receive Buffer register pair. In this case, the End-of-Word transmit routine would be used for sending data by loading the Transmit Buffer register, and for receiving data by reading the Receive Buffer register. Note that once word synchronization is established, an amount of time which is equal to one word time is available following the end-of-word interrupt for loading data into the Transmit Buffer.

The serial port operates differently in the Transmit mode for Synchronous operation than it does for Asynchronous operation. In the Asynchronous mode, after a word has been shifted out, the SO line is returned to a marking condition if no new data has been loaded into the Transmit Buffer.

In the Synchronous mode, after a word has been shifted out, the contents of the Transmit Buffer are loaded into the Shift Register regardless of whether or not new data was loaded into the Transmit Buffer. If new data was not loaded since the last time the transmit buffer was read, the OVFL/UNDFL flag is set which signals a transmitter underflow condition. This feature of always reloading the Shift Register with the contents of the Transmit Buffer when an end-of-word condition occurs allows a sync word to be continuously generated without CPU intervention when the transmitter is idle. This feature also allows variable duty cycle, variable frequency waveforms to be generated on the Serial Output line.

MK3873 CLOCKS

The time base network used with the MK3873 may be one of the four different types listed below.

Crystal

LC

RC

External Clock

The type of network which is to be used with the MK3873 is to be specified at the time when mask ROM MK3873 devices are ordered. The time base specification for each of the four modes are covered in the 3870 Family Technical Manual.

MK38P73 GENERAL DESCRIPTION

The MK38P73 is the EPROM version of the MK3873. It retains an identical pinout with the MK3873. The MK38P73 is housed in the "R" package which incorporates a 28 pin socket located directly on top of the package.

The MK38P73 can act as an emulator for the purpose of verification of user code prior to the ordering of mask ROM MK3870 devices. Thus, the MK38P73 eliminates the need for emulator board products. In addition, several MK38P73s can be used in prototype systems in order to test design concepts in field service before committing to high-volume production with mask ROM MK3873s. The compact size of the MK38P73/EPROM combination allows the packaging of such prototype systems to be the same as that used in production.

Finally, in low-volume applications the MK38P73 can be used as the actual production device.

Most of the material which has been presented for the MK3873 applies to the MK38P73. The MK38P73 has the same architecture and pinout as the MK3873. Additional information is presented in the following sections.

MK38P73 MAIN MEMORY

As can be seen from the block diagram in Figure 10, the MK38P73 contains no on-chip ROM. The memory address and data lines are brought out to the 28 pin socket located directly on top of the 40 pin package. The MK38P73 will address up to 4096 bytes of external EPROM memory.

There is one memory version of the MK38P73, and it is designated as the MK38P73/02. The MK38P73/02 contains 64 bytes of on-chip executable RAM. The MK38P73/02 can emulate the mask ROM MK3873/22 device.

Addressing of main memory on the MK38P73 is accomplished in the sene way as it is for the MK3873. See Figure 12 for Main Memory addresses and for address register size in the MK38P73.

MK38P73 BLOCK DIAGRAM




Figure 10

MK38P73 EPROM SOCKET

A 28 pin EPROM socket is located on top of the MK38P73 "R" package. The socket and compatible EPROM memories is shown in Figure 11. When 24 pin memories are used in the 28 pin socket, they should be inserted so that pin 1 of the memory device is plugged into pin 3 of the socket. (The memory should be lower justified in the 28 pin socket.)

The 28-pin socket has been provided to allow use of both 24-pin and 28-pin memory devices. Minor pin-out differences in the memory devices must be accommodated by providing different versions of the MK38P73.

Initially, the MK38P73 that is compatible with the MK2716 is available. The MK38P73 designed to accommodate the 28-pin memory devices will be available at a later date.

MK38P73 I/O PORTS

The MK38P73 is offered with open drain type output buffers on Ports 4 and 5. This open drain version is provided so that user-selected open drain port pins on the mask ROM MK38P73 can be emulated prior to ordering those mask ROM parts. Figure 11 lists the part ordering number for an MK38P73/O2.

MK38P73 "R" PACKAGE PINOUT





Figure 11

MK38P73 MAIN MEMORY MAP



Device	Scratchpad	Address Register	ROM	Executable
	RAM Size	Size	Size	RAM
	(Decimal)	PØ, P, DC, DC1)	(Decimal)	Size
MK38P73/02 97300, 97310	64 bytes	12 bits	Ø bytes	64 bytes

Figure 12

MEMORY ACCESS TIMING

A timing diagram depicting the memory access timing of the MK38P73 is shown in Figure 13. The Φ clock signal is derived internally in the MK38P73 by dividing the time base frequency by two and is used to establish all timing frequencies. The WRITE signal is another internal signal to the MK38P73 which corresponds to a machine cycle during which time a memory access may be performed. Each machine cycle is either 4 Φ clock periods or 6 Φ clock periods long. These machine cycles are termed short cycles and long cycles respectively. The worst case memory cycle is the short cycle, during which time an op code fetch is performed. This is edge of the WRITE pulse. The total access time available for the MK38P73 is shown as t_{aas} , or the time when address is stable until data must be valid on the data bus lines.

An equation for calculating available memory access time along with some calculated access times based on the listed time base frequencies is also shown in Figure 13.

MK38P73 CLOCKS

The MK38P73 has the ability to operate with any one of the following time base configurations.

Crystal


LC

RC

External Clock

This capability has been provided in the MK38P73 so that it can emulate a mask ROM MK3873 operating in any of the possible clock configurations.

MEMORY ACCESS SHORT CYCLE OP CODE FETCH MK38P73



(FROM ADDRESS STABLE)

	4MHz	3.58MHz	3MHz	2.5MHz	2MHz
ACCESS	650ns	825ns	1.15μs	1.55µs	2.15µs

Figure 13

ELECTRICAL SPECIFICATIONS MK3873/MK38P73

OPERATING VOLTAGES AND TEMPERATURES

Dash Number Suffix	Operating Voltage VCC	Operating Temperature T _A
00	+5V ± 10%	0° - 70°C
05	+5V ± 5%	0°C - 70°C
—10	+5V ± 10%	-40°C - +85°C
—15	+5V ± 5%	-40°C - +85°C
	1	

MAXIMUM RATINGS*

Temperature Under Bias	<u>-0005</u> 	<u>-1015</u> -50°C to +100°C
Storage Temperature	-65°C to +150°C	-65°C to +150°C
Voltage on any Pin With Respect to Ground		
(Except open drain pins and TEST)	1.0V to +7V	-1.0V to +7V
Voltage on TEST with Respect to Ground	[.] –1.0V to +9V	-1.0V to +9V
Voltage on Open Drain Pins With Respect to Ground	, -1.0V to +13.5V	-1.0V to + 13.5V
Power Dissipation	1.5W	1.5W
Power Dissipation by any one I/O pin ²	60mW	60mW
Power Dissipation by all I/O pins ²	600mW	600mW

^{*}Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

AC CHARACTERISTICS T_A , V_{CC} within specified operating range. I/O Power Dissipation \leq 100mW (Note 2)

	}		-00	,-05	-10,	-15		
SIGNAL	SYM	PARAMETER	MIN	MAX	MIN	MAX	UNIT	NOTES
XTL1 XTL2	to	Time Base Period, all clock modes	250	500	250	500	ns	4MHz-2MHz
	t _{ex(H)}	External clock pulse width high External clock pulse width low	90 100	400 400	100 110	390 390	ns ns	
Ф	tφ	Internal Φ clock	21	ю	2	to		
WRITE	tw	Internal WRITE Clock period		tФ tФ	4t 61	Ф		Short Cycle Long Cycle
1/0	t _{dl/O}	Output delay from internal WRITE clock	0	1000	0	1200	ns	50pF plus one TTL load
	t _{sI} /O	Input setup time to internal WRITE clock	1000		1200		ns	
STROBE	t1/0-s	Output valid to STROBE delay	3t⊅ -1000	3tФ +250	3tФ -1200	3tФ +300	ns	I/O load = 50pF + 1 TTL load
	t _{SL}	STROBE low time	8t⊅ -250	12tФ +250	8tФ -300	12tΦ +300	ns	STROBE load = 50pF+3TTL loads
RESET	tRH	RESET hold time, low	6tΦ +750		ы́tФ +1000		ns	
	^t RPOC	RESET hold time, low for power clear	power supply rise time - 0.1		power supply rise time: 0.15		ms	
EXT INT	^t EH	EXT INT hold time in active and inactive state	6tФ +750		6tФ +1000		ns	To trigger interrupt
			2tΦ		2tΦ	L	ns	To trigger timer

CAPACITANCE

T_A = 25°C All Part Numbers

SYM	PARAMETER	MIN	MAX	UNIT	NOTES
C _{IN}	Input capacitance; I/O, RESET, EXT INT, TEST		10	pF	unmeasured pins grounded
CXTL	Input capacitance; XTL1, XTL2	23.5	29.5	pF	

AC CHARACTERISTICS FOR SERIAL I/O PINS

 $T_{\mbox{A'}} V_{\mbox{CC}}$ within specified operating range.

I/O Power Dissipation ≤ 100mW (Note 2)

			-00,	-05	-10,	-15		
SIGNAL	SYM	PARAMETER	MIN	MAX	MIN	MAX	UNIT	CONDITIONS
SRCLK	tC(SRCLK)	Serial Clock Period in External Clock Mode	3.3	∞	∞		μs	
	^t W(SRCLKH)	Serial Clock Pulse Width, High. External Clock Mode	1.3	∞		∞	μs	
	^t W(SRCLKL)	Serial Clock Pulse Width, Low. External Clock Mode	1.3	∞		∞	μS	
	^t r(SRCLK)	Serial Clock Rise Time Internal Clock Mode	60		60		ns	0.8V -2.0V C _L = 100pf
	t _f (SRCLK)	Serial Clock Fall Time Internal Clock Mode	30		30		ns	2.4V -0.4V C _L = 100pf
SI	tS(SI)	Setup Time To Rising Edge of SRCLK (SYNC Mode)	0		0		ns	
	^t H(SI)	Hold Time From Rising Edge of SRCLK (SYNC Mode)	1500		1500		ns	
SO	^t D(SO)	Data Output Delay From Falling Edge of SRCLK (SYNC Mode)	1190		1190		ns	

AC CHARACTERISTICS FOR MK38P73

(Signals brought out at socket)

T_A, V_{CC} within specified operating range.

I/O Power Dissipation ≤ 100mW (Note 2)

			-00, -05					
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	UNIT	CONDITION	
t _{aas*}	Access time from Address A ₁₁ -A ₀₁ stable until data must be valid at D ₇ -D ₀	650				ns	Φ = 2.0MHz	

^{*}See Table in Figure 13.

DC CHARACTERISTICS

 $T_{\mbox{A}}$, $V_{\mbox{CC}}$ within specified operating range

I/O power dissipation ≤ 100mW

SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	UNIT	DEVICE
¹ cc	Average Power Supply Current		103		138	mA	MK3873/12 Outputs Open
	·		138		165	mA	MK38P73/02 No EPROM, Outputs Open
P _D	Power Dissipation		485		645	mW	MK3873/22 Outputs Open
			646		775	mW	MK38P73/02 No EPROM, Outputs Open

DC CHARACTERISTICS

 T_{A} , V_{CC} within specified operating range I/O Power Dissipation \leq 100mW (Note 2)

		-00,-05 -10,-15		,-15			
SYM	PARAMETER	MIN	MAX	MIN	MAX	UNIT	CONDITIONS
VIHEX	External Clock input high level	2.4	5.8	2.4	5.8	٧	
VILEX	External Clock input low level	3	.6	3	.6	٧	
IHEX	External Clock input high current		100		130	μА	VIHEX=VCC
ILEX	External Clock input low current		-100		-130	μА	V _{ILEX} =V _{SS}
V _{IHI} /O	I/O input high level	2.0	5.8	2.0	5.8	٧	standard pull-up (1)
		2.0	13.2	2.0	13.2	V	open drain (1)
VIHR	Input high level, RESET	2.0	5.8	2.2	5.8	٧	standard pull-up (1)
		2.0	13.2	2.2	13.2	V	No pull-up
VIHEI	Input high level, EXT INT	2.0	5.8	2.2	5.8	V	standard pull-up (1)
		2.0	13.2	2.2	13.2	٧	No pull-up
V _{IL}	I/O ports, RESET ¹ , EXT INT ¹ input low level	3	.8	3	0.7	٧	(1)
l _{IL}	Input low current, standard pull-up pins		-1.6		-1.9	mA	V _{IN} =0.4V
IL.	Input leakage current, open drain pins RESET and EXT INT inputs With no pull-up resistor		+10 -5		+18 -8	μ Α μ Α	V _{IN} =13.2V V _{IN} =0.0V
Юн	Output high current, standard	-100		-89		μА	V _{OH} =2.4V
	pull-up pins	-30		-25		μА	V _{OH} =3.9V
IOHDD	Output high current,	-100		-80		μА	V _{OH} =2.4V
	direct drive pins	-1.5	-8.5	-1.3	-11	mA mA	V _{OH} =1.5V V _{OH} =0.7V
lOL	Output low current, I/O ports	1.8		1.65		mA	V _{OL} =0.4V
lons	STROBE Output High current	-300		-270		μА	V _{OL} =2.4V
lols	STROBE output low current	5.0		4.5		mA	V _{OL} =0.4V

DC CHARACTERISTICS FOR MK38P73

(Signals brought out at socket)

 T_A , V_{CC} within specifiec operating range, I/O Power Dissipation \leq 100mW. (Note 2)

		-00, -05 -10		-10,	-15		
SYM	PARAMETER	MIN	MAX	MIN	MAX	UNIT	CONDITION
CCE	Power Supply Current for EPROM		-185		-185	mA	
VIL	Input Low Level Data bus in	-0.3	0.8	-0.3	0.7	٧	
VIH	Input High Level Data bus in	2.2	5.8	2.2	5.8	٧	
Юн	Output High Current	-100 -30		-90 -25		μ Α μ Α	V _{OH} =2.4V V _{OH} =3.9V
lOL	Output Low Current	1.8		1.65		mA	V _{OL} =0.4V
ΊL	Input Leakage Current		10		10	μА	Data Bus in Float

DC CHARACTERISTICS FOR SERIAL PORT I/O PINS

T_A, V_{CC} within specified operating range I/O Power Dissipation ≤ 100mW (Note 2)

	PARAMETER	-00	-00, -05		-10, -15		
SYM		MIN	MAX	MIN	MAX	UNIT	TEST CONDITIONS
VIHS	Input High for SI, SRCLK	2.0	5.8	2.0	5.8	V	
V _{ILS}	Input Low level for SI, SRCLK	3	.8	3	0.7	V	
lıls	Input low current for SI, SRCLK		-1.6		-1.9	mA	V _{IL} = 0.4V
IOHSO	Output High Current SO	-100 -30		-90 -25		μ Α μ Α	V _{OH} = 2.4V V _{OL} = 3.9V
lolso	Output Low Current SO	1.8		1.65		mA	V _{OL} = 0.4V
OHSRC	Output High Current SRCLK	-300		-270		μА	V _{OH} = 2.4V
OLSRC	Output Low Current	5.0		4.5		mA	V _{OL} = 0.4V

^{1.} RESET and EXT INT have internal Schmit triggers giving minimum .2V hysteresis.

TIMER AC CHARACTERISTICS

Definitions:

Error = Indicated time value - actual time value

tpsc = t Φ x Prescale Value

Internal Times Stade.

Interval Timer Mode:	
Single interval error, free running (Note 3)	±6tΦ
Cumulative interval error, free running (Note 3)	
Error between two Timer reads (Note 2)	± (tpsc + tΦ
Start Timer to stop Timer error (Notes 1,4)	+tΦ to —(tpsc +tΦ)
Start Timer to read Timer error (Notes 1,2)	
Start Timer to interrupt request error (Notes 1,3)	—2tФ to —8tФ)
Load Timer to stop Timer error (Note 1)	+tΦ to —(tpsc + 2tΦ)
Load Timer to read Timer error (Notes 1,2)	
Load Timer to interrupt request error (Notes 1,3)	—2tФ to —9tФ)

^{2.} Power dissipation for I/O pins is calculated by Σ (V_{CC} - V_{IL}) (I I_{IL}I) + Σ (V_{CC} - V_{OH}) (I_{OH}I) + Σ (V_{OL}) (I_{OL})

Pulse Width Measurement Mode:


Measurement accuracy (Note 4)	. +t Φ to —(tpsc +2t Φ)
Minimum pulse width of EXT INT pin	2tΦ

Event Counter Mode:

	Minimum active time of EXT INT pin	2tΦ
	Minimum inactive time of EXT INT pin	2tΦ
Notes:	·	1

- 1. All times which entail loading, starting, or stopping the Timer are referenced from the end of the last machine cycle of the OUT or OUTS instruction.
- 2. All times which entail reading the Timer are referenced from the end of the last machine cycle of the IN or INS instruction.
- All times which entail the generation of an interrupt request are referenced from the start of the machine cycle in which the appropriate interrupt request latch is set. Additional
 time may elapse if the interrupt request occurs during a privileged or multicycle instruction.
- 4. Error may be cumulative if operation is repetitively performed.

AC TIMING DIAGRAM



Note: All measurements are referenced to V_{IL} max., V_{IH} min., V_{OL} max., or V_{OH} min.

Figure 14

INPUT/OUTPUT AC TIMING





Figure 15

AC TIMING DIAGRAM FOR SERIAL I/O PINS.



OUTPUT VOLTAGE

Figure 17

STROBE SINK CAPABILITY (TYPICAL AT $V_{CC} = 5V$, $T_A = 25$ °C)





Figure 18


SOURCE

S O U R C E


STANDARD I/O PORT SOURCE CAPABILITY (TYPICAL AT V_{CC} = 5V, T_A = 25°C) Figure 19



DIRECT DRIVE I/O PORT SOURCE CAPABILITY (TYPICAL AT V_{CC} = 5V, T_A = 25°C) Figure 20




I/O PORT SINK CAPABILITY (TYPICAL AT V_{CC} = 5V, T_A = 25°C) Figure 21



MAXIMUM OPERATING TEMPERATURE VS. I/O POWER DISSIPATION






ORDERING INFORMATION

There are two types of part numbers for the 3870 family of devices. The generic part number describes the basic device type, the amount of ROM and Executable RAM, the desired package type, temperature range, and power supply

tolerance. For each customer specific code, additional information defining I/O options and oscillator options will be combined with the information described in the generic part number to define a customer/code specific device order number.

GENERIC PART NUMBER

An example of the generic part number is shown below.




An example of the generic part number for the PPROM device is shown below.

MK38P73/02 R-05

DEVICE ORDER NUMBER

An example of the device order number is shown below.



The Customer/Code specific number defines the ROM bit pattern, I/O configuration, oscillator type, and generic part type to be used to satisfy the requirements of a particular customer purchase order. For further information on the ordering of mask ROM devices, the customer should refer to the 3870 Family Technical Manual.

These specifications are subjet to change without notice.

Please inquire with our sales offices about the availability of the different products.



MK3875 FEATURES

- Available with 2K or 4K bytes of mask programmable ROM memory
- 64 bytes scratchpad RAM
- 64 bytes of Executable RAM
- Standby feature for low power data retention of executable RAM including: Low standby power

Low standby supply voltage

- No external components required to trickle charge battery.
- Software compatible with 3870 family
- 30 bits (4 ports) TTL compatible I/O

 Programmable binary Timer Interval Timer Mode
 Pulse Width Measurement Mode

- Event Counter ModeExternal Interrupt Input
- Crystal, LC, RC, or external time base options available
- Low power under normal operation (285 mW typ.)
 +5 volt main power supply
- Pinout compatible with 3870 family

MK38P75 FEATURES

- EPROM version of MK3875
- Piggyback RPOM (P-PROM)™ package
- · Accepts 24 pin or 28 pin EPROM memories
- Identical pinout as MK3875
- In-socket emulation of MK3875

NMOS



MK38P75



MK3875	PIN ASSIGNMENTS	MK38P75
X1(1)	PIN NAME	ional \$\frac{578086}{40} \rightarrow 8 \(\begin{pmatrix} 1 & 34 \rightarrow \text{P3} \\ \text{ional} & \text{P40} \rightarrow 8 \(\begin{pmatrix} 1 & 33 \rightarrow \text{P50} \\ \text{ional} & \text{P41} \\ \text{ional} & \text{P51} \\ \text{ional} & \text{P42875} \\ \text{P51} \\ \text{ional} & \text{P42875} \\ \text{P51} \\ \text{ional} & \text{P42875} \\ \text{P51} \\ \

MK3875 BLOCK DIAGRAM




Figure 1

GENERAL DESCRIPTION

The MK3875 Single Chip Microcomputer offers a Low Power Standby mode of operation as an addition to the 3870 Family. The Low Power Standby feature provides a means of retaining data in the executable RAM on the MK3875 while the main power supply line ($V_{\rm CC}$) is at 0 volts and the rest of the MK3875 microcomputer is shut down. The executable RAM is powered from an auxiliary power supply input ($V_{\rm SB}$) while operating in the Lower Power Standby mode. When $V_{\rm SB}$ is maintained at or above its minimum level, data is retained in the executable RAM memory with a very low power dissipation.

The MK3875 retains commonality with the rest of the industry standard 3870 family of single chip microcomputers. It has the same central processing unit, oscillator and clock circuits, and 64 byte scratchpad memory array. Also, the 3870's sophisticated programmable binary timer is included which provides three different operating modes. Two pins on the MK3875 are dedicated to the Low

Power Standby mode and are designated as V_{SB} and V_{BB} . The RESET line serves to reset the MK3875 and place it in a protected state so that the contents of the Executable RAM will remain unchanged when V_{CC} is being powered down to 0 volts. All other pins on the MK3875 are identical in function to corresponding pins on the MK3870, so that pin compatibility is maintained. The MK3875 executes the entire 3870 instruction set.

The MK38P75 microcomputer is the PROM based version of the MK3875. It is called the piggyback PROM (P-PROM)™ because of its packaging concept. This concept allows a standard 24-pin or 28-pin EPROM to be mounted directly on top of the microcomputer itself. The EPROM can be removed and reprogrammed as required with a standard PROM programmer. The MK38P75 retains the pinout and architectural features as other members of the 3870 family. The MK38P75 is discussed in more detail in a later section.

FUNCTIONAL PIN DESCRIPTION

PO-2 - PO-7, P1-0 - P1-7, P4-0 - P4-7, and P5-0 - P5-7 are 30 lines which can be individually used as either TTL compatible inputs or as latched outputs.

 \overline{STROBE} is a ready strobe associated with I/O Port 4. This pin, which is normally high, provides a single low pulse after valid data are present on the $\overline{P4-0}$ - $\overline{P4-7}$ pins during an output instruction.

RESET - may be used to externally reset the MK3875. When pulled low, the MK3875 will reset. When allowed to go high the MK3875 will begin program execution at program location H '000'. Additionally, when RESET is brought low all accesses of the executable RAM are prevented and the RAM is placed in a protected state for powering down V_{CC} without loss of data.

EXT INT is the external interrupt input. Its active state is software programmable. This input is also used in conjunction with the timer for pulse width measurement and event counting.

XTL 1 and XTL 2 are the time base inputs to which a crystal (2 to 4 MHz), LC network, RC network, or an external single-phase clock may be connected. The time base network must be specified when ordering an MK3875.

TEST is an input used only in testing the MK3875. For normal circuit function this pin may be left unconnected but it is recommended that TEST be grounded.

V_{CC} is the power supply input +5 V.

V_{SB} is the RAM standby power supply input.

 V_{BB} is the substrate decoupling pin. A .01 micro-Farad capacitor is required which is tied between V_{BB} and GND.

MK3875 ARCHITECTURE

The basic functional elements of the mask ROM MK3875 single chip microcomputer are shown in the block diagram in Figure 1. A programming model is shown in Figure 2 Much of the Mk3875 architecture is identical with the rest of the devices in the 3870 family. The significant features of the MK3875 are discussed in the following sections. The user is referred to the 3870 Family Technical Manual for a thorough discussion of the architecture, instruction set, and other features which are common to the 3870 family.

MAIN MEMORY

The main memory section on the MK3875 consists of a combination of ROM and executable RAM.

There are four registers associated with the main memory section. These are the Program Counter (PO), the Stack Register (P), the Data Counter (DC) and the Auxiliary Data Counter (DC1). The Program Counter is used to address instructions during program execution. P is used to save the contents of PO during an interrupt or subroutine call. Thus, P contains the return address at which processing is to resume upon completion of the subroutine or the interrupt routine.

The Data Counter (DC) is used to address data tables. This register is auto-incrementing. Of the two data counters only DC can access the memory. However, the XDC instruction allows DC and DC1 to be exchanged.

The length of the PC P, DC, and DC1 registers for all MK3875 devices is 12 bits. Figure 3 shows the amounts of ROM and Executable RAM for each device in the MK3875 family.

3875 PROGRAMMABLE REGISTERS, PORTS AND MEMORY MAP





Figure 2

EXECUTABLE RAM

The upper bytes of the total address space in all MK3875 devices are RAM memory. As with the ROM memory, the RAM may be addressed by the PO and DC address registers. The executable RAM may be accessed by all 3870 instructions which address main memory indirectly through the Data Counter (DC) register. Additionally, the

MK3875 may execute an instruction sequence which resides in the executable RAM. Note that this sequence cannot be done with the scratchpad RAM memory, which is the reason the term "executable RAM" is given to this additional memory. The contents of the executable RAM memory are preserved when the Low Power Standby mode is in operation.

MK3875 MAIN MEMORY SIZES AND TYPES BY SLASH NUMBER



All devices contain 64 bytes of scratchpad RAM

Data derived from addressing any locations other than within the specified ROM or RAM space is not tested nor is it guaranteed. Users should refrain from entering this area of the memory map.

Device	Scratchpad RAM Size (Decimal)	Address Register Size (P0,P,DC,DC1)	ROM Size (Decimal)	Executable RAM Size
MK3875/22	64 bytes	12 bits	2048 bytes	64 bytes
MK3875/42	64 bytes	12 bits	4032 bytes	64 bytes

Figure 3

I/O PORTS

The MK3875 provides 30 bits of bidirectional parallel I/O. These lines are addressed as Ports 0, 1, 4 and 5. In addition, the Interrupt Control Port is addressed as Port 6 and the binary timer is addressed as Port 7. The programming of Ports 6 and 7 and the bidirectional I/O pins are covered in the 3870 Family Technical Manual.

Since two pins are dedicated to serve the Standby Power mode (V_{SB}), port 0 has only the upper 6 bits, $\overline{P0-2}$ - $\overline{P0-7}$, available for use as general purpose I/O pins. Ports 1, 4, and 5 are all a full 8 bits wide.

The schematic of an I/O pin and available output drive options are shown in Figure 4.

An output ready strobe is associated with Port 4. This flag may be used to signal a peripheral device that the MK3875 has just completed an output of new data to Port 4. The strobe provides a single low pulse shortly after the output operation is completely finished, so either edge may be used


to signal the peripheral. STROBE may be used as an input strobe simply by doing a dummy output of H '00' to Port 4 after completing the input operation.

STANDBY POWER MODE

On the MK3875, the contents of the on-chip executable RAM can be saved when the Standby Power mode is operative. The Standby Power mode allows the MK3875's main power supply to drop all way down to 0 volts while the on-chip executable RAM is powered from the auxiliary low power supply input, V_{SB} . Thus, key variables may be maintained within the MK3875 executable RAM during the time that the rest of the microcomputer is powered down.

On the MK3875, two of the pins which are used as bidirectional port pins on the MK3870 are used for the Standby Power feature. Port 0, Bit 0 (PO-0), remains readable and writeable although it is not connected to a package pin. The logic level being applied to the auxiliary power supply input (V_{SB}) can be read at Port 0, Bit 1 (PO-1). Writing to PO-1 has no effect.

I/O PIN CONCEPTUAL DIAGRAM WITH OUTPUT BUFFER OPTIONS



Ports 0 and 1 are Standard Output type only.

Ports 4 and 5 may both be any of the three output options (mask programmable bit by bit)

The STROBE output is always configured similar to a Direct Drive Output except that it is capable of driving 3 TTL loads.

RESET and EXT INT may have standard 6KΩ (typical) pull-up or may have no pull-up (mask programmable). These two inputs have Schmitt trigger inputs with a minimum of 0.2 volts of hysteresis.

RESET and EXT INT do not have internal pull up on the MK38P75.

Figure 4

A capacitor (.01 microfarads) must be connected between pin 3 (VBB) and ground. VBB is bonded directly to the substrate of the MK3875. The purpose of the capacitor is to decouple noise on the substrate of the circuit when VCC is switched on and off.


It is recommended that Nickel Cadmium batteries (typical voltage of 3 series cells = 3.6V) be used for standby power, since the MK3875 can automatically trickle charge the three NiCads. If more than three cells in series are used, the charging circuit must be provided outside the MK3875.

Whenever RESET is brought low, the executable RAM is placed in a protected state. Also the RAM is switched from V_{CC} power to the V_{SB} power. When powering down, it may be desirable to interrupt the MK3875 when an impending power down condition is detected, so that the necessary data can be saved before V_{CC} falls below the minimum level. After the save is completed, RESET can fall, which prevents any further access of the RAM. The timing for this power down sequence is illustrated in Figure 5A.

A second power down sequence is illustrated in Figure 5B, and may be used if a special save data routine is not needed. The EXT INT line need not be used. Note that for both cases shown in Figures 5A and 5B, $\overline{\text{RESET}}$ must be low before V_{CC} drops below the minimum specified operating voltage for the MK3875. This is to ensure that the contents of the executable RAM are not altered during the power down sequence.

There may be a set of variables stored in the RAM memory which is continually updated during the tme when the MK3875 is in its normal operating mode. If a particular variable occupies more than one byte of RAM, there can be a problem if a reset occurs in response to an impending power down condition during the time that the multi-byte variable was being modified. If such a reset occurs, then only part of the variable may contain the updated value, while the rest contains the old value. An example of this case would be when a double precision (2 byte) binary number is being saved in the executable RAM. Suppose that a new value of the number has been calculated in the

SAVE ROUTINE REQUIRED, $V_{SB} > 3.2$ VOLTS



NO SAVE ROUTINE REQUIRED, $V_{SR} > 3.2$ VOLTS




Figure 5b

program, and that this new value is to replace the old value contained in the executable RAM; note that a reset could occur just after the program wrote one byte of the new value into the RAM. When power is restored following the Standby Power mode, the double precision variable would contain an erroneous value.

This problem can be avoided if the external interrupt is used to signal the MK3875 of an impending power down condition. The user's system should be designed so that the MK3875 can properly save all variables between the time that the external interrupt occurs and RESET falls. If multibyte variables must be saved during the Standby Power mode and it is not desirable to use the external interrupt in the manner described above, then each byte of a multi-byte variable may be kept with an associated flag. The method of updating a two byte variable would be as follows:

- Clear Flag Word 1
- Update Byte 1
- Set Flag Word 1
- Clear Flag Word 2
- Update Byte 2
- Set Flag Word 2

Now if RESET goes low during the update of a byte of a variable, the flag word associated with that byte of data will be reset. Any byte of the variable where the flag word is "set" is a good byte of data. While this method significantly encumbers the data storage process, it eliminates the need for a power fail interrupt which both reduces external circuitry and leaves the external interrupt pin completely free for other use.

Often it is necessary to distinguish between an initial power-on condition wherein there is no valid data stored in the RAM (or where VSB has dropped below the minimum required stand-by level) and a re-application of power wherein valid RAM data has been maintained during the power outage. One method of distinguishing between these two conditions is to reserve several memory locations for key words and checksums. When V_{CC} is applied and processor operation begins, these locations can be checked for proper contents. However, this method may not be perfectly accurate as those locations holding key codes may be maintained even though V_{SB} drops below its minimum required level while other RAM locations may lose data, or they could power up with the exact data required to match the key codes. Also a checksum may be matched on occasion even though RAM data has been corrupted. The accuracy of this method is improved by increasing the number of memory locations used and the variety of key codes and or checksums used.

A more reliable method is the external V_{SB} flip-flop. The flip-flop is designed to power up in a known first state and hold that first state until forced into a second state. As long as V_{SB} is above the minimum operating level, the flip-flop can hold the second state, but, if V_{SB} drops below the minimum level, the flip-flop will flip back to the first state. Thus when power is initially applied or if V_{SB} drops below the minimum level during a V_{CC} outage, the flip-flop will be

in the first state. The flip-flop output can be read through a port pin by the processor when processor operation begins to determine whether the RAM data is valid (second state) or invalid (first state). If the flip-flop is found to be in the first state it can be forced to the second state by the processor. If it holds the second state, V_{SB} is above the minimum level (batteries are charged).

A conceptual diagram is shown in Figure 6.

CONCEPTUAL DIAGRAM




Figure 6

MK38P75 GENERAL DESCRIPTION

The MK38P75 is the EPROM version of the MK3875. It retains an identical pinout with the MK3875, which is documented in the section of this data sheet entitled "FUNCTIONAL PIN DESCRIPTION". The MK38P75 is housed in the "R" package which incorporates a 28-pin socket located directly on top of the package. A number of standard EPROMs may be plugged into this socket.

The MK38P75 can act as an emulator for the purpose of verification of user code prior to the ordering of mask ROM MK3875 devices. Thus, the MK38P75 eliminates the need for emulator board products. In addition, several MK38P75s can be used in prototype systems in order to test design concepts in field service before committing to high-volume production with mask ROM MK3875s. The compact size of the MK38P75/EPROM combination allows the packaging of such prototype systems to be the same as that used in production. Finally, in low-volume applications, the MK38P75 can be used as the actual production device.

Most of the material which has been presented for the MK3875 in this document applies to the MK38P75. This includes the description of the pin configuration, architecture, and programming mode. Additional information is presented in the following sections.

MK38P75 I/O PORTS

The MK38P75 is offered with two types of output buffer

options on Ports 4 and 5. These are the open drain output buffer and the standard output buffer which are pictured in Figure 4. The open drain version of the MK38P75 is provided so that user-selected open drain port pins on the MK3875 can be emulated prior to ordering those mask ROM devices. Figure 9 lists which version(s) of the MK38P75 has open drain output buffers and which has standard output buffers in parentheses following the specified MK38P75 part ordering number (MK9XXXX).

MK38P75 MAIN MEMORY

As can be seen from the block diagram in Figure 7, the MK38P75 contains executable RAM in the main memory map. The MK38P75 contains no on-chip ROM. Instead, the memory address lines are brought out to the 28-pin socket located directly on top of the 40-pin package, so the external

ERPOM memory is addressed as main memory.

There is one memory version of the MK38P75 and it is designated as the MK38P75/02. The MK38P75/02 contains 64 bytes of on-chip executable RAM. The MK38P75/02 can emulate the following devices

MK3875/22 MK3875/42

The MK38P75/02 cannot exactly emulate the MK3875/40 because of the 64 bytes of executable RAM in the upper ROM space of the MK3875/40.

Addressing of main memory on the MK38P75 is accomplished in the same way as it is for the MK3875. See Figure 8 for main memory addresses and for address register size in the MK38P75.

MK38P75 BLOCK DIAGRAM





Figure 7

MK38P75 MAIN MEMORY MAP



MK38P75/02

Device	Scratchpad RAM Size (Decimal)	Address Register Size P0, P, DC, DC1)	ROM Size (Decimal)	Executable RAM Size	
MK38P75/02 97403	64 bytes	12 bits	0 bytes	64 bytes	

Figure 8


MK38P75 EPROM SOCKET

A 28-pin ERPOM socket is located on top of the MK38P75 "R" package. The socket and compatible ERPOM memories are shown in Figure 9. When 24-pin memories are used in the 28-pin socket, they should be inserted so that pin 1 of the memory device is plugged into pin 3 of the socket (the 24-pin memory should be lower justified in the 28-pin socket).

The 28-pin socket has been provided to allow use of both 24-pin and 28-pin memory devices. Minor pin-out differences in the memory devices must be accommodated by providing different versions of the MK38P75.

Initially, the MK38P75 that is compatible with the MK2716 is available. The MK38P75 designed to accommodate the 28-pin memory devices will be available at a later date.

MK38P75 "R" PACKAGE SOCKET PINOUT



MK97413 (Open Drain Outputs) Compatible Memories

2758 MK2716 2516 2532 MK97403 (Standard Outputs) Compatible Memories 2758


MK2716 2516 2532

Figure 9

MEMORY ACCESS TIMING

A timing diagram depicting the memory access timing of the MK38P75 is shown in the next table. The Φ clock signal is derived internally in the MK38P75 by dividing the time base frequency by two and is used to establish all timing frequencies. The WRITE signal is another internal signal to the MK38P75 which corresponds to a machine cycle, during which time a memory access may be performed. Each machine cycle is either 4 Φ clock periods or 6 Φ clock periods long. These machine cycles are termed short cycles and long cycles, respectively. The worst case memory cycle

is the short cycle, during which time an op code fetch is performed. This is the cycle which is pictured in the timing diagram. After a delay from the falling edge of the WRITE clock, the address lines become stable. Data must be valid at the data out lines of the PROM for a setup time prior to the next falling edge of the WRITE pulse. The total access time available for the MK38P75 version is shown as t_{aas} or the time when address is stable until data must be valid on the data bus lines. The equation for calculating available memory access time along with some calculated access times based on the listed time base frequencies is shown in the following table.



3875 TIME BASE OPTIONS

The 3875 contains an on-chip oscillator circuit which provides an internal clock. The frequency of the oscillator circuit is set from the external time base network. The time base for the 3875 may originate from one of four sources:

- 1) Crystal
- 2) LC Network
- 3) RC Network
- 4) External Clock

The type of network which is to be used with the mask ROM MK3875 must be specified at the time when mask ROM devices are ordered. However, the MK38P75 may operate with any of the four configurations so that it may emulate any configuration used with a mask ROM device.

The specifications for the four configurations are given in the following text. There is an internal 26 pF capacitor between XTL 1 and GND and an internal 26 pF capacitor between XTL 2 and GND. Thus, external capacitors are not necessarily required. In all external clock modes the external time base frequently is divided by two to form the internal PHI clock.


CRYSTAL SELECTION

The use of a crystal as the time base is highly recommended as the frequency stability and reproducability from system to system is unsurpassed. The 3875 has an internal divide by two to allow the use of inexpensive and widely available TV Color Burst Crystals (3.58 MHz). Figure 12 lists the required crystal parameters for use with the 3875. The Crystal Mode time base configuration is shown in Figure 11.

Through careful buffering of the XTL1 pin it may be possible to amplify this waveform and distribute it to other devices. However, Mostek recommends that a separate active device (such as a 7400 series TTL gate) be used to oscillate their crystal and that the waveform from that oscillator be buffered and supplied to all devices, including the 3875, in the event that a single crystal is to provide the time base for more than just a single 3875.

While a ceramic reson, or may work with the 3875 crystal oscillator, it was not designed specifically to support the use of this component. Thus, Mostek does not support the use of a ceramic resonator either through proper testing, parametric specification, or applications support.

CRYSTAL MODE CONNECTION



CRYSTAL PARAMETERS

- a) Parallel resonance, fundamental mode AT-Cut
- b) Shunt capacitance (C₀) = 7 pf max.
- c) Series resistance (RS) = See table
- d) Holder = See table below.

Frequency	Series Resistance	Holder		
f = 2-2.7 MHz	Rs = 300 ohms max	HC-6		
		HC-33		
f = 2.8-4 MHz	Rs = 150 ohms max	HC-6		
		HC-18*		
		HC-25*		
		HC-33		

^{*}This holder may not be available at frequencies near the lower end of this range.

Figure 12

LC NETWORK

The LC time base configuration can be used to provide a less expensive time base for the 3875 than can be provided with a crystal. However, the LC configuration is much less accurate than is the crystal configuration. The LC time base configuration is shown in Figure 13. Also shown in the figure are the specified parameters for the LC components, along with the formula for calculating the resulting time base frequency. The minimum value of the inductor which is required for proper operation of the LC time base network

is 0.1 millihenries. The inductor must have a Qfactor which is no less than 40. The value of C is derived from C external, the internal capacitance of the 3875, C_{XTL} , and the stray capacitances, C_{S1} and C_{S2} . C_{XTL} is the at XTL1 and capacitance looking into the internal two port network XTL2. C_{XTL} is listed under the "Capacitance" section of the Electrical Specifications. C_{S1} and C_{S2} are stray capacitances from XTL1 to ground and from XTL2 to ground, respectively. C external should also include the stray shunt capacitance across the inductor. This is typically in the 3 to 5 pf range and significant error can result if it is not included in the frequency calculation.

LC MODE CONNECTION




Figure 13


Variation in time base frequency with the LC network can arise from one of four sources: 1) Variation in the value of the inductor. 2) Variation in the value of the external capacitor. 3) Variation in the value of the internal capacitance of the 3875 at XTL1 and XTL2, and 4) Variation in the amount of stray capacitance which exists in the circuit. Therefore, the actual frequency which is generated by the LC circuit is within a range of possible frequencies, where the range of frequencies is determined by the worst case variation in circuit parameters. The designer must select component values such that the range of possible frequencies with the LC mode does not go outside of the specified operating frequency range for the 3875.

RC CLOCK CONFIGURATION

The time base for the 3875 may be provided from an RC


network tied to the XTL2 pin, when XTL1 is grounded. A schematic picturing the RC clock configuration is shown in Figure 14. The RC time base configuration is intended to provide an inexpensive time base source for applications in which timing is not critical. Some users have elected to tune each unit using a variable resistor or external capacitor thus reducing the variation in frequency. However, for increased time base accuracy Mostek recommends the use of the Crystal or LC time base configuration. Figure 15 illustrates a curve which gives the resulting operating frequency for a particular RC value. The x-axis represents the product of the value of the resistor times the value of the capacitor. Note that three curves are actually shown. The curve in the middle represents the nominal frequency obtained for a given value of RC. A maximum curve and a minimum curve for different types of 3875 devices are also shown in the diagram.

RC MODE CONNECTION



C = 26.5 pF ± 2.6pF + Cexternal

Figure 14



The designer must select the RC product such that a frequency of less than 2 MHz is not possible taking into account the maximum possible RC product and using the minimum curve shown in Figure 15. Also, the RC product must not allow a frequency of more than 4 MHz taking into account the minimum possible R and C and using the Maximum curve shown. Temperature induced variations in the external components should be considered in calculating the RC product.

Frequency variation from unit to unit due to switching speed and level at constant temperature and V_{CC} = + or - 5 percent.

Frequency variation due to V_{CC} with all other parameters constant with respect to +5V = +7 percent to -4 percent on all devices.

Frequency variation due to temperature with respect to 25 C (all other parameters constant) is as follows:

VARIATION

	VAIIIATION
387X-00, -05	+6 percent to - 9 percent
387X-10, -15	+9 percent to -12 percent

Variations in frequency due to variations in RC components may be calculated as follows:

Maximum RC = (R max) (C external max + C_{XTL} max)

Minimum RC = (R min) (C external min + CXTL min)

Typical RC = (R typ) (C external typ + {C_{XTL} max + C_{XTL} min})

PART #

Positive Freq. Variation = RC typical - RC minimum RC typical

Negative Freq. Variation = RC maximum - RC typical due to RC Components RC typical

Total frequency variation due to all factors:

0071/ 00 05

387X-00, -05	38/X-10, -15
= +18 percent plus positive	= +21 percent plus positive
frequency variation due	frequency variation due
to RC components	to RC components

= -18 percent minus negative frequency variation due to RC components = -21 percent minus negative frequency variation due to RC

negative frequency variation due to RC components

Total frequency variation due to V_{CC} and temperature of a unit tuned to frequency at +5V V_{CC} , 25 C

387X-00, -05	387X-10, -15
= + 13 percent	= + 16 percent

EXTERNAL CLOCK CONFIGURATION

The connection for the external clock time base configuration is shown in Figure 16. Refer to the DC Characteristics section for proper input levels and current requirements.

Refer to the Capacitar ce section of the appropriate 3875 Family device data sheet for input capacitance.

EXTERNAL MODE CONNECTION




Figure 16

MK3875, MK38P75 ELECTRICAL SPECIFICATIONS

OPERATING VOLTAGES AND TEMPERATURES

Dash Number Suffix	Operating Voltage VCC	Operating Temperature TA
- 00	~V ± 10%	O°C - 70°C
- 05	+5V ± 5%	0°C - 70°C
- 10	+5V ± 10%	-40°C - +85°C
- 15	$+5V \pm 5\%$	-40°C - +85°C

See order information for explanation of part numbers.

MAXIMUM RATINGS*

	-00, -05	-10, -15
Temperature Under Bias	-20°C +85°C	-50°C to 100°C
Storage Temperature		-65°C to +150°C
Voltage on any Pin With Respect to Ground		
(Except open drain pins and TEST)	-1.0V to +7V	-1.0V to +7V
Voltage on TEST with Respect to Ground	-1.0V to +9V	-1.0V to +9V
Voltage on Open Drain Pins with Respect to Ground	-1.0V to +13.5V	-1.0V to 13.5V
Power Dissipation	1.5W	1.5W
Power Dissipation by any one I/O pin	60mW	60mW
Power Dissipation by all I/O pins	600mW	600mW

[&]quot;Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating and conditions for extended periods may affect device reliability.

AC CHARACTERISTICS

TA, VCC within specified operating range I/O Power Dissipation < 100mW (Note 4)

			-00	-05	-10,-15			
SIGNAL	SYM	PARAMETER	MIN	MAX	MIN	MAX	UNIT	NOTES
XTL1 XTL2	to	Time Base Period, all clock modes	250	500	250	500	ns	4MHz-2MHz
	tex(H)	External clock pulse width high	90	400	100	390	ns	
	t _{ex(L)}	External clock pulse width low	100	400	110	390	ns	
Φ	t⊕	Internal Φ clock	2	ф	2	^t o		
WRITE	tw	Internal WRITE Clock period		tΦ tΦ		tΦ tΦ		Short Cycle Long Cycle
						· ·	<u> </u>	Long Cycle
1/0	^t dI/O	Output delay from internal WRITE clock	0	1000	0	1200	ns	50pF plus one TTL load
	t _{sl} /0	Input setup time to internal WRITE clock	1000		1200		ns	
STROBE	tl/O-s	Output valid to STROBE delay	3tΦ -1000	3tΦ +250	3tФ -1200	3t∳ +300	ns	I/O load = 50fF + 1 TTL load
	t _{sL}	STROBE low time	8tΦ	12tΦ	8tΦ	125Ф	ns	STROBE load =
	32		-250	+250	-300	+300		50pF + 3TTL loads
RESET	^t RH	RESET hold time, low	6tΦ		6tΦ			
	<u> </u>	SECTION .	+750		+1000	<u> </u>	ns	
	^t RPOC	RESET hold time, low for power clear	power supply rise time +5.0		power supply rise time +5.5		ms	
EXT INT	^t EH	EXT INT hold time in active and	6tΦ		6tΦ		ns	To trigger
		inactive state	+750		+1000			interrupt
			2tΦ		2tΦ		r٠	Tritti,ar

AC CHARACTERISTICS FOR MK38P75

(Signals brought out at socket)

 $T_{A'}$ V_{CC} within specified operating range. I/O Power Dissipation \leq 100 mW. (Note 2)

		-00, -05		-10, -15			
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	UNIT	CONDITION
t _{aas} *	Access time from Address A ₁₁ -A ₀ stable until data must be valid at D ₇ -D ₀	650		650		ns	Φ = 2.0 MHz

^{*}See Table in Figure 10

CAPACITANCE

T_A = 25°C All Part Numbers

SYM	PARAMETER	MIN	MAX	UNIT	NOTES
C _{IN}	Input capacitance; I/O RESET, EXT INT, TEST		10	•	unmeasured pins grounded
CXTL	Input capacitance; XTL1, XTL2	23.5	29.5	pF	

DC CHARACTERISTICS

 T_{A} , V_{CC} within specified operating range I/O Power Dissipation \leq 100mW (Note 4)

		-00	,-05	-10,-15			
SYM	PARAMETER	MIN	MAX	MIN	MAX	UNIT	NOTES
lcc	Average Power Supply Current		94		125	mA	Outputs Open (5)
PD	Average Power Dissipation		440		575	mW	Outputs Open (6)
VIHEX	External Clock input high level	2.4	5.8	2.4	5.8	٧	
VILEX	External Clock input low level	3	.6	3	.6	٧	
IHEX	External Clock input high current		100		130	μА	V _{IHEX} =V _{CC}
IILEX	External Clock input low current		-100		-130	μА	V _{ILEX} =V _{SS}
V _{IHI} /O	Input high level, I/O pins	2.0	5.8	2.0	5.8	V	Standard Pull-Up (1,2)
		2.0	13.2	2.0	13.2	٧	Open Drain (1,3)
VIHR	Input high level, RESET	2.0	5.8	2.2	5.8	V	Standard Pull-Up(1, 2)
		2.0	13.2	2.2	13.2	٧	No Pull-Up (1,3)
VIHEI	Input high level, EXT INT	2.0	5.8	2.2	3.8	V	Standard Pull-Up(1, 2)
		2.0	13.2	2.2	13.2	V	No Pull-Up (1,3)
V _{IL}	I/O ports, RESET, EXT INT input low level	3	.8	3	.7	٧	
V _{ILRPT}	RESET input low level to protect RAM during loss at V _{CC}	3	.4	3	.4	V	
ΊL	Input low current, standard pull-up pins		-1.6		-1.9	mA	V _{IN} =0.4V (2)

DC CHARACTERISTICS (Continued)

 T A $^{\prime}$ V CC within specified operating range I/O Power Dissipation \leq 100 mW (Note 4)

		-00,	-05	-10,	-10, -15		
SYM	PARAMETER	MIN	MAX	MIN	MAX	UNIT	NOTES
IL	Input leakage current, open drain pins Reset and EXT INT inputs With no pull-up resistor		+10 -5		+18 -8	μΑ μΑ	V _{IN} =13.2V V _{IN} =0.0V (3)
Юн	Output high current, standard	-100		-89		μΑ	V _{OH} =2.4V
	Pull-Up pins	-30		-25	Ì	μΑ	∨ _{OH} =3.9∨
IOHDD	Output high current	-100		-80		μΑ	V _{OH} =2.4V
	Direct Drive pins	-1.5	-8.5	-1.3	-11	mA mA	V _{OH} =1.5V V _{OH} =0.7V
l _{OL}	Output low current, I/O ports	1.8		1.65		mA	V _{OL} =0.4V
lons	STROBE Output High current	-300		-270		μΑ	V _{OL} =2.4V
lors	STROBE output low current	5.0		4.5		mA	V _{OL=0.4V}

DC CHARACTERISTICS FOR STANDBY POWER PINS

 V_{CC} , T_A within operating range I/O Power Dissipation \leq 100 mW (Note 4)

		-00	-00, -05		-10,-15		
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	UNIT	NOTES
V _{SB}	Standby V _{CC} for RAM	3.2	V _{CC} MAX	3.2	V _{CC} MAX	٧	
^I SB	Standby Current		6		7.5	mA	V _{SB} = V _{SB} MAX
			3.7		5.0	mA	V _{SB} = V _{SB} MIN
CHARGE	Trickle charge available on	8		7		mA	V _{SB} = 3.8V
	V_{SB} with V_{CC} in operating range.		-15		-19	mA	V _{SB} = 3.2V

DC CHARACTERISTICS FOR MK38P75

(Signals brought out at socket)

 $T_{A'}$ V_{CC} within specified operating range, I/O power dissipation \leq 100 mW (Note 2)

SYM	PARAMETER	-00,	-00, -05		-10, -15		
		MIN	MAX	MIN	MAX	UNIT	CONDITION
I _{CCE}	Power Supply Current for EPROM		-185		-185	mA	
V _{IL}	Input Low Level Data bus in	-0.3	0.8	-0.3	0.8	٧	
V _{IH}	Input High Level Data bus in	2.2	5.8	2.2	5.8	٧	
Іон	Output High Current	-100		-90		μΑ	V _{OH} =2.4 V
		-30		-25		μА	V _{OH} =3.9 V
I _{OL}	Output Low Current	1.8		1.65		mA	V _{OL} =0.4 V
I _{IL}	Input Leakage Current		10		10	μА	Data Bus in Float

^{1.} RESET and ET INT have internal Schmit triggers giving minimum .2V hysteresis.

TIMER AC CHARACTERISTICS

Definitions:

Error = Indicated time value - actual time value

tpsc = tΦ x Prescale Value

Interval Timer Mode

Single interval error, free running (Note 3)	±6tФ
Cumulative interval error, free running (Note 3)	0
Error between two Timer reads (Note 2)	±(tpsc + tΦ)
Start timer to stop Timer error (Notes 1, 4)	+tФ to - (tpsc + tФ)
Start Timer to read Timer error (Notes 1, 2)	-5tФ to -(tpsc + 7tФ)
Start Timer to interrupt request error (Notes 1, 3)	2tΦ to -8tΦ
Load Timer to stop Timer error (Note 1)	. +tФ to -(tpsc + 2tФ)
Load Timer to read Timer error (Notes 1, 2)	-5tΦ to -(tpsc + 8tΦ)
Load Timer to interrupt request error (Notes 1, 3)	2tФ to -9tФ

^{2.} RESET and EXT INT prgrammed with standard pull-up

^{3.} RESET or EXT INT programmed without standard pull-up

^{4.} Power dissipation for I/O pins is calculated by $\Sigma (V_{CC} - V_{IL}) (II_{IL}I) + \Sigma (V_{CC} - V_{OH}) (II_{OH}I) + \Sigma (V_{OL}) (I_{OL}I) + \Sigma (V_{OL}I_{OL$

^{5.} I_{CC} exclusive of I_{charge}.
6. Pp exclusive of battery charging power. Battery charging power dissipated inside the MK3875 (V_{CC} - V_{SB}) (I_{charge}).

Pulse Width Measurement Mode

Measurement accuracy (Note 4)	+t Φ to -(tpsc +	2t Ф
Minimum pulse width of EXT INT pin		2t Φ


Event Counter Mode

Minimum active time of EXT INT pin	2t Φ
Minimum inactive time of EXT INT pin	2t Φ


Notes:

- 1. All times which entail loading, starting, or stopping the Timer are referenced from the end of the last machine cycle of the OUT or OUTS instruction.
- 2. All times which entail reading the Timer are referenced from the end of the last machine cycle of the IN or INS instruction.
- All times which entail the generation of an interrupt request are referenced from the start of the machine cycle in which the appropriate interrupt request latch is set. Additional time may elapse if the interrupt request occurs during a privileged or multicycle instruction.
- 4. Error may be cumulative if operation is repetitively performed.

AC TIMING DIAGRAM



Input capacitance; I/O, RESET, EXT INT,



Note: All AC measurements are referenced to V_{IL} max., V_{IH} min., V_{OL} (.8v), or V_{OH} (2.0v).

Figure 17

INPUT/OUTPUT AC TIMING






Figure 18

STROBE SOURCE CAPABILITY (TYPICAL AT V_{CC} = 5V, T_A = 25°C) Figure 19




STROBE SINK CAPABILITY (TYPICAL AT V_{CC} = 5V, T_A = 25°C) Figure 20




STANDARD I/O PORT SOURCE CAPABILITY (TYPICAL AT V_{CC} = 5V, T_A = 25°C)

Figure 21



DIRECT DRIVE I/O PORT SOURCE CAPABILITY (TYPICAL AT V_{CC} = 5V, T_A = 25°C)

Figure 22




SOURCE CURRENT

SOURCE


CURRENT

I/O PORT SINK CAPABILITY (TYPICAL AT V_{CC} = 5V, T_A = 25°C) Figure 23




MAXIMUM OPERATING TEMPERATURE VS. I/O POWER DISSIPATION


Figure 24




PHYSICAL DIMENSIONS



40-Pin Dual-in-Line Plastic Package (N)



40-Pin Dual-in-Line Ceramic Package (P)



40-Pin Dual-in-Line Cerdip Package (J)


ORDERING INFORMATION

There are two types of part numbers for the 3870 family of devices. The generic part number describes the basic device type, the amount of ROM and executable RAM, the desired package type, temperature range and power

supply tolerance. For each customer specific code, additional information defining I/O options and oscillator options will be combined with the information described in the generic part number to define a customer/code specific device order number.


GENERIC PART NUMBER

An example of the generic part number is shown below.



DEVICE ORDER NUMBER

An example of the device order number is shown below.




The customer/code specific number defines the ROM bit pattern, I/O configuration, oscillator type, and generic part type to be used to satisfy the requirement of a particular customer purchase order. For further information on the ordering of mask ROM devices, the customer should refer to the 3870 Family Technical Manual.

These specifications are subjet to change without notice.

Please inquire with our sales offices about the availability of the different products.

Printed in France





16-BIT MICROCOMPUTERS SELECTION GUIDE

Function	Part number	Characteristic		Package	Page
HIGH PERFOR- MANCE MCUs	MK68200	MCU designed to serve the needs of a wide variety of control applications, which require high performance operation with a minimal parts count implementation as industrial controls, instrumentation, intelligent computer peripheral control. 40 parallel I/O Serial channel, double-buffered receive and transmit Advanced 16-bit instruction set 6 MHz instruction clock Three 16-bit timers 16 independant vectored interrupt 8 external interrupts Crystal or external TTL time base	RAM: 256 bytes ROM: 0 or 4 Kbytes Emulator version available with added private bus	DIL48 LCCC84	3-5
HIGH PERFOR- MANGE MCUS WITH MODULAL ARCHI- TECTURE	МК68НС200	Series of new high-performance, 16-bit, single-chip microcomputers implemented in 1.5 micron HCMOS technology. The MK68HC200 can be used to design a true application specific microcontroller. 40 parallel I/O on first version Serial channel, double-buffered receive and transmit Advanced 16-bit instruction set 10 MHz instruction clock Three 16-bit timers 16 independant vectored interrupt on first version 8 external interrupts Crystal or external TTL time base Power saving stop and idle modes	RAM: 256 bytes ROM: 0 or 4 Kbytes Emulator version available with added private bus	PLCC52	3-77






16-BIT SINGLE CHIP MICROCOMPUTERS


MK68201/68E201/68211/68E211/68E221

16-bit, high performance, single-chip microcomputer

- 14 address and data registers
- Eight 16-bit or sixteen 8-bit data registers
 - Six 16-bit address registers
- Advanced 16-bit instruction set
- Bit, byte, and word operands
- Nine addressing modes
- Byte and word BCD arithmetic
- High performance (6 MHz instruction clock)
 500 ns register-to-register move or add
 - $-3.5 \mu s 16 \times 16 \text{ multiply}$
 - 3.5 μs 16 × 16 multiply
 4.0 μs 32/16 divide
- Available with 0. 4K (2K × 16) of ROM
- 256 (128 × 16) or 512 (256 × 16) byte RAM
- Up to 1K byte RAM on MK68E221
- Three 16-bit timers
 - Interval modes
 - Event modes
 - One-shot modes
 - Pulse and period measurement modes
 - Two input and two output pins
- Serial channel
 - Double-buffered receive and transmit
 - Asynchronous to 375 Kbps
 - Synchronous to 1.5 Mbps
 - Address wake-up recognition and generation
 - Internal/external baud rate generation
- Parallel I/O
 - Up to 40 pins
 - Direction programmable by bit
 - One 16-bit or two 8-bit port(s) with handshaking
- Interrupt controller
 - 16 independent vectors
 - Eight external interrupt sources
 - One non-maskable interrupt
 - Individual interrupt masking
- Optional external bus
 - 16-bit, multiplexed address/data bus
 - Automatic bus request/grant arbitration
 - Two control bus versions:
 - 68000-compatible bus (UPC)
 - General Purpose Bus (GP)
- 8 and 12 MHz time base versions produce 4 and 6 MHz instruction clock rates, respectively.
 - Crystal or external TTL clock
- Single +5 volt power supply
- DIP, chip carrier or pin-grid packaging


NMOS





JANUARY 1987 1/72

BLOCK DIAGRAM



FUNCTIONAL DESCRIPTION

MK68200 designates a series of new, high-performance, 16-bit, single-chip microcomputers from Thomson - Mostek. Implemented in Scaled Poly-5 NMOS, they in corporate an architecture designed for superior performance in computation-intensive control applications. A modern, comprehensive instruction set (which features both high speed execution and code space efficiency) is combined on-chip with extensive, flexible I/O capabilities. On-chip RAM and optional on-chip ROM are provided within a full 64K byte addressing space.

The MK68200 is designed to serve the needs of a wide variety of control applications, which require high performance operation with a minimal parts count implementation. Industrial controls, instrumentation, and intelligent computer peripheral controls are all examples of applications served by the MK68200. High speed mathematical ability, rapid I/O addressing and interrupt response, and powerful bit manipulation instructions provide the necessary tools for these applications. In addition to its single-chip microcomputer configuration, both distributed intelligence and parallel multiprocessing system configurations are supported by the MK68200, as illustrated in Figures 10 and 11.

In applications requiring loosely-coupled distributed intelligence, several MK68200's may be interconnected on a common serial network. The on-chip USART supports a wake-up mode in which an additional bit is appended to the data stream to distinguish a serial data word as address or data. The wake-up logic prevents the serial channel from generating interrupts unless certain criteria have been met. The wake-up options available are: Wake-up on any address or data character, wake-up on any address, or wake-up on address match.

Alternately, the MK68200 may be configured as an expandable CPU device which can access external memory and I/O resources. In this operating mode, parallel I/O pins are replaced by multiplexed address/data and control lines. Bus arbitration logic is incorporated on the chip to support a direct interface in parallel shared bus multiprocessor system configurations. Two versions exist which support two types of control signals present on the expanded bus configuration. The General Purpose (GP) bus option allows the MK68200 to operate either as an executive or a peripheral processor. As an executive procesor, the MK68200 can control

an external system bus and grant the use of it to requesting devices, such as DMA controllers and/or peripheral processors. As a peripheral control processor, the MK68200 can provide intelligent local control of an I/O device in a computer system and, thereby, relieve the executive processor of these tasks. In this configuration, the MK68200 has the capability of effectively performing DMA transfers between system memory and the I/O device. The on-chip resources of ROM, RAM, and I/O are accessed within the MK68200 without affecting utilization of the shared system bus. Therefore, only external communications compete for bus bandwidth.

The Universal Peripheral Controller (UPC) bus option supports a direct interface to a 68000 executive processor. Thus, the MK68200 can be used as a cost-effective, intelligent peripheral controller in 68000 systems. The UPC version's direct bus interface to the 68000 makes the MK68200 particularly well-suited for performing many intelligent I/O functions in a 68000 system. For example, since the MK68200 includes both a serial channel and an external bus capable of performing DMA transfers, it can be programmed to act as serial protocol controller with DMA capability, as shown in Figure 1.

Table 1 summarizes the specific MK68200 device types that are discussed in this data sheet. A complete guide to the part numbering scheme used throughout this document may be found in the Ordering Information section. All MK68200 devices retain most of the I/O features when they are used in the expanded bus mode; however, 24 pins of parallel I/O are sacrificed when this mode is used. When the expanded bus mode is selected, the MK68201/XX generates UPC (68000-compatible) control signals, while the MK68211/XX generates GP control signals. Also available are 84-pin emulator versions of these devices that do not have on-chip ROM, but instead have additional pins to support a second complete address/data bus to access off-chip ROM, RAM, EPROM, or I/O devices. This bus is referred to as the private bus and is not bonded out on 48-pin versions.

For additional information on the MK68200, refer to the MK68200 Principles of Operation Manual, publication number 4420399.




Figure 1. Serial DMA Controller

Expanded Bus Version	ROM (Bytes)	RAM (Bytes)	PKG.	
UPC	0	256	48-pin DIP	
UPC	4K	256	48-pin DIP	
UPC	0	256	84-pin LCC	
GP	0	256	48-pin DIP. 52-pin PLCC	
GP	4K	256		
GP	0	256	84-pin LCC	
UPC/GP	0	1024	84-pin LCC, PGA	
	Bus Version UPC UPC UPC GP GP GP	Bus Version (Bytes) UPC 0 UPC 4K UPC 0 GP 0 GP 4K GP 0	Bus Version (Bytes) (Bytes) UPC 0 256 UPC 4K 256 UPC 0 256 GP 0 256 GP 4K 256 GP 0 256 GP 0 256	Bus Version (Bytes) (Bytes) PKG. UPC 0 256 48-pin DIP UPC 4K 256 48-pin DIP UPC 0 256 84-pin LCC GP 0 256 48-pin DIP, 52-pin PLCC GP 4K 256 48-pin DIP, 52-pin PLCC GP 0 256 84-pin LCC

Table 1. Device Type Summary

SINGLE-CHIP DESCRIPTION

Figure 2 illustrates the functions of specific pins for an MK68201 or MK68211, operating in a single-chip mode. When the device is operating in one of the expanded bus modes, the pins on Port 0 become the multiplexed address/data bus, and the upper half of Port 1 becomes the control signals (GP or UPC) for the bus. The following description applies to the pins only when the device is used in the non-expanded or single-chip mode. Descriptions of the pin functions for the expanded bus modes are in the Expanded Bus Operation section of this data sheet.

V_{CC}, GND (Power, Ground) Power Supply pins. (single +5 V)

RESET

Input, active low. RESET input overrides ongoing execution (including interrupts) and resets the chip to its initial power-up condition. RESET cannot be masked.

CLKOUT

(Clock Output)

Output. CLKOUT will output the instruction clock rate, which is one-half of the frequency provided on CLK1 and CLK2.

CLK1, CLK2

(Time base Inputs)

Inputs. CLK1 and CLK2 may be connected to a crystal, or CLK1 may be connected to an external TTL-compatible oscillator while CLK2 is left floating. The instruction clock rate is one-half of the frequency provided on CLK1 and CLK2.

NMI

(Non-Maskable Interrupt)

Input, active low, negative edge triggered. The NMI request line has a higher priority than all of the maskable interrupts. NMI is always enabled regardless of the state of the L1E (Level 1 Interrupt Enable) bit in the Status Register.

MODE

Input. The MODE pin is used to configure the MK68200 on power-up and reset to one of the following states:

Mode Pin

V_{CC} - No expansion (single chip mode)

GND - Partial Expansion
CLKOUT - Full Expansion

OL11001 1 1 1 1 1 2 /

P0-0 - P0-15 (Port 0)

Input/Output. Each bit in Port 0 may be individually programmed for general purpose input or output. Port 0 also has several handshaking modes to allow parallel, asynchronous communication with other devices. The high and low bytes may be programmed individually or jointly to be inputs, outputs, or bidirectional.

P1-0 - P1-15

(Port 1)

Input/Output. Each of the 16 bits in Port 1 may be individually programmed for input or output. Additionally, the lowest seven bits of Port 1 may be programmed to serve specific alternate functions, as listed below.

P1-6/XI2

(External Interrupt 2)

Input, rising or falling edge triggered. The programmer may select the rising or falling edge as active for XI2.

P1-5/XI1

(External Interrupt 1)

Input, fixed falling edge triggered. The XI1 interrupt may be used to interrupt the MK68200 on the falling edge of an input pulse.

P1-4/XI0

(External Interrupt 0)

Input, low level triggered. The XI0 interrupt input is leveltriggered (unlike XI1, XI2). It may be used to produce an internally vectored interrupt or to cause an external fetch of an interrupt vector number when the MK68200 is used in an expanded mode with the GP bus.

P1-3/SI

(Serial Input)

Input, active high. SI is used to input receive serial data when the receiver is enabled




Figure 2. MK68200 Logical Pinout, Single-Chip Mode

P1-2/RCLK (Receive Clock)

Input/Output, active high. Depending on the mode programmed, RCLK can be used by the serial port as either an input or an output pin. When used as an input pin, RCLK provides the receive clock and/or the transmit clock. When RCLK is not providing the transmit or receive clock, it can be used as an output for Timer C. In this mode, the receive clock is being provided by Timer C.

P1-1/TCLK

(Transmit-Clock)

Input/Output, active high. Depending on the mode programmed, TCLK can be used by the serial port as either an input or an output pin. When used as an input pin, TCLK provides the transmit clock. When TCLK is not providing the transmit clock, it can be used as an output for Timer C. In this mode, the transmit clock is being provided by either Timer C or RCLK.

P1-1/SO

(Serial Output)

Output, active high. SO is used to output transmit serial data when the transmitter is enabled.

P4-8 - P4-15

(Port 4)

Inputs and Outputs. P4-8, P4-9, P4-14, and P4-15 may be used as general purpose outputs, and P4-10, P4-11, P4-12, and P4-13 may be used as general purpose inputs. Interrupts may be generated on the positive transitions on P4-10 and P4-11. Depending on the mode selected, interrupts may be generated on the positive or negative transitions on P4-12, or they may be generated on the positive, negative, or combined transitions on P4-13. Additionally, these bits may be programmed to serve specific alternate functions, as listed below.

P4-15/TAO

(Timer A Output)

Output. TAO may be programmed for special functions in the interval, event, and pulse modes for Timer A. In the interval mode, TAO's state is determined by the Timer A latch (high or low) that is currently active. That is, if the counter is using the high latch for comparison, TAO is high. If the counter is using the low latch for comparison, TAO is low. In the event mode, TAO is initialized to a "1" state and toggles each time the counter matches the Timer A high latch. In the pulse/period modes, TAO is initiated to a "1" state and toggles on positive transitions on TAI.

P4-14/TBO

(Timer B Ouput)

Output. TBO may be programmed for special functions in the interval and one-shot modes for Timer B. In the interval mode, TBO is initialized to a "1" state and toggles each time the counter matches the Timer B latch value. In the one-shot modes, TBO is initialized to a "1" state, and the counter begins counting in response to the occurrence of an active edge on TBI. TBO will not go low until the counter matches the value loaded into the Timer B latch.

P4-13/TAI

(Timer A Input)

Input, positive and/or negative edge triggered. TAI may be programmed for special functions in the event mode or pulse/period modes for Timer A. In the event mode, the counter is incremented on each active transition (positive or negative edge programmable) on TAI. In the pulse/period modes, the counter measures the time during which the signal on TAI remains high and low.

P4-12/TBI

(Timer B Input)

Input, positive or negative edge triggered. TBI may be programmed for special functions for the Timer B one-shot modes. In the one-shot modes, TBI acts as a trigger input.

P4-11/STRH, P4-10/STRL

(Strobe High Byte, Strobe Low Byte)

Input, active high. STRH and STRL are both used for input, output, and bidirectional handshaking on Port 0.

- Output mode: The positive edge of this strobe is issued by the peripheral to acknowledge the receipt of data made available by the MK68200.
- Input mode: The strobe is issued by the peripheral to load data from the peripheral into the Port 0 input register. Data is latched into the MK68200 on the negative edge of this signal.
- Bidirectional mode: When the STRH signal is active, data from the Port 0 output register is gated onto the Port 0 bidirectional data bus.

The negative edge of STRH acknowledges the receipt of the output data. The negative edge of the signal applied to the STRL signal is used to latch input data into Port 0.

P4-9/RDYH, P4-8/RDYL

(Ready High Byte, Ready Low Byte)

Output, active high. RDYH and RHYL are used for input, output, and bidirectional handshaking on Port 0.

- Output mode: The ready signal goes active to indicate that the Port 0 output register has been loaded, and the peripheral data is stable and ready for transfer to the peripheral device.
- Input mode: The ready signal is active when the Port 0 input register is empty and is ready to accept data from the peripheral device.
- 3) Bidirectional mode: The RDYH signal is active when data is available in Port 0 output register for transfer to the peripheral device. In this mode, data is not placed on the Port 0 data bus unless STRH is active. The RDYL signal is active when the Port 0 input register is empty and is ready to accept data from the peripheral device.

PROCESSOR ARCHITECTURE

The MK68200 microcomputer contains an advanced processor architecture, combining the best properties of both 8- and 16-bit processors. A large majority of instructions operate on either byte or word operands.

REGISTERS

The MK68200 register set includes three system registers, six address registers, and eight data registers. The three 16-bit system registers (Figure 3) include a Program Counter, a Status Register, and a Stack Pointer. The six address registers may be used either for 16-bit data or for memory addressing. The eight 16-bit data registers are used for data and may be referenced as sixteen 8-bit registers, providing great flexibility in register allocation.

ADDRESSING

The MK68200 directly addresses a 64K byte memory space, which is organized as 32K 16-bit words. The memory is byte-addressable, but most transfers occur 16 bits at a time, for increased performance over 8-bit microcomputers. All input/output is memory-mapped, and the on-chip I/O is situated in the top 1K bytes of the address space. In the single-chip mode, all resources including ROM, RAM, and I/O, are accessed via an internal or private bus. The memory map, which is accessed by this bus in the single-chip mode, is depicted in Figure 4. Note on-chip RAM always begins at \$FBFF and extends downward. ROM always begins at zero and extends upward.

Nine addressing modes provide ease of access to data in the MK68200, as depicted in Table 2. The four register indirect forms utilize the address registers and the Stack Pointer and support many common data structures such as arrays, stacks, queues, and linked lists. I/O Port addressing is a short form addressing mode for the first 16 words of the I/O port space and allows most instructions to access the most often referenced I/O ports in just one word. Many microcomputer applications are I/O intensive and short, fast addressing of I/O has a significant impact on performance.

Register

Register Indirect

Register Indirect with Post-increment Register Indirect with Pre-decrement

Register Indirect with Displacement

Program Counter Relative


Memory Abso ite

Immediate


I/O Port

Table 2. Addressing Modes

DATA REGISTERS:



ADDRESS REGISTERS:



SYSTEM REGISTERS:




Figure 3. Register Set




Figure 4. Addressing Space For Single-Chip Configuration

INSTRUCTION SET

The MK68200 instruction set has been designed with regularity and ease of programming in mind. In addition, instructions have been encoded to minimize code space, a feature which is especially important in single-chip microcomputers. Small code space is related to execution speed, and most instructions execute in either or six instruction clock periods. (An instruction clock period is equal to 167 ns with a 6 MHz instruction clock). See Table 3.

In addition to operations on bytes and words, the MK68200 has rapid bit manipulation instructions that can operate on registers, memory, and ports. The bit to be affected may be an immediate operand of the instruction, or it may be dynamically specified in a register. Operations available include bit set, clear, test, change, and exchange; and all bit operations perform a bit test as well. Since each instruction is indivisible, this provides the necessary test-and-set function for the implementation of semaphores.

Instruction Type	Clock Periods	Execution Time with 6 MHz Clock (µs)
Move Register-to-register	3	0.5
Add Register-to-register (binary or BCD)	3	0.5
Move Memory-to-register	6	1.0
Add Register-to-memory	9	1.5
Multiply (16 × 16)	21	3.5
Divide (32/16)	23	3.84
Move Multiple (save or restore all registers)	55	9.2

Table 3. Instruction Execution Times

The MOVE group of instructions has the most extensive capabilities. A wide variety of addressing mode combinations is supported including memory-to-memory transfers. A special move multiple is included to save and restore a specified portion of the registers rapidly.

In total, the MK68200 instruction set provides a programming environment, similar to the 68000, which has been optimized for the needs of the single-chip microcomputer marketplace. A summary of the instruction set is provided in Table 4.

INSTRUC- TION	DESCRIPTION	INSTRUC- TION	DESCRIPTION
ADD	ADD	HALT	HALT
ADD.B	ADD BYTE	JMPA	JUMP ABSOLUTE
ADDC	ADD WITH CARRY	JMPR	JUMP RELATIVE
ADDC.B	ADD WITH CARRY BYTE	LIBA	LOAD INDEXED BYTE ADDRESS
AND	LOGICAL AND	LIWA	LOAD INDEXED WORD ADDRESSED
AND.B	LOGICAL AND BYTE	LSR	LOGICAL SHIFT RIGHT
ASL	ARITHMETIC SHIFT LEFT	LSR.B	LOGICAL SHIFT RIGHT BYTE
ASL.B	ARITHMETIC SHIFT LEFT BYTE	MOVE	MOVE
ASR	ARITHMETIC SHIFT RIGHT	MOVE.B	MOVE BYTE
ASR.B	ARITHMETIC SHIFT RIGHT BYTE	MOVEM	MOVE MULTIPLE REGISTERS
BCHG	BIT CHANGE	MOVEM.B	MOVE MULTIPLE REGISTERS BYTE
BCLR	BIT CLEAR	MULS	MULTIPLY SIGNED
BEXG	BIT EXCHANGE	MULU	MULTIPLY UNSIGNED
BSET	BIT SET	NEG	NEGATE
BTST	BIT TEST	NEG.B	NEGATE BYTE
CALLA	CALL ABSOLUTE	NEGC	NEGATE WITH CARRY
CALLR	CALL RELATIVE	NEGC.B	NEGATE WITH CARRY BYTE
CLR	CLEAR	NOP	NO OPERATION
CLR.B	CLEAR BYTE	NOT	ONE'S COMPLEMENT
CMP	COMPARE	NOT.B	ONE'S COMPLEMENT BYTE
CMP.B	COMPARE BYTE	OR	LOGICAL OR
DADD	DECIMAL ADD	OR.B	LOGICAL OR BYTE
DADD.B	DECIMAL ADD BYTE	POP	POP
DADDC	DECIMAL ADD WITH CARRY	POPM	POP MULTIPLE REGISTERS
DADDC.B	DECIMAL ADD WITH CARRY BYTE	PUSH	PUSH
DI	DISABLE INTERRUPTS	PUSHM	PUSH MULTIPLE REGISTERS
DIVU	DIVIDE UNSIGNED	RET	RETURN FROM SUBROUTINE
DJNZ	DECREMENT COUNT AND JUMP	RETI	RETURN FROM INTERRUPT
	IF NON-ZERO	ROL	ROTATE LEFT
DJNZ.B	DECREMENT COUNT BYTE AND	ROL.B	ROTATE LEFT BYTE
	JUMP IF NON-ZERO	ROLC	ROTATE LEFT THROUGH CARRY
DNEG	DECIMAL NEGATE	ROLC.B	ROTATE LEFT THROUGH CARRY
DNEG.B	DECIMAL NEGATE BYTE	•	BYTE
DNEGC	DECIMAL NEGATE WITH CARRY	ROR	ROTATE BYTE
DNEGC.B	DECIMAL NEGATE WITH CARRY	ROR.B	ROTATE RIGHT BYTE
	BYTE	RORC	ROTATE RIGHT THROUGH CARRY
DSUB	DECIMAL SUBTRACT	RORC.B	ROTATE RIGHT THROUGH CARRY
DSUB.B	DECIMAL SUBRTRACT BYTE		BYTE
DSUBC	DECIMAL SUBTRACT WITH CARRY	SUB	SUBTRACT
DSUBC.B	DECIMAL SUBTRACT WITH CARRY	SUB.B	SUBTRACT BYTE
	BYTE	SUBC	SUBTRACT WITH CARRY
EI	ENABLE INTERRUPTS	SUBC.B	SUBTRACT WITH CARRY BYTE
EOR	EXCLUSIVE OR	TEST	TEST
EOR.B	EXCLUSIVE OR BYTE	TEST.B	TEST BYTE
EXG	EXCHANGE	TESTN	TEST NOT
EXG.B	EXCHANGE BYTE	TESTN.B	TEST NOT BYTE
EXT	EXTEND SIGN	1	1

Table 4. Instruction Set Summary

INPUT/OUTPUT ARCHITECTURE

The I/O capabilities of the MK68200 are extensive, encompassing timers, a serial channel, parallel I/O, and an interrupt controller. All of these devices are accessible to the programmer as ports within the top 1K bytes of the address space, and the most commonly accessed ports may be accessed with the short port addressing mode. A description of these ports is given in Table 5.

In total, 40 pins of the 48 are used for I/O, and their functions are highly programmable by the user. In particular, many pins can perform multiple functions, and the programmer selects which ones are to be used. For example, TAI may be used as an input for Timer A, an interrupt source, or a general purpose input pin. The interrupt source may be selected simultaneously with either of the other functions.

PORT	ADDRESS	READ/WRITE	BYTE- ADDRESSABLE	FUNCTION
0	\$FC00	READ/WRITE	YES	16 EXTERNAL I/O PINS OR ADDRESS/DATA BUS
1	\$FC02	READ/WRITE	YES	16 EXTERNAL I/O PINS (INCLUDING INTERRUPT, SERIAL I/O PINS, AND BUS CONTROL)
2	\$FC04	_	_	(RESERVED)
3	\$FC06	LOW BYTE: READ/WRITE HIGH BYTE: READ	YES	SERIAL TRANSMIT (LOW BYTE) AND RECEIVE (HIGH BYTE) BUFFER
4	\$FC08	INPUTS: READ ONLY OUTPUTS: READ/WRITE	NO	8 EXTERNAL I/O PINS (TIMER CONTROL AND PORT 0 HANDSHAKE CONTROL)
5	\$FC0A		_	(RESERVED)
6	\$FC0C	_		(RESERVED)
7	\$FC0E	READ/WRITE	NO	INTERRUPT LATCH REGISTER
8	\$FC10	READ/WRITE	NO	INTERRUPT MASK REGISTER
9	\$FC12	STATUS: READ ONLY CONTROL: READ/WRITE	NO	SERIAL I/O RECEIVE CONTROL AND STATUS
10	\$FC14	STATUS: READ ONLY CONTROL: READ/WRITE	NO	SERIAL I/O TRANSMIT CONTROL AND STATUS
11 12	\$FC16 \$FC18	READ GETS COUNTER WRITE GOES TO LATCH READ GETS COUNTER	NO	TIMER B LATCH
		OR LATCH WRITE GOES TO LATCH	NO	TIMER A, LOW LATCH
13	\$FC1A	READ GETS COUNTER OR LATCH WRITE GOES TO LATCH	NO	TIMER A, HIGH LATCH
14	\$FC1C	READ/WRITE	NO	TIMER CONTROL, INTERRUPT EDGE SELECT
15	\$FC1E	READ/WRITE	NO	PORT 0 HANDSHAKE MODE BITS, FAST/ STANDARD, BUS LOCK, BUS SEGMENT BITS
16	\$FC20	READ/WRITE	NO	PORT 0 DIRECTION CONTROL (DDR0)
17	\$FC22	READ/WRITE	NO	PORT 1 DIRECTION CONTROL (DDR1)
18	\$FC24	READ/WRITE	NO	SERIAL I/O MODE AND SYNC REGISTER
19	\$FC26	READ GETS COUNTER WRITE GOES TO LATCH AND COUNTER	NO	TIMER C LATCH

Table 5. Port Descriptions

TIMERS

The MK68200 includes three on-chip timers, each with unique features. They are denoted Timer A, Timer B, and Timer C. All three timers are a full 16 bits in width, and count at the instruction clock rate of the MK68200 processor. Thus, this rate provides a resolution equal to the instruction clock period (tc) of the MK68200. The maximum count interval is equal to tc +216. For a 6 MHz MK68200, a 167 nanosecond clock is provided with a maximum count interval of 10.945 milliseconds. Each timer has the capability to interrupt the processor when it matches a predetermined value stored in an associated latch.

Timer A is capable of operating in interval, event, or two pulse/period modes. There is one 16-bit counter and two 16-bit latches (high and low) associated with Timer A. Once Timer A is initialized in the interval mode, the counter is reset, then increments at the instruction clock rate until the value loaded into the high latch is reached. The counter is then reset, increments until the low latch value is reached, and the cycle is repeated. In the event mode, the counter is incremented for every active edge on TAI (programmable as positive or negative) until the value in the high latch is reached. The counter is then reset, and the cycle repeats. In the pulse/period modes. the times are measured during which the pulse applied stavs high and low. The counter is reset on the occurrence of any transition on TAI, and increments at the instruction clock rate until the occurrence of the next transition. The value in the counter at the end of the high level or low level time is loaded into the appropriate latch. Interrupts may be generated each time the

counter reaches the high latch or low latch value in the interval mode or when the counter reaches the high latch in the event mode. Also, an interrupt is generated whenever the counter overflows. See the Pin Description section of this data sheet for TAI and TAO functions in the various Timer A modes.

Timer B is capable of operating in interval and one-shot modes. There is one 16-bit counter and one 16-bit latch associated with Timer B. In the interval mode, the counter is initially reset and incremented at the instruction clock rate until the value in the latch is reached. The counter is then reset, and the cycle repeats. In the oneshot modes, the counter begins incrementing in response to an active transition (programmable as positive or negative) on TBI. The counter is reset when the value in the Timer B latch is reached. In the retriggerable one-shot mode, active transitions on TBI always cause the counter to reset and begin incrementing. In the non-retriggerable one-shot mode, active transitions on TBI have no effect until the counter reaches the latch value. Interrupts may be generated each time the counter reaches the latch value. See the Pin Description section of this data sheet for TBI and TBO functions in the various Timer B modes.

Timer C has a 16-bit down counter and latch associated with it and operates only in the interval mode. The output of Timer C toggles each time the counter value rolls over from 0 to the latch value and may be used to internally supply the baud rate clock for the serial portalso, an interrupt may be generated each time the counter rolls over to the latch value. Timer C may be output on the TCLK pin (P1-3), depending on the mode programmed.

Timer	Modes
Α	Interval
Α	Event
Α	Pulse Width and Period Measurement
В	Interval
В	Retriggerable One-shot
В	Non-retriggerable One-shot
С	Interval
С	Baud Rate Generation

Table 6. Timer Modes

SERIAL CHANNEL

The serial channel on the MK68200 (Figure 5) is a full-duplex USART with double buffering on both transmit and receive. Word length, parity, stop bits, and modes

are fully programmable. The asynchronous mode supports bit rates up to 375 Kbps, and the byte synchronous mode operates up to 1.5 Mbps. Either internal or external clocks may be used.




Figure 5. Serial Channel

In addition to the typical USART functions, the serial channel can operate in a special wake-up mode with a wake-up bit appended to each data word, as illustrated in Figure 6. This wake-up bit is used to differentiate normal data words and special address words. The receiver can be programmed to receive only address words or

only address words with a specific data value. In this way, the processor can be interrupted only when it receives its particular address and can then change mode to receive the following data words. Wake-up capability is especially useful when several MK68200 microcomputers are interconnected on one serial link.

START+ DATA	MSB	PARITY (OPTIONAL)	WAKE-UP (OPTIONAL)	STOP†
-------------	-----	----------------------	-----------------------	-------

TUSED IN ASYNCHRONOUS MODE ONLY

Figure 6. Serial Frame Format

PARALLEL I/O

Two 16-bit ports, P0 and P1, may be used for parallel I/O. If individual bits are desired, each of the 32 bits may be separately defined as input or output. Bits may be grouped to provide the exact data widths desired. Port 0 has the additional capability of operating under the control of external handshaking signals. Eight-or sixteen-bit sections of P0 may be individually controlled as input, output, or bidirectional I/O. Two pairs of Ready and Strobe signals, which are available as programmable options on Port 4, provide the necessary control.

INTERRUPT CONTROLLER

The MK68200 interrupt controller provides rapid service of up to 15 interrupt sources, each with a unique internal vector. The lowest 16 words of the address space contain the starting addresses of the service routines of each potential interrupt source and reset, as shown in Figure 7.

Interrupt sources and RESET are prioritized in the order shown in Figure 7, with RESET having the highest priority. NMI is the only non-maskable interrupt. All of

VECTOR NUMBER	NAME	MNEMONIC	VECTOR LOCATION	
0	RESET	RESET	0000	
1	NON-MASKABLE INTERRUPT	NMI	0002	LEVEL 2
2	SPARE	SPARE	0004)
3	EXTERNAL INTERRUPT 2	XI2	0006	
4	STROBE LOW	STRL	0008	
5	TIMER A OUTPUT	TAO	000A	
6	TIMER A INPUT	TAI	000C	
7	STROBE HIGH	STRH	000E	
8	RECEIVE SPECIAL CONDITION	RSC	0010	LEVEL 1
9	RECEIVE NORMAL	RN	0012	
A	EXTERNAL INTERRUPT 1	XI1	0014	
В	TIMER B OUTPUT	ТВО	0016	
С	TIMER B INPUT	TBI	0018	
D	EXTERNAL INTERRUPT 0	XIO	001A	
E	TRANSMIT	XMT	001C	
F	TIMER C	тс	001E	J

Figure 7. Interrupt and Reset Vectors

the other sources share an interrupt enable bit in the processor Status Register. This bit is automatically cleared whenever an interrupt is acknowledged. Also, each of these sources has a corresponding individual mask bit. This feature allows selective masking of particular interrupts, including the ability to choose (with minimal software overhead) any priority scheme desired. In fact, 15 levels of nested priority may be programmed.

EXPANDED BUS OPERATION

When it is necessary to expand beyond the on-chip complement of RAM, ROM, or I/O, or when operation in a parallel multiprocessing system is desired, the MK68200 may be placed in an external bus mode. The MODE pin is used to select the expansion capability on reset. The MODE pin has three states, which select fully expanded external bus, partially expanded external bus, or no expanded bus (single-chip configuration). The MK68200 may also be reconfigured dynamically through software. In an expansion mode, Port 0 becomes the 16-bit multiplexed, address/data bus, and eight bits from Port 1 become control signals which handle data transfer and bus arbitration. Sixteen lines are still available for I/O functions, including eight lines from Port 1 and all eight lines of Port 4.

As shown in Figure 8, two different control bus versions are available: a Universal Peripheral Controller (UPC),




Figure 8, MK68200 Logical Pinout Expanded Bus




Figure 9: MK68200 Expanded Bus

which generates 68000-compatible signals, and a General Purpose (GP) bus, which can be used to interface to a wide variety of existing microprocessor buses. With the selection of an expanded bus mode, the MK68200 can act either as a general purpose CPU chip (bus grant device) or as an intelligent peripheral I/O controller to a host CPU (bus request device). These two system configurations are illustrated in Figures 10 and 11.

With the GP bus option, the user may configure the MK68200 in either of the two ways shown in Figures 10 and 11. As a host CPU (Figure 10), the MK68200 bus arbitration logic causes the device to act as the system bus grantor. In other words, the MK68200 would normally have control of the system bus and would grant its use to DMA devices or peripheral CPUs. Alternately. the MK68200 may be configured as a peripheral CPU (Figure 11) that must issue a request to the bus grant device before being allowed to use the system bus. The selection of one of these two configurations is accomplished by the P4-11 pin at reset time. During reset, P4-11 serves as the R/G input (0=bus grantor. 1 = bus requestor). Following reset and at all times during program execution, P4-11 may be used as a general purpose input pin.

With the GP bus operating in the host CPU configuration, the MK68200 may be used to interface with external memory and I/O devices in a manner that is analogous to any general purpose microprocessor. Additionally, the MK68200 retains its on-chip RAM and I/O resources, with on-chip ROM as an option.




Figure 10. Host CPU Hardware Configuration




Figure 11. Peripheral I/O Controller Configuration

depending on the expansion configuration selected. BUSIN and BUSOUT are used to perform the bus arbitration handshake function, where BUSIN acts as the bus request input and BUSOUT as the bus grant output.

In the full expansion configuration, any on-chip ROM is disabled, and program memory starting at location \$0000 is located off-chip and is addressed via the expanded bus, as shown in Figure 12. In effect, the internal bus from locations \$0000-\$FAFF is mapped onto the external bus. In the partially expanded configuration (Figure 13), on-chip ROM may be accessed on the internal bus. To gain greater addressability in the partial expansion configuration, a scheme is implemented to allow access of a full 64K-byte address space in four segments on the expanded system bus through the 16K byte "window" on the internal bus. Basically, the most significant two bits of address on the expanded bus are replaced with two user-defined segment bits available to the programmer in an internal I/O control port location.

As a peripheral I/O controller, the MK68200 operates as a bus requestor that gains mastership of the system bus from the bus grant CPU. The GP bus version may

be selected to implement this system configuration in cases where an interface to a general purpose CPU is desired. In this case, the BUSIN and BUSOUT lines are again used to perform the bus arbitration handshake function, where BUSOUT now acts as bus request out put, and BUSIN acts as bus grant input. In this configuration, the MK68200 can conceivably act as a complete peripheral I/O control subsystem on a single chip. with 16 lines of I/O and its on-chip ROM, RAM, timers, and serial I/O performing the necessary interface to the I/O device. The UPC bus version provides the peripheral I/O control function with a direct interface to a 68000 bus grant CPU. Note that the UPC bus version can operate only as a bus request device. Once the MK68200 has gained mastership of the system bus via the 68000 bus arbitration handshake lines (BR, BG, and BGACK), it may proceed to perform DMA transfers and communicate with system memory or other I/O devices in the system.

As in the case of the GP bus grant configuration, the portion of the internal (or private) bus address space that is mapped onto the expanded bus when the part is operating as either a GP or a UPC bus request device is determined by the expansion configuration selected. In the partial expansion bus requestor case, the




Figure 12. Full Expansion Bus Grantor Memory Map (256 byte RAM version shown)

resulting memory map is identical to that shown for the GP bus grant configuration in Figure 13. During the time the MK68200 is executing its programs from ROM and accessing internal RAM and I/O resources, the expanded bus is held in a tri-state condition. The bus arbitration logic within the MK68200 monitors each memory reference to detect external bus addresses (referenced in segments via the 16K byte DMA window). Whenever such an external reference occurs, the logic automatically holds the processor in a wait state as it proceeds to obtain mastership of the bus. When use of the system bus is obtained, the processor is allowed to continue the reference. This procedure is transparent to the programmer. In case of successive external references. the expanded bus is retained until an internal reference is encountered.

Finally, if the on-chip resources are insufficient to perform the control task in the bus requestor configuration, the internal bus address range (excluding on-chip RAM, I/O) may be mapped onto an external local bus, which is physically the same as the system bus but logically separated with bus buffers. This is the full expansion bus requestor configuration. The memory map for this configuration is shown in Figure 14 The bus arbitration sequence is performed only when the system bus is referenced through the DMA window. In this manner, the I/O subsystem is isolated from the host CPU.

When operating as a bus request device, it is possible to retain the external bus for an indefinite duration by using a bus lock feature. This will help facilitate the transfer of large blocks of data. Thus, the on-chip bus arbitration logic allows (with a minimum of hardware and software overhead) a maximum of concurrent processing in parallel, multiprocessing configurations. The bus lock feature may be used by the MK68200 in a bus grantor mode to keep any peripheral from gaining mastership of the bus.

In any of the GP expanded bus modes, the MK68200 may respond to peripheral devices on the expanded bus which generate an interrupt request on XI0. The MK68200 will obtain the XI0 interrupt vector number from the requesting peripheral on the bus during an interrupt acknowledge cycle. When responding to an interrupt on XI0, the MK68200 will wait for the bus arbitration logic to gain control of the bus and then asserts neither HB nor LB while asserting AS to signify that an interrupt acknowledge cycle is in progress.

Timing diagrams and design parameters for the read, write, and bus arbitration cycles are given in the AC Electrical Specifications section for both the GP and the UPC bus options. Bus timing for the interrupt acknowledge cycle is given for the GP device in the AC Electrical Specifications section. There is a user-programmable speed selection associated with the read and write cycles for both the UPC and GP mask option parts. A bit in an internal I/O port allows the user to select either the standard or the fast read/write cycle on the expanded bus. The standard bus cycle is four clock periods, while the fast bus cycle is three clock periods.




Figure 13. Partial Expansion Memory Map (256 byte RAM, 4K byte ROM version shown)




Figure 14. Full Expansion Bus Requestor Memory Map (256 byte RAM version shown)

EXPANDED BUS SIGNALS (Common for GP and UPC Options)

R/W

(Read/Write)

Output, active high and low. RIW determines whether a read or a write is being performed during the current bus cycle. It is stable for the entire bus operation. A high signal denotes a read, and a low signal denotes a write.

DTACK

(Data Transfer Acknowledge)

Input, active low. When the addressed device has either placed the requested read data on the bus or taken the write data from the bus, DTACK should be brought low to signify completion. The data portion of the bus cycle will be extended indefinitely until this signal is asserted. For systems using the GP bus, in which no devices need wait states, DTACK may be strapped low.

AS

(Address Strobe)

Output, active low. AS is used to signify that the address is stable on the multiplexed bus. AS is high at the beginning of each bus cycle, goes low after the address has stabilized, and returns to the high state near the end of the bus cycle.

UPC BUS SIGNALS

UDS

(Upper Data Strobe)

Output, active low. UDS is used to signify the data portion of the bus cycle for the upper byte of the data bus. For read operations, UDS should be used by the external device to gate its most significant byte onto the multiplexed address/data bus. For writes, UDS signifies that the upper byte of the bus contains valid data to be written from the processor.

LDS

(Lower Data Strobe)

Output, active low. LDS is used to signify the data portion of the bus cycle for the lower byte of the data bus. For read operations, LDS should be used by the external device to gate its least significant byte onto the multiplexed address/data bus. For writes, LDS signifies that the lower byte of the bus contains valid data to be written from the processor.

BR

(Bus Request)

Output, active low, open drain. \overline{BR} goes low when the MK68200 requires external bus master status.

BG

(Bus Grant)

Input, active low. BG notifies that the MK68200 has been granted the external bus master status.

BGACK

(Bus Grant Acknowledge)

Output, active low, open drain. The MK68200 will assert BGACK when it assumes mastership of the system bus.

GP BUS SIGNALS

P4-11 / R/G

(Request/Grant)

During reset, P4-11 serves as the R/\overline{G} input (0 = bus grantor, 1 = bus requestor). Following reset, and at all times during program execution, P4-11 may be used as a general purpose input pin.

DS

(Data Strobe)

Output, active low. \overline{DS} is used to signify the data portion of the bus cycle. For read operations, \overline{DS} should be used by the external device to gate its contents onto the multiplexed address/data bus. For writes, \overline{DS} signifies that valid data from the processor is on the bus.

HΒ

(High Byte)

Output, active low. \overline{HB} signifies that the upper byte of the data is to be read or written. \overline{HB} remains active for the entire bus cycle.

ĹΒ

(Low Byte)

Output, active low. \overline{LB} signifies that the lower byte of the data bus is to be read or written. (Both \overline{HB} and \overline{LB} active imply that an entire word is to be read or written). \overline{LB} remains active for the entire bus cycle.

BUSIN

(Bus Input)

Input, active low. <u>BUSIN</u> provides either bus request or bus grant. When the MK68200 is the bus grant device, its <u>BUSIN</u> signal is a bus request input from a requesting device on the bus. When the MK68200 is a bus request device, its <u>BUSIN</u> signal is a bus grant from the granting device on the bus.

BUSOUT


(Bus Output)

Output, active low. BUSOUT provides the opposite function of BUSIN. When BUSIN is a bus request signal, BUSOUT is the corresponding bus grant, and vice versa.

EMULATOR VERSION


The emulator versions of the MK68200 are available in 84-pin, leadless or leaded chip carrier <u>packages</u> or pingrid array <u>packages</u>. Figure 15 illustrates the logical pinout of the emulator version. Table 1 summarizes the emulator parts described in this data sheet. The emulator versions have no on-chip ROM, but instead include

a second complete bus, referred to as the private bus. The private bus includes a multiplexed address/data bus as well as bus control signals. There are 22 pins associated with the private bus. All 40 I/O port pins that exist on the 48-pin versions are available to the user for configuration either as general purpose or special I/O pins, or as expanded bus pins.



+ AVAILABLE ON MK68E221 (1K RAM VERSION)

Figure 15. MK68E200 Logical Pinout



LCC	FUNCTION	LCC	FUNCTION	LCC	FUNCTION	LCC	FUNCTION
1	P1-4/XIO	24	P4-8/RDYL	44	P0-6	65	PB-9
2	P1-5/XI1	25	P4-9/RDYH	45	P0-5	66	PB-10
3	P1-6/XI2	26	P4-10/STRL	46	P0-4	67	PB-11
4	P1-7	27	P4-11/STRH	47	P0-3	68	PB-12
5	P1-8	28	MODE	48	P0-2	69	PB-13
6	P1-9	29	CLK2	49	P0-1	70	PB-14
7	P1-10	30	CLK2	50	P0-0	71	PB-15
8	P1-11	31	CLKOUT	51	FC2 +	72	P4-13/TAI
13	GP/UPC +	32	FC1 +	54	VCC	73	P4-12/TBI
14	P1-12	34	GROUND	55	GROUND	76	P4-15/TAO
15	P1-13	35	P0-15	56	PB-0	77	P4-14/TBO
16	P1-14	36	P0-14	57	PB-1	78	RESET
17	P1-15	37	P0-13	58	PB-2	79	NMI
18	PBLB	38	P0-12	59	PB-3	80	P1-0/SO
19	PBHB	39	P0-11	60	PB-4	81	P1-1/TCLK
20	PBR/W	40	P0-10	61	PB-5	82	P1-2/RCLK
21	PBDTACK	41	P0-9	62	PB-6	83	P1-3/SI
22	PBAS	42	P0-8	63	PB-7	84	VCC
23	PBDS	43	P0-7	64	PB-8		

+ AVAILABLE ON MK68E221 (1K RAM VERSION)

Figure 16. MK68E200 Pin Assignment, Emulator Version

PRIVATE BUS OPERATION

The address/data lines and control signals that constitute the private bus are functionally equivalent to the internal signals used to access internal resources on the 48-pin versions of the MK68200. Thus, the private bus may be used to interface EPROM memory in emulating mask ROM versions of the MK68200. Alternately, any combination of ROM, RAM, and I/O may reside on the private bus.

The address that is generated on the private bus is identical to that which is internally generated for 48-pin versions. When the part is used in a configuration that supports system bus addressing through the DMA window, any references in this region of the memory map produce an address on the private bus identical to that specified by the programmer. In other words, the segment bits have no effect on the private bus address. Write data appears on the private bus pins for all write operations, regardless of whether the reference is onchip or off-chip. The MK68200 emulator version reads data from the private bus unless data is read from onchip RAM, I/O, or the external bus formed by the Port 0 and Port 1 I/O pins.

The I/O port range of the memory map (\$FC00-\$FFFF) is actually subdivided into space which is exclusively reserved for on-chip I/O (\$FC00-\$FDFF) and space which is exclusively reserved for in-circuit-emulator, or AIM, use (\$FE00-\$FFFF). The user should ensure that no external devices reside in the in-circuit-emulator area.

The private bus interface is the same as that for the GP expanded bus. All read/write transfers made exclusively on the private bus are three clock periods, regardless of the state of the Fast/Standard (F/S) bus timing selection bit. The user should ignore all activity on the pri-

vate bus while accesses are in progress on the expanded bus. Care should also be taken that no external devices reside on the private bus in the memory space intended for expanded bus accesses.

FUNCTION CODE PINS

Function code pins will be available on some versions of the emulator to define the memory cycle currently being executed. They are valid during the time private bus address strobe (PBAS*) is active. The cycle types are interrupt, data fetch, branch, and program fetch. The branch cycle is defined as the first program fetch after a branch occurs. A branch can occur as a result of a jump or call instruction, or an interrupt. For internal interrupts, the interrupt cycles are defined as the two writes to the stack and the read of the vector location which occur during the interrupt acknowledge routine. For external interrupts, the interrupt cycles are defined as the 3 cycles above plus the read of the vector number. The interrupt cycle is a special case of the data fetch cycle. The function code pins are defined below.

TYPE OF CYCLE	FC1	FC2
Interrupt	0	0
Data Fetch	0	1
Branch	1	0
Program Fetch	1	1

CRYSTAL SELECTION

The wide frequency range of crystals that can be chosen for the MK68200 offers the user a large degree of flexibility. To aid in the selection of a suitable crystal, the suggestions shown in Figure 18 should be considered by the user. The MK68200 offers an output pin that will provide a system clock signal at one-half of the crystal frequency.




Figure	17.	Crystal	Connection

FREQUENCY RANGE	SPECIFICATION
1 MHz through 12.0 MHz	PARALLEL RESONANCE FUNDAMENTAL MODE C _L = 20 pF to 40 pF AT CUT

Figure 18. Summary of Crystal Specifications

ASSEMBLER DIRECTIVES

Directive	Function	Assembler Syntax					
DC	Define constant	[label:]	DC[.size]*1	expr {,expr}			
DS	Define storage	[label:]	DS[.size]*1	expr			
DUP	Duplicate constant block	[label:]	DUP[.size]*1	length, value			
END	Program end		END	[start address]			
EQU	Equate symbol value	label:	EQU	expr			
FAIL	Programmer generated error		FAIL	expr			
FORMAT	Format the source listing		FORMAT				
IDNT	Generate module ID	modulename:	IDNT	version, revision			
LIST	Enable the assembly listing		LIST				
LLEN	Specify line length		LLEN	length			
NOFORMAT	Do not format listing		NOFORMAT				
NOLIST	Disable assembly listing		NOLIST				
NOOBJ	Disable object code generation		NOOBJ				
NOPAGE	Suppress paging		NOPAGE				
OFFSET	Define Offsets		OFFSET	expr			
OPT	Assembler output options		OPT	option2 {, option}			
ORG	Define absolute origin		ORG	expr			
PAGE	Eject a page in the listing		PAGE				
REG	Define register list	reg_list_name:	REG[.size]	register list			
SECTION	Define relocatable program section	[section_name:]	SECTION	number			
SET	Set symbol value	label:	SET	expr			
SPC	Space between source lines		SPC	number			
TTL	Specify heading title string		TTL	title string			
XDEF	External symbol definition		XDEF	symbol {, symbol}			
XREF	External symbol reference		XREF	[sect no:] symbol - {,[sect no]: symbol}			

NOTES:

.size = .B or .W (byte or word size)
 Options for the OPT directive include:

Print DC expansions CEX

NOCEX Do not print DC expansions (default) CL Print conditional assembly directives (default) NOCL Do not print conditional assembly directives

CRE Print cross-reference table

IMM.L Forces immediate operands for arithmetic instructions ADD, SUB, DADD, and DSUB to use the long instruction form

IMM.S Allows the assembler to select automatically the short form of the arithmetic instructions for small immediate values (0-15) (default)

MC NOMC MD NOMD

STR

Print macro calls (default) Do not print macro calls Print macro definitions (default) Do not print macro definitions Print macro expansions

MEX NOMEX Do not print macro expansions (default) 0 Create object module (default) NOO

Do not create object module Print code generated by structured statements NOSTR Do not print code generated by structured

statements (default)

GENERAL SYMBOL DEFINITIONS

SYMBOL	GENERAL SYMBOL DEFINITIONS
Rn	General Purpose Registers - D0-D7, A0-A5, SP, SR, DH0-DH7, DL0-DL7.
RPn	Register Pairs - D0-D1, D2-D3, D4-D5, D6-D7, A0-A1, A2-A3, A4-A5.
An	Address Registers - A0-A5, SP.
Pn	Ports - P0-P15, PH0-PH3, PL0-PL3.
СС	Condition Code - See Table.
d16	16-Bit Address Displacement Field In Words.
d13	13-Bit Address Displacement Field In Bytes.
d9	9-Bit Address Displacement Field In Bytes.
d8	8-Bit Address Displacement Field In Bytes.
#nx	Immediate Data Field - x Number of Bits.
s	Size Bit - '1' = Word, '0' = Byte.
REGn	4-Bit Register Field - See Table.
PORTn	4-Bit Port Field - See Table.
An	3-Bit Address Register Field - See Table.
PRTn	3-Bit Port Field - See Table.
RGn	3-Bit Register Pair Field - See Table.
М	Register Mask Field - See Table.
COND	Condition Code Field - See Table.
c3	3-Bit Class Field - See Table.
c2	2-Bit Class Field - See Table
c1	1-Bit Class Field—See Table
а	Address Field - 16 Bits.
#	Immediate Data Field.
n	3-Bit Shift Field - 2 ≤ n ≤ 7.
b#	4-Bit Bit Select Field.
d	Displacement Field.
.B	Byte Attribute.
.W	Word Attribute.
.L	Long Attribute.
.s	Short Attribute.
[]	Optional Field.

FIELD DEFINITIONS

	REGn 4-Bit Register Map												
Reg	Bit Field		Register			Bit Field							
D0	DH0	0 0 0	0	AO	DL0	1	0	0	0				
D1	DH1	0 0 0	1	A1	DL1	1	0	0	1				
D2	DH2	0 0 1	0	A2	DL2	1	0	1	0				
D3	DНЗ	0 0 1	1	A3	DL3	1	0	1	1				
D4	DH4	0 1 0	0	A4	DL4	1	1	0	0				
D5	DH5	0 1 0	1	A5	DL5	1	1	0	1				
D6	DH6	0 1 1	0	SP	DL6	1	1	1	0				
D7	DH7	0 1 1	1	SR	DL7	1	1	1	1				

	PORTn 4-Bit Port Map												
Port		Bit Fiel		Port	Bit Field								
P0	PH0	000	0 0	P8	1	0	0	0					
P1	PL0	000	0 1	P9 .	1	0	0	1					
P2	PH1	0 0	1 0	P10	1	0	1	0					
Р3	PL1	00	1 1	P11	1	0	1	1					
P4	PH2	0 1 (0 0	P12	1	1	0	0					
P5	PL2	0 1 (0 1	P13	1	1	0	1					
P6	РНЗ	0 1	1 0	P14	1	1	1	0					
P7	PL3	0 1	1 1	P15	1	1	1	1					

An 3-Bit Addr Reg Map								
Register	Bit Field							
A0	000							
A1	0 0 1							
A2	0 1 0							
А3	0 1 1							
A4	100							
A5	101							
SP	110							

PTRn 3-Bit Port Map								
Port	Bit Field							
PH0	0 0 0							
PL0	0 0 1							
PH1	0 1 0							
PL1	0 1 1							
PH2	100							
PL2	101							
РН3	1 1 0							
PL3	111							

RGn 3-Bit Reg Pair Map								
Register	Bit Field							
D0-D1	000							
D2-D3	0 0 1							
D4-D5	0 1 0							
D6-D7	0 1 1							
A0-A1	100							
A2-A3	1 0 1							
A4-A5	110							

	M—REGISTER MASK MAP FOR MOVEM, PUSHM, AND POPM															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Inc Word	SR	SP	A 5	A4	АЗ	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
Dec Word	D0	D1	D2	D3	D4	D5	D6	D7	A0	A1	A2	АЗ	A4	A5	SP	SR
Inc Byte	DH7	DL7	DH6	DL6	DH5	DL5	DH4	DL4	DH3	DL3	DH2	DL2	DH1	DL1	DH0	DL0
Dec Byte	DL0	DH0	DL1	DH1	DL2	DH2	DL3	DНЗ	DL4	DH4	DL5	DH5	DL6	DH6	DL7	DH7

	CON	D CONDITION CODE T	ABLE
Condition Code	Bit Field	Description	Test
Z EQ	0 0 0 0	Zero Equal	z
MI	0 0 0 0	Minus	N
LO ² CS	0 0 1 0	Lower Carry Set	С
vs	0 0 1 1	Overflow Set	V
GE ²	0 1 0 0	Greater than or Equal	N .EOR. V
GT ²	0 1 0 1	Greater than	Z .AND. (N .EOR. V)
HI ²	0 1 1 0	Higher	C .AND. Z
F1	0 1 1 1	False	Always False
NE NZ	1000	Not Equal Not Zero	Z
PL	1 0 0 1	Plus	N
HS ² CC	1010	Higher or Same Carry Clear	c
VC	1 0 1 1	Overflow Clear	⊽
LT ²	1 1 0 0	Less than	N .EOR. V
LE ²	1 1 0 1	Less than or Equal	Z .OR. (N .EOR. V)
LS ²	1 1 1 0	Lower or Same	C .OR. Z
T ¹	1111	True	Always True

NOTES:


- 1. The assembler does not recognize the T and F condition codes.
- 2. LT, LE, GT, and GE are used for unsigned conditions; LO, LS, HI, and HS are for unsigned conditions.

				INSTRUCTI	ON CLASS	FIELDS			
c3	- 3-Bit F	ield		c2 - 2-Bit	Field		c1 -	1-Bit Field	
Bit Field	Shift Instr	Bit ¹ Instr	Bit Field	Arith ² Instr	Logical Instr	Bit Field	Arith ² Instr	Test Instr	Neg ² Instr
0 0 0	ROR	BSET	0 0	ADDC	OR	0	ADD	TESTN	NEGC
0 0 1	ROL	BCHG	0 1	SUBC	EOR	1	SUB	TEST	NEG
0 1 0	RORC	BCLR	1 0	ADD	AND				
0 1 1	ROLC	BTST	1 1	SUB	_				
100	ASR	_							
101	ASL	_							
1 1 0	LSR	_							
111	_	BEXG							

NOTES:

- 1. The bit fields do not apply to bit instructions using a port operand.
- 2. These fields also apply to BCD instructions.

INSTRUCTION FORMAT



INSTRUCTION. MNEMONIC	ATTR SIZE	OPERAND ASSEMBLER SYNTAX Source = Src Destination = Dst Src , Dst	15 14 13 12	wo	A T I O N R D	3 2 1 0	W O R D S	EXTENSION	CYCLES	OPERATION	STATUS FLAGS
ADD ADDC	.B [.W]	Ry,Rx	. 2	REGx	s c2 0	REGy	1	-	3	ADD: Src + Dst Dst	
SUBC	.B [.W]	(Ay),Rx	2	REGx	s c2 1	0 Ay	1	-	6	ADDC: Src + Dst + C Dst	
	.B [.W]	d16(Ay),Rx	2	REGx	s c2 1	1 Ay	2	d	9	SUB: Dst - Src - Dst	
	.B [.W]	Addr,Rx	2	REGx	s c2 1	F	2	a	9	SUBC: Dst - Src - C - Dst	
	.B [.W]	#n16,Rx	2	REGx	s c2 1	7	2 .	*	6	Note: For addressing modes #n,Rx and #n,(Ax) with the ADD and SUB instructions.	
	.B [.W]	Ry.(Ax)	3	0 Ax	s c2 0	REGy	1	-	9	the assembler uses the short version for immediate values <4 bits.	
	.B [.W]	(Ax).(Ay)	3	0 Ax	s c2 1	0 Ay	1	-	12		
	.B [.W]	#n16,(Ax)	3	0 Ax	s c2 1	7	2	"	12		
	.B [.W]	(Ax)+,(Ay)+	3	1 Ax	S C2 1	O Ay	1	-	12		
	.B [.W]	#n16,(Ax)+	3	1 Ax	s c2 1	7	2	"	12		
	.B [.W]	-(Ax), -(Ay)	3	1 Ax	s c2 1	1 Ay	1	-	12		
	.B [.W]	#n16, - (Ax)	3	1 Ax	s c2 1	F	2	"	12		
	.B [.W]	Ry,d16(Ax)	3	1 Ax	s c2 0	REGy	2	υ	12		
	.B [.W]	Ry,Addr	3	F	s c2 0	REGy	2	a	12		

INSTRUCTION MNEMONIC	ATTR SIZE	OPERAND ASSEMBLER SYNTAX Source = Src Destination = Dat Src , Dat	15 14 13 12	O P E R W O	A T I O N	3 2 1 0	WORDS	EXTENSION	CYCLES	OPERATION	STATUS FLAGS	c
ADD SUB	.B [.W]	#n4,Rx	В	REGx	S 1 C1 0		1	-	3	ADD: Src + Dst Dst	* * * *	*
	.B [.W]	#n4.(Ax)	В	0 Ax	s 1 c1 1		1	-	9			
	.B [.W]	#n4,d16(Ax)	В	1 Ax	S 1 C1 1		2	d	12	SUB: Dst Src Dst		
	.B [.W]	#n4,Addr	В	F	S 1 C1 1		2	а	12			
AND EOR OR	.B [.W]	Ry,Rx	6	REGx	s c2 0	REGy	1	-	3	AND: Src .AND. Dst Dst	* * 0	0
OH	.B [.W]	Py,Rx	5	REGx	s c2 0	PORTy	1	-	6			
	.B [.W]	(Ay),Rx	6	REGx	s c2 1	0 Ay	1	-	6	EOR: Src .EOR. Dst Dst		
	.B [.W]	d16(Ay),Rx	6	REGx	s c2 1	1 Ay	2	d	9			
	.B [.W]	Addr,Rx	6	REGx	s c2 1	F	2	a	9	OR: Src .OR. Dst Dst		
	.B [.W]	#n16.Rx	6	REGx	s c2 1	7	2	"	6			
	.B [.W]	Ry,Px	4	PORTX	s c2 0	REGy	1	-	9			
	[.W]	#n16,Px	5	PORTx	1 c2 1	9	2	#	12			
	.B [.W]	Ry.(Ax)	7	0 Ax	s c2 0	REGy	1	-	9			
Continued on next page	.B [.W]	(Ax).(Ay)	7	0 Ax	s c2 1	0 Ay	1	-	12			

INSTRUCTION MNEMONIC	ATTR SIZE	OPERAND ASSEMBLER SYNTAX Source = Src Destination = Dst			ATION RD		WORDS	E X T E N S	CYCLES	OPERATION		STAT	
		Src , Dst	15 14 13 12	11 10 9 8	7 6 5 4	3 2 1 0		O N			N	z	v c
AND EOR OR	.B [.W]	#n16,(Ax)	7	0 Ax	s c2 1	7	2	"	12	AND: Src .AND. Dst Dst	٠	*	0 0
(cont.)	.B [.W]	(Ax)+,(Ay)+	7	1 Ax	s c2 1	0 Ay	1	-	12				
	.B [.W]	#n16,(Ax)+	7	1 Ax	s c2 1	7	2	"	12	EOR: Src .EOR. Dst Dst			
	.B [.W]	-(Ax), -(Ay)	7	1 Ax	s c2 1	1 Ay	1	-	12				
	.B [.W]	#n16, (Ax)	7	1 Ax	s c2 1	F	2	,	12	OR: Src .OR. Dst Dst			
	.B [.W]	Ry,d16(Ax)	7	1 Ax	s c2 0	REGy	2	d	12				
	.B [.W]	Ry,Addr	7	F	s c2 0	REGy	2	a	12				
ASL ASR LSR	.B [.W]	[#1].Rx	В	REGx	s 0 c3	001	1	-	3	Dst 'Dst SHIFT:	•	*	• •
ROL ROLC ROR	.B [.W]	#n3,Rx	В	REGx	s 0 c3	n	1	-	4 + n*	C + ASL + O O + LSR + C		R, L	SR,
RORC	.B [.W]	(Ax)	В	0 Ax	s 0 c3	000	1	-	9	ASR C	RC	ORC	tions ar the
	.B [.W]	d16(Ax)	В	1 Ax	s 0 c3	000	2	d	12	C ROL			s bit.
	.B [.W]	Addr	В	F	S 0 C3	000	2	a	12	C - ROLC			
										RORC + C			
										*NOTE: 2≤ n ≤7			

INSTRUCTION MNEMONIC	ATTR SIZE	OPERAND ASSEMBLER SYNTAX Source = Src Destination = Dst Src , Dst	15 14 13	-	O P	w	0	R	•	_	3	2 1		W O R D S	EXTENSION	CYCLES	OPERATION		STA FLA		c
BCHG BCLR BEXG	-	#n4,Rx	4		RE	Gx		ď	:3	1	Ë	b#	7	1	-	3	BCHG: Dat(bir) - C	1	*	0	*
BSET BTST	_	#n4.(Ax)	5		0 [Ax	7	C	3	1		b#	1	1	-	9.	1 — Dst(b#) — Dst(b#)	in by	the le of		
	-	#n4,d16(Ax)	5		1	Ax		c	:3	1		b#	7	2	d	12*	BCLR: Dst(b#) C 0 Dst(b#)	oth	ier S	R bi	ts
	-	#n4,Addr	5		-	F	[C	:3	1		b#	7	2	a	12*	0 - Usi(b#)	un	cnar	ged.	
	-	Ry,Rx	0		RE	Gy	7		F			7		2	_	6	BEXG: Dst(b#) C				
			4		RE	Gx		С	:3	1		0									
	-	Ry.(Ax)	0	ĺ	RE	Gy	7		F			7		2	-	12*	BSET: Dst(b#) — C				
			5		0 [Ax		C	3	1		0					1 Dst(b#)				
	_	Ry,d16(Ax)	0	-	RE	Gy			F			7	1	3	d	15*	BTST: Dst(b#) C				
			5		1	Ax		c	3	1		0									
		Ry,Addr	0	[RE	Gy	7		F			7	1	3	a	15*	*NOTE: The BTST instruction executes in 3 less clock				
			5		-	-		c	3	1		0					cycles.				

INSTRUCTION MNEMONIC	ATTR SIZE	OPERAND ASSEMBLER SYNTAX Source=Src Destination=Dat		OPER. WO	A T I O N R D		WORDS	EXTENSI	CYCLES	OPERATION		STA FLA	TUS	
		Src , Dst	15 14 13 12	11 10 9 8	7 6 5 4	3 2 1 0	•	Ö	S		N	z	>	С
BCHG	-	#n4,Px	4	PORTX	В	b#	1	-	9	Dst(b#) - C 1 Dst(b#) Dst(b#)	*	*	0	*
	_	Ry,Px	0	REGy	F	7	2	-	12	I — Dai(UH) — Dai(UH)				
			4	PORTx	В	ەت								
BCLR	-	#n4,Px	4	PORTX	D	b#	1	-	9	Dst(b#) C 0 Dst(b#)				
	-	Ry,Px	0	REGy	F	7	2	-	12	U → DSI(G#)				
			4	PORTX	D	0								ı
BEXG	_	#n4,Px	7	PORTx	E	b#	1	-	9	Dst(b#) C				
	-	Ry,Px	0	REGy	F	7	2	-	12					
			7	PORTx	E	0								
BSET	-	#n4,Px	4	PORTX	9	b#	1	-	9	Dst(b#) — C				
	-	Ry,Px	0	REGy	F	7	2	-	12	1 → Dst(b#)				
			4	PORTx	9	0								
BTST Continued on next page	-	#n4,Px	7	PORTX	6	b#	1	-	6	Dst(b#) - C				

INSTRUCTION MNEMONIC	ATTR SIZE	OPERAND ASSEMBLER SYNTAX Source = Src Destination = Dst Src . Dst		O P E R A	R D		W O R D S	E X T E N S I	CYCLES	OPERATION		FL	TUS	
		Src , Dat	15 14 13 12	11 10 9 8		3 2 1 0		N N	_		<u> </u>		٧	c
BTST (cont.)	-	Ry,Px	0	REGy	F	7	2	-	9	Dst (b#) C	*	*	0	*
			7	PORTx	6	0								
CALLA	[.L]	(Ax) (unconditional)	5	0 Ax	D	F	1	-	9	PC + 2 (SP) (Ax) PC	-	-	_	_
	[.L]	Addr (unconditional)	5	F	В	F	2	а	9	PC + 4 → -(SP) Addr → PC				
	[.L]	CC, Addr	5	COND	В	F	2	а	F:6 T:12	If COND is true, PC + 4 → -(SP); Addr → PC				
					,					NOTE: The initial PC value is the location of the CALLA instruction.				
CALLR	[.S]	d13 (unconditional)	F		ď		1	-	10	PC + 2(SP) PC + 4 + 2*(d) - PC	-	-	-	-
	.L	d16 (unconditional)	5	F	9	F	2	d	9	PC + 4(SP) PC + 4 + d PC				
	.L	CC, d16	5	COND	9	F	2	d	F:6 T:12					
										NOTE: The initial PC value is the location of the CALLR instruction. The displacement, d13, is in signed magnitude representation, and the displacement, d18, is in two's complement representation.				

INSTRUCTION MNEMONIC	ATTR SIZE	OPERAND ASSEMBLER SYNTAX Source=Src Destination=Dst Src , Dst	15 14 13 12		A T R () 	_	3 2 1 0	W O R D S	EXTENSION	CYCLES	OPERATION	STATUS FLAGS
CLR	.B [.W]	Rx	1	REGx	s C	1	1	7	1	-	3	0 Dst	
	.B [.W]	Px	1	PORTx	s c	1	0	7	1	-	6		
	.B [.W]	(Ax)	1	0 Ax	s c	1	1	F	1	-	6		
	.B [.W]	d16(Ax)	1	1 Ax	s c	1	1	F	2	d	9		
	.B [.W]	Addr	1	F	s c	1	1	F	2	a	9		
СМР	.B [.W]	Ay,Rx	6	REGx	s 1	1	0	REGy	1	-	3	Dst — Src	
	.B [.W]	Py,Rx	5	REGx	s 1	1	0	PORTy	1	-	6		
	.B [.W]	(Ay),Rx	6	REGx	S 1	1	1	0 Ay	1	-	6		
	.B [.W]	(Ay)+,Rx	4	REGx	s 1	1	0	0 Ay	1	-	6		
	.B [.W]	- (Ay),Rx	4	REGx	s 1	1	0	1 Ay	1	-	6		
	.B [.W]	d16(Ay),Rx	6	REGx	s 1	1	1	1 Ay	2	d	9		
	.B [.W]	Addr, Rx	6	REGx	S 1	1	1	F	2	а	9		
	.В	#n8,Rx	С	REGx					1	-	3		
Continued on next page	[.W]	#n16,Rx	6	REGx		F		7	2	"	6		

INSTRUCTION MNEMONIC	ATTR SIZE	OPERAND ASSEMBLER SYNTAX Source = Src Destination = Dat Src , Dst	15 14 13 12	OPERA WOR	1 D	W O R D S	EXTENSION	CYCLES	OPERATION		STA FLA	GS	
CMP (cont.)	.В	#n8,Px	D	0 PRTx	•	1	-	6	Dst — Src	•	*	*	*
	[.w]	#n16,Px	4	PORTx	E F	2	"	9					
	.B [.W]	(Ax).(Ay)	7	0 Ax s	1 1 1 0 Ay	1	-	9					
	.B [.W]	#n16,(Ax)	7	0 Ax s	1 1 1 7	2	#	9					
!	.B [.W]	(Ax) + ,(Ay) +	7	1 Ax s	1 1 1 0 Ay	1	-	9					
	.B [.W]	#n16,(Ax) +	7	1 Ax s	1 1 1 7	2	*	9					
	.B [.W]	- (Ax), - (Ay)	7	1 Ax s	1 1 1 1 Ay	1	-	9					
	.B [.W]	#n16, - (Ax)	7	1 Ax s	1 1 1 F	2	#	9					
DADD DADDC DSUB	.B [.W]	Ry,Rx	A	REGx	c2 0 REGy	1	-	3	DADD: BCD: [Src + Dst Dst]	U	*	U	*
DSUBC	.B [.W]	(Ay),Rx	A	REGx	c2 1 0 Ay	1	-	6	DADDC:				
	.B [.W]	d16(Ay),Rx	A	REGx	[c2 1 1 Ay	2	d	9	BCD: [Src + Dst + C -Dst] DSUB:				
	.B [.W]	Addr, Rx	A	REGx	[c2] 1 F	2	а	9	BCD: [Dst - Src - Dst]				
Continued on next page	.B [.W]	#n16,Rx	A	REGx	c2 1 7	2	"	6	DSUBC: BCD: [Dst ~ Src - C - Dst]				

INSTRUCTION MNEMONIC	ATTR SIZE	OPERAND ASSEMBLER SYNTAX Source = Src Destination = Dst Src , Dst	15 14 13 12	w o	A T I O N R D	3 2 1 0	WORDS	EXTENSION	C Y C L E S	OPERATION	L,	STAT FLA	GS	С
DADD DADDC DSUB DSUBC (cont.)	.B [.W]	Ry.(Ax)	0	F 0 Ax	F S C2 0	F REGy	2	-	12	NOTE: For addressing modes	U	•	υ	
	.B [W]	(Ax).(Ay)	3	F 0 Ax	F S C2 1	"F 0 Ay	2	-	15	#n,Rx and #n,(Ax) with the DADD and DSUB instructions, the assembler uses the short version for immediate values ≤4 bits.				
	.B [.W]	#n16,(Ax)	3	F 0 Ax	F S C2 1	F 7	3	"	15					
	.B [:W]	(Ax) + .(Ay) +	3	F 1 Ax	F s c2 1	F O Ay	2	-	15					
	.B [.W]	#n16,(Ax) +	3	F 1 Ax	F S C2 1	F 7	3	"	15					
	.B [.W]	-(Ax)(Ay)	3	F 1 Ax	F s C2 1	F 1 Ay	2	_	15					
Continued on next page	.B [.W]	#n16, - (Ax)	3	F 1 Ax	F S C2 1	F	3	"	15					

INSTRUCTION MNEMONIC	ATTR SIZE	OPERAND ASSEMBLER SYNTAX SOURCE = Src Destination = Dst Src , Dst	15 14 13 12	wo	A T I O N R D	3 2 1 0	W O R D S	E X T E N S I O	CYCLES	OPERATION	N	ST. FL	AG	s
DADD	.B	Ry.d16(Ax)	15 14 13 12	11 10 9 8 F	7 6 5 4 F	3 2 1 0 F	3	N	15		L	L	L	, , ,
DADDC DSUB	[.W]	1						ľ						
DSUBC (cont.)			3	1 .Ax	s c2 0	REGy								
	.B [.W]	Ry.Addr	0	F	F	F	3	a	15					
			3	F	s c2 0	REGy								
DADD DSUB	.B [.W]	#n4,Rx	0	F	F	F	2	=	6	DADD: BCD: [Src + Dst - Dst]	U	•	-	۰ ۱
			В	REGx	S 1 C1 0									
	.B [.W]	#n4,(Ax)	0	F	F	F	2	-	12	DSUB: BCD: [Dst - Src → Dst]				
			В	0 Ax	S 1 C1 1									
	.B [.W]	#n4,d16(Ax)	0	F	F	F	3	d	15					
			В	1 Ax	s 1 c1 1									
	.B [.W]	#n4,Addr	0	F	F	F	3	a	15					
			В	F	S 1 C1 1									
DI	-	-	4	F	5	7	1	-	3	0 - L1E Disable Interrupts	-	-		

INSTRUCTION MNEMONIC	ATTR SIZE	OPERAND ASSEMBLER SYNTAX Source = Src Destination = Dst Src , Dst	15 14 13 12	wo	A T I O N R D	2 1 0	W OR DS	EXTENSION	CYCLES	OPERATION		STA FL	AG:	
DIVU	_	Rx,RPy	5	REGx	D	RGy 0	1	-	F:6 T:23	RPy(even),RPy(odd)/Rx-RPy(even) REM - RPy(odd) MSW - even; LSW - odd	-	_	*	
DJNZ	.B [:W]	Rx.d8	9	REGx	s d		1	-	F:6 T:9	Rx − 1 − Rx; If Rx ≠ 0 then PC+4 − [2+(d)] − PC NOTE: The initial PC value is the location of the DJNZ instruction. The displacement value, d, is a magnitude.	-	_		-
DNEG DNEGC	.B [.W]	Ry	0	F	F	F	2	-	6	DNEG: BCD: [0 - Dst Dst]	U	*	U	, *
			3	7	SC1 1 0	REGy								
	.B [.W]	(Ay)	0	F	F,	F	2	-	12	DNEGC: BCD: [0 - Dst - C - Dst]				
			3	7	SC1 1 1 0	Ау								
	.B [.W]	d16(Ay)	0	F	F	F	3	d	15					
			3	7	S c1 1 1 1	Ay								
	.B [.W]	Addr	0	F	F	F	3	a	15					
			3	7	SC1 1 1	F								
DSUB DSUBC		see DADD (page 15)											_	

INSTRUCTION MNEMONIC	ATTR SIZE	OPERAND ASSEMBLER SYNTAX Source = Src Destination = Dst Src , Dst	15 14 13 12		A T I O N	3 2 1 0	W O R D S	E X T E N S I O N	CYCLES	OPERATION	STATUS FLAGS
EI	-	-	4	F	1	7	1	-	3	1 L1E Enable Interrupts	
EOR		see AND (page 9)									
EXG	.B [.W]	Rx.Ry	0	REGx	S 1 0 0	REGy	1	-	4	Src - Dst	
	.B [.W]	Rx.(Ay)	0	REGx	s 1 0 1	0 Ay	1	-	9		
	.B [.W]	Rx.(Ay) +	0	REGx	s 1 1 1	0 Ay	1	-	9		
	.B [.W]	Rx. – (Ay)	0	REGx	s 1 1 1	1 Ay	1	-	9		
	.B [.W]	Rx.d16(Ay)	0	REGx	S 1 0 1	1 Ay	2	d	12		
	.B [.W]	Rx.Addr	0	REGx	S 1 0 1	F	2	а	12		
EXT	-	Rx	0	REGx	D	7	1	-	3	SIGN EXTEND: SignBit(RLx) — RHx	
HALT	-	-	1	7	3	F	1	-	3	PC + 2 - PC Stop	
JMPA	[.L]	(Ax) (unconditional)	5	1 Ax	D	F	1	-	6	(Ax) - PC	
	[.L]	Addr (unconditional)	. 5	F	В	7	2	a	6	Addr — PC	
	[.L]	CC.Addr	5	COND	В	7	2	а	F:6 T:9	If COND is true, Addr PC	

INSTRUCTION MNEMONIC	ATTR SIZE	OPERAND ASSEMBLER SYNTAX Source = Src Destination = Dst		O P E R W O	A T I O N	W O R D S	EXTENSI	CYCLE	OPERATION			ATU:	
		Src , Dst	15 14 13 12	11 10 9 8	7 6 5 4 3 2 1 0		0 N	s		N	z	٧	С
JMPR	[.S]	d9 (unconditional)	8	F	d	1	-	7	PC + 4 + 2 · (d) - PC	-	_	-	_
	[.S]	CC,d9	8	COND	d	1	-	F:4 T:7	If COND is true, PC + 4 + 2 • (d) PC				
	.L	d16 (unconditional)	5	F	9 7	2	d	9	PC + 4 + d - PC				
	.L	CC,d16	5	COND	9 7	2	d	F:6 T:9	If COND is true, PC + 4 + d PC				
									NOTE: The initial PC value is the location of the JMPR in- struction. The displacement d16, is in two's complement representation, and the dis- placement, d9, is in signed magnitude representation.				
LIBA LIWA	-	#d16(Rx),Az	1	REGx	s 1 Az 1 1 1	2	"	6	Rx[+2] + d Az	-	_	_	_
	-	#d16(Ay,Rx),Az	1	REGx	s 1 Az Ay	2	"	6	Ay + (Rx[-2]) + d - Az				
									NOTE: [.2] used for LIWA only. REGx and Az must not refer to same regis- ter when using 2nd addressing mode.				
LSR		see ASL (page 10)											
MOVE	.B [.W]	Ry,Rx	0	REGx	S 0 0 0 REGy	1	-	3	Src Dst	-	-	_	-
	.B [.W]	Py,Rx	0	REGx	s 0 1 1 PORTy	1	-	6					
Continued on next page	.B [.W]	(Ay),Rx	0	REGx	s 0 0 1 0 Ay	1	-	6					

INSTRUCTION MNEMONIC	ATTR SIZE	OPERAND ASSEMBLER SYNTAX Source = Src Destination = Dst Src , Dst	15 14 13 12	wo	A T I O N	3 2 1 0	W O R D S	EXTENSION	CYCLES	OPERATION		STAT FLA	С
MOVE (cont.)	.B [.W]	(Ay) + ,Rx		REGx	S 0 1 1	0 Ay	1	- -	6	Src - Dst	F		 _
	.B [.W]	- (Ay),Rx	1	REGx	s 0 1 1	1 Ay	1	-	6				
	.B [.W]	d16(Ay),Rx	0	REGx	S 0 0 1	1 Ay	2	d	9				
	.B [.W]	Addr,Rx	0	REGx	S 0 0 1	F	2	a	9				
	.В	#n8,Rx	E	REGx		*	1	-	3				
	[:W]	#n16,Rx	0	REGx	9	7	2	"	6				
	.B [.W]	Ry,Px	0	PORTx	S 0 1 0	REGy	1	-	6				
	.B [.W]	(Ay) + ,Px	0	PORTx	S 1 1 0	0 Ay	1	-	9				
	.В	#n8,Px	D	1 PRTx		,	1	-	6				
	[.W]	#n16,Px	0	PORTX	E	7	2	"	9				•
	.B [.W]	Ry.(Ax)	1	0 Ax	S 0 0 0	REGy	1	-	6				
	.B [.W]	(Ax).(Ay)	1	0 Ax	S 0 0 1	0 Ay	1	-	9				
Continued	.B [.W]	#n16.(Ax)	1	0 Ax	S 0 0 1	7	2	"	9				
on next page	.B [.W]	Rx,(Ay) +	1	REGx	S 0 1 0	0 Ay	1	-	6				

INSTRUCTION MNEMONIC	ATTR SIZE	OPERAND ASSEMBLER SYNTAX Source = Src Destination = Dat Src , Dat	15 14 13 12		A T I R D		_	3 2 1 0	W OR DS	EXTENSION	CYCLES	OPERATION	STATUS FLAGS	
MOVE (cont.)	.B [.W]	(Ax) + .(Ay) +	1	1 Ax	s 0	0	1	0 Ay	1	-	9	Src - Dst		
ļ	.B [.W]	#n16,(Ax) +	1	1 Ax	s 0	0	1	7	2	*	9			
	.B [.W]	Rx, - (Ay)	1	REGx	s 0	1	0	1 Ay	1	-	6			
	.B [.W]	Px (Ay)	0	PORTx	S 1	1	0	1 Ay	1	-	9			
	.B [.W]	- (Ax) (Ay)	1	1 Ax	s 0	0	1	1 Ay	1	-	9			
	.B [.W]	#n16, - (Ax)	1	1 Ax	S 0	0	1	F	2	"	9			
	.B [.W]	Ry,d16(Ax)	1	1 Ax	s 0	0	0	REGy	2	d	9			
	.B [.W]	Ry,Addr	1	F	s 0	0	0	REGy	2	а	9			
MOVEM	.B [.W]	(Ay) + .REGLIST	1	7	s 0	0	1	0 Ay	2	м	9+3n	(Ay) + - REGLIST		-
	.B [.W]	-(Ay),REGLIST	1	7	s 0	0	1	1 Ay	2	м	9+3n	-(Ay) REGLIST	1	
	.B [.W]	REGLIST,(Ay) +	1	F	s 0	0	1	0 Ay	2	м	7+3n	REGLIST → (Ay)+		
	.B [.W]	REGLIST, - (Ay)	1	F	s 0	0	1	1 Ay	2	м	7+3n	REGLIST (Ay)		
												NOTE: A minimum of 2 registers must be specified and may be specified in any order.		

INSTRUCTION MNEMONIC	ATTR SIZE	OPERAND ASSEMBLER SYNTAX Source=Src Destination=Dat Src , Dat	15 14 13 12	wo	A T I O N	3 2 1 0	W OR D S	EXTENSION	CYCLES	OPERATION	STATUS FLAGS
MULS	-	Rx,RPy	5	REGx	В	RGy 0	1	-	21	Rx • RPy(even) — RPy(even), RPy(odd) MSW — even; LSW — odd	
MULU	-	Rx,RPy	5	REGx	9	RGy 0	1	-	21	Rx • RPy(even) — RPy(even), RPy(odd) MSW — even; LSW — odd	
NEG NEGC	.B [.W]	Ry	3	7	s c1 1 0	REGy	1	-	3	2's Complement	
	.B [.W]	(Ay)	3	7	S C1 1 1	0 Ay	1	-	9	NEG: 0 - Dst - Dst	
	.B [.W]	d16(Ay)	3	7	S C1 1 1	1 Ay	2	d	12	NEGC: 0 - Dst - C - Dst	
	.B [.W]	Addr	3	7	S C1 1 1	F	2	a	12		
NOP	-	-	0	0	0	0	1	-	3	PC + 2 - PC	
NOT	.B [.W]	Ry	3	7	S 0 0 0	REGy	1	-	. 3	1's Complement	* * 0 0
	.B [.W]	(Ay)	3	7	s 0 0 _. 1	0 Ay	1	-	9	NOT(Dst) — Dst	
	.B [.W]	d16(Ay)	3	7	S 0 0 1	1 Ay	2	d	12		
	.B [.W]	Addr	3	7	S 0 0 1	F	2	a	12		
OR		see AND (page 9)									

INSTRUCTION MNEMONIC	ATTR SIZE	OPERAND ASSEMBLER SYNTAX Source = Src Destination = Dst Src , Dst	15 14 13 12	wo	A T I O N	3 2 1 0	W O R D S	EXTENSION	CYCLES	OPERATION	_	FL	ATU: AGS	T
POP		Rx	1	REGx	. в	6	1	-	6	(SP)+ - Rx	-	_	_	_
	-	Px	0	PORTX	E	6	1	-	9	(SP)+ - Px				
	_	(Ay) +	1	E	9	0 Ay	1	_	9	(SP)+ - (Ay)+				
POPM	-	REGLIST	1	7	9	6	2	м	9+3n	(SP)+ — REGLIST NOTE: A minimum of 2 registers must be specified and may be specified in any order.	-	_	_	_
PUSH	-	Rx	1	REGx	A	E	1	-	6	Rx(SP)	-	-	_	_
	-	Px	0	PORTX	E	E	1	-	9	Px(SP)				
	-	-(Ay)	1	1 Ax	9	E	1	-	9	-(Ax) → -(SP)				
	-	#n16	1	E	9	F	2	,	9	# <data> (SP)</data>				
PUSHM	_	REGLIST	1	F	9	Е	2	М	7+3n	REGLIST — -(SP) NOTE: A minimum of 2 registers must be specified and may be specified in any order.		_	_	_
RET	_	-	5	6	D	7	1	-	9	(SP)+ - PC	-	_	_	_
	_	Ax	5	O Ax	D	7	1	-	9	((Ax))+ - PC				
RETI	_	-	5	F	D	7	1	-	12	(SP)+ - SR (SP)+ - PC	*	*	*	*

INSTRUCTION MNEMONIC	ATTR SIZE	OPERAND ASSEMBLER SYNTAX Source = Src Destination = Dat Src , Dat	15 14 13 12	wo	A T I O N R D	3 2 1 0	WORDS	EXTENSION	CYCLES	OPERATION	N		AGS	
ROL ROLC ROR RORC		see ASL (page 10)												
SUB SUBC		see ADD (page 8)												
TEST TESTN	.B [.W]	#n16,Ry	7	7	Sc1 0 0	REGy	2	"	6	TEST: Src .AND. Dst	*	*	0	0
	.B [.W]	#n16,Py	7	F	Sc1 0 1	PORTy	2	"	9	TESTN: Src .ANDNOT.(Dst)				
	.B [.W]	#n16,(Ay)	7	7	S c1 0 1	0 Ay	2	"	9					

The following symbols are used to describe the state of the Status Register flags:
Set according to result of operation.
Cleared.
1 Set.
Not affected.
U Undefined.

					Port	Мар								
P	ort	Addr	Description	15	14	13	12	11	10	9	8			
P0	PH0 PL0	\$FC00	16 External I/O or Addr/Data Bus In Expanded Bus Mode											
P1	PH1 PL1	\$FC02	16 Ext I/O, Ext Interrupts, Serial Port I/O, Bus Control	LB LDS	HB UDS	R/W	DS BGACK	DTACK	AS	BUSIN BG	BUSOUT BR			
P2	PH2 PL2	\$FC04	Reserved				RESE	RVED						
Р3	PH3 PL3	\$FC06	Serial Receive and Serial Transmit Buffers				RECEIVE	BUFFER						
P4		\$FC08	8 External I/O or Timer and Port 0 Handshake	TAO	тво	TAI	тві	STRH R/G	STRL	RDYH	RDYL			
P5		\$FC0A	Reserved	4			RESE	RVED						
P6		\$FC0C	Reserved	•			RESE	RVED						
P7		\$FC0E	Interrupt Latch Register	RES	NMI	SPARE	XI2I	STRLI						
P8		\$FC10	Interrupt Mask Register	RESE	RVED	SPARE	XI2M	STRLM	TAOM	TAIM	STRHM			
P9		\$FC12	Serial I/O Receive Control and Status Register	RE	IS	RW1	RW0	RC	SIS	RESE	RVED			
P10		\$FC14	Serial I/O Transmit Control and Status Register	TE	AT	LM	TW1	TW0	тс	P/S	RES			
P11		\$FC16	Timer B Latch											
P12		\$FC18	Timer A Low Latch											
P13		\$FC1A	Timer A High Latch											
P14		\$FC1C	Timer Control, Interrupt Edge Select	TEST	RESE	RVED	XI2C	RESE	RVED	тсос	TAM1			
P15		\$FC1E	Port 0 Handshake mode, Bus Lock, Bus Segment Bits	SEG1	SEG0	BLCK	F/S	РМЗ	PM2	PM1	PM0			
P16		\$FC20	Port 0 Direction Control (DDR0)											
P17		\$FC22	Port 1 Direction Control (DDR1)											
P18		\$FC24	Serial I/O Mode and Sync Register	A/S	WL1	WL0	ST	PAR1	PAR0	тсо	ws			
P19		\$FC26	Timer C Latch					[1	1			


				Port I	Мар			
7	6	5	4	3	2	1	0	Initial Condition
								-
1/0	XI2	XI1	XIO	SI	RCLK	TCLK	so	-
-			RESE	RVED				_
			TRANSMI	T BUFFER				_
4			RESE	RVED ;				High Byte 0000
•			- RESE	RVED				_
-			_					
RSCI	RNI	XIII	TBOI	ТВІІ	XIOI	XMTI	TCI	\$0000
RSCM	RNM	XI1M	ТВОМ.	ТВІМ	XIOM	хмтм	тсм	\$0000
BF	OE	PE	FE	SF/AF	-	RESERVED)	\$0000
BE	UE	END	•		RESERVED)	-	\$00A0
								_
								_
								_
ТАМО	TAE	TAIC	TAOC	ТВМ1	твмо	TBE	TBIC	\$0000
•			RESE	RVED			-	Mode pin: VCC-\$0C00 CLKOUT-\$0E00 GND-\$0F00
								\$0000
								\$0000
SYNC7	SYNC6	SYNC5	SYNC4	SYNC3	SYNC2	SYNC1	SYNC0	\$0000
								_

NOTE: When a reserved bit is read, it is read as a zero.

PORT DESCRIPTIONS

Important note: All port bits that are not explicitly defined are reserved for possible use in future MK68200 family members. If reserved bits are written, they should be written with zero values. When reserved bits are read, they are read as zeros.

PORT 0 — 16 External I/O Bits; read/write \$FC00 (used as address/data lines in external bus configurations)



PORT 1 —16 External I/O Bits, including Interrupt, Serial I/O, \$FC02 and Bus Control (shown for GP bus); read/write

Ē B	H B	R / W	D S	T A C K	Ā S	BUSIN	B U S O U T	0	X 1 2	X 1 1	X I 0	SI	R C L K	T C L K	S O
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0


PORT 2 -Reserved

PORT 3 —Serial I/O:Transmit Buffer (Low byte; read/write) \$FC06 Receive Buffer (High Byte; read only)



PORT 4 —8 External I/O Pins (Timer and Port 0 Handshake Lines);

\$FC08 Inputs: read only Outputs: read/write



Note: STRH is also R/G in the expanded bus modes.

PORT 5 -Reserved

PORT 6 -Reserved

PORT 7 - Interrupt Latch Register; read/write \$FC0E

r e s	N M I	S P A R E	X 1 2 1	S T R L	T A O I	T A I I	S T R H	R S C I	R N I	X I 1	Т В О І	T B I	X I 0 I	X M T I	T C I
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

PORT 8 -Interrupt Mask Register; read/write \$FC10

(re	es)	S P A R E	X I 2 M	S T R L M	T A O M	T A I M	S T R H M	R S C M	R N M	X I 1 M	T B O M	T B I M	X I O M	X M T M	TCM
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

INTERRUPT AND RESET VECTORS

VECTOR NUMBER 0	NAME RESET	MNEMONIC RESET	VECTOR LOCATION \$0000	
1	NON-MASKABLE INTERRUPT	NMI	\$0002	LEVEL 2
2	SPARE	SPARE	\$0004	\
3	EXTERNAL INTERRUPT 2	XI2	\$0006	
4	STROBE LOW	STRL	\$0008	1
5	TIMER A OUTPUT	TAO	\$000A	
6	TIMER A INPUT	TAI	\$000C	
7	STROBE HIGH	STRH	\$000E	
8	RECEIVE SPECIAL CONDITION	RSC	\$0010	LEVEL 1
9	RECEIVE NORMAL	RN	\$0012	
Α	EXTERNAL INTERRUPT 1	XI1	\$0014	
В	TIMER B OUTPUT	ТВО	\$0016	
С	TIMER B INPUT	ТВІ	\$0018	
D	EXTERNAL INTERRUPT 0	XIO	\$001A	
E	TRANSMIT	XMT	\$001C	
F	TIMER C	тс	\$001E	/

NOTE: Reset and Interrupt sources are listed in order of decreasing priority with RESET having the highest priority.

PORT 9 -Serial I/O Receive Control and Status Register;

High byte: control register; read/write Low byte: status register; read only

R E	S	R W 1	R W 0	R C	S I S	(res)	B F	O E	P E	E	SF / AF		(res)	
15	14	13	12	11	10	9 8	7 .	6	5	4	3	2	1	0

Bit Descriptions:

RE

\$FC12

(Receiver Enable control)

0 = Disabled; all status flags cleared.

1 = Enabled.

IS

(Ignore Syncs control)

0 = Disabled; interrupts may occur on all characters received.

1 = Enabled; interrupts cannot occur on sync characters received after the sync match is found.

RW1, RW0 (Receiver Wake-up control) The receiver wake-up control bits operate as follows.

MODE	RW1	RW0	WAKE-UP	BUFFER LOADED	INTERRUPT GENERATED
No Wake up	0	0	no	any character	RN
Wake-up on Any Character	0	1	yes	any character	RN
Wake-up on Address Match	1	0	yes	address match	RSC
Wake-up on Any Address	1	1	yes	any address	RSC

RC (Receive Clock control)

- 0 = Selects external receive clock applied on RCLK.
- Selects internal clock from the onchip baud rate generator (Timer C) for the receive clock.

This bit is ignored when either the TCO bit or the LM (Loopback Mode) bit is set.

SIS		
(Single	Interrupt	Select
control)		

0=Separate vectors are generated for the Receive Normal and the Receive Special Condition interrupts.

1=The Receive Normal vector is generated for all receive character interrupts.

BF

(Buffer Full status)

0=Receive data buffer empty; cleared when receive buffer is read.

1 = Receive buffer full; set when an incoming word is loaded into the receive data buffer.

OE

(Overrun Error status)

0=No overrun error; cleared when the status register is read.

1 = Overrun error; set when a new word has been received and the previous word has not been read from the receive data buffer.

PE

(Parity Error status)

0=No Parity Error; cleared when the status register is read.

1 = Parity Error; set when a parity error has been detected on an incoming character in the data stream.

FE

(Frame Error status)

0 = No frame error; cleared when the status register is read.

1 = Frame error; set when a word is transferred to the receive data and no stop bit has been recognized.

This flag applies to async formats only.

SF/AF

(Sync Found or Address Found status)

This flag is used for both sync character match conditions and address found conditions in some wake-up modes as follows.

	M	ODES		The state of the s
SS	IS	RW1	RW0	CONDITIONS THAT SET SF/AF
1	x	x	x	Sync Found on any bit boundry
0	1	X	X	unaffected
0	0	0	0	unaffected
0	0	1	1	Any Address
0	0	1	0	Address Match
0	0	0	1	unaffected

PORT 10—Serial I/O Transmit Control and Status Register

\$FC14 High byte: control register; read/write

Low byte: status register; read only

E	A T	M	T W 1	T W 0	T C	P / S	r e s	BE	UE	E N D		(r	eserve	d)	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bit Descriptions:

(Transmitter Enable control)

- 0 = Disable the transmitter; any word being shifted out will continue until completion.
- 1 = Enable the transmitter.

ΑT

(Automatic Turn Around control)

0 = No effect on TE or RE. 1 = Causes RE to be set to a "1" and TE to be set to a "0" automatically at the end of a transmission.

LM

(Loopback Mode control)

- 0 = Disables loopback mode.
- Causes the transmitter output to be internally connected to receiver input. Also causes Timer C to be used for both the transmit and receive clocks regardless of the state of TC, RC, TCO, and TCOC.

TW1, TW0 (Transmit Wake-up control)

These bits provide control for wakeup operation as follows.

TW ₁	TW0	OPERATION							
1	0	Transmit Data							
1	1	Transmit Address							
0	Х	No Wake-up							

TC (Transmit Clock control)

- 0 = Selects the external clock signal applied on TCLK for the transmit clock.
- 1 = Selects the internal baud rate generator output (Timer C) for the transmit clock.

This bit is ignored if either the TCO bit or the LM bit is set.

P/S (Previous/Sync control)

- 0 = Selects continuous transmission of the contents of the sync character register in the synchronous mode when there is no data to transmit.
- Selects continuous transmission of the transmit data buffer in synchronous mode when there is no data to transmit.

BE

(Buffer Empty status)

- 0 = Transmit Buffer is full; reset to this condition after the transmit buffer is reloaded.
- 1 = Transmit Buffer is empty; set to this condition after the transmit buffer contents are transferred to the output shift register.

UE

(Underrun Error status)


- 0 = No underrun error; cleared following a read of the transmit buffer.
- 1 = Underrun error; set only in the synchronous mode when the last word has been shifted out and transmit buffer has not been reloaded.

END

(End of Transmission status)

- 0=No end of transmission; cleared by enabling the transmitter.
- 1 = End of transmission detected; set when the transmitter is disabled and the last character has been shifted out.


PORT 11—Timer B Latch; read gets counter value; \$FC16 write goes to latch



PORT 12—Timer A, Low Latch; read gets counter or latch value; \$FC18 write goes to latch



PORT 13—Timer A, High Latch; read gets counter or latch value; \$FC1A write goes to latch



PORT 14—Timer Control, Interrupt Edge Select; read/write \$FC1C

T E S T	(re	es)	X I 2 C	(re	es)	T C O C	T A M 1	T A M O	T A E	T A I C	T A O C	T B M 1	T B M 0	T B E	T B I C
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bit Descriptions:

TEST

(Test mode control)

0 = Normal operation; cleared on user

control and on reset.

1 = Selects test mode; not to be used

during normal operation.

XI2C

(External Interrupt 2 Control)

0=Interrupt on falling edge of XI2. 1=Interrupt on rising edge of XI2.

TCOC

(Timer C Output Control)

0=When TCO = 1, TCLK is selected for use as a general purpose I/O pin.

1 = When TCO = 1, TCLK is selected for use as an output for Timer C.

TCOC has no effect when TCO = 0.

TAM1, TAM0 (Timer A Mode control) These bits select the operating mode of Timer A as follows.

(Timer A Mode Control)	OI TILLIE	71 A a5 1	Ollows.
	TAM1 0 0 1 1	TAMO 0 1 0 1	MODE Interval Event Pulse/period 1 Pulse/period 2
TAE (Timer A Enable control)	ope time 1= Ena ope	rations a er counte ables Tin eration as	ner A; all Timer A are inhibited, and the er is initialized. her A; the timer begins s defined by the other attrol bits.
TAIC (Timer A Input Control)	the 1= Sel	active e	egative transition as dge for TAI. ositive transition as the for TAI.
TAOC (Timer A Output Control)	out 1= Sel ass initi	put pin. ects TAC ociated alized lo	as a general purpose as an ouput pin with Timer A; TAO is w when TAOC is a E is zero.
TBM1, TBM0. (Timer B Mode control)			ct the operating mode described below.
	TBM1	ТВМО	MODE
	0	0	Interval 0 (TBO is not used)
	0	1	Interval 1 (TBO is used)
	1	0	Retriggerable one-shot
	1	1	Non-retriggerable one-shot
TRE	O Die	ables Ti	mer B: all operations

TBE (Timer B Enable control)

- 0= Disables Timer B; all operations are inhibited, and the timer counter is initialized.
- 1= Enables Timer B; the timer begins operation as defined by the other Timer B control bits.

TBIC (Timer B Input Control)

- 0= Selects a negative transition as active on TBI.
- 1= Selects a positive transition as active on TBI.

PORT 15—Port 0 Handshake Mode, Fast/Standard, Bus Lock, and Bus \$FC1E Segment Bits; read/write

S E G 1	S E G 0	B L C K	F / S	P M 3	P M 2	P M 1	P M 0				(reserve	 ∋d)			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	

Bit Descriptions:

SEG1, SEG0 (Segment bits)

Used in the expanded bus mode when a reference is made to the DMA window. The contents of SEG1 and SEG0 are then output

on pins AD15 and AD14, respectively.

BLCK

(Bus Lock control)

0 = Disables the bus lock function. 1 = Enables the bus lock function.

F/S

(Fast/Standard timing control)


0 = Selects standard timing of read/write cycles on the external bus (4 clock periods).

1 = Selects fast timing of read/write cycles on the external bus (3 clock periods.)

PM0, PM1, PM2, PM3 (Port Mode control) These bits allow the user to select one of eight different handshaking modes.


<u>PM3</u>	PM2	PM ₁	PM0	HIGH HANDSHAKE	LOW HANDSHAKE	
0	0	0	0	Inactive	PL0 or P0 output	
0	0	0	1	PH0 output	PL0 output	
0	0	1	0	Inactive	PL0 input	
0	0	1	1	PH0 input	PL0 input	
0	1	0	0	PH0 input	PL0 ouput	
0	1	0	1	Inactive	P0 input (word only)	
0	1	1	0	PL0 output	PL0 input (bidirectional)	
0	1	1	1	P0 output	P0 input (bidirectional)	
	_	_				
1	1	0	0	Inactive	Inactive	
_						
1	1	1	0	Full Expansion (62K	external bus)	
1	1	1	1	Partial Expansion (16K external bus)		

PORT 16-Port 0 Data Direction Control (DDR0); read/write \$FC20



0-Corresponding Port 0 bit is input. 1-Corresponding Port 0 bit is output.

PORT 17-Port 1 Data Direction Control (DDR1); read/write \$FC22



0-Corresponding Port 1 bit is input. 1—Corresponding Port 1 bit is output.

PORT 18-Serial I/O Mode and Sync Register; read/write \$FC24

A / S	W L 1	W L O	S	P A R 1	P A R 0	T C O	W S	S Y N C 7	S Y N C 6	S Y N C 5	S Y N C 4	S Y N C 3	S Y N C 2	S Y N C	SYNCO
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bit Descriptions:

A/S

(Asynchronous/Synchronous mode

control)

WL1, WL0 (Word Length control) 0 = Selects synchronous operation for the serial port; transmit and receive clocks are divided by 1.

1 = Selects asynchronous operation for serial port; transmit and receive clocks are divided by 16.

These two bits select the length of the data word as follows.

WL1	WL0	Word Length
0	0	8 bits
0	1	7 bits
1	0	6 bits
1	1	5 bits

ST (Stop Bit control)

This bit is only used in the asynchronous mode. It selects the number of stop bits transmitted.

ST	Number of Stop Bits
0	1
1	2

PAR1, PAR0 (Parity control) These two bits provide parity control for both the synchronous and asynchronous modes.

PAR1	PAR0	Parity
0	0	no parity
0	1	fixed "0" parity
1	0	odd parity
1	, 1	even parity

Note that even parity is defined such that the sum of the data and parity bits is even.

TCO (Timer C Output mode control)

0= Disables Timer C output mode.
1= Enables Timer C output mode;
disables Timer C's use as a
baud rate generator when LM =
0; causes transmit and receive
clocks to be internally connected
to RCLK so that TCLK may be
used either as general purpose
I/O or as an output for Timer C.

WS

(Wake-up Sense)

The following table lists the effects of

the WS bit.

WS	Wake-up bit	Meaning
0.	0	Address Word
0	1	Data Word
1	0	Data Word
1	1	Address Word


SYNC7-SYNC0

(Sync character bits)

These eight bits are used to store

sync character or the device address for the wake-up mode.

PORT 19—Timer C Latch; read gets counter, write goes to latch and counter \$FC26



ELECTRICAL SPECIFICATIONS

MAXIMUM RATINGS

Temperature Under Bias)℃
Storage Temperature65°C to +150	vc
Voltage on Any Pin with Respect to Ground	7 V
Power Dissipation 1.5	W

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

MK68200 DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 5\%, T_a = 0^{\circ} \text{ to } 70^{\circ}\text{C})$

SYMBOL	PARAMETER	MIN	MAX	UNITS	TEST CONDITIONS
V _{IL}	Input low voltage; all inputs	- 0.3	0.8	V	
V _{IH}	Input high voltage; all inputs	2.0	V _{cc}	V	
V _{OL}	Output low voltage; all outputs		0.4	V	I _{OL} = 2.0 mA
V _{OH}	Output high voltage; all outputs	2.4		V	I _{OH} = -250μA
Icc	Input power supply current		220	mA	Outputs Open
I _{LI}	Input leakage current		±10	μΑ	V _{IN} = 0 to V _{CC}
I _{LO}	Three-state output leakage current in float	3	±10	μА	$V_{OUT} = 0.4 \text{ V to}$

CAPACITANCE

 $T_a = 25$ °C, f = 12 MHz with unmeasured pins returned to ground.

SYMBOL	PARAMETER	MAX	UNIT	TEST CONDITION
C _{IN}	Input Capacitance	10	pF	Unmeasured pins returned to
C _{OUT}	Three-state Output Capacitance	10	pF	ground

MK68200 AC ELECTRICAL SPECIFICATIONS

 $T_a=0\,^{\circ}\text{C}$ to 70 $^{\circ}\text{C}$, $V_{CC}=\pm5V$ $\pm5\%$ unless otherwise specified. AC measurements are referenced from minimum V_{IH} or maximum V_{IL} for inputs and from minimum V_{OH} or maximum V_{OL} for outputs.

		4 N	ИHz	61	lHz		
NO.	DESCRIPTION	MIN	MAX	MIN	MAX	UNITS	NOTES
1	RESET low time	20		20		state times	1
2	CLK 1 width high (external clock input)	45		30		ns	
3	CLK 1 width low (external clock input)	45		30		ns	
4	CLK 1 period (external clock input)	125	1000	83	1000	ns	
5	Crystal input frequency	1.000	8.000	1.000	12.000	MHz	
6	Clock Period (PHI 1)	250		167		ns	
7	PHI 1 low to PHI 1 high	125		83		ns	
8	PHI 1 high to PHI 1 low	125		83		ns	
9	PHI 1 low to CLKOUT low		40		27	ns	
10	PHI 1 high to CLKOUT high		40		27	ns	

MK68200 EXPANDED BUS AC ELECTRICAL SPECIFICATIONS (UPC, GP, AND PRIVATE BUSES)

		41	ИHz	61	MHz		
NO.	DESCRIPTION	MIN	MAX	MIN	MAX	UNITS	NOTES
11	PHI 1 low to R/W, HB, or LB valid		115		76	ns	2
12	PHI 1 high to AS low		115		76	ns	2
13	PHI 1 low to address valid		115		76	ns	2
14	AS low to address invalid	70		50		ns	2
15	PHI 1 low to tri-state address		90		60	ns	2
16	Tri-state address to DS, LDS, or UDS starting low (fast cycle)	10		10		ns	2
17	PHI 1 low to DS, LDS, or UDS low (fast cycle)		165		110	ns	2
18	PHI 1 low to data out valid during write		115		76	ns	2
19	PHI 1 low to R/W, HB, LB invalid	0		0		ns	2
20	PHI 1 low to address/data bus driven	0		0		ns	2
21	AS low to DS, LDS, or UDS starting low (fast cycle)	100	225	70	150	ns	2

MK68200 EXPANDED BUS AC ELECTRICAL SPECIFICATIONS (UPC AND GP BUSES)

		4 1	MHz	6N	lHz		
NO.	DESCRIPTION	MIN	MAX	MIN	MAX	UNITS	NOTES
22	Tri-state address to DS, LDS, or UDS starting low (standard cycle)	135		90		ns	
23	PHI 1 high to DS, LDS, or UDS low (standard cycle)		165	-	110	ns	2
24	Valid Data Setup to PHI 1 low	10		5		ns	2
25	AS low to DS, LDS, or UDS starting low (standard cycle)	225	350	150	230	ns	2
26	R/W, HB, or LB valid to AS starting low	60		60		ns	
27	Address valid to AS starting low	60		60		ns	
28	Irput data hold time from PHI 1 low	45		30		ns	
29	Input data hold time from DS, LDS, or UDS high	0		0		ns	
30	PHI 1 low to DS, LDS, or UDS high		180		120	ns	
31	DTACK low setup to PHI 1 high	15		10		ns	
32	LDS, UDS, or DS high to DTACK high (hold time)	-30		-30		ns	
33	LDS, UDS, or DS pulse width	240		150		ns	
34	PHI 1 high to AS high		90		60	ns	
35	PHI 1 low to data out invalid	0		0		ns	
36	AS inactive	235		150		ns	
37	DS, LDS, or UDS high to data out invalid	180		110		ns	
38	DS, LDS, or UDS high to AS high	5		5		ns	

MK68200 EXPANDED BUS AC ELECTRICAL SPECIFICATIONS (UPC BUS)

	·	4 MHz		6 MHz			
NO.	DESCRIPTION	MIN	MAX	MIN	MAX	UNITS	NOTES
39	BGACK low to BR high	100	450	100	300	ns	
40	BG low to BGACK low	50	600	50	400	ns	
41	BGACK, AS, DTACK, inactive to BGACK low; BG already low	0	600	0	400	ns	
42	BGACK low to AS, UDS, LDS, or address/data bus driven	40	135	40	90	ns	
43	AS, LDS, UDS or address/data bus tri-state to BGACK high	0	180	0	120	ns	

MK68211 EXPANDED BUS AC ELECTRICAL SPECIFICATIONS (GP BUS)

		4 1	ИHz	6 1	ИHz	LINUTO	
NO.	DESCRIPTION	MIN	MAX	MIN	MAX	UNITS	NOTES
44	Tri-state AS, DS, R/W, LB, HB to BUSOUT low (bus grantor, fast cycle, (no wait states)	175		100		ns	
45	BUSIN low to BUSOUT low (bus grantor, fast cycle, no wait states)		1900		1200	ns	
46	BUSOUT high to AS, R/W, LB, HB driven (bus grantor)	15		15		ns	
47	BUSIN high to BUSOUT high (bus grantor)	520	900	300	600	ns	
48	Tri-state address/data bus to BUSOUT low (bus grantor)	70		70		ns	
49	BUSOUT high to address/data bus driven (bus grantor)	50		50		ns	
50	BUSOUT low to AS, DS, R/W, LB, HB driven (bus requestor, BUSIN low)	240		150		ns	
51	BUSIN low to AS, DS, R/W, LB, HB driven (bus requestor, BUSOUT low)	270	650	180	500	ns	
52	Tri-state AS, DS, R/W, LB, HB, to BUSOUT high (bus requestor)	180		100		ns	
53	BUSOUT high to BUSIN high (bus requestor)		530	-	400	ns	
54	BUSIN low to address/data bus driven (bus requestor)	350		250		ns	
55	Tri-state address/data bus to BUSOUT high (bus requestor)	100		65		ns	

MK68E200 BUS AC ELECTRICAL SPECIFICATIONS (PRIVATE BUS)

		4 MHz		6 MHz			
NO.	DESCRIPTION	MIN	MAX	MIN	MAX	UNITS	NOTES
56	Valid Data Setup to PHI 1 low	30		20		ns	
57	PBR/W valid to PBAS starting low	40		40		ns	
58	Address valid to PBAS starting low	35		35		ns	
59	Input data hold time from PHI 1 low	0		0		ns	
60	Input data hold time from PBDS high	-25		-25		ns	

MK68E200 EXPANDED BUS AC ELECTRICAL SPECIFICATIONS (PRIVATE BUS) (Cont.)

		4 1	VHz	6 1	ИHz	- 1111170	NOTEO
NO.	DESCRIPTION	MIN	MAX	MIN	MAX	UNITS	NOTES
61	PHI 1 low to PBDS high		160		105	ns	
62	PBDTACK low setup to PHI 1 high	20		15		ns	
63	PBDS high to PBDTACK high (hold time)	–15		- 15		ns	
64	PBDS pulse width	190		125		ns	
65	PHI 1 high to PBAS high		115		75	ns	
66	PHI 1 low to data out invalid	10		10		ns	
67	PBAS inactive	200		135		ns	
68	PBDS high to data out invalid	200		135		ns	
69	PBDS high to PBAS high	15		15		ns	

MK68200 INPUT/OUTPUT AC ELECTRICAL CHARACTERISTICS

			4 1	ИHz	6 1	ИHz		
NO.	DESCRIPTION		MIN	MAX	MIN	MAX	UNITS	NOTES
70	[STRH, STRĹ, TAI, TBI, NMI	5		5		state	1
		For XI0	3		3		times	
71	Input data setup to falling edge of STRH, STRL		15		10		ns	
72	Input data hold from the falling edge of STRH, STRL		60		40		ns	
73	RDYH, RDYL low time		1	3	1	3	state times	1
74	Delay from STRH, STRL high to RDYH, RDYL low			110		75	ns	
75	Delay from data valid to RDYH, RDYL high (output mode)			3		3	state times	1
76	Delay from STRH hi (bidirectional mode)	gh to data out		90		60	ns	
77	Port 0 data hold tim low (bidirectional mo		25		20		ns	
78	Delay to Port 0 float low (bidirectional mo			85		55	ns	
79	TCLK,RCLK period	as input	.250	DC	.167	DC		
	(asynchronous)	as output	.500	DC	.334	DC	μS	
	TCLK,RCLK period (synchronous)		1.0	DC	.667	DC		
80	TCLK, RCLK width Id	w as input	1	DC	1	DC	state	1
		as output	2	DC	2	DC	times	
81	TCLK, RCLK width hig	h as input	1	DC	1	DC	state	1
		as output	2	DC	2	DC	times	

MK68200 INPUT/OUTPUT AC ELECTRICAL SPECIFICATIONS

			4 MHz		6 MHz							
NO.	DESCRIPTION	MIN	MAX	MIN	MAX	UNITS	NOTES					
82	TCLK low to SO delay (sync mode)	TCLK as input	330		220		ne					
	delay (sync mode)	TCLK as output	75		50		ns					
83	SI to RCLK high	RCLK as input	30		20							
	setup time (sync mode)	RCLK as output	180		120		ns					
84	SI hold time from	RCLK as input	45		30							
	RCLK high (sync mode)	RCLK as output	0		0	<u> </u>	ns					

NOTES

- One state time is equal to one-half of the instruction clock (PHI 1) period.
- For the private bus case, the signals referenced apply to the equivalent private bus signals.

TEST LOAD 1 IS APPLICABLE TO ALL PINS EXCEPT P1-12 AND P1-8.




Figure 19. Output Test Load




Figure 20. MK68200 AC Timing




Figure 21. MK68201 UPC Bus Timing (Fast Cycle)




Figure 22 . MK68201 UPC Bus Timing (Standard Cycle)




Figure 23. MK68201 UPC Bus Arbitration Timing




Figure 24. MK68211 GP Bus Timing (Fast Cycle)




Figure 25. MK68211 GP Bus Timing (Standard Cycle)




Figure 26. MK68211 GP Bus Timing (Interrupt Acknowledge Timing)




Figure 27. MK68211 GP Bus Arbitration Timing (Bus Grantor)




Figure 28. MK68211 GP Bus Arbitration Timing (Bus Requestor)




Figure 29. MK68200 Private Bus Timing (Fast Cycle)




Figure 30. Input/Output AC Timing (Data Input)




Figure 31. Input/Output AC Timing (Data Output)




Figure 32 . Input/Output AC Timing (Bidirectional I/O)






Figure 33. Input/Output AC Timing (Serial I/O)

PHYSICAL DIMENSIONS


MK68200 48-Pin Plastic Dual-In-Line Package (N)





	MILLIMETERS		INC	HES
DIM.	MIN	MAX	MIN	MAX
A	61.468	62.738	2.420	2.470
В	14.986	16.256	0.590	0.640
С	13.462	13.97	0.530	0.550
D	3.556	4064	0.140	0.160
E	0.381	1.524	0.015	0.060
F	3048	3.81	0.120	0.150
G	1.524	2.286	0.060	0.090
Н	1.186	1.794	0.090	0.110
J	15.24	17.78	0.600	0.700
K	0.381	0.533	0.015	0.021
L	0.203	0.305	0.008	0.012
М	1.143	1.778	0.045	0.070

MK68200 48-Pin Ceramic Dual-In-Line Package (P)







	INC		
DIM.	MIN. MAX.		NOTES
A	.085	.190	
A ₁	.020	.070	1
В	.015	.023	
В,	.038	.060	
С	.008	.012	
D	2.370	2.430	
E	.595	.625	
E,	.580	.610	
	.590	.700	2
e ₁	.100		
L	.120	.170	
Q,	.010		
S	.035	065	

N	ОТ	E

- 1. Package stand off to be measured per JEDEC requirements.
- 2. Measured from centerline to centerline at lead tips.

MK68E200 84-Pin Ceramic Leadless Chip Carrier (E)





→ H <	→ g ←
вотте	OM

DIM.	INCHES		
DIM.	MIN	MAX	
Α	1.138	1.167	
В	1.138	1.167	
С	0.070	0.090	
D	0.080	0.110	
E	0.044	0.056	
F	0.044	0.056	
G	0.075	0.095	
Н	0.048	0.052	
J	0.033	0.039	
K	0.010	0.018	
L	0.495	0.505	
M	0.495	0.505	


ORDERING INFORMATION

There are two types of part numbers for the 68200 family of devices. The generic part number describes the basic device type, the amount of ROM and RAM, the desired package type, temperature range, power

supply tolerance, and expandable bus interface type. The device order number indicates the specific mask set Mostek will use to manufacture the device, along with package type, speed grade and temperature range.

Generic Part Number

An example of the generic part number is shown below:




NOTES

- 1. Available for emulator only.
- 2. Must be "0" when specifying the emulator.
- 3. Contact Mostek for availability.

Device Order Number

An example of the device order number is shown below:



NOTES

- 1. Available for emulator only.
- 2. Intended for prototype orders only.
- 3. Contact Mostek for availability.

PART NUMBER EXAMPLES (A	PART NUMBER EXAMPLES (A noninclusive list)			
MK68201/44N-04	Device Order Number = MK41XXXN-04 Speed = 4MHz Temperature = 0° to 70°C Package = 48 pin plastic RAM = 256 bytes ROM = 4096 bytes Bus = UPC			
MK68211/04N-06	Device Order Number = MK42002N-06 Speed = 6MHz Temperature = 0° to 70°C Package = 48 pin plastic RAM = 256 bytes ROM = None Bus = GP			
MK68E211/04E-14	Device Order Number = MK40010E-14 Speed = 4MHz Temperature = -40° to +85°C Package = 84 pin ceramic LCC RAM = 256 bytes ROM = None Bus = GP			
MK68E221/0CG-06	Device Order Number = MK40020G-06 Speed = 6MHz Temperature = 0° to 70°C Package = 84 lead PGA RAM = 1024 bytes ROM = None Bus = GP/UPC			

These specifications are subjet to change without notice.
Please inquire with our sales offices about the availability of the different products.

Printed in France

16-BIT SINGLE CHIP MICROCOMPUTERS


MK68HC201/MK68HC211/MK68HC221

ADVANCE INFORMATION

FEATURES

- performance, 16-bit high single-chip microcomputer
- Modular architecture
- Power saving stop and idle modes
- 14 address and data registers - Eight 16-bit or sixteen 8-bit data registers
- Six 16-bit address registers
- Advanced 16-bit instruction set
- Bit, pyte and word operands
 - Nine addressing modes
- Byte and word BCD arithmetic
- High performance (10 MHz instruction clock)
 - 0.3 μs register-to-register move or add
 - $-2.1 \mu s 16 \times 16 multiply$
 - 2.3 µs 32/16 divide
- Available with 0 or 4k bytes of ROM
- 256 bytes of RAM
- Three 16-bit timers
 - Interval modes
 - Event modes
 - One-shot modes
 - Pulse and period measurement modes
- Serial channel
 - Double buffered receive and transmit
 - Asynchronous to 625Kbps
 - Synchronous to 2.5Mbps
 - Address wake-up recognition and generation
 - Internal/external baud rate generation
- · Parallel I/O on first version
 - Up to 40 pins
 - Direction programmable by bit
 - One 16-bit or 2 8-bit port(s) with handshaking
- Interrupt controller
 - 16 independent vectors on first version
 - Expandable to handle 64 independent in-
 - terrupts
 - Eight external interrupt sources
 - One non-maskable interrupt
 - Individual interrupt masking
- Optional external bus
 - 16-bit multiplexed address/data bus
 - Automatic bus request/grant arbitration

HCMOS




- Two control bus versions
 - 68000 compatible bus (UPC) (MK68HC201)
 - General Purpose bus (GP) (MK68HC211)
- Emulator version available
 - Added private bus
 - No on-chip ROM
 - 512 bytes on-chip RAM
 - GP or UPC bus version with one part
- (MK68HC221) • 16, 20, and 25 MHz time base versions produce 8, 10 and 12.5 MHz instruction clock rates respec-
 - Crystal or external TTL clock
- Single +5 volt po. er supply


tively

Plastic or Ceramic Chip carrier packaging

March 1987 - 1/73



PIN ASSIGNMENT



PIN DESCRIPTION

SINGLE-CHIP DESCRIPTION

Figure 1 illustrates the functions of specific pins for an MK68HC201 or MK68HC211, operating in a single-chip mode. When the device is operating in one of the expanded bus modes, the pins on Port 0 become the multiplexed address/data bus, and the upper half of

Port 1 becomes the control signals (GP or UPC) for the bus. The following description applies to the pins only when the device is used in the non-expanded or single-chip mode. Descriptions of the pin functions for the expanded bus modes are in the Expanded Bus Operation section of this data sheet.




Figure 1. MK68HC201, MK68HC211 Logical Pinout, Single-Chip Mode

MNEMONIC	PIN FUNCTIONS FOR SINGLE-CHIP OPERATION
V _{CC}	Supply voltage 4.5 to 5.5 V
GND	Ground
RESET	Reset (input, active low) - RESET input overrides ongoing execution (including interrupts) and resets the chip to its initial power-up condition. RESET cannot be masked.
CLKOUT	Clock Output (output) - CLKOUT will output the instruction clock rate, which is one-half of the frequency provided on CLK1 and CLK2.
CLK1, CLK2	Time base inputs (inputs) - CLK1 and CLK2 may be connected to a crystal, or CLK1 may be connected to an external TTL-compatible oscillator while CLK2 is left floating.
NMI	Non-maskable interrupt (input, active low, negative edge triggered) - The NMI request line has a higher priority than all of the maskable interrupts. NMI is always enabled regardless of the state of the L1E (Level 1 Interrupt Enable) bit in the Status Register.
MODE	Mode (input) - The MODE pin has three states, which select fully expanded external bus, partially expanded external bus, or no expanded bus (single-chip configuration).
P0-0 - P0-15	Port 0 (input/output) - Each bit in Port 0 may be individually programmed for general purpose input or output. Port 0 also has several handshaking modes to allow parallel, asynchronous communication with other devices. The high and low bytes may be programmed individually or jointly to be inputs, outputs, or bidirectional.
P1-0 - P1-15	Port 1 (input/output) - Each of the 16 bits in Port 1 may be individually programmed for input or output. Additionally, the lowest seven bits of Port 1 may be programmed to serve specific alternate functions as shown below.
P1-6/XI2	External Interrupt 2 (input, rising or falling edge triggered) - The programmer may select the rising or falling edge as active for XI2.

MK68HC200

MNEMONIC	PIN FUNCTIONS FOR SINGLE-CHIP OPERATION
P1-5/XI1	External Interrupt 1 (input, falling edge triggered) - The XI1 may be used to interrupt the MK68HC200 on the falling edge of an input pulse.
P1-4/XI0	External Interrupt 0 (input, low level triggered) - The XI0 interrupt input is level triggered (unlike XI1 and XI2). It may be used to produce an internally vectored interrupt or to cause an external fetch of an interrupt vector number when the MK68HC200 is used in an expanded mode with the GP bus.
P1-3/SI	Serial Input (input, active high) - SI is used to receive serial data when the receiver is enabled.
P1-2/RCLK	Receive Clock (input/output, active high) - Depending on the mode programmed, RCLK can be used by the serial port as either an input or an output pin. When used as an input pin, RCLK provides the receive clock and/or the transmit clock. When RCLK is not providing the transmit or receive clock, it can be used as an output for Timer C. In this mode, the receive clock is being provided by Timer C.
P1-1/TCLK	Transmit Clock (input/output, active high) - Depending on the mode programmed, TCLK can be used by the serial port as either an input or an output pin. When used as an input pin, TCLK provides the transmit clock. When TCLK is not providing the transmit clock, it can be used as an output for the Timer C. In this mode, the transmit clock is being provided by either Timer C or RCLK.
P1-0/SO	Serial Output (output, active high) - SO is used to transmit serial data when the transmitter is enabled.
P4-8 - P4-15	Port 4 (inputs and outputs) - P4-8, P4-9, P4-14, and P4-15 may be used as general purpose outputs, and P4-10, P4-11, P4-12, and P4-13 may be used as general purpose inputs. Interrupts may be generated on the positive transitions on P4-10 and P4-11. Depending on the mode selected, interrupts may be generated on the positive or the negative transitions on P4-12, and they may be generated on the positive, negative or combined transitions on P4-13. Additionally, these bits may be programmed to serve specific alternate functions, as listed below.
P4-15/TAO	Timer A Output (output) - TAO may be programmed for special functions in the interval, event, and pulse/period modes for Timer A. In the interval mode, TAO's state is determined by the Timer A latch (high and low) that is currently active. That is, if the counter is using the high latch for comparison, TAO is high. In the event mode, TAO is initialized to a "1" state and toggles each time the counter matches the Timer A high latch. In the pulse/period modes, TAO is initialized to a "1" state and toggles on positive transitions on TAI.
P4-14/TBO	Timer B Output (output) - TBO may be programmed for special functions in the interval and one-shot modes for Timer B. In the interval mode, TBO is initialized to a "1" state and toggles each time the counter matches the Timer B latch value. In the one-shot modes TBO is initialized to a "1" state, and the counter begins counting in response to the occurrence of an active edge on TBI. TBO will not go low until the counter matches the value loaded into the Timer B latch.
P4-13/TAI	Timer A Input (input, positive and/or negative edge triggered) - TAI may be programmed for special functions in the event mode or the pulse/period modes for Timer A. In the event mode, the counter is incremented on each active transition (positive or negative edge programmable) on TAI. In the pulse/period modes, the counter measures the time during which the signal on TAI remains high and low.
P4-12/TBI	Timer B Input (input, positive or negative edge triggered) - TBI may be programmed for special functions for the Timer B one-shot modes. In the one-shot modes, TBI acts as a trigger input.
P4-11/STRH, P4-10/STRL	Strobe High Byte, Strobe Low Byte (input, active high) - STRH and STRL are both used for input, output and bidirectional handshaking on Port 0. These signals are issued by the peripheral to acknowledge the receipt of data made availal le by the MK68HC200, or are issued by the peripheral to load data from the peripheral into the Port 0 input register.
P4-9/RDYH, P4-8/RDYL	Ready High Byte, Ready Low Byte (output, active high) - RDYH and RDYL are used for input, output, and bidirectional handshaking on Port 0. The ready signal goes active to indicate that peripheral data is stable and ready for transfer to the peripheral or is used when Port 0 is empty and is ready to accept data from the peripheral.

GENERAL DESCRIPTION

MK68HC200 designates a series of new highperformance, 16-bit, single-chip microcomputers from Thomson Components - Mostek Corporation. Implemented in 1.5 micron HCMOS technology, they incorporate an architecture designed for superior performance in computation-intensive control applications. A modern, comprehensive instruction set (which features both high speed execution and code space efficiency) is combined on-chip with extensive, flexible I/O capabilities. On-chip RAM and optional on-chip ROM are provided with a full 64K byte addressing space.

The MK68HC200 can be used to design a true appli-

cation specific microcontroller. The circuit is partitioned into three major functional blocks: CPU, memory, and I/O. The CPU is the core of the circuit and communicates with the memory via the memory address and data bus, and with the I/O via the I/O bus. New I/O or memory modules can be designed and added to the CPU core to customize the MK68HC200 for a particular application. The initial product offerings in the MK68HC200 family will contain I/O and memory features listed above. This is consistent with the features available on the NMOS MK68200. Future product offerings will contain various assortments of on-chip I/O and memory modules.




Figure 2. MK68HC200 - Modular Architecture Concept

FUNCTIONAL DESCRIPTION

MK68HC200 APPLICATIONS

The MK68HC200 is designed to serve the needs of a wide variety of control applications, which require high performance operation with a minimal parts count implementation. Industrial controls, instrumentation, and intelligent computer peripheral controls are all examples of applications served by the MK68HC200. High speed mathematical ability, rapid I/O addressing and interrupt response, and powerful bit manipulation instructions provide the necessary tools for these applications. In addition to its single-chip microcomputer configuration, both distributed intelligence and parallel multiprocessing system configurations are supported by the MK68HC200, as illustrated in Figures 9 and 10.

In applications requiring loosely-coupled distributed intelligence, several MK68HC200's may be interconnected on a common serial network. The on-chip USART supports a wake-up mode in which an additional bit is appended to the data stream to distinguish a serial data word as address or data. The wake-up logic prevents the serial channel from generating interrupts unless certain criteria have been met. The wake-up options available are: Wake-up on any address or data character, wake-up on any address, or wake-up on address match.

Alternately, the MK68HC200 may be configured as an expandable CPU device which can access external memory and I/O resources. In this operating mode, parallel I/O pins are replaced by multiplexed address/data and control lines. Bus arbitration logic is incorporated on the chip to support a direct interface in parallel shaded bus multiprocessor system configurations. Two versions exist which support two types of control signals present on the expanded bus configuration.

The General Purpose (GP) bus option allows the MK68HC200 to operate either as an executive or a peripheral processor. As an executive processor, the MK68HC200 can control an external system bus and grant the use of it to requesting devices, such as DMA controllers and/or peripheral processors. As a peripheral control processor, the MK68HC200 can provide intelligent local control of an I/O device in a computer system and, thereby, relieve the executive processor of these taks. In this configuration, the MK68HC200 has the capability of effectively performing DMA transfers between system memory and the I/O device. The onchip resources of ROM, RAM, and I/O are accessed within the MK68HC200 without affecting utilization of the shared system bus. Therefore, only external communications compete for bus bandwidth.

The Universal Peripheral Controller (UPC) bus option supports a direct interface to a 68000 executive processor. Thus, the MK68HC200 can be used as a costeffective intelligent peripheral controller in 68000 systems. The UPC version's direct bus interface to the 68000 makes the MK68HC200 particularly well-suited for performing many intelligent I/O functions in a 68000 system. For example, since the MK68HC200 includes both a serial channel and an external bus capable of performing DMA transfers, it can be programmed to act as serial protocol controller with DMA capability.

For additional information on the MK68HC200 refer to the MK68HC200 Principles of Operation Manual, publication number 4430196.

PROCESSOR ARCHITECTURE


The MK68HC200 microcomputer contains an advanced processor architecture, combining the best properties of both 8- and 16-bit processors. A large majority of instructions operate on either byte or word operands.

REGISTERS


The MK68HC200 register set includes three system registers, six address registers, and eight data registers. The three 16-bit system registers (Figure 3) include a Program Counter, a Status Register, and a Stack

Pointer. The six address registers may be used either for 16-bit data or for memory addressing. The eight 16-bit data registers are used for data and may be referenced as sixteen 8-bit registers, providing great flexibility in register allocation.

DATA REGISTERS:



ADDRESS REGISTERS:



SYSTEM REGISTERS:




Figure 3. Register Set

ADDRESSING

The MK68HC200 directly addresses a 64K byte memory space, which is organized as 32K 16-bit words. The memory is byte-addressable, but most transfers occur 16 bits at a time, for increased performance over 8-bit microcomputers. All input/output is memory-mapped, and the on-chip I/O is situated in the top 1K bytes of the address space. In the single-chip mode, all resources including ROM, RAM, and I/O, are accessed via an internal or private bus. The memory map, which is accessed by this bus in the single-chip mode, is depicted in Figure 4. Note on-chip RAM always begins at \$FBFF and extends downward. ROM always begins at zero and extends upward.

Nine addressing modes provide ease of access to data in the MK68HC200, as depicted in Table 1. The four register indirect forms utilize the address registers and the Stack Pointer and support many common data structures such as arrays, stacks, queues, and linked lists. I/O Port addressing is a short form addressing mode for the first 16 words of the I/O port space and allows most instructions to access the most often referenced I/O ports in just one word. Many microcomputer applications are I/O intensive and short, fast addressing of I/O has a significant impact on performance.

Table 1. Addressing Modes

Register
Register Indirect
Register Indirect with Post-increment
Register Indirect with Pre-decrement
Register Indirect with Displacement
Program Counter Relative
Memory Absolute
Immediate
I/O Port




Figure 4. Addressing Space For Single-Chip Configuration

INSTRUCTION SET

The MK68HC200 instruction set has been designed with regularity and ease of programming in mind. In addition, instructions have been encoded to minimize code space, a feature which is especially important in single-chip microcomputers. Small code space is related to execution speed, and most instructions execute in either three or six instruction clock periods. See Table 2

In addition to operations on bytes and words, the MK68HC200 has rapid bit manipulation instructions that can operate on registers, memory, and ports. The bit to be affected may be an immediate operand of the instruction, or it may be dynamically specified in a register. Operations available include bit set, clear, test,

change, and exchange; and all bit operations perform a bit test as well. Since each instruction is indivisible, this provides the necessary test-and-set function for the implementation of semaphores.

The MOVE group of instructions has the most extensive capabilities. A wide variety of addressing mode combinations is supported including memory-to-memory transfers. A special move multiple is included to save and restore a specified portion of the registers rapidly.

In total, the MK68HC200 instruction set provides a programming environment, similar to the 68000, which has been optimized for the needs of the single-chip microcomputer marketplace. A summary of the instruction set is provided in Table 3.

Table 2. Instruction Execution Times

Instruction Type	Clock Periods	with 8 MHz	Execution Time with 10 MHz Clock (μs)	Execution Time with 12.5 MHz Clock (μs)
Move Register-to-register	3	0.38	0.30	0.24
Add Register-to-register (binary or BCD)	3	0.38	0.30	0.24
Move Memory-to-register	6	0.75	0.60	0.48
Add Register-to-memory	9	1.13	0.90	0.72
Multiply (16 × 16)	21	2.63	2.10	1.68
Divide (32/16)	23	2.88	2.30	1.84
Move Multiple (save or restore all registers)	55	6.88	5.50	4.40

Table 3. Instruction Set Summary

	1		
INSTRUC-	DECORIDETION	INSTRUC-	DECORURTION
TION	DESCRIPTION	TION	DESCRIPTION
ADD	ADD	JMPA	JUMP ABSOLUTE
ADD.B	ADD BYTE	JUMPR	JUMP RELATIVE
ADDC	ADD WITH CARRY	LIBA	LOAD INDEXED BYTE ADDRESS
ADDC.B	ADD WITH CARRY BYTE	LINK	LINK
AND	LOGICAL AND	LIWA	LOAD INDEXED WORD ADDRESSED
AND.B	LOGICAL AND BYTE	LSR	LOGICAL SHIFT RIGHT
ASL	ARITHMETIC SHIFT LEFT	LSR.B	LOGICAL SHIFT RIGHT BYTE
ASL.B	ARITHMETIC SHIFT LEFT BYTE	MOVE	MOVE
ASR	ARITHMETIC SHIFT RIGHT	MOVE B	MOVE BYTE
ARS.B	ARITHMETIC SHIFT RIGHT BYTE	MOVEM	MOVE MULTIPLE REGISTERS
BCHG	BIT CHANGE	MOVEM.B	MOVE MULTIPLE REGISTERS BYTE
BCLR	BIT CLEAR	MULS	MULTIPLY SIGNED
BEXG	BIT EXCHANGE	MULU	MULTIPLY UNSIGNED
BSET		NEG	NEGATE
BTST	BIT SET BIT TEST	NEG.B	NEGATE BYTE
CALLA		NEG.B NEGC	NEGATE BYTE NEGATE WITH CARRY
	CALL ABSOLUTE		
CALLR	CALL RELATIVE	NEGC.B	NEGATE WITH CARRY BYTE
CLR	CLEAR	NOP	NO OPERATION
CLR.B	CLEAR BYTE	NOT	ONE'S COMPLEMENT
CMP	COMPARE	NOT.B	ONE'S COMPLEMENT BYTE
CMP.B	COMPARE BYTE	OR	LOGICAL OR
DADD	DECIMAL ADD	OR.B	LOGICAL OR BYTE
DADD.B	DECIMAL ADD BYTE	POP	POP
DADDC	DECIMAL ADD WITH CARRY	POPM	POP MULTIPLE REGISTERS
DADDC.B	DECIMAL ADD WITH CARRY BYTE	PUSH	PUSH
DI	DISABLE INTERRUPTS	PUSHM	PUSH MULTIPLE REGISTERS
DIVU	DIVIDE UNSIGNED	RET	RETURN FROM SUBROUTINE
DJNZ	DECREMENT COUNT AND JUMP	RETI	RETURN FROM INTERRUPT
	IF NON-ZERO	ROL	ROTATE LEFT
DJNZ.B	DECREMENT COUNT BYTE AND	ROL.B	ROTATE LEFT BYTE
	JUMP IF NON-ZERO	ROLC	ROTATE LEFT THROUGH CARRY
DNEG	DECIMAL NEGATE	ROLC.B	ROTATE LEFT THROUGH CARRY
DNEG.B	DECIMAL NEGATE BYTE		BYTE
DNEGC	DECIMAL NEGATE WITH CARRY	ROR	ROTATE BYTE
DNEGC.B	DECIMAL NEGATE WITH CARRY	ROR.B	ROTATE RIGHT BYTE
	BYTE	RORC	ROTATE RIGHT THROUGH CARRY
DSUB	DECIMAL SUBTRACT	RORC.B	ROTATE RIGHT THROUGH CARRY
DSUB.B	DECIMAL SUBTRACT BYTE		BYTE
DSUBC	DECIMAL SUBTRACT WITH CARRY	STOP	STOP
DSUBC.B	DECIMAL SUBTRACT WITH CARRY	SUB	SUBTRACT
	BYTE	SUB.B	SUBTRACT BYTE
EI	ENABLE INTERRUPTS	SUBC	SUBTRACT WITH CARRY
EOR	EXCLUSIVE OR	SUBC.B	SUBTRACT WITH CARRY BYTE
EOR.B	EXCLUSIVE OR BYTE	TEST	TEST
EXG	EXCHANGE	TEST.B	TEST BYTE
EXG.B	EXCHANGE BYTE	TESTN	TEST NOT
EXT	EXTEND SIGN	TESTN.B	TEST NOT BYTE
HALT	HALT	UNLINK	UNLINK
IDLE	IDLE		

INPUT/OUTPUT ARCHITECTURE

The I/O capabilities of the MK68HC200 are extensive, encompassing timers, a serial channel, parallel I/O, and an interrupt controller. All of these devices are accessible to the programmer as ports within the top 1K bytes of the address space, and the most commonly accessed ports may be accessed with the short port addressing mode. A description of these ports is given in Table 4.

In total, 40 pins of the 48 are used for I/O, and their functions are highly programmable by the user. In particular, many pins can perform multiple functions, and the programmer selects which ones are to be used. For example, TAI may be used as an input for Timer A, an interrupt source, or a general purpose input pin. The interrupt source may be selected simultaneously with either of the other functions.

Table 4. Port Descriptions

DODT	4000000	DE AD AVDITE	BYTE-	T.W.O.T.O.N
PORT	ADDRESS	READ/WRITE	ADDRESSABLE	FUNCTION
0	\$FC00	READ/WRITE	YES	16 EXTERNAL I/O PINS OR ADDRESS/DATA BUS
1	\$FC02	READ/WRITE	YES	16 EXTERNAL I/O PINS (INCLUDING INTERRUPT SERIAL I/O PINS, AND BUS CONTROL)
2	\$FC04	_	_	(RESERVED)
3	\$FC06	LOW BYTE: READ/WRITE HIGH BYTE: READ	YES	SERIAL TRANSMIT (LOW BYTE) AND RECEIVE (HIGH BYTE) BUFFER
4	\$FC08	INPUTS: READ ONLY OUTPUTS: READ/WRITE	NO	8 EXTERNAL I/O PINS (TIMER CONTROL AND PORT 0 HANDSHAKE CONTROL)
5	\$FC0A			(RESERVED)
6	\$FC0C	_	'	(RESERVED)
7	\$FC0E	READ/WRITE	NO	INTERRUPT LATCH REGISTER
8	\$FC10	READ/WRITE	NO	INTERRUPT MASK REGISTER
9	\$FC12	STATUS: READ ONLY CONTROL: READ/WRITE	NO	SERIAL I/O RECEIVE CONTROL AND STATUS
10	\$FC14	STATUS: READ ONLY CONTROL: READ/WRITE	NO	SERIAL I/O TRANSMIT CONTROL AND STATUS
.11	\$FC16	READ GETS COUNTER WRITE GOES TO LATCH	NO	TIMER B LATCH
12	\$FC18	READ GETS COUNTER OR LATCH WRITE GOES TO LATCH READ GETS COUNTER	NO	TIMER A, LOW LATCH
13	\$FC1A	OR LATCH WRITE GOES TO LATCH	NO	TIMER A, HIGH LATCH
14	\$FC1C	READ/WRITE	NO	TIMER AND HANDSHAKE CONTROL
15	\$FC1E	STATUS: READ ONLY CONTROL: READ/WRITE	NO	EXPANDED BUS CONTROL AND STATUS
16	\$FC20	READ/WRITE	NO	PORT 0 DIRECTION CONTROL (DDR0)
17	\$FC22	READ/WRITE	NO	PORT 1 DIRECTION CONTROL (DDR1)
18	\$FC24	READ/WRITE	NO	SERIAL I/O MODE AND SYNC REGISTER
19	\$FC26	READ GETS COUNTER WRITE GOES TO LATCH AND COUNTER	NO	TIMER C LATCH

TIMERS

The MK68HC200 includes three on-chip timers, each with unique features. They are denoted Timer A, Timer B, and Timer C. All three timers are a full 16 bits in width, and count at the instruction clock rate of the MK68HC200 processor. Thus, this rate provides a resolution equal to the instruction clock period (tc) of the MK68HC200. The maximum count interval is equal to tc +2¹⁶. Each timer has the capability to interrupt the processor when it matches a predetermined value stored in an associated latch.

Timer A is capable of operating in interval, event, or two pulse/period modes. There is one 16-bit counter and two 16-bit latches, a high latch (Port 13), and a low latch (Port 12), associated with Timer A. Once Timer A is initialized in the interval mode, the counter is reset, then increments at the instruction clock rate until the value loaded into the high latch is reached. The counter is then reset, increments until the low latch value is reached, and the cycle is repeated. In the event mode, the counter is incremented for every active edge on TAI (programmable as positive or negative) until the value in the high latch is reached. The counter is then reset, and the cycle repeats. In the pulse/period modes, the times are measured during which the applied pulse stays high and low. The counter is reset on the occurrence of any transition on TAI, and increments at the instruction clock rate until the occurrence of the next transition. The value in the counter at the end of the high level or low level time is loaded into the appropriate latch. Interrupts may be generated each time the counter reaches the high latch or low latch value in the interval mode or when the counter reaches the high latch in the event mode. Also, an interrupt is generated

whenever the counter overflows. See the Pin Description section of the data sheet for TAI and TAO functions in the various Timer A modes.

Timer B is capable of operating in interval or one-shot modes. There is one 16-bit counter and one 16-bit latch (Port 11) associated with Timer B. In the interval mode. the counter is initially reset and incremented at the instruction clock rate until the value in the latch is reached. The counter is then reset, and the cycle repeats. In the one-shot modes, the counter begins incrementing in response to an active transition (programmable as positive or negative) on TBI. The counter is reset when the value in the Timer B latch is reached. In the retriggerable one-shot mode, active transitions on TBI always cause the counter to reset and begin incrementing. In the non-retriggerable one-shot mode, active transitions on TBI have no effect until the counter reaches the latch value. Interrupts may be generated each time the counter reaches the latch value. See the Pin Description section of this data sheet for TBI and TBO functions in the various Timer B modes.

Timer C has a 16-bit down counter and latch (Port 19) associated with it and operates only in the interval mode. The output of Timer C toggles each time the counter value rolls over from 0 to the latch value and may be used to internally supply the baud rate clock for the serial port. Also, an interrupt may be generated each time the counter rolls over to the latch value. Timer C may be output on the TCLK pin (P1-3), depending on the mode programmed.

A detailed description of the Timer Control Port is given on the next page.

Table 5. Timer Modes

Timer	Modes
Α	Interval
Α	Event
Α	Pulse Width and Period Measurement
В	Interval
В	Retriggerable One-shot
В	Non-retriggerable One-shot
С	Interval
С	Baud Rate Generation

PORT 14—Timer Control Register; read/write \$FC1C

		RE	ESERV	ED	1	T C E	T C O C	T A M 1	T A M 0	T A E	T A I C	T A O C	T B M 1	Т В М 0	T B E	T B I C
L	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

TCE (Timer C Enable control)

- 0 = Disables Timer C; all operations are inhibited, and the timer counter is initialized.
- 1 = Enables Timer C; the timer begins operation as defined by the other Timer C control bits.

TCOC (Timer C Output control)

- 0=When TCO (Port 18) = 1, TCLK is selected for use as a general purpose I/O pin.
- 1 = When TCO (Port 18) = 1, TCLK is selected for use as an output for Timer C.

TCOC has no effect when TCO (Port 18) = 0.

TAM1, TAM0 (Timer A Mode control) These bits select the operating mode of Timer A as follows.

TAMO	MODE
0	Interval
1	Event
0	Pulse/period 1
1	Pulse/period 2
	0 1 0

TAE

(Timer A Enable control)

- 0= Disables Timer A; all Timer A operations are inhibited, and the timer counter is initialized.
- 1= Enables Timer A; the timer begins operation as defined by the other Timer A control bits.

TAIC

(Timer A Input control)

- 0= Selects a negative transition as the active edge for TAI.
- 1= Selects a positive transition as the active edge for TAI.

TAOC

(Timer A Output control)

- 0= Selects TAO as a general purpose output pin.
- 1= Selects TAO as an ouput pin associated with Timer A; TAO is initialized low when TAOC is a one and TAE is zero.

TBM1, TBM0 (Timer B Mode control) These bits select the operating mode of Timer B as described below.

TBM1	TBM0	MODE
0	0	Interval 0
		(TBO is not rised)
0	1	Interval 1
		(TBO is used)
1	0	Retriggerable one-shot
1	1	Non-retriggerable one-shot

TBE

(Timer B Enable control)

0= Disables Timer B; all operations are inhibited, and the timer counter is initialized.

1= Enables Timer B; the timer begins operation as defined by the other Timer B control bits.

TBIC

(Timer B Input control)

- 0= Selects a negative transition as active on TBI.
- 1= Selects a positive transition as active on TBI.

INTERRUPT CONTROLLER

The MK68HC200 interrupt controller provides rapid service of up to 15 interrupt sources, each with a unique internal vector. The lowest 16 words of the address space contain the starting addresses of the service routines of each potential interrupt source and reset, as shown in Figure 5.

Interrupt sources and RESET are prioritized in the order shown in Figure 5, with RESET having the highest priority. When an interrupt is pending it sets the corresponding bit in the interrupt latch located in Port 7 NMI is the only non-maskable interrupt. All of the other sources share an interrupt enable bit in the processor

Status Register. This bit is automatically cleared whenever an interrupt is acknowledged. Also, each of these sources has a corresponding individual mask bit located in Port 8. This feature allows selective masking of particular interrupts, including the ability to choose (with minimal software overhead) any priority scheme desired. In fact, 15 levels of nested priority may be programmed.

Note that the XI2 interrupt is detected on either a rising or falling edge, depending upon the status of the XI2C bit (bit 12 in Port 14). An interrupt will be generated on the falling edge if this bit is set to a "0"; however, if the bit is set to a "1", an interrupt will be generated on the rising edge.

PORT 7 —Interrupt Latch Register; read/write \$FC0E

r e s	N M I	S P A R E	X 1 2	S T R L	T A O I	T A I	S T R H	R S C I	R N I	X I 1	T B O I	T B I	X 1 0 1	X M T	T C I
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

PORT 8 —Interrupt Mask Register; read/write \$FC10

(re	s)	S P A R E	X I 2 M	S T R L M	T A O M	T A I M	S T R H M	R S C M	R N M	X I 1 M	T B O M	T B I M	X I 0 M	X M T M	T C M
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

VECTOR NUMBER	NAME	MNEMONIC	VECTOR LOCATION	
0	RESET	RESET	0000	157510
1	NON-MASKABLE INTERRUPT	NMI	0002	LEVEL 2
2	SPARE	SPARE	0004	
3	EXTERNAL INTERRUPT 2	XI2	0006	
4	STROBE LOW	STRL	0008	
5	TIMER A OUTPUT	TAO	000A	
6	TIMER A INPUT	TAI	000C	
7	STROBE HIGH	STRH	000E	
8	RECEIVE SPECIAL CONDITION	RSC	0010	LEVEL 1
9	RECEIVE NORMAL	RN	0012	LEVEL
Α	EXTERNAL INTERRUPT 1	XI1	0014	
В	TIMER B OUTPUT	TBO	0016	
С	TIMER B INPUT	TBI	0018	
D	EXTERNAL INTERRUPT 0	XI0	001A	
E	TRANSMIT	XMT	001C	
F	TIMER C	TC	001E	

Figure 5. Interrupt and Reset Vectors

SERIAL CHANNEL

The serial channel on the MK68HC200 (Figure 6) is a full-duplex USART with double buffering on both transmit and receive. Port 3 High Byte is the Receive Buffer, and Port 3 Low Byte is the Transmit Buffer.

Word length, parity, stop bits, and modes are fully programmable. The asynchronous mode supports bit rates up to 781 Kbps with an external clock and up to 390Kbps with an internal clock. The byte synchronous mode operates up to 3.125Mbps with either an internal or an external clock.




Figure 6. Serial Channel

In addition to the typical USART functions, the serial channel can operate in a special wake-up mode with a wake-up bit appended to each data word, as illustrated in Figure 7. This wake-up bit is used to differentiate normal data words and special address words. The receiver can be programmed to receive only address words or only address words with a specific data value. In this way, the processor can be interrupted only when

it receives its particular address and can then change mode to receive the following data words. Wake-up capability is especially useful when several MK68HC200 microcomputers are interconnected on one serial link

A detailed description of the serial channel control ports is given on the following pages.



Figure 7. Serial Frame Format

PORT 9 - Serial I/O Receive Control and Status Register;

\$FC12

High byte: control register; read/write Low byte: status register; read only

R E	S	R W 1	R W 0	R C	S I S	(re	es)	B F	O E	P E	F E	SF / AF	B R K	(re	es)
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bit Descriptions:

RF

(Receiver Enable control)

0 = Disabled; all status flags cleared.

1 = Enabled.

(Ignore Syncs control)

0 = Disabled; interrupts may occur on all characters received.

1 = Enabled; interrupts cannot occur on sync characters received after the sync match is found.

RW1, RW0 (Receiver Wake-up control)

The receiver wake-up control bits operate as follows.

MODE	RW1	RW0	WAKE-UP	BUFFER LOADED	INTERRUPT GENERATED
No Wake up	0	0	no	any character	RN
Wake-up on Any Character	0	1	yes	any character	RN
Wake-up on Address Match	1	0	yes	address match	RSC
Wake-up on Any Address	1	1	yes	any address	RSC

(Receive Clock control)

- 0 = Selects external receive clock applied on RCLK.
- 1 = Selects internal clock from the on-chip baud rate generator (Timer C) for the receive clock.

This bit is ignored when either the TCO bit or the LM (Loopback Mode) bit is set.

SIS		
(Single	Interrupt	Select
control)		

- 0 = Separate vectors are generated for the Receive Normal and the Receive Special Condition interrupts
- 1 = The Receive Normal vector is generated for all receive character interrupts.

BF (Buffer Full status)

- 0 = Receive data buffer empty, cleared when receive buffer is read
- 1 = Receive buffer full; set when an incoming word is loaded into the receive data buffer.

OE (Overrun Error status)

- 0 = No overrun error; cleared when the status register is read.
- 1 = Overrun error; set when a new word has been received and the previous word has not been read from the receive data buffer.

PE (Parity Error status)

- 0 = No Parity Error; cleared when the status register is read.
- 1 = Parity Error; set when a parity error has been detected on an incoming character in the data stream.

FE (Frame Error status)

- 0 = No frame error; cleared when the status register is read.
- 1 = Frame error; set when a word is transferred to the receive data and no stop bit has been recognized.

The FE flag applies to async formats only.

SF/AF (Sync Found or Address Found status)

.....

This flag is used for both sync character match conditions and address found conditions in some wake-up modes as follows. SS stands for Sync Search mode.

	M	ODES		
SS	IS	RW1	RW0	CONDITIONS THAT SET SF/AF
1	x	x	x	Sync Found on any bit boundry
0	1	x	x	unaffected
0	0	0	0	unaffected
0	0	1	1	Any Address
0	0	1	0	Address Match
0	0	0	1	unaffected

PORT 10-Serial I/O Transmit Control and Status Register \$FC14

High byte: control register; read/write

Low byte: status register; read only

E	A T	L M	T W 1	T W 0	T C	P / S	r e s	B E	U E	E N D			reserve		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bit Descriptions:

(Transmitter Enable control)

- 0 = Disable the transmitter; any word being shifted out will continue until completion.
- 1 = Enable the transmitter.

ΑТ

(Automatic Turn Around control)

- 0 = No effect on TE or RE. 1 = Causes RE to be set to a "1"
 - and TE to be set to a "0" automatically at the end of a transmission.

LM

(Loopback Mode control)

- 0 = Disables loopback mode.
- 1 = Causes the transmitter output to be internally connected to receiver input. Also causes Timer C to be used for both the transmit and receive clocks regardless of the state of TC, RC, TCO, and TCOC.

TW1, TW0

(Transmit Wake-up control)

These bits provide control for wake-up operation as follows.

TW1 TWO OPERATION

0 1 Transmit Data 1 1 Transmit Address

0 Х No Wake-up

(Transmit Clock control)

- 0 = Selects the external clock signal applied on TCLK for the transmit clock.
- 1 = Selects the internal baud rate generator output (Timer C) for the transmit clock.

The TC bit is ignored if either the TCO bit or the LM bit is set.

P/S

(Previous/Sync control)

- 0 = Selects continuous transmission of the contents of the sync character register in the synchronous mode when there is no data to transmit.
- 1 = Selects continuous transmission of the transmit de'a buffer in synchronous mode when there is no data to transmit.

BE (Buffer Empty status)

- 0 = Transmit Buffer is full: reset to this condition after the transmit buffer is reloaded.
- 1 = Transmit Buffer is empty; set to this condition after the transmit buffer contents are transferred to the output shift register.

UF

(Underrun Error status)

- 0 = No underrun error: cleared following a read of the transmit buffer.
- 1 = Underrun error; set only in the synchronous mode when the last word has been shifted out and transmit buffer has not been reloaded.

END

(End of Transmission status)

- 0 = No end of transmission; cleared by enabling the transmitter.
- 1 = End of transmission detected; set when the transmitter is disabled and the last character has been shifted out.

PORT 18-Serial I/O Mode and Sync Register; read/write \$FC24

Α	W	W	S	Р	Р	Т	W	S	S	S	S	S	S	S	S
1	L	L	T	Α	Α	С	s	Υ	Υ	Υ	Υ	Y	Υ	Y	Y
S	1	0		R	R	0		N	N	N		N	N	N	N
	1			1	0			С	С	С	С	С	С	С	C
	}							7	6	5	4	3	2	1	0

8

13 Bit Descriptions:

A/S

15

(Asynchronous/Synchronous mode

11

10

control)

WL1, WL0 (Word Length control)

12

0 = Selects synchronous operation for the serial port; transmit and receive clocks are divided by 1.

0

1 = Selects asynchronous operation for serial port; transmit and receive clocks are divided by 16.

These two bits select the length of the data word as follows.

WL1	WLO	Word Length
0	0	8 bits
0	1	7 bits
1	0	6 bits
1	1	5 bits

This bit is only used in the asynchronous mode. It selects the number of stop bits transmitted.

ST	Number	of	Sto	Bits
0		1		
1		2		

(Stop Bit control)

PAR1, PAR0 (Parity control)

These two bits provide parity control for both the synchronous and asynchronous modes.

PAR1	PAR0	Parity
0	0	no parity
0	1	fixed "0" parity
1	0	odd parity
1	1	even parity

Note that even parity is defined such that the sum of the data and parity bits is even.

TCO (Timer C Output mode control)

0 = Disables Timer C output mode.

1= Enables Timer C output mode; disables Timer C's use as a baud rate generator when LM = 0; causes transmit and receive clocks to be internally connected to RCLK so that TCLK may be used either as general purpose I/O or as an output for Timer C.

WS (Wake-up Sense) The following table lists the effects of the WS bit.

ws	Wake-up bit	Meaning
0	0	Address Word
0	1	Data Word
1	0	Data Word
1	1	Address Word

SYNC7-SYNC0 (Sync character bits)

These eight bits are used to store the sync character or the device address for the wake-up mode.

PARALLEL I/O AND HANDSHAKING

Two 16-bit ports, P0 and P1, may be used for parallel I/O. If individual bits are desired, each of the 32 bits may be separately defined an input or output. This is achieved by setting the corresponding bits in the Data Direction Registers, Port 16 (Data Direction Register for Port 0) and Port 17 (DDR for Port 1). Bits may be grouped to provide the exact data widths desired.

Eight additional I/O bits are provided in Port 4. Bits 15, 14, 9 and 8 are output only, and bits 13, 12, 11 and 10 are input only.

Port 0 has the additional capability of operating under the control of external handshaking signals. Eight-bit or sixteen-bit sections of P0 may be individually controlled as input, output or bidirectional I/O. This is achieved by programming the handshake control bits as detailed below.

PORT 14— Handshake Control Register; read/write \$FC1C

Н	H	Н		H			T	Γ	1	!		1		Ţ	
M 2	M 1	M 0	res	E				TIME	ER CC	NTROI	_				
									L	L		1			1
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bit Descriptions:

HSE

(Handshake enable control)

0 = Handshaking is disabled. 1 = Handshaking is enabled.

HSM2, HSM1, HSM0 (Handshake Mode control) The handshake mode bits operate as follows:

HSM2	HSM1	HSM0	HIGH HANDSHAKE	LOW HANDSHAKE
0	0	0	Inactive	PLO or PO output
0	0	1	PHO output	PLO output
0	1	0	Inactive	PLO input
0	1	1	PHO input	PLO input
1	0	0	PHO input	PLO output
1	0	0	Inactive	PO input (word only)
1	1	0	PLO output	PLO input (bidirectional)
1	1	1	PO output	PO input (bidirectional)

Two pairs of Ready and Strobe signals, which are available as programmable options on Port 4, provide the necessary control for handshaking.

P4-9/RDYH, P4-8/RDYL

(Ready High Byte, Ready Low Byte)

Output, active high. RDYH and RHYL are used for input, output, and bidirectional handshaking on Port 0.

- Output mode: The ready signal goes active to indicate that the Port 0 output register has been loaded, and the peripheral data is stable and ready for transfer to the peripheral device.
- Input mode: The ready signal is active when the Port 0 input register is empty and is ready to accept data from the peripheral device.
- Bidirectional mode: The RDYH signal is active when data is available in Port 0 output register for transfer to the peripheral device. In this mode, data is not

placed on the Port 0 data bus unless STRH is active. The RDYL signal is active when the Port 0 input register is empty and is ready to accept data from the peripheral device.

P4-11/STRH, P4-10/STRL

(Strobe High Byte, Strobe Low Byte)

Input, active high. STRH and STRL are both used for input, output, and bidirectional handshaking on Port 0.

- Output Mode; The positive edge of this strobe is issued by the peripheral to acknowledge the receipt of data made available by the MK68HC200.
- Input mode: The strobe is issued by the peripheral to load data from the peripheral into the Port 0 input register. Data is latch. d into the MK68HC200 on the negative edge of this signal.
- Bidirectional mode: When the STRH signal is active, data from the Port 0 output register is gated onto the Port 0 bidirectional data bus.

The negative edge of STRH acknowledges the receipt of the output data. The negative edge of the signal applied to the STRL signal is used to latch input data into Port 0.

EXPANDED BUS OPERATION

When it is necessary to expand beyond the on-chip complement of RAM, ROM, or I/O, or when operation in a parallel multiprocessing system is desired, the MK68HC200 may be placed in an external bus mode. The MODE pin is used to select the expansion capability on power-up and reset to one of the following states:

MODE PIN

 V_{CC}

- No expansion (single chip mode)

GND - Partial Expansion CLKOUT - Full Expansion

By programming the appropriate bits in Port 15 (which are described below), the MK68HC200 may be reconfigured dynamically. In an expansion mode Port 0 becomes the 16-bit multiplexed address/data bus and eight bits from Port 1 become control signals which handle data transfer and bus arbitration. Sixteen lines are still available for I/O functions, including eight lines from Port 1 and all eights lines of Port 4. See figure 8 for the expanded bus pinout. The following page describes the functions of the expanded bus pins.

PORT 15— Expanded bus control and status register

\$FCIE

High byte: read/write Low byte: read only

S E G 1	S E G 0	B C K	F / S	E X P	F <u>/</u> P	(re	es)	UPC- GP	R <u>/</u> G		l	(rese	erved)	1	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bit Descriptions:

SEG1, SEG0 (Segment bits)

Used in the expanded bus mode when a reference is made to the DMA window. The contents of SEG1 and SEG0 are then output on pins AD15 and AD14, respectively.

BLCK

(Bus Lock control)

0 = Disables the bus lock function. 1 = Enables the bus lock function.

F/S (Fast/Standard timing control) 0 = Selects standard timing of read/write cycles on the external bus (4 clock periods).

1 = Selects fast timing of read/write cycles on the external bus (3 clock periods.)

EXP

(Expanded Mode control)

0 = Expanded mode is disabled. 1 = Expanded mode is enabled.

(Full/Partial control)

0 = Partial expand when EXP bit is set to 1. 1 = Full expand when EXP bit is set to 1.

0 = Part is programmed in GP mode.

UPC/GP (UPC/GP status)

1 = Part is programmed in UPC mode.

0 = Part is programmed bus grantor. 1 = Part is programmed bus r guestor.

(Request/Grant status)

MNEMONIC	PIN FUNCTIONS FOR EXPANDED BUS OPERATION (Common for GP and UPC options)
R/W	Read/Write (output, active high and low) - R/W determines whether a read or a write is being performed during the current bus cycle. It is stable for the entire bus operation. A high signal denotes a read, and a low signal denotes a write.
DTACK	Data Transfer Acknowledge (input, active low) - When the addressed device has either placed the requested read data on the bus or taken the write data from the bus, DTACK should be brought low to signify completion. The data portion of the bus cycle will be extended indefinitely until this signal is asserted. For systems using the GP bus, in which no devices need wait states, DTACK may be strapped low.
ĀS	Address Strobe (output, active low) - \overline{AS} is used to signify that the address is stable on the multiplexed bus. \overline{AS} is high at the beginning of each bus cycle, goes low after the address has stabilized, and returns to the high state near the end of the bus cycle.
MNEMONIC	PIN FUNCTIONS FOR UPC BUS OPERATION
ŪDS	Upper Data Strobe (output, active low) - $\overline{\text{UDS}}$ is used to signify the data portion of the bus cycle for the upper byte of the data bus. For read operations, $\overline{\text{UDS}}$ should be used by the external device to gate its most significant byte onto the multiplexed address/data bus. For writes, $\overline{\text{UDS}}$ signifies that the lower byte of the bus contains valid data to be written from the processor.
LDS	Lower Data Strobe (output, active low) - $\overline{\text{LDS}}$ is used to signify the data portion of the bus cycle for the lower byte of the data bus. For read operations, $\overline{\text{LDS}}$ should be used by the external device to gate its least significant byte onto the multiplexed address/data bus. For writes, $\overline{\text{LDS}}$ signifies that the lower byte of the bus contains valid data to be written from the processor.
BR	Bus Request (output, active low, open drain) - $\overline{\rm BR}$ goes low when the MK68HC200 requires external bus master status.
BG	Bus Grant (input, active low) - $\overline{\text{BG}}$ notifies that the MK68HC200 has been granted the external bus master status.
BGACK	Bus Grant Acknowledge (output, active low, open drain) - The MK68HC200 will assert BGACK when it assumes mastership of the system bus.
MNEMONIC	PIN FUNCTIONS FOR GP BUS OPERATION
P4-11/R/G	Request/ \overline{Grant} (input) - During reset, P4-11 served as the R/ \overline{G} input (0 = bus grantor, 1 = bus requestor). Following reset, and at all times during program execution, P4-11 may be used as a general purpose input pin.
DS	Data Strobe (output, active low) - \overline{DS} is used to signify the data portion of the bus cycle. For read operations, \overline{DS} should be used by the external device to gate its contents onto the multiplexed address/data bus. For writes, \overline{DS} signifies that valid data from the processor is on the bus.
HB	High Byte (output, active low) - \overline{HB} signifies that the upper byte of the data is to be read or written. \overline{HB} remains active for the entire bus cycle.
ĹΒ	Low Byte (output, active low) - \overline{LB} signifies that the lower byte of the data bus is to be read or written). \overline{LB} remains active for the entire bus cycle.
BUSIN	Bus Input (input, active low) - BUSIN provides either bus request or bus grant. When the MK68HC200 is the bus grant device, its BUSIN signal is a bus request input from a requesting device on the bus. When the MK68HC200 is a bus request device, its BUSIN signal is a bus grant from the granting device on the bus.
BUSOUT	Bus Output (output, active low) - BUSOUT provides the oppos te function of BUSIN. When BUSIN is a bus request signal, BUSOUT is a corresponding bus grant, and vice versa.




Figure 8. MK68HC201, MK68HC211 Logical Pinout Expanded Bus

As shown in figure 8, two different control bus versions are available: a Universal Peripheral Controller (UPC), and which generates 68000 compatible bus signals, and a General Purpose (GP) bus, which can be used to interface to a wide variety of existing microprocessor buses. With the selection of an expanded bus mode, the MK68HC200 can act either as a general purpose CPU chip (bus grant device) or as an intelligent peripheral I/O controller to a host CPU (bus request device). These two system configurations are illustrated in figures 9 and 10.

With the GP bus option, the user may configure the MK68HC200 in either of the two ways shown in figures 9 and 10. As a host CPU (Figure 9), the MK68HC200 bus arbitration logic causes the device to act as the system bus grantor. In other words, the MK68HC200 would have control of the system bus and would grant its use

to DMA devices or peripheral CPUs. Alternately the MK68HC200 may be configured as a peripheral CPU (Figure 10) that must issue a request to the bus grant device before being allowed to use the system bus. The selection of one of these two configurations is accomplished by the P4-11 pin at reset time. During reset, P4-11 serves as the R/G input (0 = bus grantor, 1 = bus requestor). Following reset and at all times during program execution, P4-11 may be used as a general purpose input pin.

With the GP bus opera ing in the host CPU configuration, the MK68HC200 may be used to interface with external memory and I/O devices in a manner that is analagous to any general purpose microprocessor. Additionally, the MK68HC200 retains its on chip RAM and I/O resources, with on-chip ROM as an option,




Figure 9 . Host CPU Hardware Configuration




Figure 10 . Peripheral I/O Controller Configuration

depending on the expansion configuration selected. BUSIN and BUSOUT are used to perform the bus arbitration handshake function, where BUSIN acts as the bus request input and BUSOUT as the bus grant output.

In the full expansion configuration, any on-chip ROM is disabled, and program memory starting at location \$0000 is located off-chip and is addressed via the expanded bus, as shown in Figure 12. In effect, the internal bus from locations \$0000-\$FAFF is mapped onto the external bus. In the partially expanded configuration (Figure 11), on-chip ROM may be accessed on the internal bus. To gain greater addressability in the partial expansion configuration, a scheme is implemented to allow access of a full 64K-byte address space in four segments on the expanded system bus through the 16K byte "window" on the internal bus. Basically, the most significant two bits of address on the expanded bus are replaced with two user-defined segment bits available to the programmer in the expanded bus control and status register, Port 15.

As a peripheral I/O controller, the MK68HC200 operates as a bus requestor that gains mastership of the system bus from the bus grant CPU. The GP bus version may be selected to implement this system configuration in cases where an interface to a general purpose CPU is desired. In this case, the BUSIN and BUSOUT lines are again used to perform the bus arbitration handshake function, where BUSOUT now acts as bus request output, and BUSIN acts as bus grant input. In this configuration, the MK68HC200 can conceivably act as a complete peripheral I/O control subsystem on a single chip, with 16 lines of I/O and its on-chip ROM, RAM, timers, and serial I/O performing the necessary interface to the I/O device. The UPC bus version provides the peripheral I/O control function with a direct interface to a 68000 bus grant CPU. Note that the UPC bus version can operate only as a bus request device. Once the MK68HC200 has gained mastership of the system bus via the 68000 bus arbitration handshake lines (BR, BG, and BGACK), it may proceed to perform DMA transfers and communicate with system memory or other I/O devices in the system.

As in the case of the GP bus grant configuration, the portion of the internal (or private) bus address space that is mapped onto the expanded bus when the part is operating as either a GP or a UPC bus request device is determined by the expansion configuration selected. In the partial expansion bus requestor case, the resulting memory map is identical to that shown for the GP bus grant configuration in Figure 11. During the time the MK68HC200 is executing its programs from ROM and accessing internal RAM and I/O resources, the expanded bus is held in a tri-state condition. The bus arbitration logic within the MK68HC200 monitors each

memory reference to detect external bus addresses (referenced in segments via the 16K byte DMA window). Whenever such an external reference occurs, the logic automatically holds the processor in a wait state as it proceeds to obtain mastership of the bus. When use of the system bus is obtained, the processor is allowed to continue the reference. This procedure is transparent to the programmer. In case of successive external references, the expanded bus is retained until an internal reference is encountered.

Finally, if the on-chip resources are insufficient to perform the control task in the bus requestor configuration, the internal bus address range (excluding on-chip RAM, I/O) may be mapped onto an external local bus, which is physically the same as the system bus but logically separated with bus buffers. This is the full expansion bus requestor configuration. The memory map for this configuration is shown in Figure 13. The bus arbitration sequence is performed only when the system bus is referenced through the DMA window. In this manner, the I/O subsystem is isolated from the host CPU.

When operating as a bus request device, it is possible to retain the external bus for an indefinite duration by using a bus lock feature. This will help facilitate the transfer of large blocks of data. Thus, the on-chip bus arbitration logic allows (with a minimum of hardware and software overhead) a maximum of concurrent processing in parallel, multiprocessing configurations. The bus lock feature may be used by the MK68HC200 in a bus grantor mode to keep any peripheral from gaining mastership of the bus.

In any of the GP expanded bus modes, the MK68HC200 may respond to peripheral devices on the expanded bus which generate an interrupt request on XI0. The MK68HC200 will obtain the XI0 interrupt vector number from the requesting peripheral on the bus during an interrupt acknowledge cycle. When responding to an interrupt on XI0, the MK68HC200 will wait for the bus arbitration logic to gain control of the bus and then asserts neither HB nor LB while asserting AS to signify that an interrupt acknowledge cycle is in progress. The X10 interrupt will be the lowest priority interrupt when operating in any of the GP expanded bus modes.

There is a user-programmable speed selection associated with the read and write cycles for both the UPC and GP mask option parts. A bit in the expanded bus control and status register, Port 15, allows the user to select either the standard or the fast read/write cycle on the expanded bus. The standard bus cycle is four clock periods, while the fast bus cycle is three clock periods.




Figure 11. Parial Expansion Memory Map (256 byte RAM, 4K byte ROM version shown)




Figure 12 . Full Expansion Bus Grantor Memory Map (256 byte RAM version shown)




Figure 13 . Full Expansion Bus Requestor Memory Map (256 byte RAM version shown)

EMULATOR VERSION

The emulator versions of the MK68HC200 are available in 84-pin, leadless or leaded chip carrier packages. Figure 14 illustrates the logical pinout of the emulator version. The emulator versions have no on-chip ROM, but instead include a second complete bus, referred to

as the private bus. The private bus includes a multiplexed address/data bus as well as bus control signals. There are 22 pins associated with the private bus. All 40 I/O port pins that exist on the 48-pin versions are available to the user for configuration either as general purpose or special I/O pins, or as expanded bus pins.




Figure 14. Logical Pinout for MK68HC221

PRIVATE BUS OPERATION

The address/data lines and control signals that constitute the private bus are functionally equivalent to the internal signals used to access internal resources on the ROM versions of the MK68HC200. Thus, the private bus may be used to interface to EPROM memory in emulating mask ROM versions of the MK68HC200. Alternately, any combination of ROM, RAM, and I/O may reside on the private bus.

The address that is generated on the private bus is identical to that which is internally generated for 48-pin versions. When the part is used in a configuration that supports system bus addressing through the DMA window, any references in this region of the memory map produce an address on the private bus identical to that specified by the programmer. In other words, the segment bits have no effect on the private bus address. The DMODE pin will go active during a reference to the DMA window. Write data appears on the private bus pins for all write operations, regardless of whether the reference is on-chip or off-chip. The MK68HC221 emu-


lator version reads data from the private bus unless data is read from on-chip RAM, I/O, or the external bus formed by the Port 0 and Port 1 I/O pins.

The I/O port range of the memory map (\$FC00-\$FFFF) is actually subdivided into space which is exclusively reserved for on-chip I/O (\$FC00-\$FDFF) and space which is exclusively reserved for in-circuit-emulator use (\$FE00-\$FFFF). The user should ensure that no external devices reside in the in-circuit-emulator area.

The private bus interface is the same as that for the GP expanded bus. All read/write transfers made exclusively on the private bus are three clock periods, regardless of the state of the Fast/Standard (F/S) bus timing selection bit. In systems using the expanded bus, the user should be sure to tie the FPRIV pin low so that expanded bus operation is not effected. The user should ignore all activity on the private bus while accesses are in progress on the expanded bus. Care should also be taken that no external devices reside on the private bus in the memory space intended for expanded bus accesses.

There are six additional control pins available on the emulator version that are not on the ROM version. Five of these pins are meant to be used by the development system. FC1, FC2, DMODE, and EXPMC are used to define the memory cycle currently being executed. FPRIV will affect the memory cycle currently being executed. These signals are made available to simplify the design of the development system. Using these signals, the development system only has to interface to the private bus and not also to the expanded bus. The user might also be able to use these signals to simplify his design, however care should be taken when using FPRIV since this input will affect expanded bus memory cycles.

MNEMONIC	ADDITIONAL PIN FUNCTIONS FOR THE EMULATOR								
UPC/GP	UPC/\overline{GP} (input, active high and low). This pin is used to select either the UPC or GP control bus configuration for the expanded bus. (1 = UPC bus, 0 = GP bus). It is sampled only when reset is active								
FC1, FC2	Function Code 1. Function Code 2 (outputs, active high and low). These pins (FC1 and FC2) define the memory cycle currently being executed. They are valid during the time private bus address strobe (PBAS) is active. The cycle types are interrupt, data, branch, and program fetch. The branch cycle is defined as the first program fetch after a branch occurs. A branch can occur as a result of a jump or call instruction, or an interrupt. For internal interrupts, the interrupt cycles are defined as the two writes to the stack and the read of the vector location which occur during the interrupt acknowledge routine. For external interrupts, the interrupt cycles are defined as the 3 cycles above plus the read of the vector number. The interrupt cycle is a special case of the data cycle. The function code pins are defined below.								
	TYPE OF CYCLE FC1 FC2								
	Interrupt 0 0								
	Data 0 1								
	Branch 1 0								
	Program Fetch 1 1								
DMODE	DMA Mode (output, active low). This pin goes low when the segment bits are being output on AD14 and AD15 on the expanded bus. (The address output on the private bus will not contain the segment bits.) DMODE is stable for the entire bus operation.								
EXPMC	Expanded Memory Cycle (output, active low). This pin goes low when the expanded bus is being accessed. EXPMC is stable for the entire bus operation.								
FPRIV	Force Private (input, active high). This pin is used to force the MK68HC200 to read data from the private bus when the address is actually located on the expanded bus. In normal operation this pin should be tied low and the expanded bus operation will be unaffected.								



LCC	FUNCTION	LCC	FUNCTION	LCC	FUNCTION	LCC	FUNCTION
1	P1-4/XIO	22	PBAS	43	P0-7	64	PB-8
2	P1-5/XI1	23	PBDS	44	P0-6	65	PB-9
3	P1-6/XI2	24	P4-8/RDYL	45	P0-5	66	PB-10
4	P1-7	25	P4-9/RDYH	46	P0-4	67	PB-11
5	P1-8	26	P4-10/STRL	47	P0-3	68	PB-12
6	P1-9	27	P4-11/STRH	48	P0-2	69	PB-13
7	P1-10	28	MODE	49	P0-1	70	PB-14
8	P1-11	29	CLK2	50	P0-0	71	PB-15
9	EXPMC	30	CLK1	51	FC2	72	P4-13/TAI
10	VCC	31	CLKOUT	52	DMODE	73	P4-12/TBI
11	NO CONNECT	32	FC1	53	FPRIV	74	VCC
12	GROUND	33	VCC	54	vcc	75	GROUND
13	UPC/GP	34	GROUND	55	GROUND	76	P4-15/TAO
14	P1-12	35	P0-15	56	PB-0	77	P4-14/TBO
15	P1-13	36	P0-14	57	PB-1	78	RESET
16	P1-14	37	P0-13	58	PB-2	79	NMI
17	P1-15	38	P0-12	59	PB-3	80	P1-0/SO
18	PBLB	39	P0-11	60	PB-4	81	P1-1/TCLK
19	PBHB	40	P0-10	61	PB-5	82	P1-2/RCLK
20	PBR/W	41	P0-9	62	PB-6	83	P1-3/SI
21	PBDTACK	42	P0-8	63	PB-7	84	vcc

Figure 15 . MK68HC221 Pin Assignment, Emulator Verrion

CRYSTAL SELECTION

The wide frequency range of crystals that can be chosen for the MK68HC200 offers the user a large degree of flexibility. To aid in the selection of a suitable crystal,

the suggestions shown in Figure 16 should be considered by the user. The MK68HC200 offers an output pin that will provide a system clock signal at one-half of the crystal frequency.




Figure 16. Crystal Connection

ASSEMBLER DIRECTIVES

Directive	Function	Ass	sembler Synta	ıx
DC	Define constant	[label:]	DC[.size]*1	expr {,expr}
DS	Define storage	[label:]	DS[.size]*1	expr
DUP	Duplicate constant block	[label:]	DUP[.size]*1	length, value
END	Program end		END	[start address]
EQU	Equate symbol value	label:	EQU	expr
FAIL	Programmer generated error		FAIL	expr
FORMAT	Format the source listing		FORMAT	
IDNT	Generate module ID	module_name:	IDNT	version, revision
LIST	Enable the assembly listing		LIST	
LLEN	Specify line length		LLEN	length
NOFORMAT	Do not format listing		NOFORMAT	
NOLIST	Disable assembly listing		NOLIST	
NOOBJ	Disable object code generation		NOOBJ	
NOPAGE	Suppress paging		NOPAGE	
OFFSET	Define Offsets		OFFSET	expr
OPT	Assembler output options		OPT	option ² {, option}
ORG	Define absolute origin		ORG	expr
PAGE	Eject a page in the listing		PAGE	
REG	Define register list	reglistname:	REG[.size]	register list
SECTION	Define relocatable program section	[sectionname:]	SECTION	number
SET	Set symbol value	label:	SET	expr
SPC	Space between source lines		SPC	number
TTL	Specify heading title string		TTL	title string
XDEF	External symbol definition		XDEF	symbol {, symbol}
XREF	External symbol reference		XREF	[sect no:] symbol - {,[sect no]: symbol}

NOTES:

1. .size = .B or .W (byte or word size)
2. Options for the OPT directive include:

Options for the OPT directive include: CEX Print DC expansions

NOCEX Do not print DC expansions (default)
CL Print conditional assembly directives (default)
NOCL Do not print conditional assembly directives

CRE Print cross-reference table Forces immediate operands for arithmetic instructions ADD, SUB, DADD, and DSUB to use the long

instruction form IMM.S Allows the assembler to select automatically the

Allows the assembler to select automatically the short form of the arithmetic instructions for small immediate values (0-15) (default)

MC Print macro calls (default)
NOMC Do not print macro calls
MD Print macro definitions (default)

NOMD Do not print macro definitions
MEX Print macro expansions

NOMEX Do not print macro expansions (default)
O Create object module (default)

NOO Do not create object module STR Print code generated by structure.

Print code generated by structured statements

Do not print code generated by structured

statements (default)

NOSTR

GENERAL SYMBOL DEFINITIONS

SYMBOL	GENERAL SYMBOL DEFINITIONS
Rn	General Purpose Registers - D0-D7, A0-A5, SP, SR, DH0-DH7, DL0-DL7.
RPn	Register Pairs - D0-D1, D2-D3, D4-D5, D6-D7, A0-A1, A2-A3, A4-A5.
An	Address Registers - A0-A5, SP.
Pn	Ports - P0-P15, PH0-PH3, PL0-PL3.
СС	Condition Code - See Table.
d16	16-Bit Address Displacement Field In Words.
d13	13-Bit Address Displacement Field In Bytes.
d9	9-Bit Address Displacement Field In Bytes.
d8	8-Bit Address Displacement Field In Bytes.
#nx	Immediate Data Field - x Number of Bits.1
S	Size Bit - '1' = Word, '0' = Byte.
REGn	4-Bit Register Field - See Table.
PORTn	4-Bit Port Field - See Table.
An	3-Bit Address Register Field - See Table.
PRTn	3-Bit Port Field - See Table
RGn	3-Bit Register Pair Field - See Table.
М	Register Mask Field - See Table.
COND	Condition Code Field - See Table.
с3	3-Bit Class Field - See Table.
c2	2-Bit Class Field - See Table
c1	1-Bit Class Field—See Table
а	Address Field - 16 Bits.
#	Immediate Data Field.
n	3-Bit Shift Field - 2 ≤ n ≤ 7.
b#	4-Bit Bit Select Field.
d	Displacement Field.
В	Byte Attribute.
.W	Word Attribute.
.L	Long Attribute.
.S	Short Attribute.
[]	Optional Field.

NOTE

When using the byte format of an instruction with a 16-bit immediate data field, both the high and low byte
of the data field must contain the same 8-bit data.

FIELD DEFINITIONS

	RE	Gn] 4	4-E	Bit	Register	Мар				
Reg	Register					Reg	ister	Bit Field			
D0	DH0	0	0	0	0	A0	DL0	1	0	0	0
D1	DH1	0	0	0	1	A1	DL1	1	0	0	1
D2	DH2	0	0	1	0	A2	DL2	1	0	1	0
D3	DH3	0	0	1	1	А3	DL3	1	0	1	1
D4	DH4	0	1	0	0	A4	DL4	1	1	0	0
D5	DH5	0	1	0	1	A 5	DL5	1	1	0	1
D6	DH6	0	1	1	0	SP	DL6	1	1	1	0
D7	DH7	0	1	1	1	SR	DL7	1	1	1	1

	F	ORTn	4-E	Bit Port Map				
Po	Port			Port	Bit Field			
P0	PH0	0 0 0	0	P8	1	0	0	0
P1	PL0	0 0 0	1	P9	1	0	0	1
P2	PH1	0 0 1	0	P10	1	0	1	0
P3	PL1	0 0 1	1	P11	1	0	1	1
P4	PH2	0 1 0	0	P12	1	1	0	0
P5	PL2	0 1 0	1	P13	1	1	0	1
P6	PH3	0 1 1	0	P14	1	1	1	0
P7	PL3	0 1 1	1	P15	1	1	1	1

An 3-Bit Ad	ldr Reg Map
Register	Bit Field
A0	0 0 0
A1	0 0 1
A2	010
А3	0 1 1
A4	100
A5	1 0 1
SP	110
A3 A4 A5	0 1 1 1 0 0 1 0 1

PTRn 3-B	it Port Map
Port	Bit Field
PH0	000
PL0	0 0 1
PH1	0 1 0
PL1	0 1 1
PH2	100
PL2	1 0 1
РНЗ	110
PL3	111

RGn 3-Bit Reg Pair Ma									
Register	Bit Field								
D0-D1	0 0 0								
D2-D3	0 0 1								
D4-D5	0 1 0								
D6-D7	0 1 1								
A0-A1	100								
A2-A3	1 0 1								
A4-A5	110								

	M—REGISTER MASK MAP FOR MOVEM, PUSHM, AND POPM															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Inc Word	SR	SP	A 5	A4	А3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
Dec Word	D0	D1	D2	D3	D4	D5	D6	D7	AO	A1	A2	А3	A 4	A 5	SP	SR
Inc Byte	DH7	DL7	DH6	DL6	DH5	DL5	DH4	DL4	DH3	DL3	DH2	DL2	DH1	DL1	DH0	DL0
Dec Byte	DLO	DH0	DL1	DH1	DL2	DH2	DL3	DH3	DL4	DH4	DL5	DH5	DL6	DH6	DL7	DH7

	CON	D CONDITION CODE T	ABLE
Condition Code	Bit Field	Description	Test
Z EQ	0 0 0 0	Zero Equal	Z
МІ	0 0 0 1	Minus	N
LO ² CS	0 0 1 0	Lower Carry Set	С
VS	0 0 1 1	Overflow Set	V
GE ²	0 1 0 0	Greater than or Equal	N .EOR. V
GT ²	0 1 .0 1	Greater than	Ž .AND. (N .EOR. V)
HI ²	0 1 1 0	Higher	C .AND. Z
F1	0 1 1 1	False	Always False
NE NZ	1 0 0 0	Not Equal Not Zero	Z
PL	1 0 0 1	Plus	Ñ
HS ² CC	1010	Higher or Same Carry Clear	Ĉ
VC	1 0 1 1	Overflow Clear	V
LT ²	1 1 0 0	Less than	N .EOR. V
LE ²	1 1 0 1	Less than or Equal	Z .OR. (N .EOR. V)
LS ²	1 1 1 0	Lower or Same	C .OR. Z
T ¹	1 1 1 1	True	Always True

NOTES:

- 1. The assembler does not recognize the T and F condition codes.
- 2. LT, LE, GT, and GE are used for unsigned conditions; LO, L¹ HI, and HS are for unsigned conditions.

				INSTRUCTI	ON CLASS	FIELDS			
c3	- 3-Bit F	ield		c2 - 2-Bit	Field		c1	- 1-Bit Field	
Bit Field	Shift Instr	Bit¹ Instr	Bit Field	Arith ² Instr	Logical Instr	Bit Field	Arith ² Instr	Test Instr	Neg² Instr
0 0 0	ROR	BSET	0 0	ADDC	OR	0	ADD	TESTN	NEGC
0 0 1	ROL	BCHG	0 1	SUBC	EOR	1	SUB	TEST	NEG
0 1 0	RORC	BCLR	1 0	ADD	AND				
0 1 1	ROLC	BTST	1 1	SUB	_				
100	ASR	_				ę.			
101	ASL								
110	LSR	_							
1 1 1	_	BEXG							

NOTES:

- The bit fields do not apply to bit instructions using a port operand.
 These fields also apply to BCD instructions.

INSTRUCTION FORMAT

PREFIX WORD	
(used only in some forms of the decimal and bit instructions)	
OPERATION WORD	
(contains the opcode and possibly the operands)	
EXTENSION WORD	
(optional - specified by the operation word to be	
immediate operand, mask field, displacement or absolute address)	
	(used only in some forms of the decimal and bit instructions) OPERATION WORD (contains the opcode and possibly the operands) EXTENSION WORD (optional - specified by the operation word to be

INSTRUCTION MNEMONIC	ATTR SIZE	OPERAND ASSEMBLER SYNTAX Source = Src Destination = Dst		O P E R	o R	T I O	N			W O R D S	EXTENSI	CYCLES	OPERATION	- 1	F	TATU	is
		Src . Dst	15 14 13 12	11 10 9 8	3 7	6 5	4	3	2 1 0		O N			_^	1 2	' '	v c
ADD ADDC SUB	B [W]	Ry.Rx	2	REGx	s	2 2	0		REGy	1	-	3	ADD Src · Dst · Dst	•	•	•	
SUBC	B [W]	(Ay).Rx	. 5	REGx	s	c2	1	0	Ay	1	-	6	ADDC Src · Dst · C · Dst				
	B [W]	d16(Ay).Rx	. 2	REGx	s	c2	1	1	Ay	2	đ	. 9	SUB . Dst Src · Dst				
	[W]	Addr Rx	. 2	REGx	s	c2	1		F	2	a	. 9	SUBC Dst Src C · Dst				
	8 {W]	≠n16 Rx	. 2	REGx	s	c2	1		7	2		6	Note For addressing modes #n.Rx and #n.(Ax) with the ADD and SUB instructions.				
	8 [W]	Ry(Ax)	3	0 Ax	s	c2	0	•	REGy	1		9	the assembler uses the short version for immediate values < 4 bits				
	8 [W]	(Ax) (Ay)	3	0 Ax	s	c2	1	0	Ay	1		12					
	B [W]	#n16.(Ax)	3	0 Ax	s	c2	1		7	2		12					
	8 [W]	(Ax) - (Ay) -	3	1 Ax	s	с2	1	0	Ay	1		12					
	8 [W]	≠n16.(Ax) -	3	l Ax	s	c2	1		7	2		12					
	B [W]	(Ax) (Ay)	3 ′	1 Ax	s	c2	1	1	Ay	١.		12					
	B W1	≠n16. (Ax)	. 3	1 Ax	s	c2	1		F.	2		12					
	B [W]	Ry.d16(Ax)	. 3	1 Ax	s	c2	0		REGy	2	đ	12					
	B [W]	Ry.Addr	3	F	s	ć2	0		REGy	2	a	12					

INSTRUCTION MNEMONIC	ATTR SIZE	OPERAND ASSEMBLER SYNTAX Source Src Destination Dst		OPER W (O N			W O R D	E X T E N S	C Y C L	OPERATION		STA		
		Src . Dst	15 14 13 12	11 10 9 8	7	6	5 4	. 3	2 1 0	s	0 N	Š		N	z	٧	c
ADD SUB	B W]	an4 Rx	В	REGx	s	1 0	1 0	,	*	1	-	3	ADD Src - Dst - Dst	٠	٠	٠	•
	B [W]	m4.(Ax)	В	0 Ax	s	1 0	1 1	•		1		9					
	B [W]	4n4.d16(Ax)	В	1 Ax	s	1 0	1 1	•		2	ď	12	SUB Dst Src · Dst				
	B [W]	#n4.Addr	В	F	s	1 0	1 1	1		. 2	a	12					
AND - EOR OR	B [W]	Ry.Rx	6	REGx	s	c2	0		REGy	1		3	AND Src AND Dsi Dsi	•	•	G	ī
On	B [W]	Py.Rx	5	REGx	s	c2	0	·	PORTy	,		6					
	B [W]	(Ay) Rx	6	REGx	s	c2	1	0	Ay	,		6	EOR Src EOR Dsi - Dsi				
	B [W]	d16(Ay) Rx	. 6	REGx	s	c2	1	,	Ay	. 2	d	9					
	B {W}	Addr Rx	. 6	REGx	s	c2	1	•	F	. 5	а	9	OR Src OR Dst Dst				
	B [W]	#n16.Rx	. 6	REGx	s	c2	1		7	. 2		6					
	8 (W]	Ry.Px	4	PORTx	s	c2	O		REGy	,		9					
	[W]	#n16.Px	5	PORTx	1	c2	1		9	. 2		12					
	B [W]	Ry.(Ax)	7	0 Ax	s	c2	C		REGy	1		9					
Continued on next page	B [W]	(Ax).(Ay)	7	0 Ax	s	c2	,	0	Ay	1		12					

AND EOR	ATTR SIZE	OPERAND ASSEMBLER SYNTAX Source Src Destination Dst		OPER W O			N			W O R D	E X T E N	C Y C L	OPERATION		ST/ FL		
		Src . Dst	15 14 13 12	11 10 9 8	7	6 5	4	3 2 1 0		s	0	Š		N	z		, ,
	8 [W]	≠n16.(Ax)	7	0 Ax	s	c2	1	7		2	*	12	AND Src AND Dst Ost		•	() (
(cont)	B [W]	iAxj · iAyj ·	7	1 Ax	5	c2	1	0 Ay		1	-	12					
	B [W]	≠n16 (Ax) ·	. 7	1 Ax	s	c2	١	. 7		2		12	EOR Src EOR Dst - Dst				
	B (Ax) (/	(Ax) (Ay)	7	1 Ax	s	c2	1	1 Ay	•	1		12					
		#n16. (Ax)	7	1 Ax	s	c2	1	F		2		12	OR Src OR Dst - Dst				
	B (W)	Ry.d16(Ax)	. , 7	1 Ax	s	c2	0	REGy		2	đ	12					
	B (W)	Ry.Addr	. 7	F	s	c2	0	REGy		2		12					
ASL ASR	B [:W]	[#1].flx	В	REGx	s	0	с3	001	1	1	-	3	Dst - Dst SHIFT	•	٠	,	. ,
ROLC	B [W]	#n3.Rx	В	REG×	s	0	c3	l n	٠	1	-	4 - n	C → ASL → O O → LSR → C	F	OTE	LS	SR
ROR RORC	B [W]	(Ax)	В	0 Ax	s	0	с3	000		1	-	. 9	► ASR ► C	F	ROF	C acti	
,	B [.W]	d16(Ax)	В	1 Ax	's	0 '	c3	000		2	ď	12	C → ROL →				bit
	B [:W]	Addr	В	F	s	0	сЗ	000		2	a	12	· C · ■ · ROLC ■				
		1	1	•	•				•				►ROR ► C				
		w _j	•	•									. ►RORC ► C - 'NOTE 2 - n - 7				

INSTRUCTION MNEMONIC	ATTR SIZE	OPERAND ASSEMBLER SYNTAX Source = Src Destination = Dst Src , Dst	15 14 13 12	wa	A T I O N	3 2 1 0	W O R D S	EXTENSIO	CLES	OPERATION	STATUS FLAGS
BCHG		#n4 Rx	4	REGX	c3 1	5 2 1 0	1	N	3	BCHG:	
BCLR BEXG BSET BTST	ICLR IEXG	#n4.(Ax)	5	0 Ax	c3 1	b#	1		9.	Dst(b#) - C · 1 — Dst(b#) - Dst(b#)	If Dst(b#) is in the low byte of the
	TST	#n4,d16(Ax)	5	1 [Ax	[c3] 1	b#	2	d	12	BCLR Dst(b#) C	SR.then the other SR bits are
		5	F	c3 1	b#	2	a	12	0 - Dst(b#)	unchanged	
		0	REGy	F	7	2	+_	6	BEXG Dst(b#) C		
		4	REGx	c3] 1	0						
		0	REGy	F	7	2	-	12	BSET: Dst(b#) - C		
1			5	0 Ax	c3 `1	0				1 Dst(b#)	
É	-	Ry.d16(Ax)	0	REGy	F	7	3	ď	15	BTST: Dst(b#) - C	
, .		5	1 Ax	c3 1	0						
,	. — By.Addr	Ry.Addr	. 0	REGy	F	7	3	а	15	NOTE: The BTST instruction execute in 3 less clock	
			, 5	F	c3 1	0				cycles	

INSTRUCTION MNEMONIC	ATTR SIZE	OPERAND ASSEMBLER SYNTAX Source = Src Destination = Dst		OPER. WO	A T I O N		WORDS	E X T E N S	CYCLE	OPERATION		ST/ FL	TU:	
		Src , Dst	15 14 13 12	11 10 9 8	7 6 5 4	3 2 1 0		Ö N	S		N	z	٧	С
BCHG	_	#n4,Px	4	PORTx	В	b#	1	-	9	Dst(b#) - C 1 - Dst(b#) - Dst(b#)	•	•	0	*
	-	Ry.Px	0	REGy	F	7	2	-	12	1 — DSt(0#) - DSt(0#)				
			4	PORTx	В	0								
BCLR	_	#n4.Px	4	PORTx	D	b#	1	-	9	Dst(b#) — C	-			
	_	Ry.Px	0	REGy	F	7	2	-	12	0 - Dsi(b#)				
			4	PORTx	D	0								
BEXG	_	#n4,Px	7	PORTx	E	b#	1	-	9	Dst(b#) C	-			
	_	Ry,Px	0	REGy	F	7	2	-	12					
			7	PORTx	E	0								
BSET	_	#n4.Px	4	PORTx	9	b#	1	-	9	Dst(b#) - C	_			
	_	Ry.Px	. 0	REGy	F	7	2	-	12	1 - Dst(b#)				
			4	PORTx	9	0								
BTST Continued on next page	_	/m4.Px	7	PORTx	. 6	b#	1	-	6	Dst(b#) - C	_			

INSTRUCTION MNEMONIC	ATTR SIZE	OPERAND ASSEMBLER SYNTAX Source = Src Destination = Dst		OPER WO	A T I O N R D		W O R D S	E X T E N S I	CYCLE	OPERATION		STA FLA		
		Src , Dst	15 14 13 12	11 10 9 8	7 6 5 4	3 2 1 0		O N	s		N	z	٧	С
BTST (cont.)	-	Ry.Px	0	REGy	F	7	2	-	9	Dst (b#) - C	•	*	0	•
			7	PORTx	6	0								
CALLA	[.L]	(Ax) (unconditional)	5	0 [Ax]	D	F	1	_	9	PC + 2 - (SP) (Ax) - PC	_	-	_	-
	[.L]	Addr (unconditional)	5	F	В	F	2	a	9	PC + 4 - (SP) Addr - PC				
•	[.L)	CC. Addr	5	COND	В	F	2	a	F 6 T:12	If COND is true, PC + 4 - (SP): Addr - PC				
			•	•	•		•		•	NOTE The initial PC value is the location of the CALLA instruction				
CALLR	[.S]	d13 (unconditional)	F		d	•	1	-	10	PC · 2 · (SP) PC · 4 · 2·(d) · PC	_	-	-	
	L	d16 (unconditional)	5	F	9	F	2	ď	9	PC - 4 - (SP) PC - 4 - d - PC				
	L	CC. d16	5	COND	9	F	2	d	F 6 T 12	If COND is true, PC · 4 · (SP); PC · 4 · d · PC	,			
									•	NOTE The initial PC value is the location of the CALLR instruction. The displacement, d13, is in signed magnitude represervation, and the displace "ent, d16, is in two sci)element representation.				

INSTRUCTION MNEMONIC	ATTR SIZE	OPERAND ASSEMBLER SYNTAX Source = Src Destination = Dst Src , Dst	15 14 13 12	O P E R W 0	A C	D I	O N	3 2 1 0	W O R D S	EXTENSION	CYCLES	OPERATION	,		STA' FLA	GS	
CLR	.B [.W]	Rx	1	REGx	s	0	1 1	7	1	-	3	'0 - Dst	-		_	-	-
	.B [.W]	Px	1	PORTx	s	0	1 0	7	1	* <u>-</u>	6	•					
	.8 [.W]	(Ax)	1	0 (Ax	s	0	1 1	F	1	-	6						
	.B [W]	d16(Ax)	1	t [Ax	s	0	1 1	F	2	d d	9	•					
	.B [.W]	Addr	1	F	s	0	1 1	F	2	a	9	1					
СМР	.B [.W]	Ry,Rx	6	REGx	s	1	1 0	REGy	1	!	3	Dst — Src	-	•	•	•	•
	.B [.W]	Py.Rx	5	REGx	s	1	1 0	PORTy	1	-	6	1					
	.B [.W]	(Ay).Rx	6	REGx	s	1	1 1	0 [Ay]	1	-	6						
	.B [W]	(Ay) + .Rx	4	REGx	s	1	1 0	0 Ay	1	-	6	•					
	.B [.W]	- (Ay).Ax	4	REGx	s	1	1 0	1 Ay	1	-	6	•					
	.B [.W]	d16(Ay),Rx	6	REGx	s	1	1 1	1 Ay	2	d	9	•					
	.B [.W]	Addr.Rx	6	REGx	s	1	1 1	F	2	a	, 9	•					
	В	#n8,Rx	С	REGx	t.			. 1	1	-	3	!					
Continued on next page	[.W]	#n16,Rx	6	REGx	1	F		7	2	*	6						

INSTRUCTION MNEMONIC	ATTR SIZE	OPERAND ASSEMBLER SYNTAX Source=Src Destination=Dst Src , Dst		1 1 1 1	ORI) []	1111	WORDS	EXTENSI	CYCLES	OPERATION		STAT	GS	
		Src , Dst	15 14 13 12	11 10 9	8 7	5 5	3 2 1 0	<u> </u>	O N			N			С
CMP (cont.)	.в	#n8.Px	D	0 PRTx	1			,	-	6	Dst — Src	•	٠	•	٠
	[w]	#n16,Px	4	PORTx	1	E	F	2		9					
	B [.W]	(Ax).(Ay)	7	0 Ax][s]	1 1	0 [Ay	1	· -	9	•				
	.B [.W]	#n16.(Ax)	7	0 Ax	s	1 1	. 7	2		9	•				
,	.B [.W]	(Ax) + .(Ay) +	7	1 [Ax	s	1 1	O Ay	j	-	9	•				
,	.B [.W]	#n16.(Ax) +	, ,	1 Ax	s	1 1	7	2		9	•				
	.B [:W]	(Ax). (Ay)	7	1 Ax	s	1 1	1 Ay	1	· –	9					
	.B [.W]	#n16 (Ax)	7	1 Ax	s	1 1	F	2	•	9					
DADD DADDC	.B [.W]	Ry.Rx	A	REGx	s	c2 (REGy	1	-	3	DADD. BCD: [Src + Dst - Dst]	U	٠	U	•
DSUBC	B [.W]	(Ay).Rx	A	REGx	s	c2	o Ay	1	-	6	DADDC				
	.B [.W]	d16(Ay).Rx	A	REGx	s	c2	1 Ay	2	ď	9	BCD: [Src + Dst + C -Dst]				
	8 [W]	Addr.Rx		REGx	s	c2 1	F	. 2	а	9	BCD: [Ds Src - Dst]				
Continued on next page	.B [.W]	#n16.Px	, A	REGx	s	c2 1	. 7	. 2		. 6	DSUBC BCD [Dst Src C - Dst]				

INSTRUCTION MNEMONIC	ATTR SIZE	OPERAND ASSEMBLER SYNTAX Source = Src Destination = Dst		01	PER	A T		N .		W O R D S	E X T E N S I	CYCLES	OPERATION		STA	TUS	\$;
		Src , Dst	15 14 13 12	11 1	0 9 8	7	6 5	4 :	3 2 1 0		Ö	S		N	z	٧	С
DADD DADDC	.B [.W]	Ry.(Ax)	0		F		F		F	2	-	12		U	٠	U	•
DSUB DSUBC (cont.)			3	0	Ax	s	c2	0	REGy				NOTE For addressing modes				
	.B [W]	(Ax).(Ay)	. 0		F		F		F	. 2	· –	15	 #n.Rx and #n.(Ax) with the DADD and DSUB instructions, the assembler uses the short version for 				
			3	0	Ах	s	c2 .	1 (Ay .				immediate values < 4 bits				
	8 [:W]	#n16.(Ax)	0	•	F	•	F		F	з		15	•				
			3	0	Ax	s	c2	1	/								
	.B [W]	(Ax) + .(Ay) +	. 0		F		F	•	F	2	-	15					
			. 3	1	Ах	s	c2	1 (Ay				ů.				
!	.B [.W]	#n16.(Ax) +	. 0	•	F		F	•	F	3		15					
			3	1	Ax	s	c2	1	7	•							
	.8 [.W]	- (Ax) (Ay)	0		F	İ	F	1	F	2	· -	15					
			3	1	Ax	s	c2]	1	l [Aý]	!							
	.B [.W]	#n16, - (Ax)	0		F		F	-	F	3	. ,	15					
Continued on next page			3	1 [Ax	s	c2	1	F								

INSTRUCTION MNEMONIC	ATTR SIZE	OPERAND ASSEMBLER SYNTAX Source = Src Destination = Dst		OPER	ATION ORD		W O R D	E X T E N	CYCLES	OPERATION		STA	TUS	;
		Src . Dst	15 14 13 12	11 10 9 8	7 6 5 4,	3 2 1 0	S	0	Š		N	z	v	·c
DADD DADDC	8 [W]	Ry.d16(Ax)	0	F	F	F	3	d	15	4	U	*	U	*
DSUBC ISON!			3	1 Ax	s c2 0	REGy								
	B [W]	Ry Addr	. 0	F	. F	F	3	а	15					
			3	F	s c2 0	REGy								
DADD DSUB	B [W]	≠n4.Rx	0	F	F	F	2	-	6	DADD: BCD: [Src + Dst - Dst]	U	*	U	•
DSUB			В	REGx	s 1 c1 0	* [
	B [W]	-m4.(Ax)	. 0	·	. F .	F	2	· –	12	DSUB: BCD: [Dst · Src - Dst]				
			В	0 Ax	s 1 c1 1	• 1								
	B (W)	-m4.d16(Ax)	. 0	F	. F .	F	3	d	15					
			В	1 Ax	s 1 c1 1									
-	.B [.W]	≉n4.Addr	. 0	F	. F	F	3	. а	15	•				
			. В	F	s 1 c1 1	,								
DI		_	4	F	5	7	1	_	3	0 L1E : Disable Interrupts	_	_	_	_

INSTRUCTION MNEMONIC	ATTR SIZE	OPERAND ASSEMBLER SYNTAX Source = Src Destination - Dst		O P E R W O	A T I O I	N	W O R D S	E X T E N S	CYCLES	OPERATION		STA		
		Src . Dst	15 14 13 12	11 10 9 8	7 6 5	4 3 2 1 0		O N	5		N	z	٧	С
DIVU		Rx.RPy	-5	REGx	D	RGy 0	1	-	F 6 T 23	RPyleven; RPylodd;/Rx - RPyleven- REM - RPylodd; MSW even LSW odd			*	
DJNZ	B [W]	Rx.d8	9	REGx	s	d	1	_	F 6 T9	Rx 1 - Rx If Rx / 0 then PC - 4 [2-(d)] - PC NOTE The initial PC value is the location of the DJNZ instruction The displacement value d is a magnitude	_			
DNEG DNEGC	B (W)	Ry	0	F	F	F	2	_	6	DNEG BCD [0 Dst - Dst]	U	•	Ų	•
	,,		. 3	. 7	s c1 1	0 REGy				(a				
	B [W]	(Ay)	· o	F	F	F	2		. 12	DNEGC BCD [0 Dst C - Dst]				
			3	. 7	s c1 1	1 0 Ay								
	B [W]	d16(Ay)	. 0	F	F	F	3	d	. 15					
			. 3	. 7	s c1 1	1 1 Ay								
	8 [W]	Addr	. 0	, F	F	F	3	a	. 15					
			. 3	, ,	s c1 1	1 F								
DSUB DSUBC		see DADO	-	-	+	-			-	*	_			

NSTRUCTION MNEMONIC	ATTR SIZE	OPERAND ASSEMBLER SYNTAX Source=Src Destination=Dat			ATION RD		W O R D S	E X T E N S I	CYCLE	OPERATION		STAT FLA		
		Src , Dst	15 14 13 12	11 10 9 8	7 6 5 4	3 2 1 0	•	0 N	S		N	z	v	С
EI	-	-	4	F	1	7	1	-	3	1 - L1E Enable Interrupts	-	-	-	-
EOR		see*AND (page 9)								i				
EXG	.B [.W]	Rx,Ry	0	REGx	s 1 0 0	REGy	1	-	4	Src - Dst	-		_	-
	.B [.W]	Rx,(Ay)	0	REGx	S 1 0 1	0 Ay	1	-	9					
	.B [.W]	Rx,(Ay) +	0	REGx	s 1 1 1	0 Ay	1	-	9		1			
	.B [.W]	Rx, - (Ay)	0	REGx	S 1 1 1	1 Ay	1	-	9					
	.B [.W]	Rx,d16(Ay)	0	REGx	S 1 0 1	1 Ay	2	d	12		i			
	.B [.W]	Rx,Addr	0	REGx	s 1 0 1	F	2	a	12	1				
EXT	-	Rx	0	REGx	D	7	1	-	3	SIGN EXTEND: SignBit(RLx) — RHx	-	-	_	-
HALT	_	-	1	7	3	F	1	-	-	PC + 2 - PC: Fetch continuously	-	-	-	-
IDLE	-	-	1	7	1	F	1	! = -	-	PC + 2 PC; Pause; CPU clocks off, I/O still active	_	-	-	-
JMPA	[.L]	(Ax) (unconditional)	5	1 Ax	D	F	1	-	6	(Ax) - PC	-	-	-	-
	[.L]	Addr (unconditional)	5	F	- В	7	2	a	6	Addr ' `				
	[.L]	CC,Addr	5	COND	В	7,	2	а	F:6 T:9	If COND is true, Addr - PC	1			
LINK	-	Ax,#d16	5	1 Ax	9	D	2	a	9	Ax(SP); SP - Ax; SP+d - SP	!-	-	_	-

INSTRUCTION MNEMONIC	ATTR SIZE	OPERAND ASSEMBLER SYNTAX Source - Src Destination - Ost	-	OPER W.O	ATIO!	N	WORDS	E X T E N S	CYCL	· OPERATION		STAT	US GS
		Src , Dst	15 14 13 12	11 10 9 8	7 6 5	4 3 2 1 0	, S	Ö	S		N	z	v
JMPR	[.S]	d9 (unconditional)	8	F		d	1	-	7	PC - 4 - 2-(d) - PC			
	[8]	CC.d9	. 8	COND		d	1	-	F 4 T7	If COND is true. PC · 4 · 2·(d) · PC			
	L	d16 (unconditional)	. 5	F	9	. 7	. 2	d	9	PC · 4 · d · PC	1		
	L	CC.d16	5	COND	9	. 7	2	d	F 6 T 9	If COND is true, PC + 4 + d + PC			
									and the second s	NOTE The initial PC value is the location of the JMPR in- struction The displacement. dificus in two's complement representation, and the dis- placement. d9, is in signed magnitude representation.	:		
LIBA LIWA	-	#d16(Rx).Az	1	REGx	s 1 /	Az 1 1 1	2	-	6	Rx[-2] - d - Az	ŀ		
	-	#d16(Ay.Rx).Az	. 1	REGx	s 1 A	Az Ay	2	-	6	Ay + (Bx[-2]) + d + Az Artife - 17 - section (MA - m) - Bets and Artife - per open to same reps			
LSR		see ASL (page 10)					-	-	-	ter amen usina 2na azaressina misae	-		
MOVE	.B [.W]	Ry.Rx	0 .	REGx	s 0 0	0 REGy	1	-	3	Src - Dst	-	-	
,	.B [.W]	Py.Rx	0	REGx	s 0 1	1 PORTy	1	-	6	10 manual 10 mm 10			
Continued on next page	.B [.W]	(Ay).Rx	0	. REGx	s 0 0	1 0 Ay	1	-	6				

INSTRUCTION MNEMONIC	ATTR SIZE	OPERAND ASSEMBLER SYNTAX Source = Src Destination - Dst Src . Dst	15 14 13 12	wo	A T I O N R D	3 2 1 0	W O R D S	EXTENSION	CYCLES	OPERATION	STATUS FLAGS
MGVE (cont.)	B [W]	ıAyı - Rx	1	REGx	s 0 1 1 () Ay	1		6	Src - Dst	
	B [W]	(Ayı Rx	'	REGx	s 0 1 1	1 Ay	1	-	6		
	B [W]	d16iAyi R≠	1 0	REGx	s 0 0 1	1 Ay	2	d	9		
	B [W]	Addr Rx	0	REGx	s 0 0 1	F	2	а	9		
	В	en8 Rx	E	REGx			,		3		
	[W]	=n16 Rx	0	REGx	9	7	2	-	6		
	B [W]	Ry Pr	0	PORTx	s 0 1 0	REGy	,		6		
	B [W]	Ayı - Pa	0	PORTx	s 1 1 0 1	O Ay	1	-	9		
	В	≈n8 P₂	D	1 PRTx			,	-	6		
	[w]	an16 Px	0	PORTx	E	7	2		9		
	B [W]	BytAxt	'	0 Ax	s 0 0 0	REGy	1	-	6		
	[W]	(AxI (Ay)	1	0 Ax	s 0 0 1	D Ay	1	-	9		
Continued	B [W]	#n16 (Ax)	I '	0 Ax	s 0 0 1	7	2		9		
on next page	B [W]	Rx (Ay) ·	1	REGx	s 0 1 0 i	O Ay	1	-	6		

INSTRUCTION MNEMONIC	ATTR SIZE	OPERAND ASSEMBLER SYNTAX Source = Src Destination = Dst Src , Dst	15 14 13 12	OPER. W O	A T R I	· T ·	-	3	2 1 0	W O R D S	E X T E N S I O N	CYCLES	OPERATION	FL	ATU AG	S
MOVE (cont.)	.B [W]	(Ax) + .(Ay) +	1 1	1 Ax	s (0	1	0	Ay	: 1	-	9	Src - Dst		_	-
	.B [W]	#n16.(Ax) +	1	1 Ax	[s] 1	0	1	•	7	2	. "	9	•			
	B [.W]	Rx. – (Ay)	1	REGx	s) 1	0	1	Ay	٠,	· -	6	•			
	8 {.W]	Px (Ay)	0	PORTx	s	1 1	0	1	Ay	1	-	. 9	•			
	.B [W]	- (Ax) (Ay)	1	1 Ax	[s] I	0 0	1	i.	Ay	1	-	9	•			
	B [W]	#n16. – (Ax)	1	1 Ax	s	0 0	1	İ	F	2	. "	. 9	•			
	8 [W]	Ry.d16(Ax)	1	1 [Ax]	[s]	0 0	0	Ĺ	REGy	2	. д	9				
	8 [W]	Ry.Addr	,	F	s	0 0	0	Ē.	REGy	2	a	9	•			
MOVEM	B [.W]	(Ay) + .REGLIST	1	7	s	0 0	1	0	Ay	2	М	9 + 3r	(Ay)+ - REGLIST		-	
	8 [W]	- (Ay).REGLIST	1	7	s	0 0	1	1	Ay	2	М	9 + 3	-(Ay) - REGLIST			
	B (W)	REGLIST.(Ay) +	1	F	s	0 0	1	0	Ay	2	м	7 + 3r	REGLIST (Ay) -	•		
	B [.W]	REGLIST, - (Ay)	1	F	s	0 0	1	1	Ay	2	М	7 + 3r	REGLIST (Ay)			
		•						†-			•		NOTE A minimum of 2 registers must be specified and may be specified in any order			

INSTRUCTION MNEMONIC	ATTR SIZE	OPERAND ASSEMBLER SYNTAX Source = Src Destination = Dst			ATION		W O R D S	E X T E N S	CYCLES	OPERATION		STA FLA		
		Src , Dst	15 14 13 12	11 10 9 8	7 6 5 4	3 2 1 0		O N		4	N	z	٧	c
MULS	-	Rx,RPy	5	REGx	В	RGy 0	1	-	21	Rx • RPy(even) — RPy(even), RPy(odd) MSW — even; LSW — odd	-	-		-
MULU	-	Rx,RPy	5	REGx	9	RGy 0	1	-	21	Rx · RPy(even) — RPy(even), RPy(odd) MSW - even, LSW - odd	-	-	_	_
NEG [°] NEGC	B [:W]	Ry	3	7	s c1 1 0	REGy	1	-	3	2's Complement	 .	•	•	•
	.B [W]	(Ay)	3	7	s c1 1 1		1	-	9	NEG 0 Dst Dst	!			
	.B [:W]	d16(Ay)	3		s c1 1 1		2	d	12	NEGC 0 Dst C - Dst				
	.B [.W]	Addr	3	7	s c1 1 1	F	2	а	12		l			
NOP	-	-	0	0	0	0	1	-	3	PC + 2 - PC	1-	-	_	_
NOT	.B [:W]	Ry	3	7	s 0 0 0	REGy	1	-	3	1's Complement	1	•	0	0
	8 [W]	(Ay)	3	7	s 0 0 1	0 Ay	1	-	9	NOT(Dst) - Dst	1			
	B [W]	d16(Ay)	3	7	s 0 0 1	1 Ay	2	d	12					
	B [W]	Addr	3	7	s 0 0 1	F	2	a	12		-			
OR		see AND (page 9)									1			

INSTRUCTION MNEMONIC	ATTR SIZE	OPERAND ASSEMBLER SYNTAX Source - Src Destination - Dst Src , Dst	15 14 13 12	,	A T I O N	3 2 1 0	W O R D S	EXTENSION	CYCLES	OPERATION	STATUS FLAGS
POP	-	Rx	1	REG×	В	6	1	-	6	(SP) - · Rx	
	-	Px	. 0	PORTx	E	6	1	-	9	(SP) · · Px	
	-	(Ay) +	1	. E	9	0 Ay	1		9	(SP) · · (Av) ·	
РОРМ	-	REGLIST	1	. 7	9	6	2	М	9 · 3n	(SP) REGLIST NOTE A minimum of 2 registers must be specified and may be specified in any order	
PUSH	-	Rx	1	REGx	А	E	1		. 6	Rx · (SP)	
	-	Px	. 0	PORTx	E	E	1		9	Px - (SP)	
	-	(Ay)	1	1 Ax	. 9	E	1		9	(Ax) · (SP)	
	-	#n16	1	, E	9	F	2		. 9	r data · · (SP)	
PUSHM		REGLIST	1	F.	9	. Е	2	М	7 - 3n	REGLIST - (SP) NOTE A minimum of 2 registers must be specified and may be specified in any order	
RET	-	-	5	6	. D .	. 7 .	1	-	9	(SP) - PC	
	-	Ax	5	0 Ax	D	. 7	1	-	9	: '((Ax)) PC	
RETI	-	-	5	F	D	. 7	1 .	-	12	(SP) - · SR (SP) - · PC	

INSTRUCTION MNEMONIC	ATTR SIZE	OPERAND ASSEMBLER SYNTAX Source=Src Destination=Dst Src . Dst	. 15 14 13 1		ATION DRD	3 2 1 0	W O R D	EXTENSION	CYCLES	OPERATION		STA FLA	AGS	•
ROL ROLC ROR RORC		see ASL					:							
STOP	-	_	1	7	9	F	1	_	-	Pause: CPU & I/O CLOCKS OFF	1-	_	-	_
SUB SUBC		see ADD									T			
TEST TESTN	.B [:W]	#n16.Ry	7	7	s ut 0 0	REGy	2	*	6	TEST: Src. AND. Dst	*	*	0	0
-	.B [.W]	#n16.Py	7	F	s c1 0 1	PORTy	2	*	9	TESTN: Src AND NOT (Dst)				
	.B [.W]	#n16.(Ay)	. 7	. 7	s c1 0 1	0 Ay	2	. "	9	! .				
UNLK		Ax	5	1 Ax	9	5	1	-	6	Ax - SP: (SP) Ax	T	-	_	

The following symbols are used to describe the state of the Status Register flags:
Set according to result of operation.
Set 1. Set.
- Not affected.
U Undefined.

					Port	Map					
Po	ort	Addr	Description	15	14	13	12	11	10	9	8
P0	PH0 PL0	\$FC00	16 External I/O or Addr/Data Bus In Expanded Bus Mode								
P1	PH1 PL1	\$FC02	16 Ext I/O, Ext Interrupts, Serial Port I/O, Bus Control	LB HB R/W DS DTACK AS BGACK							BUSOUT BR
P2	PH2 PL2	\$FC04	Reserved	RESERVED							
Р3	PH3 PL3	\$FC06	Serial Receive and Serial Transmit Buffers	RECEIVE BUFFER							
P4		\$FC08	8 External I/O or Timer and Port 0 Handshake	TAO	тво	TAI	ТВІ	STRH R/G	STRL	RDYH	RDYL
P5		\$FC0A	Reserved	-			RESE	RVED			
P6		\$FC0C	Reserved	-			RESE	RVED			
P7		\$FC0E	Interrupt Latch Register	RES	NMI	SPARE	XI2I	STRLI	TAOI	TAII	STRHI
P8		\$FC10	Interrupt Mask Register	RESE	RVED	SPARE	XI2M	STRLM	TAOM	TAIM	STRHM
P9		\$FC12	Serial I/O Receive Control and Status Register	RE	IS	RW1	RW0	RC	SIS	RESE	RVED
P10		\$FC14	Serial I/O Transmit Control and Status Register	TE	AT	LM	TW1	TW0	TC	P/S	RES
P11		\$FC16	Timer B Latch								
P12		\$FC18	Timer A Low Latch								
P13		\$FC1A	Timer A High Latch								
P14		\$FC1C	Timer and Handshake Control Register	HSM2	HSM1	HSM0	XI2C	HSE	TCE	тсос	TAM1
P15		\$FC1E	Expanded Bus Control and Status Register	SEG1	SEG0	BLCK	F/S	EXP	F/P	TEST 1*	TEST 0*
P16		\$FC20	Port 0 Direction Control (DDR0)								
P17		\$FC22	Port 1 Direction Control (DDR1)								
P18		\$FC24	Serial I/O Mode and Sync Register	A/S	WL1	WLO	ST	PAR1	PAR0	тсо	ws
P19		\$FC26	Timer C Latch								

^{*}NOTE: Both test bits should remain a 0 during normal operation.

				Port I	Иар					
7	6	5	4	3	2	1	0	Initial Condition		
1/0	XI2	XI1	XIO	Si	RCLK	TCLK	so	_		
•			RESE	RVED						
			TRANSMIT	BUFFER				_		
•			RESE	RVED			-	High Byte 0000		
-			- RESE	RVED						
4			RESE	RVED				_		
RSCI	RNI	XIII	TBOI	TBII	XIOI	XMTI	TCI	\$0000		
RSCM	RNM	XIIM	твом	ТВІМ	XIOM	хмтм	тсм	\$0000		
BF	OE	PE	FE	SF/AF	BRK	RESE	RVED	\$0000		
BE	UE	END	•		RESERVE) ———		\$00A0		
								_		
								_		
								_		
ТАМО	TAE	TAIC	TAOC	ТВМ1	твмо	TBE	TBIC	S0000		
UPC/GP	UPC/GP R/G RESERVED									
								\$0000		
								s0000		
SYNC7	SYNC6	SYNC5	SYNC4	SYNC3	SYNC2	SYNC1	SYNC0	\$0000		

NOTE: When a reserved bit is read, it is read as a zero.

ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS

Voltage on any pin relative to GND	. -1.0 V to $+7.0$ V
Total Device Power Dissipation	1 Watt
Ambient Storage Temperature	. −65°C to +150°C
Ambient Operating Temperature (T _L <t<sub>A<t<sub>H)</t<sub></t<sub>	
Commercial MK68HC2xx/xxx-Cx	
Industrial MK68HC2xx/xxx-Vx	40°C to +85°C
Military MK68HC2xx/xxx-Mx	. −55°C to +125°C

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

MK68200 DC ELECTRICAL CHARACTERISTICS

($V_{CC} = 5.0 \text{ V} \pm 10\%$, $T_A = T_L \text{ to } T_H$)

SYMBOL	PARAMETER	MIN	мах	UNITS	TEST CONDITIONS
V _{IL}	Input low voltage; all inputs	-0.3	0.8	٧	
V _{IH}	Input high voltage; all inputs except CLK1	2.0	V _{CC} + 0.3	٧	
V _{IH}	Input high voltage; CLK1	0.7 × V _{CC}	V _{CC} + 0.3	٧	
V _{OL}	Output low voltage; all outputs		0.4	٧	I _{OL} = 2.0 mA
V _{OH}	Output high voltage; all outputs	2.4		٧	$I_{OH} = -250\mu A$
V _{OH}	Output high voltage; all outputs	V _{CC} -0.1		٧	$I_{OH} = -10\mu A$
I _{LI}	Input leakage current		±1	υA	$V_{IN} = 0 \text{ to } V_{CC}$
I _{LO}	Three-state output leakage current in float		±10	μΑ	$V_{OUT} = 0.4 \text{ V to}$ V_{CC}
I _{CC1}	Input power supply current CLKOUT = 12.5 MHz CLKOUT = 10 MHz CLKOUT = 8 MHz CLKOUT = 0.5 MHz		75 65 55 15	mA mA mA mA	Outputs Open
I _{CC2}	Power supply current in IDLE mode. CLKOUT = 12.5 MHz CLKOUT = 10 MHz CLKOUT = 8 MHz CLKOUT = 0.5 MHz		20 20 20 20 10	mA mA mA mA	Outputs Open. All I/O functions active.
Іссз	Power supply current in STOP mode		5	mA	Outputs Open

CAPACITANCE

 $T_A = 25$ °C

SYMBOL	PARAMETER	MAX	UNIT	TEST CONDITION	
C _{IN}	Input Capacitance	10	pF	Unmeasured pins returned to ground	
C _{OUT}	Three-state Output Capacitance	10	pF		

MK68HC200 AC ELECTRICAL SPECIFICATIONS

 $T_A = T_L$ to T_H , $V_{CC} = +5V \pm 10\%$ unless otherwise specified. AC measurements are referenced from minimum V_{IH} or maximum V_{IL} for inputs and from minimum V_{OH} or maximum V_{OL} for outputs.

		8 1	ИHz	10	MHz	12.5	MHz		
NO.	DESCRIPTION	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
1	RESET low time	20		20		20		state times	1
2	CLK 1 width high (external clock input)	22		18		14		ns	
3	CLK 1 width low (external clock input)	22		18		14		ns	
4	CLK 1 period (external clock input)	62	1000	50	1000	40	1000	ns	
5	Crystal input frequency	1.000	16.000	1.000	20.000	1.000	25.000	MHz	
6	Clock Period (PHI 1) (tc)	125		100		80		ns	
7	PHI 1 low to PHI 1 high	62		50		40		ns	
8	PHI 1 high to PHI 1 low	62		50		40		ns	
9	PHI 1 low to CLKOUT low		20		16		13	ns	
10	PHI 1 high to CLKOUT high		20		16		13	ns	

MK68HC200 EXPANDED BUS AC ELECTRICAL SPECIFICATIONS (UPC, GP, AND PRIVATE BUSES)

		8 N	ЛHz	10	MHz	12.5	MHz		
NO.	DESCRIPTION	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
11	PHI 1 low to R/W, HB, LB, FC1, FC2, EXPMC, DMODE Valid		58		46		37	ns	2
12	PHI 1 high to AS low		58		46		37	ns	2
13	PHI 1 low to address valid		60		50		40	ns	2
14	AS low to address invalid	35		30		24		ns	2
15	PHI 1 low to tri-state address		45		36		29	ns	2
16	Tri-state address to DS, LDS, or UDS starting low (fast cycle)	10		10		10		ns	2
17	PHI 1 low to DS, LDS, or UDS low (fast cycle)		83		66		53	ns	2
18	PHI 1 low to data out valid during write		60		50		40	ns	2
19	PHI 1 low to R/W, HB, LB, FC1, FC2, EXPMC, DMODE invalid	0		0		0		ns	2
20	PHI 1 low to address/data bus driven	0		0		0		ns	2
21	AS low to DS, LDS, or UDS starting low (fast cycle)	50	113	42	90	33	72	ns	2
85	AS high to FPRIV invalid	0		0				ns	
86	Address valid to FPRIV valid (fast cycle)		121		94		75	ns	
87	Valid data setup to DS, UDS or LDS high during write (fast cycle)	65		50		40		ns	2

MK68HC200 EXPANDED BUS AC ELECTRICAL SPECIFICATIONS (UPC AND GP BUSES)

		8 N	ИHz	10 MHz		12.5	MHz		
NO.	DESCRIPTION	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
22	Tri-state address to DS, LDS, or UDS starting low (standard cycle)	67		54		43		ns	
23	PHI 1 high to DS, LDS, or UDS low (standard cycle)		83		66		53	ns	2
24	Valid Data Setup to PHI 1 low	5		5		5		ns	2
25	AS low to DS, LDS, or UDS starting low (standard cycle)	112	175	90	138	72	111	ns	2
26	R/\overline{W} , \overline{HB} , or \overline{LB} valid to \overline{AS} starting low	45		36		29		ns	
27	Address valid to AS starting low	45		36		29		ns	
28	Input data hold time from PHI 1 low	22		18		14		ns	
29	Input data hold time from DS, LDS, or UDS high	0		0		0		ns	
30	PHI 1 low to DS, LDS, or UDS high		90		72		58	ns	
31	DTACK low or FPRIV valid setup to PHI 1 high	7		6		5		ns	
32	LDS, UDS, or DS high to DTACK high (hold time)	0		0		0		ns	
33	LDS, UDS, or DS pulse width	120		90		72		ns	
34	PHI 1 high to AS high		45		36		29	ns	
35	PHI 1 low to data out invalid	0		0		0		ns	
36	AS inactive	117		90		72		ns	
37	DS, LDS, or UDS high to data out invalid	90		66		53		ns	
38	DS, LDS, or UDS high to AS high	5		5		5		ns	
88	Address valid to FPRIV valid (standard cycle)		246		194		155	ns	
89	Valid data setup to DS, LDS, or UDS during write (standard cycle)	190		150		120		ns	2
90	DS, LDS or UDS low to data in valid (fast cycle)		37		29		22	ns	2
91	DS, LDS or UDS low to data in valid (standard cycle)		100		79		62	ns	2
92	Address valid to data in valid (fast cycle)		185		145		115	ns	
93	Address valid to data in valid (standard cycle)		310		245		195	ns	

MK68HC200 EXPANDED BUS AC ELECTRICAL SPECIFICATIONS (UPC BUS)

		8 1	8 MHz		10 MHz		MHz		
NO.	DESCRIPTION	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
39	BGACK low to BR high	100	225	75	180	60	144	ns	
40	BG low to BGACK low	50	300	50	240	40	192	ns	
41	BGACK, AS, DTACK, inactive to BGACK low; BG already low	0	300	0	240	0	192	ns	
42	BGACK low to AS, UDS, LDS, R/W or address/data bus driven	40	68	30	54	: 5	43	ns	
43	AS, LDS, UDS, R/W or address/data bus tri-state to BGACK high	0	90	0	72	0	58	ns	

MK68HC200 EXPANDED BUS AC ELECTRICAL SPECIFICATIONS (GP BUS)

		8 N	ИHz	10	MHz	12.5	MHz		
NO.	DESCRIPTION	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
45	BUSIN low to BUSOUT low (bus grantor, fast cycle, no wait states)		950		720		576	ns	
46	BUSOUT high to AS, DS, R/W, LB, HB or address/data bus driven (bus grantor)	15		15		15		ns	
47	BUSIN high to BUSOUT high (bus grantor)	260	450	180	360	144	288	ns	
48	Tri-state AS, DS, R/W, LB, HB or address /data bus to BUSOUT low (bus grantor)	50		42		33		ns	
50	BUSOUT low to AS, DS, R/W, LB, HB or address/data bus driven (bus requestor, BUSIN low)	120		90		72		ns	
51	BUSIN low to AS, DS, R/W, LB, HB or address/data bus driven (bus requestor, BUSOUT low)	135	325	108	300	86	240	ns	
53	BUSOUT high to BUSIN high (bus requestor)		275		240		192	ns	
55	Tri-state AS, DS, R/W, HB, LB or address/data bus to BUSOUT high (bus requestor)	50		39		31		ns	

MK68HC200 BUS AC ELECTRICAL SPECIFICATIONS (PRIVATE BUS)

		8 M	ИHz	10	MHz	12.5	MHz		
NO.	DESCRIPTION	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
56	Valid Data Setup to PHI 1 low	15		12		10		ns	
57	PBR/W valid to PBAS starting low	30		24		19		ns	
58	Address valid to PBAS starting low	27		21		17		ns	
59	Input data hold time from PHI 1 low	0		0		0		ns	
60	Input data hold time from PBDS high	0		0		0		ns	

MK68HC200 EXPANDED BUS AC ELECTRICAL SPECIFICATIONS (PRIVATE BUS) (Cont.)

		8 N	ЛHz	10 MHz		12.5	MHz		
NO.	DESCRIPTION	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
61	PHI 1 low to PBDS high		80		63		50	ns	
62	PBDTACK low setup to PHI 1 high	10		9		7		ns	
63	PBDS high to PBDTACK high (hold time)	-15		– 15		-15		ns	
64	PBDS pulse width	95		75		60		ns	
65	PHI 1 high to PBAS high		58		45		36	ns	
66	PHI 1 low to data out invalid	10		10		10		ns	
67	PBAS inactive	100		81		65		ns	
68	PBDS high to data out invalid	100		81		65		ns	
69	PBDS high to PBAS high	15		15		15		ns	
94	PBDS low to data in valid		27		27		37	ns	
95	Address valid to data in valid		159		159		238	ns	

MK68HC200 INPUT/OUTPUT AC ELECTRICAL CHARACTERISTICS


				8 1	ИНz	10	MHz	12.5	MHz		
NO.	DESCRIPTION			MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
70	Active and inactive pulse times	STRH TAI, T	I2, XI1, , ST <u>RL,</u> BI, NMI	5		5		5		state times	1
		For X	10	3		3		3		times	
71	Input data setup to STRH, STRL	falling e	dge of	7		6		5		ns	
72	Input data hold from edge of STRH, STR		ling	30		24		19		ns	
73	RDYH, RDYL low tir	ne		1	3	1	3	1	3	state times	1
74	Delay from STRH, S RDYH, RDYL low	STRL hiç	gh to		55		45		36	ns	
75	Delay from data valid to RDYH, RDYL high (output mode)			3		3		3	state times	1	
76	Delay from STRH hi (bidirectional mode)	gh to d	ata out		45		36		29	ns	
77	Port 0 data hold tim low (bidirectional mo		STRH	15		12		10		ns	
78	Delay to Port 0 float low (bidirectional mo		TRH		43		33		26	ns	
79	TCLK,RCLK period		as input	.125	DC	.100	DC	.080	DC		
	(asynchronous)		as output	.250	DC	.200	DC	.160	DC	μS	
	TCLK,RCLK period (synchronous)			.500	DC	.400	DC	.320	DC		
80	TCLK, RCLK width lo	W	as input	1	DC	1	DC	1	DC	state	1
	or high (asynchronous)		as output	2	DC	2	DC	• -	DC	times	
	TCLK, RCLK width		as input	3	DC	3	DC	3	DC	state	1
	low or high (synchronous)		as output	4	DC	4	DC	4	DC	times	

MK68HC200 INPUT/OUTPUT AC ELECTRICAL SPECIFICATIONS


			8 1	ЛНz	10 1	MHz	12.5	MHz		
NO.	DESCRIPTION		MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
82	TCLK low to SO delay (sync mode)	TCLK as input	165		132		106		ns	
	delay (sylic mode)	TCLK as output	37		30		24		115	
83	SI to RCLK high setup time (sync	RCLK as input	15		12		10			
	mode)	RCLK as output	90		72		58		ns	
84	SI hold time from RCLK high	RCLK as input	22		18		14		ns	
	(sync mode)	RCLK as output	0		.0		0		1115	

NOTES

- 1 One state time is equal to one-half of the instruction clock (PHI 1) period
- 2 For the private bus case, the signals referenced apply to the equivalent private bus signals.



LOAD 3



TEST LOAD 3 IS APPLICABLE TO CLKOUT.

Figure 17 . Output Test Load




Figure 18. MK68HC200 AC Timing




Figure 19. MK68HC201 UPC Bus Timing (Fast Cycle)




Figure 20. MK68HC201 UPC Bus Timing (Standard Cycle)




Figure 21. MK68HC201 UPC Bus Arbitration Timing




Figure 22. MK68HC211 GP Bus Timing (Fast Cycle)




Figure 23 . MK68HC211 GP Bus Timing (Standard Cycle)




Figure 24. MK68HC211 GP Bus Timing (Interrupt Acknowledge Timing)




Figure 25. MK68HC211 GP Bus Arbitration Timing (Bus Grantor)




Figure 26. MK68HC211 GP Bus Arbitration Timing (Bus Requestor)




Figure 27. MK68HC221 Private Bus Timing (Fast Cycle)




Figure 28. Input/Output AC Timing (Data Input)




Figure 29. Input/Output AC Timing (Data Output)




Figure 30 . Input/Output AC Timing (Bidirectional I/O)







Figure 31. Input/Output AC Timing (Serial I/O)

PHYSICAL DIMENSIONS

MK68HC200 52-Pin Ceramic Leadless Chip Carrier (E)








	INC	HES	
DIM.	MIN.	MAX.	NOTES
Α	.070	.095	
A ₁	.080	.110	
B ₁	.022	.028	
D	.739	.761	
D ₂	.590	.610	
E	.739	.761	
E ₂	.590	.610	
e	.048	.052	
h	.035	.045	
j	.035	.045	
L	.045	.055	
L,	.075	.095	

NOTES:

- 1. Body material shall be ceramic.
- 2. Plating shall be gold over nickel as specified in the detail specification

1 INCH 2.54 CENTIMETERS

MK68HC200 52-Pin Plastic Leaded Chip Carrier (Q)




DIM.	INC	HES	NOTES
DIN.	MIN.	MAX.	3
Α	.165	.185	2
A ₁	.090	.120	2
В	.026	.032	2
B ₁	.013	.021	2
D	.785	.795	
D ₁	.750	.756	
D ₂	.690	.730	
Ε	.785	.795	
E	.750	.756	
E ₂	.690	.730	
h	.042	.060	
j	.042	.060	
k	.042	.056	

1 INCH = 2.54 CENTIMETERS

NOTES:

- 1. LEAD FINISH TO BE SPECIFIED PER CUSTOMER AGREEMENT,
- 2. WHEN SOLDER DIP LEAD FINISH IS SPECIFIED, THE MAXIMUM LIMIT SHALL BE INCREASED BY .003.


MK68HC221 84-Pin Ceramic Leadless Chip Carrier (E)



DIM.	INC	1ES
2	MIN	MAX
A	1.138	1.167
В	1.138	1.167
С	0.070	0.090
D	0.080	0.110
E	0.044	0.056
F	0.044	0.056
G	0.075	0.095
Н	0.048	0.052
J	0.033	0.039
K	0.010	0.018
L	0.495	0.505
М	0.495	0.505

1 INCH = 2.54 CENTIMETERS

MK68HC221 84-Pin Plastic Leaded Chip Carrier (Q)



DIM.	INC	NOTES	
Divi.	MIN.	MAX.	INDIES
Α	.165	.200	2
A ₁	.090	.130	2
В	.026	.032	2
В	.013	.021	2
D	1.185	1.195	
D_1	1.150	1.158	
D ₂	1.090	1.130	
E	1.185	1.1.95	
E	1.150	1.158	
E ₂	1.090	1.130	
h	.042	.060	
j	.042	.060	
k	.042	.056	

1 INCH = 2.54 CENTIMETERS

NOTES:

- 1. LEAD FINISH TO BE SPECIFIED PER CUSTOMER AGREEMENT,
- 2. WHEN SOLDER DIP LEAD FINISH IS SPECIFIED, THE MAXIMUM LIMIT SHALL BE INCREASED BY .003.


ORDERING INFORMATION

There are two types of part numbers for the MK68HC200 family of devices. The generic part number describes the basic device type, the amount of ROM and RAM, the desired package type, temperature range, power

supply tolerance, and expandable bus interface type. The device order number indicates the specific mask set Mostek will use to manufacture the device, along with package type, speed grade and temperature range.

Generic Part Number

An example of the generic part number is shown below:




NOTES

- Must be "4" when specifying the ROM version
- Must be "8" when specifying the emulator version
- 3. Must be "0" when specifying the emulator version

Device Order Number

An example of the device order number is shown below:




43 = UPC, 0 or 4K bytes ROM, 256 bytes RAM 44 = GP, 0 or 4K bytes ROM, 256 bytes RAM

PART NUMBER EXAMPLES (A noninclusive list)						
MK68HC201/44Q-C10	Device Order Number = MK43XXXQ-C10 Speed = 10MHz Temperature = 0° to 70°C Package = 52 pin plastic LCC RAM = 256 bytes ROM = 4096 bytes Bus = UPC					
MK68HC211/04Q-C8	Device Order Number = MK44002Q-C8 Speed = 8MHz Temperature = 0° to 70°C Package = 52 pin plastic LCC RAM = 256 bytes ROM = None Bus = GP					
MK68HC221/08E-M12	Device Order Number = MK40030E-M12 Speed = 12.5MHz Temperature = -55°C to +125°C Package = 84 pin ceramic LCC RAM = 512 bytes ROM = None Bus = GP/UPC					
MK68HC201/44Q-V8	Device Order Number = MK43XXXQ-V8 Speed = 8MHz Temperature = -40 to +85 °C Package = 52 pin plastic LCC RAM = 256 bytes ROM = 4096 bytes Bus = UPC					

These specifications are subjet to change without notice. Please inquire with our sales offices about the availability of the different products.





Surface Mounted Devices



SURFACE MOUNTED DEVICES SELECTION GUIDE

	SO 24	PLCC 28	
	WANDARD .	www.mm	Page
4-BIT MCUs	CB-524	CB-520	
ET9320		•	1-45
ET9321	•	•	1-45
ET9322	•	•	1-45
ET9420		•	1-45
ET9421	•	•	1-45
ET9422	•	•	1-45
ETC9310	•	•	1-5
ETC9320		•	1-5
ETC9321	•	•	1-5
ETC9322	•	•	1-5
ETC9344		•	1-69
ETC9345	•	•	1-69
ETC9410	•	•	1-5
ETC9420		•	1-5
ETC9421	•	•	1-5
ETC9422	•	•	1-5
ETC9444		•	1-69
ETC9445	•	•	1-69
ETL9310	•	•	1-21
ETL9311	•	•	1-21
ETL9320		•	1-21
ETL9321	•	•	1-21
ETL9322	•	•	1-21
ETL9344	}	•	1-115
ETL9345	•	•	1-115
ETL9410	•	•	1-21
ETL9411	•		1-21
ETL9420		•	1-21
ETL9421	•	•	1-21
ETL9422	•	•	1-21
ETL9444	1	•	1-115
ETL9445	•	•	1-115

SURFACE MOUNTED DEVICES SELECTION GUIDE

	PLCC 28	PLCC 44	PLCC 52	PLCC 84 LCCC 84	
	may min	The state of the s			Page
8-BIT MCUs	CB-520	CB-521	The summer	The state of the s	
EF6801		•			2-7
EF6801U4		•			2-47
EF6804J2	•				2-91
EF6804P2	•		1		2-13
EF6805P2	•				2-22
EF6805P6	•				2-24
EF6805R2		•			2-27
EF6805R3		•			2-30
EF6805U2		•			2-32
EF6805U3		•			2-35
EF68HC04P3	•				2-18

16-BIT MCUs

MK68211	•		3-5	
MK68E201		•	3-5	
MK68E211	1	•	3-5	
MK68E221		•	3-5	
MK68HC201	•		3-77	
MK68HC211	•		3-77	
MK68HC221		•	3-77	

SURFACE MOUNTED DEVICES: today's solution for state-of-the-art system designs.

Today's trend toward light weight system designs with high component density allows Surface Mounting Technology to revolutionize manufacturing in the Electronics industry.

Reduction in board assembly cost by as much as 40% and in board size by as much as 50% is a goal that can be reached throught the utilization of Surface Mounted Devices:

Active Semiconductors (SO IC's) - SO Discretes and Chip carriers as well as passive resistors and capacitor chips.


Today system designers can select package outlines that meet state-of-the-art weight/space ratio requirements while enhancing electrical performance.

By 1990, through widely accepted data, one can foresee above 50% of the world wide demand to be Surface Mounted Devices.

Included in the THOMSON SEMICONDUCTEURS family of Surface Mounted Devices are integrated circuits (S08 - S028), Plastic Leaded Chip Carriers (PLCC) from 18 to 84 pins, Leadlen Ceramic Chip Carrier's (LCCC) from 20 to 68 pads, as well as discrete diodes and transistors in SOT 23 (TO-236).

Capacitor chips are also available in THOMSON LCC. Compared to conventional types THOMSON SC's SMD have the following features:

- Compact design enabling high packing density and significant reduction in board size and weight, for instance in consumer electronics, telecommunications and automotives.
- Easy and low cost handling through automated high speed pick and place machinery.
- Mounting capability on both sides of all types of substrates (Ceramic or PC boards) using all current methods, such as wave soldering reflow and vapor phase technics.
- Same electrical characteristics (same dice) as conventional packages, with improved high frequency, high speed switching performances due to lower lead inductance and capacitance.
- Optimized way to package VLSI circuits by utilizing plastic chip carrier along with SO packages, leading to a major advantage over chip and wire assembly processes.




MOUNTING METHODS

PLCC and LCCC may be mounted on either PC boards or substrates, employing different soldering methods.

Reflow process

• This method permits the soldering of all components in a single operation. In this case, solder cream is used either by screen printing or employing a pneumatic gun. After the application of solder cream the components are mounted and the circuit is guided through an infrared or convection oven which allows the solder to melt.

In order to avoid solder spreading risks and to position the components, the board should be pre-screen printed with an insulating material.



 An other way to solder coat the board is to dip it into a soldering bath or through wave soldering. Then, flux is applied by a brush or immersion and the components are placed.

The soldering is done by reflow through an oven as above.

The result obtained by both methods is identical. However, in this case, a complete tinning of the circuit is necessary.

Wave soldering process

The components are glued to substrate by means of an insulated glue. The board is dipped in flux and then goes through the wave soldering process.

Hot air soldering

In this system, the soldering iron must be replaced by a hot air nozzle. Employing this method, an improvement in solder temperature control is achieved.

It is also easy to correct some soldering failures with this method.

Heated collet

This method is used for rework and soldering PCC on the versus side of the board after wave solder.

Vapor phase soldering (VPS)

This method uses the heat of the vapor of a boiling inert fluorinated fluid. Soldering is accomplished by either screening tin layers or by electroplating solder paste.

Components are then mounted in appropriate locations and soldered to the circuit by dipping it into the vapor of boiling inert fluorinated fluid.

The main advantages of this method are:

- Uniform workpiece temperature whatever the difference in size of the components involved
- Accurate temperature without any elaborate control (temperature of boiling inert fluid)
- Dipping time may be very short and as a consequence better soldering results are obtained
- Soldering takes place in an oxygen-free atmosphere which permits:
- to use less active soldering flux, and
- to avoid soldering flux oxidation (easy cleaning of remaining flux).


Remarks

Various types of high speed automatic mounting equipments for passive and active devices are available contributing to considerable reduction in production costs.

THERMAL CHARACTERISTICS


Thermal performances of SMD are dependent upon substrate material, size, mounting process, chip area, die attach and lead frame material characteristics.

For PLCC, copper is selected in order to improve the thermal characteristics. Therefore thermal resistance approaching that of a conventional Fe Ni 42 DIL can be obtained.



Junction-ambient air thermal resistance, components reported on classical PC board (FR 4, 1.3 mm thickness, 50 x 50 mm size).

Allowable power dissipation can reach 350 mW according to device type, refer to data sheet.



Development and emulation tool





INICE4-8 is a support for:

- EF6800 and EF6809 MPU Families
- FF6805 FF6804 and TS68HC04 MCU Families
- ETC 9400 and ETL 9400 MCU Families
- TS94000 MCU Family.

SOFTWARE DEVELOPMENT ON IBM-PC

DEVELOPMENT WITH INICE 4-8

INICE 4-8 is a powerful, lowcost and user friendly stand alone development tool, fully dedicated to support the complete range of 4 and 8 bit MCU's manufactured by THOMSON-SC.

INICE 4-8 offers 2 RS 232 C Serial communication lines:

- one to interface to a host computer IBM-PC (1) which provides functions of human interface and software development.
- the other is used for auxiliary systems such as a line printer. Eprom programmer or centralized main-

The whole development station comprises the host computer IBM-PC, INICE 4-8 and a probe dedicated for each MPU and MCU family.

SOFTWARE DEVELOPMENT ON IBM-PC

The choice of a standard personnal computer for Software purposes (MS DOS operating system) and for hardware (IBM-PC bus) is an important key to obtaining a full evolutive and open system.

It offers access to a very large Software library.

Full screen editor: word, wordstar... (2) Full range of development software

- MPU and MCU cross assembler
- linking editor.
- (1) Adaptation for Vax computer will be available in
- (2) Software available in library for IBM-PC.

INICE 4-8 INTERACTIVE SOFTWARE

Software supplied to control INICE 4-8 offers the ability to use the advantages of the powerful architecture hardware.

- Meaningful mnemonics
- Wide choice for characterising values (Decimal, Hexa, ASCII)
- Aids to the operator when in difficulty Full range of debugging aides
- On line assembler/disassembler
 - 8 hardware breakpoints
 - 8 software breakpoints
 - Logic analyser triggered breakpoints
 - Execution program step by step in RAM and ROM area
 - Echo on line printer
 - Load and save program through RS 232 C
 - connection
 - Memory check - Operator keyboard entry request can be chai-
 - ned in a command file
 - Self test of the entire system INICE 4-8 + emulator probe at power up
 - Possibility to temporarily leave control of emulation session to access DOS routines, through the emulation session keeps acting.

IBM-PC: is a registered trade mark of International Business Machine Corp.

JANUARY 1987 1/2

TSTMU 94

EMULATION WITH INICE 4-8 (*)

An advanced architecture for total transparency and dynamic emulation.

Thanks to the dual processor architecture (System bus and emulation bus), the emulated MPU or MCU operates independently of the other system processors.

Therefore, it is possible during execution, to list or modify emulator probe control parameters.

REALTIME EMULATION

With the transparency feature, the emulated processor operates at 100% of the maximum speed specified by the manufacturer.

(*) Each emulator probe is delivered with an interactive software specific to each MPU or MCU family.

OPEN ENDED

- Switching from one MPU or MCU to another by changing only the emulator probe
- Program execution without existing final application
- Shared overlay memory (16 Kbytes) in blocks of 256 bytes
- Write protect facility for individual blocks
- 8 hardware and 8 software breakpoints over entire emulation space.

LOGIC ANALYSER

The logic analyser operates with 1024 words of 32 bits (16 address, 8 data bits, 8 available to user).

With sampling and trigger or recognition of maskable words. Five operating modes are available.

USER'S SELECTION GUIDE

Family	MPU or MCU	Development System	Emulator Chip	Emulator Board	INICE Interactive software*	Emulator Probe
EF6800	EF6800	TST/N48			TSR 6800	EFT EMUO
	EF6802	_			_	-
EF6809	EF6809	_			TSR 6809	EFT EMU9
	EF6809E	_			-	_
EF6805	EF6805P2	_	MC68705P3		TSR 6805	EFT MPU5
	İ	_	MC68705P3		_	
	EF6805U2	_	MC68705U3			_
	EF6805R2	_	MC6805R2		_	_
	EF6805U3	_	MC68705U3			- 1
	EF6805R3	_	MC68705R3	!	_	- '
EF6804	EF6804P2	_	MC68704P3		TSR 6804	EFT MUP4
	EF68HC04P3	_		TSEMU04	-	_
ET9400	ETC9410/11	. —			TSR 6804	TSTMU94
	ETC9420/21	-	1		_	- 1
	ETC9444/45	-	:		_	_
	ETL9410/11/13	_			_	_
	ET(L)9420/21/22	-				_
	ETL9444/45	_			. –	-
TS94000	TS94110	_ :			TSR 94000	TST MU94
	TS94120	-				-

^{*} Cross assembler included




The EMU-04 is a printed board module, build around EF68HC04P3, and a standard EPROM.

It fully emulates de EF68HC04P3 in the final applications, with the customer program stored in the board $\ensuremath{\mathsf{EPROM}}$


The EMU-04 includes MICRO, RAM, STACK, I/O parts EPROM Data and Program Space.


The following block diagram discribes it.



JANUARY 1987 1/6

DIAGRAM





SOFTWARE

Instructions STOP & WAIT correctly work on piggy-back. Due to PAL & LS components of P.C. board, supply current does not meet Micro's spec. It stands around 800 mA as it does in RUN mode.


2732 EPROM have been chosen (acces time $< \times$ 300 nS) but 2764 or 27128 ones may be used, taking account than:

- upper address bit must be correctly setted
- program codes must stand in the lower 4 Kbytes space
- one have to wire a socket adaptor between EPROM & piggy-back EPROM socket.

DESCRIPTION

All EF68HC04P3 fonctions are restored. Thus application is emulated in real time and user program may be modified.

The DATA space and PROGRAM space are in EPROM space. ADDRESS \\$00 to \$17 and \$60 to \$95 F are unknown.



CLOCK

Instead of using EF68HC04P3 one can plug the piggy-back and use application clock, either quartz (pin EXTAL-XTAL) or CMOS levels (pin XTAL).

SELECTABLE OPTIONS

As EF68HC04P3 device you can choose maskable option on piggy-back board:


- CLOCK: division by 1,2,4
- IRQ: level or negative going edge.

Two ways are available to supply the piggy-back:

- Application supply (pin 3 of EF68CH02P3 socket)
- External power supply through DC supply plugs on piggy-back board.


Due to bipolar components V supply must be 5 volts. (0,8 A).

The following diagram shows where jumpers are located.



SELF-CHECK

A self-check program is available in EPROM to verify piggy-back. To use it you must connect pins according to the following diagram. (Piggy-back self-check program is different than monochip one).



THOMSON SEMICONDUCTEURS SALES HEADQUARTERS: 43. AVENUE DE L'EUROPE - 78140 VELIZY-VILLACOUBLAY - FRANCE TEL. (33 1) 39 46 97 19 / TELEX 204 780 F / TELEFAX. (33 1) 39 46 52 64

INTERNATIONAL SALES NETWORK

SUBSIDIARIES (March 1987)

AUSTRALIA

THOMSON COMPONENTS (AUSTRALASIA) PTY Ltd

Suite 211 - Edgecliff centre 203-233 New South Head Road SYDNEY NSW 2027

Tel. (61 2) 327.13.18 Telex: AA 126911 TCAUS

Telefax. (61 2) 327.61.76

AUSTRIA

THOMSON-CSF Elektronische Anlagen GmbH

Lützowgasse 12-14

1140 WIEN

Tel. (43 222) 94.62.82 Telex: 135572 TCSF WA

BELGIUM and The NETHERLANDS

THOMSON-CSF S.A.-N.V.

363 Avenue Louise B.P. 10 B-1050 BRUSSELS

Tel. (32 2) 648.64.85 Telex: 24005 THBXLB

Telefax. (32 2) 648.19.13

RRA7II

THOMSON COMPONENTES DO BRASIL

Avenida Roque Petroni JR **BROOKLIN - CEP 04707**

SAO PAULO Tel. (55 11) 542.47.22 Telex: 1124226 TCSF BR

Telefax. (55 11) 61.50.18

FAR EAST ASIA

THOMSON-CSF FAR EAST Ltd

92, Granville Road Energy Plaza Building Units 1.2.3 A, 6th Floor

Tsimshatsui East KOWLOON - HONG KONG

Tel. (852 3) 721.96.82 Telex: 40766 HX TCFE Telefax. (852 3) 722.00.44

FRANCE

THOMSON SEMICONDUCTEURS

43, Avenue de l'Europe 78140 VÉLIZY-VILLACOUBLAY Tel. (33 1) 39.46.97.19 Telex: TCSF 204 780 F

Telefax. (33 1) 39.46.52.64

GERMANY (WEST)

THOMSON BAUELEMENTE GmbH

Perchtinger Str 3 Postfach 70.19.09 8000 MUNCHEN 70

Tel. (49 89) 78.79.0 Telex: 522916 CSFD

Telefax. (49 89) 787.91.45

ITALY

THOMSON COMPONENTI

Via M. Gioia 72 20125 MILANO

Tel. (39 2) 699.41 Telex: 330.301 TOMCO-I

Telefax. (39 2) 607.05.27

THOMSON COMPONENTI

Via Sergio I. 32 00165 ROMA

Tel. (39 6) 63.90.248 Telex: 620683

Telefax. (39 6) 63.90.207

ΙΔΡΔΝ

THOMSON JAPAN

Semiconductor division TBR Bldg 715 Kojimachi 5-7 CHIYODA-KU, TÓKYO 102

Tel. (81 3) 264.6348 Telex: 2324241 THCSF. J.

Telefax. (81 3) 234.7539

SOUTH EAST ASIA

THOMSON-CSF S.E. ASIA PTE. LTD.

996 Bendermeer Road # 05-05 Kallang Basin Industrial Estate

SINGAPORE 1233

Tel. (65) 295.31.24 Telex: RS 36124 TC SEA

Telefax. (65) 296.87.15

SPAIN

THOMSON COMPONENTES Y TUBOS

Calle Albacete, 5 MADRID 28027

Tel. (34 1) 405.16.15 Telex: 46033

Telefax. (34 1) 404.60.02

THOMSON COMPONENTES Y TUBOS

Poligono Industrial Fontsanta Montilla, 5

San Juan Despi BARCELONA

Tel. (34 3) 373.30.11 Telex: 53077

Telefax. (34 3) 373.38.50

SWEDEN

THOMSON KOMPONENTER SKANDINAVIAN AB

Sandhamnsgatan 65 Box 27257 S-10253 STOCKHOLM

Tel. (46 8) 63.50.60 Telex: 12078 THCSF S

Telefax. (46 8) 63.28.28

UNITED KINGDOM and IRELAND

THOMSON COMPONENTS Ltd

Ringway House Bell Road

DANNESHILL

BASINGSTOKE - HANTS RG 24-0QG Tel. (44 256) 29.155 Telex: 858865

Telefax. (44 256) 23.172

U.S.A. (see complete network in the following pages)

THOMSON COMPONENTS MUSTEK CORPORATION

1310 Electronics Drive CARROLLTON, Texas 75006

Tel. (1) 214/466-6000 Telex: 730643

Telefax. (1) 214/466-7602

INTERNATIONAL SALES NETWORK

DISTRIBUTORS (March 1987)

AUSTRALIA

CONSULAUST INTERNATIONAL PTY LTD

P.O. Box 357 734 Riversdale Road CAMBERWELL, VIC 3124 Tel. (61 3) 836.25.66 Telex: 37455 CONAUS AA Telefax. (61 3) 836.17.64

3. Rd Floor 10, Bridge Street

GRANVILLE NSN 2142 / SYDNEY Tel. (61 2) 637.25.58 Telex: 23861

PROMARK ELECTRONICS PTY LTD

Suite 208, 6-8 Clarke Street CROWS NEST, NSW 2065 Tel. (61 2) 439.64.77 Telex : AA 20474 PROMAR Telefax. (61 2) 436.08.63

Suite 3, 366 Whitehorse road NUNAWADING, VIC 3131

Tel. (61 3) 8/8.12.55 Telex : AA 35045 PROMEL Telefax. (61 3) 842.64.60

BELGIUM AND THE NETHERLANDS

94, avenue des Croix de guerre B-1120 BRUSSELS Tel. (32 2) 216.01.60 Telex: 64475 Telefax. (32 2) 216.61.50

ITT MULTICOMPONENTS

15, rue Antoine-Court B-1080 BRUSSELS Tel. (32 2) 424.28.00 Telex: 22901

ALCOM ELECTRONICS

Esse Baan 1 2908 LJ CAPELLE A/D IJSSEL Tel. (31 10) 51.95.33 Telex: 26160 Telefax. (31 10) 45.86.48

ITT MULTICOMPONENTS

PB 345 2700 AH ZOETERMEER Tel. (31 1794) 10141 Telex: 32360 Telefax. (31 1794) 16544

DENMARK

SCAN SUPPLY A/S Nannasgade 18 DK 2200 - COPENHAGEN Tel. (45 1) 83.50.90 Telex: SCALPY DK Telefax. (45 1) 83.25.40

FINLAND

A LÄIKKÔ OY

Kolmas Linja 16B22 SF - 00530 HELSINKI

Tel. (358 0) 75.04.14 Telex: 125200 TOPCO SF

Telefax. (358 0) 70.17.396

INSELE OY

Kumpulantie 1 SF-00520 HELSINKI Tel. (358 0) 75.06.00 Telex: 122217

Telefax. (358 0) 73.57.74

FRANCE

Région parisienne

ALMEX

48, rue de l'Aubépine B.P. 102 Z.I. 92160 ANTONY

Tel. (1) 46.66.21.12 Telex: 250067

Telefax. (1) 46.66.60.28

C.G.E. COMPOSANTS / GECODIS

32, rue Grange -Dame-Rose Z.I. de Vélizy 92360 MEUDON LA FORÊT Tel. (1) 46.30.24.34 Telefax. (1) 46.30.00.81

MECODIS

31. rue de Metz 94700 MAISONS ALFORT Tel. (1) 43.78.18.18 Telex : 262061 Telefax. (1) 48.93.13.13

6/8, rue Ambroise Croizat Z.I. des Glaises 91120 PALAISEAU

Tel. (1) 64.47.00.31 Telex: 603341

Telefax. (1) 64.47.00.84

RTF DIFFUSION

59-63, rue Desnouettes 75015 PARIS Tel. (1) 45.31.16.50 Telex: 260832

SILEC/CODICOM

52, rue des Carrières B.P. 43 94222 CHARENTON LE PONT Tel. (1) 43.75.95.92 Telex: 680363

TCC-DIS

30, avenue de l'Épi d'Or 94800 VILLEJUIF Tel. (1) 46.87.22.24 Telex: 261049

TEKELEC/AIRTRONIC

2-6. avenue Salvador-Allende - Bât. C 93804 EPINAY CEDEX Tel. (1) 48.21.60.44 Telex: 630260

Centre de l'agora 523, place des Terrasses 91034 EVRY CEDEX

Tel. (1) 60.77.82.66 Telex: 691158

Bureau des Arcades 424 La Closerie - Bât. A Clos Mont d'Est 93160 NOISY-LE-GRAND

Tel. (1) 43.04.62.00 Telex: 220368

1. rue Carle Vernet B.P. 2

92310 SEVRES

Tel. (1) 45.34.75.35 Telex: 2045 2 Telefax. (1) 45.07.21.91

5. allée du Bourbonnais

78310 MAUREPAS Tel. (1) 30.62.00.58 Telex: 698121

Nord

C.G.E. COMPOSANTS

Parc des Moulins 2, rue de la Créativité 59650 VILLENEUVE D'ASCO Tel 20 67 04 04

HEXA COMPOSANTS / DIRECT

Immeuble Le Tertial 1. rue des Promenades B.P. 11 59110 LA MADELEINE Tel. 20.55.58.03 Telex: 120934

SILEC/SIDE

Avenue Robert-Schuman C2 Résidence de l'Europe 59370 MONS-EN-BAROEUL Tel. 20.04.75.08 Telex: 172017

TEKELEC/AIRTRONIC

Immeuble Moulin 2 5, rue du Colibri 59650 VILLENEUVE-D'ASCQ Tel. 20.05.17.00 Telex: 160011

Est

C.G.E. COMPOSANTS avenue Kléber

68000 COLMAR Tel. 89.41.15.43 Telex: 880951

HEXA COMPOSANTS / SELFCO

31, rue du Fossé-des-Treize 67000 STRASBOURG Tel. 88.22.08.88 Telex: 890706

SILEC/DEL Rue de l'Escault

Z.I. St-Apollinaire 21000 DIJON Tel. 80.71.57.45 Telex: 350833

SILEC/SLRD

36, rue des Jardins RP 1 57023 METZ CEDEX 2 Tel. 87.32.53.12 Telex: 660177

SILEC/CODICOM

24, rue des Prés l'Évêque 10000 TROYES Tel. 25.82.17.32 / 27.82.17.43

TEKELEC/AIRTRONIC

8, rue Gustave-Adolphe-Hirn 67000 STRASBOURG Tel. 88.22.31.51 Telex: 880765

Rhône-Alpes

ALMEX Norly 2 Route des Peupliers 69750 DARDILLY

Tel. 78.66.00.66 Telex: 375187

C.G.E. COMPOSANTS 101 rue de Dieu 69100 VILLEURBANNE

Tel. 78.68.32.29

PEP

191 C, avenue Saint-Exupéry 69500 BRON Tel. 78.00.70.02 Telex: 340855

RTF DIFFUSION

Le Chatelet 5. place Carnot 42000 SAINT-ETIENNE Tel. 77.74.61.49 Telex: 300921

SILEC

8, rue des Frères L.-et-E. Bertrand 69632 VENISSIEUX CEDEX Tel. 78.00.86.97 Telex : 340189

SILEC/DEL

Immeuble Le Zodiac 40, avenue de la Maveria 74000 ANNECY-LE-VIEUX Tel. 50.23.17.29 Telex : 309261

Z.A.C. du Rondeau Impasse du Docteur-Pascal 38431 ECHIROLLES CEDEX Tel. 76.22.05.09 Telex: 960938

TCC-DIS

12 A, rue de Rupetit 69740 GENAS Tel. 78.90.30.79

TEKELEC/AIRTRONIC

22, rue de la Baïsse 69100 VILLEURBANNE Tel. 78.84.06.08 Telex: 370481

Zirst 4 Chemin des Prés 38240 MEYLAN CEDEX Tel. 76.41.11.36 Telex: 980207

Quest

ALMEX

Immeuble Armorique 171, rue de Vern **35022 RENNES** Tel. 99.51.66.16 Telex: 741034 Telefax. 99.51.79.91

C.G.E. COMPOSANTS

9, rue du Général-Nicolet B.P. 1466 35015 RENNES CEDEX Tel. 99.50.40.40 Telex: 740311

HEXA COMPOSANTS

7, rue Mogador 76000 ROUEN Tel. 35.89.57.11

HEXA COMPOSANTS / DIRECT

B.P. 4012 76021 ROUEN CEDEX Tel. 35.98.17.98 Telex: 770842 Telefax. 35.88.50.81

RTF DIFFUSION Rue des Landelles

Z.I. Sud-Est 35510 CESSON SEVIGNE Tel. 99.41.81.21 Telex: 741239 SILEC/SIDE

Résidence Front-de-Seine 41, quai du Havre 76000 ROUEN

Tel. 35.98.22.99 Telex: 172017

SILEC/RIME

Rue de la Dutée B.P. 38 44800 SAINT-HERBLAIN Tel. 40.46.12.00 Telex : 710084

TEKELEC/AIRTRONIC 20, avenue de Crimée

B.P. 2246 35022 RENNES CEDEX Tel. 99.50.62.35 Telex : 740414

Centre et Centre-Ouest

C.G.E. COMPOSANTS

Z.I. Aliée de la Détente 86361 CHASSENEUIL-DU-POITOU Tel. 49.52.88.88 Telex : 791525

SILEC/AUVERLEC

Z.I. 2, rue de l'Industrie B.P. 2 63800 COURNON-D'AUVERGNE Tel. 73.84.76.62 Telex : 390926

Telefax. 73.84.95.26

Aquitaine-Midi-Pyrénées

ALMEX

Immeuble «Centreda» Avenue Didier-Daurat 31700 BLAGNAC Tel. 61.71.11.22 Telex : 521370

C.G.E. COMPOSANTS

B.P. 81 33605 PESSAC CEDEX Tel. 56.36.40.40 Telex: 550696 Telefax, 56.07.64.41

55, avenue Louis-Bréguet 31400 TOULOUSE

Tel. 61.20.82.38 Telex: 530957

HEXA COMPOSANTS / SODIMEP Z.I. du Palays B.P. 4345

31038 TOULOUSE CEDEX Tel. 61.54.34.54 Telex: 530737

Telefax. 61.34.95.33

Cedex 52 Rue Edouard Faure 33083 BORDEAUX CEDEX Tel. 56.39.93.42

SILEC/SPELEC 55, boulevard de Thibaud 31084 TOULOUSE CEDEX Tel. 61.41.05.00 Telex: 530777

TEKELEC/AIRTRONIC Immeuble «Le Montesquieu» Avenue Président-Kennedy

33700 MERIGNAC Tel. 56.34.84.11 Telex : 550589 22/24, boulevard Thibaud 31084 TOULOUSE CEDEX Tel. 61.40.83.94 Telex: 520374

Provence-Côte d'Azur

C.G.E. COMPOSANTS

Bureau 3000 Avenue Eugène-Donadei Bât. B

06700 ST-LAURENT-DU-VAR

Tel. 93.07.77.67 Telex : 461481

HEXA COMPOSANTS / DIMEL

B.P. 1153 83058 TOULON CEDEX Tel. 94.41.49.63 Telex: 430093

Telefax. 94.46.54.66
TCC-DIS/SRD

Z.A. l'agavon Avenue Lamartine 13170 LES PENNES-MIRABEAU Tel. 42.02.91.08 Telex : 440076

TEKELEC/AIRTRONIC

Tertia 2 B.P. 77 13762 LES MILLES CEDEX Tel. 42.24.40.45 Telex : 440928

GERMANY AND AUSTRIA

ELECDIS RUGGABER GMBH

Hertichstr. 41 7250 LEONBERG / STUTTGART Tel. (49 7152) 602.0 Telex : 724192

ECS FREHSDORF GMBH

Carl-Zeiss-Str. 3 2085 QUICKBORN

Tel. (49 4106) 700.50 Telex: 213693

JERMYN GMBH

Schulstr. 84 6277 BAD CAMBERG Tel. (49 6434) 230 Telex: 415257 Telefax. (49 6434) 23-289

METRONIK GMBH

Leonhardsweg 2 8025 UNTERHACHING Tel. (49 89) 61108-0 Telex : 17/897434

Telefax. (49 89) 6116468

RSC-HALBLEITER UND

Elektronische Bauelemente GMBH Industriestr. 2 7536 ISPRINGEN / PFORZHEIM

Tel. (49 7231) 801-0 Telex: 783650 Telefax. (49 7231) 82282

SETRON SCHIFFER ELECTRONIC GMBH

Theodor-Heuss-Str. 4b 3300 BRAUNSCHWEIG Tel. (49 531) 80011 Telex: 952812

Telefax. (49 531) 85910

SPOERLE ELEKTRONIK KG

Max-Plank-Str. 1-3 6072 DREIEICH Tel. (49 6103) 304-0 Telex : 417983 Telefax. (49 6103) 304201

ELBATEX GES.M.B.H.

Eitnergasse 6 A-1232 WIEN

Tel. (43 222) 86.32.11-0 Telex: 133128 Telefax. (43 222) 86.32.11-200

GREECE

MAKONIK A. LUCINI AND CO.OE

90 Archilleus Street KALLITHEA - ATHENS

Tel. (30) 941.93.29 Telex: 219150 MAKO GR

HONG KONG

JARDINE INDUSTRIAL SUPPLIES

20 th Floor, Sing Pao Building 101, King's Road, North Point, HONG KONG Tel. (852 5) 716213 Telex: 60004 JISHK HX Telefax. (852 5) 807.29.30

INDONESIA

PT GENERAL EKA ENGINEER'S CORP LTD

JLN Tanah Abang IV NO 15 JAKARTA

Tel. (6221) 361608 Telex: 46761 TTGE IA

ITALY

ADVECO

Via-Lattuada, 20 20135 MILANO

Tel. (39 2) 545.64.65 Telex: 340116

CAMEL

Via Tiziano 18 20145 - MILANO

Tel, (39 2) 498.14.81 Telex: 325237

Telefax. (39 2) 481.86.37

COMPREL S.P.A.

Viale F. Testi 115 20092 CINISELLO BALSAMO (MI)

Tel. (39 2) 612.06.41/5 Telex: 332484

Telefax. (39 2) 612.81.58

ELEDRA

Via Giacomo Watt, 27 20143 MILANO Tel. (39 2) 81.82.1 Telex: 332332

Telefax. (39 2) 81.82.211

LASI

Viale F. Testi 126

20092 - CINISELLO BALSAMO (MI) Tel. (39 2) 244.00.12-212 Telex: 352040

Telefax. (39 2) 248.77.17

MECOM

Via Ognissanti, 83 35129 PADOVA

Tel. (39 2) 807.03.22 Telex: 430602

Telefax. (39 049) 807.02.78

RECOM

Via E. Collamarini, 22 40138 BOLOGNA

Tel. (39 051) 53.48.83 Telex: 511818

Telefax. (39 051) 53.12.17

RG2

Via Rosa Luxemburg 12/14 10093 COLLEGNO, TORINO Tel. (39 011) 71.22.89 Telex: 224335

JAPAN

AMSC CO, LTD

Asahiseimei 6-7, Nakamachi 1-chome, Musashino-Sh 1. **TOKYO 180** Tel. (81 422) 54.6800

Telefax. (81 422) 54.6179

Toabo 2nd Bldg 23, Awajimachi 3-chome, Higashiku OSAKA 541 Tel. (81 06) 222.1031

INTERNIX INC.,

Shinjuku Hamada Bldo 7-4-7, Nishi Shinjuku SHINJUKU-KU, TOKYO 160 Tel. (81 3) 369-1101 Telex: J26733 Telefax. (81 3) 366-8566

MCM JAPAN LTD

Maison L-203 1-1-6, Sakurashinmachi-Setagaya-ku **TOKYO 154** Tel. (81.3) 705.5611 Telex: 02466416MCM JPNJ

Telefax. (81 3) 705.5617

MICRO SUMMIT K.K.

NO.5 MORI Blda 1-17-1 Toranomon MINATO-KU, TOKYO 105 Tel. (81 3) 593-2210 Telefax, (81 3) 593-2206

TOMEN ELECTRONICS CORP.

1-1 Uchisaiwai-cho 2 chome CHIYODA-KU, TOKYO 100 Tel. (81 3) 506-3671 Telefax. (81 3) 506-3497

MALAYSIA

COSMOS COMPANY

79 B Jalan Jejaka 9 Taman Maluri, cheras 55100 KUA LA LUMPUR

Tel. (60 03) 985.1812 Telex : MA 21527 COSMOS

NEW ZEALAND

HENLYNN DISTRIBUTORS LTD

Po. Box 12 550 PENROSE AUCKLAND Tel. (64 9) 592453 Telex: NZ 63677 Telefax: (64 9) 592561

NORWAY

SATT ELECTRONICS A/S

P.O Box 70 N-1322 HOVIK Tel. (47 2) 12.36.00 Telex: 72558 Telefax. (47 2) 12.32.10

PHILIPPINES

EDGE-HORTH MARKETING CORPORATION

5TH FLR, Pacific Bank Bldg, O, Paredes Street, C.P.O. Box 2 '29 BINONDO, MANILA

Tel. (63) 471541/8 Telex: RCA 27993 EDAMC PH

PORTUGAL

ELECTROQUIPO

15, rua S. José 1100 LISBOA Tel. (351) 37.03.17

Telex: 18123 Electroquipo

SINGAPORE

CONY ELECTRONICS (S) PRIVATE LTD

10 Jalan Besar # 03-25 Sim Lim Tower SINGAPORE 0820

Tel. (65) 296.21.11 Telex : RS 34804 CONY

Telefax. (65) 296.03.39

SOUTH KOREA

BUK SUNG TRADING COMPANY LTD

502 Samyung Building 159-22 Docksan-4 Dong KURO-KU, SEOUL

Tel. (82 2) 854.1362/3/4 Telex : BUSUCO K 26925

Telefax. (82 2) 862.1273

SPAIN

SAGITRON, S.A.

Castelló, 25 28001 MADRID

Tel. (34 1) 402.60.85 Telex: 43819

Telefax. (34 1) 275.40.23

Ronda General Mitre, 200 08006 BARCELONA

Tel. (34 3) 212.65.83 Telex: 97317

VECTOR ESPANA, S.A.

Torre de Madrid Plaza de Espana, 18 28008 MADRID

Tel. (34 1) 247.72.96 Telex: 49331

Muntaner, 281

08021 BARCELONA

Tel. (34 3) 200.37.44 Telex: 98343

SWEDEN

FERTRONIC AB

Box 3035/Dalvagen 12 S-17103 SOLNA

Tel. (46 8) 83.00.60 Telex: 11181 FERTRON S

Telefax. (46 8) 83.28.20

TH'S ELEKTRONIK AB

Box 3027 Arrendevagen 36 S-16303 - SPANGA

Tel. (46 8) 36.29.70 Telex: 11145

Telefax. (46 8) 761.30.65

SWITZERLAND

MODULATOR S.A

Konizstrasse 194 CH-3097 BERN-LIEBEFELD Tel. (41 31) 59.22.22 Telex: 911 859

Telefax.(41 31) 21.02.85

TAIWAN

HUGE CO LTD 10F, n° 95, SEC 4 Nanking E Road TAIPEI/TAIWAN

Tel. (886 2) 771.5373-5 Telex: 25619 Huge Co

Telefax. (886 2) 717.4114

THAILAND

CHOAKCHAÏ ELECTRONIC SUPPLIES LTD.PART.

128/21-23 THANON ATSADANG

BANGKOK 10200

Tel. (66 2) 222.3921/221.9075 Telex: 84809 CESLP TH

Telefax. (66 2) 224,7639

UNITED KINGDOM AND IRELAND

ABACUS ELECTRONICS LTD

Abacus House - Bone Lane

Newbury

BERKSHIRE RG14 5SE

Tel. (44 635) 33311/5 Telex: 847589

ADDON DEVICES

11 Shield Road

Ashford Industrial Estate

ASHFORD MIDDLESEX TW 15 1AU Tel. (44 7842) 47141/2/3 Telex: 923802

ANZAC COMPONENTS LTD

822 Yeovill Road Slough Trading Estate

SLOUGH SL1 4JA

Tel. (44 6286) 4701 Telex: 847949

BLOOMER ELECTRONIC COMPONENTS

9-10 Carn industrial Estate

Portadown Co. Armagh

NORTHERN IRELAND BT 63 5RH Tel. (353 762) 339818 Telex: 748054

HAWKE ELECTRONICS

Amotex House 45 Hanworth Road

Sunbury on Thames

MIDDLÉSEX TW 16 5DA Tel. (44 1) 979.7799 Telex: 723592

HITEK

Ditton Walk

Beadle Estate

CAMBRIDGE CB 5 8QD Tel. (44 223) 214722 Telex: 817347

Telefax. (44 223) 214365

HYCOMP

11 Shield Road

Ashford Industrial Estate

ASHFORD MIDDLESEX TW 15 1AU Tel. (44 7842) 46273 Telex: 923802

POLAR ELECTRONICS LTD Europa House/West Street

Leighton Buzzard

BEDFORSHIRE

Tel. (353 525) 377093 Telex: 825238

PRONTO ELECTRONICS

399-425 Eastern Avenue

GANTS HILL - ILFORD

ESSEX

Tel. (44 1) 554622 Telex: 8954213

SEMICONDUCTOR SPECIALISTS

Carroll House

159, High Street

West Drayton / MIDDLESEX Tel. (44 8954) 46415 Telex: 21958

TRANSWORLD SCIENTIFIC

Richardson Street

HIGH WYCOMBE

BUCKINGHAMSHIRE HP11 2QH


Tel. (353 494) 36381 Telex: 837236

THOMSON COMPONENTS MOSTEK CORPORATION SALES HEADQUARTERS: 1310 ELECTRONICS DRIVE - CARROLLTON, TEXAS 75006

TEL. (1) 214/466-6000 / TELEX: 730643 / TELEFAX. (1) 214/466-7602

U.S. AND CANADIAN SALES NETWORK

SALES OFFICES (March 1987)



WESTERN AREA:

Thomson Components - Mostek Corporation 2540 Mission College Blvd. Suite 104 Santa Clara, CA 95054 408/970-8585 FAX 408-970-8737

Thomson Components - Mostek Corporation 18004 Skypark Circle

Suite 140 Irvine, CA 92714 714/250-0455 FAX 714/261-1505

Thomson Components - Mostek Corporation

6203 Variel Ave. Unit A, P.O. Box 4051 Woodland Hills, CA 91367 818/887-1010 FAX 818/702-0725

Thomson Components - Mostek Corporation 1107 North East 45th St.

Suite 411 Seattle, WA 98105 206/632-0245 FAX 206/633-5413

Thomson Components - Mostek Corporation

601 South Bowen St. Longmont, CO 80501 303/449-9000 FAX 303/651-7676

Thomson Components - Mostek Corporation 7950 East Redfield Rd.

Suite 160 Scottsdale, AZ 85260 602/998-1580 FAX 602/483-2303

Thomson Components - Mostek Corporation

7155 SW Varns St. Tigard, OR 97223-8057 503/620-5517 FAX 503/639-3591

Thomson CSF Canada Semiconductor Division

Montreal, Quebec H3A 3G4 514/288-4148 FAX 514/288-8987

44 Rosebud Ave.

Brampton, Ontario L6X 2W5 416/454-5252 FAX 416/454-4328

CORPORATE HEADQUARTERS

Thomson Components - Mostek Corporation 1310 Electronics - MS1137 Carrollton, TX 75006

214/466-6000

Thomson Components - Mostek Corporation 1310 Electronics MS1137

Carroliton, TX 75006 214/466-8844 TWX 910-860-5437

Thomson Components - Mostek Corporation 6100 Green Valley Drive

Suite 130 Bloomington, MN 55438 612/831-2322 FAX 612/831-8195

Thomson Components - Mostek Corporation 1827 Walden Office Square

#430 Schaumburg, IL 60173 312/397-6550 FAX 312/397-4066

Thomson Components - Mostek Corporation 3215 Steck Ave.

Suite 202 Austin, TX 78758 512/451-4061 TWX 910-874-2007

Thomson Components - Mostek Corporation

26677 W. 12 Mile Rd. Suite #141 Southfield, MI 48034 313/354-5840 FAX 313/354-3370

CANADA

1000 Sherbrooke West Suite 2340

Thomson Components - Mostek Corporation

FOR ALL OTHER COUNTRIES Thomson Semiconducteurs venue de L'Europe 78140 Vélizy-Villacoublay/France Tél: (1) 39 46 97 19/Télex: 204 780 F or contact Corporate Headquarters EASTERN AREA:

Thomson Components - Mostek Corporation 83 Cambridge Street Suite 2A

Burlington, MA 01803 617/273-3310 FAX 617/272-2467

Thomson Components - Mostek Corporation The Pavilions at Greentree

Route #73, Suite 101 Marlton, NJ 08053 609/596-9200 FAX 609/424-7437

Thomson Components - Mostek Corporation

4414 Evangel Cr. #C Huntsville, AL 35816 205/830-9036 FAX 205/830-9038

Thomson Components - Mostek Corporation

4651 Crossroads Par Liverpool, NY 13088 315/457-2160 FAX 315/457-2164

Thomson Components - Mostek Corporation

387 Hooker Avenue Office No. 2 Poughkeepsie, NY 12603 914/454-8813 FAX 914/454-1320

Thomson Components - Mostek Corporation

5890 Sawmill Rd. Suite 204 Dublin, Ohio 43017 614/761-0676 FAX 614/761-2305

Thomson Components - Mostek Corporation

3200 Northline Avenue Forum VI, Suite 501 Greensboro, NC 27408 919/282-4307

Thomson Components - Mostek Corporation

1014 Park Forest Court Lilburn, GA 30247 404/925-2324

REPRESENTATIVES (March 1987)

CONNECTICUT

Scientific Components* 1185 S. Main St. Cheshire, CT 06410 (203) 272-2963 FAX (203) 271-3048

Sales Engineering Concepts, Inc. 926 Great Pond Dr. Suite 2002 Altamonte Springs, FL 32714 (305) 682-4800 FAX (305) 682-6491

Sales Engineering Concepts, Inc.* 1000 S. Federal Hwy. Suite 204 Deerfield Beach, FL 33441 (305) 426-4601 TWX 510-600-7740

ILLINOIS

John G. Twist Co.* 1301 Higgins Road Elk Grove Village, IL 60007 (312) 593-0200 TWX 510-601-0552

ΙΝΠΙΑΝΑ

M/S Sales Associates, Inc.* 7319 W. Jefferson Blvd. Ft. Wayne, IN 46804 (219) 436-3023 FAX (219) 436-3026

M/S Sales Associates, Inc. 1425 F. 86th St Indianapolis, IN 46240 (317) 257-8916

KANSAS

Rush & West Associates 107 N. Chester Street Olathe, KS 66061 (913) 764-2700 TWX 910-380-8110

MARYLAND

Tri-Mark Inc 1410 Crain Hwy. NW Glen Burnie, MD 21061 (301) 761-6000 FAX (301) 761-6006

MASSACHUSETTS A/D Nova Sales, Inc.* 2 Milita Drive

Lexington, MA 02173 (617) 861-1820

MICHIGAN

Electronic Sources, Inc.* 8014 W. Grand River Suite 6 Brighton, MI 48116 (313) 227-3598 FAX (313) 227-5655

MINNESOTA

Horizon 8053 East Bloomington Freeway Bloomington, MN 55420 (612) 884-6515 FAX (612) 888-3073

MISSOURI

Rush & West Associates 2170 Mason Rd. St. Louis, MO 63131 (314) 965-3322 TWX 910-752-653 TELEX 752 653

NEW JERSEY Tritek Sales, Inc.*

21 F Fuclid Ave Haddonfield, NJ 08033 (609) 429-1551 TWX 215-627-0149 (Philadelphia Line) TWX 710-896-0881

NE Components*
189-191 Godwin Ave. Wyckoff, NJ 07481 (201) 848-1100

NEW YORK

Empire Technical Assoc* 33 West State St. Suite 211B Binghamton, NY 13901 (607) 772-0651

GT Sales* 34 Grand Blvd. Brentwood, NY 11717 (516) 231-0270

OHIO

Five Star Electronics* 6200 S.O.M. Center Road Suite B 21 Solon, OH 44139 (216) 349-1611

WISCONSIN

Heartland Technical Marketing 3846 Wisconsin Ave Milwaukee, WI 53208 (414) 931-0606

CANADA

Solution Electronic Sales* 100A 3380 Maquinna Dr. Vancouver, B.C. V5S 4C9 (604) 438-0679

DISTRIBUTORS (March 1987)

AL ARAMA

Marshall Industries 3313 S. Memorial Pkwy. Huntsville, AL 35801 (205) 881-9235

Quality Components, S.E. 4900 University Square #207 Huntsville, AL 35817 (205) 830-1881

Pioneer Technologies Group 4825 University Square Huntsville, AL 35805 (205) 837-9300

Schweber Electronics 4930-A Corporate Drive Huntsville, AL 35805 (205) 895-0480

ARIZONA

Kierulff Electronics 4134 E. Wood Street Phoenix, AZ 35040 (602) 437-0750

Marshall Industries 835 West 22nd St. Tempe, AZ 85282 (602) 968-6181

Schweber Electronics 11049 North 23rd Drive Suite 100 Phoenix, AZ 85029 (602) 997-4874

ARKANSAS

See Oklahoma

CALIFORNIA

Integrated Electronics Corp. 7000 Franklin Blvd., Suite 625 Sacramento, CA 95823 (916) 424-5297

Integrated Electronics Corp. 2170 Paragon Drive San Jose, CA 95131 (408) 435-1000

ITAL Sales 15405 Proctor Avenue City of Industry, CA 91745 (818) 968-8515

Kierulff Electronics 9800 Variel Avenue Chatsworth, CA 91311 (818) 407-2500

Kierulff Electronics 5650 Jillson St Los Angeles, CA 90040 (213) 725-0325

Kierulff Electronics 8797 Balboa Avenue San Diego, CA 92123 (619) 278-2112

Kierulff Electronics 1180 Murphy Avenue San Jose, CA 95131 (408) 971-2600

Kierulff Electronics 14101 Franklin Avenue Tustin, CA 92680 (714) 731-5711

Marshall Industries One Morgan Irvine, CA 92715 (714) 458-5395

Marshall Industries 9710 DeSoto Avenue Chatsworth, CA 91311 (818) 407-0101

Marshall Industries 3039 Kilgore Ave., #140 Rancho Cordova, CA 95670 (916) 635-9700

Marshall Industries 10105 Carroll Canyon Rd. San Diego, CA 92131 (619) 578-9600

Marshall Industries 336 Los Coches St. Milpitas. CA 95035 (408) 943-4600

Schweber Flectronics 21139 Victory Blvd Conoga Park, CA 91303 (818) 999-4702

Schweber Electronics 1225 West 190th Street Suite 360 Gardena, CA 90248 (213) 327-8409

Schweber Electronics 17822 Gillette Avenue Irvine, CA 92714 (714) 863-0264 FAX (714) 863-0200 (X500)

Schweber Electronics 1771 Tribute Rd. Suite B Sacramento, CA 95815 (916) 929-9732 FAX (916) 929-5608

Schweber Electronics 6750 Nancy Ridge Drive San Diego, CA 92121 (619) 450-0454 TWX 910-335-1155

Schweber Electronics 90 E. Tasman Drive San Jose, CA 95131 (408) 946-7171

Zeus Components 1130 Hawk Circle Anaheim CA 92807 (714) 632-6880 TWX 910-591-1696 FAX (714) 630-8770

Zeus Components 1580 Old Oakland Road Suite C205/C206 San Jose, CA 95131 (408) 998-5121 TWX 408-628-96083 FAX (408) 998-0285

COLORADO

Integrated Electronics Corp. 5750 N. Logan Street Denver, CO 80216 (303) 292-6121

Kierulff Electronics 7060 South Tuscon Way Englewood, CO 80112 (303) 790-4444

Marshall Industries 7000 North Broadway Denver, CO 80221 (303) 427-1818

Schweber Electronics 8955 E. Nicholas, Bldg. 2 Englewood, CO 80221 (303) 799-0258

CONNECTICUT Greene-Shaw 1475 Whalley Avenue New Haven, CT 06525 (203) 397-0710 TWX 92-2498

Marshall Industries 20 Sterling Drive Barnes Industrial Park, N. P.O. Box 200 Wallingford, CT 06492-0200 (203) 265-3822

Pioneer-Standard 112 Main Street Norwalk, CT 06851 (203) 853-1515 TWX 710-468-3373 FAX (203) 838-9901

Schweber Electronics Commercial Industrial Park Finance Drive Danbury, CT 06810 (203) 748-7080 TWX 710-456-9405

DELAWARE See New Jersey Pennsylvania

FLORIDA

All American Semiconductor 16251 N.W. 54th Avenue Miami FI 33014 (305) 621-8282 800-327-6237

Marshall Industries 4205 34th St., S.W. Orlando El 32811 (305) 841-1878 (305) 841-1878

Pioneer Technologies Group 337 S. North Lake, #1000 Altamonte Springs, FL 32701 (305) 834-9090 TWX 810-853-0284

Pioneer Technologies Group 674 S. Military Trail Deerfield Beach, FL 33441 (305) 428-8877 TWX 510-955-9653

Schweber Electronics 215 North Lake Blvd. Altamonte Springs, FL 32701 (305) 331-7555 TWX 510-954-0304

Schweber Electronics 3665 Park Central Blvd. N. Pompano Beach, FL 33064 (305) 977-7511 TWX 510-954-0304

Zeus Components 1750 West Broadway Suite 114 Oviedo, FL 32765 (305) 365-3000 TWX 910-380-7430 FAX (305) 365-2356

GEORGIA

Dixie Electronics 1234 Gordon Park Road Augusta, GA 30901 (404) 722-2055

Pioneer Technologies Group 3100 F. Northwoods Place Norcross, GA 30071 (404) 448-1711 TWX 810-766-4515

Quality Components 6145 N. Belt Parkway #B Norcross, GA 30071 (404) 449-9508 TWX 510-601-5297 629-32421

Schweber Electronics 303 Research Drive Suite 210 Norcross, GA 30092 (404) 449-9170 TWX 810-766-1592

ILLINOIS

Advent Electronics 7110-16 N. Lyndon St. Rosemont, IL 60018 (312) 297-6200

Kierulff Electronics 1140 W. Thorndale Ave. Itasca II 60143 (312) 250-0500

Marshall Industries 1261 Wiley Road Schaumburg, IL 60195 (312) 490-0155

Pioneer-Standard 1551 Carmen Drive Elk Grove Village, IL 60007 (312) 437-9680

Schweber Electronics 904 Cambridge Drive Elk Grove Village, IL 60007 (312) 364-3750

TWX 910-222-3453

DISTRIBUTORS (March 1987)

Advent Electronics 8446 Moller Road Indianapolis, IN 46268 (317) 872-4910 TWX 810-341-3228

Marshall Industries 6990 Corporate Dr. Indianapolis, IN 46278 (317) 297-0483

Pioneer-Standard 6408 Castleplace Drive Indianapolis, IN 46250 (317) 849-7300 TWX 810-260-1794

IOWA

Advent Electronics 682 58th Avenue, Ct. SW Cedar Rapids, IA 52404 (319) 363-0221 TWX 910-525-1337

Schweber Electronics 5270 North Park Place, NE Cedar Rapids, IA 52402 (319) 373-1417

KANSAS

Marshall Industries 8321 Melrose Dr. Lenexa, KS 66214 (913) 492-3121

Schweber Electronics 10300 West 103rd Street Suite 200 Overland Park, KS 66214 (913) 492-2922

KENTUCKY See Indiana

LOUISIANA

See Texas

MAINE See Massachusetts

MARYI AND

Marshall Industries 8445 Helgerman Court Gaithersburg, MD 20877 (301) 840-9450

Pioneer Technologies Group 9100 Gaither Boad Gaithersburg, MD 20877 (301) 921-0660 TWX 710-828-0545

Schweber Electronics 9330 Gaither Road Gaithersburg, MD 20877 (301) 840-5900 TWX 710-828-9749

Zeus Components 8930-A Route 108 Columbia, MD 21045 (301) 997-1118 TWY 910-380-3554 FAX (301) 964-9784

MASSACHUSETTS

Greene-Shaw 70 Bridge Street Newton, MA 02195 (617) 969-8900 TWX 92 2498

Kierulff Flectronics 13 Fortune Drive Billerica, MA 01821 (617) 667-8331

Lionex Corporation 36 Jonspin Road Wilmington, MA 01887 (617) 657-5170 FAX (617) 657-6008

Marshall Industries One Wilshire Road Burlington, MA 01803 (617) 272-8200

Schweber Electronics 25 Wiggins Avenue Bedford, MA 01730 (617) 275-5100 TWX 710-326-0268

Zeus Components 429 Marrett Road Lexington, MA 02173 (617) 863-8800 TWX 710-326-7604 FAX (617) 863-8807

MICHIGAN

Advent Electronics 24713 Crestview Ct. Farmington Hills, MI 48018 (313) 477-1650

Pioneer-Standard 4505 Broadmoor Avenue SE Grand Rapids, MI 49508 (616) 698-1800 TWX 510-600-8456

Pioneer-Standard 13485 Stamford Livonia, MI 48150 (313) 525-1800 TWX 810-242-3271

Schweber Electronics 12060 Hubbard Ave. CN3306 Livonia, MI 48150 (313) 525-8100 TWX 810-242-2983

MINNESOTA

Kierulff Electronics 7667 Cahill Boad Edina, MN 55435 (612) 941-7500

Marshall Industries 3800 Annapolis Lane Plymouth, MN 55441 (612) 559-2211

Pioneer Standard 10203 Bren Road East Minnetonka, MN 55343 (612) 935-5444 TWX 910-576-2738

Schweber Electronics 7424 W. 78th Street Edina, MN 55435 (612) 941-5280 TWX 910-576-3167

MISSISSIPPI

See Texas

MISSOLIRI

Kierulff Electronics 11804 Borman Drive St. Louis, MO 63146 (314) 997-4956 TWX 910-762-0721

Schweber Electronics 502 Earth City Expressway Suite 203 Earth City, MO 63045 (314) 739-0526 TWX 43-4065

MONTANA

See California

NERDACKA See lowa

NEW HAMPSHIRE

Schweber Electronics Bedford Farms Bldg. #2 Manchester, NH 03102 (603) 625-2250 TWX 710-220-7572 FAX (603) 625-5710

NEW JERSEY

Kierulff Flectronics 37 Kulick Boad Fairfield, NJ 07006 (201) 575-6750

Marshall Industries 101 Fairfield Rd Fairfield, NJ 07006 (201) 882-0320

Pioneer-Standard 45 Route 46 Pine Brook, NJ 07058 (201) 575-3510 TWX 710-734-4382

Schweber Electronics 18 Madison Road Fairfield, NJ 07006 (201) 227-7880 TWX 710-734-4305

Solid State 46 Farrand Street Bloomfield, NJ 07003 (201) 429-8700 TWX 710-994-4780 FAX (201) 429-8683

NEW YORK

Add Electronics 7 Adler Drive E. Syracuse, NY 13057 (315) 437-0300

Nu-Horizons Electronics 6000 New Horizons Blvd. N. Amityville, NY 11701 (516) 226-6000

Pioneer-Standard 840 Fairport Park Fairport, NY 14450 (716) 381-7070 TWX 510-253-7001 FAX (716) 381-5955

Pioneer-Standard 1806 Vestal Pkwy. East Vestal, NY 13850 (607) 748-8211 TWX 510-252-0893

Pioneer-Standard Crossways Park West Woodbury, NY 11797 (516) 921-8700 TWX 510-221-2184 FAX (516) 921-2143

Schweber Electronics 3 Townline Circle Rochester, NY 14623 (716) 424-2222 TWX 710-541-0601

Schweber Electronics Jericho Turnpike Westbury, NY 11590 (516) 334-7474 TWX 510-220-1365

Zeus Components 100 Midland Avenue Port Chester, NY 10573 (914) 937-7400 TWX 710-567-1248 FAX (914) 937-2553

NORTH CAROLINA Dixie Electronics

2220 S. Tryon Street Charlotte, NC 28234 (704) 377-4348

Dixie Flectronics 1021 R. Burke St. Winston-Salem, NC 27102 (919) 724-5961

Hammond Flactronics 2923 Pacific Avenue Greensboro, NC 27406 (919) 275-6391 TWX 628-94645

Pioneer Technologies Group 9801 A Southern Pine Blvd. Charlotte, NC 28210 (704) 527-8188 TWX 810-621-0366

Quality Components, S.E. 2940-15 Trawick Road Raleigh, NC 27604 (919) 876-7767

Schweber Electronics 5285 North Rive Raleigh, NC 27604 (919) 876-0000 TWX 510-928-0531

NORTH DAKOTA See Minnesota

OHIO

Kierulff Electronics 476 Windsor Park Drive Dayton, OH 45459 (513) 439-0045

Marshall Industries 6212 Executive Blvd. Dayton, OH 45424 (513) 236-8088

Marshall Industries 59058 Harper Road Solon, OH 44139 (216) 248-1788

DISTRIBUTORS (March 1987)

OHIO (cont.) Pioneer-Standard 4800 East 131st Street Cleveland, OH 44105 (216) 587-3600 TWX 810-421-0011

Pioneer-Standard 4433 Interpoint Blvd Dayton, OH 45424 (513) 236-9900 TWX 810-459-1622

Schweber Electronics 23880 Commerce Park Rd. Beachwood, OH 44122 (216) 464-2970 TWX 810-427-9441

Schweber Electronics 7865 Paragon Road Suite 210 Dayton, OH 45459 (513) 439-1800

Zeus (Televox) 2593 Lance Drive Dayton, OH 45409 (513) 294-4499 TWX 75-9251 FAX (513) 294-6620

OKLAHOMA

Quality Components 9934 East 21st South Tulsa, OK 74129 (918) 664-8812 TWX 910-860-5459 629-28599

Schweber Electronics 4815 South Sheridan Fountain Plaza, Suite 109 Tulsa, OK 74145 (918) 622-8000

OREGON

Almac Electronics Corp. 1885 N.W. 169th Place Beaverton, OR 98006 (503) 629-8090 FAX (503) 645-0611 TWX 910-467-8743

Kierulff Electronics 14273 N.W. Science Park Drive Portland, OR 97229 (503) 641-9150

Marshall Industries 8333 S.W. Cirrus Dr. Beaverton, OR 97005 (503) 644-5050

PENNSYLVANIA

Almo Electronics, Inc. 9815 Roosevelt Blvd. Philadelphia, PA 19114 (215) 698-4063 TLX 476-1218 FAX (215) 969-6768

Pioneer-Standard 259 Kappa Drive Pittsburgh, PA 15238 (412) 782-2300 TWX 710- 795-3122

Pioneer Technologies Group 261 Gibraltar Road Horsham, PA 19044 (215) 674-4000 TWX 510-665-6778 Schweber Electronics 900 Business Center Dr. Horsham, PA 19044 (215) 441-0600 TWX 510-665-6540

Schweber Electronics 1000 R.I.D.C. Plaza Suite 203 Pittsburgh, PA 15238 (412) 782-1600 TWX 810-427-9441

RHODE ISLAND See Massachusetts New York

SOUTH CAROLINA

Dixie Electronics 1900 Barnwell Street Columbia, SC 29202 (803) 779-5332 TLX 810-666-2620 FAX (803) 765-9276

Dixie Electronics 531 E. Palmetto Street Florence, SC 29503 (803) 669-8201

Dixie Electronics 4909 Pelham Rd. Greenville, SC 29606 (803) 297-1435

Dixie Electronics #6 Pepperhill Square 7525 Brandywine Road N. Charleston, SC 29410 (803) 552-2671

SOUTH DAKOTA See Minnesota

TENNESSEE

Dixie Electronics Box 8215 Suncrest Drive Gray, TN 37615 (615) 477-3838

Dixie Electronics 6408 Clinton Highway Knoxville, TN 27912 (615) 938-4131

TEXAS

Kierulff Electronics 9610 Skillman Ave. Dallas, TX 75243 (214) 343-2400

Marshall Industries 2045 Chenault St. Carrollton, TX 75006 (214) 233-5200 FAX (214) 770-0675

Pioneer-Standard 13710 Omega Road Dallas, TX 75234 (214) 386-7300 TWX 910-860-5563

Pioneer-Standard 9901 Burnet Road Austin, TX 78758 (512) 835-4000 TWX 910-874-1323 Pioneer-Standard 5853 Point West Drive Houston, TX 77036 (713) 988-5555 TWX 910-881-1606

Quality Components 4257 Kellway Circle Addison, TX 75001 (214) 733-4300 TWX 910-860-5459

Quality Components 1005 Industrial Blvd. Sugarland, TX 77478 (713) 240-2255 TWX 629 27026

Quality Components 2120 M. Braker Lane Austin, TX 78758 (512) 835-0220 TWX 324930

Schweber Electronics 4202 Beltway Drive Dallas, TX 75234 (214) 661-5010 TWX 910-860-5493

Schweber Electronics 6300 La Calma Drive Suite 240 Austin, TX 78752 (512) 458-8253 TWX 910-874-2045

Schweber Electronics 10625 Richmond, Suite 100 Houston, TX 77042 (713) 784-3600 TWX 910-881-4836

Zeus Components 1800 North Glenville Suite 120 Richardson, TX 75081 (214) 783-7010 TWX 910-867-9422 FAX (214) 234-4385

ПТАН

Integrated Electronics Corp. 101 N. 700 West N. Salt Lake City, UT 84054 (801) 298-1869

Kierulff Electronics 1846 Parkway Blvd. Salt Lake City, UT 84119 (801) 973-6913

Marshall Industries 3501 South Main St. Salt Lake City, UT 84115 (801) 261-0901

VERMONT See New York

VIRGINIA See Maryland

WASHINGTON

Almac Electronics Corp. 14360 S.E. Eastgate Way Bellevue, WA 98007 (206) 643-9992 TWX 910-444-2067 FAX (206) 746-7425 Almac Electronics Corp. East 10905 Montgomery Spokane, WA 99206 (509) 924-9500 TWX 510-773-1855 FAX (509) 928-6096

Kierulff Electronics 19450 68th Ave. South Kent, WA 98032 (206) 575-4420

Marshall Industries 14102 N.E. 21st St. Bellevue, WA 98007 (206) 747-9100

WASHINGTON D.C. See Maryland

WEST VIRGINIA See Ohio

e Ohio Pennsylvania Maryland

WISCONSIN

Kierulff Electronics 2238-E West Bluemound Road Waukesha, WI 53186 (414) 784-8160

Marshall Industries 235 North Executive Dr. #305 Brookfield, WI 53005 (414) 797-8400

Schweber Electronics 3050 South Calhoun Rd. New Berlin, WI 53151 (414) 784-9020

WYOMING

See Oregon Washington

CANADA

R.A.E. Industrial 3455 Gardner Court Burnaby, B.C. (604) 291-8866 TWX 610-929-3065

R.A.E. Industrial 11680 170th Street Edmonton, Alberta T5S 1J7 (403) 451-4001 TWX 037-2653

Zentronics 8 Tilbury Court Brampton, Ontario L6T 3T4 (416) 451-9600 TWX 06-97678 FAX (416) 451-8320

Zentronics 3300-14 Ave., NE Bay #1 Calgary, Alberta T2A 6J4 (403) 272-1021

Zentronics 155 Colonnade, S. #17/18 Nepean, Ontario K2E 7K1 (613) 226-8840 TWX 06-97698

U.S. AND CANADIAN SALES NETWORK DISTRIBUTORS (March 1987)

CANADA (cont.) Zentronics 11400 Bridgeport Rd. #108 Richmond, B.C. V6X 1T2 (604) 273-5575 TWX 04-355844

Zentronics 817 McCaffrey Street St. Laurent, Quebec H4T 1N3 (514) 737-9700 TWX 05-824826

Zentronics 564 Weber Street, N. #10 Waterloo, Ontario N21 5C6 (519) 884-5700 TWX 06-97678 Zentronics 590 Berry Street Winnipeg, Manitoba R3H 0S1 (204) 775-8661 TWX 06-97678

Future Electronics 3220 5th Avenue, N.E. Calgary, Alberta T2A 5N1 (403) 235-5325

Future Electronics 82 St. Regis Crescent N. Downsview, Ontario M3J 123 (416) 638-4771 TWX 610-491-1470 FAX (416) 638-2936 Future Electronics 5312 Calgary Trail South Edmonton, Alberta T6H 4J8 (403) 438-2858

Future Electronics Hymus Blvd. Pointe Claire Montreal, Quebec H9R 5C7 (514) 694-7710 TWX 610-421-3251 or 610-421-3500 FAX (514) 695-3707 or (514) 694-0062

Future Electronics Baxter Center 1050 Baxter Road Ottawa, Ontario K2C 3P2 (613) 820-8313 TWX 610-563-1697 FAX (613) 820-3271 Future Electronics 1695 Boundary Road Vancouver, B.C. B5K 4X7 (604) 294-1166 TLX 04354744 FAX (604) 294-1206

Future Electronics 444 Sharon Bay Winnipeg, Manitoba R2G 0H7 (604) 294-1166 (Vancouver)

THOMSON COMPOSANTS EXPORT SALES HEADQUARTERS: 101. BD MURAT - 75781 PARIS CEDEX 16 - FRANCE TEL. (33 1) 47.43.96.40 / TELEX: TCEX 648782 F

SALES NETWORK

REPRESENTATIVES (March 1987)

ARGENTINE

STE CORTE & CIA, S.R.L. Santiago del Estero 643 4° Piso 1075 BUENOS AIRES

Tel. (54 1) 38.00.10 7/8/9 Telex: 21992 CORTE

INDE

MICRONIC DEVICES «Arun Complex» N° 65, DVG road Basavanagudi BANGALORE 560 004 Tel. (91 812) 600.631 Telex: 8458332

PERMEDIA ASSOCIATES 14 Dream Land House 1st Floor 1/18 - B, Asaf Ali Road NEW DELHI 110 002 Tel. (91 11) 73.23.47 - (91 11) 73.38.39 Telex: 03162136 PAAS IN

MEXIQUE **CYDESA**

INTERTRON

Proi de Jade 2 Col. Estrella C.P. 07810 MEXICO D.F Tel. (52 5) 537.38.32 - (52 5) 577.18.83 Telex: 1773944

Cerrada de Palomas Nº 7 Col Reforma Social 11650 MEXICO D.F.

Tel. (52 5) 540.07.15 - (52 5) 540.29.69 Telex: 1763254

PEROU

INTERSA Raimundo Carcano 995 Urb. Santa Catalina LIMA 13

Tel. (51 14) 724.921 Telex: 25257 PE PB SIS

R.S.A.

PACE ELECTRONICS Components PTY P.O. Box 701 ISANDO 1600 TRANSVAAL R.S.A Tel. (27) 11.974.1211 (6) Telex: 429023

TURQUIE

BARKEY SANAYI MALZEMELERI Temsilcilik Itd STI P.K. 667 SISLI ISTAMBUL

Tel. (90 11) 47.97.40 - (90 11) 48.91.47 - (90 11) 40.14.83

Telex: 26900 NED TR

URUGUAY

MURACCIOLE LTDA Colonia 844 Piso 3 Casilla 430 MONTEVIDEO

Tel. (59 8) 90.08.32 - (59 8) 90.21.37 Telex: 23079 UY TENIP

SALES NETWORK

DISTRIBUTORS (March 1987)

ARGENTINE

ELECTRONICA ELEMON S.A.

Monroe 4566 1431 BUENOS AIRES

Tel. (54 1) 51.42.06 - (54 1) 52.73.35 Telex : 22204

ELKO S.R.L.

Belgrano 1661 1093 BUENOS AIRES

Tel. (54 1) 45.35.59 - (54 1) 45.11.01 Telex: 17561 ELKO

CHILI

VICTRONICS

Casilla 283 V Correo 21 SANTIAGO 01

Tel. (56 2) 392.787 - (56 2) 330.232 Telex : 340168 VICTORCK

CASA ROYAL

Libertador B. O'Higgins 845

SANTIAGO

Tel. (56 2) 39.15.24 - (56 2) 38.10.37 Telex: 340517 ROYAL CK

INDE

THOMSON CSF/COMPOSANTS EXPORT

(délégation) C578 Defence Colony NEW DELHI 110024

Tel. (91 11) 62.55.98 - (91 11) 61.15.98

Telex: 3166642 TCSF IN

MEXIQUE

PROVEEDORA ELECTRONICA

Prol Moctezuma Ote 24 Col. Romero de Terreros P.O. Box 21139 04310 MEXICO D.F.

Tel. (52 5) 554.83.00 Telex: 01772402 PROVME

DICOPEL S.A.

Tochtli 368 Fracc Ind San Antonio Azcapotzalco 02760 MEXICO DF

Tel. (52 5) 561.32.11 - Telex: 1773790 DICOMF

ELECTRONICA STEREN S.A.

Rep. de El Salvador N° 28 A y B 06000 MEXICO D.F.

Tel. (52 5) 512 06 99 - (52 5) 512 03 20

Telex: 01771977 STERNE

SEMICONDUCTORES PROFESIONALES

Insurgentes sur 1748 403 01030 MEXICO D.F.

Tel. (52 5) 534.17.42 - (52 5) 534.79.80

Telex: 1771700 BRASME

URUGUAY

ENEKA

Avenida Gral Rondeau 1534 P.O. Box 695

MONTEVIDEO

Tel. (59 8) 90.79.44 - (59 8) 90.79.96 Telex : 22270

VENEZUELA

BENAVIDES

Avilanes A Rio Residencias Kamarata Local 4 al 7 Apartado postal 20249 La Gandelaria CARACAS 1020 A

Tel. (56 2) 571.03.96 - (56 2) 571.27.10 Telex: 28450 PBVENVC

LOGIBYTE

Av. Civdad Universitaria Edif. Los Moriches Apartado Los Chaguaranos 47776 CARACAS 1041 A

Tel. (56 2) 662.19.80 - (56 2) 662.38.41 Telex : 24581 LOGIB VC

© THOMSON SEMICONDUCTEURS These specifications or references are only given for information, without any guarantee as regards either mistakes or omissions. Their publication does not suggest that the matter is free of any right of industrial property and does not grant any license of these rights to anyone. THOMSON SEMICONDUCTEURS refuses all responsability concerning their use whatever the purpose or appliance. Any copy, reprinting or translation of these specifications, entirely or partially, without the consent and the written agreement of THOMSON SEMICONDUCTEURS, is forbidden, according to the law of March 11, 1957, relating to the copyright.

CREDITS
Typesetting
Technical artwork and lay-out
Technical support and supervision

SEDOC

PRINTED IN FRANCE BY



