

The Engineering Staff of TEXAS INSTRUMENTS INCORPORATED Semiconductor Group



# The Line Driver and Line Receiver Data Book

for

**Design Engineers** 

1977

# The Line Driver and Line Receiver Data Book

for Design Engineers

1977



# IMPORTANT NOTICES

Texas Instruments reserves the right to make changes at any time in order to improve design and to supply the best product possible.

TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

Information contained herein supersedes previously published data on Line Driver and Line Receiver Interface Circuits, including data book CC-415.

Copyright © 1977
Texas Instruments Incorporated

# TABLE OF CONTENTS

PAGE
Alphanumeric Index
Interchangeability Guide
Line Circuits Selection Guide
Thermal Information
Ordering Instructions and Mechanical Data
Individual Data Sheets
AM26S10, AM26S11 Quadruple Bus Transceivers
DS7831, DS7832, DS8831, DS8832 Quadruple Single-Ended or Dual Differential
Line Drivers with 3-State Outputs
MC3446 Quadruple Bus Transceiver
SN55107A, SN55107B, SN55108A, SN55108B, SN75107A, SN75107B, SN75108A, SN75108B
Dual Line Receivers
SN55109A, SN55110A, SN75109A, SN75110A, SN75112 Dual Line Drivers
SN55113, SN55114, SN75113, SN75114 Dual Differential Line Drivers 61
SN55115, SN75115 Dual Differential Line Receivers
SN55116 thru SN55119, SN75116 thru SN75119 Differential Line Transceivers
SN55121, SN75121 Dual Line Drivers
SN55122, SN75122 Triple Line Receivers
SN75123 Dual Line Driver
SN75124 Triple Line Receiver
SN75125, SN75127 Seven-Channel Line Receivers
SN75126 Single-Ended Line Driver*
SN75128, SN75129 Eight-Channel Line Receivers
SN75136 Quadruple Bus Transceiver with 3-State Outputs
SN55138, SN75138 Quadruple Bus Transceivers
SN55140 thru SN55143, SN75140 thru SN75143 Dual Line Receivers
SN75150 Dual Line Driver
SN75152 Dual Line Receiver
SN75154 Quadruple Line Receiver
SN55157, SN75157 Dual Differential Line Receivers*
SN55158, SN75158 Dual Differential Line Drivers
SN75159 Dual Differential Line Driver with 3-State Outputs
SN55182, SN75182 Dual Differential Line Receivers
SN55183, SN75183 Dual Differential Line Drivers
SN75188 Quadruple Line Driver
SN75189, SN75189A Quadruple Line Receivers
SN75207, SN75207B, SN75208, SN75208B Dual High-Sensitivity Line Receivers
uA9636 Dual Single-Ended Line Driver*
uA9637 Dual Differential Line Receiver*
uA9638 Dual Differential Line Driver*
Line Circuits Application Information
Selection Guide for Other Interface Circuits

<sup>\*</sup>Future product, to be announced

# ALPHANUMERIC INDEX

		PAGE			PAGE
AM26S10M	AM26S10C	27		SN75128	105
AM26S11M	AM26S11C	27		SN75129	105
DS7831	DS8831	31		SN75136	109
DS7832	DS8832	31	SN55138	SN75138	113
	MC3446	37	SN55140	SN75140	119
SN55107A	SN75107A	41	SN55141	SN75141	1 <b>1</b> 9
SN55107B	SN75107B	41	SN55142	SN75142	119
SN55108A	SN75108A	41	SN55143	SN75143	119
SN55108B	SN75108B	41		SN75150	126
SN55109A	SN75109A	53		SN75152	130
SN55110A	SN75110A	53		SN75154	137
	SN75112	53	SN55157*	SN75157*	142
SN55113	SN75113	61	SN55158	SN75158	143
SN55114	SN75114	61		SN75159	147
SN55115	SN75115	61	SN55182	SN75182	152
SN55116	SN75116	79	SN55183	SN75183	152
SN55117	SN75117	79		SN75188	163
SN55118	SN75118	79		SN75189	167
SN55119	SN75119	79		SN75189A	167
SN55121	SN75121	87		SN75207	171
SN55122	SN75122	87		SN75207B	171
	SN75123	93		SN75208	171
	SN75124	93		SN75208B	171
	SN75125	99	uA9636M*	uA9636C*	177
	SN75126*	103	uA9637M*	uA9637C*	178
	SN75127	99	uA9638M*	uA9638C*	179

<sup>\*</sup>Future product, to be announced

# INTERFACE CIRCUITS INTERCHANGEABILITY GUIDE (MANUFACTURERS ARRANGED ALPHABETICALLY)

Direct replacements were based on similarity of electrical and mechanical characteristics as shown in currently published data. Interchangeability in particular applications is not guaranteed. Before using a device as a substitute, the user should compare the specifications of the substitute device with the specifications of the original.

Texas Instruments makes no warranty as to the information furnished and buyer assumes all risk in the use thereof. No liability is assumed for damages resulting from the use of the information contained in this list.

## **ADVANCED MICRO DEVICES**

#### **EXAMPLE OF NOMENCLATURE**

АМ	75325	N
Prefix	Device Type	Package Type
		N = Plastic DIP (second source designation for TI Plastic DIP)
		P = Plastic DIP
		J = Ceramic DIP (second source designation for TI Ceramic DIP)
		D = Ceramic DIP

AMD	TI DIRECT REPLACEMENT	TI CLOSEST REPLACEMENT	AMD	TI DIRECT REPLACEMENT	TI CLOSEST REPLACEMENT
AM0026C	SN75369		AM9614C	SN75114	
AM1488	SN75188		AM9614M	SN55114	
AM1489	SN75189		AM9615C	SN75115	
AM1489A	SN75189A		AM9615M	SN55115	
AM26S10C	AM26S10C		AM55107B	SN55107B	
AM26S10M	AM26S10M		AM55108B	SN55108B	
AM26S11C	AM26S11C		AM55109	SN55109A	
AM26S11M	AM26S11M		AM55110	SN55110A	
AM5520	SN5520		AM55234	SN55234	
AM5521	SN5520		AM55235	SN55234	
AM5524	SN5524		AM55238	SN55238	
AM5525	SN5524		AM55239	SN55238	
AM7520	SN7520		AM55325	SN55325	
AM7521	SN7520		AM75107B	SN75107B	
AM7524	SN7524		AM75108B	SN75108B	
AM7525	SN7524		AM75109	SN75109A	
AM7820A	SN55182		AM75110	SN75110A	
AM7830	SN55183		AM75207	SN75207	
AM7831	DS7831		AM75208	SN75208	
AM7832	DS7832		AM75234	SN75234	
AM8820A	SN75182		AM75235	SN75234	
AM8830	SN75183		AM75238	SN75238	
AM8831	DS8831		AM75239	SN75238	
AM8832	DS8832		AM75325	SN75325	
AM8T26A		SN75136			

## FAIRCHILD

## EXAMPLE OF NOMENCLATURE

С 75450B D Temperature Range Device Type Package Type D = Ceramic DIP C = Commercial P = Plastic DIP  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$  or  $75^{\circ}\text{C}$ M = Military R = Ceramic Mini DIP -55°C to 125°C T = Plastic Mini DIP H = Metal Can F = Flat Package

FAIRCHILD	TI DIRECT REPLACEMENT	TI CLOSEST REPLACEMENT	FAIRCHILD	TI DIRECT REPLACEMENT	TI CLOSEST REPLACEMENT
μA8T13M	SN55121		9627C		SN75152
u A8T13C	SN75121		9634C		SN75159
u A8T14M	SN55122		9636C	uA9636C*	
μΑ8Τ14C	SN75122		9636M	uA9636M*	
u A8T23C	SN75123		9637C	uA9637C*	SN75157*
μΑ8Τ2 <b>4</b> C	SN75124		9 <b>6</b> 37M	uA9637M*	SN55157*
μA1488C	SN75188		9638C	uA9638C*	SN75158
μA1489C	SN75189		9 <b>6</b> 38M	uA9638M*	SN55158
μΑ1489AC	SN75189A		9640C	AM26S10C	
5524M	SN5524		9640M	AM26S10M	
5525M	SN5524		9641C	AM26S11C	
5528M	SN5528		9641M	AM26S11M	
5529M	SN5528		2040		<b>∫</b> SN75322
5534M		SN55232	9643		SN75363
5535M		SN55232	9644C		SN75361A
5538M		SN55238	9664C	SN75492	
5539M		SN55238	9665AC	SN75466	
7524C	SN7524		9665C	ULN2001A	
7525C	SN7524		9666AC	SN75467	
7528C	SN7528		9666C	ULN2002A	
7529C	SN7528		9667AC	SN75468	
7534C		SN75232	9667C	ULN2003A	
7535C		SN75232	9668AC	SN75469	
7538C		SN75238	9668C	ULN2004A	
7539C		SN75238	55107AM	SN55107A	
9612C		SN75158	55107BM	SN55107B	
9614M	SN55114		55108AM	SN55108A	
9614C	SN75114		55108BM	SN55108B	
9615M	SN55115		55109M	SN55109A	
9615C	SN75115		55110M	SN55110A	
		<b>∫</b> SN75188	55121M	SN55121	
9616C		SN75150	55122M	SN55122	
		SN75152	55224M		SN55234
004.00		SN75154	55225M		SN55234
9617C		SN75189	55232M	SN55232	
		SN75189A	55233M	SN55232	
9626C		SN75136	•		

FAIRCHILD	TI DIRECT REPLACEMENT	TI CLOSEST REPLACEMENT	FAIRCHILD	TI DIRECT REPLACEMENT	TI CLOSEST REPLACEMENT
55234M	SN55234		75208C	SN75208	
55235M	SN55234		75224C		SN75234
55238M	SN55238		75225C		SN75234
55239M	SN55238		75232C	SN75232	
55325M	SN55325		75233C	SN75232	
55326M	SN55326		75234C	SN75234	
55327M	SN55327		75235C	SN75234	
55450AM	SN55450B		75238C	SN75238	
55450BM	SN55450B		75239C	SN75238	
55451AM	SN55451B		75325C	SN75325	
55451BM	SN55451B		75326C	SN75326	
55452AM	SN55452B		75327C	SN75327	
55452BM	SN55452B		75430C	SN75430	
55453AM	SN55453B		75431C	SN75431	
55453BM	SN55453B		75432C	SN75432	
55454AM	SN55454B		75433C	SN75433	
55454BM	SN55454B		75434C	SN75434	
55460M	SN55460		75450AC	SN75450B	
55461M	SN55461		75450BC	SN75450B	
55462M	SN55462		75451AC	SN75451B	
55463M	SN55463		75451BC	SN75451B	
55464M	SN55464		75452AC	SN75452B	
55470M	SN55470		75452BC	SN75452B	
55471M	SN55471		75453AC	SN75453B	
55472M	SN55472		75453BC	SN75453B	
55473M	SN55473		75454AC	SN75454B	
55474M	SN55474		75454BC	SN75454B	
75107AC	SN75107A		75460C	SN75460	
75107BC	SN75107B		75461C	SN75461	
75108AC	SN75108A		75462C	SN75462	
75108BC	SN75108B		75463C	SN75463	
75109C	SN75109A		75464C	SN75464	
75110C	SN75110A		75470C	SN75470	
75112C	SN75112		75471C	SN75471	
75121C	SN75121		75472C	SN75472	
75122C	SN75122		75473C	SN75473	
75123C	SN75123		75474C	SN75474	
75124C	SN75124		75491C	SN75491	
75150C	SN75150		75491AC		SN75491
75154C	SN75154		75492C	SN75492	
75207C	SN75207		75492AC		SN75492

# ITT

# EXAMPLE OF NOMENCLATURE

ITT	75450	-5	D
Prefix	Device Type	Temperature Range	Package
	•	-1 = -55°C to 125°C	D = Ceramic DIP
		$-5 = 0^{\circ} \text{C to } 70^{\circ} \text{C}$	N = Plastic DIP

TIT			·			<del></del>
ITT491						
ITT492	ITT	REPLACEMENT	REPLACEMENT	, ITT	REPLACEMENT	REPLACEMENT
ITT493	ITT491	SN75491		ITT55235	SN55234	
ITT494	ITT492	SN75492		ITT55324	SN55324	
ITT1488	ITT493	SN75493		ITT55325	SN55325	
ITT1489	ITT494	SN75494		ITT55450	SN55450B	
ITT1689A   SN75189A   ITT56453   SN56453B   ITT6520   SN5520   ITT5621   SN5520   ITT5621   SN5520   ITT5646   SN55460   ITT5621   SN5522   ITT56461   SN55461   ITT5622   SN5522   ITT56462   SN56462   ITT5624   SN5524   ITT5624   SN5524   ITT5625   SN5524   ITT5625   SN5528   ITT5625   SN5528   ITT5625   SN5528   ITT75107A   SN75107A   ITT5629   SN5528   ITT75107A   SN75107A   ITT5634   SN55232   ITT75107B   SN75107B   ITT7620   SN75200   ITT75108   SN75108A   ITT7521   SN7520   ITT75108   SN75108A   ITT7622   SN7522   ITT75108   SN75108A   ITT7622   SN7522   ITT75108   SN75108A   ITT7623   SN7522   ITT75108   SN75108B   ITT7625   SN7524   ITT75207   SN75207   ITT7528   SN7524   ITT75208   SN75208   ITT7528   SN7528   ITT7529   SN7528   ITT75234   SN75234   ITT7529   SN7528   ITT75234   SN75232   ITT75234   SN75232   ITT7525   SN75234   ITT7526   SN75232   ITT7527   SN75220   ITT7534   SN75232   ITT75234   SN75232   ITT7525   SN75232   ITT7535   SN75232   ITT7535   SN75232   ITT7535   SN75232   ITT7535   SN75232   ITT7535   SN75325   ITT75451   SN75451B   ITT75451   SN75451B   ITT56107B   SN55107B   ITT75453   SN75452B   ITT56108B   SN55107B   ITT75463   SN75460   ITT56108   SN55108B   ITT75461   SN75461   ITT56109   SN55109A   ITT75462   SN75462   ITT56108   SN55108B   ITT75463   SN75462   ITT56108   SN55109A   ITT75462   SN75462   ITT56108   SN55109A   ITT75462   SN75462   ITT56108   SN55108B   ITT75463   SN75463   ITT56108   SN55108A   ITT75462   SN75462   ITT56108   SN55108A   ITT75462   SN75462   ITT56108   SN55108A   ITT75462   SN75463   ITT56108   SN55108A   ITT75463   SN75463   ITT56108   SN55108A   ITT75462   SN75463   ITT56108   SN55108A   ITT75462   SN75463   ITT56108   SN55108A   ITT75462   SN75463   ITT56108   SN55108A   ITT75462   SN75462   ITT56108   SN55108A   ITT75462   SN75463   ITT75463   SN75463   ITT56108   SN55108A   ITT75462   SN75463   ITT56108   S	ITT1488	SN75188		ITT55451	SN55451B	
ITT5520	ITT1489	SN75189		ITT55452	SN55452B	
ITT5521	ITT1489A	SN75189A		ITT55453	SN55453B	
ITT5522	ITT5520	SN5520		ITT55454	SN55454B	
ITT5523	ITT5521	SN5520		ITT55460	SN55460	
ITT5524	ITT5522	SN5522		ITT55461	SN55461	
ITT5525	ITT5523	SN5522		ITT55462	SN55462	
ITT5528	ITT5524	SN5524		ITT55463	SN55463	
ITT5529	ITT5525	SN5524		ITT55464	SN55464	
ITT5534	ITT5528	SN5528		ITT75107A	SN75107A	
ITT5535	ITT5529	SN5528		ITT75107B	SN75107B	
ITT7520	ITT5534		SN55232	ITT75108A	SN75108A	
ITT7521	ITT5535		SN55232	ITT75108B	SN75108B	
ITT7522	ITT7520	SN7520		ITT75109	SN75109A	
ITT7523	ITT7521	SN7520		ITT75110	SN75110A	
ITT7524	ITT7522	SN7522		ITT75138	SN75138	
ITT7525	ITT7523	SN7522		ITT75207	SN75207	
ITT7528	ITT7524	SN7524		ITT75208	SN75208	
ITT7529	ITT7525	SN7524		ITT75234	SN75234	
ITT7534	ITT7528	SN7528		ITT75235	SN75234	
ITT7535	ITT7529	SN7528		ITT75322	SN75322	
ITT9614	ITT7534		SN75232	ITT75324	SN75324	
ITT9615	ITT7535		SN75232	ITT75325	SN75325	
ITT55107A	ITT9614	SN75114		ITT75450	SN75450B	
ITT55107B	ITT9615	SN75115		ITT75451	SN75451B	
ITT55108A	ITT55107A	SN55107A		ITT75452	SN75452B	
ITT55108B	ITT55107B	SN55107B		ITT75453	SN75453B	
ITT55109         SN55109A         ITT75461         SN75461           ITT55110         SN55110A         ITT75462         SN75462           ITT55138         SN55138         ITT75463         SN75463	ITT55108A	SN55108A		ITT75454	SN75454B	
ITT55110         SN55110A         ITT75462         SN75462           ITT55138         SN55138         ITT75463         SN75463	ITT55108B	SN55108B		ITT75460	SN75460	
ITT55138 SN55138 ITT75463 SN75463	ITT55109	SN55109A		ITT75461	SN75461	
1110010	ITT55110	SN55110A		ITT75462	SN75462	
ITT55234 SN55234   ITT75464 SN75464	ITT55138	SN55138		ITT75463	SN75463	
	ITT55234	SN55234		ITT75464	SN75464	

# **MOTOROLA**

# EXAMPLE OF NOMENCLATURE

MC Prefix 75325 Device Type

Package
P = Plastic DIP
L = Ceramic DIP
G = Metal Can
F = Flat Package

MOTOROLA	TI DIRECT REPLACEMENT	TI CLOSEST REPLACEMENT	MOTOROLA	TI DIRECT REPLACEMENT	TI CLOSEST REPLACEMENT
MMH0026C	SN75369		MC7528	SN7528	
MC8T13	SN75121		MC7529	SN7528	
MC8T14	SN75122		MC7534		SN75232
MC8T23	SN75123		MC7535		SN75232
MC8T24	SN75124		MC7538		SN75238
MC8T26		SN75136	MC7539		SN75238
MC1411	ULN2001A		MC55107	SN55107A	
MC1412	ULN2002A		MC55108	SN55108A	
MC1413	ULN2003A		MC55325	SN55325	
MC1416	ULN2004A		MC75107	SN75107A	
MC1488	SN75188		MC75108	SN75108A	
MC1489	SN75189		MC75109	SN75109A	
MC1489A	SN75189A		MC75110	SN75110A	
MC3443		SN75138	MC75140	SN75140	
MC3446	MC3446		MC75325	SN75325	
MC3453		SN75110A	MC75358	SN75368	
MC5522	SN5522		MC75365	SN75365	
MC5523	SN5522		MC75368	SN75368	
MC5524	SN5524		MC75450	SN75450B	
MC5525	SN5524		MC75451	SN75451B	
MC5528	SN5528		MC75452	SN75452B	
MC5529	SN5528		MC75453	SN75453B	
MC5534		SN55232	MC75454	SN75454B	
MC5535		SN55232	MC75460	SN75460	
MC5538		SN55238	MC75461	SN75461	
MC5539		SN55238	MC75462	SN75462	
MC7522	SN7522		MC75463	SN75463	
MC7523	SN7522		MC75464	SN75464	
MC7524	SN7524		MC75491	SN75491	
MC7525	SN7524		MC75492	SN75492	

# **NATIONAL**

#### **EXAMPLE OF NOMENCLATURE**

DS Prefix **75325** Device Type N
Package
N = Plastic DIP
J = Ceramic DIP
W = Flat Package
H = Metal Can

NATIONAL	TI DIRECT REPLACEMENT	TI CLOSEST REPLACEMENT	NATIONAL	TI DIRECT REPLACEMENT	TI CLOSEST REPLACEMENT
DS0026C	SN75369		DS7524A		SN7524
DS1488	SN75188		DS7525	SN7524	
DS1489	SN75189		DS7528	SN7528	
DS1489A	SN75189A	Ì	DS7528A		SN7528
DS1611		SN55471	DS7529	SN7528	
DS1612		SN55472	DS7534		SN75232
DS1613		SN55473	DS7534A		SN75232
DS1614		SN55474	DS7535		SN75232
DS3611		SN75471	DS7538		SN75238
DS3612		SN75472	DS7538A		SN75238
DS3613		SN75473	DS7539		SN75238
DS3614		SN75474	DS7800	SN55180	
DS3629		SN75324	DS7820	SN55182	
DS5520	SN5520		D\$7820A	SN55182	
DS5520A		SN5520	D\$7830	SN55183	
DS5521	SN5520	1	DS7831	DS7831	
DS5522	SN5522	1	DS7832	DS7832	
DS5522A		SN5522	DS8800	SN75180	
DS5523	SN5522		DS8820	SN75182	
DS5524	SN5524		DS8820A	SN75182	
DS5524A		SN5524	DS8830	SN75183	
DS5525	SN5524		DS8831	DS8831	
DS5528	SN5528		DS8832	DS8832	
DS5528A		SN5528	DS8880	SN75480	
DS5529	SN5528		DS55107	SN55107B	
DS5534		SN55232	DS55108	SN55108B	
DS5534A		SN55232	DS55109	SN55109A	
DS5535		SN55232	DS55110	SN55110A	
D\$5538		SN55238	DS55121	SN55121	
D\$5538A		SN55238	D\$55122	SN55122	
DS5539		SN55238	DS55325	SN55325	
DS7520	SN7520		DS55450	SN55450B	
DS7520A		SN7520	DS55451	SN55451B	
DS7521	SN7520		DS55452	SN55452B	
DS7522	SN7522		DS55453	SN55453B	
DS7522A		SN7522	DS55454	SN55454B	
DS7523	SN7522		DS55460	SN55460	
DS7524	SN7524		DS55461	SN55461	

ATIONAL	TI DIRECT REPLACEMENT	TI CLOSEST REPLACEMENT	NATIONAL	TI DIRECT REPLACEMENT	TI CLOSEST REPLACEMEN
DS55462	SN55462		DS75362		SN75365
S55463	SN55463		DS75364	SN75364	
S55464	SN55464		DS75365	SN75365	
S75107	SN75107B		DS75450	SN75450B	
S75108	SN75108B		DS75451	SN75451B	
DS75109	SN75109A		DS75452	SN75452B	
DS75110	SN75110A		DS75453	SN75453B	
DS75121	SN75121		DS75454	SN75454B	
DS75122	SN75122		DS75460	SN75460	
0875123	SN75123		DS75461	SN75461	
DS75124	SN75124		DS75462	SN75462	
DS75150	SN75150		DS75463	SN75463	
DS75154	SN75154		DS75464	SN75464	
DS75207	SN75207B		DS75491	SN75491	
DS75208	SN75208B		DS75492	SN75492	
DS75322	SN75322		DS75493	SN75493	
DS75324	SN75324		DS75494	SN75494	
DS75325	SN75325		DS78LS20		SN55182
DS75361	SN75361A		DS88LS20		SN75182

# **SIGNETICS**

## **EXAMPLE OF NOMENCLATURE**

75	454B
Devic	е Туре

V	
Package	]
A = 14 pin Plastic DIP	1
FH = 14 pin Ceramic DIP	1
V = 8 pin Plastic DIP	l
T = 8 pin Metal Can	
B = 16 pin Plastic DIP	l
FJ = 16 pin Ceramic DIP	]

	TI DIRECT	TI CLOSEST		TI DIRECT	TI CLOSEST
SIGNETICS	REPLACEMENT	REPLACEMENT	SIGNETICS	REPLACEMENT	REPLACEMENT
N8T13	SN75121		DM8880	SN75480	
N8T14	SN75122		MC1488	SN75188	
N8T15		SN75150	MC1489	SN75189	
N8T16		SN75152	MC1489A	SN75189A	
N8T23	SN75123		3207A		SN75365
N8T24	SN75124		3207A-1		SN75365
N8T26		SN75136	7520	SN7520	
N8T26A		SN75136	7521	SN7520	
S8T13	SN55121		7522	SN7522	
S8T14	SN55122		7523	SN7522	
DM7820	SN55182		7524	SN7524	
DM7830	SN55183		7525	SN7524	
DM8820	SN75182		55325	SN55325	
DM8830	SN75183		55450B	SN55450B	

SIGNETICS	TI DIRECT REPLACEMENT	TI CLOSEST REPLACEMENT	SIGNETICS	TI DIRECT REPLACEMENT	TI CLOSEST REPLACEMEN
55451B	SN55451B		75324	SN75324	
55452B	SN55452B		75325	SN75325	
55453B	SN55453B		75361A	SN75361A	
55454B	SN55454B	j	75450B	SN75450B	
75S107		SN75107A	75451B	SN75451B	
75S108		SN75108A	75452B	SN75452B	
75S207		SN75207	75453B	SN75453B	
75S208		SN75208	75454B	SN75454B	

	CHA	RECEIVE		DEVICE TY	_	PACKAGE	ADDITIONAL	PAGE
COMMON FEATURES	STROBE OR ENABLE	OR OF MODE -55°C to 125°C 0°C		0°C to 70°C	TYPE	FEATURES	NO.	
Single 5-V supply		O-C or	±15 V	SN55116		J	Receiver frequency	
Party-line operation		T-P	110 V		SN75116	J,N	response control	
<ul> <li>TTL-compatible drive inputs</li> </ul>	STROBE			SN55117	31473110	JG		
Driver enable for 3-state driver output	1	T-P	0 V to 6 V	21/22117		30	<ul> <li>Driver and receiver</li> </ul>	
Driver output current capability: 40 mA		1-7	0 0 10 6 0		SN75117	JG,P	connected internally	79
Driver propagation delay time: 14 ns (typical)		O-C or	115.17	SN55118		J	Same as '116 with	
Receiver propagation delay time: 20 ns (typical)	FNIABLE	T-P	±15 V		SN75118	J,N	3-State receiver output	
• ±500 mV receiver input sensitivity	ENABLE	T.D.	0.1/1.	SN55119		JG	Same as '117 with	
One transceiver per package	1	T-P	0 V to 6 V		CN175110	IG P	2 State receiver output	

**DIFFERENTIAL-LINE TRANSCEIVERS** 

# SINGLE-ENDED LINE TRANSCEIVERS

	1	ORIVER ACTERISTI	cs	RECE CHARACT	IVER ERISTICS	DEVICE TY		PACKAGE	ADDITIONAL	PAGE
COMMON FEATURES	OUTPUT	t <sub>PD</sub> ¶	STROBE	tpD¶	STROBE	TEMPERATURE RANGE		TYPE	FEATURES	NO.
	CURRENT CAPABILITY	TYPICAL	OR ENABLE	TYPICAL	OR ENABLE	–55°C to 125°C	0°C to 70°C			
	100 mA	10 ns	STROBE	10 ns		AM26S10M		J	Schottky circuitry	
<ul><li>Single 5-V supply</li><li>Party line operation</li></ul>	TOOTHA	10113	STROBE	10 115			AM26S10C	J,N	P-N-P inputs to minimize	27
	100 mA	12 ns	STROBE	10 ns		AM26S11M	AM26S11C	J,N	• Inverting driver (AM26S10)	
TTL-compatible driver inputs	100 mA	15 ns	STROBE	8 ns		SN55138	SN75138	J,N	<ul> <li>2.3 V receiver threshold for maximum system noise margin</li> </ul>	113
<ul> <li>Totem-pole receiver outputs</li> <li>Four transceivers per package</li> </ul>	40 mA	16 ns	ENABLE	8 ns	ENABLE		SN75136	J,N	<ul> <li>Similar to N8T26</li> <li>3-State driver and receiver outputs with Schottky circuitry</li> <li>P-N-P inputs to minimize loading</li> </ul>	109
	48 mA	30 ns	STROBE	30 ns			MC3446	J,N	<ul> <li>Meets IEEE STD 488</li> <li>Receiver input hysteresis</li> <li>Drivers also MOS compatible</li> </ul>	37

LINE TRANSCEIVERS

SELECTION GUIDE

 $<sup>^{\</sup>dagger}$ T-P  $\equiv$  Totem pole, O-C  $\equiv$  Open-collector, R  $\equiv$  Resistor pull-up

 $<sup>\</sup>P_{tPD} \equiv Propagation delay time$ 

# LINE DRIVERS WITH TTL-COMPATIBLE INPUTS

	WITH TIE-CONFATIBLE INFOTS														
DESCRIPTION	OUTPUT CURRENT CAPABILITY	tpD¶	CINCI E ENDED	SINGLE ENDED	PARTY-LINE OPERATION	STROBE	POWER SUPPLIES		TYPE FOR 'URE RANGE	PACKAGE TYPE	DRIVERS PER PACKAGE	COMPANION RECEIVERS	ADDITIONAL FEATURES	PAGE NO.	
	8		ú	מ מ				−55°C TO 125°C	0°C TO 70°C						
	300 mA	20 r	ns S	S, E	YES	YES	5 V	SN55450B	SN75450B	J'N J	2	SN75122, SN75152,		See	
	300 mA	20 r	ns S	 S	YES	YES	5 V	SN55451B	SN75451B	JG JG,P	2	SN75115, SN75182, SN75140 series		Note 1	
	100 mA	36 r	ns S	3	$\top$	YES	5 V		SN75361A	JG,P	2				
GENERAL	100 mA	22 r	ns S	3	YES	YES	5 V	SN55121	SN75121	J,N	2	SN75122		87	
PURPOSE DRIVERS	40 mA	12 r	ıs			YES	5 V	SN55183	SN75183	J,N	2			152	
	40 mA	15 r	ıs	[		YES	5 V	SN55114	SN75114	J,N	2	SN75115, SN75182		61	
	40 mA	13 r	ıs		YES	YES	5 V	SN55113	SN75113	J J,N	2		3-State Output	61	
	40 mA	15 r	ns S	S, E	YES	YES	5 V	DS7831	DS8831	J'W	2,4 §	SN75140 series, SN75115, SN75122, SN75124, SN75125,	Output clamp diodes to VCC     3-State Output	31	
	40mA	15 n	sS	S, C	YES	YES	5 V	DS7832	D\$8832	J'W J	2,4 §	SN75127, SN75128, SN75129, SN75152, SN75182	3-State Output	31	

<sup>§ 4</sup> for single-ended lines; 2 for differential lines

Note 1: For data sheet, see page 47 of "The Peripheral Driver Data Book for Design Engineers", LCC4280.

 $<sup>\</sup>P_{tpD}$  = Propagation delay time.

# LINE DRIVERS (continued) WITH TTL-COMPATIBLE INPUTS

DESCRIPTION	OUTPUT CURRENT CAPABILITY	tPD <sup>¶</sup> TYPICAL	S = SINGLE ENDED	PARTY-LINE OPERATION	STROBE	POWER SUPPLIES		TYPE FOR URE RANGE	PACKAGE TYPE	DRIVERS PER PACKAGE	COMPANION RECEIVERS	ADDITIONAL FEATURES	PAGE NO.
360/370 1/0	100 mA	20 ns	s	YES	YES	5 V		SN75123	J,N	2	SN75124, SN75125,		93
INTERFACE			s	YES				*SN75126	J,N	4	SN75127, SN75128	CMOS*	103
	40 mA	16 ns				5 V	SN55158	SN75158	JG JG,P	2	uA9637, SN75157	RS-422 <sup>∆</sup>	143
	10 mA	60 ns	S	T	YES	±12 V		SN75150	JG,P	2	SN75152, SN75154	RS-232C#	126
DRIVERS	6 mA	220 ns	S		YES	±12 V		SN75188	J,N	4	SN75189, SN75189A	RS-232C#	163
MEETING EIA	75 mA		s			±12 V	*uA9636M	*uA9636C	JG JG,P	2	A0007 CN75457	CMOS <sup>♦</sup> ; RS-423 <sup>♠</sup> ; RS-232C#	177
STANDARDS	50 mA	10 ns	C			5 V	*uA9638M	*uA9638C	JG JG,P	2	uA9637, SN75157	CMOS <sup>♦</sup> ; RS-422 <sup>Δ</sup>	179
	40 mA	16 ns	C	YES	YES	5 V		SN75159	J,N	2	uA9637, SN75157	3-State Output; RS-422△	147
	18 mA	9 ns		YES	YES	±5 V		SN75112	J,N	2	CNI35103A CNI35103B		
CURRENT- MODE	6.5 mA	9 ns	С	YES	YES	±5 V	SN55110A	SN75110A	J,N	2	SN75107A, SN75107B, SN75108A, SN75108B,		53
DRIVERS	3.5 mA	9 ns	С	YES	YES	±5 V	SN55109A	SN75109A	J,N	2	SN75207, SN75207B, SN75208, SN75208B		

 $<sup>\</sup>P_{tpD} \equiv Propagation delay time$ 

<sup>\*</sup> Future product

Also CMOS input compatible

<sup>&</sup>lt;sup>#</sup>Satisfies requirements of EIA Standard RS-232C

<sup>▲</sup>Satisfies requirements of EIA Standard RS-423

 $<sup>\</sup>Delta$ Satisfies requirements of EIA Standard RS-422

## LINE RECEIVERS

## OUTPUT STROBE

## • PARTY-LINE OPERATION

DESCRIPTION	TYPE OF OUTPUT <sup>†</sup>	<sup>tpD</sup> ¶ TYPICAL	INPUT SENSITIVITY	COMMON-MODE RANGE	POWER SUPPLIES		TYPE FOR URE RANGE	PACKAGE TYPE	RECEIVERS PER PACKAGE	COMPANION DRIVERS	ADDITIONAL FEATURES	PAGE NO.
			0,	ខ		–55°C to 125°C	0°C to 70°C					
	T-P	17 ns					SN75207	J,N	2			
	1-1	1 / ns	±10 mV				SN75207B	J,N				171
	O-C	19 ns	±10 mV				SN75208	J,N	2			'''
	0-0	19118					SN75208B	J,N		SN75109A,	<ul> <li>"B" versions have input</li> </ul>	
						SN55107A		J	2		protection diodes for	
DIFFERENTIAL-	T-P	17 ns	±25 mV	±3 V	±5 V		SN75107A	J,N		SN75110A,	power off condition	
LINE RECEIVERS	• •	.,,				SN55107B		J	2	·		
							SN75107B	J,N		SN75112		41
						SN55108A	011754004	J	2			
	o-c	19 ns	±25 mV				SN75108A	J,N				
						SN55108B	011754000	J	2			
						SN55122	SN75108B	J,N J		SN75121,	Hysteresis for improved	
	T-P	20 ns			5 V	SN55122	SN75122	J,N	3	DS8831, DS8832	noise immunity	87
						SN55140	311/3122	JG		D36631, D36632	Common reference	
SINGLE-						31135140	SN75140	JG,P	2		voltage pin and strobe	
ENDED LINE						SN55141		JG		75450B series,	Input protection	
RECEIVERS			1			01100111	SN75141	JG.P	2	SN75361A,	diodes ('141)	
	T-P	22 ns	±100 mV		5 V	SN55142		J		SN75113,	Individual reference	119
							SN75142	J,N	2	DS8831,	voltage and strobe	
							31473142			DS8832	terminals .	
						SN75143		J			<ul> <li>Input protection</li> </ul>	
							SN55143	J,N	2		diodes ('143)	1

 $<sup>^{\</sup>dagger}$ T-P  $\equiv$  Totem pole, O-C  $\equiv$  Open collector, R  $\equiv$  Resistor pull-up

<sup>¶</sup>tPD = Propagation delay time

# LINE RECEIVERS (continued)

								J ,, ,		,								
DESCRIPTION	SINGLE ENDED DIFFERENTIAL	TYPE OF OUTPUT <sup>†</sup>	tpD¶ TYPICAL	PARTY-LINE OPERATION	STROBE	POWER SUPPLIES	DEVICE T		PACKAĜĒ TYPE	RECEIVERS PER PACKAGE	COMPANION DRIVERS	ADDITIONAL FEATURES	PAGE NO.					
	S = 0		L	a 0		0,	–55°C to 125°C	0°C to 70°C	_	<u> </u>								
RECEIVERS			20 ns	YES	YES	5 V		SN75124	J,N	3	SN75123, SN75126	Hysteresis	93					
FOR 360/370			18 ns	YES		5 V		SN75125	J,N	7	SN75123, SN75126	Schottky Circuitry     Secondard V	99					
1/0	S	T-P						SN 75127	J, N	7		Standard V <sub>CC</sub> Pinout (SN75127)						
INTERFACE			18 ns	YES	YES	5 V		SN75128 SN75129	J, N J, N	8	SN75123, SN75126	Schottky Circuitry	105					
	s	T-P	22 ns			5 V or 12 V		SN75154	J,N	4	SN75150	Hysteresis	137					
RECEIVERS								SN75189	J,N	4	SN75188	Response Threshold     Control	167					
MEETING EIA STANDARD	S	R	R 25 ns			5 V		SN75189A	J,N	4		'189A has more     hysteresis than '189	107					
RS-232-C	D	R	60 ns		YES	±12 V		SN75152	J,N	2	SN75150	Also meets     MIL-STD-188C     Hysteresis	130					
RECEIVERS MEETING	-		NG	NG.		D	D 0-C	20 ns	+		5 V	*SN55157	*SN75157	JG JG,P	2	SN75158, SN75159,	Standard V <sub>CC</sub> Pinout ('157)	142
MEETING EIA STANDARD RS-422/423		0.0	20113				*uA9637M	*uA9637C	JG JG,P	2	uA9636, uA9638	Schottky Circuitry	178					
RECEIVERS WITH		O-C or T-P	20 ns	YES	YES		SN55115	SN75115	J J,N	2	SN75113, SN75114,	1 ± 500 m v						
RESPONSE TIME CONTROL	D	T-P	31 ns	YES	YES	5 V	SN55182	SN75182	J J,N	2	SN75183, DS8831, DS8832	Common-Mode     Range: ±15 V	152					

 $<sup>^{\</sup>dagger}T\text{-P} \equiv Totem$  pole, O-C  $\equiv$  Open collector, R  $\equiv$  Resistor pull-up  $\P$  tpD = Propagation delay time

TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 5012 . DALLAS, TEXAS 75222


<sup>\*</sup>Future product


# LINE CIRCUITS THERMAL INFORMATION


# THERMAL RESISTANCE


PACKAGE	PINS	JUNCTION-TO-CASE THERMAL RESISTANCE R <sub>0 JC</sub> (°C/W)	JUNCTION-TO-AMBIENT THERMAL RESISTANCE R <sub>OJA</sub> (°C/W)		
J ceramic dual-in-line	14 thru 20	60	122		
(glass-mounted chips)					
J ceramic dual-in-line†	14 thru 20	29†	91†		
(alloy-mounted chips)					
JG ceramic dual-in-line	8	45	125		
(glass-mounted chips)	8	45	135		
JG ceramic dual-in-line <sup>†</sup>		+	140t		
(alloy-mounted chips)	8	20 <sup>†</sup>	110 <sup>†</sup>		
N plastic dual-in-line	14 thru 20	44	108		
P plastic dual-in-line	8	45	125		

<sup>†</sup> In addition to those products so designated on their data sheets, all devices having a type number prefix of "SNC" or "SNM", or a suffix of "/883" have alloy-mounted chips.










# **CERAMIC DUAL-IN-LINE PACKAGES**

These curves are for use with the continuous dissipation ratings specified on the individual data sheets. Those ratings apply up to the temperature at which the rated level intersects the appropriate derating curve or the maximum operating free-air temperature.




† In addition to those products so designated on their data sheets, all devices having a type number prefix of "SNC" or "SNM", or a suffix of "/883" have alloy-mounted chips.

# LINE CIRCUITS THERMAL INFORMATION

## PLASTIC DUAL-IN-LINE PACKAGES


These curves are for use with the continuous dissipation ratings specified on the individual data sheets. Those ratings apply up to the temperature at which the rated level intersects the appropriate derating curve or the maximum operating free-air temperature.



## ORDERING INSTRUCTIONS

Electrical characteristics presented in this data book apply for the circuit type(s) listed in the page heading, unless otherwise noted, regardless of package. The availability of a circuit function in a particular package is indicated by an alphabetical reference above the pin-connection diagram(s). These alphabetical references refer to mechanical outline drawings shown in this section.

Factory orders for circuits described in this data book should include a four-part type number as explained in the following example.




Circuits are shipped in one of the carriers shown below. Unless a specific method of shipment is specified by the customer (with possible additional costs), circuits will be shipped in the most practical carrier.

- -Slide Magazines
- -A-Channel Plastic Tubing
- -Barnes Carrier
- -Sectioned Cardboard Box
- -Individual Plastic Box

## J ceramic dual-in-line packages


These hermetically sealed dual-in-line packages consist of a ceramic base, ceramic cap, and a 14-, 16-, or 20-lead frame. Hermetic sealing is accomplished with glass. The packages are intended for insertion in mounting-hole rows on 0.300 (7,62) centers (see Note a). Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") leads (-00) require no additional cleaning or processing when used in soldered assembly.



NOTES: a. All dimensions are in inches and parenthetically in millimeters. Inch dimensions govern.


b. Each pin centerline is located within 0.010 (0,26) of its true longitudinal position.

## J ceramic dual-in-line packages (continued)



#### JG ceramic dual-in-line package

This hermatically sealed dual-in-line package consists of a ceramic base, ceramic cap, and 8-lead frame. The package is intended for insertion in mounting-hole rows on 0.300 (7,62) centers (see Note a). Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") leads require no additional cleaning or processing when used in soldered assembly.




NOTES: a. All dimensions are in inches and parenthetically in millimeters. Inch dimensions govern.

b. Each pin centerline is located within 0.010 (0,26) of its true longitudinal position.

# N plastic dual-in-line packages


These dual-in-line packages consist of a circuit mounted on a 14-, 16-, or 20-lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation and circuit performance characteristics remain stable when operated in high-humidity conditions. The packages are intended for insertion in mounting-hole rows on 0.300 (7,62) centers (see Note a). Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.



NOTES: a. All dimensions are in inches and parenthetically in millimeters. Inch dimensions govern.

b. Each pin centerline is located within 0.010 (0,26) of its true longitudinal position.

# N dual-in-line plastic package (continued)




NOTES: a. All dimensions are in inches and parenthetically in millimeters. Inch dimensions govern.

b. Each pin centerline is located within 0.010(0,26) of its true longitudinal position.

# P dual-in-line plastic package

This dual-in-line package consists of a circuit mounted on a 8-lead frame and encapsulated in an electrically, nonconductive plastic compound. The compound will withstand soldering temperature with no deformation and circuit performance characteristics remain stable when operated under high-humidity conditions. This package is intended for insertion in mounting hole rows on 0.300 (7,62) centers (see Note a). Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Silver-plated leads require no additional cleaning or processing when used in soldered assembly.



NOTES: a. All dimensions are in inches and parenthetically in millimeters. Inch dimensions govern.

b. Each pin centerline is within 0.005 (0,127) radius of true position at the gauge plane with maximum material condition and unit installed.

# INTERFACE CIRCUITS

# **TYPES AM26S10, AM26S11** QUADRUPLE BUS TRANSCEIVERS

BULLETIN NO. DL-S 7712498, JANUARY 1977

- Schottky Circuitry for High Speed, Typical Propagation Delay Time . . . 12 ns
- **Drivers Feature Open-Collector Outputs** for Party-Line (Data bus) Operation
- Driver Outputs Can Sink 100 mA at 0.8 V Maximum
- P-N-P Inputs for Minimal Input Loading
- Designed to be Interchangeable with Advanced Micro Devices AM26S10 and AM26S11


#### description

The AM26S10 and AM26S11 are quadruple bus transceivers utilizing Schottky-diode-clamped transistors<sup>†</sup> for high speed. The drivers feature open-collector outputs capable of sinking 100 mA at 0.8 V maximum. The driver and strobe inputs use p-n-p transistors to reduce the input loading.


The driver of the AM26S10 is inverting; the driver of the AM26S11 is noninverting. Each device has two ground connections, for improved ground current-handling capability. For proper operation, the ground pins should be tied together.

The AM26S10M and AM26S11M are characterized for operation over the full military temperature range of -55°C to 125°C. The AM26S10C and AM26S11C are characterized for operation over the temperature range of 0°C to 70°C.

#### AM26S10 J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



AM26S11 J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



#### AM26S10 FUNCTION TABLE (TRANSMITTING)

1	INP	UTS	OUTPUTS				
	S	D	В	R			
	L	Н	L	Н			
١	L	L	н	L			

#### AM26S11 **FUNCTION TABLE** (TRANSMITTING)

			-,			
INP	UTS	OUTPUTS				
S	D	В	R			
L	Н	Н	L			
L	L	L	Н			

# AM26S10 AND AM26S11 **FUNCTION TABLE**

(RECEIVING)

	INPUTS		OUTPUT
S	В	D	R
Н	Н	X	L
Н	L	X	н


h = high level, L = low level, X = irrelevant

#### TENTATIVE DATA SHEET

177

# **TYPES AM26S10, AM26S11** QUADRUPLE BUS TRANSCEIVERS

#### schematic (each transceiver)



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1	I) <i></i> .									0.5 V to 7 V
Driver or strobe input voltage										0.5 V to 5.5 V
Bus voltage, driver output off:	AM26S10M, AM26S1	1M								. $-0.5$ V to $5.5$ V
	AM26S10C, AM26S1	1C								-0.5 V to 5.25 V
Driver or strobe input current										-30 mA to 5 mA
Driver output current										200 mA
Receiver output current										30 mA
Continuous total dissipation at (c	or below) 25°C free-ai	r tempera	ture	(see	Not	te 2)				800 mW
Operating free-air temperature ra	ange: AM26S10M, AM	M26S11M	١.							. $-55^{\circ}$ C to $150^{\circ}$ C
										$0^{\circ}$ C to $70^{\circ}$ C
Storage temperature range .										
Lead temperature 1/16 inch fron	n case for 60 seconds:	J packag	ie							300°C
Lead temperature 1/16 inch fron										

- NOTES: 1. Voltage values are with respect to network ground terminals connected together.
  - 2. For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in the Thermal Information Section, which starts on page 18. In the J package, AM26S10M and AM26S11M chips are alloy-mounted; AM26S10C and AM26S11C chips are glass-mounted.

# recommended operating conditions

		1	AM26S10M AM26S11M			AM26S10C AM26S11C					
		MIN	NOM	MAX	MIN	NOM	MAX				
Supply voltage, V <sub>CC</sub>		4.5	5	5.5	4.75	5	5.25	] v			
Receiver high-level output current, IOH				-1			-1	mA			
	Driver			100			100				
Low-level output current, IOL	Receiver			20			20	mA			
Operating free-air temperature, TA				125	0		70	°C			

#### TENTATIVE DATA SHEET

# TYPES AM26S10, AM26S11 QUADRUPLE BUS TRANSCEIVERS

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER				TEST CONDITIONS <sup>†</sup>				26S10M 26S11M TYP‡ MAX	AM26	SS10C SS11C (P‡ MAX	UNIT
VIH	High-level input voltage	,	D or S				2.4		2 2.25		v
VIL	Low-level input voltage	,	B D or S				2.4	0.8		0.8	4 V
VIK	Input clamp voltage		B D or S	V <sub>CC</sub> = MIN,	I <sub>I</sub> = -18 mA			1.6 -1.2		-1.2	<u> </u>
VOH	High-level output volta	ge	R		V <sub>IH</sub> = 2 V,	V <sub>IL</sub> = V <sub>IL</sub> max,	2.5	3.4	2.7 3	1.4	V
VOL	Low-level output volta	ge	R B	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V	VIH = VIH min,	I <sub>OL</sub> = 20 mA I <sub>OL</sub> = 40 mA I <sub>OL</sub> = 70 mA I <sub>OL</sub> = 100 mA	(	0.5 0.33 0.5 0.42 0.7 0.51 0.8	0.0	42 0.7	V
<sup>I</sup> O(off)	Off-state output currer	nt	В	V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V	$V_{CC} = MAX,$ $V_{CC} = MAX,$ $V_{CC} = 0,$			-50 200 100		-50 100 100	μА
ЧН	High-level input curren	t	D	V <sub>CC</sub> = MAX,				30 20	<b></b>	30 20	- μΔ
Ц	Input current at maxin input voltage	num	D or S	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V			100		100	μА
ЧL	Low-level input current	t	D S	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.4 V			-0,54 -0.36		-0.54 -0.36	mΑ
los	Short-circuit output cu	ırrent §	R	V <sub>CC</sub> = MAX			-20	-55	-18	60	1
Icc	Supply current	AM2	6S10 6S11	V <sub>CC</sub> = MAX, All driver out	Strobe at 0 V, outs low			45 70 80		45 70 80	lmΔ

<sup>&</sup>lt;sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value shown under recommended operating conditions.

# switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ} \text{ C}$


	PARAMETER			TEST	AM26S10			AM26S11			UNIT
	PARAMETER		то	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	CIVIT
tPLH	Propagation delay time, low-to-high-level output	5	р в			10	15		12	19	ns
tPHL	Propagation delay time, high-to-low-level output	1 "	-			10	15		12	19	113
tPLH	Propagation delay time, low-to-high-level output		S B			14	18		15	20	ns
tPHL	Propagation delay time, high-to-low-level output	3		See Figure 1		13	18		14	20	
tPLH	Propagation delay time, low-to-high-level output	В	R	See i igure i		10	15		10	15	ns
tPHL	Propagation delay time, high-to-low-level output	]	n	1		10	15		10	15	""
tTLH	Transition time, low-to-high-level output		В		4	10		4	10		ns
<sup>‡</sup> THL	Transition time, high-to-low-level output	1	0		2	4		2	4		.,,,

 $<sup>^{\</sup>ddagger}$ All typical values are at  $T_A = 25^{\circ}$  C and  $V_{CC} = 5$  V.

 $<sup>\</sup>S$  Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

# **TYPES AM26S10, AM26S11** QUADRUPLE BUS TRANSCEIVERS

#### PARAMETER MEASUREMENT INFORMATION



NOTES: a. The pulse generators have the following characteristics:  $\rm Z_{out}$  = 50  $\Omega$ ,  $\rm t_r$  = 10 ± 5 ns.

- b. Includes probe and jig capacitance.
- c. All diodes are 1N916 or equivalent.

#### FIGURE 1

## TYPICAL APPLICATION




FIGURE 2-PARTY-LINE SYSTEM

# INTERFACE CIRCUITS

# TYPES DS7831, DS7832, DS8831, DS8832 LINE DRIVERS WITH 3-STATE OUTPUTS

BULLETIN NO. DL-S 7712496, JANUARY 1977

- TTL Compatible
- Propagation Delay Time . . . 15 ns Typ
- Very Low Output Impedance with High Drive Capability
- 40-mA Sink and Source Capability
- Gating Control to Allow Either Single-Ended or Differential Operation
- Three-State Outputs for Party-Line (Data-Bus) Operation


#### description

The DS7831, DS7832, DS8831, and DS8832 can be used as either guadruple single-ended line drivers or as dual differential line drivers. This multi-mode operation and simple logic control make these devices especially useful for party-line or bus-organized systems. The DS7831 and DS8831 have output clamp diodes to V<sub>CC</sub>; the DS7832 and DS8832 do not.

For one of these circuits to operate as four independent single-ended line drivers, both mode-control pins must be low. In this mode, no signal inversion takes place between inputs and outputs. To operate as a dual differential line driver, at least one of the mode control inputs must be high. Inputs 1A and 2A should be connected together as should 3A and 4A. Then signals applied to the inputs will appear noninverted at 1Y and 4Y and inverted at 2Y and 3Y, provided the output control pins are low.

While enabled, these outputs provide good drive capability for capacitive loads, and fast transitions from both low-to-high levels and high-to-low levels.

DS7831, DS7832.....J PACKAGE DS8831, DS8832.....J OR N PACKAGE (TOP VIEW)



Taking either of the associated output controls high disables the outputs. When disabled, these three-state outputs neither load nor drive a line and hundreds of these devices may be connected to a common bus line. Only one output should be enabled at a time.

The DS7831 and DS7832 are characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The DS8831 and DS8832 are characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C.

#### **FUNCTION TABLE**

101011011111111111111111111111111111111													
OUTPUT CONTROLS G1 G2		_	DE	DATA INPUT	OUTPUT	DATA INPUT	ОUТРUТ						
		MC1 MC2		1A/4A	1Y/4Y	2A/3A	2Y/3Y						
L	L	L	L	н	Н	Н	Н						
L	L	· L	L	L	L	L	L						
L	L	×	н	н	Н	н	L						
L	L	Н	×	L	L	L	н						
н	×	×	×	X	Z	×	Z						
×	Н	×	×	Х	Z	х	Z						

H = high level, L = low level, X = irrelevant, Z = high impedance (off)

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	7 V
Input voltage	5.5 V
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2):	J package 1025 mW
	N package 1150 mW
Operating free-air temperature range: DS78'	–55°C to 125°C
DS88'	0°C to 70°C
Storage temperature range	–65°C to 150°C
Lead temperature 1/16 inch from case for 60 seconds: J package	300°C
Lead temperature 1/16 inch from case for 10 seconds: N package	260°C

NOTES: 1. Voltage values are with respect to network ground terminal.

2. For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in the Thermal Information section, which starts on page 18. In the J package, DS7831 and DS7832 chips are alloy-mounted; DS8831 and DS8832 chips are glass-mounted.

#### recommended operating conditions

	D\$78'			DS88'			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	UNII
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	V
Output voltage, VO			5.5			5.5	٧
High-level output current, IOH			-40			40	mA
Low-level output current, IOL			40			40	mA
Operating free-air temperature range, TA	-55		125	0		70	°c

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIO	NS <sup>†</sup>	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage				2			V
VIL	Low-level input voltage						8.0	V
VIK	Input clamp voltage	V <sub>CC</sub> = MIN,	I <sub>I</sub> = -12 mA			-1	-1.5	٧
	High-level output voltage	VCC = MIN,	I <sub>OH</sub> = -2 mA	DS7831,DS7832	2.4	3.1		
∨он		V <sub>IH</sub> = 2 V,	I <sub>OH</sub> = -5.2 mA	DS8831,DS8832	2.4	3.0		V
	<u> </u>	V <sub>IL</sub> = 0.8 V	i <sub>OH</sub> = -40 mA		1.8	2.5		
VOL	Low-level output voltage	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	IOL = 32 mA		0.26	0.4	V
- OL		V <sub>IL</sub> = 0.8 V		I <sub>OL</sub> = 40 mA		0.3	0.5	ľ
Voк	Output clamp voltage	V <sub>CC</sub> = 5 V,	I <sub>O</sub> = -12 mA				-1.5	V
·UK	- Cathat Gamp Vortage	T <sub>A</sub> = 25°C	I <sub>O</sub> = 12 mA	DS7831,DS8831			V <sub>CC</sub> + 1.5	L
loz	Off-state (high-impedance-state)	V <sub>CC</sub> = MAX,	T. ~ 25°C	V <sub>O</sub> = 2.4 V			40	μА
102	output current	VCC - WAX,	1A ~ 25 C	V <sub>O</sub> = 0.4 V			-40	μΑ
4 .	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 5.5 V				1	mA
ΉΗ	High-level input current	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 2.4 V				40	μΑ
11L	Low-level input current	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.4 V			-1	-1.6	mA
los	Short-circuit output current §	V <sub>CC</sub> = MAX,	V <sub>O</sub> = 0,	T <sub>A</sub> = MAX	-40	-70	-120	mA
Icc	Supply current	V <sub>CC</sub> = MAX				50	90	mA

 $<sup>^\</sup>dagger$  For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.  $^\ddagger$  All typical values are at TA = 25° C and VCC = 5 V.


 $<sup>\</sup>S$  Only one output should be shorted at a time.

# switching characteristics, $V_{CC}$ = 5 V, $T_A$ = 25° C


PARAMETER¶			TEST CONDITIONS	MIN	TYP	MAX	UNIT
<sup>‡</sup> PLH	2A or 3A	2Y or 3Y	Mode controls low,		10	25	
tPHL	2A 01 3A	(noninverting)	See Figure 11		12	25	ns
<sup>t</sup> PLH	2A or 3A	2Y or 3Y	Mode controls high,		12	25	
tPHL	ZA OF SA	(inverting)	See Figure 11		15	25	ns
tPLH	1A or 4A	1Y or 4Y	See Figure 11		9	25	
tPHL	14 01 44	11 01 41	See Figure 11		11	25	ns
<sup>t</sup> PZH	G1 or G2	Any Y	C <sub>L</sub> = 50 pF,		12	22	22 27 ns
tPZL	G1 01 G2	Any t	See Figure 13		14	27	
tPHZ	G1 or G2	Any Y	C <sub>L</sub> = 5 pF,		6	12	
tPLZ	G1 01 G2	Any t	See Figure 13		15	22	ns

<sup>¶</sup>tpLH = Propagation delay time, low-to-high-level output

# schematics of inputs and outputs



# **TYPICAL CHARACTERISTICS**



LOW-LEVEL OUTPUT VOLTAGE OUTPUT CURRENT V<sub>CC</sub> = 5 V V-oltage-V VOL-Low-Level Output w IOL-Output Current-mA

FIGURE 2

 $t_{PHL} \equiv Propagation delay time, high-to-low-level output$ 


 $t_{PZH} \equiv Output$  enable time to high level

 $t_{PZL} \equiv Output$  enable time to low level

 $t_{PHZ} \equiv Output disable time from high level$ 

 $t_{PLZ} \equiv \text{Output disable time from low level}$ 

# TYPICAL CHARACTERISTICS<sup>†</sup>











FIGURE 4














<sup>&</sup>lt;sup>†</sup> Data for free-air temperature below 0° C and above 70° C are applicable to DS7831 and DS7832 circuits only.

## PARAMETER MEASUREMENT INFORMATION




FIGURE 11—  $t_{\mbox{\scriptsize PLH}}$  and  $t_{\mbox{\scriptsize PHL}}$ , SINGLE-ENDED MODE

FIGURE 12-tpLH and tpHL, DIFFERENTIAL MODE




FIGURE 13~ENABLE AND DISABLE TIMES


NOTES: A.  $C_L$  includes probe and job capacitance.

- B. All diodes are 1N916 or 1N3064.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.


  Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

## TYPES DS7831, DS7832, DS8831, DS8832 LINE DRIVERS WITH 3-STATE OUTPUTS

#### **TYPICAL APPLICATION DATA**



#### FIGURE 14—PARTY-LINE OPERATION UTILIZING THE SINGLE-ENDED CAPABILITY OF THE DEVICE



#### FIGURE 15-PARTY-LINE OPERATION UTILIZING THE DIFFERENTIAL CAPABILITY OF THE DEVICE




FIGURE 16-USING TWO 4-LINE-TO-10-LINE DECODERS TO CONTROL 100 DRIVER OUTPUTS

NOTES: A. One device may be driving onto the bus lines, and all other devices should be in the high-impedance state.

B. The value of  $R_{\mathsf{T}}$  should be approximately equal to the characteristic impedance of the transmission line.

BULLETIN NO. DL-S 7712492, JANUARY 1977

# Driver Inputs Compatible with TTL and MOS Circuitry


- Driver Outputs Stay Off During Power Up and Power Down
- Drivers Feature Open-Collector Outputs for Party-Line Operation
- Designed for Interchangeability with Motorola MC3446
- Meets IEEE Standard 488-1975

#### description

These circuits are quadruple, single-ended line transceivers designed for bidirectional flow of data and instructions. The bus terminal characteristic complies with paragraph 3.5.3 of IEEE Standard 488 (see Figure 3). Each driver output is tied to the junction of an internal voltage divider that sets the no-load output voltage and provides bus termination. The driver outputs are guaranteed to be "off" during power up and power down if either input is high. The receivers feature 950 millivolts typical hysteresis for noise immunity.

The MC3446 is characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C.

#### J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)




## FUNCTION TABLE (TRANSMITTING)

INP	UTS	OU-	TPUT
S	D	В	R
L	Н	Н	Н
L	L	L	L

#### FUNCTION TABLE (RECEIVING)

П	NPUT	s	OUTPUT
S	В	D	R
Н	Н	х	н
Н	L	x	L

#### schematics of inputs and outputs



TENTATIVE DATA SHEET

177

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	7 V
Input voltage	5 V
Driver output current	mΑ
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2)	mW
Operating free-air temperature range	o°c
Storage temperature range	o°C
Lead temperature 1/16 inch from case for 60 seconds: J Package	o°C
Lead temperature 1/16 inch from case for 10 seconds: N Package	0°C

NOTES: 1. Voltage values are with respect to network ground terminal.

2. For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in the Thermal Information section, which starts on page 18. In the J package, MC3446 chips are glass-mounted.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.75	5	5.25	٧
High-level output current, IOH	Receiver			-0.4	mA
Low level custout surrent Lo.	Driver			48	
Low-level output current, IOL	Receiver			8	mA
Operating free-air temperature range, TA		0		70	°C

#### electrical characteristics over recommended ranges of $V_{\hbox{\it CC}}$ and operating free-air temperature (unless otherwise noted)


	PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VIH	High-level input voltage	D or S		2			V
VIL	Low-level input voltage	D or S				8.0	V
VIK	Input clamp voltage	D or S	I <sub>I</sub> = -12 mA			-1.5	V
V <sub>T+</sub>	Positive-going input threshold voltage	В		1.5	1.8	2	V
ν <sub>τ</sub>	Negative-going input threshold voltage	В		0.6	0.85	1.1	V
$V_{T+} - V_{T-}$	Input hysteresis	В		400	950		mV
Voн	High-level output voltage	В	V <sub>IH</sub> = 2.4 V, I <sub>OH</sub> = 0	2.5	3.3	3.7	v
TOH IN	ngir-lever output voltage	R	V <sub>IH</sub> = 2 V, I <sub>OH</sub> = -400 μA	2.4			7 °
VOL Low-level output vo	Low-level output voltage	В	V <sub>1L</sub> = 0.8 V, I <sub>OL</sub> = 48 mA			0.4	v
VOL	Low-level output voltage	R	V <sub>1L</sub> = 0.8 V, I <sub>OL</sub> = 8 mA			0.4	7 °
			V <sub>IH</sub> = 2.4 V, V <sub>O</sub> = 5.5 V			2.5	
IO(bus)	Bus current	В	V <sub>IH</sub> = 2.4 V, V <sub>O</sub> = 5 V	0.7			mΑ
			V <sub>IH</sub> = 2.4 V, V <sub>O</sub> = 0.4 V	-1.3		-3.2	
Vok	Output clamp voltage	В	I <sub>O</sub> = -12 mA			-1.5	V
lj.	Input current at maximum input voltage	D or S	V <sub>I</sub> = 5.5 V			1	mA
I <sub>IH</sub>	High-level input current	D or S	V <sub>IH</sub> = 2.4 V		5	20	μΑ
l <sub>IL</sub>	Low-level input current	D or S	V <sub>CC</sub> = 5 V, V <sub>IL</sub> = 0.4 V, T <sub>A</sub> = 25°C	;	0.2	0.36	mA
los	Short-circuit output current	R	V <sub>IH</sub> = 2 V	4		14	mA
ГССН	Supply current, all outputs high		No load		10	15	mA
CCL	Supply current, all outputs low		No load		28	35	mA

 $<sup>^{\</sup>dagger}$ All typical values are at  $V_{CC}$  = 5 V,  $T_{A}$  = 25 $^{\circ}$ C.

### switching characteristics, V $_{CC}$ = 5 V, T $_{A}$ = 25 $^{\circ}$ C

	PARAMETER	FROM	то	TEST CONDITIONS	MIN	MAX	UNIT
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output	D				50	
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output		В	See Figure 1		50	ns
tPLH	Propagation delay time, low-to-high-level output	S	В	Jee i igure i		50	
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output		Ь			50	ns
tPLH	Propagation delay time, low-to-high-level output	В	R	0.5:		50	
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output	] B		See Figure 2		50	ns

#### PARAMETER MEASUREMENT INFORMATION




NOTES: A. The input pulse is supplied by a generator having the following characteristics:  $t_W$  = 100 ns, PRR = 1 MHz,  $t_T \le$  10 ns,  $t_f \le$  10 ns,  $t_f$  $z_{out} \approx$  50  $\Omega$ .

FIGURE 1

177

B. This value includes probe and jig capacitance.

#### PARAMETER MEASUREMENT INFORMATION





NOTES: A. The input pulse is supplied by a generator having the following characteristics:  $t_W$  = 100 ns, PRR = 1 MHz,  $t_T \le$  10 ns,  $t_T$ 


- B. This value includes probe and jig capacitance.
- C. All diodes are 1N916 or 1N3064.

FIGURE 2

#### TYPICAL CHARACTERISTICS







# INTERFACE CIRCUITS


# TYPES SN55107A, SN55107B, SN55108A, SN55108B, SN75107A, SN75107B, SN75108A, SN75108B DUAL LINE RECEIVERS

BULLETIN NO. DL-S 7712493, JANUARY 1977

High Speed

- Standard Supply Voltages
- Dual Channels
- High Common-Mode Rejection Ratio
- High Input Impedance
- High Input Sensitivity
- Differential Input Common-Mode Range of ±3 V
- Differential Input Common-Mode Range of More than ± 15 V Using External Attenuator
- Strobe Inputs For Receiver Selection
- Gate Inputs For Logic Versatility
- TTL or DTL Drive Capability
- High D-C Noise Margin
- '107A and '107B Have Totem-Pole Outputs
- '108A and '108B Have Open-Collector Outputs
- "B" Versions Have Diode-Protected Input Stage For Power-Off Condition

#### SN55107A, SN55107B, SN55108A, SN55108B...J DUAL-IN-LINE PACKAGE SN75107A, SN75107B, SN75108A, SN75108B...J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



NC-No internal connection

#### **FUNCTION TABLE**

DIFFERENTIAL INPUTS	STR	OBES	OUTPUT
A-B	G	S	Y
V <sub>ID</sub> ≥ 25 mV	х	Х	Н
	Х	L	Н
$-25 \text{ mV} < \text{V}_{1D} < 25 \text{ mV}$	L	Х	Н
	Н	Н	INDETERMINATE
	Х	L	Н
V <sub>ID</sub> ≤ −25 mV	L	Х	Н
	Н	Н	L

H = high level, L = low level, X = irrelevant

#### description

177

These circuits are TTL/DTL compatible high-speed line receivers. Each is a monolithic dual circuit featuring two independent channels. They are designed for general use as well as such specific applications as data comparators and balanced, unbalanced, and party-line transmission systems. These devices are unilaterally interchangeable with and replace SN55107, SN55108, SN75107, and SN75108, but offer diode-clamped strobe inputs to simplify circuit design.

The essential difference between the "A" and "B" versions can be seen in the schematics. Input-protection diodes are in series with the collectors of the differential-input transistors of the "B" versions. These diodes are useful in certain "party-line" systems that may have multiple  $V_{CC+}$  power supplies and may be operated with some of the  $V_{CC+}$  supplies turned off. In such a system, if a supply is turned off and allowed to go to ground, the equivalent input circuit connected to that supply would be as follows:





This would be a problem in specific systems that might possibly have the transmission lines biased to some potential greater than 1.4 volts.

The SN55107A, SN55107B, SN55108A, and SN55108B, are characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN75107A, SN75107B, SN75108A, and SN75108B are characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C.

#### design characteristics

The '107A, '107B, '108A, and '108B line receivers are TTL-compatible dual circuits intended for use in high-speed data-transmission systems. They are designed to detect low-level differential signals in the presence of common-mode noise and variations of temperature and supplies. Dc specifications reflect worst-case conditions of temperature, supply voltages, and input voltages.


These receivers feature independent channels with common voltage supply and ground terminals. The '107A and '107B feature TTL-compatible active pull-up (totem-pole) outputs. The '108A and '108B are also TTL-compatible, but feature an open-collector output configuration that permits the wired-AND logic connection with similar outputs (such as the SN5401/SN7401 TTL gate or other '108A/'108B line receivers). This permits a level of logic to be implemented without extra delay. All other features of the line receivers are identical.

The input common-mode voltage range is ±3 volts. This is adequate for application in most systems. In systems with requirements for greater common-mode voltage range, input attenuators may be used to decrease the noise to an acceptable level at the receiver-input terminals.

The receivers feature individual strobe inputs for each channel and a strobe input common to both channels for logic versatility. The strobe inputs are tested to guarantee 400 millivolts of dc noise margin when interfaced with Series 54/74 TTL.

The circuits feature high input impedance and low input currents, which induce very little loading on the transmission line. This makes these devices especially useful in party-line systems. The excellent input sensitivity is particularly important when data is to be detected at the end of a long transmission line and the amplitude of the data has deteriorated due to cable losses. These line receivers are designed to detect input signals of 25 millivolts (or greater) amplitude and convert the polarity of the signal into appropriate TTL-compatible output logic levels. For applications that require a greater sensitivity (±10 mV), the SN75207, SN75207B, SN75208, and SN75208B are recommended.

#### schematic (each receiver)



 $^{\bullet}$  R = 1 k $\Omega$  for '107A and '107B, 750  $\Omega$  for '108A and '108B.

NOTES: A. Resistor values shown are nominal and in ohms.

B. Components shown with dashed lines in the output circuitry are applicable to the '107A and 107B only. Diodes in series with the collectors of the differential input transistors are short-circuited on '107A and '108A.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage V <sub>CC+</sub> (see Note 1)
Supply voltage VCC
Differential input voltage (see Note 2)
Common-mode input voltage (see Note 3)
Strobe input voltage
Continuous total dissipation at (or below) 70°C free-air temperature (see Note 4)
Operating free-air temperature range, Series 55
Series 75
Storage temperature range

#### recommended operating conditions (see note 5)


			I55107B I55108B	SN75	UNIT		
	MIN	NOM	NOM MAX		NOM	MAX	1
Supply voltage V <sub>CC+</sub>	4.5	5	5.5	4.75	5	5.25	V
Supply voltage V <sub>CC</sub> _	-4.5	-5	-5.5	-4.75	-5	-5.25	V
Low-level output current, IOL			-16			-16	mA
Differential input voltage, V <sub>ID</sub> (see Note 6)	-5†		5	-5†		5	V
Common-mode input voltage, V <sub>IC</sub> (see Notes 6 and 7)	-3†		3	-3†		3	V
Input voltage range, any differential input to ground (see Note 6)	-5†		3	-5†		3	V
Operating free-air temperature	-55		125	0		70	°c

<sup>&</sup>lt;sup>†</sup>The algebraic convention where the more positive (less negative) limit is designated as maximum is used in this data sheet for logic voltage levels only.

NOTES: 1. All voltage values, except differential voltages, are with respect to network ground terminal.

- Differential voltage values are at the noninverting (A) terminal with respect to the inverting (B) terminal.
- Common-mode input voltage is the average of the voltages at the A and B inputs.
- 4. For operation of SN55107A, SN55107B, SN55108A, or SN55108B above 70°C free-air temperature, refer to Dissipation Derating Curves in the Thermal Information section, which starts on page 18. In the J package, these Series 55 chips are alloy-mounted; Series 75 chips are glass-mounted.
- 5. When using only one channel of the line receiver, the strobe G of the unused channel should be grounded and at least one of the differential inputs of the unused receiver should be terminated at some voltage between -3 V and 3 V.
- The recommended combinations of input voltages fall within the shaded area of the figure at the right.
- 7. The common-mode voltage may be as low as  $-4\ V$  provided that one of the two inputs is not more negative than  $-3\ V$ .

## RECOMMENDED COMBINATIONS OF INPUT VOLTAGES



Input-B-to-Ground Voltage-V

#### definition of input logic levels†

		MIN	MAX	UNIT
VIDH	High-level input voltage between differential inputs	0.025	5	V
VIDL	Low-level input voltage between differential inputs	-5	-0.025	V
V <sub>IH(S)</sub>	High-level input voltage at strobe inputs	2	5.5	V
V <sub>IL(S)</sub>	Low-level input voltage at strobe inputs	0	0.8	V

<sup>†</sup>The algebraic convention where the more positive (less negative) limit is designated as maximum is used in this data sheet for logic voltage levels only.

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER				TEST CONDITIONS‡			7A, '10'	7B	'108	UNIT		
	PARAMETER		TEST CONDITIONS®				TYP §	MAX	MIN	TYP§	MAX	וואט
1	High-level	Α	V <sub>CC±</sub> = MAX		V <sub>ID</sub> = 5 V		30	75		30	75	μΑ
ин	input current	В	ACCT - MIXX		V <sub>ID</sub> = -5 V		30	75		30	75	μΑ
1	Low-level	A	V <sub>CC±</sub> = MAX		V <sub>ID</sub> = -5 V			-10			-10	μΑ
IIL.	input current	В	ACCT - INIMA		V <sub>1D</sub> = 5 V			-10			-10	μΑ
I	High-level input currer	nt	V <sub>CC±</sub> = MAX,	V <sub>IH(S)</sub> = 2.4 V				40			40	μΑ
ЧН	into 1G or 2G		V <sub>CC±</sub> = MAX,	VIH(S) = MAX VCC	+			1			1	mA
1	Low-level input currer	nt	V MAY	V 0 4 V				-1.6			-1.6	mΑ
IIL.	into 1G or 2G		V <sub>CC±</sub> = MAX,	VIL(S) - 0.4 V				-1.0			-1.0	mA
1	High-level input		$V_{CC\pm} = MAX$ ,	$V_{IH(S)} = 2.4 V$				80			80	μΑ
1 ЧН	current into S		V <sub>CC±</sub> = MAX,	VIH(S) = MAX VCC	+			2			2	mA
1	Low-level input		V <sub>CC±</sub> = MAX,	V., (a) = 0.4 V				-3.2			-3.2	mA
111	current into S		VCC± - MAX,	VIL(S) - 0.4 V				-5.2			-3.2	ША
VOH	High-level output volta	ane	V <sub>CC±</sub> = MIN,	$V_{IL(S)} = 0.8 V$	$V_{IDH} = 25 \text{ mV}$	2.4						V
VOH	riigir-iever output void	age	$I_{OH} = -400 \mu A$ ,	$V_{IC} = -3 V \text{ to } 3 V$		2.4						v
VOL	Low-level output volta	ane	V <sub>CC±</sub> = MIN,	V <sub>IH(S)</sub> = 2 V,	V <sub>IDL</sub> = -25 mV			0.4			0.4	V
L VOL	Low level output void	age	I <sub>OL</sub> = 16 mA,	$V_{1C} = -3 \text{ V to } 3 \text{ V}$				0.4			0.4	
ЮН	High-level output curr	ent	V <sub>CC±</sub> = MIN,	VOH = MAX VCC+							250	μΑ
Ios	Short-circuit		V <sub>CC+</sub> = MAX			-18		70				mΑ
.08	output current¶		ACCT - MAX			-18		70				IIIA
loou	Supply current from		V <sub>CC±</sub> = MAX,	T = 25°C			18	30	1	18	30	mA
ICCH+	V <sub>CC+</sub> , outputs high		VCC± WAX,	тд - 23 С			10	30		10	30	
loou	Supply current from		V <sub>CC±</sub> = MAX,	T. = 25°C			9.1	-15		0.1	-15	mA
ICCH-	$V_{CC-}$ , outputs high		CC+ - MAX,	1A - 25 C		Į	-8.4	-15		-6.4	-15	IIIA


<sup>‡</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.


#### switching characteristics, $V_{CC\pm} = \pm 5 \text{ V}$ , $T_A = 25^{\circ} \text{ C}$ , see figure 1

PARAMETER		TEST COM	TEST CONDITIONS			'107A, '107B			'108A, '108B		
		TEST CONL				MAX	MIN	TYP	MAX	UNIT	
to	Propagation delay time, low-to-high-level output,	$R_L = 390 \Omega$ ,	C <sub>L</sub> = 50 pF		17	25				ns	
tPLH(D)	from differential inputs A and B	R <sub>L</sub> = 390 Ω,	C <sub>L</sub> = 15 pF					19	25		
tour (n)	Propagation delay time, high-to-low-level output,	R <sub>L</sub> = 390 Ω,	C <sub>L</sub> = 50 pF		17	25				ns	
tPHL(D)	from differential inputs A and B	R <sub>L</sub> = 390 Ω,	C <sub>L</sub> = 15 pF					19	25	1 115	
to	Propagation delay time, low-to-high-level output,	R <sub>L</sub> = 390 Ω,	C <sub>L</sub> = 50 pF		10	15					
<sup>t</sup> PLH(S)	from strobe input G or S	$R_L = 390 \Omega$ ,	C <sub>L</sub> = 15 pF					13	20	ns	
tour (a)	Propagation delay time, high-to-low-level output,	R <sub>L</sub> = 390 Ω,	C <sub>L</sub> = 50 pF		8	15				J	
tPHL(S)	from strobe input G or S	R <sub>L</sub> = 390 Ω,	C <sub>L</sub> = 15 pF					13	20	ns	

 $<sup>\</sup>S$  All typical values are at V<sub>CC+</sub> = 5 V, V<sub>CC-</sub> = -5 V, T<sub>A</sub> = 25°C.  $\P$  Not more than one output should be shorted at a time.

#### PARAMETER MEASUREMENT INFORMATION






- NOTES: A. The pulse generators have the following characteristics:  $Z_{out}$  = 50  $\Omega$ ,  $t_r$  =  $t_f$  = 10  $\pm$  5 ns,  $t_{p1}$  = 500 ns, PRR = 1 MHz,  $t_{p2}$  = 1 ms, PRR = 500 kHz.
  - B. Strobe input pulse is applied to Strobe 1G when inputs 1A-1B are being tested, to Strobe S when inputs 1A-1B or 2A-2B are being tested, and to Strobe 2G when inputs 2A-2B are being tested.
  - C. C<sub>L</sub> includes probe and jig capacitance.
  - D. All diodes are 1N916.

FIGURE 1-PROPAGATION DELAY TIMES

#### TYPICAL CHARACTERISTICS†





### '107A, '107B PROPAGATION DELAY TIME (DIFFERENTIAL INPUTS)






FIGURE 5



#### FIGURE 3

### '108A, '108B PROPAGATION DELAY TIME LOW-TO-HIGH LEVEL (DIFFERENTIAL INPUTS)






#### SUPPLY CURRENT, OUTPUTS HIGH FREE-AIR TEMPERATURE v<sub>CC±</sub> = ±5 v ICCHI-Supply Current 20 15 10 Icc 0\_75 \_50 -25 0 25 T<sub>A</sub>-Free-Air Temperature-°C

#### FIGURE 4

## '108A, '108B PROPAGATION DELAY TIME HIGH-TO-LOW LEVEL (DIFFERENTIAL INPUTS)


### vs FREE-AIR TEMPERATURE



#### FIGURE 6

#### '108A, '108B PROPAGATION DELAY TIME (STROBE INPUTS)

vs FREE-AIR TEMPERATURE



#### FIGURE 9

<sup>&#</sup>x27;107A, '107B






FIGURE 8

 $^\dagger$  Data for temperatures below  $0^\circ$  C and above  $70^\circ$  C are applicable for Series 55 devices only.

#### TYPICAL APPLICATION DATA

#### basic balanced-line transmission system

The '107A, '107B, '108A, and '108B dual line circuits are designed specifically for use in high-speed data transmission systems that utilize balanced, terminated transmission lines such as twisted-pair lines. The system operates in the balanced mode, so noise induced on one line is also induced on the other. The noise appears common-mode at the receiver input terminals where it is rejected. The ground connection between the line driver and receiver is not part of the signal circuit so that system performance is not affected by circulating ground currents.

The unique driver-output circuit allows terminated transmission lines to be driven at normal line impedances. High-speed system operation is ensured since line reflections are virtually eliminated when terminated lines are used. Crosstalk is minimized by low signal amplitudes and low line impedances.

The typical data delay in a system is approximately (30 + 1.3 L) nanoseconds, where L is the distance in feet separating the driver and receiver. This delay includes one gate delay in both the driver and receiver.

Data is impressed on the balanced-line system by unbalancing the line voltages with the driver output current. The driven line is selected by appropriate driver-input logic levels. The voltage difference is approximately:

$$V_{DIFF} \approx 1/2 IO(on) \cdot RT$$
.

High series line resistance will cause degradation of the signal. The receivers, however, will detect signals as low as 25 mV (or less). For normal line resistances, data may be recovered from lines of several thousand feet in length.

Line-termination resistors ( $R_T$ ) are required only at the extreme ends of the line. For short lines, termination resistors at the receiver only may prove adequate. The signal amplitude will then be approximately:





FIGURE 10

#### data-bus or party-line system

The strobe feature of the receivers and the inhibit feature of the drivers allow these dual line circuits to be used in data-bus or party-line systems. In these applications, several drivers and receivers may share a common transmission line. An enabled driver transmits data to all enabled receivers on the line while other drivers and receivers are disabled. Data is thus time-multiplexed on the transmission line. The device specifications allow widely varying thermal and electrical environments at the various driver and receiver locations. The data-bus system offers maximum performance at minimum cost.



177

#### TYPICAL APPLICATION DATA

#### unbalanced or single-line systems

These dual line circuits may also be used in unbalanced or single-line systems. Although these systems do not offer the same performance as balanced systems for long lines, they are adequate for very short lines where environmental noise is not severe.

The receiver threshold level is established by applying a d-c reference voltage to one receiver input terminal. The signal from the transmission line is applied to the remaining input. The reference voltage should be optimized so that signal swing is symmetrical about it for maximum noise margin. The reference voltage should be in the range of -3 volts to +3 volts. It can be provided by a voltage supply or by a voltage divider from an available supply voltage.

A single-ended output from a driver may be used in single-line systems. Coaxial or shielded line is preferred for minimum noise and crosstalk problems. For large signal swings, the high output current (typically 27 mA) of the SN75112 is recommended. Drivers may be paralleled for higher current. When using only one channel of the line drivers, the other channel should be inhibited and/or have its outputs grounded.




FIGURE 12

#### 108A, '108B dot-AND output connections

The '108A, '108B line receivers feature an opencollector-output circuit that can be connected in the dot-AND logic configuration with other similar open-collector outputs. This allows a level of logic to be implemented without additional logic delay.

For rules for such dot-AND connections, refer to the SN5401/SN7401 data sheet.



#### increasing common-mode input voltage range of receiver

The common-mode voltage range or CMVR is defined as the range of voltage applied simultaneously to both input terminals that if exceeded does not allow normal operation of the receiver.

The recommended operating CMVR is  $\pm 3$  volts, making it useful in all but the noisiest environments. In extremely noisy environments, common-mode voltage can easily reach  $\pm 10$  V to  $\pm 15$  V if some precautions are not taken to reduce ground and power supply noise, as well as crosstalk problems. When the receiver must operate in such conditions, input attenuators should be used to decrease the system common-mode noise to a tolerable level at the receiver inputs. Differential noise is also reduced by the same ratio.

These attenuators have been intentionally omitted from the receiver input terminals so the designer may select resistors that will be compatible with his particular application or environment. Furthermore, the use of attenuators adversely affects the input sensitivity, the propagation delay time, the power dissipation, and in some cases (depending on the selected resistor values) the input impedance, therefore reducing the versatility of the receiver.

#### TYPICAL APPLICATION DATA

#### increasing common-mode input voltage range of receiver, continued

The ability of the receiver to operate with approximately  $\pm 15$  volts common-mode voltage at the inputs has been checked using the circuit shown in Figure 14. The resistors R1 and R2 provide a voltage divider network. Dividers with three different values presenting a 5-to-1 attenuation were used so as to operate the differential inputs at approximately  $\pm 3$  volts common-mode voltage. Careful matching of the two attenuators is needed so as to balance the overdrive at the input stage. The resistors used are shown in Table A.

TABLE A

Attenuator 1:	R1 = 2 k $\Omega$ , R2 = 0.5 k $\Omega$
Attenuator 2:	R1 = 6 k $\Omega$ , R2 = 1.5 k $\Omega$
Attenuator 3:	R1 = 12 k $\Omega$ , R2 = 3 k $\Omega$

Table B shows some of the typical switching results obtained under such conditions.

#### TABLE B — TYPICAL PROPAGATION DELAYS FOR RECEIVER WITH ATTENUATOR TEST CIRCUIT SHOWN IN FIGURE 14

DEVICE	PARAMETERS	INPUT ATTENUATOR	TYPICAL (ns)
		1	20
[	tPLH .	2	32
'107A, '107B		3	42
107A, 107B		1	22
	<sup>t</sup> PHL	2	31
		3	33
		1	36
	tPLH	2	47
(100A (100B		3	57
'108A, '108B		1	29
	<sup>t</sup> PHL	2	38
		3	41




FIGURE 14—COMMON-MODE CIRCUIT FOR TESTING INPUT ATTENUATORS, WITH RESULTS SHOWN IN TABLE B

Two methods of terminating a transmission line to reduce reflections are:





FIGURE 15

The first method uses the resistors as the attenuation network and line termination. The second method uses two additional resistors for the line terminations.

#### TYPICAL APPLICATION DATA

#### increasing common-mode input voltage range of receiver, continued

For party-line operation, method 2 should be used as follows:



To minimize the loading, the values of R1 and R2 should be fairly large. Examples of possible values are shown in Table A.

#### furnace control using the SN75108A

The furnace control circuit in Figure 17 is an example of the possible use of the SN55107A Series in areas other than what would normally be considered electronic systems. Basically the operation of this control is as follows. When the room temperature is below the desired level, the resistance of the room temperature sensor is high and channel 1 noninverting input is below (less positive than) the reference level set on the input differential amplifier. This situation causes a low output, operating the "heat on" relay and turning on the heat. The channel 2 noninverting input is below the reference level




FIGURE 17—FURNACE CONTROL USING SN75108A

when the bonnet temperature of the furnace reaches the desired level. This causes a low output, thus operating the blower relay. Normally the furnace is shut down when the room temperature reaches the desired level and the channel 1 output goes high, turning the heat off. The blower remains on as long as the bonnet temperature is high, even after the "heat on" relay is off. There is also a safety switch in the bonnet that shuts the furnace down if the temperature there exceeds desired limitations. The types of temperature-sensing devices and bias-resistor values used are determined by the particular operating conditions encountered.

#### TYPICAL APPLICATION DATA

#### repeaters for long lines

In some cases, the driven line may be so long that the noise level on the line reaches the common-mode limits or the attenuation becomes too large and results in poor reception. In such a case, a simple application of a receiver and a driver as repeaters (shown in Figure 18a) restores the signal level and allows an adequate signal level at the receiving end. If multichannel operation is desired, then proper gating for each channel must be sent through the repeater station using another repeater set as in Figure 18b.

#### receiver as dual differential comparator

There are many applications for differential comparators, such as voltage comparison, threshold detection, controlled Schmitt triggering, and pulse width control.

As a differential comparator, a '107A or '108A may be connected so as to compare the noninverting input terminal with the inverting input as shown in Figure 19. Thus the output will be high or low resulting from the A input being greater or less than the reference. The strobe inputs allow additional control over the circuit so that either output or both may be inhibited.

#### window detector

The window detector circuit in Figure 20 has a large number of applications in test equipment and in determining upper limits, lower limits, or both at the same time — such as detecting whether a voltage or signal has exceeded its limits or "window". Illumination of the upper-limit (lower-limit) indicator shows that the input voltage is above (below) the selected upper (lower) limit. A mode selector is provided for selecting the desired test. For window detecting, the "upper and lower limits" test position is used.




FIGURE 18--RECEIVER-DRIVER REPEATERS





FIGURE 19-SN55107A SERIES RECEIVER AS A DUAL DIFFERENTIAL COMPARATOR



MODE SELECTOR LEGEND

	MODE SELECTOR LEGEND
POSITION	CONDITION
1	OFF
2	TEST FOR UPPER LIMIT
3	TEST FOR LOWER LIMIT
4	TEST FOR UPPER AND LOWER LIMITS

FIGURE 20-WINDOW DETECTOR USING SN75108A

#### TYPICAL APPLICATION DATA

#### temperature controller with zero-voltage switching

The circuit in Figure 21 switches an electric resistive heater on or off by providing negative-going pulses to the gate of a triac during the time interval when the line voltage is passing through zero. The pulse generator is the 2N5447 and four diodes. This portion of the circuit provides negative-going pulses during the short time (approximately  $100 \mu s$ ) when the line voltage is near zero. These pulses are fed to the inverting input of one channel of the '108A. If the room temperature is below the desired level, the resistance of the thermistor is high and the noninverting input of channel 2 is above the reference level determined by the thermostat setting. This provides a high-level output from channel 2. This output is AND'ed with the positive-going pulses from the output of channel 1, which are reinverted in the 2N5449.




FIGURE 21-ZERO-VOLTAGE SWITCHING TEMPERATURE CONTROLLER

# INTERFACE CIRCUITS

### TYPES SN55109A, SN55110A, SN75109A, SN75110A, SN75112 DUAL LINE DRIVERS


BULLETIN NO. DL-S 7712334, DECEMBER 1975-REVISED JANUARY 1977

 Improved Stability over Supply Voltage and Temperature Ranges

- Constant-Current Output
- High Speed
- Standard Supply Voltages
- High Output Impedance
- High Common-Mode Output Voltage Range (-3 V to 10 V)
- TTL Input Compatibility
- Inhibitor Available for Driver Selection

-55°C to 125°C J Package	0°C to 70°C Jor N Package	OUTPUT FUNCTION
SN55109A	SN75109A	6-mA Current Switch
SN55110A	SN75110A	12-mA Current Switch
	SN75112	27-mA Current Switch

# SN55109A, SN55110A...J DUAL-IN-LINE PACKAGE SN75109A, SN75110A, SN75112...J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



#### description

177

The SN55109A, SN55110A, SN75109A, SN75110A, and SN75112 have improved output current regulation with supply voltage and temperature variations. In addition the higher current of the SN75112 (27 mA) allows data to be transmitted over longer lines. These drivers offer optimum performance when used with the SN55107A, SN55108A, SN75107A, and SN75108A line receivers.

#### **FUNCTION TABLE**

LOGIC	INPUTS		BITOR UTS	ОПТ	PUTS
Α	В	С	D	Υ	Z
х	Х	L	X	OFF	OFF
х	×	x	L	OFF	OFF
L	X	Н	Н	ON	OFF
х	L	Н	Н	ON	OFF
Н	Н	Н	Н	OFF	ON

H = high level, L = low level, X = irrelevant-

These drivers feature independent channels with common voltage supply and ground terminals. The significant difference between


the three drivers is in the output current specification. The driver circuits feature a constant output current that is switched to either of two output terminals by the appropriate logic levels at the input terminals. The output current can be switched off (inhibited) by low logic levels on the inhibit inputs. The output current is nominally 6 milliamperes for the '109A, 12 milliamperes for the '110A, and 27 milliamperes for the SN75112.

The inhibit feature is provided so the circuits can be used in party-line or data-bus applications. A strobe or inhibitor, common to both drivers, is included for increased driver-logic versatility. The output current in the inhibited mode, IO(off), is specified so that minimum line loading is induced when the driver is used in a party-line system with other drivers. The output impedance of the driver in the inhibited mode is very high—the output impedance of a transistor biased to cutoff.

The driver outputs have a common-mode voltage range of -3 volts to 10 volts, allowing common-mode voltage on the line without affecting driver performance.

All inputs are diode clamped and are designed to satisfy TTL-system requirements. The inputs are tested at 2.0 volts for high-logic-level input conditions and 0.8 volt for low-logic-level input conditions. These tests guarantee 400 millivolts of noise margin when interfaced with Series 54/74 TTL.

#### schematic (each driver)



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC+</sub> (see Note 1)		7 V
Supply voltage, V <sub>CC</sub>		
Input voltage (any input)		5.5 V
Output voltage (any output)		–5 V to 12 V
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2): J p	ackage	1025 mW
		1150 mW
Operating free-air temperature, Series 55		
Series 75		
Storage temperature range		
Lead temperature 1/16 inch fromcase for 60 seconds: J package		
Lead temperature 1/16 inch fromcase for 10 seconds: N package		260°C

NOTES: 1. Voltage values are with respect to network ground terminal.

For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in the Thermal Information section, which starts on page 18. In the J package, SN55109A and SN55110A chips are alloy-mounted; SN75109A, SN75110A, and SN75112 chips are glass-mounted.

		N55109 N55110		IS IS	UNIT		
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage V <sub>CC+</sub>	4.5	5	5.5	4.75	5	5,25	V
Supply voltage V <sub>CC</sub> _	-4.5	-5	-5.5	-4.75	-5	-5.25	V
Positive common-mode output voltage	0		10	0		10	V
Negative common-mode output voltage	0		-3	0		-3	V
Operating free-air temperature range	<b>–55</b>		125	0		70	°C

NOTE 3: When using only one channel of the line drivers, the other channel should be inhibited and/or its outputs grounded.

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS <sup>†</sup>		N55109 N75109		i i	N55110 N75110		5	SN7511	2	UNIT
				MIN	TYP‡	MAX	MIN	TYP‡	MAX	MIN	TYP‡	MAX	
VIH	High-level input voltage			2			2			2			V
VIL	Low-level input voltage					8.0			8.0			8.0	V
VIK	Input clamp voltage		$V_{CC\pm} = MIN$ , $I_1 = -12 \text{ mA}$		0.9	-1.5		-0.9	-1.5		-0.9	-1.5	V.
lar v	On-state output current		$V_{CC\pm} = MAX$ , $V_O = 10 V$		6	7		12	15		27	36	mA
IO(on)	On-state output current		$V_{CC\pm} = MIN$ , $V_O = -3 V$	3.5	6		6.5	12		18	27		"IA
IO(off)	O(off) Off-state output current		$V_{CC\pm} = MIN$ , $V_O = 10 V$			100		_	100			100	μΑ
1.	Input current at maximum	A, B, or C inputs	V <sub>CC±</sub> = MAX, V <sub>1</sub> = 5.5 V			1			1			1	mA
11	input voltage	D input	VCC± - WAX, V  - 3.5 V			2			2			2	
Lea	High-level input current	A, B, or C inputs	V <sub>CC+</sub> = MAX, V <sub>I</sub> = 2.4 V			40			40			40	μА
¹1H	- Inginever input current	D input	VCC± = WAX, V   - 2.4 V			80			80			80	μ
1	Low-level input current	A, B, or C inputs	V <sub>CC+</sub> = MAX, V <sub>I</sub> = 0.4 V			-3			-3			-3	mA
<sup>1</sup> 1L	Low-level input current	D input	VCC± - WAX, V  = 0.4 V			6			6			-6	1111/4
I <sub>CC+(on)</sub>	Supply current from V <sub>CC+</sub> with	driver enabled	$V_{CC\pm} = MAX$ , A and B inputs at 0.4 V,		18	30		23	35		25	40	mA
ICC-(on) Supply current from V <sub>CC</sub> - with driver enabled		C and D inputs at 2 V		-18	-30		-34	-50		-65	-100	IIIA	
ICC+(off)	Supply current from V <sub>CC+</sub> with	driver inhibited	V <sub>CC±</sub> = MAX,		18			21			30		mA
ICC-(off)	Supply current from V <sub>CC</sub> wit	h driver inhibited	A, B, C, and D inputs at 0.4 V		-10			-17			-32		1 ''''

<sup>†</sup>For conditions shown as MIN or MAX, use appropriate value specified under recommended operating conditions. ‡All typical values are at  $V_{CC+}$  = 5 V,  $V_{CC-}$  = -5 V,  $T_A$  =  $25^{\circ}$ C.


TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 5012 · DALLAS, TEXAS 75222

switching characteristics, V<sub>CC+</sub> = 5 V, V<sub>CC-</sub> = -5 V, T<sub>A</sub> = 25°C


PARAMETER §	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tРLН	A or B	Y or Z	C <sub>L</sub> = 40 pF, R <sub>L</sub> = 50 Ω, See Figure 1		9	15	ns
tPHL	7015	1 01 2			9	15	ns
tPLH	C or D	Y or Z			16	25	ns
tPHL	1 000	1012			13	25	ns

 $<sup>\</sup>S_{\text{tpLH}} \equiv \text{Propagation delay time, low-to-high-level output.}$ 

#### PARAMETER MEASUREMENT INFORMATION



**TEST CIRCUIT** 



NOTES: A. The pulse generators have the following characteristics:  $Z_{out}$  = 50  $\Omega$ ,  $t_r$  =  $t_f$  = 10  $\pm$  5 ns,  $t_{w1}$  = 500 ns, PRR = 1 MHz,  $t_{w2}$  = 1 ms, PRR = 500 kHz.


- B.  $C_L$  includes probe and jig capacitance.
- C. For simplicity, only one channel and the inhibitor connections are shown.


#### FIGURE 1-PROPAGATION DELAY TIMES

tpHL = Propagation delay time, high-to-low-level output.

#### TYPICAL CHARACTERISTICS

# ON-STATE OUTPUT CURRENT vs NEGATIVE SUPPLY VOLTAGE








FIGURE 4

#### TYPICAL APPLICATION INFORMATION

#### basic balanced-line transmission system

The '109A, '110A, and SN75112 dual line drivers are designed specifically for use in high-speed data transmission systems that utilize balanced, terminated transmission lines such as twisted-pair lines. The system operates in the balanced mode, so that noise induced on one line is also induced on the other. The noise appears common-mode at the receiver input terminals, where it is rejected. The ground connection between the line driver and receiver is not part of the signal circuit so that system performance is not affected by circulating ground currents.

The unique driver-output circuit allows terminated transmission lines to be driven at normal line impedances. High-speed system operation is ensured since line reflections are virtually eliminated when terminated lines are used. Crosstalk is minimized by low signal amplitudes and low line impedances.


The typical data delay in a system is approximately (30 + 1.3L) nanoseconds, where L is the distance in feet

separating the driver and receiver. This delay includes one gate delay in both the driver and receiver.

Data is impressed on the balanced-line system by unbalancing the line voltages with the driver output current. The driven line is selected by appropriate driver-input logic levels. The voltage difference is approximately:  $VDIFF \approx 1/2 IO(on) \cdot RT$ 

High series line resistance will cause degradation of the signal. However, line receivers such as the SN55107A, SN55108A, SN75107A, and SN75108A will detect signal as low as 25 mV (or less). For normal line resistances, data may be recovered from lines of several thousand feet in length.


Line-termination resistors (R<sub>T</sub>) are required only at the extreme ends of the line. For short lines, termination resistors at the receiver only may prove adequate. The signal amplitude will then be approximately:  $VDIFF \approx IO(on) \cdot RT$ 



#### data-bus or party-line system

The strobe feature of the '109A, '110A, and SN75112 line drivers allow these circuits to be used in data-bus or party-line systems. In these applications, several drivers and receivers may share a common transmission line. An enabled driver transmits data to all enabled receivers on the


line while other drivers are disabled. This series of drivers has been designed to allow widely varying thermal and electrical environments at the various terminal locations. The data-bus system offers maximum performance at minimum cost.



#### TYPICAL APPLICATION DATA

#### special pulse-control circuit

Figure 7 shows a circuit that may be used as a pulse generator output or in many other testing applications.



INPUT PULSE SWITCH POSITION ZERO **OUTPUT PULSE** VOLTS

FIGURE 7-PULSE CONTROL CIRCUIT

# INTERFACE TYPES SN55113, SN55114, SN55115, SN75113, SN75114, SN75115 CIRCUITS DUAL DIFFERENTIAL DRIVERS AND RECEIVERS

BULLETIN NO. DL-S 7711910, SEPTEMBER 1973-REVISED JANUARY 1977

## LINE CIRCUITS featuring

- Each Circuit Offers Choice of Open-Collector or Active Pull-Up (Totem-Pole) Outputs
- Single 5-V Supply
- Differential Line Operation
- Dual Channels
- TTL/DTL Compatibility

## additional features of SN55113 and SN75113 line drivers with three-state outputs

- High-Impedance Output State for Party-Line Applications
- Short-Circuit Protection
- High-Current Outputs
- Single-Ended or Differential AND/NAND Outputs
- Common and Individual Output Controls
- Clamp Diodes at Inputs
- Easily Adaptable to SN55114 and SN75114 Applications

## additional features of SN55115 and SN75115 line receivers

- Designed to be interchangeable with Fairchild 9615 Line Receivers
- ±15 V Common-Mode Input Voltage Range
- Optional-Use Built-In 130-Ω
   Line-Terminating Resistor

additional features of SN55114 and SN75114 line drivers

- Designed to be Interchangeable with Fairchild 9614 Line Drivers
- Short-Circuit Protection of Outputs
- High-Current Outputs
- Clamp Diodes at Inputs and Outputs to Terminate Line Transients
- Single-Ended or Differential AND/NAND Outputs

Individual Frequency

Response Controls
Individual Channel Strobes

Triple Inputs

	CONTENTS				PΑ	GE
SN551	13, SN75113 Line Drivers					
	Description, Function Table, Schematic, and Maximum Ratings					62
	Recommended Operating Conditions and Electrical Characteristics					63
	Switching Characteristics and Parameter Measurement Information					64
	Typical Characteristics					65
SN551	14, SN75114 Line Drivers					
	Description, Function Table, Schematic, and Maximum Ratings					68
	Recommended Operating Conditions, Electrical Characteristics and Switching Characteristics	š				69
	Parameter Measurement Information and Typical Characteristics					70
SN551	15, SN75115 Line Receivers					
	Description, Function Table, Schematic, and Maximum Ratings					72
	Recommended Operating Conditions, Electrical Characteristics					73
	Switching Characteristics, Parameter Measurement Information, and Typical Characteristics					74

177


#### description

The SN55113 and SN75113 dual differential line drivers with three-state outputs are designed to provide all the features of the SN55114 and SN75114 line drivers with the added feature of driver output controls. There are individual controls for each output pair, as well as a common control for both output pairs. When an output control is low, the associated output is in a high-impedance state and the output can neither drive nor load the bus. This permits many devices to be connected together on the same transmission line for party-line applications.

The output stages are similar to TTL totem-pole outputs, but with the sink outputs, YS and ZS, and the corresponding active pull-up terminals, YP and ZP, available on adjacent package pins.

#### **FUNCTION TABLE** OUTPUTS INPUTS **OUTPUT CONTROL** DATA AND NAND C Bt ī х Z х х х Z Z н х н н × н н н н н н


#### J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



H = high level, L = low level, X = irrelevant, Z = high impedance (off)

<sup>†</sup>B input and 4th line of function table applicable only to driver number 1.

#### schematic



<sup>†</sup>These components common to both drivers.

### W... V<sub>CC</sub> bus Resistor values shown are nominal and in ohms. absolute maximum ratings over operating free-air temperature (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)	
Input voltage	
Off-state voltage applied to open-collector outputs	
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2)	1
Operating free-air temperature range: SN55113	;
SN75113	;
Storage temperature range	:
Lead temperature 1/16 inch from case for 60 seconds: J package	:
Lead temperature 1/16 inch from case for 10 seconds: N package	:
NOTES: 1. All voltage values are with respect to network ground terminal.	

2. For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in the Thermal Information section, which starts on page 18. In the J package, SN55113 chips are alloy-mounted; SN75113 chips are glass-mounted.

#### recommended operating conditions

		SN55113			SN75113				
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT		
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	V		
High-level output current, IOH			-40			-40	mA		
Low-level output current, IOL			40			40	mA		
Operating free-air temperature, TA	-55		125	0		70	°C		

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			ST CONDITION	ıct		SN5511	3		SN7511	3	UNIT	
	PARAMETE	n	''	SI CONDITION	15'	MIN	TYP <sup>‡</sup>	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level inpu	t voltage				2			2			V
VIL	Low-level inpu	t voltage						8.0			0.8	V
VIK	Input clamp vo	ltage	V <sub>CC</sub> = MIN,	I <sub>I</sub> = -12 mA			-0.9	-1.5		-0.9	-1.5	V
VOH	High-level outr	ut voltage	V <sub>CC</sub> = MIN,	$V_{1H} = 2 V$ ,	I <sub>OH</sub> = -10 mA	2.4	3.4		2.4	3.4		V
VOH			V <sub>IL</sub> = 0.8 V		$I_{OH} = -40 \text{ mA}$	2	3.0		2	3.0		ľ
VOL	High-level input voltage Low-level input voltage Input clamp voltage High-level output voltage Low-level output voltage Output clamp voltage Off-state open-collector			$V_{IH} = 2 V$ ,			0.23	0.4		0.23	0.4	v
100			V <sub>IL</sub> = 0.8 V,	1 <sub>OL</sub> = 40 mA			0.20			0.25	0.4	Ľ
Vok	Output clamp	voltage	V <sub>CC</sub> = MAX,	I <sub>O</sub> = -40 mA			-1.1	-1.5		-1.1	-1.5	V
				V <sub>OH</sub> = 12 V	$T_A \approx 25^{\circ}C$		1	10				j j
IO(off)	Off-state open-	collector	V <sub>CC</sub> = MAX	VOH 12 V	$T_A \approx 125^{\circ}C$			200				μΑ
	output current			V <sub>OH</sub> = 5.25 V	$T_A \approx 25^{\circ}C$					1	10	"`
					T <sub>A</sub> ≈ 70°C						20	
				$T_A = 25^{\circ}C$ ,	$V_0 \approx 0$ to $V_{CC}$			±10	<u> </u>		±10	i l
	Off-state		V <sub>CC</sub> = MAX,		V <sub>O</sub> = 0			150			20	μА
loz	(high-impedance-state)	Output controls	TA = MAX	V <sub>O</sub> ≈ 0.4 V			±80			±20		
	output current		at 0,8 V	IA - MAX	$V_0 = 2.4 \text{ V}$			±80			±20	}
					VO = VCC			80			20	1
	•	A, B, C						1			1	
I <sub>1</sub>	at maximum		V <sub>CC</sub> = MAX,	V <sub>1</sub> = 5.5 V								mA
	input voltage	CC						2			2	
1	High-level	A, B, C	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.4 V				40			40	
ΉΗ	input current	CC	ACC - MAY	V   - 2.4 V				80			80	μΑ
1	Low-level	A, B, C	V <sub>CC</sub> = MAX,	V1 = 0.4 V				-1.6			-1.6	mA
11	input current	CC	VCC - MAX,	V   - 0.4 V				-3.2			-3.2	mA.
1	Short-circuit		V <sub>CC</sub> = MAX,	V <sub>O</sub> = 0	200	-40		-120	-40		120	^
los	output current	§	ACC - IMAX	ΛΟ - 0		-40	-90	-120	-40	-90	-120	mA
Icc	Supply current		All inputs at 0 V	, No load,	V <sub>CC</sub> = MAX		47	65		47	65	mA
.00	(both drivers)		T <sub>A</sub> = 25°C		V <sub>CC</sub> = 7 V		65	85		65	85	'''^


<sup>†</sup>All parameters with the exception of off-state open-collector output current are measured with the active pull-up connected to the sink


 $<sup>\</sup>ddagger$ All typical values are at T<sub>A</sub> = 25°C and V<sub>CC</sub> = 5 V, with the exception of I<sub>CC</sub> at 7 V.  $\S$  Only one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

switching characteristics, VCC =	5 V.	.Cı:	= 30	pF.	ΤΔ	= 25°C
----------------------------------	------	------	------	-----	----	--------

PARAMETER	TEST CONDITIONS	SN55113				UNIT		
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
PLH Propagation delay time, low-to-high-level output  See Figure 1			13	20		13	30	ns
tpHL Propagation delay time, high-to-low-level output	See Figure 1		12	20		12	30	ns
tPZH Output enable time to high level	$R_L = 180 \Omega$ , See Figure 2		7	15		7	20	ns
tpZL Output enable time to low level	$R_L = 250 \Omega$ , See Figure 3		14	30		14	40	ns
tpHZ Output disable time from high level	$R_L = 180 \Omega$ , See Figure 2		10	20		10	30	ns
tpLZ Output disable time from low level	$R_L = 250 \Omega$ , See Figure 3		17	35		17	35	ns

#### PARAMETER MEASUREMENT INFORMATION









FIGURE 2-tpZH and tpHZ



NOTES: A. The pulse generator has the following characteristics:  $Z_{out}$  = 50  $\Omega$ , PRR = 500 kHz,  $t_{W}$  = 100 ns.

B. C<sub>L</sub> includes probe and jig capacitance.

#### TYPICAL CHARACTERISTICS†




FIGURE 4




FIGURE 6




FIGURE 8




FIGURE 5




FIGURE 7






FIGURE 9

 $^{\dagger}$ Data for temperatures below 0°C and above 70°C and for supply voltages below 4.75 V and above 5.25 V are applicable to SN55113 circuits only. These parameters were measured with the active pull-up connected to the sink output.



<sup>&</sup>lt;sup>†</sup> Data for temperature below 0°C and above 70°C and for supply voltages below 4.75 V and above 5.25 V are applicable to SN55113 circuits only. These parameters were measured with the active pull-up connected to the sink output.



<sup>†</sup>Data for temperature below 0°C and above 70°C and for supply voltages below 4.75 V and above 5.25 V are applicable to SN55113 circuits only. These parameters were measured with the active pull-up connected to the sink output.

FIGURE 17

FIGURE 16

177


#### description

The SN55114 and SN75114 dual differential line drivers are designed to provide differential output signals with high current capability for driving balanced lines, such as twisted-pair at normal line impedances, without high power dissipation. The output stages are similar to TTL totem-pole outputs, but with the sink outputs, YS and ZS, and the corresponding active pull-up terminals, YP and ZP, available on adjacent package pins. Since the output stages provide TTL compatible output levels, these devices may also be used as TTL expanders or phase splitters.


#### 

H = high level, L = low level

## J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



#### schematic (each driver)



<sup>&</sup>lt;sup>†</sup>These components common to both drivers. Resistor values shown are nominal and in ohms.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Input voltage
Off-state voltage applied to open-collector outputs $\ldots \ldots \ldots$
Continuous total dissipation at (or below) 25°C tree-air temperature (see Note 2)
Operating free-air temperature range: SN55114
SN75114
Storage temperature range $\dots \dots \dots$
Lead temperature 1/16 inch from case for 60 seconds: J package
Lead temperature 1/16 inch from case for 10 seconds: N package $\dots \dots \dots$

NOTES: 1. All voltage values are with respect to network ground terminal.

 For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in the Thermal Information section, which starts on page 18. In the J package, SN55114 chips are alloy-mounted; SN75114 chips are glass-mounted.

#### recommended operating conditions

		SN55114			SN75114			
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	V	
High-level output current, IOH			-40			-40	mA	
Low-level output current, IOL			40			40	mA	
Operating free-air temperature, T <sub>A</sub>	-55		125	0		70	°C	

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER				at.	SN55114			:	UNIT		
	PARAMETER	16	ST CONDITION	Si	MIN TYP# MAX			MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage				2			2			V
VIL	Low-level input voltage						0.8			0.8	1
VIK	Input clamp voltage	V <sub>CC</sub> = MIN,	I <sub>I</sub> = -12 mA			0.9	-1.5		-0.9	-1.5	V
	Uink lovel even voltage	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	I <sub>OH</sub> = -10 mA	2.4	3,4		2.4	3.4		v
Vон	High-level output voltage	VIL = 0.8 V,		I <sub>OH</sub> = -40 mA	2	3,0		2	3.0		1 °
Val	Low-level output voltage	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	-		0.2	0.4		0.2	0.45	v
VOL	Low-level output voltage	V <sub>IL</sub> = 0.8 V,	$I_{OL} = 40 \text{ mA}$			0.2	0.4		0.2	0.43	
Vou	Output clamp voltage	V <sub>CC</sub> = 5 V,	I <sub>O</sub> = 40 mA,	T <sub>A</sub> = 25°C		6.1	6.5		6.1	6.5	V
Vok	Output clamp vortage	V <sub>CC</sub> = MAX,	$I_{O} = -40 \text{ mA},$	T <sub>A</sub> = 25°C		-1.1	-1.5		-1.1	-1.5	]
			V <sub>OH</sub> = 12 V	T <sub>A</sub> = 25°C		1 100	100				
10000	Off-state open-collector	V <sub>CC</sub> = MAX	VOH - 12 V	T <sub>A</sub> = 125°C			200				μА
IO(off)	output current	VCC - WAX	V <sub>OH</sub> = 5.25 V	$T_A = 25^{\circ}C$					1	1 100	]
			VOH - 5.25 V	$T_A = 70^{\circ} C$						200	
1.	Input current at	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V				1			1	mA
11	maximum input voltage	VCC - WAX,	V  - 3.5 V							'	111/4
ЧН	High-level input current	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.4 V				40			40	μΑ
HL	Low-level input current	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.4 V			-1.1	-1.6		-1.1	-1.6	mA
Loo	Short-circuit	V <sub>CC</sub> = MAX,	V <sub>O</sub> = 0	-	-40	-90	-120	-40	-90	-120	mA
los	output current§	VCC - WAX,	ν <sub>0</sub> – ο		-40	-90	120	40	-90	120	
Las	Supply current	Inputs grounded,	No load,	V <sub>CC</sub> = MAX		37	50		37	50	mA
1cc	(both drivers)	T <sub>A</sub> = 25°C		V <sub>CC</sub> = 7 V		47	65		47	70	

<sup>†</sup>All parameters, with the exception of off-state open-collector output current, are measured with the active pull-up connected to the sink


#### switching characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C

PARAMETER	TEST CONDITIONS	_	SN5511	4		UNIT		
FARAWETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	Civii
tpLH Propagation delay time, low-to-high-level output	C <sub>L</sub> = 30 pF,		15	20		15	30	ns
tpHL Propagation delay time, high-to-low-level output	See Figure 18		11	20		11	30	ns

 $<sup>\</sup>ddagger$ All typical values are at T<sub>A</sub> = 25°C and V<sub>CC</sub> = 5 V, with the exception of I<sub>CC</sub> at 7 V.

 $<sup>\</sup>S$  Only one output should be shorted at a time, and duration of the short-circuit should not exceed one second.


#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics:  $Z_{out}$  = 50  $\Omega$ ,  $t_{w}$  = 100 ns, PRR = 500 kHz.

B. C<sub>L</sub> includes probe and jig capacitance.

FIGURE 18-PROPAGATION DELAY TIMES



<sup>&</sup>lt;sup>†</sup>Data for temperatures below 0°C and above 70°C and for supply voltages below 4.75 V and above 5.25 V are applicable to SN55114 circuits only. These parameters were measured with the active pull-up connected to the sink output.

FIGURE 22

FIGURE 21

#### TYPICAL CHARACTERISTICS†




FIGURE 23





FIGURE 24



SUPPLY CURRENT (BOTH DRIVERS) (SUPPLY CURRENT (BOTH DRIVERS) (SUPPLY CURRENT C

FIGURE 26

FREQUENCY

100 VCC 5 V

RL = ∞

CL = 30 pF

Inputs: 3-volt square wave

TA = 25 C

20

0.1 0.4 1 4 10 40 100

f - Frequency - MHz

SUPPLY CURRENT (BOTH DRIVERS)


FIGURE 27

 $<sup>^\</sup>dagger$ Data for temperatures below  $0^\circ$ C and above  $70^\circ$ C are applicable to SN55114 circuits only. These parameters were measured with the active pull-up connected to the sink output.

### description

The SN55115 and SN75115 dual differential line receivers are designed to sense small differential signals in the presence of large common-mode noise. These devices give TTL-compatible output signals as a function of the polarity of the differential input voltage. The open-collector output configuration permits the wire-AND connection with similar outputs (such as SN5401/SN7401 TTL gates or other SN55115/SN75115 line receivers). This permits a level of logic to be implemented without extra delay. The output stages are similar to TTL totem-pole outputs, but with the sink outputs, 1YS and 2YS, and the corresponding active pull-up terminals, 1YP and 2YP, available on adjacent package pins. The frequency response of each channel may be easily controlled by a single external capacitor to provide immunity to differential noise spikes. A strobe input is provided for each channel. With the strobe in the low level, the receiver is disabled and the outputs are forced to a high level.

## J OR N DUAL-IN-LINE PACKAGE




#### **FUNCTION TABLE**

STROBE	DIFF INPUT	ОИТРИТ
L	X	Н
н	L	н
н	н	L

 $H = V_1 \geqslant V_{IH} \text{ min or } V_{ID} \text{ more positive than } V_{TH} \text{ max}$   $L = V_1 \leqslant V_{IL} \text{ max or } V_{ID} \text{ more negative than } V_{TL} \text{ max}$  X = irrelevant

### schematic (each receiver)



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)
Input voltage at A, B, and R <sub>T</sub> inputs
Input voltage at strobe input
Off-state voltage applied to open-collector outputs
Continuous total dissipation at (or below 25° C free-air temperature (see Note 2)
Operating free-air temperature range: SN55115
SN75115
Storage temperature range
Lead temperature 1/16 inch from case for 60 seconds: J package
Lead temperature 1/16 inch from case for 10 seconds: N package

NOTES: 1. All voltage values, except differential input voltage, are with respect to network ground terminal.

 For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in the Thermal Information section, which starts on page 18. In the J package, SN55115 chips are alloy-mounted; SN75115 chips are glass-mounted.

## recommended operating conditions

		SN55115				SN75115				
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT			
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	V			
High-level output current, IOH			-5			-5	mA			
Low-level output current, IOL			15			15	mA			
Operating free-air temperature, TA	-55		125	0		70	°C			

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEC	TEST CONDITIONS†			SN5511	5		UNIT		
	PANAIVIETEN	IES	CONDITIONS		MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
V <sub>TH</sub> §	Differential input high-threshold voltage	V <sub>O</sub> = 0.4 V,	I <sub>OL</sub> = 15 mA,	V <sub>IC</sub> = 0			500			500	mV
V <sub>TL</sub> §	Differential input low-threshold voltage	V <sub>O</sub> = 2.4 V,	$I_{OH} = -5 \text{ mA}$ ,	V <sub>IC</sub> = 0			-500			-500	mV
V <sub>ICR</sub>	Common-mode input voltage range	V <sub>1D</sub> ≈ ±1 V			+15 to -15	+24 to -19		+15 to -15	+24 to -19		v
V <sub>IH(strobe)</sub>	High-level strobe input voltage				2.4			2.4			V
V <sub>IL(strobe)</sub>	Low-level strobe input voltage						0.4			0.4	v
		V <sub>CC</sub> = MIN, I <sub>OH</sub> = -5 mA	Vip = _0.5 V	TA = MIN	2.2			2.4			
Voн	High-level output voltage	loµ ≈ -5 mA	יטוי טוי,	$T_A \approx 25^{\circ}C$	2.4	3.4		2.4	3.4		V
				$T_A = MAX$	2.4			2.4			
V <sub>OL</sub> +	Low-level output voltage	V <sub>CC</sub> = MIN, I <sub>OL</sub> = 15 mA	$V_{ID} = 0.5 V$ ,			0.22	0.4		0.22	0.45	V
		VCC = MAX,	V1 = 0.4 V	T <sub>A</sub> ≈ MIN			-0.9			-0.9	
I <sub>IL</sub>	Low-level input current	Other Input at 5.5		$T_A = 25^{\circ}C$		-0.5			-0.5	-0.7	mA
				T <sub>A</sub> = MAX			-0.7	ļ		-0.7	ļ
Ish	High-level strobe current		$V_{ID} = -0.5 V$ ,				2	ļ		5	μA
l <sub>SL</sub>	Low-level strobe current	$V_{\text{strobe}} = 4.5 \text{ V}$ $V_{\text{CC}} = \text{MAX},$ $V_{\text{strobe}} = 0.4 \text{ V}$	$V_{1D} = 0.5 V$ ,	$T_A = MAX$ $T_A = 25^{\circ}C$		-1.15	-2.4		-1.15	-2.4	mA
14, 112	Response-time-control current (Pin 4 or Pin 12)	$V_{CC} = MAX,$ $V_{RC} = 0$		T <sub>A</sub> = 25°C	-1.2	-3.4		-1.2	-3.4		mA
		V <sub>CC</sub> ≈ MIN,	$V_{OH} = 12 V$ ,	$T_A \approx 25^{\circ}C$			100				
IO(off)	Off-state open-collector	V <sub>ID</sub> ≈ -4.5 V		T <sub>A</sub> = MAX			200	ļ			μΑ
- 17	output current	V <sub>CC</sub> = MIN,	$V_{OH} = 5.25 V,$							100	
R <sub>T</sub>	Line-terminating resistance	$V_{1D} = -4.75 \text{ V}$ $V_{CC} = 5 \text{ V}$		$T_A = MAX$ $T_A = 25^{\circ}C$	77	130	167	74	130	179	Ω
los	Short-circuit output current¶	$V_{CC} = MAX,$ $V_{ID} = -0.5 V$	J	T <sub>A</sub> = 25°C	-15	-40	-80	-14	-40	-100	mA
Icc	Supply current (both receivers)	V <sub>CC</sub> = MAX, V <sub>IC</sub> = 0	V <sub>ID</sub> = 0.5 V	$T_A = 25^{\circ}C$		32	50		32	50	mA

<sup>†</sup>Unless otherwise noted  $V_{Strobe} = 2.4 \text{ V}$ . All parameters with the exception of off-state open-collector output current are measured with the active pull-up connected to the sink output.

‡ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ , and  $V_{IC} = 0$ .


§ Differential voltages are at the B input terminal with respect to the A input terminal.

 $<sup>\</sup>P$  Only one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

## switching characteristics, VCC = 5 V, CL = 30 pF, TA = 25°C

PARAMETER	TEST CONDITIONS	5	SN5511	5		UNIT		
PARAWETER		MIN	TYP	MAX	MIN	TYP	MAX	UNIT
tpLH Propagation delay time, low-to-high-level output	R <sub>L</sub> = 3.9 k $\Omega$ , See Figure 28		18	50		18	75	ns
tpHL Propagation delay time, high-to-low-level output	$R_L = 390 \Omega$ , See Figure 28		20	50		20	75	ns

## PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics:  $Z_{out}$  = 50  $\Omega$ , PRR = 500 kHz,  $t_{W}$  = 100 ns.

B. C<sub>L</sub> includes probe and jig capacitance.

#### FIGURE 28-PROPAGATION DELAY TIMES

## TYPICAL CHARACTERISTICS†





FIGURE 29

<sup>†</sup>Data for temperatures below 0°C and above 70°C and for supply voltages below 4.75 V and above 5.25 V are applicable to SN55115 circuits only.

**OUTPUT VOLTAGE** 

## TYPICAL CHARACTERISTICS†



COMMON-MODE INPUT VOLTAGE 6 No load  $T_A = 25^{\circ}C$ 5  $V_{CC} = 5.5 V$ VO-Output Voltage-V  $V_{CC} = 5 V$  $V_{CC} = 4.5 \text{ V}$ 3  $V_{ID} = -1 V$ 2 1 V<sub>ID</sub> = 1 V

FIGURE 31

V<sub>IC</sub>-Common-Mode Input Voltage-V

LOW-LEVEL OUTPUT VOLTAGE

10 15 20 25

-25 -20 -15 -10 -5 0

## HIGH-LEVEL OUTPUT VOLTAGE **OUTPUT CURRENT** 5 $\dot{V}_{1D} = -0.5 \text{ V}$ $T_A = 25^{\circ}C$ VOH-High-Level Output Voltage-V CC = 5.5 V 3 VCC = 4.5 L 2 1 0 -20 -30 0 -10-40-50IOH-High-Level Output Current-mA

## **OUTPUT CURRENT** 0.4 $V_{1D} = 0.5 V$ $T_A = 25^{\circ}C$ 0.3 $V_{CC} = 4.5 \text{ V}$


VOL-Low-Level Output Voltage-V V<sub>CC</sub> = 5.5 V 0.2 0.1 5 30 0 10 15 20 25 IOL-Low-Level Output Current-mA

FIGURE 32

FIGURE 33

 $^\dagger$ Data for temperatures below 0°C and above 70°C and for supply voltages below 4.75 V and above 5.25 V are applicable to SN55115 circuits only. These parameters were measured with the active pull-up connected to the sink output.

#### TYPICAL CHARACTERISTICS†



# OUTPUT VOLTAGE vs DIFFERENTIAL INPUT VOLTAGE




FIGURE 34

# OUTPUT VOLTAGE vs STROBE INPUT VOLTAGE




FIGURE 35

## OUTPUT VOLTAGE





FIGURE 36

FIGURE 37

<sup>&</sup>lt;sup>†</sup>Data for temperatures below 0°C and above 70°C and for supply voltages below 4.75 V and above 5.25 V are applicable to SN55115 circuits only. These parameters were measured with the active pull-up connected to the sink output.

## TYPICAL CHARACTERISTICS<sup>†</sup>




<sup>†</sup>Data for temperatures below 0°C and above 70°C and for supply voltages below 4.75 V and above 5.25 V are applicable to SN55115 circuits only. These parameters were measured with the active pull-up connected to the sink output.

177

# TYPES SN55113, SN55114, SN55115, SN75113, SN75114, SN75115 DUAL DIFFERENTIAL DRIVERS AND RECEIVERS

## TYPICAL APPLICATION DATA





 $<sup>^{\</sup>dagger}\text{A}$  capacitor may be connected in series with  $z_0$  to reduce power dissipation.

FIGURE 42-BASIC PARTY-LINE OR DATA-BUS DIFFERENTIAL DATA TRANSMISSION

## INTERFACE CIRCUITS

## TYPES SN55116 THRU SN55119, SN75116 THRU SN75119 DIFFERENTIAL LINE TRANSCEIVERS

BULLETIN NO. DL-S 7712376, MAY 1976 - REVISED JANUARY 1977

#### features common to all types

- Single 5-V Supply
- 3-State Driver Output Circuitry
- TTL-Compatible Driver Inputs
- TTL-Compatible Receiver Output
- Differential Line Operation
- Receiver Output Strobe ('116, '117) or Enable ('118, '119)
- Designed for Party-Line (Data-Bus) Applications
- Choice of Ceramic or Plastic Packages

### additional features of the SN55116/SN55116

- Independent Driver and Receiver
- Choice of Open-Collector or Totem-Pole Outputs on Both Driver and Receiver
- Dual Data Inputs on Driver
- Optional Line-Termination Resistor in Receiver
- ±15-V Receiver Common-Mode Capability
- Receiver Frequency Response Control

#### additional features of the SN55117/SN75117

Driver Output Internally Connected to Receiver Input


The SN55118/SN75118 is an SN55116/SN75116 with 3-State Receiver Output Circuitry

The SN55119/SN75119 is an SN55117/SN75117 with 3-State Receiver Output Circuitry

### description


These integrated circuits are designed for use in interfacing between TTL-type digital systems and differential data transmission lines. They are especially useful for party-line (data-bus) applications. Each of these circuit types combine in one package a three-state differential line driver and a differential-input line receiver, both of which operate from a single 5-volt power supply. The driver inputs and receiver outputs are TTL compatible. The driver employed is similar to the SN55113/SN75113 three-state line driver, and the receiver is similar to the SN55115/SN75115 line receiver.

#### SN55116, SN75116 J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)




#### SN55117, SN75117


#### JG OR P DUAL-IN-LINE PACKAGE (TOP VIEW)



## SN55118, SN75118



#### SN55119, SN75119 JG OR P DUAL-IN-LINE PACKAGE (TOP VIEW)



## TYPES SN55116 THRU SN55119, SN75116 THRU SN75119 **DIFFERENTIAL LINE TRANSCEIVERS**

#### description (continued)

The '116 and '118 circuits offer all the features of the SN55113/SN75113 driver and the SN55115/SN75115 receiver. The driver performs the dual input AND and NAND functions when enabled, or presents a high impedance to the load when in the disabled state. The driver output stages are similar to the TTL totem-pole outputs, but have the current-sink portion separated from the current-sourcing portion and both are brought out to adjacent package pins. This feature allows the user the option of using the driver in the open-collector output configuration, or, by connecting the adjacent source and sink pins together, of using the driver in the normal totem-pole output configuration.

The receiver portion of the '116 and '118 features a differential-input circuit having a common-mode voltage range of ±15 volts. An internal 130-ohm resistor is also provided, which may optionally be used for terminating the transmission line. A frequency response control pin allows the user to reduce the speed of the receiver or to improve differential noise immunity. The receiver of the '116 also has an output strobe and a split totem-pole output. The receiver of the '118 has an output-enable for the three-state split totem-pole output. The receiver section of either circuit is independent of the driver section except for the VCC and ground pins.

The '117 and '119 circuits provide the basic driver and receiver functions of the '116 and '118, but use a package that is only half as large. The '117 and '119 are intended primarily for party-line or bus-organized systems as the driver outputs are internally connected to the receiver inputs. The driver has a single data input and a single enable input, and the '117 receiver has an output strobe while the '119 receiver has a three-state-output enable. These devices do not, however, provide output connection options, line termination resistors, or receiver frequency response controls.

The SN55116, SN55117, SN55118, and SN55119 are characterized for operation over the full military temperature range of -55°C to 125°C; the SN75116, SN75117, SN75118, and SN75119 are characterized for operation from 0°C to 70°C.

'116, '118 **FUNCTION TABLE** OF DRIVER

IN	IPU7	rs	OUTPUTS				
DE	Α	В	Υ	Z			
L	Х	Х	Z	Z			
Н	L	Х	L	Н			
н	Х	L	L	Н			
н	Н	н	н	L			

**FUNCTION TABLE OF RECEIVER** 

'116, '118

STROBE OR	DIFF	OUTP	Y TU
ENABLE	INPUT	′116	′118
L	×	Н	Z
н	L	н	Н
н	Н	L	L

'117, '119 FUNCTION TABLE (TRANSMITTING)

	INPUTS			ΟU	TPUTS				
	D0/DE			,		,			
DE	RS/RE	וט	Α	В	1117	<b>′119</b>			
н	н	н	н	L	н	Н			
н	н	L	L	Н	L	L			
Н	L	Н	н	L	Н	z			
н	L	L	L	Н	н	Z			
L	Н	Х	z	Z	?	?			
L	L	Х	z	Z	Н	Z			

'117, '119 **FUNCTION TABLE (RECEIVING)** 

	INP	UTS			OUT	Y TU
DE	RS/RE	Α	В	D1	′117	′119
L	Н	Н	L	X	Н	Н
L	Н	L	Н	X	L	L
L	L	Х	Х	Х	н	Z

TEXAS INSTRUMENTS

H = high level ( $V_I \ge V_{IH}$  min or  $V_{ID}$  more positive than  $V_{TH}$  max)

L = low level (V<sub>I</sub> \leq V<sub>IL</sub> max or V<sub>ID</sub> more negative than V<sub>TL</sub> max)

X = irrelevant

Z = high impedance (off)

<sup>? =</sup> indeterminate

## TYPES SN55116 THRU SN55119, SN75116 THRU SN75119 **DIFFERENTIAL LINE TRANSCEIVERS**

<sup>†</sup>On '117 and '119, common outputs replace the separate pull-up and sink outputs.

## schematics of inputs and outputs **EQUIVALENT OF** TYPICAL OF ALL OUTPUTS **EQUIVALENT OF** EACH DRIVER INPUT EACH RECEIVER INPUT Vcc v<sub>cc</sub>. 1 pF NOM 4 kΩ NOM 7kΩ NOM NOM PULL-UP OUTPUT<sup>†</sup> 130 Ω SINK NOM OUTPUT<sup>†</sup> Driver output R = $9 \Omega$ NOM Receiver output R = 20 $\Omega$ NOM

absolute m	naximum rating	s over operatin	g free-air temperature	range (unless otherwise noted)

Supply voltage, VCC (see Note 1)										. 7 V	
Input voltage at data, enable, and strobe inputs										. 5.5 V	
Input voltage at receiver and termination inputs: '116 and '118										±25 V	
Input voltage at receiver inputs: '117 and '119										0 to 6 V	
Off-state voltage applied to open-collector outputs: '116 and '118										. 12 V	
Continuous total dissipation at (or below) 25°C free-air temperature (se	ee No	ote 2	2)							. 1 W	
Operating free-air temperature range: SN55'							_Ę	55°	C t	o 125°C	
SN75′								C	)°C	to 70°C	
Storage temperature range							-6	35°	C t	o 150°C	
Lead temperature 1/16 inch from case for 60 seconds: J or JG package	9									300°C	
Lead temperature 1/16 inch from case for 10 seconds: N or P package										260°C	

NOTES: 1. Voltage values are with respect to network ground terminal unless otherwise specified.

2. For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in the Thermal Information section, which starts on page 18. In the J package, SN55116 through SN55119 chips are alloy-mounted; SN75116 through SN75119 chips are glass-mounted.

## recommended operating conditions

			SN55'			SN75'		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.5	5	5.5	4.75	5	5.25	V
High level output surrent 1	Drivers Receivers			-40			-40	
High-level output current, I <sub>OH</sub>				-5			-5	mA
Law level autout aurora L	Drivers			40			40	
Low-level output current, IOL	Receivers						15	mA
Passing services and investment of	′116			±15			±15	
Receiver common-mode input voltage, V <sub>IC</sub>	′117	0		6	0		6	\ \
Operating free-air temperature range, TA		-55		125	0		70	°C

# TYPES SN55116 THRU SN55119, SN75116 THRU SN75119 DIFFERENTIAL LINE TRANSCEIVERS

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) driver section

	PARAMETER			TEST CONDITION	ot	•	116, '11	8	′117, ′119			UNIT
	PANAMETER	·		TEST CONDITION	3.	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level input vo	oltage				2			2			V
VIL	Low-level input vo	Itage			-			8.0			8.0	V
VIK	Input clamp voltage	ye	V <sub>CC</sub> = MIN,	I <sub>I</sub> = -12 mA			-0.9	-1.5		0.9	-1.5	V
V <sub>OH</sub> High-level output voltage		V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	I <sub>OH</sub> = -10 mA	2,4	3.4		2.4	3.4		V	
۷ОН	VOH Trigit-level output voltage		V <sub>IL</sub> = 0.8 V			2	3.0		2	3.0		ľ
V <sub>OL</sub> Low-level output voltage		oltane	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,				0.4			0.4	V
		ortuge	V <sub>IL</sub> = 0.8 V,	I <sub>OL</sub> = 40 mA				0.4			0.4	Ů
Vok	Output clamp volt	age	V <sub>CC</sub> = MAX,	$I_0 = -40 \text{ mA},$	DE at 0.8 V			-1.5			-1.5	V
	Off-state open-collector		VCC = MAX,	$T_A = 25^{\circ}C$			1	10				] ]
IO(off)	output current	CCCO		12 \/  T_A = MAX	SN55'			200				μA
			VO - 12 V	70 - 12 V A SN75'				20				
			V <sub>CC</sub> = MAX,	$V_{O} = 0$ to $V_{CC}$	DE at 0.8 V							1 1
	Off-state		T. = 25°C	T <sub>Δ</sub> = 25°C				±10				
loz	(high-impedance-s	rate)										μA
.02	output current		$V_{CC} = MAX$ ,		SN55'			-150				~``
	output outroin			$V_0 = 0.4 \text{ V to } V_{CC}$	SN55'			±80				
			$T_A = MAX$	$V_O = 0$ to $V_{CC}$	SN75'			±20				
	Input current											
l <sub>l</sub>	at maximum		$V_{CC} = MAX$ ,	$V_I = 5.5 V$				1			1	mA
	input voltage	Driver or										
Iн	High-level	enable	VCC = MAX,	V <sub>1</sub> = 2.4 V				40			40	μА
'IH	input current	input	*CC **********************************	v <sub>1</sub> =, v				-10				
11L	Low-level		V <sub>CC</sub> = MAX, V <sub>1</sub> = 0.4 V					-1.6			-1.6	mA
'IL	input current											
los	Short-circuit outp	ut current§	$V_{CC} = MAX, V_O = 0$			-40		120	<del>-4</del> 0		-120	mA
Icc	Supply current (dr and receiver comb		V <sub>CC</sub> = MAX	V <sub>CC</sub> = MAX			42	60		42	60	mA

<sup>†</sup>All parameters with the exception of off-state open-collector output current are measured with the active pull-up connected to the sink output. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
‡All typical values are at T<sub>A</sub> = 25°C and V<sub>CC</sub> = 5 V.

## switching characteristics, VCC = 5 V, C $_L$ = 30 pF, $T_A$ = $25^{\circ}C$

#### SN55' SN75' PARAMETER **TEST CONDITIONS** UNIT MIN TYP MAX TYP MIN MAX 20 14 30 Propagation delay time, low-to-high-level output 14 See Figure 13 ns 12 20 12 30 **tPHL** Propagation delay time, high-to-low-level output $R_L = 180 \Omega$ , See Figure 14 8 20 Output enable time to high level 8 15 ns <sup>t</sup>PZH 40 $R_L = 250 \Omega$ , See Figure 15 17 30 17 Output enable time to low level ns <sup>t</sup>PZL $R_L = 180 \Omega$ , See Figure 14 16 20 Output disable time from high level 16 30 ns <sup>t</sup>PHZ $R_L = 250 \Omega$ , See Figure 15 20 35 20 35 Output disable time from low level

driver section

<sup>§</sup> Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.

## TYPES SN55116 THRU SN55119, SN75116 THRU SN75119 DIFFERENTIAL LINE TRANSCEIVERS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) receiver section

	PARAMETER			TEST CONDIT	onet	<b>'116</b> ,	′118	'117, '119		UNIT
	FANAMETEN					MIN TY	Р‡ МАХ	MIN TY	P‡ MAX	OIVII
VTH◆	Differential input		$V_{O} = 0.4 \text{ V},$ $V_{O} = 2.4 \text{ V},$	loι = 15 mΔ	V <sub>IC</sub> = 0		0.5		0.5	v
VIH	high-threshold voltage ¶		0.40,	TOL TOTAL	V <sub>IC</sub> = MAX		1		1	Ů
V <sub>T1</sub> ♦	Differential input		Vo = 24 V	lou = -5 mA	V <sub>IC</sub> = 0		-0.5		-0.5	v
111	low-threshold voltage ¶		., .,	TOH OTHER	V <sub>IC</sub> = MAX		-1		-1	
	Common-mode					+15		+6		
VICR	input voltage range¶		V <sub>CC</sub> = 5 V,	$V_{ID} = -1 V_0$	r 1 V	to		to		V
						-15		0		ļ
VIH	High-level strobe or					2		2		l v
116	enable input voltage			teri en 17 mars		_				L.
VIL	Low-level strobe or		i				8.0		8.0	l v
112	enable input voltage									
VOH	High-level output voltage	.¶		$V_{1D} = -0.5 V$		2.4		2.4		l v
- 011			I <sub>OH</sub> = -5 mA	$V_{ID} = -1 V$ ,	V <sub>IC</sub> = MAX	2.4		2.4		
Voi	VOL Low-level output voltage¶		$V_{CC} = MIN,$	$V_{ID} = 0.5 V$	$V_{IC} = 0$		0.4		0.4	l v
			I <sub>OL</sub> = 15 mA	V <sub>ID</sub> = 1 V,			0.4		0.4	
					Other input at 0 V		.5 –0.9	-0		
II(rec)	II(rec) Receiver input current¶		V <sub>CC</sub> = MAX	$V_1 = 0.4 V,$	Other input at 2.4 V	-0		-0		mA
				V <sub>1</sub> = 2.4 V Other inpu		0	.1 0.3	0	.1 0.4	ļ
	Input current at	Strobe	V <sub>CC</sub> = MIN,	V <sub>CC</sub> = MIN, V <sub>ID</sub> = -0.5 V,			5	ļ	5	μA
11	maximum input		vstrobe = 4.5 v							<u> </u>
	voltage	Enable	V <sub>CC</sub> = MAX,		'118, '119		1		1	mA
чн	High-level input current	Enable	V <sub>CC</sub> = MAX,		<b>'</b> 118, '119		40		40	μΑ
١.		Strobe	V <sub>CC</sub> = MAX,		'116, '117		-2.4		-2.4	١.
111	Low-level input current		V <sub>strobe</sub> = 0.4 V							mA
		Enable	V <sub>CC</sub> = MAX,		'118, '119		-1.6		-1.6	
I(RC)	Response-time-control		V <sub>CC</sub> = MAX,	$V_{ID} = 0.5 V$ ,	T <sub>A</sub> = 25°C	-1.2				mA
ļ	current (Pin 9)		RC at 0 V	T 05°0	L					ļ
١.	Off-state open-collector		V <sub>CC</sub> = MAX,	1A = 25 C	lovest		1 10			┦.
O(off)	output current		V <sub>O</sub> = 12 V,	TA = MAX	SN55'		200	-		μA
			V <sub>ID</sub> = -1 V	T 05°0	SN75'		20		.10	
	011		$V_{CC} = MAX,$ $V_{O} = 12 \text{ V},$ $V_{ID} = -1 \text{ V}$ $V_{CC} = MAX,$ $V_{O} = 0 \text{ to V}_{CC}$	1A = 25 C	'118, '119		±10		±10	1
١.	Off-state		VCC - MAX,		SN55118		±40			-
'OZ	IOZ (high-impedance state) output current		$V_{CC} = MAX$ , $V_{O} = 0 \text{ to } V_{CC}$ , RE at 0.4 V	TA = MAX	SN55119				±40	μA
			ne at 0.4 V		SN75118		±20	<u> </u>		4
-				L	SN75119		467	<del> </del>	±20	-
R <sub>T</sub>	Line-terminating resistan	ice	V <sub>CC</sub> = 5 V	1/ 0	T <sub>A</sub> = 25°C	77	167			Ω
los	Short-circuit output curr	ent§	V <sub>CC</sub> = MAX,	$v_0 = 0$ ,	T <sub>A</sub> = 25°C	-15	80	-15	-80	mA
-	C		V <sub>ID</sub> = -0.5 V							<u> </u>
1cc	Supply current (driver		V <sub>CC</sub> = MAX,	V <sub>ID</sub> = 0.5 V	T <sub>A</sub> = 25°C	4	12 60	4	2 60	mA
	and receiver combined)		V <sub>IC</sub> = 0		l					L

<sup>†</sup>Unless otherwise noted V<sub>strobe</sub> = 2.4 V. All parameters with the exception of off-state open-collector output current are measured with the active pull-up connected to the sink output. For conditions shown as MIN or MAX, use the appropriate value specified under recommended

177

<sup>\*</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ , and  $V_{IC} = 0$ .

\*Differential voltages are at the B input terminal with respect to the A input terminal.

Measurement of these characteristics on the '117 and '119 requires the driver to be disabled with the driver enable at 0.8 V.

 $<sup>\</sup>S$  Not more than one output should be shorted at a time.


# TYPES SN55116 THRU SN55119, SN75116 THRU SN75119 DIFFERENTIAL LINE TRANSCEIVERS

switching characteristics,  $V_{CC} = 5 V$ ,  $C_L = 30 pF$ ,  $T_A = 25^{\circ}C$ 

#### receiver section

	PARAMETER	TEST CONDITIONS	SN55'			SN75'			UNIT	
	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	ONIT
tPLH.	Propagation delay time, low-to-high-level	$R_1 = 400 \Omega$ , See Figure 16		20	50		20	75	ns	
tPHL	Propagation delay time, high-to-low-level	11 = 400 12, Occ 1 igure 10		17	50		17	75	ns	
<sup>t</sup> PZH	Output enable time to high level	′118	$R_L \approx 480 \Omega$ , See Figure 14		9	15		9	20	ns
tPZL	Output enable time to low level	and	$R_L = 250 \Omega$ , See Figure 15		16	25		16	35	ns
tPHZ	Output disable time from high level	<b>'119</b>	$R_L = 480 \Omega$ , See Figure 14		12	20		12	30	ns
tPLZ	Output disable time from low level	only	$R_L = 250 \Omega$ , See Figure 15		17	25		17	35	ns

## TYPICAL CHARACTERISTICS








FIGURE 2




FIGURE 3




FIGURE 4




FIGURE 5




FIGURE 6

NOTE 3: For tp\_H and tpHZ: R  $_L$  = 180  $\Omega$ , see Figure 14. For tp\_L and tp\_Z: R  $_L$  = 250  $\Omega$ , see Figure 15.

## TYPES SN55116 THRU SN55119, SN75116 THRU SN75119 DIFFERENTIAL LINE TRANSCEIVERS

## TYPICAL CHARACTERISTICS

RECEIVER OUTPUT VOLTAGE

VS

DIFFERENTIAL INPUT VOLTAGE




FIGURE 7

RECEIVER OUTPUT VOLTAGE
vs
DIFFERENTIAL INPUT VOLTAGE




FIGURE 8

RECEIVER PROPAGATION DELAY TIMES




FIGURE 9







FIGURE 10






FIGURE 11





FIGURE 12

NOTE 4: For tpZH and tpHZ: RL = 480  $\Omega$ , see Figure 14. For tpZL and tpLZ: RL = 250  $\Omega$ , see Figure 15.

## TYPES SN55116 THRU SN55119, SN75116 THRU SN75119 DIFFERENTIAL LINE TRANSCEIVERS



- NOTES: A. Input pushes are supplied by generators having the following characteristics:  $Z_{Out}$  = 50  $\Omega$ , PRR = 500 kHz,  $t_{W}$  = 100 ns.
  - B. C<sub>L</sub> includes probe and jig capacitance.
  - C. All diodes are 1N3064 or equivalent.
  - D. When testing the '116 and '118 receiver sections, the response-time control and the termination resistor pins are left open.
  - E. For '116 and '118,  $V_H$  = 3 V,  $V_L$  = -3 V, the A input is at 0 V. For '118 and '119,  $V_H$  = 3 V,  $V_L$  = 0 V, the A input is at 1.5 V.

## INTERFACE CIRCUITS

## TYPES SN55121, SN55122, SN75121, SN75122 DUAL LINE DRIVERS AND TRIPLE LINE RECEIVERS

BULLETIN NO. DL-S 7412049, SEPTEMBER 1973-REVISED APRIL 1974

#### LINE CIRCUITS

- Designed for Digital Data Transmission over Coaxial Cable, Strip Line, or Twisted Pair
- Designed for Operation with 50-Ω to 500-Ω Transmission Lines
- TTL Compatible with Single 5-V Supply


## additional features of SN55121, SN75121 line drivers

- Plug-In Replacement for Signetics 8T13
- 2.4-V Output at I∩H = -75 mA
- Uncommitted Emitter-Follower Output Structure for Party-Line Operation
- Short-Circuit Protection
- AND-OR Logic Configuration
- High Speed . . .Maximum Propagation Delay Time = 20 ns


## additional features of SN55122, SN75122 line receivers

- Plug-In Replacement for Signetics 8T14
- Built-In Input Threshold Hysteresis
- High Speed . . . Typical Propagation Delay Time = 20 ns
- Independent Channel Strobes
- Input Gating Increases Application Flexibility
- Fanout to 10 Series 54/74 Standard Loads

#### SN55121, SN75121 J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



#### SN55122, SN75122 J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



### description

The SN55121, SN75121 dual line drivers and the SN55122, SN75122 triple line receivers are designed for digital data transmission over lines having impedances from 50 to 500 ohms. They are also compatible with standard TTL logic and supply voltage levels.

The low-impedance emitter-follower outputs of the SN55121, SN75121 will drive terminated lines such as coaxial cable or twisted pair. Having the outputs uncommitted allows wired-OR logic to be performed in party-line applications. Output short-circuit protection is provided by an internal clamping network which turns on when the output voltage drops below approximately 1.5 volts. All of the inputs are in conventional TTL configuration and the gating can be used during power-up and power-down sequences to ensure that no noise is introduced to the line.

The SN55122, SN75122 have receiver inputs with built-in hysteresis to provide increased noise margin for single-ended systems. The high impedance of this input presents a minimum load to the driver and allows termination of the transmission line in its characteristic impedance to minimize line reflection. An open line will affect the receiver input as would a low-level input voltage and the receiver input can withstand a level of -0.15 volt with power on or off. The other inputs are in TTL configuration. The S input must be high to enable the receiver input. Two of the line receiver have A and B inputs which, if both are high, will hold the output low. The third receiver has only an A input which, if high, will hold the output low.

## TYPES SN55121, SN55122, SN75121, SN75122 **DUAL LINE DRIVERS AND TRIPLE LINE RECEIVERS**

#### SN55121, SN75121 FUNCTION TABLE

		INP		OUTPUT		
Α	В	С	D	Ε	F	Y
H	Н	Н	Н	Х	Х	Н
X	Х	Х	Х	Н	н	Н
ALL OTHER INPUT						
	CON	1BIN	. !	_		


#### H = high level L = low level X = irrelevant

#### SN55122, SN75122 FUNCTION TABLE


	INP	UTS		OUTPUT
Α	В†	R	S	Υ
Н	Н	Х	Х	L
X	Х	L	н	L
L	Х	Н	Х	н
L	Х	Х	L	н
X	L	Н	Х	н
×	L	X	L	н

<sup>&</sup>lt;sup>†</sup>B input and last two lines of the function table are applicable to receivers 1 and 2 only.

### SN55121, SN75121 schematic (each driver)



## SN55122, SN75122 schematic (each receiver)



## TYPES SN55121, SN75121 DUAL LINE DRIVERS

N55121, SN75121 absolute maximum ratings over operating free-air temperatu	re rang	e		
unless otherwise noted)		•		
Supply voltage, V <sub>CC</sub> (see Note 1)				6 V
Input voltage				6 V
Output voltage				6 V
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2)				. 1 W
Operating free-air temperature range: SN55121			-55°C to	125°C
SN75121			0°C	to 75°C
Lead temperature 1/16 inch from case for 60 seconds: J package				300°C
Lead temperature 1/16 inch from case for 10 seconds: N package				260°C
55121, SN75121 recommended operating conditions				
	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.75	5	5.25	V
High-level output current, IOH			-75	mΑ
Operating free-air temperature, TA: SN55121	-55		125	°C
SN75121	0		75	°C

## SN55121, SN75121 electrical characteristics over recommended operating free-air temperature range, $V_{CC}$ = 4.75 V to 5.25 V (unless otherwise noted)

	PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT
VIH	High-level input voltage				2		V
VIL	Low-level input voltage					0.8	V
VIK	Input clamp voltage	V <sub>CC</sub> = 5 V,	I <sub>I</sub> = -12 mA			-1.5	V
V <sub>(BR)I</sub>	Input breakdown voltage	V <sub>CC</sub> = 5 V,	I <sub>I</sub> = 10 mA		5.5		V
Voн	High-level output voltage	V <sub>IH</sub> = 2 V,	I <sub>OH</sub> = -75 mA,	See Note 3	2.4		V
lau	High-level output current	V <sub>CC</sub> = 5 V,	V <sub>IH</sub> = 4.5 V,	V <sub>OH</sub> = 2 V,	-100	-250	
ЮН	ringiniever output current	T <sub>A</sub> = 25°C,	See Note 3		-100	~250	mA
lor	Low-level output current	V <sub>IL</sub> = 0.8 V,	V <sub>OL</sub> = 0.4 V,	See Note 3		-800	μА
IO(off)	Off-state output current	V <sub>CC</sub> = 0,	V <sub>O</sub> = 3 V			500	μА
ΉΗ	High-level input current	V <sub>1</sub> = 4.5 V				40	μА
1 <sub>1</sub> L	Low-level input current	V <sub>I</sub> = 0.4 V			-0.1	-1.6	mA
los	Short-circuit output current‡	V <sub>CC</sub> = 5 V,	$T_A = 25^{\circ}C$			-30	mA
ГССН	Supply current, outputs high	V <sub>CC</sub> = 5.25 V,	All inputs at 2 V,	Outputs open		28	mA
ICCL	Supply current, outputs low	V <sub>CC</sub> = 5.25 V,	All inputs at 0.8 V,	Outputs open		60	mA

<sup>‡</sup>Not more than one output should be shorted at a time.

## SN55121, SN75121 switching characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH Propagation delay time, low-to-high-level output	$R_L = 37 \Omega$ , $C_L = 15 pF$ ,		11	20	
tPHL Propagation delay time, high-to-low-level output	See Figure 1		8	20	ns
tpLH Propagation delay time, low-to-high-level output	$R_L = 37 \Omega$ , $C_L = 1000 pF$		22	50	
tphL Propagation delay time, high-to-low-level output	See Figure 1		20	50	ns

NOTES: 1. Voltage values are with respect to network ground terminal.

- For operation above 25°C free-air temperature, refer to the Dissipation Derating Curves in the Thermal Information section, which starts on page 18, In the J package, SN55121 chips are alloy-mounted; SN75121 chips are glass-mounted.
- 3 The output voltage and current limits are guaranteed for any appropriate combination of high and low inputs specified by the function table for the desired output.

## TYPES SN55122, SN75122 TRIPLE LINE RECEIVERS

#### SN55122, SN75122 absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage, V<sub>CC</sub> (see Note 1) Input voltage: R input . . . . . . A, B, or S input Output voltage Output current -55°C to 125°C . . . . . 0°C to 75°C SN75122 . . . . . . . . . . . . . $-65^{\circ}$ C to $150^{\circ}$ C 300°C 260°C SN55122, SN75122 recommended operating conditions MIN NOM MAX UNIT 4.75 5.25 V -500 High-level output current, IOH . . . . . . . . . . . . . . . μΑ Low-level output current, IOL 16 mΑ Operating free-air temperature, TA: SN55122 125 °C -55 SN75122 . . . . . . °C

## SN55122, SN75122 electrical characteristics over recommended operating free-air temperature range, VCC = 4.75 V to 5.25 V (unless otherwise noted)

	PARAMETER		Т	EST CONDITIONS	MIN	TYP	MAX	UNIT
VIH	High-level input voltage	A,B,R, or S			2			V
VIL	Low-level input voltage	A,B,R, or S					8.0	V
V <sub>T+</sub> -V <sub>T-</sub>	Hysteresis <sup>†</sup>	R	V <sub>CC</sub> = 5 V,	T <sub>A</sub> = 25°C	0.3	0.6		٧
VIK	Input clamp voltage	A,B, or S	V <sub>CC</sub> = 5 V,	I <sub>I</sub> = -12 mA			-1.5	V
V <sub>(BR)I</sub>	Input breakdown voltage	A,B, or S	V <sub>CC</sub> = 5 V,	I <sub>I</sub> = 10 mA	5.5			V
			V <sub>IH</sub> = 0 V,	$V_{1L} = 0.8 \text{ V}, I_{OH} = -500 \mu\text{A},$	2.6			
V	High-level output voltage		See Note 3		2.0			l v
Vон	rightever output vortage		$V_{I(A)} = 0 V$	$V_{I(B)} = 0 V, V_{I(S)} = 2 V,$	2.6			ľ
			V <sub>I(R)</sub> = 1.45 V	(See Note 4), $I_{OH} = -500 \mu\text{A}$	2.0			ł
			V <sub>IH</sub> = 2 V,	V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 16 mA,			0.4	
V	Low-level output voltage		See Note 3			0.4	l v	
VOL	Low-rever output vortage		$V_{I(A)} = 0 V$	$V_{I(B)} = 0 V, V_{I(S)} = 2 V,$			0.4	Ţ
			V <sub>I(R)</sub> = 1.45 V (See Note 5), I <sub>OL</sub> = 16 mA				0.4	
1	High-level input current	A,B, or S	V <sub>1</sub> = 4.5 V				40	μА
ΊΗ	nigh-lever input current	R	V <sub>I</sub> = 3.8 V				170	μΑ
l <sub>IL</sub>	Low-level input current	A,B, or S	V <sub>I</sub> = 0.4 V		-0.1		-1.6	mA
los	Short-circuit output current‡		V <sub>CC</sub> = 5 V,	T <sub>A</sub> = 25°C	-50		-100	mA
Icc	Supply current		V <sub>CC</sub> = 5.25 V		T		72	mA

 $<sup>^{\</sup>dagger}$ Hysteresis is the difference between the positive-going input threshold voltage,  $V_{T+}$ , and the negative-going input threshold voltage,  $V_{T-}$ . See Figure 4.

- NOTES: 1. Voltage values are with respect to network ground terminal.
  - The output voltage limits are quaranteed for any appropriate combination of high and low inputs specified by the function table for the desired output,
  - 4. Receiver input was at a high level immediately before being reduced to 1.45 V.
  - 5. Receiver input was at a low level immediately before being raised to 1.45 V.
  - For operation above 25°C free-air temperature, refer to the Dissipation Derating Curves in the Thermal Information section, which starts on page 18. In the J package, SN55122 chips are alloy-mounted; SN75122 chips are glass-mounted.




<sup>‡</sup>Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

## TYPES SN55121, SN55122, SN75121, SN75122 **DUAL LINE DRIVERS AND TRIPLE LINE RECEIVERS**

## SN55122, SN75122 switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_{A} = 25^{\circ} \text{ C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH Propagation delay time, low-to-high-level output from R input	See Figure 2		20	30	
tPHL Propagation delay time, high-to-low-level output from R input	See Figure 2		20	30	ns

### PARAMETER MEASUREMENT INFORMATION



TYPICAL CHARACTERISTICS

FIGURE 2-SN55122, SN75122 SWITCHING TIMES

NOTES: A. The pulse generators have the following characteristics:  $Z_{out} \approx 50~\Omega$ ,  $t_W$  = 200 ns, duty cycle = 50%.

T<sub>A</sub> = 25°C



-250

TEST CIRCUIT

#### SN55121, SN75121 **OUTPUT CURRENT vs OUTPUT VOLTAGE** -300V<sub>CC</sub> = 5 V $V_{1H} = 2 V$





FIGURE 3

#### SN55122, SN75122 **OUTPUT VOLTAGE vs INPUT VOLTAGE**

VOLTAGE WAVEFORMS



VOL

# TYPES SN55121, SN55122, SN75121, SN75122 DUAL LINE DRIVERS AND TRIPLE LINE RECEIVERS

#### TYPICAL APPLICATION DATA





FIGURE 5-SINGLE-ENDED PARTY LINE CIRCUITS



The high gain and built-in hysteresis of the SN55122 and SN75122 line receivers enable them to be used as Schmitt triggers in squaring up pulses.

FIGURE 6-PULSE SQUARING

## TYPES SN75123, SN75124 DUAL LINE DRIVER AND TRIPLE LINE RECEIVER

BULLETIN NO. DL-S 7412043, SEPTEMBER 1973-REVISED APRIL 1974


#### LINE CIRCUITS

- Meet IBM System 360 Input/Output Interface Specifications
- Operate from Single 5-V Supply
- TTL Compatible

#### additional features of SN75123 line driver

- Plug-In Replacement for Signetics 8T23
- 3.11-V Output at IOH = -59.3 mA
- Uncommitted Emitter-Follower Output Structure for Party-Line Operation
- Short-Circuit Protection
- AND-OR Logic Configuration


#### SN75123 J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



#### additional features of SN75124 line receiver

- Plug-In Replacement for Signetics 8T24
- Built-In Input Threshold Hysteresis
- High Speed . . . Typical Propagation Delay Time = 20 ns
- Independent Channel Strobes
- Input Gating Increases Application Flexibility

SN75124 J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



### description

The SN75123 dual line driver and the SN75124 triple line receiver are both specifically designed to meet the input/output interface specifications for IBM System 360. They are also compatible with standard TTL logic and supply voltage levels.

The low-impedance emitter-follower outputs of the SN75123 will drive terminated lines such as coaxial cable or twisted pair. Having the outputs uncommitted allows wired-OR logic to be performed in party-line applications. Output short-circuit protection is provided by an internal clamping network which turns on when the output voltage drops below approximately 1.5 volts. All of the inputs are in conventional TTL configuration and the gating can be used during power-up and power-down sequences to ensure that no noise is introduced to the line.

The SN75124 has receiver inputs with built-in hysteresis to provide increased noise margin for single-ended systems. An open line will affect the receiver input as would a low-level input voltage and the receiver input can withstand a level of -0.15 volt with power on or off. The other inputs are in TTL configuration. The S input must be high to enable the receiver input. Two of the line receivers have A and B inputs which, if both are high, will hold the output low. The third receiver has only an A input which, if high, will hold the output low.

## TYPES SN75123, SN75124 **DUAL LINE DRIVER AND TRIPLE LINE RECEIVER**

#### SN75123 FUNCTION TARLE

	0.47.					
		INP	UTS			OUTPUT
Α	В	С	D	E	F	Υ
Н	Н	Н	Н	X	X	Н
x	Х	Х	Х	Н	Н	н
A	LL (	L				
	COV	ЛВIN	;	_		


	high level
_ =	low level
Κ =	irrelevant

#### **SN75124 FUNCTION TABLE**


	INP	UTS		OUTPUT
Α	В†	R	S	Υ
Н	Н	Х	Х	L
X	X	L	Н	L
L	X	Н	Х	н
L	X	Х	L	н
X	L	Н	Х	н
ĺχ	L	Х	L	H

<sup>&</sup>lt;sup>†</sup>B input and last two lines of the function table are applicable to receivers 1 and 2 only.

## SN75123 schematic (each driver)



## SN75124 schematic (each receiver)



√/ . . . V<sub>CC</sub> bus

‡B input is provided on receivers 1 and 2 only Resistor values shown are nominal

#### SN75123 absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Continuous total dissipation at (or below) $25^{\circ}$ C free-air temperature (see Note 2) . . . . . . . . . SN75123 recommended operating conditions MIN NOM MAX UNIT Supply voltage, VCC 5.25 -100 mΑ °C 75

## SN75123 electrical characteristics, V<sub>CC</sub> = 4.75 V to 5.25 V, T<sub>A</sub> = 0°C to 75°C (unless otherwise noted)

	PARAMETER	7	FEST CONDITION	IS	MIN	TYP	MAX	UNIT
VIH	High-level input voltage				2			٧
VIL	Low-level input voltage						0.8	V
VIK	Input clamp voltage	V <sub>CC</sub> = 5 V,	I <sub>I</sub> = -12 mA				-1.5	٧
V <sub>(BR)I</sub>	Input breakdown voltage	V <sub>CC</sub> = 5 V,	1 <sub>1</sub> = 10 mA		5.5			٧
V	Lish lovel output voltess	V <sub>CC</sub> = 5 V,	V <sub>IH</sub> = 2 V,	T <sub>A</sub> ≈ 25°C	3.11			v
VOH	High-level output voltage	$I_{OH} = -59.3 \text{ mA},$	See Note 3	$T_A \approx 0^{\circ} \text{C to } 75^{\circ} \text{C}$	2.9			\
10	High-level output current	V <sub>CC</sub> = 5 V,	V <sub>IH</sub> = 4.5 V,	V <sub>OH</sub> = 2 V,	-100		-250	mA
ЮН	rigii-level output current	$T_A = 25^{\circ}C$ ,	See Note 3		100		-250	IIIA
$v_{OL}$	Low-level output voltage	V <sub>IL</sub> = 0.8 V,	$I_{OL} = -240  \mu A$ ,	See Note 3			0.15	٧
IO(off)	Off-state output current	V <sub>CC</sub> = 0,	VO = 3 V				40	μΑ
ΉΗ	High-level input current	V <sub>I</sub> = 4.5 V					40	μΑ
IΙL	Low-level input current	V <sub>I</sub> = 0.4 V			-0.1		-1.6	mA
los	Short-circuit output current ‡	V <sub>CC</sub> = 5 V,	T <sub>A</sub> = 25°C				-30	mA
1	Supply current, outputs high	V <sub>CC</sub> = 5.25 V,	All inputs at 2 V,				28	mA
ICCH	Supply current, outputs high	Outputs open					28	mA
1	Supply current, outputs low	V <sub>CC</sub> = 5.25 V,	All inputs at 0.8	V,			60	
CCL	Supply current, outputs low	Outputs open					60	mA

<sup>‡</sup> Not more than one output should be shorted at a time.

## SN75123 switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tpLH Propagation delay time, low-to-high-level output	$R_L = 50 \Omega$ , $C_L = 15 pF$ ,		12	20	
tPHL Propagation delay time, high-to-low-level output	See Figure 1		12	20	ns
tpLH Propagation delay time, low-to-high-level output	$R_L = 50 \Omega$ , $C_L = 100 pF$ ,		20	35	
tPHL Propagation delay time, high-to-low-level output	See Figure 1		15	25	ns

NOTES: 1. Voltage values are with respect to network ground terminal.

- 2. For operation above 25° C free-air temperature, refer to the Dissipation Derating Curves in the Thermal Information section, which starts on page 18. In the J package, SN75123 chips are glass-mounted.
- The output voltage and current limits are guaranteed for any appropriate combination of high and low inputs specified by the function table for the desired output,

## **TYPE SN75124** TRIPLE LINE RECEIVER

#### SN75124 absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage, V<sub>CC</sub> (see Note 1) . . 7 V 6 V A, B, or S input . . . . . . . . . . . . . . . . . Output voltage Output current Continuous total dissipation at (or below) 25°C free-air temperature (see Note 4) . . . . . . . . . . . . 0°C to 75°C $-65^{\circ}$ C to $150^{\circ}$ C Lead temperature 1/16 inch from case for 60 seconds: J package . . . . . . . . . . . . 260°C Lead temperature 1/16 inch from case for 10 seconds: N package . . . . . . . . . . SN75124 recommended operating conditions NOM MAX UNIT MIN Supply voltage, V<sub>CC</sub> . . . . . . . 5.25 v

#### Low-level output current, IOL . . . . . . . . . . . . 75 °C SN75124 electrical characteristics, V<sub>CC</sub> = 4.75 V to 5.25 V, T<sub>A</sub> = 0°C to 75°C (unless otherwise noted)

	PARAMETER			TEST CONDITION	IS	MIN	TYP	MAX	UNIT
V	High-level input voltage	A,B, or S				2			v
VIH	mign-iever input vortage	R				1.7			L v
V	Low-level input voltage	A,B, or S						0.8	v
VIL	Low-level input voltage	R						0.7	
$v_{T^+} - v_{T^-}$	Hysteresis <sup>†</sup>	R	V <sub>CC</sub> = 5 V,	T <sub>A</sub> = 25°C		0.2	0.4		٧
VIK	Input clamp voltage	A,B, or S	V <sub>CC</sub> = 5 V,	I <sub>I</sub> = -12 mA				-1.5	V
V <sub>(BR)I</sub>	Input breakdown voltage	A,B, or S	V <sub>CC</sub> = 5 V,	I <sub>j</sub> = 10 mA		5.5			V
v <sub>OH</sub>	High-level output voltage		V <sub>IH</sub> = V <sub>IH</sub> min, See Note 3	V <sub>I</sub> L = V <sub>I</sub> Lmax,	I <sub>OH</sub> = -800 μA,	2.6			v
V <sub>OL</sub>	Low-level output voltage		V <sub>IH</sub> = V <sub>IH</sub> min, See Note 3	V <sub>IL</sub> = V <sub>IL</sub> max,	I <sub>OL</sub> = 16 mA,			0.4	V
1.	Input current at		V <sub>I</sub> = 7 V					5	
Ц	maximum input voltage	R	V <sub>I</sub> = 6 V,	V <sub>CC</sub> = 0				5	mA
Lee	Ui-b I-val i-val	A,B, or S	V <sub>I</sub> = 4.5 V	,				40	
ΉΗ	High-level input current	R	V <sub>I</sub> = 3.11 V					170	μA
IIL	Low-level input current	A,B, or S	V <sub>1</sub> = 0.4 V			-0.1		-1.6	mA
los	Short-circuit output current	F	V <sub>CC</sub> = 5 V,	T <sub>A</sub> = 25°C		-50		-100	mA
¹cc	Supply current		V <sub>CC</sub> = 5.25 V					72	mA

<sup>†</sup>Hysteresis is the difference between the positive-going input threshold voltage, V<sub>T+</sub>, and the negative-going input threshold voltage, V<sub>T-</sub>. See Figure 4.

## SN75124 switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ} \text{ C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tpLH Propagation delay time, low-to-high-level output from R input	See Figure 2		20	30	ns
tPHL Propagation delay time, high-to-low-level output from R input	See Figure 2		20	30	115

NOTES: 1. Voltage values are with respect to network ground terminal.

- 3. The output voltage and current limits are guaranteed for any appropriate combination of high and low inputs specified by the function table for the desired output.
- 4. For operation above 25°C free-air temperature, refer to the Dissipation Derating Curves in the Thermal Information section, which starts on page 18. In the J package, SN75124 chips are glass-mounted

-800

16

μΑ

mΑ

<sup>\*</sup>Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

# TYPES SN75123, SN75124 DUAL LINE DRIVER AND TRIPLE LINE RECEIVER

## PARAMETER MEASUREMENT INFORMATION




FIGURE 1-SN75123 SWITCHING TIMES





FIGURE 2-SN75124 SWITCHING TIMES

NOTES: A. The pulse generator has the following characterisitcs: Z  $_{out}$  pprox 50  $\Omega$ , t  $_{W}$  = 200 ns, duty cycle = 50%.

B. C<sub>L</sub> includes probe and jig capabitance.

## TYPES SN75123, SN75124 **DUAL LINE DRIVER AND TRIPLE LINE RECEIVER**



TYPICAL APPLICATION DATA




FIGURE 5-UNBALANCED LINE COMMUNICATION USING '123 AND '124

## INTERFACE CIRCUITS

## TYPES SN75125, SN75127 SEYEN-CHANNEL LINE RECEIVERS

BULLETIN NO. DL-S 7712457, JANUARY 1977


### Meets IBM 360/370 I/O Specification

- Input Resistance . . . 7 k $\Omega$  to 20 k $\Omega$
- Output Compatible with DTL or TTL
- Schottky-Clamped Transistors<sup>†</sup>
- Operates from Single 5-V Supply
- High Speed . . . Low Propagation Delay
- Ratio Specification for Propagation Delay Time, Low-to-High/High-to-Low
- Seven Channels in one 16-Pin Package
- Standard V<sub>CC</sub> and Ground Positioning on SN75127


### description

The SN75125 and SN75127 are monolithic sevenchannel line receivers designed to satisfy the requirements of the IBM System 360/370 input/output interface specifications. Special low-power design and Schottky clamped transistors allow for low supplycurrent requirements while maintaining fast switching speeds and high-current TTL outputs. The SN75125 and SN75127 are characterized for operation from 0°C to 70°C.


#### SN75125 J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



#### SN75127 J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



## schematic (each receiver)



## TYPES SN75125, SN75127 SEVEN-CHANNEL LINE RECEIVERS

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Input voltage range: SN75125
SN75127
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2)
Operating free-air temperature range $\dots \dots \dots$
Storage temperature range
Lead temperature 1/16 inch from case for 60 seconds: J package
Lead temperature 1/16 inch from case for 10 seconds: N package

NOTES: 1. All voltage values are with respect to network ground terminal

### recommended operating conditions

										MIN	NOM	MAX	UNIT
Supply voltage, VCC										. 4.5	5	5.5	V
High-level output current, IOH .												-0.4	mΑ
Low-level output current, IOL												16	mΑ
Operating free-air temperature, TA	_	_								. 0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	;	MIN	TYP <sup>†</sup>	MAX	UNIT
VIH	High-level input voltage			1.7			V
VIL	Low-level input voltage					0.7	V
VoH	High-level output voltage	V <sub>CC</sub> = 4.5 V, V <sub>IL</sub> = 0.7 V,	I <sub>OH</sub> = -0.4 mA	2.4	3.1		V
VOL	Low-level output voltage	V <sub>CC</sub> = 4.5 V, V <sub>IH</sub> = 1.7 V,	I <sub>OL</sub> = 16 mA		0.4	0.5	V
ΊΗ	High-level input current	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 3.11 V			0.3	0.42	mA
Iμ	Low-level input current	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0.15 V				-0.24	mA
los	Short-circuit output current <sup>‡</sup>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0		-18		-60	mA
rı	Input resistance	V <sub>CC</sub> = 4.5 V, 0 V, or open, ΔV <sub>I</sub> = 0.15 V to 4.15 V		7		20	kΩ
	Supply suggest	V <sub>CC</sub> = 5.5 V, I <sub>OH</sub> = -0.4 mA, All inputs at 0.7 V			15	25	mA
Icc	Supply current	V <sub>CC</sub> = 5.5 V, I <sub>OL</sub> = 16 mA, All inputs at 4 ¥			28	47	mA

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ} \text{C}$ .


## switching characteristics, VCC = 5 V, TA = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output		7	14	25	ns
tPHL.	Propagation delay time, high-to-low-level output	1	10	18	30	ns
tPLH tPHL	Ratio of propagation delay times	R <sub>L</sub> = 400 $\Omega$ , C <sub>L</sub> = 50 pF, See Figure 1	0,5	0.8	1.3	ns
<sup>t</sup> TLH	Transition time, low-to-high-level output	1	1	7	12	ns
<sup>†</sup> THL	Transition time, high-to-low-level output	1	1	3	12 -	ns

For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in the Thermal Information Section, which starts on page 18. In the J package, SN75125 and SN75127 chips are glass-mounted.

<sup>&</sup>lt;sup>‡</sup>Not more than one output should be shorted at a time.

## PARAMETER MEASUREMENT INFORMATION




#### **VOLTAGE WAVEFORMS**

#### FIGURE 1

NOTES: A. The pulse generator has the following characteristics:  $\rm Z_{out} \approx 50~\Omega$ , PRR = 5 MHz.

- B. C<sub>L</sub> includes probe and jig capacitance.
- C. All diodes are 1N3064 or equivalent.

## TYPICAL CHARACTERISTICS



5 V<sub>CC</sub> = 5.5 V V<sub>CC</sub> = 5.5 V V<sub>CC</sub> = 4.5 V


**VOLTAGE TRANSFER CHARACTERISTICS** 


FIGURE 2


FIGURE 3

## TYPES SN75125, SN75127 SEVEN-CHANNEL LINE RECEIVERS

## TYPICAL CHARACTERISTICS







## FUTURE PRODUCT TO BE ANNOUNCED

## TYPE SN75126 SINGLE-ENDED LINE DRIVER

JANUARY 1977

- Meets IBM System 360/370 Input/Output Interface Specifications (GA22-6974-3)
- TTL and CMOS Input Compatibility
- Party-Line Operation
- 3.11-V Min Output at IOH = -60 mA
- Schottky Circuitry

### description

The SN75126 is a line driver that meets IBM System 360/370 I/O Specification GA22-6974-3. Schottky-diode-clamped transistors<sup>†</sup> are used for fast switching speeds. It has a guaranteed output of 3.11 volts minimum at an  $I_{OH}$  of -60 mA.

The SN75126 will be characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C.

packages: J or N dual-in-line package

## INTERFACE **CIRCUITS**

## TYPES SN75128, SN75129 **EIGHT-CHANNEL LINE RECEIVERS**


BULLETIN NO. DL-S 7712457, JANUARY 1977

- Meets IBM 360/370 I/O Specification
- Input Resistance . . . . . 7 k $\Omega$  to 20 k $\Omega$
- Output Compatible with DTL or TTL
- Schottky-Clamped Transistors<sup>†</sup>
- Operates from a Single 5-Volt Supply
- High-Speed . . . Low Propagation Delay
- Ratio Specification . . . tpi H/tpHI
- Common Strobe for Each Group of Four Receivers
- SN75128 Strobe . . . Active-High SN75129 Strobe . . . Active-Low


## description

The SN75128 and SN75129 are eight-channel line receivers designed to satisfy the requirements of the input-output interface specification for IBM 360/370. Both devices feature common strobes for each group of four receivers. The SN75128 has an active-high strobe; the SN75129 has an active-low strobe. Special design and Schottky-diode-clamped transistors<sup>†</sup> allow low supply-current requirements while maintaining fast switching speeds and highcurrent TTL outputs. The SN75128 and SN75129 are characterized for operation from 0°C to 70°C.

#### SN75128 J OR N DUAL IN-LINE PACKAGE (TOP VIEW)




#### SN75129 J OR N DUAL IN-LINE PACKAGE (TOP VIEW)



## TYPES SN75128, SN75129 **EIGHT-CHANNEL LINE RECEIVERS**

#### schematic (each receiver)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

5	Supply voltage, VCC (see Note 1)
	A input voltage range
S	Strobe input voltage
(	Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2)
(	Operating free-air temperature range
S	Storage temperature range
L	ead temperature 1/16 inch from case for 60 seconds: J package
L	Lead temperature 1/16 inch from case for 10 seconds: N package $\dots \dots \dots$

- NOTES: 1. All voltage values are with respect to network ground terminal.
  - 2. For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in the Thermal Information section, which starts on page 18. In the J package, SN75128 and SN75129 chips are glass-mounted.

## recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, VCC		5.5	5.5	V
High-level output current, IOH			-0.4	mΑ
Low-level output current, IOL			16	mΑ
Operating free-air temperature, $T_A$	. 0		70	°C

# TYPES SN75128, SN75129 EIGHT-CHANNEL LINE RECEIVERS

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)


	PARAMETER			TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT	
VIH	High-level input voltage	1	Α		1.7			V	
νін	nigh-level input voltage		S		2			ľ	
\/	Low-level input voltage		Α				0.7	V	
VIL	Low-level input voltage	Γ	S				0.7	1 ° _	
Voн	High-level output voltage			$V_{CC} = 4.5 \text{ V},  V_{IL} = 0.7 \text{ V},  I_{OH} = -0.4 \text{ mA}$	2.4	3.1		V	
VOL	Low-level output voltage			V <sub>CC</sub> = 4.5 V, V <sub>IH</sub> = 1.7 V, I <sub>OL</sub> = 16 mA		0.4	0.5	V	
VIK	Input clamp voltage		S	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.5	V	
Чн	High-level input current		Α	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 3.11 V		0.3	0.42	mΑ	
'IH	righ-level input current		S	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 2.7 V			20	μΑ	
1	Low-level input current		Α	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0.15 V			-0.24	^	
l IIL	Low-level input current	Γ	S	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0.4 V			-0.4	mΑ	
los	Short-circuit output current‡			$V_{CC} = 5.5 \text{ V},  V_{O} = 0$	-18		-60	mΑ	
rı	Input resistance			$V_{CC} = 4.5 \text{ V}, 0 \text{ V}, \text{ or open}; \qquad \Delta V_{I} = 0.15 \text{ V to } 4.15 \text{ V}$	/ 7		20	kΩ	
		SN751	28	V <sub>CC</sub> = 5.5 V, Strobe at 2.4 V, All A inputs at 0.7 V		19	31		
lan	ICC Supply current		29	V <sub>CC</sub> = 5.5 V, Strobe at 0.4 V, All A inputs at 0.7 V		19	31	1	
¹cc	Supply culterit	SN751	28	V <sub>CC</sub> = 5.5 V, Strobe at 2.4 V, All A inputs at 4 V		32	53	mA	
		SN751	29	V <sub>CC</sub> = 5.5 V, Strobe at 0.4 V, All A inputs at 4 V		32	53		

 $<sup>^{\</sup>dagger}$ AII typical values are at  $V_{CC}$  = 5 V,  $T_{A}$  = 25 $^{\circ}$ C.

## switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER		FROM	TEST CONDITIONS	SN75128			SN75129			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	CIVIT
<sup>t</sup> PLH	Propagation delay time, high-to-low-level output	А		7	14	25	7	14	25	ns
<sup>t</sup> PHL	Propagation delay time, low-to-high-level output		R <sub>L</sub> = 400 Ω,	10	18	30	10	18	30	ns
<sup>t</sup> PLH	Propagation delay time, high-to-low-level output	s			26	40		20	35	ns
<sup>t</sup> PHL	Propagation delay time, low-to-high-level output		C <sub>I</sub> = 50 pF,		22	35		16	30	ns
tPLH tPHL	Ratio of propagation delay times	А	See Figure 1	0.5	0.8	1.3	0.5	0.8	1.3	
tTLH	Transition time, low-to-high-level output	See rigule r	1	7	12	1	7	12	ns	
tTHL	Transition time, high-to-low-level output		1	3	12	1	3	12	ns	

## PARAMETER MEASUREMENT INFORMATION



TENTATIVE DATA SHEET

177

This document provides tentative information on a new product. Texas Instruments reserves the right to change specifications for this product in any manner without notice.

## TEXAS INSTRUMENTS


POST OFFICE BOX 5012 . DALLAS, TEXAS 75222

107

<sup>‡</sup>Not more than one output should be shorted at a time.

### TYPES SN75128, SN75129 **EIGHT-CHANNEL LINE RECEIVERS**

### TYPICAL CHARACTERISTICS






FIGURE 2

INPUT CURRENT


INPUT VOLTAGE, A INPUTS 0.4 V<sub>CC</sub> = 5V No Load  $T_A = 25^{\circ}C$ I - Input Current-mA 0.3 0.2 0.1

2

V<sub>I</sub>-Input Voltage-V

FIGURE 4

3



0

0

1

### INTERFACE **CIRCUITS**

### **TYPE SN75136** QUADRUPLE BUS TRANSCEIVER WITH 3-STATE OUTPUTS

J OR N

**DUAL-IN-LINE PACKAGE (TOP VIEW)** 

BULLETIN NO. DL-S 7712485, JANUARY 1977


- P-N-P Inputs for Minimal Input Loading (200 µA Maximum)
- High-Speed Schottky Circuitry<sup>†</sup>
- 3-State Outputs for Driver and Receiver
- Party-Line (Data-Bus) Operation
- Single 5-V Supply
- 40-mA Current Sink Capability (Driver)
- Designed to be Functionally Interchangeable with Signetics N8T26

### description

The SN75136 is a quadruple transceiver utilizing Schottky-diode-clamped transistors.† Both the driver and receiver have three-state outputs. With p-n-p inputs, the input loading is minimized to a maximum input current of 200 µA.

The SN75136 is characterized for operation from 0°C to 70°C.

### schematics of inputs and outputs



### **FUNCTION TABLE (DRIVER)**

IN	PUT	OUTPUT
D	DE	В
L	Н	н
н	н	L
х	L	z

### FUNCTION TABLE (RECEIVER)

		DEE (
IN	PUT	OUTPUT
В	RE	R
L	L	н
н	L	L
X	н	z

H = high level, L = low level, X = irrelevant, Z = high impedance

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)	7 V
Input voltage	5.5 V
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2):	N package 1150 mW
	J package 1025 mW
Operating free-air temperature range	0°C to 70°C
Storage temperature range	
Lead temperature 1/16 inch from case for 60 seconds: J package	300°C
Lead temperature 1/16 inch from case for 10 seconds: N package	260°C

NOTES: 1. Voltage values are with respect to network ground terminal.

2. For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in the Thermal Information Section, which starts on page 18. In the J package, SN75136 chips are glass-mounted.

### TENTATIVE DATA SHEET

177

This document provides tentative information on a new product. Texas Instruments reserves the right to change specifications for this product in any manner without notice.

### TEXAS INSTRUMENTS

POST OFFICE BOX 5012 . DALLAS, TEXAS 75222

†Integrated Schottky-Barrier diodeclamped transistor is patented by Texas Instruments. U.S. Patent Number 3,463,975.

### **TYPE SN75136** QUADRUPLE BUS TRANSCEIVER WITH 3-STATE OUTPUTS

### recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.75	5	5.25	٧
High-level output current, IOH	Driver			-10	
High-level output current, IOH	Receiver			-2	1 ""
	Driver			40	mA mA
Low-level output current, IOL	Receiver			16	1 ""A
Operating free-air temperature, TA	-	0	70	°C	

### electrical characteristics over recommended operating free-air temperature and supply voltage ranges (unless otherwise noted)

	PARAMETER		Т	EST CONDITION	NS	MIN	TYP <sup>†</sup>	MAX	UNIT
VIH	High-level input voltage	B, D, DE, RE				2			V
VIL	Low-level input voltage	B, D, DE, RE						0.85	V
VIK	Input clamp voltage	B, D, DE, RE	I <sub>I</sub> ≈ -5 mA					-1	V
VOH	High-level output voltage	В	V <sub>IH</sub> = 2 V,	V <sub>IL</sub> = 0.85 V,	I <sub>OH</sub> = -10 mA	2.6	3.1		V
۷ОН		R	V <sub>IL</sub> = 0.85 V,	1 <sub>OH</sub> = -2 mA		2.6	3.1		1 *
VOL	Low-level output voltage	В	V <sub>IH</sub> = 2 V,	I <sub>OL</sub> = 40 mA				0.5	V
VOL		R	V <sub>IH</sub> = 2 V,	V <sub>IL</sub> = 0.85 V,	I <sub>OL</sub> = 16 mA			0.5	7 °
10-	Off-state (high-impedance	B, R	DE at 0.85 V	RE at 2 V,	V <sub>O</sub> = 2.6 V			100	μА
loz	state) output current	R	RE at 2 V,	V <sub>O</sub> = 0.5 V				-100	] "~
ΊΗ	High-level input current	D, DE, RE	V <sub>I</sub> = 5.25 V					25	μΑ
11L	Low-level input current	B, D, DE, RE	V <sub>I</sub> = 0.4 V					-200	μΑ
1	Short-circuit output current §	В	V <sub>CC</sub> = 5.25 V			-50		-150	- A
los	Short-circuit output currents	R	vCC - 5.25 v			-30		<b>-75</b>	mA
Icc	Supply current		V <sub>CC</sub> = 5.25 V,	No load				87	mA

 $<sup>^{\</sup>dagger}$ All typical values are at  $T_A = 25^{\circ}$ C and  $V_{CC} = 5$  V.

### switching characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C

	PARAMETER	FROM	то	TEST CON	IDITIONS	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output	_	R	C 20 - F	See Figure 1		8	18	ns
tPHL	Propagation delay time, high-to-low-level output	B R C <sub>L</sub> = 30 pF, See		See Figure 1		7	14	] '''	
tPLH	Propagation delay time, low-to-high-level output	_	D B	C <sub>L</sub> = 300 pF,	See Figure 2		11	20	ns
tPHL	Propagation delay time, high-to-low-level output	]			See Figure 2		16	24	'''
<sup>t</sup> PLZ	Output disable time from low level	RE	RE R	C <sub>1</sub> = 30 pF.	See Figure 3		16	24	ns
tPZL	Output enable time to low level	, ne	"	CL = 30 pr,	Upr, See Figure 3		15	30	] '''
tPLZ	Output disable time from low level	DE		B C <sub>L</sub> = 300 pF,	See Figure 4		9	24	ns
tPZL	Output enable time to low level	1 5	"		See Figure 4		31	38	1 "

<sup>§</sup>Only one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

# TYPE SN75136 QUADRUPLE BUS TRANSCEIVER WITH 3-STATE OUTPUTS

### PARAMETER MEASUREMENT INFORMATION




FIGURE 1-PROPAGATION DELAY TIMES FROM BUS TO RECEIVER OUTPUT





FIGURE 2-PROPAGATION DELAY TIMES FROM DRIVER INPUT TO BUS

- NOTES: A. The pulse generator in Figures 1 and 2 has the following characteristics: PRR = 10 MHz, duty cycle = 50%,  $Z_{out} \approx 50~\Omega$ .
  - B. All inputs and outputs not shown are open,
  - C. C<sub>L</sub> includes probe and jig capacitance,
  - D. All diodes are 1N916 or 1N3064.

### **TYPE SN75136** QUADRUPLE BUS TRANSCEIVER WITH 3-STATE OUTPUTS

### PARAMETER MEASUREMENT INFORMATION



**VOLTAGE WAVEFORMS** FIGURE 3-RECEIVER ENABLE AND DISABLE TIMES




FIGURE 4-DRIVER ENABLE AND DISABLE TIMES

NOTES: A. The pulse generator in Figures 3 and 4 has the following characteristics: PRR = 5 MHz, duty cycle = 50%,  $Z_{out} \approx 50~\Omega_{\star}$ 

- B. All inputs and outputs not shown are open.
- C.  $C_L$  includes probe and jig capacitance.
- D. All diodes are 1N916 or 1N3064.

### INTERFACE CIRCUITS

## TYPES SN55138, SN75138 QUADRUPLE BUS TRANSCEIVERS

BULLETIN NO. DL-S 7712046, SEPTEMPER 1973 - REVISED JANUARY 1977

- Single 5-V Supply
- High-Input-Impedance, High-Threshold Receivers
- Common Driver Strobe
- TTL/DTL Compatible Driver and Strobe Inputs with Clamp Diodes


### description

The SN55138 and SN75138 quad bus transceivers are designed for two-way data communication over single-ended transmission lines. Each of the four identical channels consists of a driver with TTL inputs and a receiver with a TTL output. The driver output is of the open-collector type, and is designed to handle loads of up to 100 milliamperes (50 ohms to 5 volts). The receiver input is internally connected to the driver output, and has a high impedance to minimize loading of the transmission line. Because of the high driver-output current and the high receiver-input impedance, a very large number (typically hundreds) of transceivers may be connected to a single data bus.

The receiver design also features a threshold of 2.3 volts (typical), providing a wider noise margin than would be possible with a receiver having the usual TTL threshold. A strobe turns off all drivers (high impedance) but does not affect receiver operation. These circuits are designed for operation from a single five-volt supply and include a provision to minimize loading of the data bus when the power-supply voltage is zero. The SN55138 is characterized for operation over the full military temperature range of -55°C to 125°C; the SN75138 is characterized for operation from 0°C to 70°C.

- High-Speed Operation
- 100-mA Open-Collector Driver Outputs
- Four Independent Channels
- TTL Compatible Receiver Output
- Available in Plastic or Ceramic 16-Pin Dual-In-Line Packages

J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



### FUNCTION TABLE

INP	JTS	OUT	PUTS
S	D	В	R
L	Н	L	Н
L	L	Н	L

### FUNCTION TABLE (RECEIVING)

	NPUT	s	OUTPUT
S	В	R	
Н	Н	X	L
Н	L	Х	н

H = high level, L = low level, X = irrelevant

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

		SN55138	SN75138	UNIT
Supply voltage, V <sub>CC</sub> (see Note 1)		7	7	V
Input voltage		5.5	5.5	V
Low-level output current into the driver output		150	150	mA
Continuous total dissipation at (or below)	J package	1375	1025	mW
25°C free-air temperature (see Note 2)	N package		7 5.5 150	mvv
Operating free-air temperature range		-55 to 125	0 to 70	°C
Storage temperature range		-65 to 150	-65 to 150	°C
Lead temperature 1/16 inch from case for 60 seconds: J package		300	300	°c
Lead temperature 1/16 inch from case for 10 seconds: N package			260	°c

NOTES: 1. Voltage values are with respect to both ground terminals connected together.

 For operation above 25°C free-air temperature, refer to the Dissipation Derating Curves in the Thermal Information section, which starts on page 18. In the J package, SN55138 chips are alloy-mounted; SN75138 chips are glass-mounted.

### recommended operating conditions

		SN55138 SN75138						
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.5	5	5.5	4.75	5	5.25	V
	Driver output			100			100	
Low-level output current, IOL	Receiver output			16			16	mA
High-level output current, IOH	Receiver output			-400			-400	μΑ
Operating free-air temperature, TA		-55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DADAMET	- п	TECT COL	NDITIONS†	- 1	SN5513	3		N7513	8	UNIT
	PARAMETE	:H	TEST CON	NDITIONS .	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level	Driver or strobe			2			2			v
VIH	input voltage	Receiver			3.2			2.9			ľ
VIL	Low-level	Driver or strobe					0.8			0.8	v
VIL	input voltage	Receiver					1.5			1.8	ľ
VIK	Input clamp voltage	Driver or strobe	V <sub>CC</sub> = MIN,	$I_1 = -12 \text{ mA}$			-1.5			-1.5	V
Voн	High-level output voltage	Receiver	V <sub>CC</sub> = MIN,	,.	2.4	3.5		2.4	3.5		٧
	output voitage		V <sub>IL(R)</sub> = V <sub>IL</sub> max								
VOL	Low-level	Driver	$V_{CC} = MIN,$ $V_{IL(S)} = 0.8 V,$	$V_{IH(D)} = 2 V$ , $I_{OL} = 100 \text{ mA}$			0.45			0.45	
VOL	output voltage	Receiver		$V_{IH(R)} = V_{IH min}$			0.4			0.4	\ \ \
ŧ <sub>1</sub>	Input current at maximum input voltage	Driver or strobe	V <sub>CC</sub> = MAX,	V <sub>I</sub> = V <sub>CC</sub>			1			1	mA
	High-level	Driver or strobe	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 2.4 V			40			40	
ЧН	input current	Receiver	$V_{CC} = 5 V$ , $V_{I(S)} = 2 V$	$V_{I(R)} = 4.5 V,$		25	300		25	300	μА
	1	Driver or strobe		V <sub>1</sub> = 0.4 V		-1	-1.6		-1	-1.6	mA
ΊL	Low-level input current	Receiver		$V_{I(R)} = 0.45 V,$			-50			-50	μА
	Input current with power off	Receiver	V <sub>CC</sub> = 0,	V <sub>1</sub> = 4.5 V		1.1	1.5		1.1	1.5	mA
los	Short-circuit output current §	Receiver	V <sub>CC</sub> = MAX		-20		-55	-18		-55	mA
		All driver outputs low	V <sub>I(S)</sub> = 0.8 V	V <sub>1(D)</sub> = 2 V,		50	65		50	65	
<sup>1</sup> cc	Supply current	All driver outputs high	V <sub>CC</sub> = MAX, V <sub>I(S)</sub> = 2 V, Receiver outputs of	V <sub>1(R)</sub> = 3.5 V,		42	55		42	55	mA

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. Parenthetical letters D, B, and S used with V<sub>I</sub> refer to the driver input, receiver input, and strobe input, respectively.

 $<sup>^{\</sup>ddagger}$ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}$ C.


<sup>§</sup> Not more than one output should be shorted at a time.


### switching characteristics, VCC = 5 V, $T_A = 25^{\circ}C$


PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CO	TEST CONDITIONS				UNIT
t <sub>PLH</sub>	Driver	Driver	C <sub>L</sub> = 50 pF,			15	24	
tPHL.	Driver	Driver		$R_L = 50 \Omega$ ,		14	24	ns
tPLH .	Strobe	Driver	See Figure 1			18	28	
t <sub>PHL</sub>	Strope	Driver				22	32	ns
tPLH	Receiver	Receiver	C <sub>L</sub> = 15 pF,	$R_L = 400 \Omega$ ,		7	15	I
tPHL	neceiver	neceiver	See Figure 2			8	15	ns


 $<sup>\</sup>P_{\text{tp}_{LH}} \equiv \text{propagation delay time, low-to-high-level output}$   $\text{tp}_{\text{HL}} \equiv \text{propagation delay time, high-to-low-level output}$ 

### schematics of inputs and outputs












### PARAMETER MEASUREMENT INFORMATION









### FIGURE 2-PROPAGATION DELAY TIMES FROM RECEIVER INPUT

- NOTES: A. Input pulses are supplied by generators having the following characteristics:  $t_W = 100$  ns, PRR = 1 MHz,  $t_f \le 10$  ns,  $Z_{out} \approx 50 \ \Omega$ .
  - B.  $C_L$  includes probe and jig capacitance.
  - C. All diodes are 1N916 or 1N3064.

973

D. When testing driver input (solid line) strobe must be low; when testing strobe input (dashed line) driver input must be high.

# TYPICAL APPLICATION DATA



TYPICAL VOLTAGE WAVEFORMS

FIGURE 3-POINT-TO-POINT COMMUNICATION OVER 50 FEET OF TWISTED PAIR AT 5 MHz




FIGURE 4-PARTY-LINE COMMUNICATION ON 500 FEET OF TWISTED PAIR AT 1 MHz








FIGURE 5-POINT-TO-POINT COMMUNICATION OVER 1000 FEET OF COAX AT 1 MHz


### TYPICAL CHARACTERISTICS†



























<sup>&</sup>lt;sup>†</sup>Data for temperatures below 0°C and above 70°C is applicable to SN55138 circuits only.


### TYPICAL CHARACTERISTICS<sup>†</sup>























<sup>&</sup>lt;sup>†</sup>Data for temperatures below 0°C and above 70°C is applicable to SN55138 circuits only.

# TYPES SN55140, SN55141, SN55142, SN55143, SN75140, SN75141, SN75142, SN75143 DUAL LINE RECEIVERS

BULLETIN NO. DL-S 7712456, JANUARY 1977

### features common to all eight types

- Single 5-V Supply
- ± 100 mV Sensitivity
- For Applications As: Single-Ended Line Receiver Gated Oscillator Level Comparator

### features of '140 and '141

- Common Reference Pin
- Common Strobe
- '141 Has Diode-Protected Input Stage for Power-Off Condition


Adjustable Reference Voltage

- TTL Outputs
- TTL-Compatible Strobe
- Designed for Party-Line (Data-Bus) Applications

### features of '142 and '143

- Individual Reference Pins
- Common and Individual Strobes
- Internal 2.5-Volt Reference Available
- '143 Has Diode-Protected Input Stage for Power-Off Condition

SN55140, SN55141 . . .
JG DUAL-IN-LINE PACKAGE
SN75140, SN75141 . . .
JG OR P DUAL-IN-LINE PACKAGE



SN55142, SN55143 . . . J DUAL-IN-LINE PACKAGE
SN75142, SN75143 . . . J OR N DUAL-IN-LINE PACKAGE
(TOP VIEW)

# VCC OUTPUT STRB REF REF GEN INPUT 1 13 12 11 10 9 8 REF GEN INPUT REF GEN INPUT OUTPUT STRB STRB NC NC 1 LINE GND LI

NC-No internal connection

### '142, '143 FUNCTION TABLE (EACH RECEIVER)

LINE INPUT	INDIVIDUAL STROBE	COMMON STROBE	ОИТРИТ
$\leq V_{ref} - 100 \text{ mV}$	L	L	Н
≥ V <sub>ref</sub> + 100 mV	×	×	L
×	н	×	L
×	×	н	L

H = high level, L = low level, X = irrelevant

### description

Each of these devices consists of a dual single-ended line receiver with TTL-compatible strobes and outputs. The reference voltage (switching threshold) is applied externally and can be adjusted from 1.5 volts to 3.5 volts, making it possible to optimize noise immunity for a given system design. A 2.5-volt internal reference is available for use on the '142 and '143. Due to its low input current (less than 100 microamperes), it is ideally suited for party-line (bus-organized) systems.

The '140 has a common reference voltage pin and a common strobe. The '141 is the same as the '140 except that the input stage is diode protected. Each receiver of the '142 has an individual reference voltage pin and an individual strobe, and the dual receiver has a common strobe as well. The '143 is the same as the '142 except that the input stage is diode protected. The internal reference voltage of the '142 and '143 can be externally adjusted with a single resistor from 1.5 volts to 3.5 volts.


### '140, '141 FUNCTION TABLE (EACH RECEIVER)

(LAGITILOLIVEII)										
LINE INPUT	STROBE	OUTPUT								
< V <sub>ref</sub> − 100 mV	L	Н								
≥ V <sub>ref</sub> + 100 mV	x	L								
X	н	L								

H = high level, L = low level, X = irrelevant

# TYPES SN55140, SN55141, SN55142, SN55143, SN75140, SN75141, SN75142, SN75143 DUAL LINE RECEIVERS

### schematic (each receiver)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Reference input voltage, V <sub>ref</sub>
Line input voltage with respect to ground
Line input voltage with respect to $V_{ref}$
Strobe input voltage
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2)
Operating free-air temperature range: SN55' Circuits
SN75' Circuits
Storage temperature range
Lead temperature 1/16 inch from case for 60 seconds: J or JG package
Lead temperature 1/16 inch from case for 10 seconds: N or P package

NOTES: 1. Unless otherwise specified, voltage values are with respect to network ground terminal.

2. For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in the Thermal Information section, which starts on page 18. In the J and JG packages, these chips are glass-mounted.

### recommended operating conditions

	SN5	SN55' CIRCUITS			SN75" CIRCUITS				
	MIN	NOM	MAX	MIŅ	NOM	MAX	UNIT		
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.5	5	5.5	٧		
Reference input voltage, V <sub>ref</sub>	1.5		3.5	1,5		3.5	V		
Input voltage, line or strobe, V <sub>I</sub>	0		5.5	0		5.5	V		
Operating free-air temperature, TA	-55		125	0		70	°C		

### TYPES SN55140, SN55141, SN55142, SN55143, SN75140, SN75141, SN75142, SN75143 **DUAL LINE RECEIVERS**

electrical characteristics over recommended operating free-air temperature range,

 $V_{CC}$  = 5 V ± 10%,  $V_{ref}$  = 1.5 V to 3.5 V (unless otherwise noted)

	, 161						
	PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VIH(L)	High-level line input v	oltage		V <sub>ref</sub> + 100			mV
VIL(L)	Low-level line input v	oltage				V <sub>ref</sub> - 100	mV
VIH(S)	High-level strobe inpu	t voltage		2			V
VIL(S)	Low-level strobe inpu	t voltage				0.8	V
Voн	High-level output volt	tage	$V_{IL(L)} = V_{ref} - 100 \text{ mV}, V_{IL(S)} = 0.8 \text{ V},$ $I_{OH} = -400 \mu A$	2.4			٧
VOL	Low-level output volt	age	$V_{IH(L)} = V_{ref} + 100 \text{ mV}, V_{IL(S)} = 0.8 \text{ V},$ $I_{OL} = 16 \text{ mA}$			0.4	V
· OL			$V_{IL(L)} = V_{ref} - 100 \text{ mV}, V_{IH(S)} = 2 \text{ V},$ $I_{OL} = 16 \text{ mA}$			0.4	
VIK(S)	Strobe input clamp vo	oltage	I <sub>I</sub> (S) = -12 mA			-1.5	٧
<sup>1</sup> 1(S)	Strobe input current at maximum input voltage	Strobe Com strb	V <sub>I(S)</sub> = 5.5 V			1 2	mA
		Strobe	V <sub>I(S)</sub> = 2.4 V			40	
	High-level	Com strb	VI(S) = 2.4 V			80	1
ЧΗ	input current	Line input	V <sub>I(L)</sub> = V <sub>CC</sub> , V <sub>ref</sub> = 1.5 V		35	100	μΑ
	input current	Reference	V <sub>I(I )</sub> = 0 V, V <sub>ref</sub> = 3.5 V		35	100	]
		Com ref	VI(L) - 0 V, Vref - 3.5 V		70	200	
		Strobe	V <sub>I</sub> (S) = 0.4 V			-1.6	mΑ
	Low-level	Com strb	VI(S) = 0.4 V			-3.2	'''A
l <sub>IL</sub>	input current	Line input	V <sub>I(L)</sub> = 0 V, V <sub>ref</sub> = 1.5 V			-10	
	mpat carrent	Reference	V <sub>I(L)</sub> = 1.5 V, V <sub>ref</sub> = 0 V			-10	μA
		Com ref	VI(L) = 1.5 V, Vret OV			-20	
V <sub>gen</sub>	Internal reference	'142, '143	V <sub>CC</sub> = 5 V, I <sub>gen</sub> = 0	2.3	2.5	2.7	V
- yen	Generator voltage		V <sub>CC</sub> = 5 V, I <sub>gen</sub> = 70 μA		2.4		<u> </u>
los	Short-circuit output of		V <sub>CC</sub> = 5.5 V	-18		-55	mA
Іссн	Supply current, output		$V_{I(S)} = 0 \text{ V, } V_{I(L)} = V_{ref} - 100 \text{ mV}$		18	30	mA
ICCL	Supply current, output	it low	$V_{1(S)} = 0 \text{ V, } V_{1(L)} = V_{ref} + 100 \text{ mV}$		20	35	mA

 $<sup>^{\</sup>dagger}$ All typical values are at  $V_{CC}$  = 5 V,  $T_{A}$  = 25 $^{\circ}$ C.

177

### switching characteristics, $V_{CC}$ = 5 V, $V_{ref}$ = 2.5 V, $T_A$ = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> PLH(L)	Propagation delay time, low-to- high-level output from line input			22	35	
tPHL(L)	Propagation delay time, high-to- low-level output from line input	0 = 15 = F D = 400 O C = 5 = 5 = 5 = 5		22	30	ns
<sup>t</sup> PLH(S)	Propagation delay time, low-to- high-level output from strobe input	$C_L = 15 \text{ pF}$ , $R_L = 400 \Omega$ , See Figure 1		12	22	
<sup>t</sup> PHL(S)	Propagation delay time, high-to- low-level output from strobe input			8	15	ns

<sup>‡</sup>Only one output should be shorted at a time.

# TYPES SN55140, SN55141, SN55142, SN55143, SN75140, SN75141, SN75142, SN75143 DUAL LINE RECEIVERS

### PARAMETER MEASUREMENT INFORMATION





FIGURE 1


- NOTES: A. Input pulses are supplied by generators having the following characteristics: PRR = 1 MHz, duty cycle  $\leqslant$  50%,  $Z_{out} \approx$  50  $\Omega$ .
  - B. Unused strobe is to be open or high,
  - C. C<sub>L</sub> includes probe and jig capacitance.
  - D. All diodes are 1N3064.

### **TYPICAL CHARACTERISTICS**




### TYPICAL APPLICATION DATA

### line receiver




### high fan-out from standard TTL gate



 $<sup>^{\</sup>dagger}$  Although most Series 54/74 circuits have a guaranteed 2.4-V output at 400  $\mu$ A, they are typically capable of maintaining a 2.4-V output level under a load of 7.5 mA.

### dual bus transceiver




Using this arrangement, as many as 100 transceivers can be connected to a single data bus. The adjustable reference voltage feature allows the noise margin to be optimized for a given system. The complete dual bus transceiver (SN75453B driver and SN75140 receiver) can be assembled in approximately the same space required by a single 16-pin package, and only one power supply is required (+5 V). Data In and Data Out terminals are TTL compatible.

### TYPES SN55140, SN55141, SN55142, SN55143, SN75140, SN75141, SN75142, SN75143 **DUAL LINE RECEIVERS**

### TYPICAL APPLICATION DATA


### schmitt trigger

### **EXAMPLES OF TRANSFER CHARACTERISTICS**




Slowly changing input levels from data lines, optical detectors, and other types of transducers may be converted to standard TTL signals with this Schmitt trigger circuit. R1, RF and RT may be adjusted for the desired hysteresis and trigger levels.

### gated oscillator



### TYPICAL APPLICATION DATA

level detector




- Satisfies Requirements of EIA Standard RS-232-C
- Withstands Sustained Output Short-Circuit to any Low-Impedance Voltage between -25 V and 25 V
- 2 μs Max Transition Time through the +3 V to -3 V Transition Region under Full 2500-pF Load
- Inputs Compatible with Most TTL and DTL Families
- Common Strobe Input
- Inverting Output
- Slew Rate can be Controlled with an External Capacitor at the Output
- Standard Supply Voltages . . . ± 12 V


### description

The SN75150 is a monolithic dual line driver designed to satisfy the requirements of the standard interface between data terminal equipment and data communication equipment as defined by EIA Standard RS-232-C. A rate of 20,000 bits per second can be transmitted with a full 2500-pF load. Other applications are in data-transmission systems using relatively short single lines, in level translators, and for driving MOS devices. The logic input is compatible with most TTL and DTL families. Operation is from +12-volt and -12-volt power supplies. The SN75150 is characterized for operation from 0°C to 70°C.

### JG OR P DUAL-IN-LINE PACKAGE (TOP VIEW)



### schematic (each line driver)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage VCC+ (see	Not	e 1)																							15 V
Supply voltage VCC— .																	٠.								-15 V
Input voltage																									15 V
Applied output voltage.																								. ±	:25 V
Continuous total dissipat	ion at	(0)	be	low	) 2!	5°C	fre	ee-ai	r te	mpe	erat	ure	(see	No.	te 2	2):	JG	pa	cka	ge				92	5 mW
•										-															Wm C
Operating free-air temper	ature	ran	ge																						
Operating free-air temper Storage temperature rang	e															٠	•				•	-6!	o° 5°C	C to to 1	70°C 50°C
Operating free-air temper	e															٠	•				•	-6!	o° 5°C	C to to 1	70°C 50°C

NOTES: 1. Voltage values are with respect to network ground terminal.

 For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in the Thermal Information section, which starts on page 18. In the JG package, SN75150 chips are glass-mounted.

### **TYPE SN75150 DUAL LINE DRIVER**

REVISED JANUARY 1977

			 	 _	 	_		 		 					
recommended operating conditions	;											MIN	NOM	MAX	UNIT
Supply voltage V <sub>CC+</sub>												10.8	12	13.2	V
Supply voltage V <sub>CC</sub>												-10.8	-12	-13.2	V
Input voltage, V <sub>I</sub>												0		5.5	V
Applied output voltage, Vo														±15	V
Operating free-air temperature, TA												0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST FIGURE	TEST CO	ONDITIO	ONS		TYP <sup>†</sup> E NOT		UNIT
VIH	High-level input voltage	1				2			V
VIL	Low-level input voltage	2						0.8	V
V <sub>OH</sub>	High-level output voltage	2	V <sub>CC+</sub> = 10.8 V, V <sub>IL</sub> = 0.8 V,			5	8		٧
V <sub>OL</sub>	Low-level output voltage	1	V <sub>CC+</sub> = 10.8 V, V <sub>IH</sub> = 2 V,				-8	-5	٧
			V <sub>CC+</sub> = 13.2 V,		Data input		1	10	
ЧН	High-level input current	3	$V_{CC-} = -13.2 \text{ V},$ $V_{I} = 2.4 \text{ V}$		Strobe input		2	20	μΑ
			V <sub>CC+</sub> = 13.2 V,		Data input		-1	-1.6	
IIL	Low-level input current	3	$V_{CC-} = -13.2 \text{ V},$ $V_{I} = 0.4 \text{ V}$		Strobe input		-2	-3.2	mA
				V <sub>O</sub> = 2	25 V		2	8	
los	Short-circuit output current <sup>‡</sup>	4	V <sub>CC+</sub> = 13.2 V,				-3	-8	mA
'08	Short-circuit output current	"	V <sub>CC</sub> -= -13.2 V	V <sub>O</sub> = 0	$V, V_1 = 3 V$	10	15	30	''''
		ł		V <sub>O</sub> = 0	V, V <sub>I</sub> = 0 V	-10	-15	-30	
I <sub>CCH+</sub>	Supply current from $V_{CC+}$ , high-level output	_	V <sub>CC+</sub> = 13.2 V,				10	22	mΑ
ICCH-	Supply current from V <sub>CC</sub> , high-level output	5	$V_1 = 0 V$ , $T_A = 25^{\circ} C$	R <sub>L</sub> = 3	K 16,		-1	-10	mA
I <sub>CCL+</sub>	Supply current from V <sub>CC+</sub> , low-level output	5	$V_{CC+} = 13.2 \text{ V},$ $V_1 = 3 \text{ V},$				8	17	mA
ICCL-	Supply current from V <sub>CC</sub> , low-level output		$T_A = 25^{\circ}C$	ul = s	, K32,		-9	20	mA

NOTE 3: The algebraic convention where the more positive (less negative) limit is designated as maximum is used in this data sheet for logic levels only, e.g., when  $-5\,\mathrm{V}$  is the maximum, the typical value is a more negative voltage.

### switching characteristics, $V_{CC+} = 12 \text{ V}$ , $V_{CC-} = -12 \text{ V}$ , $T_A = 25^{\circ} \text{C}$

	PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN	TYP	МАХ	UNIT
<sup>t</sup> TLH	Transition time, low-to-high-level output	6	C <sub>L</sub> = 2500 pF,	0.2	1.4	2	μs
<sup>t</sup> THL	Transition time, high-to-low-level output	7 6 1	$R_L = 3 k\Omega$ to $7 k\Omega$	0.2	1.5	2	μs
<sup>t</sup> TLH	Transition time, low-to-high-level output	6	CL = 15 pF,		40		ns
tTHL	Transition time, high-to-low-level output	0	$R_L = 7 k\Omega$		20		ns
<sup>t</sup> PLH	Propagation delay time, low-to-high- level output		C <sub>L</sub> = 15 pF,		60		ns
tPHL	Propagation delay time, high-to-low- level output	6	$R_L = 7 k\Omega$		45		ns

 $<sup>^{\</sup>dagger}AII$  typical values are at V  $_{CC+}$  = 12 V, V  $_{CC-}$  = -12 V, T  $_{A}$  =  $25^{\circ}$  C.

<sup>&</sup>lt;sup>‡</sup>Not more than one output should be shorted at a time.

### **TYPE SN75150 DUAL LINE DRIVER**

### PARAMETER MEASUREMENT INFORMATION

### d-c test circuits‡






FIGURE 1-VIH, VOL




Each input is tested separately.

FIGURE 2-VIL, VOH



NOTE: When testing I  $_{\mbox{\scriptsize IH}}$  , the other input is at 3 V; when testing IIL, the other input is open.

FIGURE 3-I<sub>IH</sub>, I<sub>IL</sub>



IOS is tested for both input conditions at each of the specified output conditions.

FIGURE 4-IOS






FIGURE 5-ICCH+, ICCH-, ICCL+, ICCL-

<sup>‡</sup>Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

### PARAMETER MEASUREMENT INFORMATION

### switching characteristics





**VOLTAGE WAVEFORMS** 

NOTES: A. The pulse generator has the following characteristics: duty cycle  $\leqslant$  50%, Z  $_{out}\approx$  50  $\Omega.$ 


B. C<sub>L</sub> includes probe and jig capacitance.

### FIGURE 6-SWITCHING CHARACTERISTICS

### TYPICAL CHARACTERISTICS

OUTPUT CURRENT vs

### APPLIED OUTPUT VOLTAGE



### TYPICAL APPLICATION DATA





FIGURE 8-DUAL-CHANNEL SINGLE-ENDED INTERFACE CIRCUIT MEETING MIL-STD-188C, PARAGRAPH 7.2.

BULLETIN NO. DL-S 7211755, AUGUST 1972

Meets Specifications of EIA RS-232-C or MIL-STD-188C<sup>†</sup>

- Dual Differential Receiver with Independent Strobes
- Common-Mode Input Voltage Range . . . ±25 V
- Differential Input Capability with One Input Grounded . . . ±25 V
- Continuously Adjustable Hysteresis with External Resistors
- Standard Supply Voltages . . . +12 V and -12 V
- Input Hysteresis (Double Thresholds)
   Remain Approximately Fixed for Power
   Supply and/or Temperature Variations

### J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



<sup>†</sup>To meet the specifications of EIA Standard RS-232-C, connect Hysteresis Control (Pin 1) to V<sub>CC</sub>— (Pin 9). Also, connect pin 6 to pin 5 and pin 11 to pin 12. To meet the specifications of MIL-STD-188, leave Hysteresis Control (pin 1) and termination resistors (pin 6 and 11) open.

### description

The SN75152 is a dual differential line receiver designed to meet the requirements of EIA standard RS-232-C or MIL-STD-188 interfaces. A single control (pin 1) sets the input hysteresis for the required operation. An added feature is the capability of adjusting the hysteresis to any voltage between  $\pm$  0.3 volt typical and  $\pm$  5 volts typical by means of the hysteresis adjust terminals (pin 4 and 13) making the SN75152 useful for a wide variety of line receiver and Schmitt trigger applications. The large common-mode input voltage range and differential input voltage ( $\pm$  25 volts) give the circuit added versatility. The SN75152 is designed for operation from standard  $\pm$  12-volt supplies with  $\pm$  10% variation. Each receiver has an output strobe that is TTL compatible.

### FUNCTION TABLE (EACH RECEIVER)

į	LINE INPUT	STROBE	OUTPUT
	Н	Н	Н
	L	н	L
	x	L	Н

Definition of logic levels:

For the strobe: H (high) is any voltage between  $V_{\mbox{\scriptsize IH}}$  min and

Vcc.

L (low) is any voltage between ground and  $V_{IL}$  max.

For the line input: H (high) is any differential input voltage

(VID) \* more positive than VT once the

 $(V_{1D})^{\ddagger}$  more positive than  $V_{T--}$ , once the level of  $V_{T+}$  has been reached.

L (low) is any differential input voltage (V  $_{\mbox{\scriptsize 1D}})^{\mbox{\tiny $\frac{1}{2}$}}$  more negative than V  $_{\mbox{\scriptsize T+}}$  , once the

level of  $V_{T_-}$  has been reached. X (irrelevant) is any input voltage permitted

by maximum ratings.  $^{\ddagger}$  Differential input voltages (V<sub>T</sub> and V<sub>ID</sub>) are at the noninverting input terminal with respect to the inverting input terminal.

schematic (each receiver)

(16)

10 k

TO OTHER RECEIVER

**≨** 511

(1) HYSTERESIS CONTROL

(5, 12) INVERTING INPUT

8 k

TO OTHER RECEIVER

(4, 13) TO RE HYSTERESIS ADJUST

# 10 k } **₹** 10 k 130 NONINVERTING (7, 10) 8 k RT (6, 11) } 10 k **{**2 k **\$**511 511 €

STROBE

(3, 14)

OUTPUT (2, 15)

Portions of circuit within dashed lines are common to both receivers.

Resistor values shown are nominal and in ohms.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage V <sub>CC+</sub> (see Note 1)	15 \
Supply voltage V <sub>CC</sub> — (see Note 1)	
Voltage at any line input with respect to other line input, ground, or RT terminal	Ⅰ ±25 \
R <sub>T</sub> terminal voltage (see Note 1)	±25 \
Strobe input voltage (see Note 1)	5.5 \
Operating free-air temperature range	
Storage temperature range	—65°C to 150°C
Lead temperature 1/16 inch from case for 60 seconds: J package	300°C
Lead temperature 1/16 inch from case for 10 seconds: N package	260°0

NOTE 1: These voltage values are with respect to network ground terminal.

### electrical characteristics over operating free-air temperature range, VCC+ = 12 V ± 10%, $V_{CC-} = -12 V \pm 10\%$ (unless otherwise noted)

	PARAMETER		TEST	TEST CONDITIONS‡		TYP§		UNIT
			FIGURE					
V <sub>T+</sub>	Positive-going threshold voltag	Soo	1	MIL-STD-188 Conditions		0.3	0.5	l v l
V <sub>T</sub> _	Negative-going threshold volta	ge Figure			-0.5		-0.1	
V <sub>T+</sub>	Positive-going threshold voltag	e l	2	EIA RS-232-C Conditions	1.5	2.2	3	l v l
V <sub>T</sub> _	Negative-going threshold voltage	ge 8		LIA 110-202-0 Conditions	-3	-2.2	-1.5	
VIH	High-level input voltage at stro	be	1		2			V
VIL	Low-level input voltage at stro	be	1				0.8	V
VOH	High-level output voltage		1 and 2	$V_{ID} = V_{T+} \text{ max}, \qquad V_{I(strobe)} = 2 \text{ V},$ $I_{OH} = -500 \mu\text{A}$	3	4.1	6	V
VOH	riigiriever output voitage		1 and 2	$V_{ID} = V_{T}$ min, $V_{I(strobe)} = 0.8 \ V_{IOH} = -500 \ \mu A$	<sup>',</sup> 3	4.1	6	
VOL	Low level output voltage		1 and 2	$V_{ID} = V_{T-} \text{ min}, \qquad V_{I(strobe)} = 2 V,$ $I_{OL} = 6.4 \text{ mA}$	0	0.15	0.4	v
1)	Input current into strobe at ma strobe voltage	aximum	3	V <sub>I(strobe)</sub> = 5.5 V		0.1	1	mA
he .	High-level strobe current		3	V <sub>I(strobe)</sub> = 2.4 V		30	80	μА
IIL	Low-level strobe current		3	V <sub>I(strobe)</sub> = 0.4 V		-0.5	-1.5	mA
		MIL-STD-188	4	V <sub>ID</sub> = 0 V to 25 V, R <sub>T</sub> open	6	9		
rı	Input resistance	EIA RS-232-C	4	V <sub>ID</sub>  = 3 V to 25 V, R <sub>T</sub> connected to inverting line input	3	5	7	kΩ
V <sub>I(open)</sub> Open-circuit input voltage		5			+1	±2	٧	
IOS Short-circuit output current		6	V <sub>ID</sub> = 3 V		-1.9	-4	mA	
I <sub>CC+</sub>	Supply current from V <sub>CC+</sub>		1 V <sub>ID</sub> = -3 V, V <sub>I(strobe)</sub> = 2.4 V		/	10	16	mA
Icc-	Supply current from V <sub>CC</sub> -		1	$V_{1D} = -3 V$ , $V_{1(strobe)} = 2.4 V$		-7	-13	mA


 $<sup>\</sup>ddagger$ Differential input voltages (V $_T$  and V $_{1D}$ ) are at the noninverting line input terminal with respect to the inverting line input terminal.

### switching characteristics, $V_{CC+} = 12 \text{ V}$ , $V_{CC-} = -12 \text{ V}$ , $T_A = 25^{\circ} \text{C}$

	PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output	7	C <sub>I</sub> = 15 pF		40		ns
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output		оц - торі		60		ns

 $<sup>\</sup>mathaccent Typical values are at V_{CC+}$  = 12 V, V\_{CC-} = -12 V, T\_A = 25  $\mathaccent ^{\circ}$  C.

NOTE 2: The algebraic convention where the most-positive (least-negative) limit is designated as maximum is used in this data sheet for threshold levels only, e.g., when -0.1 V is the maximum, the minimum limit is a more-negative voltage.




NOTES: A. The input pulse is supplied by a generator having the following characteristics:  $t_w$  = 500 ns, PRR = 1 MHz,  $Z_{out} \approx$  50  $\Omega$ .

B. C<sub>L</sub> includes probe and jig capacitance.

FIGURE 7-PROPAGATION DELAY TIMES


### TYPICAL CHARACTERISTICS

OUTPUT VOLTAGE DIFFERENTIAL INPUT VOLTAGE



### FIGURE 8


THRESHOLD VOLTAGE VARIATION



### FIGURE 9

THRESHOLD VOLTAGE

THRESHOLD VOLTAGE VARIATION NEGATIVE POWER SUPPLY



### FIGURE 10

HYSTERESIS ADJUST RESISTANCE ±6 V<sub>CC+</sub> = 12 V V<sub>CC-</sub> = -12 V R<sub>T</sub> open T<sub>A</sub> = 25°C V<sub>T</sub>-Threshold Voltage-V ±4 ±3 ±2 ±1 0.5 1.5 2.5

 $R_{adj}\P$  -Hysteresis Adjust Resistance- $k\Omega$ FIGURE 11




FIGURE 12

 $<sup>\</sup>ddagger$ Differential input voltages (V $_{ extsf{T}}$  and V $_{ extsf{ID}}$ ) are at the noninverting input terminal with respect to the inverting input terminal.

<sup>¶</sup>R<sub>adi</sub> is connected between Hysteresis Adjust terminal and V<sub>CC</sub>...

### **TYPICAL APPLICATIONS**

Some typical applications of the SN75152 are as follows:

- MIL-STD-188 Interface Receiver
- EIA RS-232-C Interface Receiver
- · Single-Ended Line Receiver
- Differential Line Receiver
- High-Noise-Immunity Line Receiver
- Schmitt Trigger
- High-Voltage-Logic-to-TTL Translator
- MOS to TTL Converter
- Pulse Generator
- Threshold detector
- Pulse Shaper






FIGURE 13-MIL-STD-188 SINGLE-ENDED LINE RECEIVER





FAIL-SAFE OPERATION

FIGURE 14-EIA RS-232-C SINGLE-ENDED RECEIVER

### TYPICAL APPLICATIONS





FIGURE 15-SINGLE-ENDED TRANSMITTER WITH DRIVER "OR" CAPABILITY AND RECEIVER WITH ADJUSTABLE NOISE IMMUNITY



Frequency to 0.5 MHz Common-Mode Voltage . . . -12 V to +10 V

### FIGURE 16-BALANCED LINE OPERATION WITH HIGH COMMON-MODE-VOLTAGE CAPABILITY

 $<sup>^{\</sup>dagger}\text{The 1N4444}$  diodes are required only for negative common-mode protection at the driver outputs.

### **INTERFACE CIRCUITS**

### **TYPE SN75154** QUADRUPLE LINE RECEIVER

BULLETIN NO. DL-S 7711389, NOVEMBER 1970-REVISED JANUARY 1977


- Satisfies Requirements of EIA Standard RS-232-C
- Input Resistance . . . 3 k $\Omega$  to 7 k $\Omega$ over Full RS-232-C Voltage Range
- Input Threshold Adjustable to Meet "Fail-Safe" Requirements Without Using External Components
- Built-In Hysteresis for Increased Noise Immunity
- Inverting Output Compatible with DTL or TTL
- Output with Active Pull-Up for Symmetrical Switching Speeds
- Standard Supply Voltages . . . 5 V or 12 V

### description

re

177

The SN75154 is a monolithic quadruple line receiver designed to satisfy the requirements of the standard interface between data terminal equipment and data



communication equipment as defined by EIA Standard RS-232C. Other applications are for relatively short, single-line, point-to-point data transmission and for level translators. Operation is normally from a single five-volt supply; however, a built-in option allows operation from a 12-volt supply without the use of additional components. The output is compatible with most TTL and DTL circuits when either supply voltage is used.

In normal operation, the threshold-control terminals are connected to the V<sub>CC1</sub> terminal, pin 15, even if power is being supplied via the alternate V<sub>CC2</sub> terminal, pin 16. This provides a wide hysteresis loop which is the difference between the positive-going and negative-going threshold voltages. See typical characteristics. In this mode of operation, if the input voltage goes to zero, the output voltage will remain at the low or high level as determined by the previous input.

For fail-safe operation, the threshold-control terminals are open. This reduces the hysteresis loop by causing the negative-going threshold voltage to be above zero. The positive-going threshold voltage remains above zero as it is unaffected by the disposition of the threshold terminals. In the fail-safe mode, if the input voltage goes to zero or an open-circuit condition, the output will go to the high level regardless of the previous input condition.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

	Normal supply voltage (pin 15), V <sub>CC1</sub> (see Note 1)				7 V
	Alternate supply voltage (pin 16), VCC2				14 V
	Input voltage				
	Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2):	J package			. 1025 mW
		N package			. 1150 mW
	Operating free-air temperature range				0°C to 70°C
	Storage temperature range			6	5°C to 150°C
	Lead temperature 1/16 inch from case for 60 seconds: J package				300°C
	Lead temperature 1/16 inch from case for 10 seconds: N package				260°C
FS	: 1 Voltage values are with respect to the network ground terminal				

NOTES: oltage values are with respect to the network ground terminal.

2. For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in the Thermal Information Section, which

starts on page 18. In the J package, SN75154 chips are glass-mounted.				
ecommended operating conditions	MIN	NOM	MAX	UNIT
Normal supply voltage (pin 15), V <sub>CC1</sub>	4.5	5	5.5	V
Alternate supply voltage (pin 16), VCC2	10.8	12	13.2	V
Input voltage			±15	V
Normalized fan-out from each output, N	0		10 70	°c

### **TYPE SN75154** QUADRUPLE LINE RECEIVER

REVISED JANUARY 1977

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST FIGURE	TEST CONDITIONS		TYP <sup>‡</sup> E NOT		UNIT
VIH	High-level input voltage		1		3			V
VIL	Low-level input voltage		1				-3	٧
\/_	Positive-going	Normal operation	1		0.8	2.2	3	V
V <sub>T+</sub>	threshold voltage	Fail-safe operation	1 '		0.8	2.2	3	\ \
\/_	Negative-going	Normal operation	1		-3	-1.1	0	V
$V_{T-}$	threshold voltage	Fail-safe operation	] '		0.8	1.4	3	V
V V	Normal operation			0.8	3.3	6	V	
$V_{T^+} - V_{T^-}$	Hysteresis	Fail-safe operation	1		0	0.8	2.2	
V <sub>OH</sub>	High-level output voltage		1	I <sub>OH</sub> = -400 μA	2.4	3.5		V
VOL	Low-level output voltage		1	I <sub>OL</sub> = 16 mA		0.23	0.4	V
				$\Delta V_1 = -25 \text{ V to } -14 \text{ V}$	3	5	7	
				$\Delta V_{  } = -14 \text{ V to } -3 \text{ V}$	3	5	7	
rj	Input resistance		2	$\Delta V_1 = -3 \text{ V to 3 V}$	3	6	8	kΩ
				ΔV <sub>I</sub> = 3 V to 14 V	3	5	7	
			1	ΔV <sub>1</sub> = 14 V to 25 V	3	5	7	1
V <sub>I(open)</sub>	Open-circuit input voltage		3	I <sub>1</sub> = 0	0	0.2	2	V
los	Short-circuit output current <sup>†</sup>		4	$V_{CC1} = 5.5 \text{ V},  V_I = -5 \text{ V}$	-10	-20	-40	mA
I <sub>CC1</sub>	Supply current from V <sub>CC1</sub>		5	$V_{CC1} = 5.5 \text{ V},  T_A = 25^{\circ} \text{C}$	1	20	35	^
ICC2	Supply current from V <sub>CC2</sub>		1°	V <sub>CC2</sub> = 13.2 V, T <sub>A</sub> = 25°C	1	23	40	mA


<sup>&</sup>lt;sup>†</sup>Not more than one output should be shorted at a time.

NOTE 3: The algebraic convention where the more-positive (less-negative) limit is designated as maximum is used in this data sheet for logic and threshold levels only, e.g., when -3 V is the maximum, the minimum limit is a more negative voltage.

### switching characteristics, $V_{CC1} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$ , N = 10

PARAMETER		TEST FIGURE	TEST CONDITIONS	MIN 1	TYP MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output				22	ns
tPHL	Propagation delay time, high-to-low-level output	] 6	$C_1 = 50  pF$ , $R_1 = 390  \Omega$		20	ns
<sup>t</sup> TLH	Transition time, low-to-high-level output	7	CL - 50 pr, RL - 390 11		9	ns
<sup>t</sup> THL	Transition time, high-to-low-level output				6	ns


### TYPICAL CHARACTERISTICS



NOTE 4: For normal operation, the threshold controls are connected to V<sub>CC1</sub>, pin 15. For fail-safe operation, the threshold controls are open.

 $<sup>\</sup>ddagger$  All typical values are at  $V_{CC1}$  = 5 V,  $T_A$  = 25°C.

### schematic




Component values shown are nominal . . . . Substrate

NOTE 5: When using V<sub>CC1</sub>(pin 15), V<sub>CC2</sub>(pin 16) may be left open or shorted to V<sub>CC1</sub>. When using V<sub>CC2</sub>, V<sub>CC1</sub> must be left open or connected to the threshold control pins.

### **TYPE SN75154** QUADRUPLE LINE RECEIVER

### PARAMETER MEASUREMENT INFORMATION

d-c test circuits†




NOTES: A. Momentarily apply -5 V, then 0.8 V.

B. Momentarily apply 5 V, then ground.

### TEST TABLE

TEST	MEASURE	A	т	Y	V <sub>CC1</sub> (PIN 15)	V <sub>CC2</sub> (PIN 16)
Open-circuit input	Vон	Open	Open	ГОН	4.5 V	Open
(fail safe)	Voн	Open-	Open	Іон	Open	10.8 V
V <sub>T+</sub> min,	Voн	0.8 V	Open	10н	5.5 V	Open
V <sub>T</sub> _ min (fail safe)	Voн	0.8 V	Open	Іон	Open	13.2 V
\(\)	Voн	Note A	Pin 15	ІОН	5.5 V and T	Open
V <sub>T+</sub> min (normal)	Voн	Note A	Pin 15	1ОН	Т	13.2 V
VIL max,	Voн	-3 V	Pin 15	Іон	5.5 V and T	Open
V <sub>T</sub> _ min (normal)	Voн	-3 V	Pin 15	ГОН	T	13.2 V
VIH min, VT+ max,	VoL	3 V	Open	IOL	4.5 V	Open
V <sub>T</sub> _ max (fail safe)	VOL	3 V	Open	lOL	Open	10.8 V
VIH min, VT+ max	VOL	3 V	Pin 15	lOL	4.5 V and T	Open
(normal)	VOL	3 V	Pin 15	lOL	T	10.8 V
V <sub>T</sub> _ max (normal)	VOL	Note B	Pin 15	IOL	5.5 V and T	Open
vT_ max (normal)	VOL	Note B	Pin 15	IOL	Т	13.2 V

FIGURE 1 –  $V_{IH}$ ,  $V_{IL}$ ,  $V_{T+}$ ,  $V_{T-}$ ,  $V_{OH}$ ,  $V_{OL}$ ,



TEST TABLE						
т	V <sub>CC1</sub> (PIN 15)	V <sub>CC2</sub> (PIN 16)				
Open	5 V	Open				
Open	GND	Open				
Open	Open	Open				
Pin 15	T and 5 V	Open				
GND	GND	Open				
Open	Open	12 V				
Open	Open	GND				
Pin 15	Т	12 V				
Pin 15	T	GND				
Pin 15	T	Open				

FIGURE 2-ri




FIGURE 3-VI(open)

<sup>†</sup>Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

### TEST TABLE V<sub>CC1</sub> V<sub>CC2</sub> т (PIN 15) (PIN 16) 5.5 V Open Open 5.5 V Pin 15 Open 13.2 V Open Open


T


13.2 V

Pin 15

### PARAMETER MEASUREMENT INFORMATION

### d-c test circuits<sup>†</sup> (continued)






All four line receivers are tested simultaneously.


FIGURE 5-I<sub>CC</sub>

<sup>†</sup>Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

### switching characteristics



TEST CIRCUIT



NOTES: A. The pulse generator has the following characteristics:  $Z_{out}$  = 50  $\Omega$ ,  $t_{w}$  = 200 ns, duty cycle  $\leq$  20%.

- B. C<sub>L</sub> includes probe and jig capacitance.
- C. All diodes are 1N3064.

FIGURE 6-SWITCHING TIMES

# FUTURE PRODUCT TO BE ANNOUNCED

# TYPES SN55157, SN75157 DUAL DIFFERENTIAL LINE RECEIVERS

JANUARY 1977

- Meet EIA Standards RS-422 and RS-423
- Operates from a Single 5-V Supply
- Wide Common-Mode Voltage . . . ±15 V
- Standard V<sub>CC</sub> and Ground Pin Positions
- Withstands EIA Standard RS-232-C Single Levels

# 

JG OR P DUAL-IN-LINE PACKAGE (TOP VIEW)

### description

The SN55157 and SN75157 are dual differential line receivers that meet EIA Standards RS-422 and RS-423. They have the same features as the uA9637 but with standard  $V_{CC}$  and ground pin positioning.

The SN55157 will be characterized for operation over the full military temperature range of  $-55^{\circ}C$  to  $125^{\circ}C$ . The SN75157 will be characterized for operation from  $0^{\circ}C$  to  $70^{\circ}C$ .

supply voltage: 5 V nominal

### INTERFACE CIRCUITS


# TYPES SN55158, SN75158 DUAL DIFFERENTIAL LINE DRIVERS

BULLETIN NO. DL-S 7712497, JANUARY 1977

- Meets EIA Standard RS-422
- Single 5-V Supply
- Balanced-Line Operation
- TTL-, DTL-Compatible
- High Output Impedance in Power-Off Condition
- High-Current Active-Pull-Up Outputs
- Short-Circuit Protection
- Dual Channels
- Input Clamp Diodes

### description

SN55158 . . . JG DUAL-IN-LINE PACKAGE SN75158 . . . JG OR P DUAL-IN-LINE PACKAGE (TOP VIEW)



The SN55158 and SN75158 are dual complementary-output line drivers designed to satisfy the requirements set by the EIA RS-422 standard interface specifications. The inputs are standard TTL. The outputs provide complementary signals with high-current capability for driving balanced lines, such as twisted-pair, at normal line impedance without high power dissipation. The output stages are TTL totem-pole outputs providing a high-impedance state in the power-off condition.

# schematic (each driver) INPUT COMMON ORIVER ORIVER (8) VCC VOUTPUT (2,8) (4) CND

Components within the dashed box are common to both drivers. Resistor values shown are nominal.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	
Input voltage	
Continuous total dissipation at (or below) 25°C free-air temperature	e (see Note 2)
Operating free-air temperature range: SN55158	
SN75158	0 $^{\circ}$ C to 70 $^{\circ}$ C
Storage temperature range	
Lead temperature 1/16 inch from case for 60 seconds: JG package	
Lead temperature 1/16 inch from case for 10 seconds: P package .	

NOTES: 1. All voltage values are with respect to network ground terminal.

 For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in the Thermal Information section, which starts on page 18. In the JG package, SN55158 chips are alloy-mounted; SN75158 chips are glass-mounted.

## recommended operating conditions

		SN55158			SN75158			
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	٧	
High-level output current, IOH			-40			-40	mΑ	
Low-level output current, IOL			40			40	mA	
Operating free-air temperature, TA	55		125	0		70	°C	

## electrical characteristics over operating free-air temperature range (unless otherwise noted)

	2.2	TEGT 001	unizionis†		SN5515	58		UNIT		
	PARAMETER	IEST COM	NDITIONS <sup>†</sup>	MIN	TYP‡	MAX	MIN	TYP:	MAX	UNII
VIH	High-level input voltage			2			2			V
VIL	Low-level input voltage					0.8			0.8	V
VIK	Input clamp voltage	V <sub>CC</sub> = MIN,	I <sub>I</sub> = -12 mA		-0.9	-1.5		-0.9	-1.5	V
v <sub>он</sub>	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V,	V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = -40 mA	2	3.0		2.4	3.0		٧
VOL	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V,	V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 40 mA		0.2	0.4		0.2	0.4	V
V <sub>OD1</sub>	Differential output voltage	V <sub>CC</sub> = MAX,	I <sub>O</sub> = 0		3.5	2V <sub>OD2</sub>		3.5	2V <sub>OD2</sub>	V
V <sub>OD2</sub>	Differential output voltage	V <sub>CC</sub> = MIN		2	3.0		2	3.0		V
ΔIVODI	Change in magnitude of differential output voltage §	V <sub>CC</sub> = MIN	B 100 O		0.01	0.4		0.01	0.4	V
	0	Vcc = MAX I -	RL = 100 Ω, See Figure 1		1.9	3,		1.8	3	V
Voc	Common-mode output voltage ¶	V <sub>CC</sub> = MIN	See Figure I		1.4	3		1.5	3	1 °
ΔIVOCI	Change in magnitude of common-mode output voltage §	V <sub>CC</sub> = MIN or MAX			0.02	0.4		0.02	0.4	V
			V <sub>O</sub> = 6 V		0.1	100		0.1	100	
10	Output current with power off	V <sub>CC</sub> = 0	V <sub>O</sub> = -0.25 V		-0.1	-100		-0.1	-100	μΑ
			$V_0 = -0.25 \text{ V to 6 V}$			±100			±100	1
11	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V			1			1	mA
чн	High-level input current	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 2.4 V			40			40	μА
1 <sub>1</sub> L	Low-level input current	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.4 V		1	-1.6		-1	-1.6	mA
los	Short-circuit output current #	V <sub>CC</sub> = MAX		-40	-90	-150	-40	-90	-150	mA
<sup>1</sup> cc	Supply current (both drivers)	V <sub>CC</sub> = MAX, No load,	Inputs grounded, $T_A = 25^{\circ}C$		37	50		37	50	mA

<sup>&</sup>lt;sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $<sup>\</sup>ddagger$ All typical values are at T<sub>A</sub> = 25°C and V<sub>CC</sub> = 5 V except for V<sub>OC</sub>, for which V<sub>CC</sub> is as stated under test conditions.

<sup>\$\</sup>Delta \text{IV}\_{OD} \text{| and } \Delta \text{IV}\_{OC} \text{| are the changes in magnitudes of V}\_{OD} \text{ and V}\_{OC}, respectively, that occur when the input is changed from a high level to

In EIA Standard RS-422, VOC, which is the average of the two output voltages with respect to ground, is called output offset voltage, VOS-


<sup>#</sup>Only one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

OVERSHOOT


## switching characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C

PARAMETER		TEST CONDITIONS	SN55158			SN75158			
	FANAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output	See Figure 2,		16	25		16	25	ns
tPHL.	Propagation delay time, high-to-low-level output	Termination A		10	20		10	20	ns
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output	See Figure 2,		13	20		13	20	ns
tPHL	Propagation delay time, high-to-low-level output	Termination B		9	15		9	15	ns
<sup>†</sup> TLH	Transition time, low-to-high-level output	See Figure 2,		4	20		4	20	ns
<sup>†</sup> THL	Transition time, high-to-low-level output	Termination A		4	20		4	20	ns
	Overshoot factor	See Figure 2,			10			10	04
	Oversition ractor	Termination C			10			10	%

## PARAMETER MEASUREMENT INFORMATION



## FIGURE 1-DIFFERENTIAL AND COMMON-MODE OUTPUT VOLTAGES




NOTES: A. The pulse generator has the following characteristics:  $Z_{OUT}$  = 50  $\Omega$ ,  $t_{W}$  = 25 ns, PRR = 10 MHz. B.  $C_{L}$  includes probe and jig capacitance.


FIGURE 2-SWITCHING TIMES


**VOLTAGE WAVEFORMS** 


DIFFERENTIAL OUTPUT


























 $<sup>^\</sup>dagger$ Data for temperatures below  $0^\circ$ C and above  $70^\circ$ C are applicable to SN55158 circuits only.

## INTERFACE CIRCUITS

# TYPE SN75159 DUAL DIFFERENTIAL LINE DRIVER WITH 3-STATE OUTPUTS


BULLETIN NO. DL-S 7712501, JANUARY 1977

- Meets EIA Standard RS-422
- Single 5-V Supply
- Balanced Line Operation
- TTL and DTL Compatible
- High-Impedance Output State for Party-Line Applications
- High-Current Active-Pull-Up Outputs
- Short-Circuit Protection
- Dual Channels
- Clamp Diodes at Inputs


### description

The SN75159 dual differential line driver with three-state outputs is designed to provide all the features of the SN75158 line driver with the added feature of driver output controls. There is an individual control for each driver. When the output control is low, the associated outputs are in a high-impedance state and the outputs can neither drive nor load the bus. This permits many devices to be connected together on the same transmission line for party-line applications.

### J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



NC-No internal connection



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)				7 V
Input voltage				5.5 V
Off-state voltage applied to open-collector outputs				12 V
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2):	J package	·		1025 mW
	N package			1150 mW
Operating free-air temperature range				. 0°C to 70°C
Storage temperature range				–65°C to 150°C
Lead temperature 1/16 inch from case for 60 seconds: J package				300°C
Lead temperature 1/16 inch from case for 10 seconds: N package NOTES: 1. All voltage values are with respect to network ground terminal.				260°C

 For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in the Thermal Information section, which starts on page 18, in the J package, SN75159 chips are glass-mounted.

## **TYPE SN75159 DUAL DIFFERENTIAL LINE DRIVER** WITH 3-STATE OUTPUTS

## recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, VCC	4.75	5	5.25	V
High-level output current, IOH			-40	mΑ
Low-level output current, IOL			40	mΑ
Operating free-air temperature, TA	0		70	°C

## electrical characteristics over operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS†		MIN	TYP‡	MAX	UNIT	
VIH	High-level input voltage				2			V	
VIL	Low-level input voltage						0.8	V	
VIK	Input clamp voltage	V <sub>CC</sub> = MIN,	I <sub>I</sub> = -12 mA			-0.9	-1.5	V	
,		V <sub>CC</sub> = MIN,	V <sub>IL</sub> = 0.8 V,		2.4	3.0		V	
∨он	High-level output voltage	V <sub>IH</sub> = 2 V,	$I_{OH} = -40 \text{ mA}$		2.4	3.0			
	1 1 1 1 1	V <sub>CC</sub> = MIN,	V <sub>IL</sub> = 0.8 V,			0.05	0.4	V	
VOL	Low-level output voltage	V <sub>IH</sub> = 2 V,	IOL = 40 mA			0.25	0.4		
Voк	Output clamp voltage	V <sub>CC</sub> = MAX,	I <sub>O</sub> = -40 mA			-1.1	-1.5	V	
V <sub>OD1</sub>	Differential output voltage	V <sub>CC</sub> = MAX,	10 = 0			3.5	2V <sub>OD2</sub>	V	
V <sub>OD2</sub>	Differential output voltage	V <sub>CC</sub> = MIN			2	3.0		V	
4 1/4 1	Change in magnitude of	Van - MIN				0.02	0.4	v	
ΔIVODI	differential output voltage §	V <sub>CC</sub> ≈ MIN				0.02	0.4	\	
V-	0	V <sub>CC</sub> = MAX	$R_L = 100 \Omega$ ,	See Figure 1		1.8	3	v	
Voc	Common-mode output voltage ¶	VCC = MIN				1.5	3		
ΔIVOCI	Change in magnitude of common-mode output voltage §	V <sub>CC</sub> = MIN or MAX				0.01	0.4	v	
			V <sub>O</sub> = 6 V			0.1	100		
10	Output current with power off	V <sub>CC</sub> = 0	V <sub>CC</sub> = 0	V <sub>O</sub> = -0.25 V			-0.1	-100	μΑ
			V <sub>O</sub> = -0.25 V to 6 V	/			±100	1	
			T <sub>A</sub> = 25°C,	$V_0 = 0$ to $V_{CC}$			±10		
İ		V <sub>CC</sub> = MAX,		V <sub>O</sub> = 0			-20	1	
loz	Off-state (high-impedance-	Output controls	= =000	V <sub>O</sub> = 0.4 V			±20	μΑ	
	state) output current	at 0,8 V	T <sub>A</sub> = 70°C	V <sub>O</sub> = 2.4 V			±20	1	
				V <sub>O</sub> = V <sub>CC</sub>			20	1 1	
lį.	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V				1	mA	
ΉΗ	High-level input current	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.4 V				40	μА	
1 <sub>1</sub> L	Low-level input current	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.4 V			-1	-1.6	mA	
los	Short-circuit output current #	V <sub>CC</sub> = MAX			-40	-90	-150	mΑ	
icc	Supply current (both drivers)	$V_{CC} = MAX,$ $T_A = 25^{\circ}C$	Inputs grounded,	No load,		47	<b>6</b> 5	mA	

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $<sup>^{\</sup>ddagger}$ All typical values are at T<sub>A</sub> = 25°C and V<sub>CC</sub> = 5 V except for V<sub>OC</sub>, for which V<sub>CC</sub> is as stated under test conditions.


<sup>§∆</sup>IV<sub>OD</sub>| and ∆IV<sub>OC</sub>| are the changes in magnitudes of V<sub>OD</sub> and V<sub>OC</sub>, respectively, that occur when the input is changed from a high level to

In EIA Standard RS-422, VOC, which is the average of the two output voltages with respect to ground, is called output offset voltage, VOS. #Only one output should be shorted at a time, and duration of the short-circuit should not exceed one second.


## switching characteristics, $V_{CC}$ = 5 V, $T_{A}$ = 25 $^{\circ}C$


	PARAMETER	TE	TEST CONDITIONS			TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output	C <sub>L</sub> = 30 pF,	$R_L = 100 \Omega$ ,	See Figure 2,		16	25	ns
tPHL	Propagation delay time, high-to-low-level output	Termination A				11	20	ns
tPLH	Propagation delay time, low-to-high-level output	Cı = 15 pF, See Figure 2. Te		Termination B		13	20	ns
tPHL	Propagation delay time, high-to-low-level output	С[ - 15 рг,	See Figure 2,	remination b		9	15	ns
tTLH	Transition time, low-to-high-level output	C <sub>L</sub> = 30 pF,	RL = 100 Ω,	See Figure 2,		4	20	ns
tTHL	Transition time, high-to-low-level output	Termination A				4	20	ns
tPZH	Output enable time to high level	C <sub>L</sub> = 30 pF,	$R_L = 180 \Omega$ ,	See Figure 3		7	20	ns
tPZL	Output enable time to low level	C <sub>L</sub> = 30 pF,	$R_L = 250 \Omega$ ,	See Figure 4		14	40	ns
tPHZ	Output disable time from high level	C <sub>L</sub> = 30 pF,	$R_L = 180 \Omega$ ,	See Figure 3		10	30	ns
tPLZ	Output disable time from low level	C <sub>L</sub> = 30 pF,	$R_L = 250 \Omega$ ,	See Figure 4		17	35	ns
	Overshoot factor	R <sub>L</sub> = 100 Ω,	See Figure 2,	Termination C			10	%

## PARAMETER MEASUREMENT INFORMATION



## FIGURE 1-DIFFERENTIAL AND COMMON-MODE OUTPUT VOLTAGES





**VOLTAGE WAVEFORMS** 

FIGURE 2-tpLH, tpHL, tTLH, tTHL, AND OVERSHOOT FACTOR

## **TYPE SN75159 DUAL DIFFERENTIAL LINE DRIVER** WITH 3-STATE OUTPUTS

### PARAMETER MEASUREMENT INFORMATION





FIGURE 4-tpZL AND tpLZ

NOTES: A. The pulse generators have the following characteristics:  $Z_{out}$  = 50  $\Omega$ , PRR = 500 kHz B. C<sub>L</sub> includes probe and jig capacitance.

## TYPICAL CHARACTERISTICS



# TYPE SN75159 DUAL DIFFERENTIAL LINE DRIVER WITH 3-STATE OUTPUTS

## TYPICAL CHARACTERISTICS




FIGURE 7









FIGURE 8














FIGURE 13

FIGURE 14

## INTERFACE CIRCUITS

## TYPES SN55182, SN75182, SN55183, SN75183 DUAL DIFFERENTIAL RECEIVERS AND DRIVERS

BULLETIN NO. DL-S 7711767, OCTOBER 1972-REVISED JANUARY 1977

## LINE CIRCUITS featuring

- Single 5-V Supply
- Differential Line Operation
- Dual Channels
- TTL/DTL Compatibility

## additional features of SN55182 and SN75182 line receivers

- Designed to be Interchangeable with National Semiconductor DS7820A and DS8820A
- ± 15 V Common-Mode Input Voltage Range
- ±15 V Differential Input Voltage Range
- Individual Channel Strobes
- Built-In Optional Line-Termination Resistor
- Individual Frequency Response Controls

## additional features of SN55183 and SN75183 line drivers

- Designed to be Interchangeable with National Semiconductor DS7830 and DS8830
- Short-circuit Protection of Outputs
- Output Clamp Diodes to Terminate Line Transients
- High-Current Outputs
- Quad Inputs
- Single-Ended or Differential AND/NAND Outputs

### description

The SN55182 and SN75182 dual differential line receivers are designed to sense small differential signals in the presence of large common-mode noise. These devices give TTL compatible output signals as a function of the polarity of the differential input voltage. The frequency response of each channel may be easily controlled by a single external capacitor to provide immunity to differential noise spikes. The output goes to a high level when the inputs are open-circuited. A strobe input is provided which, when in the low level, disables the receiver and forces the output to a high level.


The SN55183 and SN75183 dual differential line drivers are designed to provide differential output signals with high-current capability for driving balanced lines, such as twisted-pair, at normal line impedances without high power dissipation. These devices may be used as TTL expander/phase splitters as the output stages are similar to TTL totem-pole outputs.

Both the driver and receiver are of monolithic single-chip construction, and both halves of the dual circuits use common power supply and ground terminals.

The SN55182 and SN55183 are characterized for operation over the full military temperature range of -55°C to 125°C and the SN75182 and SN75183 are characterized for operation from 0°C to 70°C. Both devices are available in either the ceramic (J) or plastic (N) dual-in-line package.

#### CONTENTS Line Receivers Page Schematic, Maximum Ratings, and Recommended Operating Conditions . . . . . . . . . . . . 153 154 155 Line Drivers Schematic, Maximum Ratings, and Recommended Operating Conditions 159 Parameter Measurement Information . . . . . . 160 160 162

## schematic (each receiver)




Resistor values shown are nominal and in ohms.

## logic

# STROBE DIFF OUTPUT L X H H H H H L L

 $\begin{aligned} & H = V_1 \geqslant V_{1H} \text{ min or } V_{1D} \text{ more positive than } V_{TH} \text{ max} \\ & L = V_1 \leqslant V_{1L} \text{ max or } V_{1D} \text{ more negative than } V_{TL} \text{ max} \end{aligned}$ 

## J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)
Common-mode input voltage
Differential input voltage (see Note 2)
Strobe input voltage
Output sink current
Continuous total dissipation at (or below) 70°C free-air temperature (see Note 3)
Operating free-air temperature range: SN55182
SN75182
Storage temperature range
Lead temperature 1/16 inch from case for 60 seconds: J package
Lead temperature 1/16 inch from case for 10 seconds: N package

- NOTES: 1. All voltage values, except differential voltages, are with respect to the network terminal.
  - 2. Differential voltage values are at the noninverting terminal with respect to the inverting terminal.
  - For operation of SN55182 above 70°C free-air temperature, refer to Dissipation Derating Curves in the Thermal Information section, which starts on page 18. In the J package, these chips are glass-mounted.

## recommended operating conditions

		SN55182			SN75182			
	MIN	MIN NOM MAX MIN		NOM	MAX	UNIT		
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.5	5	5.5	V	
Common-mode input voltage, V <sub>IC</sub>			±15			±15		
High-level output current, IOH			-400			-400	μΑ	
Low-level output current, IOL			16			16	mA	
Operating free-air temperature, T <sub>A</sub>	-55		125	0		70	°c	

## electrical characteristics over recommended ranges of $V_{CC}$ , $V_{IC}$ , and operating free-air temperature (unless otherwise noted)

	PARAME'	TER	TEST C	ONDITIONS†	MIN	TYP‡	MAX	UNIT
V	Differential input hi	ab 4b as ab a 1 d 14	V <sub>O</sub> = 2.5 V,	V <sub>IC</sub> = -3 V to 3 V			0.5	V
V <sub>TH</sub>	Differential input in	gn-threshold voltage	I <sub>OH</sub> = -400 μA	V <sub>IC</sub> = -15 V to 15 V			1	
VTL	Differential input lo	w threshold voltage	V <sub>O</sub> = 0.4 V,	$V_{IC} = -3 \text{ V to } 3 \text{ V}$			-0.5	V
VIL	Differential input to		IOL = 16 mA,	$V_{IC} = -15 \text{ V to } 15 \text{ V}$			-1	V
V <sub>IH(strobe)</sub>	High-level strobe inp	out voltage			2.1		5.5	~
V <sub>IL(strobe)</sub>	Low-level strobe inp	out voltage			0		0.9	V
			V <sub>ID</sub> = 1 V,	V <sub>strobe</sub> = 2.1 V,	2.5	4.2	5.5	
VOH	High-level output voltage		$I_{OH} = -400  \mu A$		2.5	4.2	5.5	<sub>v</sub>
VOH			V <sub>ID</sub> = −1 V,	V <sub>strobe</sub> = 0.4 V,	2.5	4.2	5.5	
			I <sub>OH</sub> = -400 μA		2.5	4.2	5.5	
VOL	Low-level output voltage		$V_{1D} = -1 V$ ,	$V_{\text{strobe}} = 2.1 \text{ V},$		0.25	0.4	v
*UL	LOW-level output vo		I <sub>OL</sub> = 16 mA			0.25	0.4	
	Input current	Inverting	V <sub>IC</sub> = 15 V			3	4.2	]
		input	V <sub>IC</sub> = 0 V			0	0.5	mA
11		'	V <sub>IC</sub> = -15 V			-3	-4.2	
''		Noninverting	V <sub>IC</sub> = 15 V			5	7	
		input	$V_{IC} = 0 V$			-1	-1.4	mA
		mpat	V <sub>IC</sub> = -15 V			-7	-9.8	
lsн	High-level strobe cur	rrent	V <sub>strobe</sub> = 5.5 V				5	μΑ
ISL	Low-level strobe cur	rent	V <sub>strobe</sub> = 0			-1	-1.4	mA
ri	Input resistance	Inverting input			3.6	5		kΩ
r <sub>i</sub>	input resistance	Noninverting input			1.8	2.5		kΩ
R <sub>T</sub>	Line terminating res	istance	T <sub>A</sub> = 25°C		120	170	250	Ω
los	Short-circuit output	current	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0	-2.8	-4.5	-6.7	mA
	Supply current		V <sub>IC</sub> = 15 V,	V <sub>ID</sub> = -1 V		4.2	6	
<sup>1</sup> cc	(average per receiver)		V <sub>IC</sub> = 0,	V <sub>ID</sub> = -0.5 V		6.8	10.2	mA
	(average per receiver	<u>'</u>	$V_{1C} = -15 V$ ,	V <sub>ID</sub> = -1 V		9.4	14	


 $<sup>^{\</sup>dagger} \text{Unless}$  otherwise noted,  $\text{V}_{strobe} \geqslant 2.1~\text{V}$  or open.

## switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CONDITIONS		TYP	MAX	UNIT
<sup>t</sup> PLH(D)	Propagation delay time, low-to-high-level output from differential input			18	40	ns
<sup>t</sup> PHL(D)	Propagation delay time, high-to-low-level output from differential input	$R_L = 400 \Omega$ ,		31	45	ns
<sup>t</sup> PLH(S)	Propagation delay time, low-to-high-level output from strobe input	C <sub>L</sub> = 15 pF, See Figure 1		9	30	ns
<sup>t</sup> PHL(S)	Propagation delay time, high-to-low-level output from strobe input			15	25	ns

 $<sup>^{\</sup>ddagger}AII$  typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25  $^{\circ}$ C, and V<sub>IC</sub> = 0.

## PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generators have the following characteristics:  $Z_0$  = 50  $\Omega$ ,  $t_r$  = 10 ns,  $t_f$  = 10 ns,  $t_w$  = 0.5  $\pm$  0.1  $\mu$ s, PRR = 1 MHz.

- B. C<sub>L</sub> includes probe and jig capacitance.
- C. All diodes are 1N3064 or equivalent.

## FIGURE 1-PROPAGATION DELAY TIMES

## TYPICAL CHARACTERISTICS




FIGURE 2




FIGURE 3





FIGURE 4

## **TYPICAL CHARACTERISTICS**

## **OUTPUT VOLTAGE**



**VOLTAGE TRANSFER CHARACTERISTICS** 





FIGURE 5

## FIGURE 6

## INPUT CURRENT



## TERMINATING RESISTANCE FREE-AIR TEMPERATURE 200 Rau-Terminating Resistance $-\Omega$ 190 180




FIGURE 8

## TYPICAL CHARACTERISTICS




FIGURE 9




FIGURE 10





FIGURE 11



**INPUT PULSE FOR FIGURE 11** 




FIGURE 12






FIGURE 13

NOTE 4: Figure 11 shows the maximum width of the illustrated pulse that can be applied differentially without the output changing from the low to high level.

## schematic (each driver)

₩. . . V<sub>CC</sub> bus





## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)	
Input voltage	5.5 V
Duration of output short-circuit (see Note 2)	1s
Continuous total power dissipation at (or below) 70°C free-air temperature (see Note 3)	600 mW
Operating free-air temperature range, SN55183	-55°C to 125°C
SN75183	0°C to 70°C
Storage temperature range	-65°C to 150°C
Lead temperature 1/16 inch from case for 60 seconds: J package	300°C
Lead temperature 1/16 inch from case for 10 seconds: N package	260°C

- NOTES: 1. All voltage values, except differential voltages, are with respect to network ground terminal.
  - 2. Not more than one output should be shorted to ground at a time.
  - 3. For operation of SN55183 above 70°C free-air temperature, refer to Dissipation Derating Curves in the Thermal Information section, which starts on page 18. In the J package, these chips are glass-mounted.

## recommended operating conditions

		SN55183			SN75183		
	MIN	MIN NOM MAX MIN		NOM	MAX	UNIT	
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	٧
High-level output current, IOH			-40			-40	mA
Low-level output current, IOL			40			40	mA
Operating free-air temperature, TA	55		125	0		70	°C

## electrical characteristics over recommended ranges of VCC and operating free-air temperature (unless otherwise noted)

	PARAME	TER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VIH	High-level input voltage			2			V
VIL	Low-level input voltage					0.8	V
V	High lovel output voltage	Υ	$V_{IH} = 2 V$ , $I_{OH} = -0.8 \text{ mA}$	2.4			V
Vон	High-level output voltage Y  (AND)	$V_{IH} = 2 V$ , $I_{OH} = -40 \text{ mA}$	1.8	3.3		1 "	
V		V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 32 mA		0.2		V	
VOL	Low-level output voltage	001701	V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 40 mA		0.22	0.4	]
V	High-level output voltage	Z	$V_{IL} = 0.8 \text{ V}, I_{OH} = -0.8 \text{ mA}$	2.4			v
Vон		(NAND)	$V_{1L} = 0.8 \text{ V},  I_{OH} = -40 \text{ mA}$	1.8	3.3		1 .
Vai	Low-level output voltage	OUTPUT	$V_{IH} = 2 V$ , $I_{OL} = 32 \text{ mA}$		0.2		v
VOL		001701	$V_{IH} = 2 V$ , $I_{OL} = 40 \text{ mA}$		0.22	0.4	ľ
ΉΗ	High-level input current		V <sub>IH</sub> = 2.4 V			120	μΑ
lj.	Input current at maximum input	V <sub>IH</sub> = 5.5 V			2	mA	
ΊL	Low-level input current		V <sub>IL</sub> = 0.4 V			-4.8	mA
los	Short-circuit output current §		V <sub>CC</sub> = 5 V, T <sub>A</sub> = 125°C	-40	-100	-120	mA
laa	Supply current (average per driver)		V <sub>CC</sub> = 5 V, All inputs at 5 V,		10	18	mA
<sup>1</sup> CC			No load		- 10	10	IIIA


 $<sup>^{\</sup>dagger}$ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_{A} = 25^{\circ}\text{C}$ .

## switching characteristics, V<sub>CC</sub> = 5 V, $T_A$ = 25°C

	PARAMI	TER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> PLH	Propagation delay time, low-to-high-level Y output	AND			8	12	ns
tPHL	Propagation delay time, high-to-low-level Y output	gates	C <sub>L</sub> = 15 pF,		12	18	ns
<sup>t</sup> PLH	Propagation delay time, low-to-high-level Z output	NAND	See Figure 14(a)		6	12	ns
tPHL	Propagation delay time, high-to-low-level Z output	gates			6	8	ns
tPLH	Propagation delay time, low-to-high-level differential output	Youtput	$Z_L = 100 \Omega$ in series		9	16	ns
<sup>t</sup> PHL	Propagation delay time high-to-low-level differential output	with respect to Z output	with 500 pF, See Figure 14(b)		8	16	ns

<sup>§</sup> Not more than one output should be shorted to ground at a time, and duration of the short-circuit should not exceed one second.

## PARAMETER MEASUREMENT INFORMATION





NOTES: A. The pulse generator has the following characteristics:  $Z_{O} = 50 \Omega$ ,  $t_{r} = 10 ns$ ,  $t_{f} = 10 ns$ ,  $t_{w} = 0.5 \mu s$ , PRR = 1 MHz.

- B. C<sub>L</sub> includes probe and jig capacitance.
- C. Waveforms are monitored on an oscilloscope with R<sub>in</sub>  $\geqslant$  1 M $\Omega$ .


## FIGURE 14-PROPAGATION DELAY TIMES


### TYPICAL CHARACTERISTICS







## TYPICAL CHARACTERISTICS












## TYPES SN55182, SN75182, SN55183, SN75183 DUAL DIFFERENTIAL RECEIVERS AND DRIVERS

## TYPICAL APPLICATION DATA



NOTES: A. When the inputs are open-circuited, the output will be high. A capacitor may be used for dc isolation of the line-terminating resistor.

At the frequency of operation, the impedance of the capacitor should be relatively small.

Example: let 
$$f = 5 \text{ MHz}$$
 
$$C = 0.002 \ \mu\text{F}$$
 
$$Z_C = \frac{1}{2\pi f C} = \frac{1}{2\pi \left(5 \times 10^6\right) \left(0.002 \times 10^{-6}\right)}$$
 
$$Z_C \approx 16 \ \Omega$$

B. Use of a capacitor to control response time is optional.

## FIGURE 21-TRANSMISSION OF DIGITAL DATA OVER TWISTED-PAIR LINE

## INTERFACE **CIRCUITS**

## **TYPE SN75188** QUADRUPLE LINE DRIVER

BULLETIN NO. DL-S 7711874, SEPTEMBER 1973-REVISED JANUARY 1977


- Meets Specifications of EIA RS-232C
- Designed to be Interchangeable with Motorola MC1488
- Current-Limited Output . . . 10 mA Typical
- Power-Off Output Impedance . . . 300  $\Omega$  Min
- Slew Rate Control by Load Capacitor
- Flexible Supply Voltage Range
- Input Compatible with Most TTL and DTL Circuits

## description


177

The SN75188 is a monolithic quadruple line driver designed to interface data terminal equipment with data communications equipment in conformance with the specifications of EIA Standard RS-232C with a diode in series with each supply-voltage terminal as shown under typical applications. The device is characterized for operation from 0°C to 75°C.

### J OR N **DUAL-IN-LINE PACKAGE** (TOP VIEW)



### schematic (each driver)



#### **FUNCTION TABLE** Α В н н 1 L Х Н х Н L

H = high level, L = low level,X = irrelevant

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage V <sub>CC+</sub> at (or below) 25°C free-air temperature (see Notes 1 and 2)
Supply voltage V <sub>CC</sub> at (or below) 25°C free-air temperature (see Notes 1 and 2)
Input voltage range
Output voltage range
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2)
Operating free-air temperature range
Storage temperature range
Lead temperature 1/16 inch from case for 60 seconds: J package
Lead temperature 1/16 inch from case for 10 seconds: N package

NOTES: 1. All voltage values are with respect to the network ground terminal.

2. For operation above  $25^{\circ}$ C free-air temperature, refer to the Maximum Supply Voltage Curve, Figure 6, and the Dissipation Derating Curves in the Thermal Information Section, which begins on page 18. In the J package, SN75188 chips are glass-mounted.

## **TYPE SN75188** QUADRUPLE LINE DRIVER

REVISED JANUARY 1977

## electrical characteristics over operating free-air temperature range, V<sub>CC+</sub> = 9 V, V<sub>CC-</sub> = -9 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS			MIN TYP <sup>†</sup> MAX (SEE NOTE 4)				
VIH	High-level input voltage			1.9			٧		
VIL	Low-level input voltage					0.8	V		
Voн	High-level output voltage	V <sub>IL</sub> = 0.8 V,	V <sub>CC+</sub> = 9 V, V <sub>CC-</sub> = -9 V	6	7		v		
		R <sub>L</sub> = 3 kΩ	V <sub>CC+</sub> = 13.2 V, V <sub>CC-</sub> = -13.2 V	9	10.5				
	Laurana autoritus la ca	V <sub>IH</sub> = 1.9 V,	V <sub>CC+</sub> = 9 V, V <sub>CC-</sub> = -9 V		-7	-6	V		
VOL	Low-level output voltage		V <sub>CC+</sub> = 13.2 V, V <sub>CC-</sub> = -13.2 V		-10.5	-9	] `		
ΊΗ	High-level input current	V <sub>I</sub> = 5 V				10	μΑ		
ΊL	Low-level input current	V <sub>I</sub> = 0			-1	-1.6	mA		
los(H)	Short-circuit output current at high level ◆	V <sub>I</sub> = 0.8 V,	V <sub>O</sub> = 0	-6	-10	-12	mA		
los(L)	Short-circuit output current at low level ◆	V <sub>I</sub> = 1.9 V,	V <sub>O</sub> = 0	6	10	12	mA		
ro	Output resistance, power off	V <sub>CC+</sub> = 0,		300			Ω		
	·	$V_0 = -2 \text{ V to } 2$	V	<u> </u>					
	Supply current from $V_{CC+}$	V <sub>CC+</sub> = 9 V,	All inputs at 1.9 V	ļ	15	20			
		No load	All inputs at 0.8 V		4.5	6	1		
		V <sub>CC+</sub> = 12 V,	All inputs at 1.9 V		19	25			
ICC+		No load	All inputs at 0.8 V		5.5	7	mA		
				V <sub>CC+</sub> = 15 V, No load,	All inputs at 1.9 V			34	
		T <sub>A</sub> = 25°C	All inputs at 0.8 V			12			
		V <sub>CC</sub> -= -9 V,	All inputs at 1.9 V		-13				
		No load	All inputs at 0.8 V			-0.015			
		1 00	All inputs at 1.9 V	ļ		-23			
Icc-	Supply current from V <sub>CC</sub> —	No load	All inputs at 0.8 V			-0.015	mA		
		$V_{CC-} = -15 V$ , No load,	All inputs at 1.9 V			-34			
		T <sub>A</sub> = 25°C	All inputs at 0.8 V			-2.5			
PD	Total power dissipation	No load	V <sub>CC</sub> -= -9 V,			333	mW		
	lotal power dissipation	V <sub>CC+</sub> = 12 V, No load	$V_{CC-} = -12 V$ ,			576			

 $<sup>^{\</sup>dagger}$  All typical values are at  $T_A = 25^{\circ}$  C.

NOTE 4: The algebraic convention where the more positive (less negative) limit is designated as maximum is used in this data sheet for logic voltage levels only, e.g., if -6 V is a maximum, the typical value is a more negative voltage.

## switching characteristics, $V_{CC+} = 9 \text{ V}$ , $V_{CC-} = -9 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
†PLH	Propagation delay time, low-to-high-level output			220	350	ns
tPHL	Propagation delay time, high-to-low-level output	$R_L = 3 k\Omega$ , $C_L = 15 pF$ ,		100	175	ns
<sup>t</sup> TLH	Transition time, low-to-high-level output‡	See Figure 1		55	100	ns
<sup>t</sup> THL	Transition time, high-to-low-level output‡	1		45	75	ns
<sup>t</sup> TLH	Transition time, low-to-high-level output §	$R_L = 3 k\Omega$ to $7 k\Omega$ , $C_L = 2500 pF$ ,		2.5		μs
†THL	Transition time, high-to-low-level output§	See Figure 1		3.0		μs


<sup>‡</sup>Measured between 10% and 90% points of output waveform.

Not more than one output should be shorted at a time.

 $<sup>\</sup>S$  Measured between +3 V and -3 V points on the output waveform (EIA RS-232C conditions)

## **TYPE SN75188** QUADRUPLE LINE DRIVER

## PARAMETER MEASUREMENT INFORMATION



NOTE: A. The pulse generator has the following characteristics:  $t_W$  = 0.5  $\mu$ s, PRR = 1 MHz,  $Z_O$  = 50  $\Omega$ . B. C<sub>L</sub> includes probe and jig capacitance.

### FIGURE 1-PROPAGATION AND TRANSITION TIMES

### TYPICAL CHARACTERISTICS







FIGURE 2








## TYPE SN75188 QUADRUPLE LINE DRIVER

## THERMAL INFORMATION

MAXIMUM SUPPLY VOLTAGE vs



TA-Free-Air Temperature-°C FIGURE 6

## TYPICAL APPLICATION DATA




FIGURE 7-LOGIC TRANSLATOR APPLICATIONS

Diodes placed in series with the  $V_{CC+}$  and  $V_{CC-}$  leads will protect the SN75188 in the fault condition where the device outputs are shorted to  $\pm 15$  V and the power supplies are at low voltage and provide low-impedance paths to ground.




FIGURE 8—POWER SUPPLY PROTECTION TO MEET
POWER-OFF FAULT CONDITIONS OF
EIA STANDARD RS-232C

## INTERFACE CIRCUITS

## TYPES SN75189, SN75189A QUADRUPLE LINE RECEIVERS


BULLETIN NO. DL-S 7312035, SEPTEMBER 1973

- Input Resistance . . . 3  $k\Omega$  to 7  $k\Omega$
- Input Signal Range . . . ±30 V
- Fully Interchangeable with Mototola MC1489, MC1489A
- Operates From Single 5-V Supply


schematic (each receiver)

- Built-in Input Hysteresis (Double Thresholds)
- Response Control Provides: Input Threshold Shifting Input Noise Filtering
- Satisfies Requirements of EIA RS-232-C





Resistor values shown are nominal and in ohms.



## description

The SN75189 and SN75189A are monolithic quadruple line receivers designed to satisfy the requirements of the standard interface between data terminal equipment and data communication equipment as defined by EIA Standard RS-232C. A separate response control terminal is provided for each receiver. A resistor or a resistor and bias voltage can be connected between this terminal and ground to shift the input threshold voltage levels. An external capacitor can be connected from this terminal to ground to provide input noise filtering.

## absolute maximum ratings at 25°C free-air temperature (unless otherwise noted)

Supply voltage, VCC (see Note 1)	V
Input voltage	
Output current 20 m	
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2)	
Operating free-air temperature range	
Storage temperature range	
Lead temperature 1/16 inch from case for 60 seconds: J package	
Lead temperature 1/16 inch from case for 10 seconds: N package	

NOTES: 1. Voltage values are with respect to the network ground terminal.

 For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in the Thermal Information section, which starts on page 18. In the J package, SN75189 and SN75189A chips are glass-mounted.

## TYPES SN75189, SN75189A QUADRUPLE LINE RECEIVERS

## electrical characteristics over operating free-air temperature range, VCC = 5V ± 1%, (unless otherwise noted)

PARAMETER		TEST	TEOT 00	TEST SOURCE L			9	S	N75189	Α		
		FIGURE	TEST CONDITIONS†		MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT	
V <sub>T+</sub>	Positive-going threshold voltage	1			1		1.5	1.75	1.9	2.25	V	
V <sub>T</sub> _	Negative-going threshold voltage	1			0.75		1.25	0.75	0.97	1.25	V	
	I i h lavel avenue valence	1	V <sub>I</sub> = 0.75 V,	I <sub>OH</sub> = -0.5 mA	2.6	4	5	2.6	4	5	V	
VOH	High-level output voltage	'	Input open,	I <sub>OH</sub> = -0.5 mA	2.6	4.	5	2.6	4	5	1	
VOL	Low-level output voltage	1	V <sub>I</sub> = 3 V,	I <sub>OL</sub> = 10 mA		0.2	0.45		0.2	0.45	V	
1	High-level input current	2	V <sub>I</sub> = 25 V		3.6		8.3	3.6		8.3	^	
1111		2	VI = 3 V		0.43			0.43			mA	
Ī	Low-level input current	2	V <sub>I</sub> = -25 V		-3.6		-8.3	-3.6		-8.3	A	
HL	Low-level input current	2	2	V <sub>I</sub> = -3 V		-0.43			-0.43			mA
los	Short-circuit output current	3				-3			-3		mA	
Icc	Supply current	2	V <sub>I</sub> = 5 V,	Outputs open		20	26		20	26	mA	


<sup>&</sup>lt;sup>†</sup>All characteristics are measured with the response control terminal open.


‡All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

## switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH Propagation delay time, low-to-high-level output		$C_L = 15  pF$ , $R_L = 3.9  k\Omega$		25	85	
tpHL Propagation delay time, high-to-low-level output	7 ,	$C_L = 15  pF$ , $R_L = 390  \Omega$		25	50	ns
tTLH Transition time, low-to-high-level output	7 7	$C_L = 15  pF, R_L = 3.9  k\Omega$		120	175	ns
tTHL Transition time, high-to-low-level output		$C_L = 15  pF, R_L = 390  \Omega$		10	20	1115

## PARAMETER MEASUREMENT INFORMATION§









ICC is tested for all four receivers simultaneously

FIGURE 2-I<sub>IH</sub>, I<sub>IL</sub>, I<sub>CC</sub>

FIGURE 3-IOS





- NOTES: A. The pulse generator has the following characteristics:  $Z_{out} \approx 50~\Omega$ ,  $t_{w}$  = 500 ns.
  - B.  $C_L$  includes probe and jig capacitance. C. All diodes are 1N3064 or equivalent.


## FIGURE 4-SWITCHING TIMES

§ Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

## TYPES SN75189, SN75189A QUADRUPLE LINE RECEIVERS


## TYPICAL CHARACTERISTICS

### SN75189 OUTPUT VOLTAGE VS INPUT VOLTAGE



## SN75189A

### OUTPUT VOLTAGE vs INPUT VOLTAGE



## INPUT THRESHOLD VOLTAGE

## vs FREE-AIR TEMPERATURE




FIGURE 7

## INPUT THRESHOLD VOLTAGE

## vs SUPPLY VOLTAGE







FIGURE 8

## TYPES SN75189, SN75189A QUADRUPLE LINE RECEIVERS

## TYPICAL CHARACTERISTICS







NOTE 3: This figure shows the maximum amplitude of a positive-going pulse that, starting from zero volts, will not cause a change of the output level.


## INTERFACE CIRCUITS

# TYPES SN75207, SN75207B, SN75208, SN75208B DUAL SENSE AMPLIFIERS FOR MOS MEMORIES OR DUAL HIGH-SENSITIVITY LINE RECEIVERS

BULLETIN NO. DL-S 7711793, JULY 1973-REVISED JANUARY 1977

- Plug-in Replacement for SN75107A, SN75107B, SN75108A, SN75108B with Improved Characteristics
- ± 10 mV Guaranteed Input Sensitivity
- TTL Compatible
- Standard Supply Voltages . . . ±5 V
- Differential Input Common-Mode Voltage Range of ±3 V
- Strobe Inputs for Channel Selection
- '207 and '207B Have Totem-Pole Outputs
- '208 and '208B Have Open-Collector Outputs
- "B" Versions Have Diode-Protected Input Stage for Power-Off Condition
- Sense Amplifier for MOS Memories
- Dual Comparator
- High-Sensitivity Line Receiver

## J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



NC-No internal connection

## description

177


The SN75207, SN75207B, SN75208, and SN75208B are pin-for-pin replacements for the SN75107A, SN75107B, SN75108A, and SN75108B, respectively. The improved input sensitivity makes them more suitable for MOS memory sense amplifiers and can result in faster memory cycles. Improved sensitivity also makes them more useful in line receiver applications by allowing use of longer transmission line lengths. The '207 and '207B each features a TTL-compatible active-pull-up output. The '208 and '208B each features an open-collector output that permits wired-AND logic connections with similar output configurations. These devices are designed for operation from 0°C to 70°C and are available in the ceramic dual-in-line (J) package or in the plastic dual-in-line (N) package.

### FUNCTION TABLE

DIFFERENTIAL INPUTS	STRO	OBES	ОИТРИТ
A-B	G	S	Y
V <sub>ID</sub> ≥ 10 mV	х	X	Н
	Х	L	H
$-10~\text{mV} < V_{ extsf{ID}} < 10~\text{mV}$	٦	Х	Н
	Н	Η	INDETERMINATE
	Х	L	Н
$V_{ID} \le -10 \text{ mV}$	L	Х	Н
	Н	Н	L

H = high level, L = low level, X = irrelevant

The essential difference between the unsuffixed and "B" versions can be seen in the schematics. Input-protection diodes are in series with the collectors of the differential-input transistors of the "B" versions. These diodes are useful in certain "party-line" systems that may have multiple  $V_{CC+}$  power supplies and may be operated with some of the  $V_{CC+}$  supplies turned off. In such a system, if a supply is turned off and allowed to go to ground, the equivalent input circuit connected to that supply would be as follows:



**UNSUFFIXED VERSION** 



This would be a problem in specific systems that might possibly have the transmission lines biased to some potential greater than 1.4 volts.

## TYPES SN75207, SN75207B, SN75208, SN75208B DUAL SENSE AMPLIFIERS FOR MOS MEMORIES OR DUAL HIGH-SENSITIVITY LINE RECEIVERS

### design characteristics


The '207, '207B, '208, and '208B line receivers/sense amplifiers are TTL-compatible dual circuits intended for use in high-speed data-transmission systems or MOS memory systems. They are designed to detect low-level differential signals in the presence of common-mode noise and variations of temperature and supplies. Dc specifications reflect worst-case conditions of temperature, supply voltages, and input voltages.

The input common-mode voltage range is ±3 volts. This is adequate for application in most systems. In systems with requirements for greater common-mode voltage range, input attenuators may be used to decrease the noise to an acceptable level at the receiver-input terminals.

The circuits feature individual strobe inputs for each channel and a strobe input common to both channels for logic versatility. The strobe inputs are tested to guarantee 400 millivolts of dc noise margin when interfaced with Series 54/74 TTL.

The circuits feature high input impedance and low input currents, which induce very little loading on the transmission line. This makes these devices especially useful in party-line systems. The excellent input sensitivity (3 millivolts typical) is particularly important when data is to be detected at the end of a long transmission line and the amplitude of the data has deteriorated due to cable losses. The circuits are designed to detect input signals of 10 millivolts (or greater) amplitude and convert the polarity of the signal into appropriate TTL-compatible output logic levels.

## schematic (each receiver)



 $^{\bullet}\,\text{R}$  = 1  $\text{k}\,\Omega$  for '207 and '207B, 750  $\Omega$  for '208 and '208B.

NOTES: A. Resistor values shown are nominal and in ohms.

B. Components shown with dashed lines in the output circuitry are applicable to the '207 and '207B only. Diodes in series with the collectors of the differential input transistors are short-circuited on '207 and '208.

# TYPES SN75207, SN75207B, SN75208, SN75208B DUAL SENSE AMPLIFIERS FOR MOS MEMORIES OR DUAL HIGH-SENSITIVITY LINE RECEIVERS

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

pply voltage V <sub>CC+</sub> (see Note 1)
pply voltage V $_{ ext{CC-}}$
ferential input voltage (see Note 2)
mmon-mode input voltage (see Note 3)
obe input voltage
ntinuous total dissipation
erating free-air temperature range
rage temperature range

## recommended operating conditions (see note 4)

M	IN NOM	MAX	UNIT
Supply voltage V <sub>CC+</sub>	75 5	5.25	V
Supply voltage V <sub>CC</sub>		-5.25	V
Low-level output current, IOL		-16	mΑ
Differential input voltage, V <sub>ID</sub> (see Note 5)		5	V
Common-mode input voltage, VIC (see Notes 5 and 6)	3†	3	V
Input voltage range, any differential input to ground (see Note 5)	5†	3	V
Operating free-air temperature	0	70	°C


<sup>&</sup>lt;sup>†</sup>The algebraic convention where the more positive (less negative) limit is designated as maximum is used in this data sheet for logic voltage levels only.

## NOTES: 1. All voltage values, except differential voltages, are

- with respect to network ground terminal.

  2. Differential voltage values are at the noninverting (A) terminal with respect to the inverting (B) terminal.
- Common-mode input voltage is the average of the voltages at the A and B inputs.
- 4. When using only one channel of the line receiver, the strobe G of the unused channel should be grounded and at least one of the differential inputs of the unused receiver should be terminated at some voltage between —3 V and 3 V.
- The recommended combinations of input voltages fall within the shaded area of the figure at the right.
- 6. The common-mode voltage may be as low as  $-4\ V$  provided that one of the two inputs is not more negative than  $-3\ V.$

## RECOMMENDED COMBINATIONS OF INPUT VOLTAGES



# TYPES SN75207, SN75207B, SN75208, SN75208B DUAL SENSE AMPLIFIERS FOR MOS MEMORIES OR DUAL HIGH-SENSITIVITY LINE RECEIVERS

## definition of input logic levels<sup>†</sup>

		MIN	MAX	UNIT
VIDH	High-level input voltage between differential inputs	0.01	5	V
VIDL	Low-level input voltage between differential inputs	-5	-0.01	V
VIH(S)	High-level input voltage at strobe inputs	2	5.5	V
VIL(S)	Low-level input voltage at strobe inputs	0	0.8	V

<sup>&</sup>lt;sup>†</sup>The algebraic convention, where the more positive (less negative) limit is designated maximum, is used in this data sheet with logic input voltage levels only.

## electrical characteristics over recommended free-air temperature range (unless otherwise noted)

	PARAMETER			TEST CONDITIONS‡			'207, '207B			'208, '208B			
PARAMETER			TEST CONDITIONS+			MIN	TYP §	MAX	MIN	<b>TYP</b> §	MAX	UNIT	
ЧН	High-level	Α	V MAY		V <sub>ID</sub> = 5 V		30	75		30	75		
	input current	В	V <sub>CC±</sub> = MAX		V <sub>ID</sub> = -5 V		30	75		30	75	μΑ	
1	Low-level	A	Van - MAX		V <sub>ID</sub> = -5 V			-10			-10	μА	
IIL.	input current	В	V <sub>CC±</sub> = MAX		V <sub>ID</sub> = 5 V			-10			-10	μА	
чн	High-level input currer	nt	V <sub>CC±</sub> = MAX,	V <sub>IH(S)</sub> = 2.4 V				40			40	μΑ	
''H	into 1G or 2G		V <sub>CC±</sub> = MAX,	VIH(S) = MAX VCC-	+			1			1	mA	
111	Low-level input curren	nt	V00 = MAY	V <sub>1L(S)</sub> = 0.4 V			-1.6			-1.6	mA		
'11	into 1G or 2G		VCC± - WAX,					-1.0					
ин	High-level input		V <sub>CC±</sub> = MAX,	$V_{IH(S)} = 2.4 V$				80			80	μΑ	
1111	current into S		V <sub>CC±</sub> = MAX,	VIH(S) = MAX VCC-	+			2			2	mA	
IIL.	Low-level input		V <sub>CC±</sub> = MAX,	V11 (C) = 0.4 V				-3.2			-3.2	mA	
112	current into S							- 0.2			-0.2		
VOH	High-level output voltage	age		$V_{IL(S)} = 0.8 V$ ,	$V_{IDH}$ = 10 mV,	24	2.4					v	
-01				$V_{IC} = -3 V \text{ to } 3 V$		2.7							
VOL	Low-level output voltage	I ow-level output voltage	age	$V_{CC\pm} = MIN,$	$V_{IH(S)} = 2 V$	$V_{IDL} = -10 \text{ mV},$			0.4			0.4	v
-02		$I_{OL} = 16 \text{ mA},  V_{IC} = -3 \text{ V to } 3 \text{ V}$				· · ·							
ЮН	High-level output curre	ent	V <sub>CC±</sub> = MIN,	VOH = MAX VCC+							250	μΑ	
los	Short-circuit		V <sub>CC+</sub> = MAX			-18		-70				mA	
-03	output current¶		1001									.,,,	
ICCH+	Supply current from		V <sub>CC+</sub> = MAX,	$T_A = 25^{\circ}C$			18	30		18	30	mA	
-CCH+	V <sub>CC+</sub> , outputs high		- CC± 1117(74)	-A 20 0									
Iccu	Supply current from		V <sub>CC+</sub> = MAX,	TA = 25°C		1	_8 4	-15		_8.4	-15	mΔ	
ICCH-	V <sub>CC</sub> —, outputs high		· CC± MAX,	, д 200			-0.4	15		-0.4	-13	···A	

<sup>‡</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

## switching characteristics, $V_{CC+} = 5 \text{ V}$ , $V_{CC-} = -5 \text{ V}$ , $T_A = 25^{\circ} \text{C}$


	DADAMETED	TEGT COMPLETIONS	'207, '207B			'208, '208B			
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
tPLH(D)	Propagation delay time, low-to-high-level output, from differential inputs A and B				35			35	ns
tPHL(D)	Propagation delay time, high-to-low-level output, from differential inputs A and B	$R_L = 470 \Omega, C_L = 15 pF,$			20			20	ns
tPLH(S)	Propagation delay time, low-to-high-level output, from strobe input G or S	See Figure 1			17			17	ns
tPHL(S)	Propagation delay time, high-to-low-level output, from strobe input G or S				17			17	ns

 $<sup>\</sup>S$  All typical values are at  $V_{CC+} = 5 \text{ V}$ ,  $V_{CC-} = -5 \text{ V}$ ,  $T_A = 25^{\circ}$  C.


Not more than one output should be shorted at a time.

# TYPES SN75207, SN75207B, SN75208, SN75208B DUAL SENSE AMPLIFIERS FOR MOS MEMORIES OR DUAL HIGH-SENSITIVITY LINE RECEIVERS

## PARAMETER MEASUREMENT INFORMATION



### TEST CIRCUIT



- NOTES: A. The pulse generators have the following characteristics:  $Z_{out} = 50 \Omega$ ,  $t_r \leqslant 5$  ns,  $t_f \leqslant 5$  ns,  $t_{w1} = 500$  ns with PRR = 1 MHz,
  - t<sub>W2</sub> = 1 ms with PRR = 500 kHz.
     Strobe input pulse is applied to Strobe 1G when inputs 1A-1B are being tested, to Strobe S when inputs 1A-1B or 2A-2B are being tested, and to Strobe 2G when inputs 2A-2B are being tested.
  - C. C<sub>L</sub> includes probe and jig capacitance.
  - D. All diodes are 1N916.

FIGURE 1-PROPAGATION DELAY TIMES

# TYPES SN75207, SN75207B, SN75208, SN75208B DUAL SENSE AMPLIFIERS FOR MOS MEMORIES OR DUAL HIGH-SENSITIVITY LINE RECEIVERS

## TYPICAL APPLICATION DATA





FIGURE 2-MOS MEMORY SENSE AMPLIFIER



Receivers are '207, '207B, '208, or '208B; drivers are SN55109A, SN75109A, SN55110A, SN75110A, or SN75112.

### FIGURE 3-DATA-BUS OR PARTY-LINE SYSTEM

PRECAUTIONS: When only one receiver in a package is being used, at least one of the differential inputs of the unused receiver should be terminated at some voltage between -3 volts and +3 volts, preferably at ground. Failure to do so will cause improper operation of the unit being used because of common bias circuitry for the current sources of the two receivers. Strobe G of the unused channel should be grounded.


## FUTURE PRODUCT TO BE ANNOUNCED

## TYPE uA9636 DUAL SINGLE-ENDED LINE DRIVER

JG OR P DUAL-IN-LINE PACKAGE

JANUARY 1977

- Meets EIA Standards RS-423 and RS-232-C
- Output Short-Circuit Current Limiting
- Adjustable Slew Rate Limiting
- TTL and CMOS Input Compatibility
- Wide Supply Voltage Range (±9 V to ±15 V)
- Designed To Be Interchangeable With Fairchild 9636



## description


The uA9636 is a dual single-ended line driver specifically designed to satisfy the requirements of EIA Standards RS-423 and RS-232-C in addition to the requirements of CCITT X.26, X.28, and Federal Standard FIPS 1030. By use of an external resistor, the output slew rate is adjustable over two orders of magnitude. The uA9636 supply voltage can be operated over a wide range from  $\pm 9$  V to  $\pm 15$  V.

The uA9636M will be characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The uA9636C will be characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C.

supply voltage: Variable from  $\pm 9$  V to  $\pm 15$  V

JANUARY 1977

- Meets Specifications of EIA Standards RS-422 and RS-423
- Operates From a Single 5-V Supply
- **High-Speed Schottky Circuitry**
- Withstands EIA Standard RS-232-C Signal Levels
- Wide Common-Mode Range . . . ± 15 V
- Designed To Be Interchangeable With Fairchild 9637



### description

The uA9637 is a dual differential line receiver utilizing Schottky-diode-clamped transistors<sup>†</sup> for high speed. It is designed to meet EIA Standards RS-422 and RS-423. It has a common-mode input voltage range of ±15 volts and the inputs can withstand ±25 volts either differentially or to ground.

The uA9637M will be characterized for operation over the full military temperature range of  $-55^{\circ}C$  to  $125^{\circ}C$ . The uA9637C will be characterized for operation from 0°C to 70°C.

supply voltage: 5 V nominal

fintegrated Schottky-Barrier diode-

clamped transistor is patented by Texas Instruments. U. S. Patent

Number 3,463,975.

## FUTURE PRODUCT TO BE ANNOUNCED

## TYPE uA9638 DUAL DIFFERENTIAL LINE DRIVER


JG OR P DUAL-IN-LINE PACKAGE

JANUARY 1977

- Meets EIA Standard RS-422
- Operates From a Single 5-V Supply
- TTL and CMOS Input Compatibility
- Output Short-Circuit Protection
- Schottky Circuitry
- Designed to be Interchangeable With Fairchild 9638

## description

The uA9638 is a dual differential line driver that meets EIA Standard RS-422. The inputs are TTL and CMOS compatible and have input clamp diodes. Schottky-diode-clamped transistors<sup>†</sup> are used to minimize the propagation delay time.



The uA9638M will be characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The uA9638C will be characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C.

supply voltage: 5 V nominal

#### introduction

The systems designer is constantly faced with the problem of interfacing subsystems and of transmitting data over a distance, whether it is a few inches on a circuit board or many feet to another unit in the system. The quality of the signal reproduced in the receiving unit is dependent on:

- A. Transmission line characteristics
  - 1. Length and attenuation
  - 2. Geometry (single wire, coaxial, parallel wires, twisted pair, shielded or unshielded, etc.)
    - a. Characteristic impedance and line termination
    - Distributed capacitance and inductance
- B. General layout and noise environment
- C. Receiver characteristics
  - 1. Input impedance
  - Sensitivity, hysteresis, and input threshold
  - Frequency response (switching time)
- D. Driver characteristics
  - 1. Output impedance
  - 2. Output peak current capability
  - 3. Frequency response
- E. Bit rate and pulse duration (bit rate =  $\frac{2}{\text{period}}$ )

The impact of many of these factors is discussed on the following pages and in several data sheets. Other applications where line circuit characteristics can be used to advantage are also discussed. For convenient access to all the application information in this data book, a topical index is provided on the next page.

#### additional circuit design information

Bulletin CA-130, Line Drivers and Receivers: SN55107 Series, and Bulletin CA-146, Data Transmission with SN55107 Series, are available from Texas Instruments upon request.

The Texas Instruments videotape course "Linear and Interface Integrated Circuits" is available for a nominal fee.


#### **INDEX TO APPLICATION TOPICS**

Party-line system for quadruple bus transceivers														30
Party-line operation for drivers with 3-state outputs														36
Basic balanced-line transmission system												. •	47,	58
Party-line system											47	, 5	8, 1	176
Unbalanced or single-line systems													48,	98
Dot-AND connections														48
Increasing receiver common-mode input voltage range														48
Furnace control														50
Dual differential comparator														51
Repeater for long lines														51
Window detector														51
Temperature controller with zero-voltage switching														52
Pulse control circuit														59
Balanced party-line system														78
Single-ended party-line circuits				 										92
Pulse-squaring circuit														92
Voltage waveforms on unbalanced transmission lines													. 1	16
Line receiver circuit with adjustable voltage reference														
Schmitt trigger circuit														
Gated oscillator													. 1	24
Level detector														
Interface circuits for MIL STD 188C														
Interface circuits for EIA Standard RS-232-C														
Differential-line transmission using SN75182 and SN7														
Logic translator circuit														
MOS-memory sense amplifier														
Line terminations														
Noise														
Line length capability versus bit rate													. 1	88

#### line terminations

177

The voltage across an impedance terminating a transmission line is a function of the real and imaginary components of the impedance, the characteristic impedance of the line, and the incident power. When the impedance is a pure resistance (see Note 1) and the transmission line is ideal, then:



$$P_{R} = P_{I} \left( \frac{R_{L} - Z_{0}}{R_{L} + Z_{0}} \right)^{2} \tag{1}$$

$$P_{L} = P_{I} - P_{R} = P_{I} \left[ 1 - \left( \frac{R_{L} - Z_{0}}{R_{L} + Z_{0}} \right)^{2} \right]$$
 (2)

$$V_{L} = \sqrt{P_{L} R_{L}} = \sqrt{I_{L}^{2} R_{L}^{2}}$$
 (3)

where

P<sub>I</sub> = incident power

PL = power delivered to RL

PR = reflected power


Z<sub>0</sub> = line characteristic

R<sub>1</sub> = load resistance

impedance

When  $R_L = Z_0$ , the numerators of the fractional terms in Equations 1 and 2 become zero and the reflected power is zero. With reflections reduced to zero, one source of signal distortion and noise is eliminated. Equation 3 shows the relationship between PL, RL, VL, and IL.

In line circuit design RL is a lumped value representing the combination of a termination resistor and the input resistance of a line receiver.




$$V_{L} = \sqrt{P_{L} \frac{R_{in} \times R_{T}}{R_{in} + R_{T}}}$$
 (4)


When  $R_{in} \gg R_T$ , the incoming signal power and noise power are shunted to ground by  $R_T$ , decreasing the effective power to the input of the receiver.

NOTE 1: The assumption that the terminating impedance is a pure resistance simplifies this discussion. In practice, the reactive components of impedance can usually be neglected.

#### line terminations (continued)

Figure 3 illustrates how much the line length versus bit rate boundary for acceptable TTL signals was affected by variation of the termination resistor values. Case A clearly provides the best capability for high bit rates and long transmission lines, while Cases B and C show irregularities primarily due to reflected signals.









FIGURE 3

The voltage waveform for Case C at a line length of 50 feet shows a large negative transient in the receiver output due to a reflection. At 10 feet, the bit rate capability (see Figure 3) has increased to 45 Mb/s compared to 47 Mb/s for Case B.





Bit Rate = 5.4 Mb/s Line Length = 50 feet VOLTAGE WAVEFORM


#### line terminations (continued)


The waveforms below offer an interesting comparison of the driver input signal to the resulting signals that appear at the receiver input and at the receiver output. The circuit of Figure 3 with 100 feet of line and a bit rate of 2 Mb/s was used. Note that the pulse duration for Case D receiver output is much shorter than the apparent duration of the input pulse. Case C, with somewhat less distortion, produces input and output pulse widths of about the same value.


#### **VOLTAGE WAVEFORMS**












#### noise

The environment of any transmission line will produce noise from many sources. That noise will be transmitted to the input of the line receiver and can cause severe signal distortion. The familiar differential-line technique has provided a means of reducing the effect of common-mode noise on low-level signals in linear, digital, and rf transmission for some time, and is thoroughly discussed in the literature. One method of reducing the common-mode noise on balanced lines will be presented in this topic.


The noise power present on a line terminated in a resistance will act in the same manner as the signal power in Equations 1 through 4 under Line Terminations. Specifically, the noise will be shunted to ground and will not provide power to the receiver input if the line is terminated in a low-value resistor to ground. Examples 1 and 2 below show two typical means of terminating differential lines at the receiver.




R<sub>D</sub>
R<sub>in</sub>
Equivalent Circuit of Each Input

**EXAMPLE 1** 

Since the shunting resistance, Rp + Rin, is high, most of the noise on each conductor will appear at the receiver input.





Most of the noise power on each conductor of the balanced line will be shunted to ground by  $R_{T1}$  or  $R_{T2}$  because of their low value compared to  $R_{in}$ .

#### noise (continued)

Figure 1 below illustrates the effectiveness of the differential-line technique in rejecting noise from an external source.




FIGURE 1

#### line length capability vs bit rate

The data presented in this section is intended to assist the designer who must choose a combination of line driver and receiver to meet line length and bit rate requirements. It does not represent the complete set of available options, but offers a means of comparison for many device types in typical applications. Each graph is associated with a specific line termination scheme, and all measurements utilized Belden #8795 wire as transmission line (see Note 1).

The duty cycle value refers to the time at TTL high level divided by the period length.




FIGURE 1- PERIOD AND DUTY CYCLE


Duty cycle and bit rate values will yield the high-level pulse duration by means of the formula:

Pulse duration = period x duty cycle = 
$$\frac{2}{\text{bit rate}}$$
 x duty cycle

The data on the following pages was obtained in each case by monitoring the output of the receiver. Acceptable waveforms exhibited:

- 1. TTL low level less than 0.4 V
- 2. TTL high level greater than 2.4 V
- 3. No oscillations

Figures 2 and 3 show examples of acceptable and unacceptable voltage waveforms with regard to oscillations of the SN75112 driver and SN75207 receiver.




NOTE 1: Belden #8795 twisted-pair wire is 22 AWG and exhibits the following characteristics:  $Z_0 \approx 100 \ \Omega$ ,  $C \approx 15 \ pF/ft$ , propagation delay  $\approx 1.3 \ ns/ft$ ,

#### LINE LENGTH CAPABILITY vs BIT RATE


#### **INDEX TO DATA**

DRIVE	R APPLICATIONS	RECEIVI	ER APPLICATIONS
TYPE	FIGURE NUMBERS	TYPE	FIGURE NUMBERS
SN75109A	4, 7	SN75107A	4, 5, 6
SN75110A	5, 8	SN75108A	7, 8, 9
SN75112	6, 9	SN75115	13, 14, 15, 16, 21
SN75113	10, 13	SN75116	42
SN75114	10, 13	SN75117	43
SN75116	42	SN75122	17, 22, 26, 31
SN75117	43	SN75124	27, 32
SN75121	31	SN75125	28, 33
SN75123	32, 33	SN75127	28, 33
SN75138	34	SN75138	34
SN75150	37, 38	SN75140	18, 23, 29
SN75158	41	SN75152	19, 24, 30, 38, 44
SN75183	11, 14	SN75154	37
SN75188	35, 36, 39, 40	SN75182	10, 11, 12, 20, 25
SN75450B	44	SN75189	35, 39
SN75451B	16, 17, 18, 19, 20	SN75189A	36, 40
SN75361A	21, 22, 23, 24, 25	SN75207	4, 5, 6
DS8831	12, 15, 26, 27, 28, 29, 30	SN75208	7, 8, 9, 41
DS8832	12, 15, 26, 27, 28, 29, 30		

#### LINE LENGTH CAPABILITY vs BIT RATE



#### **MEASUREMENT INFORMATION FOR FIGURES 4 THRU 9**






FIGURE 5








FIGURE 6









#### LINE LENGTH CAPABILITY vs BIT RATE




**MEASUREMENT INFORMATION FOR FIGURES 10 THRU 15** 



#### LINE LENGTH CAPABILITY vs BIT RATE



#### MEASUREMENT INFORMATION FOR FIGURES 16 THRU 20








FIGURE 17




FIGURE 18




FIGURE 19







FIGURE 20


#### LINE LENGTH CAPABILITY vs BIT RATE





#### **MEASUREMENT INFORMATION FOR FIGURES 21 THRU 25**















#### LINE LENGTH CAPABILITY VS BIT RATE





MEASUREMENT INFORMATION FOR FIGURES 26 THRU 30















#### LINE LENGTH CAPABILITY vs BIT RATE





**MEASUREMENT INFORMATION FOR FIGURES 31 THRU 33** 














MEASUREMENT INFORMATION FOR FIGURE 34


#### LINE LENGTH CAPABILITY vs BIT RATE





**MEASUREMENT INFORMATION FOR FIGURES 35 thru 37** 













MEASUREMENT INFORMATION FOR FIGURE 38

#### LINE LENGTH CAPABILITY vs BIT RATE




**MEASUREMENT INFORMATION FOR FIGURES 39 AND 40** 




10 000 7 000 4 000 2 000 1 000 700 Line Length-ft 400 200 100 40 20 0.4 FIGURE 40

. . SN75189A

RECEIVER .






**MEASUREMENT INFORMATION FOR FIGURE 41** 

FIGURE 41

#### LINE LENGTH CAPABILITY vs BIT RATE



#### **MEASUREMENT INFORMATION FOR FIGURES 42 AND 43**




FIGURE 42





FIGURE 43



**MEASUREMENT INFORMATION FOR FIGURE 44** 




FIGURE 44

# SELECTION GUIDE FOR OTHER INTERFACE CIRCUITS SENSE **AMPLIFIERS**

#### SENSE AMPLIFIERS

DESCRIPTION	THRESHOLD	COMMON-	TYPE <sup>†</sup> OF	tPD¶			PACKAGE	UNITS	ADDITIONAL FEATURES									
	SENSITIVITY	RANGE	OUTPUT	TYRICAL	-55°C to 125°C	0°C to 70°C	TYPE	PACKAGE	ABBITIONAL I EXTONES									
			R	35 ns	SN5520	SN7520	J J,N	1	<ul><li>Provides memory data register</li><li>Complementary outputs</li></ul>									
			O-C or	30 ns	SN5522	SN7522	J J,N	1	<ul><li>Dual input channels</li><li>Single-ended output</li></ul>									
			R	25 ns	SN5524	PACKAGE   TYPE   PACKAGE   TYPE   PACKAGE   PER   PACKAGE   PCOMPLET   PACKAGE   PCOMPLET   PCOMPLET	Independent strobes											
CORE-MEMORY SENSE	±4 mV	±2.5 V	R	25 ns	SN5528		Test points for strobe timing											
AMPLIFIERS			IFIERS				İ	İ				O-C	25 ns	SN55232	SN75232		2	Internally compensated reference
						R	25 ns	SN55234	SN75234		2	Internally compensated reference						
			R	25 ns	SN55238	SN75238		2	<ul> <li>Internally compensated reference amplifier</li> <li>Test points for strobe timing</li> </ul>									
HIGH- PERFORMANCE	±3 mV	±1.5 V	T-P	28 ns	SN55236	SN75236	l	2	<ul> <li>Built in data buffer and data registe</li> <li>Reference amplifier inherently stab</li> </ul>									
CORE-MEMORY SENSE AMPLIFIERS	±4 mV	±2.5 V	T-P	30 ns		SN7526	J,N	1	<ul><li>Complete memory data register</li><li>Internally compensated reference</li></ul>									
MOS-MEMORY	±25 mV	±3 V	T-P	17 ns	SN55107A	SN75107A	1	2	Independent strobes									
SENSE AMPLIFIERS	±25 mV	±3 V	O-C	19 ns	SN55108A	SN75108A	1	2	Independent strobes									
AWIFLIFIERS	±10 mV	±3 V	T-P O-C	17 ns 19 ns			<del></del>		Independent strobes									
TMS 4062	±50 μA		R	25 ns		SN75370	J,N	2	Combined driver and sense amplifie     Read enable and write enable contri									

 $<sup>^{\</sup>dagger}$ T-P  $\equiv$  Totem Pole, O-C  $\equiv$  Open Collector, R  $\equiv$  Resistor Pull-Up

<sup>¶</sup> tpD = Propagation Delay Time

# PERIPHERAL **SELECTION GUIDE FOR** DRIVERS OTHER INTERFACE CIRCUITS

#### PERIPHERAL DRIVERS

MUM TATE	MAXIMUM OFF-STATE VOLTAGE MINIMUM LATCH-UP VOLTAGE MAXIMUM	MAXIMUM RECOMMENDED OUTPUT CURRENT  tpD TYPICAL.		OUTPUT CLAMP DIODES DRIVERS		INPUT	DEVICE	LOGIC						
MAXI OFF-S VOLT	MINI	MAXI RECOMN OUT	η TYP	OUT	DRIVERS PER PACKAGE	COMPATIBILITY		–55°C TO 125°C		°C	FUNCTION			
									SN75430	J,N	AND*			
									SN75431	JG,P	AND			
15 V	15 V	300 mA	15 ns		2	TTL, DTL			SN75432	JG,P	NAND			
			10115						SN75433	JG,P	OR			
									SN75434	JG,P	NOR			
30 V	20 V	100 mA	22 ns		2	ECL			SN75441	J,N	OR			
							SN55450B	J	SN75450B	J,N	AND*			
	30 V 20 V 300 mA					SN554	SN55451B	JG	SN75451B	JG,P	AND			
30 V		21 ns		2	TTL, DTL	SN55452B	JG	SN75452B	JG,P	NAND				
							SN55453B	JG	SN75453B	JG,P	OR			
							SN55454B	JG	SN75454B	JG,P	NOR			
							SN55460	J	SN75460	J,N	AND*			
							SN55461	JG	SN75461	JG,P	AND			
35 V	30 V	300 mA	33 ns		2	TTL, DTL	SN55462	JG	SN75462	JG,P	NAND			
							SN55463	JG	SN75463	JG,P	OR			
							SN55464	JG	SN75464	JG,P	NOR			
									SN75401	NE	AND			
35 V	30 V	500 mA	33 ns		2	TTL, DTL			SN75402	NE	NAND			
35 V	30 V	500 MA	33 118		2	112,012			SN75403	NE	OR			
									SN75404	NE	NOR			
						TTL, DTL, CMOS, P-MOS			ULN2001A <sup>†</sup>	J,N				
E0.1/	50 V	350 4	1	YES	5 7	14-V to 25-V P-MOS			ULN2002A†	J,N	INVERTING			
50 V 50 V 350 mA	1 μs	1 125	7	7		7	7	7	7	TTL and 5-V CMOS			ULN2003A†	J,N
		1				6-V to 15-V P-MOS, CMOS			ULN2004A†	J,N				

<sup>\*</sup> With output transistor base connected externally to output of gate.

<sup>&</sup>lt;sup>†</sup> 0°C to 85°C

<sup>¶</sup>tpD = Propagation delay time

# TEXAS INSTRUMENTS INCORPORATED POST OFFICE BOX 5012 · DALLAS, TEXAS 75222

#### PERIPHERAL DRIVERS (continued)

MAXIMUM OFF-STATE VOLTAGE	MINIMUM LATCH-UP VOLTAGE	MAXIMUM RECOMMENDED OUTPUT CURRENT	tpD <sup>¶</sup> TYPICAL	OUTPUT CLAMP DIODES	DRIVERS R PACKAGE	INPUT COMPATIBILITY		DEVICE TYPE AND PACKAGE							
MAXI OFF-S	MINI	MAX RECOMI OUT	tpl TYPI	OUT	DRIV PER PA	COMPATIBILITY	–55°C TO 125°C		0°C TO 7	0°C	FUNCTION				
							SN55470	J	SN75470	J,N	AND*				
							SN55471	JG	SN75471	JG,P	AND				
70 V	55 V	300 mA	33 ns		2	TTL, DTL	SN55472	JG	SN75472	JG,P	NAND				
İ						,	SN55473	JG	SN75473	JG,P	OR				
							SN55474	JG	SN75474	JG,P	NOR				
70 V	55 V	300 mA	100 ns	YES	2	TTL, DTL, MOS			SN75475	JG,P	NAND				
									SN75476	JG,P	AND				
70 V	55 V	300 mA	100 ns	YES	2	TTL, DTL, MOS			SN75477	JG,P	NAND				
""	33 0	300 1114	100 ns	1 1 2 3	2	TTE, DTE, WO3			SN75478	JG,P	OR				
									SN75479	JG,P	NOR				
									SN75411	NE	AND				
70 V	55 V	500 mA	33 ns		2	TTL, DTL			SN75412	NE	NAND				
70 1	55 •	500 11174	33 118		2	112,512		Ì	SN75413	NE	OR				
									SN75414	NE	NOR				
									SN75416	NE	AND				
70 V	55 V	500 mA	100 ns	YES	2	TTL, DTL, MOS			SN75417	NE	NAND				
,,,,	""	000 11	100 115	163	2	112, 512, MOS			SN75418	NE	OR				
									SN75419	NE	NOR				
						TTL, DTL, CMOS, P-MOS			SN75466†	J,N					
100 V	60 V 350	350 mA	130 ns	YES	7	14-V to 25-V P-MOS			SN75467†	J,N	INVERTING				
				YES	'	'	/	,	7	TTL and 5-V CMOS			SN75468†	J,N	BUFFER
						6-V to 15-V P-MOS, CMOS			SN75469†	J,N					

<sup>\*</sup>With output transistor base connected externally to output of gate. <sup>†</sup>0°C to 85°C

201

 $<sup>\</sup>P_{tpD}$  = Propagation delay time.

### DISPLAY DRIVERS FOR COMMERCIAL TEMPERATURE RANGE

DISPLAY TYPE	DESCRIPTION	INPUT COMPATI- BILITY	POWER SUPPLIES	DRIVERS PER PACKAGE	DEVICE	PACKAGE TYPE	ADDITIONAL FEATURES
		CMOS	V <sub>CC1</sub> = 12 V	4	SN75426	J,N	Independent addressing of each gate for serial and parallel applications High input impedance (typically 1 megohm)
		Siviou	V <sub>CC2</sub> variable from 40 V to 90 V	7	SN75427	J,N	<ul> <li>30-mA clamp diodes on output</li> <li>Switches 70 V in 1.2    sample AND driver (SN75426); NAND driver (SN75427)</li> </ul>
AC PLASMA DISPLAYS	AXIS DRIVER	CMOS	V <sub>CC1</sub> = 12 V	32	*SN75500	N	High-speed serially shifted data input operation (4 MHz max) Fast output transitions (less than 200 ns) 25-mA output current capability Output short-circuit protection
			V <sub>CC2</sub> variable to 100 V		<b>★</b> SN75501	N	Latches on all SN75501 driver outputs X-axis driver — SN75500 Y-axis driver — SN75501 (performs Y-axis sustaining function)
	SEGMENT		10 V	4	SN75491	N	50-mA source/sink capability
	DRIVERS	MOS	Variable from 3.2 V to 8.8 V	4	SN75493	N	<ul><li>50-mA regulated source capability</li><li>Display blanking provisions</li></ul>
Ī			10 V	6	SN75492	N	250-mA sink capability
LED DISPLAYS		MOS	Variable from 3.2 V to 8.8 V	6	SN75494	N	<ul><li>250-mA sink capability</li><li>Display blanking provisions</li></ul>
2.0. 23	DIGIT DRIVERS	MOS, TTL	Variable from 2.7 V to 6.6 V	7	SN75497	N	100-mA sink capability     Input threshold 2.7 V max     Low voltage saturating outputs (0.5 V maximum)
		MOS, TTL	Variable from 2.7 V to 6.6 V	9	SN75498	N	100-mA sink capability     Input threshold 2.7 V max

<sup>\*</sup>Future product

### DISPLAY DRIVERS FOR COMMERCIAL TEMPERATURE RANGE (continued)

DISPLAY TYPE	DESCRIPTION	INPUT COMPATI- BILITY	POWER SUPPLIES	DRIVERS PER PACKAGE	DEVICE TYPE	PACKAGE TYPE	ADDITIONAL FEATURES
	HIGH-VOLTAGE BCD-TO-SEVEN- SEGMENT	TTL	5 V	7	SN75480	N	Outputs regulated to insure constant brightness Blanking and ripple-blanking provisions High off-state breakdown voltage (120 V typical) Designed for seven segment displays such as Beckman and Panaplex II <sup>o</sup> .
GAS DISCHARGE DISPLAYS	DECODER/CATHODE DRIVERS	TTL, MOS, CMOS	Variable from 4.75 V to 15 V	7½	*SN75484	N	same features as the SN75480 plus:  Decimal point provided  Latches to hold BCD information  Lower supply power requirements  Higher output voltage breakdown capability
	ANODE DRIVER	MOS	V <sub>EE</sub> = -55 V, V <sub>BB</sub> = -18 V	6	SN75481	N	13-mA output capability     Designed for time-multiplexed displays     such as Panaplex II <sup>♦</sup>
THERMAL PRINT	THERMAL- PRINT-HEAD	TTL, CMOS	±5 V	6	SN75490	J,N	Common strobe     40-mA source, 60-mA sink capability
DISPLAYS	DRIVER	MOS	5 V	7	SN75270	J,N	Single ended, noninverting operation

<sup>\*</sup>Future Product

TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 5012 . DALLAS, TEXAS 75222

<sup>♦</sup>Trademark of the Burroughs Corporation

INPUT COMPATIBILITY	POWER SUPPLIES (Nominal)	tPD¶ TYPICAL	V <sub>OH</sub> (MIN)	V <sub>OL</sub> (MAX)	DEVICE TYPE	PACKAGE TYPE	DRIVERS PER PACKAGE	ADDITIONAL FEATURES
ECL 10K	V <sub>CC1</sub> = 5 V, V <sub>CC2</sub> = 20 V, V <sub>CC3</sub> = 24 V, V <sub>EE</sub> = -5.2 V	33 ns	V <sub>CC2</sub> – 0.3 V	0.3 V	SN75368	J,N	2	Compatible with many popular MOS RAMs including the TMS 1103, TMS 1103-1, TMS 4030, and '7001.  ECL to MOS/TTL driver
ECL TUR	V <sub>CC1</sub> = 5 V, V <sub>CC2</sub> = 12 V,	44 ns	V <sub>CC2</sub> – 0.4 V	0.5 V	SN75320	J,N	2	Compatible with the TMS 4030 4K RAM and other popular MOS RAMs     Final SCI. Incomplete and SCI. Incomplete and SCI. Incomplete and SCI. Incomplete and SCI. Incomplete and SCI. Incomplete and SCI. Incomplete and SCI.
	V <sub>EE</sub> = -5.2 V, V <sub>BB</sub> = -1.3 V	44 113	VCC2 - 0.4 V	0.5 V	SN75321	J,N	2	Fixed ECL input reference voltage (SN75321)     External reference voltage (SN75320)     Requires two external P-N-P transistors for operation
	V <sub>CC1</sub> = 5 V, V <sub>CC2</sub> = 12 V	20 ns	V <sub>CC2</sub> – 1.6 V	0.5 V	SN75367	J,N	4	CMOS applications 3-state output Separate address and enable/disable inputs for each driver
	V <sub>CC1</sub> = 5 V, V <sub>CC2</sub> = 12 V	25 ns	V <sub>CC2</sub> – 1.6 V	1.3 V	*SN75357	J,N	4	CMOS applications Very low transient current during switching 3-state output Separate address and enable/disable inputs for each driver
ΠL	V <sub>CC1</sub> = 5 V, V <sub>CC2</sub> = 20 V	31 ns	V <sub>CC2</sub> – 0.3 V	0.3 V	*SN75375	J,N	4	Compatible with many popular MOS RAMs Individual V <sub>CC2</sub> supplies for each driver Two drivers have single inputs; two have dual inputs
	V <sub>CC1</sub> = 5 V, V <sub>CC2</sub> = 20 V, V <sub>CC3</sub> = 24 V	31 ns	V <sub>CC2</sub> – 0.3 V	0.3 V	SN75365	J,N	4	Compatible with many MOS RAMs including the TMS 1103, TMS 4062, and TMS 4070 16K RAM VCC2 variable from 5 V to 24 V
	V <sub>CC1</sub> = 5 V, V <sub>CC2</sub> = 12 V	31 ns	V <sub>CC2</sub> – 0.4 V	0.5 V	SN75322	J,N	2	Compatible with most popular MOS RAMs Separate driver address inputs with common strobe Requires two external P-N-P transistors for operation Low standby power

<sup>¶</sup> tpD = Propagation delay time
\*Future product

# SELECTION GUIDE FOR OTHER INTERFACE CIRCUITS MOS DRIVERS

#### MOS DRIVERS (continued)

INPUT COMPATIBILITY	POWER SUPPLIES (Nominal)	<sup>tpD¶</sup> TYPICAL	V <sub>OH</sub> (MIN)	V <sub>OL</sub> (MAX)	DEVICE TYPE	PACKAGE TYPE	DRIVERS PER PACKAGE	ADDITIONAL FEATURES
	V <sub>CC1</sub> = 5 V, V <sub>CC2</sub> = 15 V	31 ns	V <sub>CC2</sub> – 1 V	0.3 V	SN75350	JG,P	2	Compatible with many popular MOS RAMs Lower-voltage, high-speed version of the SN75361A V <sub>CC2</sub> variable from 5 V to 18 V
	V <sub>CC1</sub> = 5 V, V <sub>CC2</sub> = 15 V, V <sub>CC3</sub> = 18 V	32 ns	V <sub>CC2</sub> – 0.3 V	0.3 V	SN75355	J,N	4	Compatible with many popular MOS RAMs Low-voltage version of the SN75365 V <sub>CC2</sub> variable from 5 V to 18 V
	V <sub>CC1</sub> = 5 V, V <sub>CC2</sub> = 20 V, V <sub>CC3</sub> = 24 V	33 ns	V <sub>CC2</sub> – 0.3 V	0.3 V	SN75366	J,N	4	Compatible with many popular MOS RAMs Equivalent to the SN75365 with internal output damping resistor
	V <sub>CC1</sub> = 5 V, V <sub>CC2</sub> = 12 V, V <sub>CC3</sub> = 15 V	33 ns	V <sub>CC2</sub> – 0.3 V	0.5 V	SN75363	J,N	, 2	Compatible with many MOS RAMs including the TMS 4030 4K RAM and TMS 4070 16K RAM Separate driver address inputs with common strobe VCC2 variable from 5 V to 15 V
TTL	V <sub>CC1</sub> = 20 V, V <sub>CC2</sub> = 24 V	34 ns	V <sub>CC2</sub> – 0.3 V	0.3 V	SN75364	JG,P	2	Compatible with many popular MOS RAMs and shift registers Single-ended inverting drivers
	V <sub>CC</sub> = 20 V	35 ns	V <sub>CC1</sub> – 1 V	0.3 V	SN75369	JG,P	2	Compatible with many popular MOS RAMs and MOS shift registers     Single-ended inverting drivers
	V <sub>CC1</sub> = 5 V, V <sub>CC2</sub> = 20 V	36 ns	V <sub>CC2</sub> – 1 V	0.3 V	SN75361A	JG,P	2	Compatible with many popular MOS RAMs includin the TMS 1103, TMS 4062, and TMS 4070 16K RAM     V <sub>CC2</sub> variable from 5 V to 24 V
	V <sub>SS</sub> = 20 V, V <sub>REF</sub> = 7 V	80 ns			SN75370	J,N	2	Dual read/write amplifier that is designed to interface with I/O terminals of the TMS 4062 and similar type MOS RAMs
	V <sub>CC1</sub> = 5 V, See features	85 ns	V <sub>CC3</sub> – 0.2 V	V <sub>CC2</sub> +2 V	SN55180	L	2	Compatible with all MOS devices     31 V maximum output swing
	for V <sub>CC2</sub> and V <sub>CC3</sub>				SN75180	L		<ul> <li>V<sub>CC2</sub> variable from -8 V to -25 V</li> <li>V<sub>CC3</sub> variable from -20 V to 25 V</li> </ul>

 $<sup>\</sup>P_{tpD} = Propagation delay time$ 

TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 5012 · DALLAS, TEXAS 75222

#### **MEMORY DRIVERS**

#### • TTL-COMPATIBLE INPUTS

#### CORE MEMORY APPLICATIONS

DESCRIPTION	MAXIMUM OUTPUT	tPD <sup>¶</sup>	POWER SUPPLIES	DEVICE TY TEMPERATUR	RE RANGE	PACKAGE TYPE	ADDITIONAL FEATURES	
	CURRENT	ITPICAL	SUFFLIES	–55°C TO 125°C	0°C TO 70°C	1176		
							<ul> <li>Internal decoding and timing circuitry</li> </ul>	
DUAL	400 mA	75 ns	V <sub>CC</sub> = 14 V		SN75324	J,N	Output short-circuit protection	
SINK/SOURCE							<ul> <li>Source output terminals swing between 14 V and green</li> </ul>	ound
MEMORY	{	1	V <sub>CC1</sub> = 5 V,				<ul> <li>Also used for high-voltage, high-current</li> </ul>	
DRIVERS	600 mA	35 ns	V <sub>CC2</sub> variable	SN55325		J	driver applications	
DillyEllo	}	ł	to 24 V		SN75325	J,N	Output transient voltage protection	
			1024 V				<ul> <li>Source output terminals swing between V<sub>CC2</sub> and g</li> </ul>	
			V <sub>CC1</sub> = 5 V,	SN55327		ا ر ا	<ul> <li>Also used for high speed magnetic memory applicati</li> </ul>	ons
		35 ns	V <sub>CC2</sub> variable	01100027	SN75327	J,N	<ul> <li>Output transient voltage protection</li> </ul>	
QUADRUPLE			to 24 V		01470027	-7	<ul> <li>Output capable of swinging between V<sub>CC2</sub> and grou</li> </ul>	ınd
MEMORY							<ul> <li>Also used for bubble memory applications</li> </ul>	
DRIVERS	600 mA	ĺ	V <sub>CC1</sub> = 5 V,		SN75328	1 1	<ul> <li>Output transient voltage protection</li> </ul>	
Dilivens		40 ns	V <sub>CC2</sub> variable			J,N	<ul> <li>Output capable of swinging between V<sub>CC2</sub> and group</li> </ul>	ınd
			to 24 V				<ul> <li>Uncommitted collectors and emitters</li> </ul>	
			1024 V		SN75330		<ul> <li>Common external base drive control (SN75238)</li> </ul>	
							<ul> <li>Individual external base drive control (SN75330)</li> </ul>	
QUADRUPLE							<ul> <li>Also used for high-voltage, high-current</li> </ul>	
SINK MEMORY	600 mA	30 ns	V <sub>CC</sub> = 5 V	SN55326		J	driver applications	
DRIVER					SN75326	J,N	<ul> <li>Output transient voltage protection</li> </ul>	
DITIVEIT							24 V output capability	
							<ul> <li>Bipolar output currents controlled to within 5%</li> </ul>	
							3-state outputs	
EIGHT-CHANNEL			V <sub>CC1</sub> = 5 V,				<ul> <li>Internal power control — does not require power</li> </ul>	
MEMORY DRIVER	350 mA	85 ns	V <sub>CC2</sub> = 12 V	SN55329		RA	supply sequencing	
			1.002 12 1				Contains 3-line to 8-line decoder	
							24-pin ceramic flat package	
							<ul> <li>Temperature range: -55°C to 110°C</li> </ul>	

<sup>¶&</sup>lt;sub>tpD</sub> = Propagation Delay Time



### TI worldwide sales offices

#### ALABAMA

304 Wynn Drive Huntsville, Alabama 35806 205-837-7530

#### ARIZONA

4820 N. Black Canyon Hwy. Suite 202 Phoenix, Arizona 85017 602-249-1313

#### CALIFORNIA

3186J Airway Costa Mesa, California 92626 714-540-7311

831 S. Douglas St. El Segundo, California 90245 213-973-2571

7827 Convoy Ct., Suite 412 San Diego, California 92111 714-279-2622

776 Palomar Avenue Sunnyvale, California 94086 408-732-1840

#### COLORADO

9725 E. Hampden St., Suite 301 Denver, Colorado 80231 303-751-1780

#### CONNECTICUT

Whitney Towers 2405 Whitney Avenue Hamden, Connecticut 06518 203-281-0074

#### FLORIDA

4600 West Commercial Blvd. Fort Lauderdale, Florida 33319 305-733-3300

2221 Lee Road, Suite 108 Winter Park, Florida 32789 305-644-3535

#### ILLINOIS

1701 E. Lake Avenue, Suite 300 Glenview, Illinois 60025 312-729-5710

#### INDIANA

3705 Rupp Drive Arch Building Fort Wayne, Indiana 46805 219-484-0606

2346 S. Lynhurst Dr., Suite 101 Indianapolis, Indiana 46241 317-248-8555

#### MASSACHUSETTS

504 Totten Pond Road Waltham, Mass. 02154 617-890-7400

#### MICHIGAN

Central Park Plaza 26211 Central Park Blvd., Suite 215 Southfield, Michigan 48076 313-353-0830

#### MINNESOTA

A.I.C. Bldg., Suite 202 7615 Metro Blvd. Edina, Minn. 55435 612-835-2900

#### MISSOURI

12401 E. 43rd Street Independence, Missouri 64055 816-836-2676

#### NEW JERSEY

1245 Westfield Ave., P.O. Box 885 Clark, New Jersey 07066 201-574-9800

#### NEW MEXICO

1101 Cardenas Drive, N.E., Room 215 Albuquerque, New Mexico 87110 505-265-8491

#### VEW YORK

6700 Old Collamer Rd. East Syracuse, New York 13057 315-463-9291

112 Nanticoke Ave., P.O. Box 618 Endicott, New York 13760 607-785-9987

201 South Avenue Poughkeepsie, New York 12601 914-473-2900

1210 Jefferson Rd. Rochester, New York 14623 716-461-1800

1 Huntington Quadrangle, Suite 1C01 Melville, New York 11746 516-293-2560

#### NORTH CAROLINA

1001 East Blvd. Charlotte, N.C. 28203 704-372-8780

#### оню

Belmont Bldg., Suite 120 28790 Chagrin Blvd. Cleveland, Ohio 44122 216.464-2990

Hawley Bldg., Suite 101 4140 Linden Avenue Dayton, Ohio 45432 513-253-3121

#### OREGON

10700 S.W. Beaverton Hwy. Suite 11 Beaverton, Oregon 97005 503-643-6750

#### PENNSYLVANIA

275 Commerce Drive, Suite 300 Fort Washington, Pa. 19034 215-643-6450

#### TEXAS

6000 Denton Drive P.O. Box 5012, M/S 366 Dallas, Texas 75222 214-238-6805

P.O. Box 5012, M/S 7 Dallas, Texas 75222 214-238-4881

P.O. Box 5012, M/S 288 Dallas, Texas 75222 214-238-2616

8600 Commerce Park Drive Houston, Texas 77036 713-777-4891

#### VIRGINIA

3930 Beulah Rd. Richmond, Virginia 23234 804-275-8148

#### WASHINGTON

700 112th N.E., Suite 10 Bellevue, Washington 98004 206-455-3480

#### WASHINGTON, D.C.

1500 Wilson Blvd., Suite 1100 Arlington, Virginia 22209 703-525-0336

#### ARGENTINA

Texas Instruments Argentina S.A.I.C.F.

C.C. Box 2296—Correo Central Buenos Aires, Argentina 748-1141

#### ASIA

Texas Instruments Asia Limited

5F Aoyama Tower Bldg. 24-15 Minami Aoyama Chome Minato-ku, Tokyo 107, Japan 402-6171

> 11A-15 Chatham Road First Floor, Kowloon Hong Kong 3-670061

Texas Instruments Singapore (PTE) Ltd. 27 Kallang Place Singapore 1, Rep. of Singapore 258-1122

Texas Instruments Taiwan Limited P.O. Box 3999 Taipei, Chung Ho, Taiwan 921 623

Texas Instruments Malaysia SDN. BHD. Number 1 Lorong Enggang 33 Kuala Lampur 15-07, Malaysia 647 911

#### AUSTRALIA

Texas Instruments Australia Ltd

Suite 205, 118 Great North Road Five Dock N.S.W. 2046 Australia 831-2555

Box 63, Post Office 171-175 Philip Highway Elizabeth 5112 South Australia 255-2066

#### BELGIUM

Texas Instruments Belgium

21 Avenue Ed.Lacomble 1040 Brussels 2/733 96 23

#### BRAZIL

Texas Instrumentos Electronicos do Brasil Ltda.

Rua Joao Annes, 153-Lapa Caixa Postal 30.103, CEP 01.000 Sao Paulo, SP, Brasil 260-2956

#### CANADA

Texas Instruments Incorporated

945 McCaffery Street St. Laurent H4T1N3 Quebec, Canada 514-341-3232

280 Centre Str. East Richmond Hill (Toronto) Ontario, Canada 416-889-7373

#### DENMARK

Texas Instruments Denmark

46D, Marielundvej 2730 Herlev, Denmark (01) 91 74 00

#### FINLAND

Texas Instruments Finland OY

Fredrikinkatu 75, A7 Helsinki 10, Finland 44 71 71

#### FRANCE

Texas Instruments France

Boite Postale 5 06 Villeneuve-Loubet, France 31 03 64

La Boursidiere, Bloc A R.N. 186, 92350 Le Plessis Robinson 630.23.43

> 30-31 Quai Rambaud 69 Lyon, France 42 78 50

#### GERMANY

Texas Instruments Deutschland GmbH

Haggerty Str. 1 8050 Freising, Germany 08161/80-1

Frankfurter Ring 243 8000 Munich 40, Germany 089/325011-15

Lazarettstrasse, 19 4300 Essen, Germany 02141/20916

Krugerstrasse 24 1000 Berlin 49, Germany 0311/74 44 041

Akazlenstrasse 22-26 6230 Frankfurt – Griesheim Germany 0611/39 90 61

Steimbker Hof 8A 3000 Hannover, Germany 0511/55 60 41

Krefelderstrasse 11-15 7000 Stuttgart 50, Germany 0711/54 70 01

#### ITALY

Texas Instruments Italia SpA

Via Della Giustizia 9 20125 Milan, Italy 02-688 31 41

Via L. Mancinella 65 00199 Roma, Italy 06-83 77 45

Via Montebello 27 10124 Torino, Italy 011-83 22 76

#### ......

Texas Instruments de Mexico S.A.

Poniente 116 #489 Col. Industrial Vallejo Mexico City, D.F., Mexico 567-92-00

#### NETHERI ANDS

Texas Instruments Holland N.V.

Entrepot Gebouw-Kamer 225 P.O. Box 7603 Schiphol-Centrum 020-17 36 36

#### NORWAY

Texas Instruments Norway A/S Sentrumskontorene Brugaten 1 Oslo 1, Norway 33 18 80

#### SWEDEN

Texas Instruments Sweden AB

S-104 40 Stockholm 14 Skeppergaten 26 67 98 35

#### UNITED KINGDOM

Texas Instruments Limited

Manton Lane Bedford, England 0234-67466

