
1394 Design Schematic (TSBKBACKPL)

The enclosed information is a copy of the documentation supplied to Texas Instruments by Technobox (Mt.Laurel, NJ) as documentation for a test board designed and built by Technobox for Texas Instruments. Texas Instruments does not guarantee the accuracy of this information. There are no known errors in this document.



1394 Solutions Leader

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated

TSBKBACKPL EVM

- Interfacing TMS320C52 DSP to 12C01A
- Example of 12C01A to 14C01 to FB1650 (LLC to Backplane Phy to BTL Backplane)
- Example of 12C01A to 11C01 (100Mbps)
- Example of 12C01A to 21LV03 (200Mbps)
- Bridging BP to Cable and Cable to Cable
- FPGA Code, DSP C Code
- DM from 12C01A to SRAM

Acknowledgement:

The TSBKBACKPL (Backplane) evaluation board was designed for Texas Instruments, Inc. by Technobox, Inc.

Technobox, Inc.
12-B The Ellipse
Suite 300
Mt. Laurel, NJ 08054

Ph: 609-778-5512
Fax: 609-727-5346
e-mail: techno@novalink.com
Web: <http://www.technobox.com>

Errata for Backplane EVM board - 07/06/96

On schematic page 7 & 8:

The connections to the power programming pins on the TSB11C01 and TSB21LV03 are all tied low. Per the 1394-1995 standard table for the Self-ID Packet this is incorrect. This node is self-powered and supplies power to the cable. The amount of power will depend on the power supply used with the external power connector shown on schematic page 5.

Also note this board correctly pulls the TSB11C01 and TSB21LV03 Configuration Manager Contender (CMC) pin low to indicate that this board is not a contender to be the bus manager or isochronous resource manager. However what is missing for this board to be eligible for those roles is the necessary SW. If the user creates SW to support these roles this pin would need to be pulled high.

The files for the backplane/bridging reference design have the following extensions:

- .asm - TMS320C52 assembler source code
- .bat - DOS batch files
- *.c - TMS320C52 C source code
- .cfg - PCAD configuration files
- .cmd - Command files for the DOS based TMS320C52 linker, emulator, & ROM HEX code generator
- .HEX - ROM code
- .HXM - Hex map created by ROM HEX code generator
- .LIB - Library file
- .LST - Listing file
- .map - Link map
- .obj - TMS320C52 intermediate object code
- .out - TMS320C52 executable code
- .pcb - PCAD PWB database
- .sch - ORCAD format schematic pages
- .src - Source code for the programming inside the Mach445 FPGA

This design does not incorporate galvanic isolation.

TSBKBACKPL (Backplane) Evaluation Module (EVM) board

Discussion

The backplane test board design has several goals in mind: serve as a test vehicle for the TSB14C01 backplane PHY, demonstrate use of the TSB21LV03 and TSB11C01 PHYs, and, via appropriate software, demonstrate 1394 to 1394 bridging.

As seen in the block diagram there are three TSB12C01A link layer controllers (LLC) connected to corresponding TSB11C01, TSB21LV03, and TSB14C01 PHY chips. These LLCs are all connected to a common 32-bit central bus. The 32-bit bus also connects to a 32K x 32 bit SRAM (128KB total) and a 2-byte to 4-byte bus sizer.

The controlling processor in this design is a TMS320C52 DSP. The DSP runs at 33.33 MIPs, synchronous to the 33.3 MHz clock input to the TSB12C01A LLCs. The DSP handles a 1-port RS232 async interface, and firmware in the DSP emulates an N-8-1 UART at 19.2Kbaud. A 29F100 Flash Memory provides 64Kword program store for the DSP.

The 128KB SRAM is visible from the DSP in its 'Data Space' (i.e., when DS output from the DSP is asserted). A 2-byte to 4-byte bus sizer, controlled by the MACH-445, handles transfers between the 16-bit DSP bus and the SRAM on the 32-bit central bus.

A MACH445 complex PLD is incorporated into the design to control the board. Functions include DSP address decode resulting in I/O read/write strobe generation, Bus sizer control, LLC handshake control (CS/CA), and a single channel DMA controller.

The DMA controller performs transfers between a selected TSB12C01A LLC and SRAM. A 'link' register inside the MACH445 is programmed by the DSP to identify which TSB12C01A will participate in the DMA transfer. The MACH445 maintains a 14-bit address counter, and 8-bit transfer counter, and logic to handle transfers between the SRAM and the selected LLC. The transfer counter counts quadlets, and therefore up to one K-byte can be transferred per DMA operation.

All communication with the TSB12C01A LLC, including accessing programming registers, is done through this DMA mechanism. DMA transfers between LLC and SRAM are all 32-bit, and the 16-bit DSP has full visibility of the data stored in SRAM via the 2-byte to 4-byte Bus Sizer.

DMA transfers require that the DSP identify two addresses: one is the SRAM address of the transfer, which is written to the MACH445 address counter, and a second identifies the TSB12C01A register address. An external latch for each TSB12C01A holds the TSB12C01A address input as programmed from the DSP.


1394-to-1394 bridging can be accomplished by DSP software which reads packets from a source TSB12C01A LLC in SRAM buffers, and then transfers the packets in the SRAM buffer to a destination TSB12C01A.


The design features several 20-pin headers connected to key signals for logic analysis using an Hewlett Packard logic analyzer with standard termination adapters (See attached information on termination adapter). Also, there are 25-mil spare test points on the 1394 serial bus lines for observation using an oscilloscope.


TSBKBACKPL EVM Board

Design: 8/11/95


Revise: 12/4/95








TEXAS INSTRUMENTS, INC.	
DESIGNED BY TECHNOBOX, INC.	
Title 14C01 BACKPLANE PHY TEST BOARD	
Size	Document Number
B	SPIN1394
Date:	December 16, 1995
Sheet	2 of 10





DYNAMIC BUS SIZER

TEXAS INSTRUMENTS, INC.			
DESIGNED BY TECHNOBOX, INC.			
Title 14C01 BACKPLANE PHY TEST BOARD			
Size Document Number		REV	
B		B01N1394	
Date:		April 2, 1996	
		Sheet 3 of 10	




TEXAS INSTRUMENTS, INC			
DESIGNED BY TECHNOBOX, INC.			
Title 14C01 BACKPLANE PHY TEST BOARD			
Size Document Number B01N1394			
REV 1			
Date:	December 3, 1995	Sheet 4 of 10	





TEXAS INSTRUMENTS, INC.	
DESIGNED BY TECHNOBOX, INC.	
Title	
14C01 BACKPLANE PHY TEST BOARD	
Size	Document Number
B	DSPB1394
Date	December 3, 1995
Sheet	6 of 10



TEXAS INSTRUMENTS, INC.
DESIGNED BY TECHNOBOX, INC.

Title
14C01 BACKPLANE PHY TEST BOARD

Size/Document Number
B BFIN1394

Date: April 2, 1996 Sheet 7 of 10

