

# W90221F

**VERSION 0.4** 

MARCH, 2000



### **Table of Contents**

ΤΑΙ	BLE O	FCONTENTS	3			
1.	OVERVIEW 5					
2.	FEATURES 6					
3.	PIN [	DIAGRAM	7			
4.	PIN [	DESCRIPTIONS	8			
5.	MEG	ACELLS	15			
	5.1	Clock Control	15			
	5.2	PA-RISC CPU core	17			
	5.3	GPIO	18			
	5.4	Memory Controller	20			
	5.5	Video Accelerator	25			
	5.6	DMA Controller	28			
	5.7	PCI Bridge	29			
	5.8	AIO Bus Controller	31			
	5.9	Parallel Port Interface	35			
	5.10	UART	37			
	5.11	Synchronous Serial Interface	39			
	5.12	Timer Channels	41			
6.	REG	STER DEFINITIONS	43			
	6.0	GPIO	43			
	6.1	Memory Controller	45			
	6.2	Video Accelerator	57			
		6.2.1 VPOST	57			
		6.2.2 VPRE	88			
	6.3	DMA	95			
	6.4	PCI Bridge	102			
	6.5	AIO Bus Controller	106			
	6.6	Parallel Port Interface	108			
	6.7	COM Port	117			



-	6.8 Synchronous Serial Interfac	ce	128
	6.9	Timer Channels	133
7.	ELECTRICAL SPECIFICATION	NS	136
	7.1 Absolute Maximum Rating		136
	7.2	DC Specifications	136
	7.3 AC Specifications		138
8.	PACKAGE DIMENSIONS		141
AP	PENDIX A : ARCHITECTURE IN	IPLEMENT DEPENDENT REGISTERS	142
AP	PENDIX B : DIAGNOSTIC EXTE	NDED INSTRUCTION SET	144
AP	PENDIX C : MULTIPLIER EXTE	NDED INSTRUCTION SET	153



# 1. OVERVIEW

The W90221 is a highly integrated 32-bit processor for a wide range of embedded applications, such as settop box, web browser and visual/data communication devices. Fig 1-1 shows a block diagram of the overall system. The W90221 consists of the system support logics as well as an embedded 32-bit PA-RISC processor.

The 32-bit PA-RISC core has 4K bytes of instruction cache memory, 4K bytes of data cache memory, a dual-cycle multiply/accumulate module, and integrated functions for interfacing to numerous system components and external I/O modules. Besides, it's designed with a flexible power management scheme (under software control) and lots of low power circuits to eliminate the chip's power consumption. The W90221 consumes only 375 mA as chip operating at its maximum speed.

The 2-D graphic accelerator is the major mega-functional cell integrated in this chip. This unit provides directly connect to TV, analog LCD monitor and CRT monitors, intending for low cost web browser solution. The chip contains an ISA-like bus interface (shared with PCI bus pins) to connect low speed devices, such as code/data ROM/Flash and traditional ISA-like or IDE devices, an EDO/SDRAM controller compliant with PC-100 standard, a PCI bridge supporting up to three external PCI masters, a IEEE-1284 compliant parallel port interface (PPI), two RS-232 type universal asynchronous serial port (UART), two timer channels and a flexible synchronous interface (SSI) connecting to an external audio or telephony codec devices. The overall features are listed section 2.




Fig 1-1 : W90221 Internal Block Diagram




### 2. FEATURES

- PQFP 208-pin package
- High level of integration
  - minimal number of inter-chip connections
  - 32-bit PA-RISC core with cache memory, multiply-accumulate module and flexible power management unit
  - a 2-D graphic accelerator directly connect to TV, LCD and monitors
  - a ISA-like bus interface connecting 8-bit ROM/Flash, 8/16 bit ISA or IDE devices
  - SDRAM controller supports EDO type DRAM or PC-100 SDRAM
  - a PCI bridge supports up to three PCI master devices
  - an IEEE-1284 compliant parallel port connecting an external printer
  - two RS-232 compliant serial port connecting external MODEM controller or other serial devices
  - a synchronous serial port connecting external audio or telephony codec devices
  - two timer channels for general purpose usage
- High performance and low power consumption
  - 0.35-micron single-poly-triple-metal CMOS process
  - pure 3.3V logics within SDRAM interface
  - split rail design (3.3V/5V IO and 3.3V core) in other interfaces
  - maximal operation frequency : 150 MHz
  - typical active current : 2.5 mA/MHz
  - typical suspend current (PLL turn off) : -
  - fully static design
  - programmable standby clock to reduce standby current
  - real time clock and UART baud rate base on 13.5 MHz or 18.432 MHz



## 3. PIN DIAGRAM

The W90221F is available with a 208-pin quad flat pack (PQFP) device configuration, shown below.





### **4. DETAIL PIN DESCRIPTIONS**

The following abbreviations are used for pin types in the following sections : (I) indicates inputs; (O) indicates

outputs; (I/O) indicates a bi-directional signal; (TS) indicates three-state; (OC) indicates open collector. (AO) indicates analog output; (AI) indicates analog input;

PIN Name	DIR	PIN #	DESCRIPTION
System Reset	and Clock	:	
PWRON		8	CPU Power-On reset input, high active
DPCLK	I	199	This clock source serves as internal PLL input as well as VA's system clock. A precise <b>27MHz</b> clock source shall be connected to this pin during normal operation.
GFXCLK	1	96	This clock source serves as pixel clock, 36MHz to 50MHz, using in 800x600 non-interlace monitor. For TV subsystem, this clock may pull high or low externally. Meanwhile, GFXCLK may also serves as system OSC (for baud rate or timer adjustment), if <b>MD[24]</b> is pull high externally.
General Purpo	se I/O pins	6:	
GPIO[0:7]	I/O	138-145	If parallel port is enable (port 0x3e[4] = 1), these pins serve as bi-directional ECP data bus " <b>ED[0:7]</b> " with ED[0] is the most significant bit (inout). If parallel port is not enable (port 0x3e[4:5] = 0x), these pins provide general purpose I/O functionality (inout).
GPIO[8]	I/O	146	If parallel port is enable (port 0x3e[4:5] = 1x), this pin serve as ECP "nInit" (output). If parallel port is not enable (port 0x3e[4:5] = 0x), this pin provides general purpose I/O functionality (inout)
GPIO[9]	I/O	148	If parallel port is enable (port 0x3e[4:5] = 1x), this pin serve as ECP " <b>nSelectin</b> " (output). If parallel port is not enable (port 0x3e[4:5] = 0x), this pin provides general purpose I/O functionality (inout)
GPIO[10]	Ι/Ο	149	<ul> <li>If parallel port is enable (port 0x3e[4] = 1x), this pin serve as ECP "Select" (input).</li> <li>If parallel port is not enable (port 0x3e[4:5] = 00), this pin provides general purpose I/O functionality (inout).</li> <li>During "clock test" mode (port 0x3e[4] = 01), this pin outputs internal CPUCLK (output).</li> </ul>
GPIO[11]	Ι/Ο	150	If parallel port is enable (port 0x3e[4] = 1x), this pin serve as ECP " <b>PError</b> " (input). If parallel port is not enable (port 0x3e[4:5] = 00), this pin provides general purpose I/O functionality (inout). During "clock test" mode (port 0x3e[4] = 01), this pin outputs internal <b>MCLK_ctl</b> (output).



GPIO[12]	I/O	151	If parallel port is enable (port 0x3e[4] = 1x), this pin serve as ECP " <b>nFault</b> " (input).
			If parallel port is not enable (port $0x3e[4:5] = 00$ ), this pin
			provides general purpose I/O functionality (inout).
			During "clock test" mode (port 0x3e[4] = 01), this pin outputs
			internal <b>MCLK_data</b> (output).
GPIO[13:14]	I/O	137, 138	These two pins always provide general purpose I/O
			functionality.
GNT2#/ nAutoFd	0	153	If parallel port is enable (port $0x3e[4] = 1x$ ), this pin serve as ECP " <b>nAutoFd</b> ".
			If parallel port is not enable (port 0x3e[4:5] = 0x), this pin outputs PCI bridge Grant two "GNT2#".
GNT3#/ nStrobe	0	154	If parallel port is enable (port $0x3e[4] = 1x$ ), this pin serve as ECP " <b>nStrobe</b> ".
			If parallel port is not enable (port $0x3e[4:5] = 0x$ ), this pin
PREQ2#/	1	155	outputs PCI bridge Grant three "GNT3#". If parallel port is enable (port 0x3e[4] = 1x), this pin serve as
nAck	1	155	ECP " <b>Ack</b> ".
			If parallel port is not enable (port $0x3e[4:5] = 0x$ ), this pin
			inputs Master request two "PREQ2#".
PREQ3#/	1	156	If parallel port is enable (port $0x3e[4] = 1x$ ), this pin serve as
Busy			ECP "Busy".
			If parallel port is not enable (port $0x3e[4:5] = 0x$ ), this pin
			inputs Master request three "PREQ3#".
PCI/AIO Bus Bri	dge :		for more detail description of the PCI signals please refer to the PCI LOCAL
		-	BUS SPECIFICATION
INTD#/	0	32	During <b>PCI</b> cycles : If AIO is enable, this signal shall not
XGLBCS#			connect to any PCI bus master
			During <b>AIO</b> cycles : Asserted low indicating a AIO command
	1/0	100.00.01	cycle is ongoing
PDA[31:24]/	I/O	100-98, 94,	During <b>PCI</b> cycles : These pins serve as highest byte of PCI
XA[8:15]/		93, 90-88	32-bit address/data bus. During <b>AIO memory</b> cycles0 : These pins serve as highest
XD[15:8]			byte of 24-bit address lines (XA[8:31])
			During <b>AIO IO</b> cycles. : These serve as high byte of 16-bit
			data lines (XD[15:0]).
PDA[23:8]/	I/O	85, 84, 83,	During <b>PCI</b> cycles : These pins serve as bits 16-31 of PCI
XA[16:31]		82, 80-77, 63-	32-bit address/data bus.
		61, 59-57, 50,	During <b>AIO</b> cycles : These pins serve as lower 16-bit of 24-
		49	bit address lines (XA[8:31]).
PDA[7:0]/	I/O	45-38	During PCI cycles : These pins serve as lowest byte of PCI
XD[15:8]			32-bit address/data bus.
			During <b>AIO memory</b> cycles : These pins serve as the 8-bit
			data lines.
			During <b>AIO IO</b> cycles : These pins serve as low byte of 16-bit
			data lines (XD[15:0]).
COMBE[3]/	I/O	87	During <b>PCI</b> cycles : Bit-3 of command/byte bus
AIOCS#	1/2	70	During AIO cycles : AIO chip-select for its IO devices
Combe[2]/ Xromcs#	I/O	76	During <b>PCI</b> cycles : Bit-2 of command/byte bus
X BUINLIS#		1	During <b>AIO</b> cycles : AIO chip-select for its memory devices



COMBE[1]/ XWR#	I/O	65	During <b>PCI</b> cycles : Bit-1 of command/byte bus During <b>AIO</b> cycles : Asserted low, if INTD# is also low, indicating a AIO write command cycle is ongoing
COMBE[0]/ XRD#	I/O	47	During <b>PCI</b> cycles : Bit-0 of command/byte bus During <b>AIO</b> cycles : Asserted low, if INTD# is also low, indicating a AIO read command cycle is ongoing
INTA#, INTB#, INTC#	1	36, 35, 33	PCI Interrupt input, level sensitive, low active signal. Once the INTx# signal is asserted, it remains asserted until the device driver clear the pending request. When the request is cleared, the device de-asserts its INTx# signal.
PREQ0#, PREQ1#	1	102, 101	PCI Request input, indicates to the PCI arbiter that this agent desires use of the bus.
GNT0# GNT1#	0	104, 103	PCI Grant output, indicates to the agent that access to the bus has been granted.
PCIRST#	0	23	PCI Reset output, is used to bring PCI-specific registers, sequencers, and signals to a consistent state. Low active.
PCICLK	0	21	PCI Clock output, provides timing for all transactions on PCI and is an input to every PCI device.
SERR#	1	67	PCI System Error is for reporting address parity errors, data parity errors on the Special Cycle command, or any other system error where the result will be catastrophic. The assertion of SERR# is synchronous to the clock and meets the setup and hold times of all bused signals.
PERR#	1/0	68	PCI Parity Error is only for the reporting of data parity errors during all PCI transactions except a Special Cycle. The PERR# pin is sustained tri-state and must be driven active by the agent receiving data two clocks following the data when a data parity error is detected. The minimum duration of PERR# is one clock for each data phase that a data parity error is detected. An agent cannot report a PERR# until it has claimed the access by asserting DEVSEL# (for a target) and completed a data phase or is the master of the current transaction.
STOP#	I/O	69	PCI Stop indicates the current target is requesting the master to stop the current transaction.
TRDY#	I/O	71	PCI Target Ready indicates the selected device ability to complete the current data phase of the transaction. A data phase is completed on any clock both TRDY# and IRDY# are sampled asserted. During a read, TRDY# indicates that valid data is present on PDA[31:0]. During a write, it indicates the target is prepared to accept data. Wait cycles are inserted until both IRDY# and TRDY# are asserted together.
DEVSEL#	I/O	70	PCI Device Select, when actively driven, indicates the driving device has decoded its address as the target of the current access. As an input, DEVSEL# indicates whether any device on the bus has been selected.



		74	
FRAME#	I/O	74	PCI Cycle Frame is driven by the current master to indicate the beginning and duration of an access. FRAME# is asserted to indicate a bus transaction is beginning. While FRAME# is asserted, data transfers continue. When FRAM# is deasserted, the transaction is in the final data phase or has completed.
IRDY#	I/O	72	PCI Initiator Ready indicates the bus master ability to complete the current data phase of the transaction. A data phase is completed on any clock both IRDY# and TRDY# are sampled asserted. During a write, IRDY# indicates that valid data is present on PDA[31:0]. During a read, it indicates the master is prepared to accept data. Wait cycles are inserted until both IRDY# and TRDY# are asserted together.
PPAR	I/O	76	PCI Parity is even parity across PDA[31:0] and C/BE[3:0]#. PPAR is stable and valid one clock after the address phase. For data phases, PPAR is stable and valid one clock after either IRDY# is asserted on a write transaction or TRDY# is asserted on a read transaction. (PPAR has the same timing as PDA[31:0], but it is delayed by one clock.) The mater drives PPAR for address and write data phases; the target drives PPAR for read data phase.
8-bit Video-In	(VMI) Bus	:	
VIN[0:7]	I/O	114~121	During <b>normal mode</b> , this bus <b>inputs</b> 8-bit digital components of YCbCr 4:2:2 video-in data from external video controller (ex. TV decoder or MPEG decoder). During <b>test mode</b> , this bus <b>outputs</b> 8-bit digital components of YCbCr 4:2:2 video-out generated by internal video accelerator (VA).
HSI	Ι	113	Horizontal Sync of video-in frames. The content of VAconf[?] determines the polarity of this signal.
VSI	Ι	112	Vertical Sync of video-in frames. The content of VAconf[?] determines the polarity of this signal.
VCLK	Ι	110	This clock source serves as VMI bus pixel clock (27MHz). A precise <b>27MHz</b> clock source shall be connected to this pin.
Display and D	AC interfa	ce:	
CP2/C/Blue	AO	128	<ul> <li>During composite video mode (NTSC, PAL), this pin is analog "composite video" output.</li> <li>During S-Video mode, this pin is analog "chrominance" output.</li> <li>During monitor mode, this analog output supplies current corresponding to the "blue" intensity of the pixel being displayed.</li> <li>(To maintain IBM VGA compatibility, R-G-B outputs are typically terminated to monitor's ground with a 75 omv 2% resistor. This resistor, in parallel with the 75 omv resistor in the monitor, will yield a 37.5 omv impedance to ground. For a full-scale voltage of 700 mV, full-scale current output will be 18.7mA.)</li> </ul>



CP1/Y/Green	AO	129	During <b>composite</b> video mode (NTSC, PAL), this pin is
			analog "composite video" output.
			During <b>S-Video</b> mode, this pin is analog "luminance" output.
			During <b>monitor</b> mode, this analog output supplies current
			corresponding to the "green" intensity of the pixel being
			displayed.
CP0/Red	AO	130	During composite video mode (NTSC, PAL), this pin is
			analog "composite video" output.
			During S-Video mode, this pin left no connection.
			During monitor mode, this analog output supplies current
			corresponding to the "red" intensity of the pixel being
			displayed.
HSO	0	134	Horizontal Sync of the displayed graphic output. The content
			of VAconf[?] determines the polarity of this signal.
VSO	0	132	Vertical Sync of the displayed graphic output. The content of
			VAconf[?] determines the polarity of this signal.
VREF	AO	125	Voltage Reference Out; Bypass and decouple the voltage
			reference with 0.1uF ceramic capacitor to the TVDD.
			The decoupling capacitor shall be as close to the chip as
			possible. This pin as well as "COMP" are used to control the
			current of internal current sources are exactly equal to "Iref".
VREF	AO	125	Voltage Reference Out; Bypass and decouple the voltage
			reference with 0.1uF ceramic capacitor to the TVDD.
			The decoupling capacitor shall be as close to the chip as
			possible. This pin as well as "COMP" are used to control the
			current of internal current sources are exactly equal to "Iref".
COMP	AO	127	Compensation pin. It shall be decoupled with a 0.1uF
			ceramic capacitor to TVDD. The decoupling capacitor shall
			be as close to the chip as possible.
RSET	AO	126	Current Source Adjusting Resistor. This pin is used to adjust
			the full scale current of TV's analog outputs. A resistor
			shall be connected between this pin and TVSS. (The DAC's
			"Iref" of current mirrors are adjusted by this pin). The <b>Iref</b> is
			approximate to 1.16V/RSET.
EXTVREF	AI	123	External Vref input. This signal supplies the DAC's
			"bandgap" output from a external 1.235V voltage source. A
			0.1uF bpass capacitor should be always connected between
			this pin and TVDD. ("bandgap" is an voltage stabilizer of
			voltage-reference-generator "Vref"). This pin may left
			unconnected.
Memory Contro	1		
CS0L#/RAS0#,	0	195, 197	During <b>EDO mode</b> , these signals are served as RAS0#,
CS1L#/RAS1#			RAS1# that used to latch the row address MA[0:11] lines
			into the DRAM. Each signal is used to select one DRAM
			bank.
			During <b>SDRAM mode</b> , these signals are served as CS0L#,
			CS1L# that indicates the command decoder is enable or
			disable.



CS0H#, CS1H#	0	201, 203	Similar to CS0L#/CS1L#, when on-board SDRAM is used, These pins are NC pins. When SDRAM DIMM module is used, these signals indicates current cycle accessing the high word (32 bits) of DIMM's data bus (double words).
RAS#, CAS#	0	205, 206	This signals along with WE# and CS# define the command code of SDRAM configuration cycles.
WE#	0	204	This signal asserted to indicate a write cycle to DRAM.
CAS[0:3]#/ DQMB[0:3]	0	6, 10, 16, 25	In <b>EDO mode</b> : these signals are served as CAS# function and used to latch the column address (MA[0:11]) into DRAMs. it also indicates which bytes can be accessed. In <b>SDRAM mode</b> : these signals are served as DQMB function, these are input mask signals for write cycle and output enable signals for read cycle.
MA[0:13]	0	3, 4, 5, 11, 12, 13, 14, 15, 26, 27, 28, 29, 30, 31	These signals are used to provide the multiplexed row and column address to the EDO DRAM or SDRAM.
MD[0:31]	I/O	157-162, 164, 166-173, 175, 177-184, 186, 188-194	These signals are used to interface to the DRAM data bus.
CKE	0	17	This signal are used to enable or disable MCLK into SDRAM.
MCLK	0	19	This signal is SDRAM clock input, all SDRAM input /ouput signals are refrenced with MCLK rising edge.
COM0 Serial Por	t Signal :		
SIN0	Ι	207	COM0 serial data input from the communication link (modem or peripheral device).
SOUT0	0	1	COM0 serial data output to the communication link (modem or peripheral device).
CTS0n	1	56	COM0 clear to send signal
DSR0n	1	55	COM0 data set ready
DTR0n	0	51	COM0 data terminal ready
RTS0n	0	52	COM0 request to send
DCD0n		53	COM0 data carrier detect
RI0n		54	COM0 ring indicator
COM1 Serial Por	t Signal :	1	
SIN1	1	208	COM1 serial data input from the communication link (modem or peripheral device).
SOUT1	0	2	COM1 serial data output to the communication link (modem or peripheral device).
Synchronous Se	rial Port	Signal :	
SDI		106	Serial data-in from a external codec device
SDO	0	105	Serial data-out to a external codec device



SYNC	I/O	107	Frame sync of SDI/SDO. This signal is an input signal during "slave mode" (CFGH[2] set low)or output signal during "master mode" (CFGH[2] set high)
SCLK	I/O	108	Serial Clock for SDI/SDO transferring. This signal is an input signal if <b>MD[25]</b> is pulled <b>low</b> , and act as output signal during is MD[25] is pull <b>high</b> .
Miscellaneo	us:		
INTR0	1	91	This pin serves as an external interrupt request. A active high-state in this pin will make EIER[12] be set. This pin may also serve as an interrupt request pin for an IDE slot.
INTR1	1	92	This pin serves as an external interrupt request. A active high-state in this pin will make EIER[13] be set. This pin may also serve as an interrupt request pin for an IDE slot.
Power/Grou	nd pin :		
VDD5V	1	24,75,122	5.0V Vdd (for a mixed 5.0V/3.3V environment)
VDDp	1	9,22,37,48,64 , 81,95,109,13 3 147,163, 174, 185,202	Global 3.3V Vdd
VSSp		7,18,20,34,46 , 60,73,84,95, 111,135,152, 165,176,187, 198,	Global VSS
VDDa	1	131	3.3V Vdd for DAC
VSSa		124	VSS for DAC
VDDI	1	196	3.3V Vdd for PLL
VSSI		200	VSS for PLL




### 5 MEGACELLS

### 5.1 CLOCK MODULE AND PLL

**Overview :** 

(Left for Blank)

#### **Block Diagram :**



#### Fig 5.1.1 CLock-Generator :

#### Features :



- Single 27MHz oscillator to generate all clock sources
- PLL input clock (13.5MHz)
- CPU clock range : 80, 90, 100, 110, 120, 130, 150, 180MHz
- Video-Accelerator clock (27MHz, 13.5MHz)
- system clock (CPU-clock/2, /3, /4)
- SDRAM clock (CPU-clock/1, /1.5, /2)
- UART, Timer clock (13.5MHz)
- Optional SCLK input for SSI interface as SSI operation in slave mode

#### **Power-on setting :**

- pull high to enable internal PLL unit - MD[31]
  - MD[28-30] used to choose CPUCLK from 80MHz to 180MHz,
  - MD[26-27] set 2'b00 to choose 1/3 CPUCLK,

2'b01 to choose 1/4 CPUCLK,

2'b10 to choose 1/5 CPUCLK

2'b10 to choose 1/6 CPUCLK as EXTCLK

MD[25] pull high to set X\_SCLK (of SSI unit) to output mode (SCLK master mode)

MD[24] set high to choose OSC clock as GFXCLK/2

are reserved for further extension MD[20-23]

- CTM[0-3]

(0xf00001d8) memorize states of MD[20~23] during power-on interval (refer

to pp.66)

(Firmware reads these bits to know what kind of target board is

operating.)

- DRAMctrl2[2-3] (0xf000003e) defines MCLK frequencies (refer to pp.28)

- TVTWH[12-15] (0xf0000178) defines the format of video output (refer to pp.52)

(0xf000017c) defines the direction of 8-bit video-in bus (refer to pp.53) - VPTC[17]

#### **Related Pins :**

- DPCLK (input) :

This clock source serves as internal PLL input as well as VA's system clock. A precise 27MHz clock source

shall be connected to this pin during normal operation.

- VCLK (input) :

This clock source serves as VMI bus pixel clock (27MHz). A precise 27MHz clock source shall be connected to

this pin.

<u>GFXCLK</u> (input) :

This clock source serves as pixel clock, 36MHz to 50MHz, using in 800x600 non-interlace monitor. For TV

system, this clock may pull high or low externally. Meanwhile, GFXCLK may also serves as system OSC (for baud

rate or timer adjustment), if MD[24] is pull high externally.

- SCLK (in/out) :

This pin is the serial bit clock between SSI and codec devices. The SCLK may be input or output depending

on SSI operated in slave- or master-mode respectively.

- VDDL. VSSL :

Dedicate power/ground pins for internal PLL unit. VDDL shall connects a 3.3V voltage source.



#### **Operation Modes :**

- Normal Mode (PLL is enable) A. TV system : DPCLK = 27MHz VCLK = 27MHz GFXCLK may be unconnected = DPCLK/2 = 13.5MHz PCLK PLLin = DPCLK/2 = 13.5MHz CPUCLK = 80 ~ 180MHz EXTCLK = CPUCLK/3, /4, /5, /6 MCLK = CPUCLK/1, /1.5, /2 OSC = DPCLK/2 = 13.5MHz (MD[24] = 0 on power-on reset) = GFXCLK/2 = 18.432MHz (MD[24] = 1 on power-on reset) B. Monitor : DPCLK = 27MHz VCLK = 27MHz GFXCLK = 36.864MHz (for derivating 18.432MHz OSC) PCLK = GFXCLK = 36.864MHz PLLin = DPCLK/2 = 13.5MHz **CPUCLK** = 80 ~ 180MHz = CPUCLK/3, /4, /5, /6 EXTCLK MCLK = CPUCLK/1, /1.5, /2 = DPCLK/2 = 13.5MHz OSC (MD[24] = 0 on power-on reset) = GFXCLK/2 = 18.432MHz (MD[24] = 1 on power-on reset) - Test Mode (PLL is disable) : TV system always DPCLK = 27MHz VCLK = 27MHz GFXCLK = 66MHz = DPCLK/2 = 13.5MHz PCLK **CPUCLK** = GFXCLK = 66MHz (for instance) = CPUCLK/2 = 33MHz EXTCLK MCLK = CPUCLK = 66MHz = 16.5MHz OSC = CPUCLK/4

### 5.2 PA-RISC CPU CORE

### Overview :

(Left for Blank)

#### Block Diagram :

(Left for Blank)

#### Features :

- Base on PA-RISC 1.1 level-0 architecture
- 32-bit integer instruction set and register files
- Maximum 100 MHz operation frequency



- 3.3V and 0.01W/MHz at full speed operation
  - On-chip power management
    - Build-in software-independent `dynamic power-down mode`
    - Programmable `stand-by ` and `sleep ` mode
    - Specific instruction to assist power-down control and ICE function
- High-speed 32-bit integer pipeline design
  - 6 stages for Load/Store instructions
  - 5 stages for other instructions
- On-chip cache memory
  - 4 KB, direct-map instruction cache and 4 KB, 4-way set-associative data cache
  - Write-through and write-back support for data cache
  - One level read buffer and wrap-around support in each cache
  - One level write buffer and hit-under-miss support in data cache
  - Cache-locking support in instruction cache
- Dynamic branch prediction
  - Build-in 1-level 256 entry, 4-way set-associative (LRU) Branch-Target-Buffer to improve branch prediction rate and accelerate pipeline throughput
- One high speed (2 CPU cycles) 16-/32-bit MAC and multimedia extended instructions have been built-in for DSP related calculation
- Specific serial-ICE-interface to facilitate chip debugging and software development

#### **Related Pins :**

- PWRON (input) :

System Power-On Reset signal; Set this signal to logic high will reset the chip and force all megacells returned

to their initial states.

#### - INTR0 (input) :

This pin serves as an "external interrupt request". Set this signal to logic 1 will also set EIER[12] to logic 1.

(The 16-bit IDE slot can use this pin as its interrupt request).

#### - INTR1 (input) :

This pin serves as another "external interrupt request". Set this signal to logic 1 will also set EIER[13] to logic 1.

(The other 16-bit IDE slot can also use this pin as its interrupt request).

### **Operation Modes :**

(Left for Blank)

### 5.3 GPIO

#### Overview :


The W90221 provides totally 19 gpio pins. These pins may serves as traditional PIO, or parallel port interface, or another 2 PCI bus master request/grant, depend on what **bit[4:5**] of port **0xf000003e** are set. Right after power-on reset, all these pins are bit 7 (input mode).

all these pins are hi-Z (input mode).



### **Block Diagram :**

CONTROL FROM CPU



#### Features :

- Each PIO port can generate a separate positive and negative edge interrupt.
- Each PIO port consists of a bi-directional buffer connected to the appropriate W90221 pin
- The input buffer is routed directly to a debounce circuit.
- The debounce circuit performs a 2 TCLK\_BUN clock debounce of the input signal.
- Programmable debounce circuit sampling clocks(TCLK\_BUN), the clock range is TCLK ~ TCLK/128.

Table 5.3-1 : GPIO definitions					
# of GPIO	cfg = 00	cfg = 01	cfg = 1x		
GPIO[0:7]	PIO[0:7] (io)	PIO[0:7] (io)	ED[0:7] (io)		
GPIO[8]	PIO[8] (io)	PIO[8] (io)	nlnit (out)		
GPIO[9]	PIO[9] (io)	PIO[9] (io)	nSelectIn (out)		
GPIO[10]	PIO[10] (io)	CPUCLK (out)	Select (in)		
GPIO[11]	PIO[11] (io)	MCLK_ctl (out)	PError (in)		
GPIO[12]	PIO[12] (io)	MCLK_data (out)	nFault (in)		
GPIO[13]	PIO[13] (io)	PIO[13] (io)	PIO[13] (io)		
GPIO[14]	PIO[14] (io)	PIO[14] (io)	PIO[14] (io)		
GPIO[15]	GNT2# (out)	GNT2# (out)	nAutoFd <b>(out)</b>		
GPIO[16]	GNT3# (out)	GNT3# (out)	nStrobe (out)		
GPIO[17]	PREQ2# (in)	PREQ2# (in)	nAck <b>(in)</b>		
GPIO[18]	PREQ3# (in)	PREQ3# (in)	Busy (in)		

#### **Related Pins :**

Table 5.3-1	: GPIO	definitions
-------------	--------	-------------

**Note :** cfg = bit[4:5] of port 0xf000003e

#### **Operation Modes :**



The following figure showes pio timing diagram for the input pin data -- the shortest time, the pio interrupt register will generate an interrupt and will latch the pin input data into the input data register.

K	0.7ns	0.3ns
TSCK_BUN		← ─────
PIN_DATA	l	
PINT		
PIN_REG		
	Fig5.3.1 Shortest tin	ne pin data should

keep to generate interrupt and latch the input data to pio

The following figure shows PIO timing diagram for the input pin data -- the longest time, the PIO interrupt register will not generate an interrupt and will not latch the pin input data into the input data register.

	$\rightarrow$ $\stackrel{0.7\text{ns}}{\longleftarrow}$ $\stackrel{1.5\text{ns}}{\longleftarrow}$
TSCK_BUN	
PIN_DATA	
PINT	
PIN_REG	
	Fig.5.3.1 Pin data keep the longest time

will not generate interrupt and will not latch the input data to pio

### 5.4 MEMORY CONTROLLER

#### **Overview :**

The MEMC module within W90221 contains configuration register, control register, timing control registers and other logic to provide 32 bits SDRAM/EDO interface with external SDRAM/EDO memory device, the flexible timing programming can achieve you use different speed of SDRAM/EDO whatever it is 32 bits on board or 64 bits DIMM module.

#### **Block Diagram :**






Fig 5.4-1 MEMC Block Diagram

#### Features :

- supports up to 2 banks of EDO-DRAM (SIMM) or SDRAM (DIMM or ON BOARD)
- 32-bit data interface
- CAS#-befor-RAS# refresh cycles for DRAM module
- programmable RAS#/CAS# timing for DRAM access
- programmable address setup time for DRAM access.
- only supports a burst length of one and burst type of sequential.
- programmable CAS# latency access time.
- provide 1M, 2M, 4M, 8M, 16M DRAM with page size 256 bytes, 512 bytes, 1K bytes, 2K bytes, 4K bytes configuration.

#### **Related Pins :**

- CS0L#/RAS0#, CS1L#/RAS1#\_ (out) :

During EDO mode, these signals are served as RAS0#, RAS1# that used to latch the row address on e

the

MA[0:11] lines into the DRAM. Each signal is used to select one DRAM bank.

During SDRAM mode, these signals are served as CS0L#, CS1L# that indicates the command decoder

is enable or disable.

- CS0H#, CS1H# (out) :

Same as above CS0L#/CS1L#, when using on board SDRAM, it has been reserved and no effect on access, when using external DIMM module, these signals indicates current access on

the high 32 bits

of 64-bit DIMM.

- <u>RAS#, CAS#</u> (out) :

This signals along with WE# and CS# define the command is being entered when using SDRAM configuration.

- <u>WE#</u> (out) :

This signals asserted indicates a write cycle to DRAM.

- <u>CAS[0:3]#/DQMB[0:3]</u> (out) :

EDO mode: these signals are served as CAS# function and used to latch the column address on the



MA[0:11] lines into th DRAMs. it also indicates which bytes

can be accessed.

be accessed. SDRAM mode : these signals are served as DQMB function, these are input mask signals for write

cycle and output enable signals for read cycle.

- <u>MA[0:13]</u> (out) :

These signals are used to provide the multiplexed row and column address to the EDO DRAM or SDRAM.

- <u>MD[0:31]</u> (in/out) :

These signals are used to interface to the DRAM data bus.

- CKE (out) :

This signal are used to enable or disable MCLK into SDRAM.

- MCLK(out) :

This signal is SDRAM clock input, all SDRAM input /ouput signals are refrenced with MCLK rising edge.

#### **Operation Modes :**

- MX1 Mode : Once DRAMTctrl2[2:3] is set to 00, memory controller frequency is same as CPUCLK.

- MX1.5 Mode : Once DRAMTctrl2[2:3] is set to 01, Memory controller frequency is CPUCLK/1.5.

- MX2 Mode : Once DRAMTctrl2[2:3] is set to 10, Memory controller frequency is CPUCLK/2.

- MCLK skew control : The SDRAM's CLK and internal MEMC system clocks are adjustable for SDRAM operating

in higher clock rate (larger than 80 MHz). Three bit groups are used to define these clocks' skew,

1 SDRAM CLK and two internal MEMC system clock. Following are some suggested

setting

as SDRAM operated in different modes : (Refer to DRAMctrl definition for details)


A.	for MX1 :	DRAMctrl[9:11] DRAMctrl[12:14] DRAMTctrl[9:11]	= 110, = 010, = 001.
В.	for MX1.5 :	DRAMctrl[9:11] DRAMctrl[12:14] DRAMTctrl[9:11]	= 010, = 010, = 010.
C.	for MX2 :	DRAMctrl[9:11] DRAMctrl[12:14] DRAMTctrl[9:11]	= 110, = 001, = 110.

#### **Application Notes :**

The MEMC supports both SDRAM and EDO-RAM, while only 32-bit data bus is available. When 64 bit



SDRAM DIMM is used, special data bus routing is needed (for detail, refer to "Intel PC SDRAM Unbuffered DIMM specification"). The following figures show typical connections and timing between W90221 and SDRAM :




### Fig 5.4-2 ON BOARD SDRAM CONNECTION



W90221 SDRAM (1Mx16) **S**0 CS0L\_ -0 **S**1 CS1L\_ С **S**2  $\cap$ CS0H\_ **S**3 CS1H\_ DQM[0]DQMB[0] С DQM[1] DQMB[1]  $\cap$ DQM[2] DQMB[2]  $\square$ DQM[3] DQMB[3]  $\square$ RAS\_ RAS\_ CAS\_ CAS\_ WE\_  $WE_{-}$  $\cap$ BA[1:0],A[n:0] MA[13:0] С DQ[0:7]/[23:16] MD[0:7]\_ C DQ[15:8]/[31:24] MD[8:15] DQ[39:32]/[55:48] MD[16:23]\_ Ю DQ[47:40]/[63:56] MD[24:31] Ю CKE0,1 CKE О CLK0,1,2,3 MCLK О

#### Fig 5.4-2 EXTERNAL DIMM CONNECTION

	Winbond
— (	Electronics Corp.
- MCLK	
CS#	
DQMB	
WE#	
MA[13:0]	waddr.1 waddr.2 waddr.3 waddr.4 raddr. 1 raddr. 2 raddr. 3 raddr. 4
MD[0:31]	wdata 1 X wdata 2 X wdata 3 X wdata 4 X /// X rdata 1 X rdata 2 X rdata 3 X rdata 4






Fig 5.4.4 Fastest SDRAM memory write/read cycle (32 bits)


### 5.5 VIDEO ACCELERATOR (VA)

#### **Overview :**

Display Controller controls the display timing and data to meet the requirements of display devices. The display controller of W90221 supports RGB monitor output and S-Video, RCA-style composite TV output. Pseudo color and high-color mode are used for graphics data. The pseudo color modes include 4-clor, 16-color and 256-color mode, while the high color mode is 565. Furthermore, W90221 supports the opaque function to save data bandwidth. This Display Controller includes the following modules to complete its functions: FIFO and Flicker-Free filter, Color Space Conversion, Overlay Control, Tune, CRTC, WIN-KEY, TV-Encoder

#### Block Diagram :





#### Features :

- Graphic Accelerator
  - Build-in a hardware cursor with resolution up to 64x64x2
- Video Accelerator
  - Build-in buffers supporting YUV 4:2:2 video-in data
  - Video-in may be 8-bit, 4 type of YUV component sequence are selectable for video-in
  - Arbitrary-scaling-down and duplicated-scaling-up for video-in overlapee in graphic display
  - 2D bi-linear interpolation scaling-up for full-screen video display
  - On chip CCCIR 601 YUV to RGB color space converter (CSC)
- Video Overlay Logic
  - Provide color key and window key
  - Full screen display switch for graphics and video data
- Display Interface
  - Supports analog monitor up to 800x600 resolution, high color, non-interlace, 40MHz pixel clock and 60 frames/sec
  - On chip TV encoder supporting NTSC or PAL system
  - RCA-style composite video and S-Video
  - Triple 8-bit RGB video DACs are integrated
  - 3-line flicker free filter

#### **Related Pins :**

#### A. Video-in interface :

- <u>VIN[0:7]</u> (in/out) :

During normal mode, this bus **inputs** 8-bit digital components of YCbCr 4:2:2 video-in data from external

video controller (ex. TV decoder or MPEG decoder).

During test mode, this bus **outputs** 8-bit digital components of YCbCr 4:2:2 video-out generated by internal

video accelerator (VA).

- HSI (input) :

Horizontal Sync of video-in frames. The content of VAconf[?] determines the polarity of this signal.

- <u>VSI</u> (input) :

Vertical Sync of video-in frames. The content of VAconf[?] determines the polarity of this signal.



- VCLK (input) : (mentioned in section 5.1 "Clock Module and PLL")

#### B. Display interface :

- CP2/C/Blue (output) :

During composite video mode (NTSC, PAL), this pin is analog "composite video" output.

During S-Video mode, this pin is analog "chrominance" output.

During monitor mode, this analog output supplies current corresponding to the "blue" intensity of the pixel

#### being displayed.

75

(To maintain IBM VGA compatibility, R-G-B outputs are typically terminated to monitor's ground with a

omv 2% resistor. This resistor, in parallel with the 75 omv resistor in the monitor, will yield a 37.5 omv impedance to ground. For a full-scale voltage of 700 mV, full-scale current output will be 18.7mA.)

#### - <u>CP1/Y/Green</u> (output) :

During composite video mode (NTSC, PAL), this pin is analog "composite video" output. During S-Video mode, this pin is analog "luminance" output.

During monitor mode, this analog output supplies current corresponding to the "green" intensity of the pixel

being displayed.

#### - CP0/Red (output) :

During composite video mode (NTSC, PAL), this pin is analog "composite video" output. During S-Video mode, this pin left no connection.

During monitor mode, this analog output supplies current corresponding to the "red" intensity of the pixel

being displayed.

- HSO (output) :

Horizontal Sync of the displayed graphic output. The content of VAconf[?] determines the polarity of this signal.

- <u>VSO</u> (output) :

Vertical Sync of the displayed graphic output. The content of VAconf[?] determines the polarity of this signal.

#### C. DAC interface :

- <u>VREF</u> (analog Out) : (optional)

Voltage Reference Out; Bypass and decouple the voltage reference with 0.1uF ceramic capacitor to the TVDD.

The decoupling capacitor shall be as close to the chip as possible. This pin as well as "COMP" are used to

control the current of internal current sources are exactly equal to "Iref".

- <u>COMP</u> (analog Out) :

Compensation pin. It shall be decoupled with a 0.1uF ceramic capacitor to TVDD. The decoupling capacitor

shall be as close to the chip as possible.

- RSET (analog Out) :

Current Source Adjusting Resistor. This pin is used to adjust the full scale current of TV's analog outputs. A

resistor shall be connected between this pin and TVSS. (The DAC's "Iref" of current mirrors are adjusted by



this pin). The Iref is approximate to 1.16V/RSET.

- <u>EXTVREF</u> (analog In) : (optional)

External Vref input. This signal supplies the DAC's "bandgap" output from a external 1.235V voltage source. A

0.1uF bypass capacitor should be always connected between this pin and TVDD. ("bandgap" is an voltage

stabilizer of voltage-reference-generator "Vref").


#### - TVDD, TVSS :

Dedicate power/ground pins for internal DACs.

#### **Application Notes :**

In the video pre-processing(VPRE) block that is designed to capture video image. A digital camera, or an NTSC/PAL camera connected to a TV decoder is fed into the W90221 in YCbCr 4:2:2 format through 8-bit data bus(VIN[0:7]). The input video is cropped and scaled, then display to output device. During operation mode, VCC[22] of VPRE must be set to zero to control data bus direction. And control data stream format by VCC[26:27] of VPRE.

The following figures show some typical timing diagrams of VPRE input pins :



In the video pos-processing(VPOST) block that is designed to support two kind of display devices, TV and Monitor. On TV Mode, when TVTWH[12:13] is set to 1X, W90221 operate on TV-system. Clock (DPCLK) is equal to 27MHz. On Monitor Mode, when TVTWH[12:13] is set to 0X, W90221 operate on Monitor mode. Clock (GFXCLK) is equal to 36.864MHz.

### 5.6 DMA CONTROLLER

#### Overview : (Left for Blank)

(Leit for blank)

Block Diagram :

(Left for Blank)

#### Features :



- flexible block-transfer mode and demand mode are supported
- provides 8-bit ecp-to-memory or memory-to-ecp transfer mode
- provides 8-, 16- and 32-bit memory-to-memory transfer modes
- DMA transfer between PCI memory to/from system memory are also support
- 4 words (16 bytes) memory burst-access; linear burst order
- build-in 4-words data FIFO to accelerate memory access

• the starting address of source and target shall be halfword boundary for 16-bit memory transfer and word boundary for 32-bit memory transfer

Related Pins : None

**Operation Modes :** (Left for Blank)

### 5.7 PCI BRIDGE

#### **Overview :**

The W90221 host bridge provides a PCI bus interface that is compliant with the PCI local bus specification, revision 2.1, the implementation is optimized for high performance data streaming when the W90221 is acting as either the target or the initiator on the PCI bus.

#### Block Diagram :

(Left for Blank)

#### Features :

- Supports up to 4 external PCI bus master.
- Flexible programming external PCICLK delay reference to internal EXTCLK.
- Provides fix/rotate priority abitration.
- Provides configuration read/write, I/O read/write, memory read/write access.

#### **Related Pins :**

- <u>PCLK</u> (in) :

PCLK provides timing for all transactions on PCI and is an input to every PCI device.

- <u>FRAME#</u> (inout) :

FRAME# is an output when W90221 acts as an initiator on the PCI bus, FRAME# is asserted to indicate a bus transaction is beginning. While FRAME# is asserted, data transfer

continue.

When FRAME# is deasserted, the transaction is in the final data phase or has completed. FRAME# is an input when W90221 acts as a PCI target.

- PDA[31:0] (inout) :

These signals are connected to the PCI address/data bus. Address is driven by W90221 with FRAME# is asserted, data is driven or received in the following clocks. when W90221 acts as a target on the PCI bus, the AD[31:0] signals are inputs and contain the address during the first clock of FRAME# assertion and input data(writes) or output data(reads) on sebsequent clocks.

- COMBE#[3:0] (inout) :



PCI bus command and byte enable signals are multiplexed on the same pins. During the address phase of a transaction, COMBE#[3:0] define the bus command. During the data phase, COMBE#[3:0] are used as byte enables. The byte enables determine which byte lanes carry meaningful data. The provided bus command encoding and types are listed below :

COMBE#[3:0]	Command type
0010	I/O read
0011	I/O write
0110	Memory read
0111	Memory write
1010	Configuration read
1011	Configuration write

#### - IRDY# (inout) :

IRDY# is an output when W90221 acts as an initiator on the PCI bus and an input when W90221 acts as a PCI target. The assertion of TRDY# indicates the current PCI bus initiator can complete the current data phase of the transaction.

#### - <u>TRDY#</u> (inout) :

TRDY# is an input when W90221 acts as an initiator on the PCI bus and an output when W90221 acts as a PCI target. The assertion of IRDY# indicates the current PCI target can complete the current data phase of the transaction.

#### - STOP# (inout) :

STOP# is an input when W90221 acts as an initiator on the PCI bus and an output when W90221 acts as a PCI target. STOP# is used for disconnect, retry, and abort sequences on the PCI bus.

- DEVSEL# (inout) :

Device select, when asserted, indicates that a PCI target device has decoded its address as the target of the current access. The W90221 asserts DEVSEL# based on the DRAM address

range

being accessed by a PCI initiator. As an input it indicates whether any device on the bus

has been

selected.

- PERR# (inout) : PERR# indicates the current transaction has data parity error occurs. it is an input when W90221 acts as an PCI initiator and the current transaction is write access or W90221 acts as an PCI target and the current transaction is read access. it is an output when W90221 acts as PCI initiator and the current transaction is read access or W90221 acts as an PCI target and the current transaction is write access. When PERR# asserted and Master 0 Latency Register bit 17=1, it will genwrate NMI (non-maskable interrupt). - PPAR# (inout) : PPAR# is driven by the W90221 when it acts as a PCI initiator during address and data phases for a write cycle, and during the address phase for a read cycle. PPAR is driven by the W90221 when it acts as a PCI target during each data phase of a PCI memory read cycle. Even parity is generated across PDA[31:0] and COMBE#[3:0].



=	
master 0	- <u>PREQ0#</u> (in) : PREQ0# is the PCI bus request signal used as an input to indicate the arbiter that this
master 0	desires use of the bus.
master 1	<ul> <li><u>PREQ1#</u> (in) : PREQ1# is the PCI bus request signal used as an input to indicate the arbiter that this</li> </ul>
	desires use of the bus.
	<ul> <li><u>SERR#</u> (in) :</li> <li>SERR# is the system error reporting, if SERR# asserted and Master 0 Latency Register</li> </ul>
bit16 =1,	it will genertae a NMI (non-maskable interrupt).
	- <u>INTA#</u> (in) : Interrupt A is used to request an interrupt.
	- <u>INTB#</u> (in) : Interrupt B is used to request an interrupt.
	<ul> <li><u>INTC#</u> (in) : Interrupt C is used to request an interrupt.</li> </ul>
	- <u>PCIRST#</u> (output) : PCIRST# is used to reset PCI device.
	<ul> <li><u>GNT0#</u> (output) :</li> <li>GNT0# is the PCI bus grant output signals generated by the internal PCI arbiter.</li> </ul>
	<ul> <li><u>GNT1#</u> (output) :</li> <li>GNT1# is the PCI bus grant output signals generated by the internal PCI arbiter.</li> </ul>
	- <u>GPIO[16:15]</u> (output) : If ECP not enable, the GPIO[16:15] indicates PCI bus grant output GNT[3:2]#.
	- <u>INTD#</u> (output) : It has no meaning on PCI bus, when asserted, it indicates AIO global chip select.
Operation Mo	
- DX3 Mode	: Once MD[26:27] is set to 00 during power on reset, the PCICLK will operate at CPUCLK/3 frequency.
- DX4 Mode	: Once MD[26:27] is set to 01during power on reset, the PCICLK will operate at CPUCLK/4 frequency.
- DX5 Mode	: Once MD[26:27] is set to 10 during power on reset, the PCICLK will operate at CPUCLK/5 frequency.
- DX6 Mode	: Once MD[26:27] is set to 11 during power on reset, the PCICLK will operate at CPUCLK/6 frequency.
- PCICLK skev PCICLK so as	to
PCICLK.	to make all other PCI control signals get enough setup and hold time releated to
mation is the exclusive	intellectual property of Winbord Electronics and shall not be disclosed distributed or reproduced without permission from Winbor



Some typical value are suggested as following :

> For DX3 :	REG2[17:20] = 0100
> For DX4 :	REG2[17:20] = 0111
> For DX5 :	REG2[17:20] = 1001
> For DX6 :	REG2[17:20] = 1011

### 5.8 AIO BUS CONTROLLER

#### Overview:

(Left for Blank)

#### **Block Diagram:**

(Left for Blank)

#### Features:

- One 16M space for memory device and one 64K space for IO device
- 8-bit or 16-bit IO access
- 8-bit memory write, 32-bit data-memory read and 4\*32-bit code-ROM burst read
- Memory space (ROM/Flash) are always non-cacheable except code-ROM
- Provide no DMA transferring
- Programmable command wait states, set-up and hold time for all access

#### **Related Pins:**

AIO bus is an ISA-like bus and shares the existing 37 pins with PCI bus bridge. When AIO bus is enable, Only PCI

interrupt requests INTA#, INTB# and INTC# are available. The INTD# has been used as AIO's global chip select in that case.

- <u>PDA[31:24]</u>/**XA[8:15]**/**XD[15:8]** (inout) :

PCI cycles: Serve as highest byte of PCI 32-bit address/data bus.

AIO memory cycle: Serve as highest byte of 24-bit address lines (XA[8:31]) during AIO memory cycles.

AIO IO cycles: Serve as high byte of 16-bit data lines (XD[15:0]) during AIO IO cycles.

#### - PDA[23:8]/XA[16:31] (inout) :

PCI cycles : Serve as bits 16-31 of PCI 32-bit address/data bus.

AIO cycles : Serve as lower 16-bit of 24-bit address lines (XA[8:31]) during all AIO cycles.

#### - <u>PDA[7:0]/**XD[15:8]**</u> (inout) :

PCI cycles : Serve as lowest byte of PCI 32-bit address/data bus.

AIO memory cyc. : Serve as the 8-bit data lines during AIO memory cycles.

AIO IO cycles. : Serve as low byte of 16-bit data lines (XD[15:0]) during AIO IO cycles.

- <u>COMBE[3]</u>/**AIOCS#** (inout) :

PCI cycles : Bit-3 of command/byte bus AIO cycles : AIO chip-select for its IO devices



- <u>COMBE[2]/<b>XR(</b></u>	DMCS# (inout) :
PCI cycles	: Bit-2 of command/byte bus
AIO cycles	: AIO chip-select for its memory devices
- <u>COMBE[1]/<b>XW</b></u> PCI cycles AIO cycles	<ul> <li><u>R#</u> (inout) :</li> <li>: Bit-1 of command/byte bus</li> <li>: Asserted low, if INTD# is also low, indicating a AIO write command cycle is ongoing.</li> </ul>
- <u>COMBE[0]/<b>XRI</b></u> PCI cycles AIO cycles	<ul> <li><u>D#</u> (inout) :</li> <li>: Bit-0 of command/byte bus</li> <li>: Asserted low, if INTD# is also low, indicating a AIO read command cycle is ongoing.</li> </ul>
- <u>INTD#/<b>XGLBC</b></u>	<u>S#</u> (output) :
PCI cycles	: If AIO is enable, this signal shall not connect to any PCI bus master.

#### AIO cycles : Asserted low indicating a AIO command cycle is ongoing.

#### **Application Notes :**

AIO bus is designed to connect ISA-like, low speed devices such as code-ROM, Flashs and 8-/16-bit IO devices. The AIO controller itself is a PCI slave device, if the address and access type of any PCI cycle match the AIOBASE or XMBASE[8:15] of AIO, the AIO controller responds the DEVSEL# and TRDY# to PCI bridge and generate correspond AIO bus signals to AIO devices in the "data phase" of current PCI cycle.

XMBASE[7] will be set right from chip reset, all PCI cycles will be treated as AIO access and all code read (PCI cycles) will return data from AIO bus. After the memory (XMBASE) and IO (AIOBASE) have been properly configured, XMBASE[7] shall be set logic low immediately to avoid possible wrong response from AIO controller.

Because XROMCS#, AIOCS#, XRD# and XWR# are shared the same pins with COMBE[0:3] of PCI bus, they might toggle during any PCI cycles. It is necessary to OR these control signals with INTD #, which dedicately serve as "AIO global chip-select", before they reaching the AIO devices.

The following figures show some typical timing diagrams of AIO command cycles :

PCICLK _	
FRAME#	
DEVSEL#	
TRDY#	
PDA[31:24]	High byte data
PDA[23:8]	16-bit IO address
PDA[7:0]	Low byte data
INTD#	
COMBE_3#	
COMBE_2#	
COMBE_1#	
COMBE_0#	

#### Fig 5.8.1 Fastest XIO IO read cycle (0 wait)



PCICLK			
FRAME#			
DEVSEL# -			
TRDY#			
PDA[31:24]	/////X	High byte data	X <i>!!!!!!</i>
PDA[23:8]	/////X	16-bit IO address	X/////////////////////////////////////
PDA[7:0]	/////X	Low byte data	X/////////////////////////////////////
- INTD#			
COMBE_3#			<u>.</u>
COMBE_2#			Ţ
COMBE_1#			<u>.</u>
COMBE_0#			

#### Fig 5.8.2 Fastest XIO IO write cycle (0 wait)

PCICLK		
FRAME#		
DEVSEL#		
TRDY#		
PDA[31:8]	24-bit address	X/////////////////////////////////////
PDA[7:0]	X 8-bit data	X/////////////////////////////////////
INTD#		
COMBE_3#	ŧ	
COMBE_2#	ŧ	<u>.</u>
COMBE_1#	ŧ	
COMBE_0#	+	

#### Fig 5.8.3 Fastest 8-bit memory write (0 wait)

PCICLK		
FRAME#		
DEVSEL#		
TRDY#		
PDA[31:8]	24-bit address X +1 X +2 X +3 X	
PDA[7:0]	//////////////////////////////////////	•••••
INTD#		
COMBE_3#		
COMBE_2#		
COMBE_1#		
COMBE_0#		·····
<u>Fig 5.8.4</u>	Fastest 32-bit memory read (0 wait)	



As for 4-word code ROM burst read, the timing diagram is similar to Fig5.8.4 except there will be consective 16 COMBE 0# (XRD#) command pulses within one chip select (INTD#, COMBE 2#).

#### 5.9 PARALLEL PORT INTERFACE

#### **Overview:**

(Left for Blank)

#### **Block Diagram :**

(Left for Blank)

#### Features :

- supports all IEEE P1284 transfer modes including :
- Compatible (centronic) mode (forward channel)
- Nibble mode (reverse channel, compatible with all existing PC hosts relies on software control)
- Byte mode (reverse channel, compatible with IBM PS/2 host)
- EPP mode (bi-directional half-duplex channel relies on software control)
- ECP mode (fast bi-directional half-duplex channel)
- Host-side design
- Provide a special operation mode to emulate peripheral-side centronic device
- Build-in one 16bytes FIFO to accelerate ECP mode and centronic forward transfer
- Provide DMA capability to accelerate moving data from parallel port interface to system memory
- ECP mode is also including :
- High performance half-duplex forward and reverse channel
- Interlocked handshake, for fast reliable transfer
- Forward "channel-addressing/command transfer" for low-cost peripherals
- Support reverse RLE decompression
- Peer-to-peer capability

#### **Related Pins :**

All 17 PPI interface signals share pins with GPIOs. When T ENECP (port 0xf000003e, bit 4) is set, the corresponding

GPIOs are redefined as following :

#### - GPIO[16]/nStrobe (output) :

: Set active low to transfer data into peripheral device's input latch **Compatible Mode** 

ECP Mode : Used in a closed-loop handshake with "Busy" to transfer data or address information

from

#### host to peripheral device.

- GPIO[15]/nAutoFd (output):

**Compatible Mode** : Set low by host to put some printers into auto-line feed mode. May also be used as a ninth


data, parity, or command/data control bit. ECP Mode : The host drives this signal for flow control in the reverse direction. It is used in an

interlocked handshake with "nAck". "nAutoFd" also provides a ninth data bit used

to



=	determine whether command or data information is present on the data signals in
the	forward transferring.
- <u>GPIO[8]/<b>nInit</b></u> (ou Compatible Mode and force a	utput) : : Pulsed low in conjunction with "nSelectIn" active low to reset the interface
ECP Mode : 1	return to compatible mode idle state. This signal is driven low to place the channel in the reverse direction. While in this
mode,	the peripheral is only allowed to drive the bi-directional data signals when "nInit" is
low	and "nSelectIn" is high.
- <u>GPIO[9]/<b>nSelectin</b></u> Compatible Mode ECP Mode : [	(output) : : Set low by host to select peripheral device. Driven high by host while in ECP mode. Set low by host to terminate ECP mode and return the link to the compatible mode.
Compatible Mode from the host.	input) : : Pulse low by the peripheral device to acknowledge transfer of a data byte Jsed in a close-loop handshake with "nAufoFd" to transfer data during reverse
transferring.	
- <u>GPIO[18]/<b>Busy</b></u> ( Compatible Mode data.	input) : : Driven high to indicate that the peripheral device is not ready to receive
ECP Mode : 1	The peripheral device uses this signal for flow control in the forward transferring.
"Busy"	also provides a ninth data bit used to determine whether command or data
information is	present on the data signals in the reverse direction.
- <u>GPIO[11]/<b>PError</b></u> Compatible Mode in its paper path	(input) : : Driven high to indicate that the peripheral device has encountered an error
	(ex. paper empty). Peripherals shall set "nFault" low whenever they set "PError"
	Peripherals drive this signal low to acknowledge "nInit". The host relies upon
"PError" to	deterine when it is permitted to drive the data signals.
Compatible Mode	(input) : : Set high to indicate that the peripheral device is on-line. Jsed by peripheral to reply to the requested extensibility byte sent by the host during
	negotiation phase.
- <u>GPIO[12]/<b>nFault</b></u> Compatible Mode ECP Mode : S mode	(input) : : Set low by peripheral device to indicate that an error has occured. Set high to acknowledge 1284 compatibility during negotiation phase. During ECP




### 5.10 UART

#### **Overview :**

The W90221 contains two Universal Asynchronous Receiver/Transmitter (UART) ports, one of them provides complete MODEM-control and serial transfermation capabilities, whereas the other one provides only serial transfermation capability. The UART performs serial-to-parallel conversion on data characters received from a peripheral device such as MODEM, and parallel-to-serial conversion on data characters received from the CPU. One 16 bytes transmitter FIFO (TX-FIFO) and one 16 bytes (plus 3 bits of error data per byte) receiver FIFO (RX-FIFO) have been built in to reduce the number of interrupts presented to the CPU. The CPU can read the complete status of the UART at any time during the functional operation. Status reported includes error conditions (parity, overrun, framing, or break interrupt) and states of TX-FIFO and RX-FIFO.

#### Block Diagram :



#### Features :

- transmitter and receiver are each buffered with 16 bytes FIFO's to reduce the number of interrupts presented to the CPU
- MODEM control functions (CTS, RTS, DSR, DTR, RI and DCD)
- Fully programmable serial-interface characteristics :



- -- 5-, 6-, 7-, or 8-bit characters
- -- even, odd, or no-parity bit generation and detection
- -- 1-, 1&1/2, or 2-stop bit generation
- -- baud rate generation
- line break generation and detection
- false start bit detection
- full prioritize interrupt system controls
- loop back mode for internal diagnostic testing

## **Related Pins :**

#### (COM0)

- SIN0 (input) : Serial data input from peripheral device or MODEM
- SOUT0 (output) : Serial data output to peripheral device or MODEM
- CTS1# (input) : Clear to send signal
- DSR1# (output): Data set ready
- DTR1# (input) : Data terminal ready
- RTS1# (output): Request to send
- DCD1# (input) : Data carrier detect
- RI1# (output): Ring indciator

### (COM1)

- SIN1 (input) : Serial data input from peripheral device or MODEM
- SOUT1 (output) : Serial data output to peripheral device or MODEM

#### **Operation Modes :**

- Interrupt Mode operation :
  - A. Receiver control :
- Set FCR[0:1] to select a proper receiver threshold level and then turn on "receiver data available interrupt"
  - (Irpt\_RDA) by set IER[7] to logic 1.
  - The Irpt\_RDA will be triggered when the receiver FIFO (RX-FIFO) has reached its programmed r
- trigger
  - level, and it will be cleared as the available data in RX-FIFO drops below the trigger level.
- As Irpt\_RDA occured, the corresponding IIR bits will be set to inform the software application that data
  - in RX-FIFO has reached programmed threshold level.
- If the received data has any errors, the "line status interrupt" (Irpt\_RLS) will occur and has higher priority

#### than Irpt\_RDA.

- If "time out interrupt" (Irpt\_TOR) is enable by set IER[7] and TOR[0] to logic 1s. The Irpt\_TOR will occur, if the following conditions exist :
  - at least one character is in RX-FIFO.
- RX-FIFO is not received any data or accessed by CPU from the most recent serial character received,

## and the time period, counting by baud rate bit clock, has exceeded the value being

programmed in TOR[1:7].

- The Irpt\_TOR and the time-out counter will be cleared as the CPU reads one character from RX-FIFO.

- The time-out counter is reset after a new character is received or after the CPU reads the RX-FIFO.

#### B. Transmitter control :



- Set IER[6] to logic 1 to enable "transmitter empty interrupt" (Irpt\_THRE) before transmitter operation.

- Once the transmitter FIFO (TX-FIFO) is empty, the Irpt\_THRE is triggered and the corresponding IIR bits

are set to inform the CPU to fill the TX-FIFO (maximum 16 bytes of characters).

- The Irpt\_THRE is reset after the CPU reads the IIR (IIR[4:7] must be 4'b0010 at that time) or writes

а

character into TX-FIFO.

- Irpt\_RDA and Irpt\_TOUT has the same interrupt priority (2nd priority) while Irpt\_THRE has a lower priority (3rd priority).

- Polled Mode operation : (refer to "LSR" register discriptions located on Section 5.2.5)

- No interrupts need be enabled at this mode, the CPU always polls the LSR to check COM port status before

taking any actions.

- LSR[7] will be set as long as there is at least one byte in the RX-FIFO, and it is cleared if the RX-FIFO is empty.

- LSR[3:6] will specify error(s) status which is handled the same way as in the interrupt mode operation, the IIR[4:7] is not affected since no interrupt is enabled.

- LSR[2] will indicate when the TX-FIFO is empty.
- LSR[1] will indicate that both TX-FIFO and shift register are empty.
- LSR[0] will indicate whether there are any errors in the RX-FIFO.

## 5.11 SYNCHRONOUS SERIAL INTERFACE (SSI)

#### **Overview :**

The SSI module within W90221 contains holding registers, shift registers, and other logic to support a variety of serial data communications protocols and provide a direct connection to external audio/telephony codec devices.

Two 48 halfwords fifos, the transmitter fifo and receiver fifo, have been implented to accelerate both transmittion and receiving operations. These two fifos can be configured as 48 halfwords or 24 words depth depending on the data word length.

#### Block Diagram :




Fig 5.1.6-1 SSI Block Diagram



#### Features :

- supports "long framing" and "short framing" (synchronous, frame-based protocol)
- provides "master mode" and "slave mode" •
- build-in two 48x16 (or 24x32) data fifo to accelerate transmit/receive operation
- Programmable data bits per one frame (sampling rate) : 1 ~ 256 bits/frame
- Programmable data bits per word (resolution of each sampling) : 1 ~ 32 bits/word
- Programmable multi-word (per frame) transfer : 1 ~ 16 words/frame

#### **Related Pins :**

- SDI (input) : This pin contains the input data shifted from external audio/telephony codec devices - SDO (output) : This pin contains the output data shifted to external audio/telephony codec devices

- SYNC (in/out) : This pin is the frame synchronization signal between SSI and codec devices. The SYNC input or output depending on SSI operated in slave- or master-mode respectively. may be - SCLK (in/out) : This pin is the serial bit clock between SSI and codec devices. Likewise, The SCLK may be input or output depending on SSI operated in slave- or master-mode respectively.

#### **Operation Modes :**

- Master Mode : Once CFGH[2] is set to logic 1 and MD[25] is pull high, SSI is operated in master mode, and the

SYNC (determines the sampling rate) and SCLK is drived by SSI module to external codec devices.

	SCLK frequence = EX SYNC period	TCLK/[2*(CFGL[8:15] + 1)] = SCLK * (CFGL[0:7] + 1)	(5.1.6a) (5.1.6b)
- Slave Mode the SCLK	: Once CFGH[2] is set to logic	c 0 and MD[25] is pull down, SSI is	operated in slave mode,
and SCLK fre-	and SYNC are drived externa	ally (may be from codec devices).	So the sampling rate
set "serial	quence are determined by exter	rnal devices, however software driv	ver still need to properly
SSI	data bit length" (CFGH[8:10] ) a	s well as "data words per frame" (	CFGH[12:15] ) to make
	module working correctly.		
<ul> <li>Loop mode connected</li> </ul>	: This mode (CFGH[1] =1) aims	at selftesting. When this bit is set,	serial data-out "SDO" is
Master	to serial data-in "SDI" internally	and SDO pin fixed at logic 0 state.	Besides, if Loop and
least one	mode are chose concurrently, S	SI module will not issue SYNC unt	il TX-FIFO contains at
	data word.		
<ul> <li>Long Framing features are</li> </ul>	: When CFGH[3] is set to log	ic 1, SSI is operated in long framin	g mode. The following
	always pushes transmit data (SDO		-
	intercetual property of willbolid Electronics at	ia shan not be disclosed, distributed of reproduced	without permission from windond.

'he above inform



- The frame sync (SYNC) is asserted immediately as the first bit of transmit and receive data.
- The frame sync (SYNC) is asserted for one "serial word length" which determined by CFGH[8:11].

- The frame sync rate (sampling rate) and SCLK frequence follow eq (5.1.6b) and (5.1.6a) respectively on master mode and determined by external devices on slave mode.
- The transmit FIFO and receive FIFO is configued as 48x16 if "serial word length" <= 16, and will be configured as 24x32 if "serial word length" > 16.
- The shifting data bits on SDI and SDO are always MSB first.
- If serial word length is not 16 or 32, it is software responsibility to left(MSB) justify the transmit
  - data words before writing it to transmit FIFO, the received data before being written into receive

FIFO is righ(LSB) justified automatically by SSI module where the unfilled MSBs are catneted

- with logic 0s.
  SSI module always shifts out logic 0s on each frame sync if transmit FIFO is empty at that time.
- A receiver FIFO interrupt will be asserted (when RX-FIFO interrupt is enable) if the received

data words exceeds the receive FIFO's threshold level. Likewise, a transmitter FIFO interrupt

will be asserted (when TX-FIFO interrupt is enable) if the available data words in transmit  $\ensuremath{\mathsf{FIFO}}$ 

- is lower than its threshold level.
- Fig 6.1.5-2 shows a standard long framing transfer where serial word length is 3
  - (CFGH[8:11] =

2), words per frame is 3 (CFGH[12:15]=2) and bits per frame is 9 (CFGL[0:7] = 10).





Fig 5.1.6-2	SSI long	framing	transfer

- Short Framing : When CFGH[3] is set to logic 0, SSI is operated in long framing mode. The following features

are included in short framing mode consists of the following features.

- The frame sync (SYNC) is asserted for one SCLK immediately before the first bit of transmit
  - and receive data.
- The frame sync (SYNC) is asserted for one SCLK period.
- All other features are the same as long framing mode.
- Fig 6.1.5-3 shows a standard short framing transfer where serial word length is 3 (CFGH[8:11] =
  - 2), words per frame is 3 (CFGH[12:15]=2) and bits per frame is 9 (CFGL[0:7] = 10).





## 5.12 TIMER CHANNELS

#### **Overview :**

Two 24-bit decrementing timers are implemented, corresponding to the TCR1, TICR1 and TCR2, TICR2 independently. When the timers' interrupt enable bit is set high and the counter decrements to zero, the timer will assert its interrupt requext signal. When a timer reaches zero, the timer hadrware reloads the counter with the value from the timer initial counter register and continues decrementing.

#### Block Diagram :





#### Features :

- Two 24-bit decremental timer channels with individual interrupt requests
- Programmable timer clocks for each channels, the clock range is OSC ~ OSC/8'hFF
- maximum uninterrupted time or timeout = 5 minutes (if OSC = 14.318MHz)
- Typical OSC frequence is 14.318MHz.

#### Related Pins : (None)



## **Operation Modes :**

The following figures show some typical timing diagrams of TIMER write cycles




Fig5.12.1 Timer register write commandwhen the osilattor frequence is faster the cpu frequency




Fig5.12.1 Timer register write command when the osilattor frequence is slower the cpu frequency

#### \*Note :

WR\_EN : The write enable signal for timer register reference the TCLK clock WR\_EN\_CNT : The write enable signal for timer count register reference the OSC clock.



# 6 **REGISTER DEFINITIONS**

## 6.0 GPIO REGISTERS

There are six registers included in the Pio module. The IO address map is allocated from 0xf0000050 to 0xf0000064.

## Table 6.0.1 GPIO Register Map

(IO base (BA) : 0xf000000)

Port Addr.	Symbol	Access	Description
BA + 0x50	PIEN	R/W	Interrupt Enable Register
BA + 0x54	POEN	R/W	Output Enable Register
BA + 0x58	PODATA	R/W	Output Data Register
BA + 0x5C	PINT	R/W	Interrupt Request Register
BA + 0x60	PIDATA	R	Input Data register
BA + 0x6C	CLKREG	R/W	Debounce Clock Select Register

## **GPIO Interrupt Enable Register (PIEN)**

Port address : 0x00000050

Read/Write I

Power-on Default : 32h0000\_0000

0 15	16 30	31
Reserved	PIEN	Reserve d

Bit 0\_15 : Reserved

Bit 16\_30 : PIO Interrupt Mask bits :

These 15 bits serve as interrupt enable bits of GPIO[0:14] respectively, when GPIOs are programmed

as input mode. Setting these bits to logical 0s, the releated GPIO interrupt requests are pended in "PIO

interrupt request" register (PINT).

Bit 31 : Reserved

## **GPIO Output Enable Register (POEN)**

Port address : 0x00000054	Read/Write	Power-on Default :	32h0000_0000
---------------------------	------------	--------------------	--------------



0 15	16 30	31
Reserved	POEN	Reserve d

Bit 0\_15 : Reserved

Bit 16\_30 : GPIO pin output-enable : Setting any of these bits to logical high, the corresponding GPIO[0:14] pins will act as output pin.

Bit 31 : Reserved

#### **GPIO Data-Out Register (PODATA)**

Port address : 0x0000058

Read/Write Power-on Default :

32h0000\_0000

0 15	16 30	31
Reserved	PODATA	Reserve d

### Bit 0\_15 : Reserved

Bit 16\_30 : GPIO data-out bits : The logical state of these bits will be echoed on corresponding GPIO[0:14] pins, if any of GPIO pins are programmed as output mode.

Bit 31 : Reserved

#### **GPIO Interrupt Request Register (PIEN)**

Port address : 0x0000005C	Read/Write Power-on Default	: 32h0000_0000
0 15	16 30	31
Reserved	PINT	Reserve d

Bit 0\_15 : Reserved

Bit 16\_30 : GPIO Interrupt Request :

When GPIO is programmed as input pin, any transition in GPIO pins (a recognized logic state shall keep



stable for at least 2 debounce clock (TCLK\_BUN)) will set releated bits in this register to logical high. Besides, GPIO module will not issue interrupt request to CPU host until the same bits of PIEN and PINT are

both set high.

Bit 31 : Reserved

### **GPIO Input Data Register (PIDATA)**

Port address : 0x00000060 32h0000_0000	Read	Power-on Default :

0 15	16 30	31
Reserved	PIDATA	Reserve d

#### Bit 0\_15 : Reserved

Bit 16\_30 : GPIO Pin Status : These 15 bits always echo GPIO[0:14] pin status no matter the GPIOs are programmed as input or output pins. All input ports of GPIO[0:14] are debunced first by TCLK\_BUN before they be echoed by these bits.

Bit 31 : Reserved

#### **Debounce Clock Select Register**

1 off address : 0x00000004	neau/ white	TOWEFOIT Detault.	32110000_000
0			29
28		31	1
F	leserved		CLKREG

Road/Write

Bit 0\_28 : Reserved

Port address · 0v0000064

Bit 29\_31 : Debounce Clock Rate Selector

These 3 bits are used to select the debounce circuit clock rate. The relationship of system clock (TCLK) and

debounce clock (TCLK\_BUN) according to these 3 bits are as following :

## TCLK\_BUN = TCLK/CLKREG[29:31]

he above information is the exclusive intellectual property of Winbond Electronics and shall not be disclosed, distributed or reproduced without permission from Winbond.

Power-on Default ·

32h0000 0000



Each of 15 general purpose GPIO ports can be programmed as input or output port independently. Each port can generate positive or negative edge interrupt, and contains of a bi-directional buffer connected to the appropriate W90221 pin, the output signal from the input buffer is routed directly to a debounce circuit. This circuit performs 3 TCLK\_BUN (program by CLKREG register) debounce of the input signal. Reading a specific bit location within the IO Data Input Register returns the logic state of the respective general purpose IO pin, regardless of whether that pin is configured as an output or input. If the pin is configured as an output an input, the value read is the logic state of the pin as driven by W90221 pin .

## 6.1 MEMORY CONTROLLER REGISTERS

There are 5 16-bit registers and 1 22-bit IO base register included in the memory (DRAM) controller. Access to these DRAM's registers are through a "IO base content + offset" port. Access to "IO base" register is through 0xf0000000 port. The memory controller supports **EDO** and **Synchronous** DRAM.

## Table 6.1 : MEMC Register Map

(IO base (BA) : 0xf000000)

Offset	Symbol	Access	Description
0x30h		R/W	DRAM bank 0 configuration register [0:15]
0x32h		R/W	DRAM bank 0 base register [0:15]
0x34h		R/W	DRAM bank 1 configuration register [0:15]
0x36h		R/W	DRAM bank 1 base register [0:15]
0x38h		R/W	DRAM control register[0:15]
0x3ah		R/W	DRAM timing register 0
0x3ch		R/W	DRAM timing register 1
0x3eh		R/W	DRAM timing register 2
0xf000000h		R/W	IO base address[0:21]

#### DRAM Bank Configuration Register ( )

Index : 0x30h,0x34h

Read/Write

Power-on Default : --

0	1	2	3	4	5	6	7			
C	DRAM size DRAM page size COMPbk BKen									
8	8 9 10 11 12 13 14 15									
	Reserved									



### Bits 0-2 Size of DRAM bank 0

E	Bits[0:2	2]	Size of DRAM type
0	0	0	1M
0	0	1	2M
0	1	0	4M
0	1	1	8M
1	0	0	16M
1	0	1	Reserved
1	1	0	Reserved
1	1	1	Reserved

The following table defines how CPU address bus map to DRAM address :

BA0	BA1																	
Total	Туре	Rx C	R/C	MA0	MA1	MA2	MA3	MA4	MA5	MA6	MA7	MA8	MA9	MA10	MA11	MA12	MA13	MA14
4M*	1Mx4	)x10		17	6	15	14	13	12	11	10	19	18	1	,		1	
			с	A29	A28	A27	A26	A25	A24	A23	A22	A21	A20	A19	A18		A21	A7
šM*	√lx4(x16)	x11		17	16	15	14	13	12	11	10	A8	18	A9	,		1	
			с	A29	A28	A27	A26	A25	A24	A23	A22	A21	A20	A19	A18		A21	A7
2M*	8Mx8	2x11		17	6	15	14	13	12	11	10	A8	18	A9	A7		1	
			с	A29	A28	A27	A26	A25	A24	A23	A22	A21	A20	A19	A18		A21	A7
₩*	16Mx4	2x12		17	6	15	14	13	12	11	10	A8	A6	A9	A7		1	
			с	A29	A28	A27	A26	A25	A24	A23	A22	A21	A20	A19	A18		A21	A7
4M	1Mx16	x8		17	16	15	14	13	12	11	10	19	18	20	,		21	,
			с	A29	A28	A27	A26	A25	A24	A23	A22	A21	A20	A19	A18		A21	A7
8M	2Mx8	x9		17	16	15	14	13	12	11	10	19	18	A9	,		20	
			с	A29	A28	A27	A26	A25	A24	A23	A22	A21	A20	A19	A18		A20	A7
8M	2Mx32	1x9		17	16	15	14	13	12	11	10	19	18	A9	,		20	
			с	A29	A28	A27	A26	A25	A24	A23	A22	A21	A20	A19	A18		A20	A7
16M	4Mx4	x10		17	16	15	14	13	12	11	10	A8	18	A9	,		19	
			с	A29	A28	A27	A26	A25	A24	A23	A22	A21	A20	A19	A18		A19	A7
8M	Лх32	x8		17	16	15	14	13	12	11	10	19	18	A9	,		21	20
			с	A29	A28	A27	A26	A25	A24	A23	A22	A21	A20	A19	A18		A21	A20
16M	<i>И</i> х16	2x8		17	16	15	14	13	12	11	10	A8	18	A9	19		21	20
			с	A29	A28	A27	A26	A25	A24	A23	A22	A21	A20	A19	A18		A21	A20
32M	8Mx8											A8		A9	A7			



		2x9		17	16	15	14	13	12	11	10		18			20	19
			с	A29	A28	A27	A26	A25	A24	A23	A22	A21	A20	A19	A18	A20	A19
32M	<i>и</i> х16	2x9		17	16	15	14	13	12	11	10	A8	18	A9	A7	20	19
			с	A29	A28	A27	A26	A25	A24	A23	A22	A21	A20	A19	A18	A20	A19
64M	3Mx4	2x10		17	16	15	14	13	12	11	10	A8	A6	A9	A7	9	18
			с	A29	A28	A27	A26	A25	A24	A23	A22	A21	A20	A19	A18	A19	A18
64M	3Mx8	2x10		17	16	15	14	13	12	11	10	A8	A6	A9	A7	9	18
			с	A29	A28	A27	A26	A25	A24	A23	A22	A21	A20	A19	A18	A19	A18

Note : \* indicates EDO organization.

#### Bits 3-5 DRAM page size

E	Bits[3:5	5]	DRAM Page size
0	0	0	256 Bytes (x8)
0	0	1	512 Bytes (x9)
0	1	0	1K Bytes (x10)
0	1	1	2K Bytes (x11)
1	0	0	4K Bytes (x12)
1	0	1	Reserved
1	1	0	Reserved
1	1	1	Reserved

Bit 6 SDRAM component bank

- 0 = 2 banks
- 1 = 4 banks
- Bit 7 DRAM bank enable
  - 0 = disable
  - 1 = enable

Bits 8-15 Reserved

These 2 16-bit registers defines the **configuration** of each DRAM banks'. offset 0x30h configure bank0, offset 0x34h configure bank1.

<sup>&#</sup>x27;he above information is the exclusive intellectual property of Winbond Electronics and shall not be disclosed, distributed or reproduced without permission from Winbond.



## DRAM Bank Base Address Register ( )

Index : 0x3	32h,0x36h			Read	l/Write	Po	wer-on De	fault :
0	1	2	3	4	5	6	7	
	В	ase Addres	ss of bank	BA	SEaddr[0:			
	•							
8	9	10	11	12	13	14	15	
BASE a	addr[8:9]			Rese	erved			

These 2 16-bit registers defines the **most significant 10 bits** of each DRAM banks' base (bottom) address. The "DRAM base address" togather with the "DRAM size" (defined in DRAMconf0,1) construct the whole address range of each DRAM banks.

The base address of all two DRAM banks have no default value after power-on reset. It is software's responsibility to well program these registers before access system DRAM.

#### **DRAM Control Register (DRAMctrl)**

Index : 0x3	38h	Read/W	/rite	Power-on Default : 0x0					
0	1	2	3	4	5	6	7		
DIMMbk	DRAMtp	ONsdram	TESTRE F	PREchrg	MRS	REF	PDen		
8	9	10	11	12	13	14	15		

8	9	10	11	12	13	14	15
DISAF	MC	CLK ctrl sel	ect	MC	LK data se	lect	

Bit 0 banks per DIMM 0 = 1 bank 1 = 2 banks

Bit 1 DRAM type

0 = EDO

1 = SDRAM

Bit 2 On Board SDRAM 0 = DIMM 1 = On board



- Bit 3 SDRAM RESET end select This bit reserved for simulation only.
- Bit 4 SDRAM precharge set This bit set will issue a precharge command to SDRAM.
- Bit 5 SDRAM mode register set This bit set will issue a mode register set command to SDRAM.
- Bit 6 SDRAM refresh cycle enable This bit set will issue a refresh command to SDRAM.
- Bit 7 SDRAM clock enable 0 = disable
  - 1 = enable
- Bit 8 Swap out 0xA0000 ~ 0xFFFF

When this bit is set to a logic 1, address space  $0xA0000 \sim 0xFFFFF$  will not be recognized as "system" DRAM space.

Bit 9-11 DRAM controller control signal clock skew adjustment reference CLKTREE MCLKo.

E	Bit 9-1	1	MCLK ctrl delay (xo02d2 delay)
0	0	0	0
0	0	1	2
0	1	0	4
0	1	1	6
1	0	0	8
1	0	1	10
1	1	0	12
1	1	1	14

Bit 12-14 DRAM controller data latch clock skew adjustment reference external MCLK.

В	it 12-1	4	MCLK data delay
			(xo02d2 delay)
0	0	0	0
0	0	1	2
0	1	0	4



0	1	1	6
1	0	0	8
1	0	1	10
1	1	0	12
1	1	1	14

## RAM Timing Control Register\_0 (DRAMTctrl0)

Index : 0x3ah Read/Write Power-on Default : 0x0

0	1	2	3	4	5	6	7
Re	fresh rate[(	):2]	CAS Late	ency[0:1]	ACMD	dly[0:1]	RASact[0]

8	9	10	11	12	13	14	15
RASa	RASact[1:2] RAS precharge time[0:2]				DRAN	A cycle time	e [0:2]

#### Bit 0-2 Refresh rate

	Bit 0-2	2	Refresh rate
0	0	0	
			15us (default)
0	0	1	30us
0	1	0	60us
0	1	1	120us
1	0	0	240us
1	0	1	480us
1	1	0	960us
1	1	1	disable

## Bit 3-5 CAS latency

Bit 3-4	CAS latency
	(MCLK)
0 0	Reserved
0 1	1
1 0	2
1 1	3
	(default)



#### Bit 6 Active CMD delay

Bit 5-6	Active CMD delay (MCLK)
0 0	0
0 1	1
1 0	2
1 1	
	3 (default)

#### Bits 7-9 RAS# active pulse width

	Bit 7-9	)	RAS# active pulse width
			(MCLK)
0	0	0	1
0	0	1	2
0	1	0	3
0	1	1	4
1	0	0	5
1	0	1	6
1	1	0	7
1	1	1	8
			(default)

## Bit 10-12 RAS# precharge time

В	it 10-1	2	RAS# precharge time (MCLK)
0	0	0	1
0	0	1	2
0	1	0	3
0	1	1	4
1	0	0	5
1	0	1	6
1	1	0	7
1	1	1	8



Bit 13-15 DRAM cycle time

h			1
В	it 13-1	5	DRAM cycle time
			(MCLK)
0	0	0	2
0	0	1	3
0	1	0	4
0	1	1	5
1	0	0	6
1	0	1	7
1	1	0	8
1	1	1	
			9 (default)

### DRAM Timing Control Register\_1 (DRAMctrl1)

Index : 0x3	3с	Read/Write			Power-on Default : 0x0			
0	1	2	3	4	5	6	7	
CASPtim e	С	ASRpul[0:	2]	CASWpul[0:1] CA2RA[0:1]				

8	9	10	11	12	13	14	15
RA2C	RA2CD[0:1] RAS to CA			ay[0:2]	L	DI2ACT[0:	2]

Bit 0 CAS precharge time

0 = 1 MCLK

1 = 2 MCLK

Bits 1-3

CAS pulse width during Read cycle

(	CAS#	active-time	durina	"read	cvcle"	)
1			aunig	louu	0,010	1

		Bit 1-3	}	CAS# active-time (MCLK)
ſ	0	0	0	1



0	0	1	2
0	1	0	3
0	1	1	4
1	0	0	5
1	0	1	6
1	1	0	7
1	1	1	8

Bits 4-5 CAS pulse width during write cycle

(CAS# precharge-time	during	"write	cycle"
----------------------	--------	--------	--------

Bits 4-5	CAS# active-time (MCLK)
0 0	1
0 1	2
1 0	3
1 1	4

Bits 6-7 CAS# assertion to RAS# assertion (CA2RA[0:1])

These two bits determine the duration between CAS# assertion to RAS# assertion for CASbefore-RAS refresh cycle.

Bits 6-7	Delay (MCLK)
0 0	1
0 1	2
1 0	3
1 1	4

Bits 8-9 RAS# assertion to CAS# deassertion (RA2CD[0:1])

These two bits determine the duration between RAS# assertion to CAS# deassertion for CASbefore-RAS refresh cycle.

Bits 8-9	Delay (MCLK)
0 0	1
0 1	2
1 0	3
1 1	4

#### Bit 10-12 RAS# active to CAS# active delay



В	it 10-1	2	RAS# to CAS# delay (MCLK)
0	0	0	1
0	0	1	2
0	1	0	3
0	1	1	4
1	0	0	5
1	0	1	6
1	1	0	7
1	1	1	8

Bits 13-15 Last data in to Active command period during write cycle.

В	it 10-1	2	Last data-in to ACT
			period
			(MCLK)
			(1102:1)
0	0	0	1
0	0	1	2
0	1	0	3
0	1	1	4
1	0	0	5
1	0	1	6
1	1	0	7
1	1	1	8

## DRAM Timing Control Register\_2 (DRAMctrl2)

Index : 0x3	3e	Read/Write		Power-on Defa		ult : 0x0	
0	1	2	3	4	5	6	7
LDI2PI	RE[0:1]	MCLK freq. select		ENECP	TEST	Mclken[0:1]	
8	9	10	11	12	13	14	15
Mclken[2]	MCI	_K_out_sel	[0:2]	PRE_all			

Bits 0-1 Last data-in to precharge command during write cycle



Bit 0-1	CAS# active-time (MCLK)
0 0	1
0 1	2
1 0	3
1 1	4

Bits 2-3 MCLK frequency select

Bit 8-9	MCLK freq. select
0 0	CPUCLK
0 1	CPUCLK/1.5
1 0	CPUCLK/2
1 1	Reserved

## Bit 4 ECP enable

When this bit is set, the GPIO[0:12] and GPIO[15:18] are redefined as parallel port interface. (refer to Table 5.3.1)

Bit 5 Test mode for outputing CPUCLK, MCLK\_CTL and MCLK\_DATA.

When this bit is set, as well as bit-4 is reset, the above 3 internal clocks are showed

on

GPIO[10:12]. This mode is used to adjust phase skew of MCLKs.

Bits 6-8 MCLK output buffer control.

	Bit 6-8	}	MCLK driving capability
			(mA)
0	0	0	16
0	0	1	8
0	1	0	8
0	1	1	4
1	0	0	8
1	0	1	4
1	1	0	4
1	1	1	output tri-state

Bits 9-11 MCLK output delay reference CLKTREE MCLKO.

Bit 9-11 MCLK ouput delay



			(xo02d2 delay)
0	0	0	0
0	0	1	2
0	1	0	4
0	1	1	6
1	0	0	8
1	0	1	10
1	1	0	12
1	1	1	14

Bit 12 Always precharge all enable. This bit set SDRAM state machine will always through precharge state and stop in idle state after each SDRAM read/write access.

Bits 4-15 Reserved

## 6.2 VIDEO ACCELERATOR REGISTERS

Video accelerator (VA) is consisted of video pre- (VPRE) and post-engine (VPOST). The VPRE handls the functions about alternative video inputs, like MPEG chips or camera. VPOST handles all the functions about pictures displaying to TV (interlace) or monitor (non-interlace). There are totally 33 registers using to set up all functions of VA, 28s are in VPOST with IO space of 0xf0000100 to oxf000019c, and 5s are in VPRE with IO space of 0xf00001c0 to 0xf00001dc.

## 6.2.1 VPOST REGISTERS

There are twenty-eight registers, with IO space allocated from 0xf0000100 to 0xf000019c , included in the VPOST.

#### Table : VPOST Register Map

base (BA) : 0xf000000)

Port Addr.	Symbol	Access	Description
BA + 0x100	VPC	R/W	VPOST Control Register
BA + 0x104	OPWFSR	R/W	Background Stream Fetch Stop/Restart for Opaque

he above information is the exclusive intellectual property of Winbond Electronics and shall not be disclosed, distributed or reproduced without permission from Winbond.

(IO



			Window Key Ctert/End X Desister			
BA + 0x108	WKSEX	R/W	Window Key Start/End X Register			
BA + 0x10c	WKSEY	R/W	Window Key Start/End Y Register			
BA + 0x110	HWCSWX	R/W	HardWare Cursor Start/Width X Register			
BA + 0x114	HWCSHY	R/W	HardWare Cursor Start/Height Y Register			
BA + 0x118	GFXSCKM	R/W	Graphics Stream Color Key Mask Register			
BA+ 0x11c	GFXSCK	R/W	Graphics Stream Color Key Register			
BA + 0x120	OVLC	R/W	Overlay Control Register			
BA + 0x124	GFXSSA	R/W	Graphics Stream Start Address Register			
BA + 0x128	VASSA	R/W	VA Stream Start Address Register			
BA + 0x12c	HWCSSA	R/W	H/W Cursor Stream Start Address Register			
BA + 0x130	GFXVASS	R/W	Graphics/VA Stream Stride Register			
BA + 0x134	HWCSS	R/W	H/W Cursor Stream Stride Register			
BA + 0x138	GFXVASF F	R/W	Graphics/VA Stream Fetch Finish Register			
BA + 0x13c	VASC	R/W	VA Scaling Control Register			
BA + 0x140	LUTINDEX	R/W	Look-up-table Index Register			
BA + 0x144	LUTDATA	R/W	Look-up-table Data Register			
BA + 0x148	FF12T	R/W	FIFO 1/2 Threshold Register			
BA + 0x14c	FF34T	R/W	FIFO 3/4 Threshold Register			
BA + 0x150	VAYCADJ	R/W	VA Brightness/Contrast/HUE/Saturation Adjustment			
BA + 0x154	SCF	R/W	Subcarrier Frequency Register			
BA + 0x158	SCFIP	R/W	Subcarrier Frequency Initial Phase Register			
BA + 0x15c	HTDEE	R/W	Horizontal Total/Display Enable End Register			
BA + 0x160	HSYNCSE	R/W	HSYNC Start/End Register			
BA + 0x164	VTDEE	R/W	Vertical Total/Display Enable End Register			
BA + 0x168	VRSE	R/W	Vertical Retrace Start/End Register			
BA + 0x16c	HRS	R/W	Horizontal Retrace Start Register			
BA + 0x170	HWCBC	R/W	Hardware Cursor Background Color Register			
BA + 0x174	HWCFC	R/W	Hardware Cursor Foreground Color Register			
BA + 0x178	TVTWH	R/W	TV Encoder Test Width/Height Register			
BA + 0x17c	VPTC	R/W	VPOST Test Control Register			
BA + 0x180	FIFO1D	R/W	FIFO 1 Data Register			
BA + 0x184	FIFO2D	R/W	FIFO 2 Data Register			
BA + 0x188	FIFO3D	R/W	FIFO 3 Data Register			
BA + 0x18c	FIFO4D	R/W	FIFO 4 Data Register			
BA + 0x190	FIFO5D	R/W	FIFO 5 Data Register			



BA + 0x194	DTORT	R	DTO ROM Test Register
BA + 0x198	VPTS	R	VPOST Test Status Register
BA + 0x19c	VPCTD	R	VPOST Counter Test Data Register

## VPOST Control Register (VPC)

<sup>o</sup> ort addre	ss : 0x0000	00100	Re	ead/Write		Power-on I	Default :	0x00000
0	1	2	3	4	5	6	7	
	Rese	erved			Wait	Yoff		
				[	1			1
8	9	10	11	12	13	14	15	
Reserved	CSW	HP	VP	Fliker	Mode	BF	P	
								1
16	17	18	19	20	21	22	23	
BGSEL	GFX_HU P	GFX_VU P	OFFSET	AJEN	AJCTL	FAL_D	DIG_ON	
1								1
24	25	26	27	28	29	30	31	
DISP_ON	FLK_ON	GFX_EN	VA_EN	OPA_EN	HWC_EN	WINKEN	COLKEN	
Bits 0-3		Reserve	èd					
Bits 4-7	Wait							
	-	-	2 x SCLK/1	3.5MHz				
Bit 8	Rese	-						
Bit 9	CbCr	Swap for 8	3-bit YCbC	r Video Ou <sup>.</sup>	tput Mode			
	0 = C	output sequ	ence is Cb	0, Y0, Cr0,	Y1, Cb2, Y	72, Cr2, Y3	, etc. (CCI	R-656)
	1 = C	output sequ	ence is Cr	0, Y0, Cb0,	Y1, Cr2, Y	′2, Cb2, Y3	, etc. (CCI	R-656)
Bit 10	HSYI	NC Output	Pin Polarit	y				
	0 = N	legative sy	nc pulse					
	1 = P	ositive syn	c pulse					
Bit 11	VSYN	NC Output	Pin Polarity	/				
	0 = N	legative sy	nc pulse					
	1 = P	ositive syn	c pulse					
Bits 12-13	0.1	Flicker-Fr						



=	00 = 2D filter with 121, 242, 121 weightings
	01 = 1D filter with 121 weightings
	10 = 2D filter with 131, 141, 131 weightings
	11 = 1D filter with 565 weightings
Bits 14-15	BPP (Bits Per Pixel) for graphics stream
	00 = 16-color mode
	01 = 256-color mode
	10 = 565 high color mode
	11 = Reserved
Bit 16	Background Select
	0 = Graphics
	1 = VA video
Bit 17	Graphics Stream Horizontal 2x Up-Scaling (Replication)
	0 = Disable
	1 = Enable
Bit 18	Graphics Stream Vertical 2x Up-Scaling (Replication)
	0 = Disable
	1 = Enable
Bit 19	Odd/Even Field Data offset
	0 = One line offset
	1 = No offset
Bit 20	Brightness/Contrast/Hue/Saturation Adjustment Enable
	0 = Disable
	1 = Enable
Bit 21	Brghtness/Contrast/Hue/Saturation Adjustment Contal
	0 = Full-screen adjustment by using VACADJ and VAYADJ registers
	1 = Adjust data within windows defined by window keys only
Bit 22	P[0:7] Output Control
	0 = Pixel data is sampled by rising-edge of PCLK(pixel clock) then output to P[0:7]
	1 = Pixel data is sampled by falling-edge of PCLK then output to P[0:7]
Bit 23	Digital Video Output Enable
	0 = Disable
	1 = Enable
Bit 24	Screen On
	1 = Screen On
	0 = Screen Off
Bit 25	3-line Fliker-free Filter Enable
	0 = Disable



	1 = Enable	
Bit 26	Graphics Stream Enable	
	0 = Disable	
	1 = Enable	
Bit 27	VA Stream Enable	
	0 = Disable	
	1 = Enable	
Bit 28	Window Opaque Enable	
	0 = Disable	
	1 = Enable	
Bit 29	Hardware Cursor Enable	
	0 = Disable	
	1 = Enable	
Bit 30	Window Key Enable	
	0 = Disable	
	1 = Enable	
Bit 31	Color Key Enable	
	0 = Disable	
	1 = Enable	

## Backgground Stream Fetch Stop/Restart for Opaque Window Register (OPWFSR)

Port addre	ess : 0x0000	00104	0104 Read/Write			Power-on	Default :	0x
0	1	2	3	4	5	6	7	
		Rese	erved			OPWF	R[0:1]	
8	9	10	11	12	13	14	15	
			OPWF	R[2:9]				
								_
16	17	18	19	20	21	22	23	
		Rese	erved			OPWF	-S[0:1]	
24	25	26	27	28	29	30	31	
			OPWF	S[2:9]				
								_

Bits 0-5 Reserved

Background Stream Fetch Restart for Opaque Window

'he above information is the exclusive intellectual property of Winbond Electronics and shall not be disclosed, distributed or reproduced without permission from Winbond.

Bits 6-15



A 10-bit value specifies the horizontal offset in DWORD mermory cycles the background stream is to restart fetching

- Bits 16-21 Reserved
- Bits 22-31 Background Stream Fetch Stop for Opaque Window

A 10-bit value specifies the horizontal offset in DWORD mermory cycles the background stream is to be hidden for opaque window display

#### Window Key Start/End X Register (WKSEX)

Port addre	ss : 0x0000	00108	Re	ead/Write		Power-on	Default :	0x
0	1	2	3	4	5	6	7	7
		Reserved			Windo	w Key Star	t X[0:2]	
								_
8	9	10	11	12	13	14	15	
		W	indow Key	Start X[3:1	0]			
								_
16	17	18	19	20	21	22	23	
		Reserved			Windo	w Key End	X[0:2]	
								_
24	25	26	27	28	29	30	31	
		W	/indow Key	' End X[3:1	0]			
Bits 0-4	Rese	erved						
Bits 5-15	Wind	ow Key Sta	art X					
	A 11-	-bit value s	pecifies the	e horizontal	starting piz	xel positior	of the wir	ndow
Bits 16-20	Rese	erved						
Bits 21-31	Wind	ow Key En	d X					
	A 11-	-bit value s	pecifies the	e last horizo	ontal pixel p	position of t	the window	N

#### Window Key Start/End Y Register (WKSEY)

Port address : 0x0000010c

Read/Write

Power-on Default : 0x----

0	1	2	3	4	5	6	7
		Rese	erved			WinKey_	_YS[0:1]
8	9	10	11	12	13	14	15



=			Winkey	_YS[2:9]			
16	17	18	19	20	21	22	23
			erved				_YE[0:1]
24	25	26	27	28	29	30	31
			WinKey_	_YE[2:9]			

Bits 0-5	Reserved
Bits 6-15	Window Key Start Y
	A 10-bit value specifies the vertical starting scan line of the window
Bits 16-21	Reserved
Bits 22-31	Window Key End Y
	A 10-bit value specifies the last vertical scan line of the window

## HardWare Cursor Start/Width X Register (HWCSWX)

Port addre	ss : 0x000	00110	Re	ead/Write		Power-on	Default :	0x
0	1	2	3	4	5	6	7	7
		Reserved			Hardwar	e Cursor St	tart X[0:2]	
	1							-
8	9	10	11	12	13	14	15	
		Harc	ware Curs	or Start X[3	3:10]			
				_			_	_
16	17	18	19	20	21	22	23	
			Rese	erved				
								_
24	25	26	27	28	29	30	31	
Reserved			Hardwa	are Cursor V	Width X			
Bits 0-4	Rese	erved						
Bits 5-15	Hard	ware Curso	or Start X					
	A 11-	-bit value sp	pecifies the	e horizontal	starting pi	xel positior	n of the H/	W cursor
Bits 16-24	Rese	erved						
Bits 25-31	Hard	ware Cursc	or Width X					



A 7-bit value specifies the width of the hardware cursor, maxmum value = 64

Port addres	ss : 0x0000	00114	Re	ad/Write		Power-on	Default :	0x
0	1	2	3	4	5	6	7	7
							rsor start 1:0]	
8	9	10	11	12	13	14	15	
		Har	dware Curs	sor Start Y[	2:9]			
16	17	18	19	20	21	22	23	]
			Rese	erved				
24	25	26	27	28	29	30	31	]
Reserved		L	Hardwa	re Cursor H	Height Y			
Bits 0-4	Rese	rved						
Bits 5-15		ware Curso	or Start Y					
	A 10-	bit value s	pecifies the	vertical sta	arting sca	n line of the	H/W curs	or
Bits 16-24	Rese	rved						
Bits 25-31	Hard	ware Curso	r Height Y					
	A 7-b	oit value sp	ecifies the I	neight of th	e hardwai	re cursor,	maxmum	value = 64
Graphics \$	Stream Co	olor Key M	ask Regist	er (GFXCH	(M)			
Port addres	ss : 0x0000	00118	Re	ad/Write		Power-on	Default :	0x
0	1	2	3	4	5	6	7	

#### HardWare Cursor Start/Height Y Register (HWCSHY)

Reserved Color Key Mask[0:1] 



			Color Key	Mask [2:9]				
24	25	26	27	28	29	30	31	
	Color Key Mask [10:17]							

Bits 0-13 Reserved

Bits 14-19 Graphics Stream Color Key Mask Blue

Bits 20-25 Graphics Stream Color Key Mask Green

Bits 26-31 Graphics Stream Color Key Mask Red

## Graphics Stream Color Key Register (GFXCK)

Port addre	ss : 0x0000	0011c	Re	ad/Write		Power-on	Default :	0x		
0	1	2	3	4	5	6	7	7		
			Rese	erved						
								_		
8	9	10	11	12	13	14	15			
		Rese	erved			Color k	(ey [0:1]			
16	17	18	19	20	21	22	23			
Color Key [2:9]										
24 25 26 27 28 29 30 31										
			Color Ke	y [10:17]						
Bits 0-13	Rese	erved								
Bits 14-19	Grap	hics Strear	n Color Ke	y Blue						
Bits 20-25	Grap	hics Strear	n Color Ke	y Green						
Bits 26-31 Graphics Stream Color Key Red										
Overlay C	ontrol Rec	gister (OVL	_C)							

Port address : 0x00000120			Re	ead/Write		Power-on I	0x00000000			
	0	1	2	3	4	5	6	7	]	



Reserved									
8	9	10	11	12	13	14	15		
	Reserved								
16	17	18	19	20	21	22	23		
Reserved									

24	25	26	27	28	29	30	31
	Rese	erved		OC0	OC1	OC2	OC3

## Bits 0-27 Reserved

Bits 28-31 Overlay Display Select

These four 1-bit registers are selected by color key and window key as described below

Color Key	Window Key	Overlay Control
0	0	OC0
0	1	OC1
1	0	OC2
1	1	OC3

Each 1-bit register, when selected, is used to control current overlaying output as described below.

Color Key	Overlay Output
0	Graphics Stream
1	VA Stream

Notes: Background on the screen, controlled by OC0 when all keys are inative, should be either graphics stream or VA stream as specified by VPOSTCR\_16. Which mean that OC0 should be programmed to either 0 (when VPOSTCR\_16 = 1) or 1 (when VPOSTCR\_16 = 0).

#### Graphics Stream Start Address Register (GFXSSA)

Port address : 0x00000124

Read/Write

Power-on Default : 0x0000000

0	1	2	3	4	5	6	7	
Rese	erved		GFXSA[0:5]					
8	9	10	11	12	13	14	15	

GFXSA[6:13]



16	17	18	19	20	21	22	23			
			GFXSA	[14:21]						
24	25	26	27	28	29	30	31			
	GFXSA[22:29]									

Bits 0-1 Reserved

Bits 2-31 Graphics Stream Start Address

A 30-bit value specifies the offset in DWORD boundary from the start of the frame buffer for graphics data stream.

### VA Stream Start Address Register (VASSA)

Port addre	Port address : 0x00000128			Read/Write			Default :	0x00000000
0	1	2	3	4	5	6	7	7
Rese	erved			VASA	A[0:5]			]
	I						Γ	-
8	9	10	11	12	13	14	15	
			VASA	[6:13]				
								_
16	17	18	19	20	21	22	23	
			VASA	[14:21]				
								-
24	25	26	27	28	29	30	31	
			VASA	[22:29]				-
								-
Bits 0-1	Rese	rved						
Bits 2-31	VA S	tream Star	Address					
		bit value s A video dat		e offset in D	WORD b	oundary froi	m the star	t of the frame buffer

H/W Cursor Stream Star	t Address Register (HWCSSA)

	Port addre	ss : 0x0000	0012c	Read/Write	9	Power-c	on Default :	0x00000000	
	0	1	2	3	1	5	6	7	1



Rese	erved HWCSA[0:5]									
8	9	10	11	12	13	14	15			
			HWCS	A[6:13]						
16	17	18	19	20	21	22	23			
			HWCSA	\[14:21]						
24	25	26	26 27 28 29 30 31							
			HWCSA	\[22:29]						

Bits 0-1 Reserved

Bits 2-31 Hardware Cursor Stream Start Address

A 30-bit value specifies the offset in DWORD boundary from the start of the frame buffer for hardware cursor data stream.

### Graphics/VA Stream Stride Register (GFXVASS)

Port addre	ress : 0x00000130 Read/Write					0x			
0	1	2	3	7	7				
		Reserved				GFXSS[0:2	]		
8	9	10	11	12	13	14	15		
			GFXS	S[3:10]					
16	17	18	19	20	21	22	23		
		Reserved			VASS[0:2]				
								_	
24	25	26	27	28	29	30	31		
			VASS	5[3:10]					
								_	
Bits 0-4		Reserve	ed						
Bits 5-15	its 5-15 Graphics Stream Stride								
	This register specifies the DWORD offset of vertically adjacent pixels in the graphic stream.								
Bit 16-20	Rese	rved							

Bit 21-31 VA Stream Stride



The register specifies the DWORD offset of vertically adjacent pixel in the VA stream buffer.

#### H/W Cursor Stream Stride Register (HWCSS)

Port addre	rt address : 0x00000134 Read/Write						Power-on Default :		
0	1	2	3	4	5	6	7	]	
8	9	10	11	12	13	14	15		
16	17	18	19	20	21	22	23	]	
		Reserved			ł	HWCSS[0:2	2]		
								—	
24	25	26	27	28	29	30	31		
HWCSS[3:10]									

Bits 0-20 Reserved

Bit 21-31 Hardware Cursor Stream Stride

The register specifies the DWORD offset of vertically adjacent pixel in the Hardware cursor stream buffer.

#### Graphics/VA Stream Fetch Finish Register (GFXVASFF)

Port addre	Port address : 0x00000138			Read/Write			Power-on Default :		
0	0 1 2 3 4 5 6 7								
	·	Rese	erved	•		GFXS	FF[0:1]		
								_	
8	9	10	11	12	13	14	15		
			GFXS	GFXSFF[2:9]					
	_							_	
16	17	18	19	20	21	22	23		
		Rese	erved	rved			VASFF[0:1]		
								_	
24	25	26	27	28	29	30	31		
nation is the exc	clusive intellectu	al property of V	Vinbond Electro	nics and shall n	ot be disclosed	l, distributed or r	eproduced with	hout permis	



#### VASFF[2:9]

- Bits 0-5 Reserved
- Bits 6-15 Graphics Stream Fetch Finish
  - This register specifies the number of DWORD DRAM access cycle for a horizontal scan line fetching of graphics data stream
- Bits 16-21 Reserved
- Bits 22-31 VA Stream Fetch Finish This register specifies the number of DWORD DRAM access cycle for a horizontal scan line fetching of VA video data stream

## VA Scaling Control Register (VASC)

Port addres	ss : 0x0000	0013c	Read/Write			Power-on Default :		0x	
0	1	2	3	4	5	6	7	]	
VUPS	Rese	erved		VA Vertic	al Scaling I	actor[0:4]			
								_	
8	9	10	11	12	13	14	15		
		VA V	ertical Sca	ling Factor	[5:12]				
		1	1	1			1	-	
16	17	18	19	20	21	22	23		
HUPS	Rese	erved	,	VA Horizor	ntal Scaling	Factor[0:4	]		
· · · · · ·		r	1	ſ	T	1	ſ	-	
24	25	26	27	28	29	30	31		
VA Horizontal Scaling Factor[5:12]									
D'I A									
Bit 0		ertical Up-s	scaling Me	inod					
		Replication							
		nterpolation	1						
Bits 1-2	Rese								
Bits 3-15		ertical Sca	0						
	This 13-bit value specifies the vertical scaling factor of 0.5 (1/2 down-scaling), and 1.0 ~ 7.999 (up-scaling). Bits 0-2 specify the integral part and bits 3-12 specify the decimal part of the scaling factor. 1/2 downing-scaling will be done when this value < 1 (bits 0-2 = 000 and bits 3-12 dom care). Scaling is disabled when this value = 1.000 (bits 0-2 = 001 and bits 3-12 = 000H).								
Bit 16	VA H	lorizontal U	p-scaling N	/lethod					
	0 = F	Replication							
rmation is the exclu	usive intellectu	al property of W	/inbond Electro	nics and shall n	not be disclosed	distributed or r	eproduced with	nout permission from Winbond	



1 = Interpolation

Bits 19-31 VA horizontal Scaling Factor

This 13-bit value specifies the horizontal scaling factor of 0.5 (1/2 down-scaling), and  $1.0 \sim 7.999$  (up-scaling). Bits 0-2 specify the integral part and bits 3-12 specify the decimal part of the scaling factor. 1/2 downing-scaling will be done when this value < 1 (bits 0-2 = 000 and bits 3-12 don care). Scaling is disabled when this value = 1.000 (bits 0-2 = 001 and bits 3-12 = 000H).

#### Look-up-table Index Register (LUTINDEX)

Port addre	ss : 0x0000	x00000140 Read/Write			Power-on	Power-on Default :				
0	1	2	3	7						
			Rese	erved						
8	9	10	11	12	13	14	15			
			Rese	erved						
			•		-		•	_		
16	17	18	19	20	21	22	23			
			Reserved				R/W_			
								_		
24	25	26	27	28	29	30	31	_		
			LUT	Index						
Bits 0-22	Reserved									
Bit 23	LUT	Read/Write	e Mode							

Bits 24-31 LUT Index

This index value determines which color LUT location will be accessed

Notes: Color LUT is used for color mapping between pixel value of graphics stream in pseudo modes (16 and 256-color modes) and the display color on the screen.

#### Look-up-table Data Register (LUTDATA)

Port address : 0x00000144 Read/Write						Power-on I	Default :	0x		
0	1	2	3	3 4 5 6 7						
			Rese	erved						
								_		
8	9	10	11	12	13	14	15			



=	LUT Data [0:1]								
16	17	18	19	20	21	22	23		
	LUT Data [2:9]								
24 25 26 27 28 29 30 31									
			LUT Dat	a [10:17]					

Bits 0-13 Reserved

Bits 14-31 LUT Data

A 18-bit value specifies the LUT data. Bits 0-5 specify the blue data. Bits 6-11 specify the green data. Bits 12-17 specify the red data.

## FIFO 1/2 Threshold Register (FF12T)

Port addre	ss : 0x0000	00148	Re	ead/Write		Power-on	Default :	0x		
0	1	2	3	4	7					
					SRM1_HT					
				T	1	I	T	7		
8	9	10	11	12	13	14	15	_		
					SRM1_LT					
				-			-	_		
16	17	18	19	20	21	22	23			
		SRM2_HT								
24	25	26	27 28 29 30 31							
					SRM2_LT					
								_		
Bits 0-2		Reserve	ed							
Bits 3-7	First	FIFO High	Threshold							
					ie threshold tial value is		is ready to	o release DRAM		
Bits 8-10	Rese	rved								
Bits 11-15	First	FIFO Low	Threshold							
					this thresh DRAM acc			roller, a request is CH.		
Bits 16-18	Rese	rved								



- Bits 19-232nd FIFO High ThresholdWhen frame Buffer FIFO is filled to the threshold, the FIFO is ready to release DRAM<br/>access to other pending requests. Initial value is 18H.Bits 24-26Reserved
- Bits 27-312nd FIFO Low ThresholdWhen frame Buffer FIFO is fetched to this threshold by graphics controller, a request is<br/>generated tp the DRAM controller for DRAM access. Initial value is 0CH.

### FIFO 3/4 Threshold Register (FF34T)

Port addre	ss : 0x0000	0014c	Re	ead/Write		Power-on	0x				
0	1	2	3	3 4 5 6 7							
				SRM3_HT							
8	9	10	11	12	13	14	15				
					SRM3_LT						
								_			
16	17	18	19	20	21	22	23				
					SRM4_HT						
24	25	26	27	28	29	30	31				
				SRM4_LT							

Bits 0-2	Reserved
Bits 3-7	3th FIFO High Threshold
	When frame Buffer FIFO is filled to the threshold, the FIFO is ready to release DRAM access to other pending requests. Initial value is 18H.
Bits 8-10	Reserved
Bits 11-15	3th FIFO Low Threshold
	When frame Buffer FIFO is fetched to this threshold by graphics controller, a request is generated tp the DRAM controller for DRAM access. Initial value is 0CH.
Bits 16-18	Reserved
Bits 19-23	4th FIFO High Threshold
	When frame Buffer FIFO is filled to the threshold, the FIFO is ready to release DRAM access to other pending requests. Initial value is 18H.
Bits 24-26	Reserved
Bits 27-31	4th FIFO Low Threshold



When frame Buffer FIFO is fetched to this threshold by graphics controller, a request is generated tp the DRAM controller for DRAM access. Initial value is 0CH.

#### VA Stream Brightness/Contrast/HUE/Saturation Adjustment Register (VAYCADJ)

Port addre	ess : 0x0000	0150	Re	ead/Write		Power-on I	0x				
0	1	2	3	4	5	6	7	7			
	Rese	erved			Contr	ast[0:3]					
8	9	10	11	12	13	14	15				
			Brigh	ntness							
16	17	18	19	20	21	22	23				
	Satur	ation		Reserved		HUE[0:2]					
								_			
24 25 26 27 28 29 30 31											
			HUE	[3:10]							

#### Bits 0-3 Reserved

Bits 4-7 VA Contrast Value

A 4-bit contrast adjustment value allows adjustments in contrast from 1/8 to 15/8, in increments of 1/8. Bit 4 specifies the integral part and bits 5-7 specify the decimal part of this value. Contrast adjustment is implemented by multiplying the Y data by this constant.

Bits 8-15 VA Brightness Value

An 8-bit 2 complement value allows adjustments in brightness from -128 to +127, in increments of 1. Brightness adjustment is implemented by adding or subtracting this constant from the Y data.

Bits 16-19 VA Saturation Value

A 4-bit saturation adjustment value allows adjustments in saturation from 1/8 to 15/8, in increments of 1/8. Bit 16 specifies the integral part and bits 17-19 specify the decimal part of this value. Saturation adjustment is implemented by multiplying both Cb and Cr by this constant.

- Bit 20 Reserved
- Bit 21-31 VA HUE Value

An 11-bit hue adjustment value allows adjustments in hue from 0 degree to 360 degree, in increments of 0.176 degree. Hue adjustment is implemented by

 $Cb1 = Cb \cos A + Cr \sin A$ 

 $Cr1 = Cr \cos A - Cb \sin A$ 



Subcarrier Frequency Register (SCF)												
Port address : 0x00000154 Read/Write Power-on Default :												
0	1	2	3	4	5	6	7	7				
SCF[0:7]												
								-				
8	9	10	11	12	13	14	15	_				
			SCF[	8:15]								
								_				
16	17	18	19	20	21	22	23					
			SCF[ <sup>-</sup>	16:23]								
24	25	26	27	28	29	30	31					
SCF[24:31]												

Bits 0-31 Subcarrier Frequency

A 32-bit value specifies the subcarrier frequency for TV by using the following equation: SCF value = (fsc/fvoclk ) 2^32

Subcarrier frequency is generated from the stable VOCLK (27 MHz) by an internal DDA (Digital Differential Accumulator).

### Subcarrier Frequency Initial Phase Register (SCFIP)

Port addre	ss : 0x0000	00158	Re	ead/Write		Power-on I	0x			
0	1	2	3	4	5	6	7			
Reserved										
8	9	10	11	12	13	14	15			
Reserved										
								_		
16	17	18	19	20	21	22	23			
		Subcarrie	er Frequen	cy Initial Ph	nase [0:7]					
24	25	26	27	28	29	30	31			
Subcarrier Frequency Initial Phase [8:15]										



- Bits 0-15 Reserved
- Bits 16-31 Subcarrier Frequency Initial Phase

This 16-bit register specifies the initial phase between the color subcarrier and sync signal

# Horizontal Total/Display Enable End Register (HTDEE)

Port address : 0x0000015c			Read/Write			Power-on I	Default :	0x		
0	1	2	3	4	5	6	7	]		
		Reserved			Horiz	zontal Total	[0:2]			
								_		
8	9	10	11	12	13	14	15			
			Horizontal	Total [3:10]	]					
								_		
16	17	18	19	20	21	22	23			
		Reserved			Horizon	tal Display	End[0:2]			
	1				1		1	-		
24	25	26	27	28	29	30	31			
		Horizor	ntal Display	<sup>,</sup> Enable Er	nd[3:10]					
Bits 0-4		Reserve	ed							
Bits 5-15	Horiz	ontal Total								
	An 11-bit value specifies the total number of pixels in the horizontal scan line interval including the retrace time.									
Bits 16-20	Rese	erved								
Bits 21-31	Horiz	ontal Displ	ay Enable	End						

An 11-bit value specifies the total number of displayed pixels for one scan line.

# HSYNC Start/End Register (HSYNCSE)

Port address : 0x00000160			Re	ead/Write		0x			
0	1	2	3	4	5	6	7		
		Reserved		HS					
		1	1	1	r			_	
8	9	10	11	12	13	14	15		
HSYNC Start [3:10]									



16	17	18	19	20	21	22	23	
Reserved HSYNC End[0:2]								
24	25	26	27	28	29	30	31	
HSYNC End[3:10]								

Bits 0-4	Reserved
Bits 5-15	HSYNC Start
	An 11-bit value, programmed in pixels, at which the HSYNC signal becomes active.
Bits 16-20	Reserved
Bits 21-31	HSYNC End
	An 11-bit value, programmed in pixels, at which the HSYNC signal becomes inactive.

### Vertical Total/Display Enable End Register (VTDEE)

Port addre	ess : 0x000	00164	Re	ead/Write		Power-on	Default :	0x				
0	1	2	3	4	5	6	7	7				
		Rese										
	1	1			1	•	1	-				
8	9	10	11	12	13	14	15					
		Vertical Total [2:9]										
								_				
16	17	18	19	20	21	22	23					
		Rese	erved			VDE	Ξ [0:1]					
24	25	26	27	28	29	30	31					
			VDE	E [2:9]								
Bits 0-5		Reserve	ed									
Bits 6-15	Verti	cal Total										
	A 10-bit value specifies the total number of scan lines for one field on the screen, including the retrace time.											
Bits 16-21	Rese	erved										
Bits 22-31	Verti	cal Display	Enable En	d								
	A 10-	-bit value s	pecifies the	e total numl	ber of disp	layed scan	lines for o	ne field on the screen.				



#### Vertical Retrace Start/End Register (VRSE) Read/Write Port address : 0x00000168 Power-on Default : 0x----Reserved VRS [0:1] VRS[2:9] Reserved VRE [0:1] VRE [2:9] Bits 0-5 Reserved

 Bits 6-15
 Vertical Retrace Start

 A 10-bit value, programmed in scan lines, at which the vertical retrace becomes active.

 Bits 16-21
 Reserved

 Bits 22-31
 Vertical Retrace End

 A 10-bit value, programmed in scan line, at which the vertical retrace between inactive.

#### Horizontal Retrace Start Register (HRS)

Port addre	ess : 0x0000	0016c	Read/Write			Power-on	0x			
0	1	2	3	7	]					
Reserved										
8	9	10	11	12	13	14	15			
			Rese	erved						
	_					_	_	_		
16	17	18	19	20	21	22	23			
Reserved Horizontal Retrace Start [0:2]										
24	25	26	27	28	29	30	31			



Horizontal Retrace Start [3:10]

Bits 0-20 Reserved

Bits 21-31 Horizontal Retrace Start

An 11-bit value, programmed in pixels, at which the internal horizontal retrace becomes active. The internal horizontal retrace pulse width is fixed to 16 pixel clock cycles.

### Hardware Cursor Background Color Register (HWCBC)

Port addre	Port address : 0x00000170		Read/Write			Power-on	Default :	0x			
0	1	2	3	4	5	6	7	]			
		•	Rese	erved							
		-						_			
8	9	10	11	12	13	14	15				
	Hardware Cursor Background Color [0:7]										
								л			
16	17	18	19	20	21	22	23	-			
		Hardware	Cursor Ba	ckground C	olor [8:15]			]			
	1	1		1		I	r	7			
24	25	26	27	28	29	30	31				
		Hardware	Cursor Bac	kground Co	olor [16:23]	]					
Bits 0-7		Reserve	ed								
Bits 8-31	Hard	ware Curso	or Backgrou	und Color							
	color		8-15 have					r. Only RGB 8:8:8 alue, and bits 24-31			
Hardware Cursor Foreground Color Register (HWCFC)											
Port addre	Port address : 0x00000174 Read/Write Power-on Default : 0x										
0	1	2	3	4	5	6	7	]			

Reserved

8	9	10	11	12	13	14	15
		Hardware	Cursor Fo	reground C	Color [0:7]		



16	17	18	19	20	21	22	23		
Hardware Cursor Foreground Color [8:15]									

24	25	26	27	28	29	30	31
		Hardware	Cursor For	eground Co	olor [16:23]		

#### Bits 0-7 Reserved

Bits 8-31 Hardware Cursor Foreground Color

A 24-bit specify the foreground color for the hardware graphics cursor. Only RGB 8:8:8 color mode, bits 8-15 have the red value, bits 16-23 have the green value, and bits 24-31 have the blue value.

# TV Encoder Test Width/Height Register (TVTWH)

Port addre	Port address : 0x00000178		Read/Write			Power-on Default :			
0	1	2	3	4	5	6	7		
	Reserved								
8	9	10	11	12	13	14	15		
0		Reserved			Analog Video Output		ystem		
							-		
16	17	18	19	20	21	22	23		
TV Encoder Horizontal Test Width									
24	25	26	27	28	29	30	31		
24	23			rtical Test F		- 50	51		
Bits 0-11	Rese	erved							
Bits 12-13	Analo	og Video O	utput Mode	Э					
	0x =	RGB out, T	V-encode	r is off					
		Composite							
	11 =	S-Video +	Composite	Video					
Bits 14-15	14-15 TV System								
	00 =	PAL-B, D,	G, H, N						
	01 =	PAL_M							
	10 =	NTSC							



11 = Reserved

 Bits 15-23
 TV Encoder Horizontal Test Width

 An 8-bit value specifies the horizontal total for the TV scan line when the TV encoder horizontal test is enabled (VPTCR\_29 = 1). This register is not used during normal operation.

 Bits 24-31
 TV Encoder Vertical Test Height

 An 8-bit value specifies the vertical total for the TV screen when the TV encoder vertical

test is enabled (VPTCR\_28 = 1). This register is not used during normal operation.

# **VPOST Test Control Register (VPTC)**

Port address : 0x0000017c Read/Write						Power-on	Default :	0x
0	1	2	3	4	5	6	7	7
								_
0	0	10	11	10	10	1/	15	

8	9	10	11	12	13	14	15
			ARM	PRESET	SELF		re Input lect

16	17	18	19	20	21	22	23
Reserved	VTEST	Counter Select					

24	25	26	27	28	29	30	31
State	-Machine S	Select	Test Mode	TV_V	TV_H	ColorBar	GrayLeve I

Bits 0-10	Reserved						
Bits 11	Arm Signature Analyzer						
	0 = Disable						
	1 = Start signature analyz	er operation					
Bits 12	Preset Signature to Seed	Value					
	0 = Preset signature to seed value when analysis begins						
	1 = Do not preset						
Bits 13	Signature Analyzer Self T	est					
	0 = Disable						
	1 = Enable						
Bits 14-15	Signature Analyzer Input Select						
	Bits 14-15	Signature Analyzer Input Data					



	00	Null (all_zeros)					
	01	CP/R data					
	10	Y/G data					
	11	C/B data					
Bits 16	Reserved						
Bits 17	Digital Video, PIN	I I/O Mode					
	0 = Video In						
	1 = Video Output						
Bits 18-23	VPOST Counter Test Sel	ect					
	000000 = SRM1 x address counter						
	000001 = SRM2 x addres						
	000010 = SRM3 x addres						
	000011 = SRM4 x addres						
	000100 = SRM5 x addres						
	000101 = SRM1 y addres						
	000110 = SRM2 y addres						
	000111 = SRM3 y addres						
	001000 = SRM4 y addres						
	001001 = SRM5 y addres						
		RM2 opaque counter in MCLK					
		and SRM5 opaque counter in MCLK					
	001100 = VA scaling courses $001101 = CRTC$ horizont.						
	001101 = CRTC horizontal a 001110 = TV horizontal a						
	001111 = Opaque counte						
Bits 24-26	SRM State Machine Sele						
Dito 24 20	000 = State Machine of	SRM1					
	001 = State Machine of	SRM2					
	010 = State Machine of	SRM3					
	011 = State Machine of	SRM4					
	100 = State Machine of	SRM5					
Bit 27	VPOST Test Enable						
	0 = Disable						
	1 = Enable						
Bit 28	TV Encoder Vertical Test	Enable					
	0 = Disable						
	1 = Enable						
Bit 29	TV Encoder Horizontal Te	est Enable					



	0 = Disable
	1 = Enable
Bit 30	Color Bar Test Enable
	0 = Disable
	1 = Enable
Bit 31	Gray Level Test Enable
	0 = Disable
	1 = Enable

### FIFO 1 Data Register (FIFO1D)

Port addre	Port address : 0x00000180			Read/Write		Power-on	Default :	0x			
0	1	2	3	4	5	6	7	]			
	FIFO1D[0:7]										
8	9	10	11	12	13	14	15				
			FIFO1I	D[8:15]							
								_			
16	17	18	19	20	21	22	23				
FIFO1D[16:23]											
	-							_			
24	25	26	27	28	29	30	31				
			FIFO1D	[24:31]							
Bits 0-31	Bits 0-31 FIFO 1 Data A read or write access to the FIFO1D register will incremet the FIFO address.										
Note: A wr					-			vill be reset to 0.			
FIFO 2 Data Register (FIFO2D)											
Port addre	Port address : 0x00000184 Read/Write Power-on Default : 0x										

0	1	2	3	4	5	6	7	
FIFO2D[0:7]								
8	9	10	11	12	13	14	15	



-	- FIFO2D[8:15]								
16	17	18	19	20	21	22	23		
FIFO2D[16:23]									
24	24 25 26 27 28 29 30 31								
	FIFO2D[24:31]								

Bits 0-31 FIFO 2 Data

A read or write access to the FIFO2D register will auto incremet the FIFO address. Note: A write access to the VPOSTCR\_27 register, and set to 1. Then FIFO address will be reset to 0.

FIFO 3 Da	FIFO 3 Data Register (FIFO3D)									
Port addre	ess : 0x000	00183	Read/Write			Power-on I	Default :	0x		
0	1	2	3	4	5	6	7	]		
	FIFO3D[0:7]									
8	9	10	11	12	13	14	15			
	FIFO3D[8:15]									
								_		
16	17	18	19	20	21	22	23			
			FIFO3E	D[16:23]						
24	25	26	27	28	29	30	31			
	FIFO3D[24:31]									

Bits 0-31 FIFO 3 Data

A read or write access to the FIFO3D register will auto incremet the FIFO address. Note: A write access to the VPOSTCR\_27 register, and set to 1. Then FIFO address will be reset to 0.

### FIFO 4 Data Register (FIFO4D)

Port address : 0x0000018c	Read/Write	Power-on Default :	0x



=										
0	1	2	3	4	5	6	7			
	FIFO4D[0:7]									
8	9	10	11	12	13	14	15			
FIFO4D[8:15]										
16	17	18	19	20	21	22	23			
			FIFO4D	0[16:23]						
24	25	26	27	28	29	30	31			
			FIFO4D	)[24:31]						

Bits 0-31 FIFO 4 Data

A read or write access to the FIFO4D register will auto incremet the FIFO address.

Note: A write access to the VPOSTCR\_27 register, and set to 1. Then FIFO address will be reset to 0.

#### FIFO 5 Data Register (FIFO5D)

Port addre	Port address : 0x00000190			ead/Write	e Power-on Defau			0x
0	1	2	3	4	5	6	7	7
			<b>FIFO5</b>	5D[0:7]				
8	9	10	11	12	13	14	15	
	FIFO5D[8:15]							
								_
16	17	18	19	20	21	22	23	
			FIFO5	D[16:23]				
24	25	26	27	28	29	30	31	
			FIFO5	D[24:31]				
		5 D. I.						

Bits 0-31 FIFO 5 Data

A read or write access to the FIFO5D register will auto incremet the FIFO address. Note: A write access to the VPOSTCR\_27 register, and set to 1. Then FIFO address will be reset to 0.

#### **DTO ROM Test Register (DTORTR)**



Port addre	ess : 0x0000	00194	Read-Only			F	ower-on Def	fault :	0x	
0	1	2	3 4 5 6 7							
	Reserved									
	_					_				
8	9	10	11	12	13	14	15			
			Rese	erved						
	•		-			•				
16	17	18	19	20	21	22	23			
	DTO ROM [0:7]									
	•		-			•				
24	25	26	27	28	29	30	31			

Bits 0-15	Reserved
DI(3 0 10	1100011000

Bits 16-31 DTO ROM Test

A read access to the DTORTR register will auto incremet the FIFO address.

Note: A write access to the VPOSTCR\_27 register, and set to 1. Then FIFO address will be reset to 0.

DTO ROM [8:15]

# **VPOST Test Status Register (VPTS)**

Port addre	ess : 0x0000	00198	Read-Only			Power-on I	Default :	0x		
0	1	2	3	3 4 5 6 7						
	Reserved VPOST State Machin									
8	9	10	11	10	10	14	15	7		
0	9	10		12	13	14	15	_		
		Rese	DEN	CRC- Busy						
								_		
16	17	18	19	20	21	22	23	]		
			Signature	Data [0:7]						
								-		
24	25	26	27	28	29	30	31	]		
Signature Data [8:15]										
Bits 0-2	Rese	rved						_		



Bits 3-7	VPOST State Machine Status
Bits 8-13	Reserved
Bit 14	Vertical Display Enable Status
	0 = Inactive
	1 = Active
Bit 15	Signature Analyzer Status
	0 = Idle
	1 = Busy
Bit 16-31	Signature Data

### **VPOST Counter Test Data Register (VPCTD)**

Port address : 0x0000019c			Re	ad-Only		Power-on	0x	
0	1	2	3	4	5	6	7	
			VPO:	ST Counter	r Test Dat	ta [0:5]		
8	9	10	11	12	13	14	15	
VPOST Counter Test Data [6:13]								
16	17	18	19	20	21	22	23	
		VPOS	T Counter	Test Data [	14:21]			
24	25	26	27	28	29	30	31	
		VPOS	T Counter	Test Data [	22:29]			

Bits 0-1 Reserved

Bits 2-31 VPOST Counter Test Data

This register contain data output of counter under testing when the VPOST counter test is enable (VPTCR\_27 = 1). Counter under testing is determined by VPOST counter test select register (VPTCR\_18-23).

# 6.2.2 VPRE REGISTERS

There are eight registers, with IO space allocated from 0xf00001c0 to 0xf00001dc, included in VPRE.

#### Table : VPRE Register Map



Port Addr.	Symbol	Access	Description				
BA + 0x1c0	VCC	R/W	Video Capture Control Register				
BA + 0x1c4	CWSEX	R/W	Cropping Window Start/End X Register				
BA + 0x1c8	CWSEY	R/W	Cropping Window Start/End Y Register				
BA + 0x1cc	CVHW	R/W	Captured Video Height/Width Register				
BA + 0x1d0	CSA0	R/W	Capture Frame Buffer 0 Start Address Register				
BA + 0x1d4	CSA1	R/W	Capture Frame Buffer 1 Start Address Register				
BA + 0x1d8	СТМ	R/W	Capture Test Mode Register				
BA+ 0x1dc	CSTMD	R	Capture SRAM Test Mode Data Register				
BA+0x1e0	VIM	R/W	Video Interrupt Mode				

# base (BA) : 0xf000000)

### Video Capture Control Register (VCC)

Port addre	ess : 0x000	001c0	Re	ead/Write		Power-on I	Default :	0x00000c18	
0	1	2	3	4	5	6	7	]	
	Reserved	·		V	CAP_HT[4	:0]			
	1	1	1		1			-	
8	9	10	11	12	13	14	15		
	Reserved			V	CAP_LT[4:	:0]			
16	17	18 19 20 21 22 23							
		Reserved			FLT_ON	PWOFF	CKF		
								_	
24	25	26	27	28	29	30	31		
DBE	DBS	Byte	Swap	HSP	VSP	SKP	VCEN		
Bits 0-2		Reserved							
Bits 3-7	Video	o Capture F	FIFO High	Threshold					
		When video capture FIFO is filled to this threshold, a request is generated to the DRAM controller for DRAM access. Initial value is 18H							
Bits 8-10	Rese								
Bits 11-15	Video	o Capture F	FIFO Low T	hreshold					



=		s fetched to this threshold by DRAM controller, the FIFO is ess to other pending requests. Initial value is 0cH
Bits 16-20	Reserved	
Bit 21	VPRE Filter	
	0 = Turn Off	
D'I OO	1 = Turn On	
Bit 22	Video In, Power Down Off 0 = Power On	
	1 = Power Off	
Bits 23	VCLK Falling Edge	Latch
	0 = input video data and sig	nals are latched by rising edge of VCLK
	1 = input video data and sig	nals are latched by falling edge of VCLK
Bits 24	Double Buffering Enable	
	0 = Buffer 0 active	
	1 = Buffer 1 active	
Bits 25	Double Buffing Status (Read	d-Only)
	0 = Buffer 0 active	
	1 = Buffer 1 active	
Bits 26-27	Input Video Stream Format	
		YUV Input Video Stream Format
	Bits 26-27	8-Bit Mode
	00	Y, U, Y, V,
	01	U, Y, V, Y,
	10	Y, V, Y, U,
	11	V, Y, U, Y,
Bits 28	HS Input Pin Polarit	у
	0 = Negative sync pulse	
	1 = Positive sync pulse	
Bits 29	VS Input Pin Polarit	у
	0 = Negative sync pulse	
	1 = Positive sync pulse	
Bits 30	Skip Field (Interlace	d) or Frame (Non-interlaced)
	0 = Capture all received field	ds/frames video data
	1 = Capture every other rec	eived fields/frames video data
Bits 31	Video Capture Enable	
	0 = Disable	
	1 = Enable	



# Cropping Window Start/End X Register (CWSEX)

Port addre	ss : 0x0000	001c4	Re	ead/Write		Power-on	Default :	0x			
0	1	2	3	4	]						
	Rese	erved		Crop	ping Wind	ow Start X[	11:8]				
[			[					7			
8	9	10	11	12	13	14	15	-			
		Cro	oping Wind	ow Start X	[7:0]						
					1	1	1	7			
16	17	18	19	20	21	22	23	-			
	Rese	erved		Cro	oping Wind	low End X[	11:8]				
						1		7			
24	25	26	27 28 29 30 31								
		Cro	pping Wind	low End X	[7:0]						
Bits 4-15 Bits 16-19 Bits 20-31	A 12- cropp Rese Crop A 12- cropp	Cropping Window Start X A 12-bit value specifies the number of pixels between the inactive edge of HS and the first cropped video pixel Reserved Cropping Window End X A 12-bit value specifies the number of pixels between the inactive edge of HS and the last cropped video pixel.									
Port addre	ss : 0x0000	001c8	Re	ead/Write		Power-on	Default :	0x			
0	1	2	3	4	5	6	7	]			
		Reserved			Cropping	Window St	art Y[10:8]				
	_							7			
8	9	10	11	12	13	14	15	-			
		Crop	oping Wind	ow Start Y	[7:0]			]			
16	17	18	19	20	21	22	23	-			
		Reserved			Cropping	Window E	na Y[10:8]	]			
<b>C</b> (1)	05	00	07	00				7			
24	25	26	27	28	29	30	31	4			
		Cro	pping Wind	iow ⊨na Y	[/:0]			]			
Bits 0-3	Rese	erved									



Bits 4-15Cropping Window Start Y<br/>A 11-bit value specifies the number of pixels between the inactive edge of VS and the first<br/>cropped video data lineBits 16-19ReservedBits 20-31Cropping Window End Y<br/>A 11bit value specifies the number of pixels between the inactive edge of VS and the last<br/>cropped video data line

#### Captured Video Height/Width Register (CVHW)

Port addre	ss : 0x0000	001cc	Re	ead/Write		Power-on	0x				
0	1	2	3	4	5	6	7	]			
		Reserved			Capture	Video Hei	ght[10:8]	]			
8	9	10	11	12	13	14	15	]			
		Ca	oture Video	Height	[7:0]			-			
								_			
16	17	18	19	20	21	22	23				
		Reserved			Capture	Video W	idth[10:8]				
								_			
24	25	26	27	28	29	30	31				
		Ca	pture Video	o Width	[7:0]						
Bits 0-3 Bits 4-15	Captu An 1 not) f	Capture Video Width[7:0] Reserved Capture Video Height An 11-bit value specifies the height in line of the captured video which is down-scaled (or not) from the cropped video. Down-scaling is automatically done bu an internal DDA (Digital Differential Accumulator)									
Bits 16-19 Bits 20-31	Rese Capti An 11	rved ure Video \ 1-bit value	Nidth specifies th					n is down-scaled (or n internal DDA (Digital			

Differential Accumulator)

#### Capture Frame Buffer 0 Start Address Register (CSA0)

Port addre	ss : 0x0000	001d0	Re	ead/Write		Power-on	0x	
0	1	2	3	4	5	6	7	
			CSA0[31:26]					
8	9	10	11	12	13	14	15	



=	CSA0[25:18]								
16	17	18	19	20	21	22	23		
			CSA0[	[17:10]					
24	25	26	27	28	29	30	31		
			CSA	0[9:2]					

Bits 0-1 Reserved

Bits 2-31 Capture Frame Buffer 0 Start Address A 30-bit value specifies the offset in DWORD boundary from the start of the frame buffer for frame buffer 0 of the captured video.

### Capture Frame Buffer 1 Start Address Register (CSA1)

Port addre	ess : 0x000	001d4	Re	ead/Write		Power-on	Default :	0x			
0	1	2	2 3 4 5 6 7								
			CSA1[31:26]								
8	9	10	11	12	13	14	15	7			
			CSA1	[25:18]				1			
16	17	18	18 19 20 21 22 23								
			CSA1	[17:10]							
								_			
24	25	26	27	28	29	30	31	_			
			CSA	1[9:2]							
Bits 0-1 Bits 2-31											
Capture 1	est Mode	Register (	CTM)								

### Capture lest Mode Register (CTM)

Port addre	ess : 0x0000	001d8	Re	ead/Write		Power-on	0x	
0	1	2	3	4	5	6	7	]
	Pstatu	us[0:3]			Rese	erved		



			-							
8	9	10	11	12	13	14	15			
			TME	С	ounter Test	t Mode Sele	ect			
16	17	18	19	20	21	22	23			
		Counter Test Mode Data[15:8]								
24	25	26	27	28	29	30	31			
		Cou	unter Test I	Mode Data	[7:0]					
Bits 0-3			orize state	s of <b>MD[20</b>	<b>)~23]</b> during bits to kno					
Bits 4-10 Bits 11	Capti 0 = D	Firmware reads these bits to know what kind of target board is opera Reserved Capture Test Mode Enable 0 = Disable 1 = Enable								
Bits 12-15	0001 0010 0100	ure Counte = Cropping = Cropping = Horizont = Vertical	g H_counte g V_counte al down-so	er er caling DDA						
Bits 16-31	Capt	ure Counte	r Test Mod	le data (Re	ad-Only)					

#### Capture SRAM Test Mode Data Register (CSTMD)

Port addre	ess : 0x0000	001dc	Re	ead/Write		Power-on Default :		0x	
0	1	2	3	4	5	6	7	7	
	Capture SRAM Test Mode Data[31:24]								
8	9	10	11	12	13	14	15	7	
		Capture SRAM Test Mode Data[23:16]							
						-		_	
16	17	18	19	20	21	22	23		
		Capture	SRAM Te	st Mode Da	ata[15:8]				
24	25	26	27	28	29	30	31		
	Capture SRAM Test Mode Data[7:0]								
Bits 0-31	Capt	ure SRAM	Test Mode	Data					



Video INTR Mode (VIM)

Port address	s : 0x0000	001e0	Read/Write	e	Power-o	on Default :	0x0000				
0	1	2	3	4	5	6	7				
			Rese	erved							
8	9	10	11	12	13	14	15				
		Reserved									
16	17	18	19	20	21	22	23				
		FLT_ON         VSI_ON         VSO_ON         CAP_ON									
24	25	26	27	28 FLT INT	29 VSI INT	30 VSO INT	31 CAP INT				
Bits 0-19 Bit 20 Bit 21	0 = T 1 = T	E Filter Co Turn Off Turn On	mpelete Int C Interrupt		e						
Bit 22	1 = T Video 0 = T	0 = Turn Off 1 = Turn On Video Out VSYNC Interrupt Mode 0 = Turn Off 1 = Turn On									
Bit 23	Capti 0 = T	Capture Compelete Interrupt Mode 0 = Turn Off 1 = Turn On									
Bits 24-27 Bit 28 Bit 29 Bit 30	VPRI Video	Reserved VPRE Filter Compelete Interrupt Occur Video In VSYNC Interrupt Occur Video Out VSYNC Interrupt Occur									

CaptureCompelete Interrupt Occur

# 6.3 DMA REGISTERS

There are twelve registers included in two channels Direct Memory Access (DMA) controller. The IO address map is allocated from 0xf0000200 to 0xf000022c.

he above information is the exclusive intellectual property of Winbond Electronics and shall not be disclosed, distributed or reproduced without permission from Winbond.

Bit 31



# Table 6.3-1 : DMA Register Map

(IO base (BA) : 0xf0000000)

Port Addr.	Symbol	Access	Description
BA + 0x200	SAR0	R/W	Channel 0 Source Address Register
BA + 0x204	TAR0	R/W	Channel 0 Target Address Register
BA + 0x208	LETH0	R/W	Channel 0 Length Register
BA + 0x20c	MOD0	R/W	Channel 0 Mode Control Register
BA + 0x210	SAR1	R/W	Channel 1 Source Address Register
BA + 0x214	TAR1	R/W	Channel 1 Target Address Register
BA + 0x218	LETH1	R/W	Channel 1 Length Register
BA+ 0x21c	MOD1	R/W	Channel 1 Mode Control Register
BA + 0x220	DBA0	R/W	DMA IO Device 0 Bass Address
BA + 0x224	DBA1	R/W	DMA IO Device 1 Base Address
BA + 0x228	LCAR0	R	Channel 0 Length Counter
BA + 0x22c	LCAR1	R	Channel 1 Length Counter

# Source Addrsee Register (SAR0 and SAR1)

Port address : 0xf0000200 Port address : 0xf0000210				ead/Write ead/Write				0000		
0	1	2	3	4	5	6	7	]		
Source Address Register byte 0										
								_		
8	9	10	11	12	13	14	15			
		Sour	ce Address	Register b	yte 1					
								_		
16	17	18	19	20	21	22	23			
		Sour	ce Address	Register b	yte 2					
								-		
24	24 24 26 27 28 29 30 31									
Source Address Register byte 3										

Bit 0-31 Source address register(SAR)



Define DMA transfer source address. In memory to memory mode, the source address should be set  $% \left( {{{\rm{DMA}}} \right)$  in word boundary.

# Target Address Register (TAR0 and TAR1)

Port address : 0xf0000204 Port address : 0xf0000214				ead/Write ead/Write	_	on Default : on Default :	0x00000 0x00000			
0	1	2	3	4	5	6	7			
Target Address Register byte 0										
	1									
8	9	10	11	12	13	14	15			
		Targ	et Address	Register b	yte 1					
		-		-						
16	17	18	19	20	21	22	23			
		Targ	et Address	Register b	yte 2					
24	24	26	27	28	29	30	31			
		Targ	et Address	Register b	yte 3					

Bit 0-31 DMA target address register(TAR)

Define target address. In memory to memory mode, the target address should be set in word boundary.

### Length Register (LETH0 and LETH1)

	ess : 0xf000 ess : 0xf000	0200		ead/write ead/write		on Default : on Default :	0.00000			
0	1	2	3 4 5 6				7			
			Rese	erved						
8	9	14	15							
	Reserved									



16	17	18	19	20	21	22	23			
LEN1-8										
24	24 24 26 27 28 29 30 31									
	LEN9-16									

#### Bit 0-14 Reserved

Bit 15-31 Transfer Length (LEN)

LEN 0-16 indicate DMA transfer length with max 128k-byte transferring. In memory to memory transfer mode, the length must in word boundary, because of vounting by word in length counter.

#### Mode Control Register (MOD0 and MOD1)

Port addre	Port address : 0xf000020c			ad/Write	Power-on Default :		0x0000000f	
Port addre	Port address : 0xf000020c		Read/Write		Power-c	on Default :	0x0000	0000
					1			I
0	1	2	3	4	5	6	7	
DMAen	Reserved	TClen	ECPen	TC	M2M	DEM	IOtype0	
8	9	10	11	12	13	14	15	
IOtype1	IOtype1 TRtype				lOrec			
16	17	18	19	20	21	22	23	
		Wstate			FIX	Reserved	Tout0	(MOD0)
		Wsate			DACK0L	DACK1L	CS0L	(MOD1)
24	25	26	27	28	29	30	31	
			Tou	t1-8				(MOD0)
CS1L	DACK1A	TO0	TO1		Rese	erved		(MOD1)

Bit 0 DMA enable(DMAen)

1 = DMA transfer enable.

0 = DMA transfer disable

#### Bit 1 Reserved



Set to 0

- Bit 2 Terninal count interrupt enable(TCIen) 1 = enable terminal count interrupt Once this bit is set, and TC is asserted, the DMAC will generate external interrupt to host.
- Bit 3 Enable ECP as DMA device(ECPen) 1 = ECP is set as DMA device
- Bit 4 Terminal count flag(TC) 1 = indicate the length counter reaches 0, and theTC asserted
- Bit 5 Memory to memory transfer(M2M)
  - 1 = DMA is set to memory to memory transfer
  - 0 = DMA memory to memory transfer is disable
- Bit 6 Demand mode or block mode select(DEM)
  - 1 = DMA transfer between memory and IO is demand mode
  - 0 = DMA transfer between memory and IO is block mode This bit is valid only in the transfer between memory and IO.
- Bit 7-8 DMA IO device type(IOtype)
  - 00 = 8-bit type, length counter(LENC) counts by byte
  - 01 = 16-bit type, length counter counts by half word
  - 10 = 32-bit type, length counter countes by word
  - 11 = undefined

Only 8-bit external IO device is supported.

- Bit 9-10DMA transfer type(TRtype)
  - 00 = memory to memory transfer
  - 01 = memory to IO transfer
  - 1x = IO to memory transfer
- Bit 11-15 DMA IO read/write command recovery time(IOrec)

This field define the recovery cycle between two read/write command.

Bit 16-20 DMA IO read/write command wait state(Wstate) This field define the IO read/write command wait state.



In MOD0:

- Bit21 DMA transfer fix mode(FIX)
  - 1 = Set DMA transfer as rotate mode. In rotate mode, the DMA controller acknowledge channel 1 request right after channel 0 being served. The channel 1 and channel 0 are served by turns.
  - 0 = DMA is set in fix mode. Channel 0 is the most privilege. The channel 1 will not get the service token, unless channel 0 release the request.

#### Bit22 Reserved

This bit should be set to 0.

Bit23-31 Ready timeout counter(Tout)

Set IO device assert NOT ready timeout cycle count. When IO read/write command is issued, and if the IO device inserts wait state by asserting IORDY, the ready timeout counter starts to count. If the counter reach the Tout before read/write command is completed, the timeout flag TO0 or TO1 is to be set.

In MOD1:

Bit 21 Set DACK0 low active(DACK0L)

1 = set DMA acknowledge signal DACK0 to low active

- 0 = set DMA acknowledge signal DACK0 to high active
- Bit 22 Set DACK1 low active(DACK1L)
  - 1 = set DMA acknowledge signal DACK1 to low active
  - 0 = set DMA acknowledge signal DACK1 to high active
- Bit 23 Set CS0 low active(CS0L)
  - 1 = Set IO device chip select CS0 to low active
  - 0 = Set IO device chip select CS0 to high active
- Bit 24 Set CS1 low active(CS1L)
  - 1 = Set IO device chip select CS1 to low active
  - 0 = Set IO device chip select CS1 to high active
- Bit 25 DACK1 active
  - 1 = indicate DMA channel 1 acknoewledge DACK1 is active

#### Bit 26 Channel 0 time out(TO0)



# 1 = indicate channel 0 IORDY signal timeout This bit is read ONLY.

- Bit 27 Channel 0 time out(TO1)
  - 1 = indicate channel 1 IORDY signal timeout This bit is read ONLY.

Bit28-31 Reserved

# DMA IO Device Bass Address (DBA0 and DBA1)

	ess : 0xf000 ess : 0xf000			ead/write ead/write		on Default : on Default :	0xfffff000 0xfffff000
0	1	2	3	4	5	6	7
			DBA	A0-7			
8	9	10	11	12	12	14	15
			DBA	8-15			
16	17	18	19	20	21	22	23
	DBA	16-19			Rese	erved	
24	24	26	27	28	29	30	31
			Rese	erved			

Bit0-19 DMA IO device base address(DBA)

Define DMA device IO base. The base address should not conflict to internal mega cell base, and the bit0-3 should be always set to 0.

Bit 20-31 Reserved

# Length Counter Register (LCAR0 and LCAR1)



Port addre	ss : 0xf000	0228		ead only	Power-c					
Port addre	ss : 0xf000	022c	Re	ead only	Power-c	on Default :				
0	1	2	3	4	5	6	7			
Reserved										
8	9	10	11	12	12	14	15			
			Reserved				LENC0			
16	17	18	19	20	21	22	23			
			LEN	C1-8						
24	24	26	27	28	29	30	31			
	LENC9-16									

Bit 0-14 Reserved

Bit 15-31 Length counter indicates the remainder to be transfer. DMA transfered number = Length Register - LENC. TC is asserted by Length counter reaching 0. Reading Length Counter may not get the valid value if the channel is active, for the length may be in transition.

# 6.4 PCI BRIDGE INTERFACE REGISTERS

There are four 32 bits registers included in the PCI Bridge Interface controller. The IO address map is allocated from 0xf0000250 to 0xf000025c.

Table 6.4-1	: PCI	Bridge	Register	Мар
-------------	-------	--------	----------	-----

(IO base

(BA) : (	00000000000	))

Port Addr.	Symbol	Access	Description
BA + 0x250	REG0	R/W	Master 0 Latency Register
BA + 0x254	REG1	R/W	Master 1 Latency Register
BA + 0x258	REG2	R/W	Master 2 Latency Register
BA + 0x25c	REG3	R/W	Master 3 Latency Register



Port addre	ess : 0xf000	0250	Re	ad/Write	Power-o	on Default :	0x000003
0	1	2	3	4	5	6	7
			Rese	erved			
8	9	10	11	12	13	14	15
			Rese	erved			
16	17	18	19	20	21	22	23
PERRen	SERRen		Reserved			EQ0_reg[0:	
	0.5						
24	25	26	27 REQ0_r	28 eq[3:10]	29	30	31
Bit 16 Bit 17 Bits 18-20 Bits 21-31 <b>Master 1</b>	P Reserve	1 arity Error 0 1 d of PCI0 La	= disable = enable		-		<
Port addre	ess : 0xf000	0254	Re	ad/Write	Power-o	on Default :	0x000003
0	1	2	3	4	5	6	7
			Rese	erved			
8	9	10	11	12	13	14	15
			Deee	erved		•	



		1							
16	17	18	19	20	21	22	23		
	Reserved			FIX	RI	EQ1_reg[0:	:2]		
24	25	26	27	28	29	30	31		
			REQ1_r	eg[3:10]					
Bits 0-18 Reserved Bit 19 CPU Reset Signal									
		-	disable generate	CPU Rese	et Signal				
Bit 20 Request Priority Select 0 = Rotate Priority 1 = Fix priority									
Bits 21-31 Number of PCICLK count for Master Latenercy Adjustment Latenercy Time = REQ1_reg[0:11] / PCICLK									

### Master 2 Latency Register (REG2)

Port addres	ss : 0xf000	0258	Read/Write		Power-on Default :		0x000003ff
0	1	2	3	4	5	6	7
			Rese	erved			
		1					
8	9	10	11	12	13	14	15
Reserved							
16	17	18	19	20	21	22	23
Reserved PCICLK_sel[0:3]					REQ2_reg[0:2]		
24	25	26	27	28	29	30	31
REQ2_reg[3:10]							

### Bits 0-16 Reserved

### Bits 17-20 PCICLK output delay reference EXTCLK\_.



	Bit 9	9-11		PCICLK ouput delay (ns)
0	0	0	0	0
0	0	0	1	1
0	0	1	0	2
0	0	1	1	3
0	1	0	0	4
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7
1	0	0	0	8
1	0	0	1	10
1	0	1	0	12
1	0	1	1	14
1	1	0	0	16
1	1	0	1	18
1	1	1	0	20
1	1	1	1	25

Bits 21-31 Number of

PCICLK count for Master Latenercy Adjustment Latenercy Time = REQ2\_reg[0:11] / PCICLK

# Master 3 Latency Register (REG3)

Port addre	Port address : 0xf000025c			Read/Write Power		n Default :	0x000003	
0	1	2	3	4	5	6	7	
Reserved								
8	9	10	11	12	13	14	15	
Reserved								
16	17	18	19	20	21	22	23	
		Reserved		REQ3_reg[0:2]				
24	25	26	27	28	29	30	31	
	REQ3_reg[3:10]							

#### Bits 0-20 Reserved



Bits 21-31 Number of PCICLK count for Master Latenercy Adjustment Latenercy Time = REQ3\_reg[0:11] / PCICLK

# 6.5 AIO BUS CONTROLLER

W90221 Provides a ISA-like bus for low speed devices such as ROM, Flash or other 8-bit/16-bit IOs. The bus shares the 32-bit data/addr bus, 4-bit comm/byte bus and the INTD\_ signal of PCI bus. AIO supports only 8-bit memory (like ROM/Flash) and 8- or 16-bit IO of devices attached on the bus. Also, the bus provides up to 16Mbyte (24 bits address lines) addressing space for memory and 64K (16 bits address lines) for IOs. Two base registers, 8-bit base for memory and 16 bit for IO, point to the start address of AIO-memory and AIO-IO space individually. System space 0xf0000360 ~ 0xf0000367 is allocated for three 16-bit configuration registers of AIO bus controller.

### Table 6.5-1 : AIO Register Map

(IO base (BA) : 0xf000000)

Port Addr.	Symbol	Access	Description
BA + 0x360	CFG[0:15]	R/W	Configuration Register
BA + 0x362	AIOBASE[0:15]	R/W	AIO-IO Space Base Register
BA + 0x364	XMBASE[7:15]	R/W	AIO-ROM Space Base Register
BA + 0x366	-	-	Reserved

# **Configuration Register (CFG)**

Port addre	rt address : 0xf0000360 Rea			ad/Write Power-on D			Default :	0x0	
0	1	2	3	4	5	6			
IO_EN	lOext				ROMWext				
					-		•	<u>.                                    </u>	
7	8	9	10	11	12	13	14	15	
	ROMRext CMD			Dset	CME	hold	CM	Drec	

#### Bits 0 AIO IO-space enable



- 0 = IO space disable
- 1 = IO space enable

IO devices connected on AIO bus will only be enabled by turned this bit on.

Bit 1-3 IOR/IOW command wait state

These 3 bits define the wait states of IOR or IOW commands on AIO bus. The IOR or IOW commands will be active for "CFG[1:3] + 2" PCICLK cycles.

- Bit 4-6 Memory-Write (Flash write) command wait state These 3 bits define the wait states of memory-wirte command on AIO bus. The write command will be active for "CFG[4:6] + 2" PCICLK cycles.
- Bit 7-9 Memory-Read (ROM/Flash read) command wait state These 3 bits define the wait states of memory-read command on AIO bus. The read command will be active for "CFG[7:9] + 2" PCICLK cycles.
- Bit 10-11 command set-up time

These 2 bits define the address-to-command set-up time of all command cycles as well as data-to-command set-up time of write cycles. The set-up time is "CFG[10:11] + 2" PCICLK cycles refering falling edge of RD\_/WR\_ signals.

Bit 12-13 command hold time

These 2 bits define the address/data-to-command hold time of write cycles. The hold time is "CFG[12:13] + 2" PCICLK refering to rising edge of WR\_ signal. As for read cycles, the minimum data hold time requirement is 0.

Bit 14-15 Recovery time of consective ROM read commands

For Flash/ROM read cycles, the AIO supports only 32-bit access. The AIO controller will convert the memory word access into 4 consective byte accesses automatically, and the

latency

between consective RD\_ cycles will be "CFG[14:15] + 2" PCICLK cycles.

#### AIO IO Base Register (AIOBASE)

Port address : 0xf0000362

Read/Write

Power-on Default : 0x0

0	1	2	3	4	5	6	7
AIOBSED[0:7]							
8	9	10	11	12	13	14	15



# AIOBASE[8:15]

Bit 0-15 AIO IO space base address

This register define the starting address of AIO's IO space on 64K boundary. As the high halfword (16 bits) address lines of **PCI accesses** match the AIOBASE[0:15], and if CFG[0] has been enabled, AIO controller responds DEVSEL\_ and TRDY\_ to PCI bridge and issue a IO access cycle to AIO IO devices.

### AIO Memory Base Register (XMBASE)

Port address : 0xf0000364			Re	Read/Write			Default :	0x1ef
0	1	2	3	4	5	6	7	
	Reserved RAWS							
								_
8	9	10	11 12 13 14 15					
XMBASE[0:7]								

#### Bit 7 Always ROM cycle

Set this bit to logic one, all PCI accesses will be redirected to AIO memory (ROM/Flash) accesses. The bit is set after each cold start so that the chip's initialization (ROM access) will be redirected to AIO bus where the code ROM attached. Turn off this bit, once the other **PCI** or **AIO devices** need to be enabled.

# Bit 8-15 AIO memory space base address

This register define the starting address of AIO's memory space on 16M boundary. As the high byte address lines of **PCI accesses** match the XMBASE[0:7], AIO controller responds DEVSEL\_ and TRDY\_ to PCI bridge and issue a memory access cycle to AIO memory devices.

# 6.6 PARALLEL PORT INTERFACE REGISTERS

There are eleven registers included in the Parallel Port Interface (PPI) controller. The IO address map is allocated from 0xf0000370 to 0xf000037f.



### Table 6.6-1 : PPI Register Map

(IO base (BA) : 0xf000000)

Port Addr.	Symbol	Access	Description
BA + 0x378	DL	R/W	Data Line Register
BA + 0x379	DSR	R	Device Status Register
BA + 0x37a	DCR	R/W	Device Control Register
BA + 0x37b	FSR	R	FIFO Status Register
BA + 0x37c	FCR	R/W	FIFO Control Register
BA + 0x37d	IER	R/W	Interrupt Enable Register
BA + 0x37e	IIR	R	Interrupt Identification Register
BA+ 0x37f	DR	R	Data Register
BA + 0x370	Dfifo	R/W	Data FIFO
BA + 0x374	CMD	R/W	Command Register
BA + 0x375	TOR	R/W	Time Out Register
BA + 0x376 ~	-	-	Reserve for PPI future extension
BA + 0x377			

#### Data Line Register (DL)

Port addre	ess : 0xf000	0378	Re	ead/Write	Power-c	on Default :	
0	1	2	3	4	5	6	7
8-bit Data Lines status							

Bits 0-7 Data Lines status

This is the standard parallel port data register. Writing to this register will drive data to the parallel port data lines. Reads to this register return the value on the data lines.

Device Status Register (DSR)	
------------------------------	--

Port address	: 0xf0000379
1 011 4444 000	

Read only Power-on Default : ---



0	1	2	3	4	5	6	7
BUSY#	nACK	PE	SEL	nFAULT	EMPTY	FULL	CMDtrue

Bits 0 Inverted version of Parallel Port Interface "BUSY" signal

Bit 1 Version of Parallel Port Interface "nACK" signal

Bit 2 Version of Parallel Port Interface "PError" signal

Bit 3 Version of Parallel Port Interface "Select" signal

- Bit 4 Version of Parallel Port Interface "nFault" signal
- Bit 5 Echo device data FIFO "empty" status
  - 0 = device data FIFO is not empty
  - 1 = device data FIFO is empty
- Bit 6 Echo device data FIFO "full" status
  - 0 = device data FIFO is not full
  - 1 = device data FIFO is full
- Bit 7 "Command" pended
  - 0 = Command Register (CMD) contains no command code
  - 1 = A command code is in CMD not been transfered yet

This read-only register reflects the inputs on the Parallel Port Interface and some of device data FIFO and Command Register status.

#### **Device Control Register (DCR)**

Port address : 0xf000037a

```
Read/write
```

Power-on Default : 0x0

0	1	2	3	4	5	6	7
Rese	erved	DOE	nAck_len	nSELIN#	nINIT	nAUFD#	nSTB#

Bit 2 Data bus output enable

0 = Data bus is drived by PPI for forward transferring

1 = Data bus is drived by peripheral device for reverse transferring



This bit has no effects during "peripheral emulation mode", "standard mode", "fast standard mode" and "PS2 mode".

- Bit 3 nACK interrupt enable
  - 0 = Data bus is drived by PPI for forward transferring
  - 1 = Data bus is drived by peripheral device for reverse transferring

When this bit is set. A low-to-high transition will generate a interrupt request to CPU core.

- Bit 4 Complement version of Parallel Port Interface "nSelectIn" signal
- Bit 5 Version of Parallel Port Interface "nInit" signal
- Bit 6 Complement version of Parallel Port Interface "nAutoFd" signal
- Bit 7 Complement version of Parallel Port Interface "nStrobe" signal

This register directly controls several output signals as well as enabling some functions. The poweron default "0x0" makes {nSelectIn, nInit, nAutoFd, nStrobe} in {high, low, high, high} state, and 8-bit data bus in output enable mode which are suit for "standard mode" transferring.

#### FIFO Status Register (FSR)

Port address : 0xf000037b Read only Power-on Default : ---

0	1	2	3	4	5	6	7
	Dfifo valid bytes					SA	OV

Bits 0-4 Valid bytes in device data FIFO (Dfifo)

During forward transferring, these bits indicate that how many bytes in 16-byte Dfifo still not be transfered yet. While during reverse transferring, these bits shows the number of data bytes which received from parallel port interface and not be read by CPU core.

#### Bit 5 Dfifo data available

- 0 = Dfifo contains data bytes less than one "PWord"
- 1 = Dfifo contains at least one "PWord" of valid data.
- Bit 6 Dfifo space available
  - 0 = Dfifo contains empty locations less than one "PWord"
  - 1 = Dfifo contains at least one "PWord" of empty locations.



- Bit 7 Dfifo over/under run
  - 0 = Dfifo is not yet over- or under-run
  - 1 = Dfifo is already over- or under-run

Once this bit is set, it will keep on set state until Dfifo or the PPI is reset.

#### **FIFO Control Register (FCR)**

0	1	2	3	4	5	6	7
DMAen	FRST	DRST	PWord	MOD		RD	TH

#### Bits 0 DMA mode enable

A low-to-high transition of this bit will make PPI issue a DREQ to DMA controller. On receiving the corresponding DACK, PPI deasserts the DREQ.

This bit will be cleared by DMA terminal-count (TC) asserting or by a CPU write cycle with data-in[0] = 0.

#### Bit 1 Reset Dfifo

Writing a logical one to this bit will assert "Dfifo Reset" for one EXTCLK cycle. This bit will return to deasserted state automatically after "Dfifo Reset" is issued.

#### Bit 2 Reset Device

Writing a logical one to this bit will assert "Device Reset" for one EXTCLK cycle. This bit will return to deasserted state automatically after "Device Reset" is issued.

- Bit 3 PWord size
  - 0 = PWord is 8 bits (1 byte)
  - 1 = PWord is 32 bits (4 bytes)

"PWord" defines the basic unit of Dfifo access during CPU cycle.

Bit 4-5 Device mode select

IER[1] and FCR[4:5] are used to choose device operation mode.



{IER[1], FCR[4:5]}	Device Operation Mode
1 x 0	Test Mode
1 x 1	Peripheral Emulation Mode
000	Standard Mode
001	PS2 Mode
010	Fast Standard Mode
011	ECP Mode

#### Bit 6-7 Dfifo Read Threshold

These two bits define the threshold level for triggering data-available interrupt (Irpt\_RDA) of Dfifo during reverse transferring.

	Read Thre	shold level		
FCR[6:7]	PWord = 1 byte	PWord = 4 bytes		
0 0	16 bytes	16 bytes		
0 1	12 bytes	12 bytes		
10	8 bytes	8 bytes		
11	1 byte	4 bytes		

#### Interrupt Enable Register (IER)

Port address : 0xf000037d

Read/Write

Power-on Default : 0x0

0	1	2	3	4	5	6	7
Reserved	PEMU	Tout_len	TC_len	Temp_len	Rda_len	nFault_le	LOOP
						n	

Bits 1 Peripheral Emulation Mode enable

0 = Device is not operating in "Peripheral Emulation Mode" or "Test Mode"

1 = Set device to "Peripheral Emulation Mode" or "Test Mode"

This bit along with FCR[4:5] are used to choose device operation mode.

Bit 2 Time-Out Interrupt (Irpt\_TOUT) enable

- 0 = Mask Irpt\_TOUT
- 1 = Enable Irpt\_TOUT



- Bit 3 DMA Terminal-Count Interrupt (Irpt\_TC) enable
  - 0 = Mask Irpt\_TC
  - 1 = Enable Irpt\_TC
- Bit 4 Dfifo Empty Interrupt (Irpt\_TEMP) enable
  - 0 = Mask Irpt\_TEMP
  - 1 = Enable Irpt\_TEMP
- Bit 5 Dfifo Read Threshold Interrupt (Irpt\_RDA) enable
  - 0 = Mask Irpt\_RDA
  - 1 = Enable Irpt\_RDA
- Bit 6 "nFault" Interrupt (Irpt\_nFault) enable
  - 0 = Mask Irpt\_nFault
  - 1 = Enable Irpt\_nFault
- Bit 7 Loop back enable
  - 0 = Loop-back disable
  - 1 = Loop-back enable

During Loop-Back mode, {nStrobe, nAutoFd, nInit, nSelectIn} will be fed to {nAck, Busy, PError, nFault} internally. This mode is used only for test issue.

#### Interrupt Identification Register (IIR)

Port address : 0xf000037e

Read only

only Power-on Default :

---

0	1	2	3	4	5	6	7
Rese	erved	Irpt_Tout	Irpt_TC	Irpt_Tem p	Irpt_RDA	Irpt_nFaul t	Irpt_nAck

Bits 2 Time-Out Interrupt flag

"Set" situation : If IER[2] is set, and "Time out" is occured during parallel port transferring.

"Reset" situation : Reset device, or CPU reads Time-Out Register (TOR) or Dfifo being accessed either by CPU or parallel port interface transferring.

Bits 3 DMA Terminal Count Interrupt flag

"Set" situation : If IER[3] is set, and TC is asserted by DMA controller once DMA



transfer is done."Reset" situation: TC is deasserted by DMA controller.

Bits 4 Dfifo Empty Interrupt flag "Set" situation : If IER[4] is set, and Dfifo is empty during "**forward transferring**". "Reset" situation : CPU write new data into Dfifo.

 Bits 5
 Dfifo Read Threshold Interrupt flag

 "Set" situation
 : If IER[5] is set, and data bytes received by Dfifo are exceeded the threshold level (defined in FCR[4:5]) during "reverse transferring".

 "Reset" situation
 : CPU read Dfifo such that data bytes in Dfifo are below the threshold level.

## Bits 6 "nFault" Interrupt flag "Set" situation : If IER[6] is set, and a high-to-low transition is on "nFault" pin. "Reset" situation : CPU read Device Status Register (DSR).

## Bits 7 "nAck" Interrupt flag "Set" situation : If DCR[3] is set, and a low-to-high transition is on "nAck" pin. "Reset" situation : CPU read Device Status Register (DSR).

## Data Register (DR)

Port address : 0xf000	)037f	Re	ead only	Power-c	on Default :	

0	1	2	3	4	5	6	7
		8-bit I	Data of latc	hed Lines	status		

#### Bits 0-7 Latched Line status


The status of data lines of PPI will be latched into this register if a high-to-low transition is happened on "nAck" pin.

This register is added to support "Peripheral Emulation Mode" operation.

## Device Data FIFO (Dfifo)

Port address : 0xf0000370 Read/write Power-on Default : ---'he above information is the exclusive intellectual property of Winbond Electronics and shall not be disclosed, distributed or reproduced without permission from Winbond.





The device build-in a 16-byte data fifo to accelerate the transfer rate when using "Fast Standard Mode" or "ECP mode".

The Dfifo may be 1-byte or 4-byte accessed by CPU using "PWord" basis.

#### **Command Register (CMD)**

Port address : 0xf0000374			Re	ead/write	Power-c	on Default :	
0	1	2	3	4	5	6	7
Penc			ended Con	nmand Coc	le		

Bits 0-7 Pended Command Code

Whenever a command code is written by CPU, a "command trasfer" will be induced immediately during "ECP forward transferring".

If CMD contains a command code not been transfered yet, a "command pended" status (CMDtrue) is echoed in DSR[7]. "Reset device" or "CPU read CMD" or the pended command code is finished transferring, the CMDtrue will also be cleared.

#### Time Out Register (TOR)

Port address : 0xf0000375

Read/write Power-

Power-on Default : ---



0	1	2	3	4	5	6	7
TOUTen				TOUTcmp			

Bits 0 Time Out Counter enable

- 0 = Disable Time Out counter
- 1 = Enable Time Out counter

Bits 1-7 Time Out counter (TOUTcnt[0:6]) comparsion value

If "TOUTen" is set, the "TOUTcnt[0:6] will be reset first and then start counting whenever a new PPI transfer cycle is initiated. On detecting TOUTcnt[0:6] is equal to TOUTcmp[1:7], a "Time Out" flag will be set which in turn trigger a interrupt request (Irpt\_TOUT) if IER[2] (Toutlen) is also set at that time.

The tick of Time-Out Counter is about 9.175ms (OSC/(2\*\*21) where OSC = 14.318MHz). The maximum duration that Time-Out Counter can cover is about 1.17 sec (2\*\*7 ticks).

# 6.7 COM PORT INTERFACE REGISTERS

W90221 Provides 2 COM ports to interface external RS232 devices. COM0 allocates 0xf00003f8 ~ oxf00003ff as its IO-space, while COM1 allocates 0xf00002f8 ~ 0xf00002ff as its IO-space.

Port Addr.	Symbol	Access	Description
BA + 0x3f8,	RBR[0:7]	R	Receiver Buffer Register
DLAB = 0			
BA + 0x3f8,	THR[0:7]	W	Transmitter Holding Register
DLAB = 0			
BA + 0x3f9,	IER[3:7]	R/W	Interrupt Enable Register
DLAB = 1			
BA + 0x3f8,	DLL[0:7]	R/W	Divisor Latch Register (LS)
DLAB = 1			

### Table 6.7-1 : COM0 Register Map

(IO base (BA) : 0xf000000)



BA + 0x3f9,	DLM[0:7]	R/W	Divisor Latch Register (MS)
DLAB = 1			
BA + 0x3fa	IIR[0:7]	R	Interrupt Identification Register
BA + 0x3fa	FCR[0:7]	W	FIFO Control Register
BA+ 0x3fb	LCR[0:7]	R/W	Line Control Register
BA + 0x3fc	MCR[0:7]	R/W	Modem Control Register
BA + 0x3fd	LSR[0:7]	R	Line Status Register
BA + 0x3fe	MSR[0:7]	R	MODEM Status Register
BA + 0x3ff	TOR[0:7]	R/W	Time Out Register

### Table 6.7-2 : COM1 Register Map (IO base (BA) : 0xf000000)

Port Addr.	Symbol	Access	Description
BA + 0x2f8,	RBR[0:7]	R	Receiver Buffer Register
DLAB = 0			
BA + 0x2f8,	THR[0:7]	W	Transmitter Holding Register
DLAB = 0			
BA + 0x2f9,	IER[3:7]	R/W	Interrupt Enable Register
DLAB = 1			
BA + 0x2f8,	DLL[0:7]	R/W	Divisor Latch Register (LS)
DLAB = 1			
BA + 0x2f9,	DLM[0:7]	R/W	Divisor Latch Register (MS)
DLAB = 1			
BA + 0x2fa	IIR[0:7]	R	Interrupt Identification Register
BA + 0x2fa	FCR[0:7]	W	FIFO Control Register
BA+ 0x2fb	LCR[0:7]	R/W	Line Control Register
BA + 0x2fc	MCR[0:7]	R/W	Modem Control Register
BA + 0x2fd	LSR[0:7]	R	Line Status Register
BA + 0x2fe	MSR[0:7]	R	MODEM Status Register
BA + 0x2ff	TOR[0:7]	R/W	Time Out Register

### **Receiver Buffer Register (RBR)**



Port address : 0xf00003f8, DLAB=0 (COM0) Read only Power-on Default : --0xf00002f8, DLAB=0 (COM1)

0	1	2	3	4	5	6	7
			8-bit Rece	eiver Data			

Bits 0-7 Receiver Data

Reading this register, COM port returns 8-bit data receiving from SDI pin.

#### Transmitter Holding Register (THR)

Port address : 0xf00002f8, DLAB=0 (COM0) Write only Power-on Default : --0xf00002f8, DLAB=0 (COM1)

0	1	2	3	4	5	6	7
			8-bit Tran	smit Data			

Bits 0-7 Transmit Data

Writing to this register, COM port will sent out the data through SDO pin (THR[7] first).

#### Interrupt Enable Register (IER)

Port address : 0xf00003f9, DLAB=0 (COM0) Read/Write Power-on Default : 0x0 0xf00002f9, DLAB=0 (COM1)

0	1	2	3	4	5	6	7
				MOS_len	RLS_len	THRE_le	RDA_len
						n	

Bit 4 MODEM Status Interrupt (Irpt\_MOS) Enable

0 = Mask Irpt\_MOS

1 = Enable Irpt\_MOS

## Bit 5 Receiver Line Status Interrupt (Irpt\_RLS) Enable

0 = Mask Irpt\_RLS



1 = Enable Irpt\_RLS

- Bits 6 Transmitter Holding Register Empty Interrupt (Irpt\_THRE) Enable
  - 0 = Mask Irpt\_THRE
  - 1 = Enable Irpt\_THRE

## Bits 7 Receiver Data Available Interrupt (Irpt\_RDA) and Time-Out Interrupt (Irpt\_TOUT) Enable

- 0 = Mask Irpt\_RDA and Irpt\_TOUT
- 1 = Enable Irpt\_RDA and Irpt\_TOUT

### Divisor Latch (low byte) Register (DLL)

Port address : 0xf00003f8, DLAB=1 (COM0) Read/write Power-on Default : 0x0 0xf00002f8, DLAB=1 (COM1)

0	1	2	3	4	5	6	7
		Bau	d Rate Div	isor (Low B	Syte)		

Bit 0-7 Low byte of baud rate dvisor

### Divisor Latch (high byte) Register (DLM)

Port address : 0xf00003f9, DLAB=1 (COM0) Read/write Power-on Default : 0x0 0xf00002f9, DLAB=1 (COM1)

0	1	2	3	4	5	6	7
		Bau	d Rate Divi	sor (High E	Byte)		

Bit 0-7 High byte of baud rate dvisor

The 16-bit Divisor ({DLM, DLL}) is used to determine the COM port's baud rate. The equation is

#### Baud Rate = Frequency input / {16 \* [Divisor +2]}

#### Interrupt Identification Register (IIR)

Port address : 0xf00003fa (COM0) Read only Power-on Default : ---'he above information is the exclusive intellectual property of Winbond Electronics and shall not be disclosed, distributed or reproduced without permission from Winbond.



0xf00002fa (COM1)

0	1	2	3	4	5	6	7
FMENo	RTH	o[0:1]	DMOD		IID[0:2]		NOI

Bits 0 Status of "FIFO Mode Enable" This bit echos if "FIFO mode" is enable or not. Since "FIFO mode" is always enable, this bit always shows logical 1 when CPU reading this register.

- Bit 1-2 Status of RX FIFO threshold level These bits show current setting of receiver FIFO threshold level (RTH). The meaning of RTH is defined in the following FCR description.
- Bit 3 DMA mode select The DMA function is **not implemented** in this version. Reading IIR, the bit-3 is always 0.
- Bit 4-6 Interrupt Identification bits The IID[0:2] along with NOI indicate current interrupt request from COM port
- Bit 7 No Interrupt (NOI) pended

IIR[4:7]	Priority	Interrupt Type	Interrupt Source	Interrupt Reset control			
 1		None	None				
0110	Highest	Receiver Line Status (Irpt_RLS)	Overrun Error or Parity Error or Framing Error or Break Interrupt	Reading the LSR			
0100	Second	Received Data Available (Irpt_RDA)	Receiver FIFO thres-hold level is reached	Receiver FIFO drops below the threshold level			
1100	Second	Receiver FIFO Time-out (Irpt_TOUT)	Receiver FIFO is non-empty and no activities are occured in receiver FIFO during the TOR defined time duration	Reading the RBR			
0010	Third	Transmitter Hoding Register Empty (Irpt_THRE)	Transmitter Holding Register Empty	Reading the IIR (if source of interrupt is Irpt_THRE) or writing into the THR			

Table 6.7-3 : Interrupt Control Functions



0000	Fourth	MODEM Status (Irpt_MOS)	CTS, DSR, DCD bits chang state or RI bit changes from high to low	Reading the MSR
------	--------	-------------------------------	--	-----------------

#### **FIFO Control Register (FCR)**

Port address : 0xf00003fa (COM0) Write only Power-on Default : 0x1 0xf00002fa (COM1)

0	1	2	3	4	5	6	7
RTH	H[0:1]	Rese	erved	DMOD	TXRST	RXRST	FMEN

Bits 0-1 RX FIFO interrupt (Irpt\_RDA) trigger level

FCR	[0:1]	Irpt_RDA trigger level (bytes)
0	0	01
0	1	04
1	0	08
1	1	14

Bit 4 DMA mode select

The DMA function is **not implemented** in this version.

Bit 5 Reset TX FIFO

Seting this bit will generate 1 OSC cycle reset pulse to reset TX FIFO. The TX FIFO becomes empty (TX-pointer is cleared to 0) after such reset. This bit is returned to 0 automatically after the reset pulse is generated.

- Bit 6 Reset RX FIFO Seting this bit will generate 1 OSC cycle reset pulse to reset RX FIFO. The RX FIFO becomes empty (RX-pointer is cleared to 0) after such reset. This bit is returned to 0 automatically after the reset pulse is generated.
- Bit 7 FIFO mode enable The UART0 and UART1 are always operated on FIFO mode. Writing this bit has no effect while reading this bit always get logical one.

#### Line Control Register (LCR)



Port address : 0xf00003fb (COM0) Read/Write Power-on Default : 0x0 0xf00002fb (COM1)

0	1	2	3	4	5	6	7
DLAB	BREAK	SPAR	EPAR	PAR	STOP	WLEN	

#### Bits 0 Divisor Latch Access Bit

0 = "2F8/3F8" and "2F9/3F9" are used to access RBR, THR or IER.

1 = "2F8/3F8" and "2F9/3F9" are used to access Divisor Latch Registers (DLL, DLM).

#### Bit 1 Break Control Bit

When this bit is set to a logic 1, the serial data output (SOUT) is forced to the **Spacing State** (logic 0). This bit affects SOUT only and has no effect on the transmitter logic.

#### Bit 2 Stick Parity Enable

- 0 = Disable Stick Parity
- 1 = The parity bit is transmitted and checked as a logic 1 if bit-3=0 (odd parity), or as a logic 0 if bit-3=1 (even parity).

This bit has effects only when bit-4 (Parity Bit Enable) is set.

#### Bit 3 Even Parity Enable

0 = Odd number of logic 1s is transmitted or checked in the data word bits and parity bit.

1 = Even number of logic 1s is transmitted or checked in the data word bits and parity bit. This bit has effects only when bit-4 (Parity Bit Enable) is set.

#### Bit 4 Parity Bit Enable

- 0 = Praity bit is not generated (transmit data) or checked (receive data) during transfer.
- 1 = Parity bit is generated of checked between the "last data word bit" and "stop bit" of the serial data.

#### Bit 5 Number of "Stop bit"

- 0 = One "stop bit" is generated in the transmitted data.
- 1 = **One and a half** "stop bit" is generated in the transmitted data when **5-bit** word length is selected.
  - Two "stop bit" is generated when 6-, 7- and 8-bit word length is selected.

#### Bits 6-7 Word Length Select

LCR	[6:7]	Character length
0	0	5 bits



Γ	0	1	6 bits
	1	0	7 bits
ſ	1	1	8 bits

#### Modem Control Register (MCR)

Port address : 0xf00003fc (COM0) Read/Write Power-on Default : 0x0 0xf00002fc (COM1)

0	1	2	3	4	5	6	7
Reserved		LOOP	OUT2#	OUT1#	RTS#	DTR#	

Bits 3 Enable Loop-Back mode

0 = Disable

1 = When loop-back is enable, the following signals is connected internally.

SOUT	connects to SIN	internally and SOUT	pin is fixed logic 1.
DTR#	connects to DSR#	internally and DTR#	pin is fixed logic 1.
RTS#	connects to CTS#	internally and RTS#	pin is fixed logic 1.
<b>OUT1#</b> c	onnects to <b>RI#</b>	internally and OUT1# pi	n is fixed logic 1.
<b>OUT2#</b> c	onnects to <b>DCD#</b> inter	rnally and OUT2# pin i	s fixed logic 1.

- Bit 4 Complement version of OUT2# (user-designated output) signal
- Bit 5 Complement version of OUT1# (user-designated output) signal
- Bit 6 Complement version of RTS# (Request-To-Send) signal
- Bit 7 Complement version of DTR# (Data-Terminal-Ready) signal

Writing 0x00 to MCR set DTR#, RTS#, OUT1# and OUT2# to logic 1s, while writing 0x0f to MCR reset DTR#, RTS#, OUT1# and OUT2# to logic 0s.

### Line Status Register (LSR)

Port address : 0xf00003fd (COM0) Read only 0xf00002fd (COM1)

Power-on Default : ---



0	1	2	3	4	5	6	7
Err_RCV R	TEMT	THRE	BI	FE	PE	OE	DR

Bits 0 RX FIFO Error

- 0 = RX FIFO works normally
- 1 = There is at least one parity error (PE), framing error (FE) or break indication (BI) in the FIFO. LSR[0] is cleared when CPU reads the LSR and if there are no subsequent errors in the RX FIFO.
- Bit 1 Transmitter Empty
  - 0 = Either Transmitter Holding Register (**THR** TX FIFO) or Transmitter Shift Register (**TSR**) are not empty.
  - 1 = Both THR and TSR are empty.
- Bit 2 Transmitter Holding Register Empty
  - 0 = THR is not empty.
  - 1 = THR is empty.

The THRE bit is set when the last data word of TX FIFO is transferred to TSR. This bit is reset concurrently with the loading of the THR (or TX FIFO) by the CPU. This bit also causes the UART to issue an interrupt (Irpt\_THRE) to the CPU when IER[6]=1.

Bit 3 Break Interrupt indicator

This bit is set to a logic 1 whenever the received data input is held in the "spacing state" (logic 0) for longer than a full word transmission time (that is, the total time of "start bit" + data bits + parity + stop bits).

#### Bit 4 Framing Error indicator

This bit is set to a logic 1 whenever the received character did not have a valid "stop bit" (that is, the stop bit following the last data bit or parity bit is detected as a logic 0).

Bit 5 Parity Error indicator

This bit is set to a logic 1 whenever the received character did not have a valid "parity bit".

Bit 6 Overrun Error indicator

An overrun error will occur only after the RX FIFO is full and the next character has been completely received in the shift register. The ccharacter in the shift register is overwritten, but it is not transferred to the RX FIFO. OE is indicated to the CPU as soon as it happens and is reset whenever the CPU reads the contents of the LSR.



Bit 7 RX FIFO Data Ready

- 0 = RX FIFO is empty
- 1 = RX FIFO contains at least 1 received data word.

LSR[3:5] (BI, FE, PE) is revealed to the CPU when its associated character is at the top of the RX FIFO. These three error indicators are reset whenever the CPU reads the contents of the LSR.

LSR[3:6] (BI, FE, PE, OE) are the error conditions that produce a "receiver line status interrupt" (Irpt\_RLS) when IER[5]=1. Read LSR clear Irpt\_RLS.

Writing LSR is a null operation (not suggested).

#### Modem Status Register (MSR)

Port address : 0xf00003fe (COM0) Read only Power-on Default : ---0xf00002fe (COM1)

0	1	2	3	4	5	6	7
DCD#	RI#	DSR#	CTS#	DDCD	TERI	DDSR	DCTS

Bits 0 Complement version of Data Carrier Detect (DCD#) input

Bits 1 Complement version of **Ring Indicator** (RI#) input

Bits 2 Complement version of Data Set Ready (DSR#) input

Bits 3 Complement version of Clear to Send (CTS#) input

Bits 4 DCD# state change

This bit is set whenever DCD# input has changed state, and it will be reset if the CPU reads the MSR.

Bits 5 Tailing edge of RI

This bit is set whenever TI# input has changed from high to low, and it will be reset if the CPU reads the MSR.

Bits 6 DSR# state change This bit is set whenever DSR# input has changed state, and it will be reset if the CPU reads the MSR.



Bits 7 CTS# state change

This bit is set whenever CTS# input has changed state, and it will be reset if the CPU reads the MSR.

Whenever either of MSR[4:7] is set to logic 1, a Modem Status Interrupt is generated if IER[4]=1. Writing LSR is a null operation (not suggested).

#### **Time Out Register (TOR)**

Port address : 0xf00003ff (COM0) Read/Write Power-on Default : 0x0 0xf00002ff (COM1)

0	1	2	3	4	5	6	7
TOUT_en			-	TOUT_cmp	)		

Bits 0 Time-Out (interrupt) enable The feature of Receiver Time-Out (interrupt) is enable only when TOR[0] = IER[7] = 1.

Bits 1-7 Time-Out (interrupt) comparator

The Time-Out counter is reset and start counting (the counting clock = baud rate) whenever the RX FIFO receives a new data word. Once the content of Time-Out counter (TOUT\_cnt) is equal to that of Time-Out comparator (TOUT\_cmp), a Receiver Time-Out interrupt Irpt\_TOUT) is generated if TOR[0] = IER[7] = 1.

A new incoming data word or RX FIFO empty clears Irpt\_TOUT.

# 6.8 SYNCHRONOUS SERIAL INTERFACE REGISTERS

There are five registers included in the Synchronous Serial Interface (SSI) controller. The IO address map is allocated from 0xf0000380 to 0xf000038a.

### Table 6.8-1 : SSI Register Map

(IO base (BA) : 0xf000000)



Port Addr.	Symbol	Access	Description
BA + 0x380	Dfifo	R/W	Data FIFO
BA + 0x384	CFGH	R/W	High Configuration Register
BA + 0x386	CFGL	R/W	Low Configuration Register
BA + 0x388	CTRL	R/W	Control Register
BA + 0x38a	STUS	R/W	Status Register

#### Data FIFO Register (Dfifo)

Port address : 0xf0000380		Re	Read/Write		Power-on Default :					
0	1	2	3	4	5	6	7			
	Dfifo MSB Byte									
8	9	10	11	12	13	14	15			
16	17	18	19	20	21	22	23			
24	25	26	27	28	29	30	31			
	Dfifo LSB byte									

The device build-in a 48x16 or 24x32 data fifo to accelerate the transfer rate.

The Dfifo may be 16-bit or 32-bit accessed by CPU, the type of reading, 16-bit or 32-bit depends on RX\_FIFO type, and the type of writing, 16-bit or 32-bit depends on TX\_FIFO type.

Bits 0-31

PCM data in/out, Whether the MSB bits are sign- or zero-extension depends on MEXT (CFGH[6]).

#### High Configuration Register (CFGH)



	Port addr	ess : 0xf000	00384	Re	ead/Write	Power-c	on Default :	0x0000	
	0	1	2	3	4	5	6	7	
	SSIEN	LOOP	MASTER	LFMOD	Reserved	FACT	MEXT	SLEN[0]	
		1					1		
	8	9	10	11	12	13	14	15	
		SLEI	N[1:4]			WPF	[0:3]		
	Bits 0 SSI Enable 0 = SSI disable 1 = SSI enable Bit 1 Loop back enable 0 = disable 1 = enable								
	Bit 2 S	SYNC maste	er mode ena 0 = SYNC 1 = SYNC	is input.					
	Bit 3 L	ong Framin	0 = Short f	-	ta will be av	ailable on	the next S	CI K cycle :	as SYNC is active. In
	this mode	Э,							
			1 – Lon	SYNC wic g framing	th is 1 SCL	K.			
					ta will be av	ailable on	the same \$	SCLK cycle	as SYNC is active.
	In this mo	ode,							
			5	SYNC WIDTI	h is 1 SLEN				
	Bit 4 F	Reserved							
	C	rame active = active hig = active lov	gh						
	C	X-FIFO MS = fill 0 in re = non-imple	dundant M		-FIFO				
'he above inform	V T S	Serial word le Vord length The word len SLEN[0:4] co aclusive intellectu	= SLEN[0:4 ligth support onfigure TX/	ed by SSI RX also.			distributed or re	eproduced witho	put permission from Winbond.



- if SLEN[0:4] <= 15, FIFO will be configured as 48x16.
- if 15 < SLEN[0:4] <= 31, FIFO will be configured as 24x32.
- Bit 12-15 Words per Frame Words per frame = WPF[0:3] + 1. (max. 16 words/frame)

### Low Configuration Register (CFGL)

Port address : 0xf0000386 Read/write Power-on Default : 0x0000									
0	1	2	3	4	5	6	7		
BPF[0:7]									
8	9	10	11	12	13	14	15		
SCLKDIV[0:7]									
Bit 0-7		per of bits p ame = BPF	per frame [0:7] + 1. (	max. 256 b	its/frame)				

Bit 8-15 Serial clock divider On master mode,the SCLK is an output and its frequency is SCLK frequency = EXTCLK / (2\*(SCLKDIV+1))

#### **Control Register (CTRL)**

0         1         2         3         4         5         6         7           DVRST         TXRST         RXRST         RXTH[0:1]         TXTH[0:1]         IntRxen	F	ort addre	ss : 0xf000	0388	Re	ead/Write		Po	ower-on De	fault :	0x0000
DVRST TXRST RXRST RXTH[0:1] TXTH[0:1] IntRxen	Γ	0	1	2	3	4	5	6	7		
		DVRST	TXRST	RXRST	RXTI	H[0:1]	ТХТН	H[0:1]	IntRxen		

8	9	10	11	12	13	14	15	
IntTXen	IntERRen		Reserved					

Bits 0 Device reset This is a self-clear bit, ie. set this bit to 1, it will be clear to 0 automatically after 1 EXTCLK. When this bit is set, all registers will be set to its default value and the controller will be also set to its initial states.



Bit 1 Reset TX-FIFO

EXTCLK.

EXTCLK.

This is a self-clear bit, ie. set this bit to 1, it will be clear to 0 automatically after 1

When this bit is set, The TX-FIFO pointer will be cleared to 0, the TX-FIFO is empty immediately.

Bit 2 Reset RX-FIFO

This is a self-clear bit, ie. set this bit to 1, it will be clear to 0 automatically after 1

When this bit is set, The RX-FIFO pointer will be cleared to 0, the RX-FIFO is empty immediately.

### Bit 3-4 RX-FIFO threshold level

00 = RX-FIFO full 01 = 3/4 RX-FIFO 10 = 1/2 RX-FIFO 11 = RX-FIFO non-empty

Bit 5-6 TX-FIFO threshold level

- 00 = TX-FIFO empty 01 = 1/4 TX-FIFO 10 = 1/2 TX-FIFO 11 = TX-FIFO non-full
- Bit 7 RX-FIFO interrupt enable 0 = disable 1 = enable
- Bit 8 TX-FIFO interrupt enable 0 = disable 1 = enable
- Bit 9 RX-FIFO overrun interrupt enable 0 = disable 1 = enable
- Bit 10-15 Reserved

### Status Register (STUS)

Port addre	ss : 0xf000	038a	Re	ead/Write	Power-c	on Default :	
0	1	2	3	4	5	6	7



RXDA	TXSA	RXERR		Reserved IntRX					
8	9	10	11	12	13	14	15		
IntTX	INTRERR		Reserved						

Bits 0 RX-FIFO data available

- 0 = There is no valid data word in RX-FIFO.
- 1 = There is at least one valid data word in RX-FIFO.

Bit 1 TX-FIFO space available 0 = There is no space available in TX-FIFO. 1 = The TX-FIFO can still accept at least one data word.

#### Bit 2 RX-FIFO overrun

- 0 = The RX-FIFO works well.
- 1 = The RX-FIFO is already overrun.

Once the RX-FIFO is overrun, this bit will keep active until RX-FIFO is reset.

#### Bit 3-6 Reserved

#### Bit 7 RX-FIFO interrupt request

- 0 = No RX-FIFO interrupt request
- 1 = A RX-FIFO interrupt request is pending
- Set = Valid data words in RX-FIFO exceeds the threshold level.

Reset = Valid data words in RX-FIFO drops below the threshold level.

### Bit 8 TX-FIFO interrupt request

- 0 = No TX-FIFO interrupt request
  - 1 = A TX-FIFO interrupt request is pending
- Set = Valid data words in TX-FIFO drops below the threshold level.
- Reset = Valid data words in TX-FIFO exceeds the threshold level
- Bit 9 RX-FIFO overrun interrupt request 0 = No RX-FIFO overrun interrupt request 1 = A RX-FIFO overrun interrupt request is pending Set = When RX-FIFO is overrun. Reset = Reset RX-FIFO or reset device.

Bit 10-15 Reserved



# 6.9 TIMER REGISTERS

There are four registers included in the Timer. The IO address map is allocated from 0xf0000040 to 0xf0000043.

Table 6.9-1Timer Register Map(IO base (BA) : 0xf000000)

Port Addr.	Symbol	Access	Description
BA + 0x40	TCR1	R/W	Timer Control Register 1
BA + 0x41	TICR1	R/W	Timer Initial Control Register 1
BA + 0x42	TCR2	R/W	Timer Control Register 2
BA + 0x43	TICR2	R/W	Timer Initial Control Register 2

### Timer Control Register1 (TCR1)

Port a	ddress	: 0x00	0000040 Read/Write	Power-on Default :					
0	1	2	3 23	24 31					
TI	CE	IE							
Bit 0	Bit 0 Timer interrupt bit : The timer sets this bit to one to indicate that it has decremented to zero. this bit remain one until software sets it to zero.								
Bit1	Bit1 Counter Enable bit : Setting the CE bit to one causes the timer to begin decrementing Setting the CE bit to zero stops the timer.								
Bit2	Interrupt Enable bit : When IE is set to one and the counter decrements to zero, the timer asserts its interrupt signal to interrupt CPU.								

Bit24\_31 Pre-Scalar : A pre-scalar value can be used to divide the input clock.



## Timer Initial Control Register1 (TICR1)

Port address : 0xf0	000041	Read/Write	Power-on Default :	
0 7	8 31			
reserved		Timer Initial	Count	

Bit8\_31 : A 24-bit register for the initial counter value.

#### **Timer Control Register2 (TCR2)**

Port a	ddress	: 0xf0	000042	Read/Write	Power-on Default :
0	1	2	3 23		24 31
TI	CE	IE		Reserved	Pre-scale

Bit 0	Timer interrupt bit : The timer sets this bit to one to indicate that it has decremented to zero. this bit remain one until software sets it to zero.
Bit1	Counter Enable bit : Setting the CE bit to one causes the timer to begin decrementing Setting the CE bit to zero stops the timer.
Bit2	Interrupt Enable bit : When IE is set to one and the counter decrements to zero, the timer asserts its interrupt signal to interrupt CPU.

Bit24\_31 Pre-Scalar : A pre-scalar value can be used to divide the input clock.

### Timer Initial Control Register1 (TICR2)

Port address : 0xf0	000043	Read/Write	Power-on Default :	
0 7	8 31			
reserved		Timer Initial	Count	



Bit8\_31 : A 24-bit register for the initial counter value.

Two 24-bit decrementing timers will be implemented, corresponding to the TCR1, TICR1 and TCR2, TICR2 independently. When the timers interrupt enable bit is set to one and the counter decrements to zero, the timer will assert the associated interrupt signal. The interrupt signal will assert one of the 32 external interrupts defined by the EI bits in the control register. When a timer reaches zero, the timer hardware reloads the counter with the value from the timer initial count register and continues decrementing.



# 7 ELECTRICAL SPECIFICATIONS

# 7.1 Absolute Maximum Ratings

Ambient temperature	. 0 °C ~ 70 °C
Storage temperature	
Voltage on any pin	
Vcc+0.5V	
Power supply voltage	. 7V
Injection current (latch-up testing)	100mA
Operating power dissipation	

# 7.2 DC Specifications

(Normal test conditions : VDD5V = 5.0V+/- 5%, VDDi/VDDp/VDDI = 3.3V+/- 5%, TA = 0 °C ~ 70 °C unless otherwise specified)

SYMBOL	PARAMETER	CONDITION	MIN	MAX	UNIT
VDD5V	Power Supply		4.75	5.25	V
VDDi/VDDp	Power Supply		3.14	3.46	V
VIL	Input Low Voltage			0.8	V
VIH	Input High Voltage		2.0		V
V <sub>OL</sub>	Output Low Voltage	I <sub>OUT</sub> = 2,4,8 mA		V <sub>SS</sub> + 0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OUT</sub> = -1,2,4 mA	2.4		V
ICC	Supply Current	F <sub>cpu =</sub> 100MHz		300	mA
ΙΗ	Input High Current	V <sub>IN</sub> = 2.4 V (*1)		10	μA
IIL	Input Low Current	$V_{IN} = 0.4 V$ (*1)	-10	10	μA
I <sub>IHP</sub>	Input High Current (pull-up)	V <sub>IN</sub> = 2.4 V (*3)	-45	-15	μA
I <sub>ILP</sub>	Input Low Current (pull-up)	$V_{IN} = 0.4 V$ (*3)	-10		μA

Note \*1 : Inpt leakage current ( $I_{IL}$ ,  $I_{IH}$ ) include those bi-directional pins which are in "input" mode (output disable).

\*2 : Pins of **4mA** sink capability include : DTR0n, RTS0n, SOUT0, SOUT0, HSO, VSO, SDO, VD[0:7], 'he above information is the exclusive intellectual property of Winbond Electronics and shall not be disclosed, distributed or reproduced without permission from Winbond.



#### SCLK, SYNC.

Pins of **6mA** sink capability include : PCIRST, PCICLK, GPIO[0:14]. Pins of **8mA** sink capability include : RAS#, CAS#, CKE, CS0H#, CS1H#, CS0L#,

CS1L#, WE#,

DQMB[0:3], MA[0:13], GNT0#, GNT1#, INTD#, MD[0:31], COMBE[0:3], PDA[0:31], X\_STOP#, PERR#, FRAME#, IRDY#, PPAR, TRDY#, DEVSEL#, GPIO[15:16]. Programmable 4/8/16mA sink capability : MCLK. Current driver of full scale 18.7mA (analog output) : RED, GREEN, BLUE. External Voltage reference pins : COMP, RSET, VREF.


\*3 : Inputs with internal pull-up resistor include : GPIO[17:18], PREQ#[0:1], SERR#, INTA#, INTB#, INTC#,

CTS0n, DSR0n, RI0n, DCD0n, SDI.




# 7.3 AC Specifications

## Fig 7.3.1 Video-in bus timimg requirement




### Fig 7.3.2 AIO- write timimg regiorement



Symbol	Parameter	Min	Max	Unit
t <sub>WC</sub>	Write cycle time	4		PCICLK
tasw	ADDR to WEB setup time	1		PCICLK
t <sub>wp</sub>	WEB pulse width	2		PCICLK
t <sub>ahw</sub>	ADDR to WEB hold time	1		PCICLK
t <sub>dsw</sub>	DATA to WEB setup time	2		PCICLK
t <sub>dhw</sub>	DATA to WEB hold time	1		PCICLK


### Fig 7.3.3 AIO- read timimg regiorement






Symbol	Parameter	Min	Max	Unit
t <sub>rc</sub>	Read cycle time	3		PCICLK
tasr	ADDR to RDB setup time	1		PCICLK
t <sub>rp</sub>	RDB pulse width	2		PCICLK
tahr	ADDR to RDB hold time	0		PCICLK
t <sub>dsr</sub>	DATA to RDB setup time	2		PCICLK
t <sub>dhr</sub>	DATA to RDB hold time	0		PCICLK

### Fig 7.3.4 EDO-RAM timimg requirement



### Fig 7.3.5 SDRAM timimg requirement




Symbol	Parameter	Min	Max	Unit
t <sub>rcd</sub>	RAS# to CAS# delay	1	8	MCLK
t <sub>dpl</sub>	Data-in to PRE Command Period	1	4	MCLK
t <sub>rp</sub>	RAS# precharge time	1	8	MCLK
t <sub>ras</sub>	RAS# active time	1	8	MCLK
t <sub>rc</sub>	RAS# cycle time	2	9	MCLK
t <sub>cl</sub>	CAS# latency time	1	3	MCLK
tcasw	CAS# pulse width for write	1	4	MCLK
t <sub>casr</sub>	CAS# pulse width for read	1	8	MCLK
t <sub>cp</sub>	CAS# precharge time	1	2	MCLK



# 8 PACKAGE DIMENSIONS

The W90220 is packaged in a 208-pin PQFP package. The following figure shows its mechanical dimension





# **APPENDIX A : ARCHITECTURE IMPLEMENT DEPENDENT REGISTERS**

- bit 30 - bit 29 - bit 28 - bit 27 - bit 26 - bit 25 - bit 24 - bit 23 - bit 22 - bit 22 - bit 21	<ul> <li>: Internal configuration regis</li> <li>: Internal Icache enable</li> <li>: Internal Dcache enable</li> <li>: shall be the same as bit-30</li> <li>: Default endian bit</li> <li>: BTB enable</li> <li>: reserved</li> <li>: Multiplier fraction mode</li> <li>: reserved</li> <li>: Freeze 1st 1K of Icache</li> <li>: Freeze 3rd 1K of Icache</li> <li>: Freeze 4th 1K of Icache</li> </ul>	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	efault : 12'b0) disable/enable) disable/enable) disable/enable) disable/enable) disable/enable) disable/enable) disable/enable) disable/enable)
AIR[1]	: PSW register	- fo	r testing only
AIR[2]	: TMR register	- for testi	ng only
AIR[3] - bit 0-1 - bit 16 - bit 20 - bit 21	-19 : system non-cacheabel i 0000 : all system memory 0001 : system memory a 0010 : system memory a 0100 : system memory a 0101 : system memory a 0110 : system memory a 0111 : system memory a 1000 : system memory a 1001 : system memory a	: reserve egion y are cach bove 1M a bove 2M a bove 4M a bove 8M a bove 16M bove 32M bove 64M bove 128M bove 256M non-cache	eable are non-cacheable are non-cacheable are non-cacheable are non-cacheable are non-cacheable are non-cacheable are non-cacheable M are non-cacheable
- bit 24	-26	: Size of	non-cacheable region 2




The bit definition is the same as that of bit 21-23. The base address, defined by non- cacheable base register (AIR[4]), will be on each regions' boundary automatically. (ie, according to the size of each non-cacheable region, some LSBs of their relative base register will be neglected. - bit 27-29 - bit 30 : Data cache write-through mode 0 : write-back data cache 1 : write-through data cache - bit 31 : reserved
AIR[4] : NonCacheable Base register (default : 32'b0) - bit 0-15 : base address of non-cacheable region 1 - bit 16-31 : base address of non-cacheable region 2
AIR[5] : reserved
AIR[6] : reserved
AIR[7] : (HPSW[0:31]) Back up states of PSW as pipeline enter HALT state.
AIR[8] : (ICEA_Front, ICEA_Back) Back up IAOQ_Frond and IAOQ_Back as pipeline enter HALT state
AIR[9] : (IDR[0:31]) ICE-Data register This register is used for data exchange between ICE module and CPU.
AIR[10] : (ITR[0:31]) ICE-Trap register This register defines which trap event would force pipeline enter HALT state.
AIR[11] : (PWR[0:2]) Power-Mode register - bit 0 : (SLEEP) Force CPU into sleep mode - bit 1 : (DOZE) Force CPU to doze-mode - bit 2 : (STDBY) Force CPU to stand-by-mode
AIR[12] : (CKR[0:7]) Stand-By-Clock register Define the clock rate (STDCLK) in Stand-By mode : STDCLK = CPUCLK /((CKR[0:7]+1)*4)



# **APPENDIX B : DIAGNOSTIC EXTENDED INSTRUCTION SET**

EXIT

Format: EXIT



**Purpose:** Returning instruction pipeline to normal mode from ICE mode.

**Description:** Instruction pipeline will be back to normal mode immediately after "EXIT" has being executed.


**Operation:** PSW <-- HPSW; IAOQ\_Front <-- ICEA\_Front; IAOQ\_Back <-- ICEA\_Back;

**Note :** This instruction can be executed by code running at any privileged level, different from any

other diagnostic instructions.

## Move to AIR

Format: MTAIR r, t



**Purpose :** To copy value into a specified AIR from a general register.

**Description :** If the AIR[t] is existed, the contents of GR[r] is copied into AIR[t]. If AIR[t] has n bits where n <= 32, the least significant n bits of GR[r] are moved into AIR[t].

**Operation :** if (t > 3) undefine operation; else if (priv != 0)



privilege instruction trap; else


AIR[t] <-- GR[r];

**Exception :** Privilege instruction trap.

**Restriction :** This instruction can only be executed by code running at the most privilege level.

Note : AIR[0] - bit 31 : Internal Icache enable - bit 30 : Internal Dcache enable - bit 29 : shall be the same as bit - bit 28 : Default endian bit - bit 27 : BTB enable - bit 26 : reserved - bit 25 : Multiplier fraction mode - bit 23 : Freeze 1st 1K of Icache - bit 22 : Freeze 2nd 1K of Icache - bit 21 : Freeze 3rd 1K of Icache	(0/1 - disable/enable) t-30 (0/1 - big-/little-endian) (0/1 - disable/enable) (0/1 - integer/fraction mode) e $(0/1 - disable/enable)$ e $(0/1 - disable/enable)$ e $(0/1 - disable/enable)$	(default : 12'b0)
<ul> <li>bit 20 : Freeze 4th 1K of Icache</li> <li>AIR[1] : PSW register</li> <li>AIR[2] : TMR register</li> <li>AIR[3] : NonCacheable Offset regi</li> <li>AIR[4] : NonCacheable Mask regis</li> <li>AIR[5] : Write-Through Offset regis</li> <li>AIR[6] : Write-Through Mask regis</li> <li>AIR[7] : HPSW[0:31]</li> <li>AIR[8] : ICEA_Front, ICEA_Back</li> <li>AIR[9] : IDR[0:31] (ICE-Data regis</li> <li>AIR[10]</li> <li>AIR[11]</li> <li>AIR[12]</li> </ul>	(default : 32'b0) lister ster ister ster	

## Move from AIR



#### **Purpose :** To copy value into a general register from AIR register.



**Description :** If the AIR[t] is existed, the contents of AIR[r] is copied into GR[t]. If AIR[r] has n bits where  $n \le 32$ , the least significant n bits of AIR[r] are moved into GR[t].

**Operation :** if (t > 3) undefine operation; else if (priv != 0) privilege instruction trap; else GR[t] <-- AIR[r];


**Exception :** Privilege instruction trap.

**Restriction :** This instruction can only be executed by code running at the most privilege level.

Note : 12'b0)	AIR[0]	: Internal configuration register	(default :
AIR[1] AIR[2] AIR[3] AIR[4] AIR[5] AIR[6] AIR[7] AIR[8] AIR[9] AIR[10] AIR[11] AIR[12]	: PSW register : TMR register : NonCacheable Offset regist : NonCacheable Mask regist : Write-Through Offset regist : Write-Through Mask regist : HPSW[0:31] : ICEA_Front, ICEA_Back : IDR[0:31] (ICE-Data register	ter ter er	

# Move to Btag

Format: MTBTAG b



Purpose : To copy a value into BTB\_tag from a general register.

**Description :** GR[b][0:23] is copied into a specified entry of BTB\_tag.

**Operation :** entry <-- GR[b][26:31]; set <-- GR[b][24:25];

he above information is the exclusive intellectual property of Winbond Electronics and shall not be disclosed, distributed or reproduced without permission from Winbond.



Btag[set, entry][0:26] <-- {GR[b][0:23], GR[b][21:23]};


**Exception :** Privilege instruction trap.

Restriction : This instruction can only be executed by code running at the most privilege level.

Note :	Btag[set, entry][0:23]	: tag field
	Btag[set, entry][24] : valid bit	
	Btag[set, entry][25:26]	: LRU bits

# Move from Btag

Format: MFBTAG b,t



**Purpose :** To copy a value into a general register from BTB\_tag.


**Description :** A specified entry of BTB\_tag is copied into GR[t].

**Operation :** entry <-- GR[b][26:31]; set <-- GR[b][24:25];

GR[t][0:26] <-- Btag[set, entry][0:26];

**Exception :** Privilege instruction trap.

**Restriction :** This instruction can only be executed by code running at the most privilege level.





**Purpose :** To copy a value into BTB\_table from a general register.

**Description :** GR[r] is copied into a specified entry of BTB\_table.

**Operation :** entry <-- GR[b][26:31]; set <-- GR[b][24:25];


Btable[set, entry][0:33] <-- {GR[r][0:31], GR[r][30:31]};

**Exception :** Privilege instruction trap.

**Restriction :** This instruction can only be executed by code running at the most privilege level.

Note :	Btable[set, entry][0:31]	: Branch target
	Btable[set, entry][32:33]	: History bits

# Move from Btable



**Purpose :** To copy a value into a general register from BTB\_table.

**Description :** A specified entry of BTB\_table is copied into GR[t].

```
Operation : entry <-- GR[b][26:31];
set <-- GR[b][24:25];
field <-- GR[b][23];
if (field == 0)
GR[t][0:31] <-- Btable[set, entry][0:31];
else
GR[t][30:31] <-- Btable[set, entry][32:33];
```

**Exception :** Privilege instruction trap.


**Restriction :** This instruction can only be executed by code running at the most privilege level.

he above information is the exclusive intellectual property of Winbond Electronics and shall not be disclosed, distributed or reproduced without permission from Winbond.



# Move to Itag

Format: MTITAG b



Purpose : To copy a value into Itag from a general register.

**Description :** GR[b][0:20] is copied into a specified entry of BTB\_tag.

**Operation :** entry <-- GR[b][24:31];


Itag[entry][0:20] <-- GR[b][0:20];

**Exception :** Privilege instruction trap.

**Restriction :** This instruction can only be executed by code running at the most privilege level.

Note :	Itag[en	try][0:19]	: tag field
	Itag[entry][20]	: valid bit	

# Move from Itag



**Purpose :** To copy a value into a general register from Itag.

Description : A specified entry of Itag is copied into GR[t].

Operation : entry <-- GR[b][24:31];

GR[t][0:20] <-- Itag[entry][0:20];

**Exception :** Privilege instruction trap.

**Restriction :** This instruction can only be executed by code running at the most privilege level. 'he above information is the exclusive intellectual property of Winbond Electronics and shall not be disclosed, distributed or reproduced without permission from Winbond.



# Move to Icache

Format: MTICAH r,b

1	26	0:5 27:31		6:10		11	:15		16:18	19	20	21:25
	05	b	r	-	-	0	0A	-	-			
		6		5			5	; ;		2	2	1
ļ	5	1		5								

Purpose : To copy a value into Icache from a general register.

**Description :** GR[r] is copied into a specified entry of Icache.

**Operation :** entry <-- GR[b][20:27]; word <-- GR[b][28:29];

Btable[entry, word][0:31] <-- GR[r][0:31];

**Exception :** Privilege instruction trap.

**Restriction :** This instruction can only be executed by code running at the most privilege level.

# Move from Icache

Format: MFICAH b,t 0:5 6:10 11:15 16:18 19 20 21:25 26 27:31 05 b 0 0Bt 2 2 6 5 1 5 5 5 1

Purpose : To copy a value into a general register from Icache.

Description : A word of specified lcache\_entry is copied into GR[t].

**Operation :** entry <-- GR[b][20:27]; word <-- GR[b][28:29];

GR[t][0:31] <-- lcache[entry, word][0:31];


he above information is the exclusive intellectual property of Winbond Electronics and shall not be disclosed, distributed or reproduced without permission from Winbond.



**Exception :** Privilege instruction trap.

**Restriction :** This instruction can only be executed by code running at the most privilege level.

# Move to Dtag



**Purpose :** To copy a value into Dtag from a general register.

**Description :** GR[b][0:22] is copied into a specified entry of Dtag.

**Operation :** entry <-- GR[b][22:27]; set <-- GR[b][30:31];


Dtag[set, entry][0:22] <-- GR[b][0:22];

**Exception :** Privilege instruction trap.

**Restriction :** This instruction can only be executed by code running at the most privilege level.

Note : Dtag[set, entry][0:21] : tag field Dtag[set, entry][22] : valid bit

# Move from Dtag



**Purpose :** To copy a value into a general register from Dtag.

Description : A specified entry of Dtag is copied into GR[t].



**Operation :** entry <-- GR[b][22:27]; set <-- GR[b][30:31];

GR[t][0:22] <-- Dtag[set, entry][0:22];

**Exception :** Privilege instruction trap.

**Restriction :** This instruction can only be executed by code running at the most privilege level.

# Move to Dcache



	26	0:5 27:31		6:10		11	:15		16:18	19	20	21:25	
	05	b	r	-	-	0	0E	-	-				
		6		5			5			2	2	2	1
ł	5	1		5									

Purpose : To copy a value into Dcache from a general register.

**Description :** GR[r] is copied into a specified entry of Dcache.

Operation : entry <-- GR[b][22:27]; word <-- GR[b][28:29]; set <-- GR[b][30:31];

Dcache[set, entry, word][0:33] <-- {GR[r][0:31], GR[b][20:21]};

**Exception :** Privilege instruction trap.

Restriction : This instruction can only be executed by code running at the most privilege level.

Note :	Dcache[set, entry, v	word][0:31]	: data word field
	Dcache[set, entry][32]	: dirty bit	
	Dcache[set, entry][33]	: nru bit	

# Move from Dcache

Form	nat: MFDCA	H b,t					
26	0:5 27:31	6:10	11:15	16:18	19	20	21:25



5

2

2

1

**Purpose :** To copy a value into a general register from Dcache.

5

5

**Description :** A word of specified Dcache\_entry is copied into GR[t].

```
Operation : entry <-- GR[b][22:27];
word <-- GR[b][28:29];
set <-- GR[b][30:31];
field <-- GR[b][21];
if (field == 0)
GR[t][0:31] <-- Dcache[set, entry, word][0:31];
else
GR[t][30:31] <-- Dcache[set, entry][32:33];</pre>
```

**Exception :** Privilege instruction trap.

6

1

5

**Restriction :** This instruction can only be executed by code running at the most privilege level.



# **APPENDIX C : MULTIPLIER EXTENDED INSTRUCTION SET**

Halfwo	rd M	ultiply	н	MUL						
Format: HMUL, cmplt					r1,r2,t					
21:25	0:5 26	;	6:10 27:31		11:15 16:18			19	20	
05	r2	r1	~	r	1	01	۲	t		
1	6	5	5	1		5 5			3	1

**Purpose:** To multiply corresponding 16-bit sign halfword of two general registers.

**Description:** The corresponding 16-bit sign halfwords of GR[r1] and GR[r2] are arithme-tically multiplied. The multiply result is placed in 32-bit LO accumulate register and GR[t] register. The bit in AIR[25] which indicates operating in integer or fraction mode determines the high-order or low-order 16 bits of GR[r1], GR[r2] will be as the two operands.

The completer, *cmplt*, determines multiplication in rounding or unrounding mode is performed, the completer specified by "r" indicates operating in rounding mode, the multiply result can be truncated the lower 16 bits when the least 16th bit is zero. IF the the least 16th bit is one, add one with the high-order 48 bits and truncate the low-order 16 bits.

## **Operation:**

```
Integer mode operation (AIR[25] = 0):
switch (cmplt) {
             case r : (r=1, rounding mode){
                                  GR[t]{0:31}
                                                                         (sign_ext(GR[r1]{16:31})
sign ext(GR[r2]{16:31})+16h8000);
                                  LO{0:31}
                                                                                (sign ext(GR[r1]{16:31})
sign ext(GR[r2]{16:31})+16h8000);
                                  break:
                                  }
         default : (r=0,
                          unrounding mode){
                                  GR[t]{0:31} \leftarrow (sign ext(GR[r1]{16:31}) * sign ext(GR[r2]{16:31}));
                                                   \leftarrow (sign_ext(GR[r1]{16:31}) * sign_ext(GR[r2]{16:31}));
                                  LO{0:31}
                                  break:
                                  }
}
Fraction mode operation (AIR[25] = 1):
switch(cmplt){
             case r : (r=1, rounding mode){
                                  GR[t]{0:31} \leftarrow (Ishift(sign ext(GR[r1]{0:15}) * sign ext(GR[r2]{0:15}), 1)
                                  +16h8000);
```

	Winbond
	Electronics Corp.
₌ 1)	$\label{eq:loss} LO\{0:31\} \qquad \leftarrow \ (lshift(sign\_ext(GR[r1]\{0:15\}) \ * \ sign\_ext(GR[r2]\{0:15\}),$
1)	+16h8000);
	break;
	default : (r=0, unrounding mode){
	$\begin{aligned} GR[t]\{0:31\} \leftarrow lshift(sign_ext(GR[r1]\{0:15\}) * sign_ext(GR[r2]\{0:15\}), 1); \\ LO\{0:31\} \leftarrow lshift(sign_ext(GR[r1]\{0:15\}) * sign_ext(GR[r2]\{0:15\}), \end{aligned}$
1);	
	break;
}	}

Exception : None

Halfwo	ord I	Multiply	<sup>,</sup> Unsig	jn					Н	MULU	
Format	:	HMULU	, cmplt			r1,r2,t					
21:25	0:5	26	6:10 27:31		11:15	i	16:18		19	20	
05	r2	r1	~	r	1	00	~	t			
1	6	5	5	1		5 5			3	1	

**Purpose:** To multiply corresponding 16-bit unsign halfword of two general registers.

**Description:** The corresponding 16-bit unsign halfwords of GR[r1] and GR[r2] are arithme-tically multiplied. The multiply result is placed in 32-bit LO accumulate register and GR[t] register. The bit in AIR[25] which indicates operating in integer or fraction mode determines the high-order or low-order 16 bits of GR[r1], GR[r2] will be as the two operands.

The completer, *cmplt*, determines multiplication in rounding or unrounding mode is performed, the completer specified by "r" indicates operating in rounding mode, the multiply result can be truncated the lower 16 bits when the least 16th bit is zero. IF the the least 16th bit is one, add one with the high-order 48 bits and truncate the low-order 16 bits.

# **Operation:**

```
 \begin{array}{c} \mbox{Integer mode operation (AIR[25] = 0) :} \\ \mbox{switch (cmplt) {} \\ & \mbox{case r : (r=1, rounding mode) {} \\ & \mbox{GR[t] {0:31 } } & \leftarrow & (\mbox{zero\_ext}(GR[r2] {16:31 }) + 16h8000); \\ \mbox{zero\_ext}(GR[r2] {16:31 }) + 16h8000); \\ & \mbox{LO {0:31 } } & \leftarrow & (\mbox{zero\_ext}(GR[r1] {16:31 }) & * \\ \mbox{zero\_ext}(GR[r2] {16:31 }) + 16h8000); \\ & \mbox{break;} \\ & \mbox{} \\ \end{array}
```

- default : (r=0, unround	$\begin{array}{llllllllllllllllllllllllllllllllllll$
Fraction mode operation (AIR[2 switch (cmplt) { case r : (r=1, round	
default : (r=0, unround 1); }	} ding mode){ GR[t]{0:31} ← lshift(zero_ext(GR[r1]{0:15}) * zero_ext(GR[r2]{0:15}), 1); LO{0:31} ← lshift(zero_ext(GR[r1]{0:15}) * zero_ext(GR[r2]{0:15}), break; }
Exception : None	

Multipl	у								MUL		
Format: MUL, cmplt		plt	r1,r2,t								
0:5 21:25 26			6:10 27:31		11:15		16:18		19	20	
05	r2	r1	~	r	1	11	٢	t			
1	6	5	5	1		5 5			3	1	

**Purpose:** To multiply corresponding 32-bit sign words of two general registers.

**Description:** The corresponding 32-bit sign words of GR[r1] and GR[r2] are arithmetically multiplied. The multiply results are placed in 64-bit {HI, LO} accumulate register and word result is placed in GR[t]. The bit in AIR[25] indicates operating in integer or fraction mode.

The completer, *cmplt*, specified by "r" indicates operating in rounding mode, the multiply result can be truncated the lower 32 bits when the least 32th bit is zero. IF the the least 32th bit is one, add one the high-order 32 bits and truncate the low-order 32 bits.

<sup>&#</sup>x27;he above information is the exclusive intellectual property of Winbond Electronics and shall not be disclosed, distributed or reproduced without permission from Winbond.



# Operation:

Integer m switch (cr	node oper mplt) {	ation (A	NR[25]	= 0) :									
,		: (r=1,	roundir	ng mod	e){								
				GR[t]{0	:31}	$\leftarrow$	((sign_	_ext(GR[	[r1]),	64)	*		(sign_ext(GR[r2]),
64)+32h8	30000000)	){0:31};											
				{HI, L	O}		$\leftarrow$	((sign_e	xt(GR[r	·1]),	64)	*	(sign_ext(GR[r2],
64)+32h8	3000000)	);											
				break;									
	default : (	(r=0	unroun	} Iding m	ode){								
		(,				((sign	ext(GF	R[r1]), 64	) * (sigr	ו ext	(GR[ı	[2]),	, 64)){32:63};
				{HI, LO									R[r2]), 64));
				break;				· -	.,.,,		_	·	
				}									
}													
Fraction switch(cn	mode ope	eration (	AIR[25	] = 1):									
Switch(Ch		: (r=1,	roundir	na mod	e){								
		. ( ,		-		(lshift()	sian e	xt(GR[r1	1), 64)	* (sia	n ext	i(GF	R[r2]), 64), 1)
				+32h80				. ι	]//	. 0	_	`	
				{HI, LC	)}	$\leftarrow$	(lshift((	sign_ext	(GR[r1]	), 64	+) * (s	sign	_ext(GR[r2]), 64),
1)													
				+32h80	000000	D);							
				break;									
	default : (	(r_0	unroun	} iding m	oda)∫								
		(I=0,				– Ishit	ft((sian	ext(GR	[r1]). 6	54)	* (si	an	_ext(GR[r2]), 64),
1){0:31};				0.1.[[][0				_0/11(0/11	[]/,	.,	(0.	9	,,
				{HI, LC	)}	$\leftarrow$	lshift((s	sign_ext(	(GR[r1])	), 64	) * (s	sign	_ext(GR[r2]), 64),
1);													
				break;									
1				}									
}													
Exception	on : Non	е											
		•											
Multiply	y Unsig	n							MU	ILU			
Format:	Μ	ULU, c	mplt		r1,r2,	t							
(	0:5		6:10		11:	15	16:	19	19	a			20
21:25	26		27:31				10:			J			20
05	r2	r1	~	r	1	10	~	t					

'he above information is the exclusive intellectual property of Winbond Electronics and shall not be disclosed, distributed or reproduced without permission from Winbond.



**Purpose:** To multiply corresponding 32-bit sign words of two general registers.

**Description:** The corresponding 32-bit sign words of GR[r1] and GR[r2] are arithmetically multiplied. The multiply results are placed in 64-bit {HI, LO} accumulate register and word result is placed in GR t. The bit in AIR[25] indicates operating in integer or fraction mode.


The completer, *cmplt*, specified by "r" indicates operating in rounding mode, the multiply result can be truncated the lower 32 bits when the least 32th bit is zero. IF the the least 32th bit is one, add one the high-order 32 bits and truncate the low-order 32 bits.

### **Operation:**

```
Integer mode operation (AIR[25] = 0):
switch (cmplt) {
             case r : (r=1, rounding mode){
                                  GR[t]{0:31}
                                                         ((zero_ext(GR[r1]),
                                                                                  64)
                                                                                               (zero_ext(GR[r2]),
64))+32h8000000){0:31};
                                  \{HI, LO\}
                                                              ((zero ext(GR[r1]), 64) *
                                                                                               (zero ext(GR[r2]),
64)+32h80000000;
                                  break:
                                  }
          default : (r=0, unrounding mode){
                                   GR[t]{0:31} \leftarrow ((zero\_ext(GR[r1]), 64) * (zero\_ext(GR[r2]), 64)){32:63};
                                  {HI, LO}
                                                     \leftarrow ((zero ext(GR[r1]), 64) * (zero ext(GR[r2]), 64));
                                  break:
                                  }
}
Fraction mode operation (AIR[25] = 1):
switch (cmplt) {
             case r : (r=1, rounding mode){
                                  GR[t]{0:31} \leftarrow (Ishift((zero\_ext(GR[r1]), 64) * (zero\_ext(GR[r2]), 64), 1)
                                   +32h8000000){0:31};
                                  {HI, LO}
                                                     \leftarrow (lshift((zero_ext(GR[r1]), 64) * (zero_ext(GR[r2]), 64),
1)
                                   +32h80000000;
                                  break:
                                  }
          default : (r=0, unrounding mode){
                                  GR[t]{0:31} \leftarrow Ishift((zero_ext(GR[r1]), 64) * (zero_ext(GR[r2]), 64),
1){0:31};
                                  {HI, LO}
                                                     \leftarrow lshift((zero\_ext(GR[r1]), 64) * (zero\_ext(GR[r2]), 64),
1);
                                  break;
                                  }
}
```

### Exception : None







**Description:** Load the contents of general-purpose registor GR[r] into 32 bits high-order accumulator register HI and automatic sign\_extended into 4 hidden bits.

### **Operation** :

 $\begin{array}{rcl} \mathsf{HI} & \leftarrow \mathsf{GR}[r];\\ \mathsf{HIDDEN}[0:3] & \leftarrow \{4\{\mathsf{GR}[r]\{0\}\}\}; \end{array}$ 

# \* HIDDEN : Hidden bits are implemented to avoid saturation in word operation. (reference SAT inatruction).

Exception : None

Move To LO MTLO Format: MTLO, cmplt, r 0:5 6:10 11:15 16:18 19 21:25 26 27:31 05 07 с 1 r 5 5 3 6 5 5 1 1

Purpose: To move a general register into low-order 32-bit accumulator register LO.

**Description:** Load the contents of general-purpose registor GR[r] into 32 bits low-order accumulator register. The *cmplt*, c determines whether automatic sign\_extended to the 32 bits high-order accumulator HI;


### **Operation** :

switch (cmplt){


case e : (c = 1) {

20

1



Exception : None




Purpose: To move the high-order 32-bits of the accumulator HI into a general register GR[t].

**Description:** The high-order 32 bits accumulator register HI is stored into a general register GR[t].

**Operation**:

 $GR[t] \leftarrow HI[0:31];$ 

Exception : None



### Purpose: To move the low-order 32-bits accumulator register LO into a general register GR[t].




**Description:** The low-order 32 bits accumulator register LO is stored into a general register GR[t].

**Operation** :

 $GR[t] \leftarrow LO[0:31];$ 

Exception : None




**Purpose:** To multiply two signed 16-bit halfword of GR[r1] register and GR[r2] register, then accumulate {HI, LO} register with the multiplied result.

**Description:** The corresponding 16-bit halfwords of GR[r1] and GR[r2] are interpretted as signed 16-bit operands, and are arithmetically multiplied and add the product to the present contents of the {HI, LO} register, the 64-bit result is placed in {HI, LO} register and GR[t], the bit in AIR[25] which indicates operating in integer or fraction mode determines the high-order halfword or low-order halfword of GR[r1], GR[r2] will be as the two operands.

The completer "r" indicates operating in rounding mode, the multiply result can be truncated the lower 16 bits when the least 16th bit is zero. IF the the least 16th bit is one, add one the high-order 16 bits and truncate the low-order 16 bits.

### **Operation:**

Integer mode operation (AIR[25] = 0) : switch (cmplt) {										
case r: (r=1, r										
	GR[t]{0:31}	$\leftarrow$	({HI,	LO}	+	((sign_ext(GR[r1]{16:31})	*			
sign_ext(GR[r2]{16:31})										
						+ 16h8000)){32:63};				
	{HI, LO}		$\leftarrow$	({HI,	LO}	+ ((sign_ext(GR[r1]{16:31})	*			
sign_ext(GR[r2]{16:31})										
						+16h8000)){0:63};				
	break;									
	}									
default : (r=0, unro	ounding mode){									



Exception : None

Halfwo	ord Mul	tiply A	nd Aco		ŀ	IMACU					
Format: HMACU, cmplt						r1,r2,t					
21:25	0:5 21:25 26		6:10 27:31		11:1	11:15 16:18			19	20	
05	r2	r1	~	r	1	02	~	t			
1	6	5	5	1		5 5			3	1	

**Purpose:** To multiply two unsigned 16-bit halfword of GR[r1] and GR[r2] register, then accumulate {HI, LO} register with the multiplied result.

**Description:** The corresponding 16-bit halfwords of GR[r1] and GR[r2] are interpretted as unsigned 16-bit operands, and are arithmetically multiplied and add the product to the present



contents of the {HI, LO} register, the 64-bit result is placed in {HI, LO} register and GR[t], the bit in AIR[25] which indicates operating in integer or fraction mode determines the high-order halfword or low-order halfword of GR[r1], GR[r2] will be as the two operands .

The completer "r" indicates operating in rounding mode, the multiply result can be truncated the lower 16 bits when the least 16th bit is zero. IF the the least 16th bit is one, add one the high-order 16 bits and truncate the low-order 16 bits.

### **Operation:**

Integer mode operation (AIR[2 switch (cmplt) {	- /	
case r : (r=1, roun	$GR[t]{0:31} \leftarrow ({HI, LO})$	+ ((zero_ext(GR[r1]{16:31}) *
zero_ext(GR[r2]{16:31})		
zero_ext(GR[r2]{16:31})	$\{HI, LO\} \qquad \leftarrow  (\{HI,$	+ 16h8000)){32:63}; LO} + (zero_ext(GR[r1]{16:31}) *
([]())		+16h8000)){0:63};
	break;	
default : (r=0, unrour	$ding mode){GR[t]{0:31} \leftarrow {HI, LO}$	+ zero_ext(GR[r1]{16:31}) *
zero_ext(GR[r2]{16:31}){32:63	};	
{ zero_ext(GR[r2]{16:31});	$[HI, LO\} \leftarrow \{HI,$	LO} + zero_ext(GR[r1]{16:31}) *
	break;	
}	}	
Fraction mode operation (AIR) switch(cmplt) {		
case r : (r=1, rounding G		xt(GR[r1]{0:15}) * zero_ext(GR[r2]{0:15}), 1) + 16h8000){32:63};
{	II, LO} ← ({HI, L0	
zero_ext(GR[r2]{0:15}),		1) + 16h8000){0:63};
	break;	1) 1 1010000)(0.00),
,		
{ default : (r_0, uproundin	a mode){	
default : (r=0, unroundin (	g mode){ GR[t]{0:31} ← ({HI, LO}	+ lshift(zero_ext(GR[r1]{0:15}) *
zero_ext(GR[r2]{0:15}),	GR[t]{0:31} ← ({HI, LO}	+ lshift(zero_ext(GR[r1]{0:15}) * 1)){32:63}; .O} + lshift(zero_ext(GR[r1]{0:15}) *
zero_ext(GR[r2]{0:15}),	GR[t]{0:31} ← ({HI, LO}	1)){32:63};
zero_ext(GR[r2]{0:15}),	GR[t]{0:31} ← ({HI, LO}	1)){32:63}; .O} + lshift(zero_ext(GR[r1]{0:15}) *

}

#### Exception : None



Halfwo	ord Mul	tiply A	nd Sul	otract					HMSB		
Format: HMSB, cmplt r1,r2,t											
21:25	0:5 6:10 25 26 27:31			11:15			16:18		19	20	
05	r2	r1	~	r	1	05	~	t			
1						5			3	1	

**Purpose:** To multiply two sign 16-bit halfword of GR[r1] and GR[r2], then subtract the multiplied result from {HI, LO} accumulate register.

**Description:** The corresponding 16-bit halfwords of GR[r1] and GR[r2] are interpretted as signed operands, and are arithmetically multiplied and subtract the product from the present contents of the {HI, LO} register, the 64-bit result is placed in {HI, LO} register, and word result is placed in GR[t]. The bit in AIR[25] which indicates operates in integer or fraction mode determines the high-order halfword or low-order halfword of GR[r1], GR[r2] will be as the two operands.

The completer "r" indicates operating in rounding mode, the multiply result can be truncated the lower 16 bits when the least 16th bit is zero. IF the the least 16th bit is one, add one the high-order 16 bits and truncate the low-order 16 bits.

### **Operation:**

Integer mode operation (AIR[25] = 0): switch (cmplt) { case r: (r=1, rounding mode){ GR[t]{0:31} ({HI, LO} ((sign ext(GR[r1]{16:31}) sign ext(GR[r2]{16:31}) + 16h8000)){32:63}; - ((sign\_ext(GR[r1]{16:31})  $\{HI, LO\}$ ({HI, LO} sign\_ext(GR[r2]{16:31}) +16h8000)){0:63}; break: } default : (r=0, unrounding mode){ GR[t]{0:31} {HI. LO} sign ext(GR[r1]{16:31}) sign\_ext(GR[r2]{16:31}){32:63}; sign ext(GR[r1]{16:31}) {HI, LO} {HI. LO} sign ext(GR[r2]{16:31}); break: } }

Fraction mode opeartion (AIR[25] = 1):

	ond		<u> </u>
	nics Corp.		
switch(cmplt){			
case r: (r=1, rou	unding mode){		
	GR[t]{0:31} ← ({HI, LO}	- (lshift(sign_ext(GR[r1]{0:15}) * sign_ext(GR[r2]{0:15}) 1) + 16h8000)){32:63};	,
	{HI, LO}	$\leftarrow$ ({HI, LO} - (lshift(sign_ext(GR[r1]{0:15}))	*
sign_ext(GR[r2]{0:15}),			
		1) + 16h8000)){0:63};	
	break;		
	}		
default : (r=0, unrour	nding mode){		
		- (lshift(sign_ext(GR[r1]{0:15}) * sign_ext(GR[r2]{0:15})	
		1){32:63};	,
	{HI, LO}	$\leftarrow ({HI, LO} - ({Ishift(sign_ext(GR[r1]{0:15}))})$	*
sign_ext(GR[r2]{0:15}),			
		1){0:63};	
	break;		
	}		
}	,		
,			

Exception : None

Halfwo	ord Mul	tiply A	F	IMSBU						
Format: HMSBU, cmplt						r1,r2,t				
21:25	0:5 6:10 1:25 26 27:31			11:15 16:18			3	19	20	
05	r2	r1	~	r	1	04	~	t		
1	6	5	5	1		5 5			3	1


**Purpose:** To multiply two unsigned 16-bit halfword of GR[r1] and GR[r2], then subtract the multiplied result from {HI, LO} accumulate register..

**Description:** The corresponding 16-bit halfwords of GR[r1] and GR[r2] are interpretted as unsigned 16-bit operands, and are arithmetically multiplied, then subtract the product from the present contents of the {HI, LO} register, the 64-bit result is placed in {HI, LO} register and GR[t], the bit in AIR[25] which indicates operating in integer or fraction mode determines the high-order halfword or low-order halfword of GR[r1], GR[r2] will be as the two operands.

The completer "r" indicates operating in rounding mode, the multiply result can be truncated the lower 16 bits when the least 16th bit is zero. IF the the least 16th bit is one, add one the high-order 16 bits and truncate the low-order 16 bits.

## **Operation:**

Integer mode operation (AIR[25] = 0) : switch (cmplt) {





**Purpose:** To multiply two sign 32-bit word of GR[r1] and GR[r2], then add accumulate register {HI, LO} with the multiplied result.

**Description:** The corresponding 32-bit word of GR[r1] and GR[r2] are interpretted as signed 32-bit operands, and are arithmetically multiplied and add the product with the present contents of the {HI, LO} register, the 64-bit result is placed in {HI, LO} register. The bit in AIR[25] indicates operating in integer or fraction mode.

The completer "r" indicates operating in rounding mode, the multiply result can be truncated the lower 32 bits when the least 32th bit is zero. IF the the least 32th bit is one, add one the high-order 32 bits and truncate the low-order 32 bits.

### **Operation:**

Integer mode operation (AIR[25] = 0): switch (cmplt) { case r : (r=1, rounding mode){ GR[t]{0:31} ({HI, LO} (sign ext(GR[r1]{0:31}) sign ext(GR[r2]{0:31}) + 32h8000000){0:31};  $\{HI, LO\}$ ({HI, LO} (sign ext(GR[r1]{0:31}) + sign ext(GR[r2]{0:31}) + 32h8000000){0:63}; break; } default : (r=0, unrounding mode){ {HI, GR[t]{0:31} LO} sign\_ext(GR[r1]{0:31}) sign\_ext(GR[r2]{0:31}){32:63}; {HI, LO} {HI, LO} sign  $ext(GR[r1]{0:31})$ sign ext(GR[r2]{0:31}); break: } } Fraction mode operation (AIR[25] = 1): switch (cmplt) { case r : (r=1, rounding mode){  $GR[t]{0:31} \leftarrow (\{HI, LO\} + Ishift(sign ext(GR[r1]{0:31}) * sign ext(GR[r2]{0:31})),$  $1) + 32h8000000)\{0:31\};$  $\{HI, LO\}$ LO} + Ishift(sign ext(GR[r1]{0:31}) \* ({HI. sign ext(GR[r2]{0:31}),  $1) + 32h8000000) \{0:63\};$ break: } default : (r=0, urounding mode){ GR[t]{0:31} LO} lshift(sign\_ext(GR[r1]{0:31}) ({HI, sign\_ext(GR[r2]{0:31}),  $1){0:31};$ 

	ond	
<pre>sign_ext(GR[r2]{0:31}), } Exception : None</pre>	{HI, LO} break; }	← ({HI, LO} + lshift(sign_ext(GR[r1]{0:31}) * 1){0:63};

Multip	Multiply And Accumulate Unsign												
Format	t: N	/IACU, d	cmplt		r1,r2,t	t							
21:25	0:5 6:10 :25 26 27:31			11:1 16:18					19	20			
05	r2	r1	~	r	1	12	~	t					
1	6 5 1 5				•	5 5			3	1			

**Purpose:** To multiply two unsign 32-bit word of GR[r1] and GR[r2], then add accumulate register {HI, LO} with the multiplied result.

**Description:** The corresponding 32-bit word of GR[r1] and GR[r2] are interpretted as unsigned 32-bit operands, and are arithmetically multiplied and add the product with the present contents of the {HI, LO} register, the 64-bit result is placed in {HI, LO} register. The bit in AIR[25] indicates operating in integer or fraction mode.

The completer "r" indicates operating in rounding mode, the multiply result can be truncated the lower 32 bits when the least 32th bit is zero. IF the the least 32th bit is one, add one the high-order 32 bits and truncate the low-order 32 bits.

### **Operation:**

Integer mode operation (AIR[2 switch (cmplt) {	5] = 0)	:					
case r : (r=1, roun	ding me	ode){					
	-	, .	- ({HI, L	_O} + (ze	ro_ext(	GR[r1]	{0:31}) * zero_ext(GR[r2]{0:31}) + 32h80000000)){0:31};
	{HI,	LO}		$\leftarrow$	({HI,	LO}	+ (zero_ext(GR[r1]{0:31}) *
zero_ext(GR[r2]{0:31})	•						
							+32h80000000)){0:63};
	brea	k;					
default : (r=0, unround	ina moo	de){					
	GR[t]{		$\leftarrow$	{HI,	LO}	+	zero_ext(GR[r1]{0:31}) *
zero_ext(GR[r2]{0:31}){32:63};				(,	_0,		
	{HI,	LO}		$\leftarrow$	{HI,	LO}	+ zero_ext(GR[r1]{0:31}) *
zero_ext(GR[r2]{0:31});	-	-			-	-	
	break;						



}	}						
Fraction mode operation : switch(cmplt) { case r : (r=1, roun	dina mode){						
zero_ext(GR[r2]{0:31}),	GR[t]{0:31}	$\leftarrow$	({HI,	LO}	+	lshift(zero_ext(GR[r1]{0:31})	*
zero_ext(GR[r2]{0:31}),	{HI, LO}		$\leftarrow$	({HI,	LO}	1) + 32h80000000){0:31}; + lshift(zero_ext(GR[r1]{0:31})	*
	break;					1) + 32h8000000){0:63};	
	}						
default : (r=0, unroun		$\leftarrow$	({HI,	LO}	+	lshift(zero_ext(GR[r1]{0:31})	*
zero_ext(GR[r2]{0:31}),			((, ,	_0,			
zero_ext(GR[r2]{0:31}),	{HI, LO}		$\leftarrow$	({HI,	LO}	1){0:31}; + lshift(zero_ext(GR[r1]{0:31})	*
						1){0:63};	
	break; ۱						
}	l						

Exception : None

Multipl	y And	Subtra	ict						MSB		
Format	: N	/ISB, cn	nplt		r1,r2,t						
21:25	0:5 26	i	6:10 27:31		11:1		16:18	3	19	20	
05	r2	r1	~	r	1	15	~	t	]		
1	6	5	5	1		5 5			3	1	

**Purpose:** To multiply two sign 32-bit word of GR[r1] and GR[r2], then subtract the product from accumulate register {HI, LO}.

**Description:** The corresponding 32-bit word of GR[r1] and GR[r2] are interpretted as signed 32-bit operands, and are arithmetically multiplied and subtract the product from the present contents of the {HI, LO} register, the 64-bit result is placed in {HI, LO} register. The bit in AIR[25] indicates operating in integer or fraction mode.

The completer "r" indicates operating in rounding mode, the multiply result can be truncated the lower 32 bits when the least 32th bit is zero. IF the the least 32th bit is one, add one the high-order 32 bits and truncate the low-order 32 bits.

<sup>&#</sup>x27;he above information is the exclusive intellectual property of Winbond Electronics and shall not be disclosed, distributed or reproduced without permission from Winbond.



# **Operation:**

Integer mode operation (AIR[25] = 0): switch (cmplt) { case r : (r=1, rounding mode){  $GR[t]{0:31} \leftarrow ({HI, LO} - (sign_ext(GR[r1]{0:31}) * sign_ext(GR[r2]{0:31}))$ + 32h8000000){0:31}; {HI, LO} (sign\_ext(GR[r1]{0:31}) ({HI, LO} sign\_ext(GR[r2]{0:31}) + 32h8000000){0:63}; break; } default : (r=0, unrounding mode){ GR[t]{0:31} {HI, LO} sign\_ext(GR[r1]{0:31}) sign\_ext(GR[r2]{0:31}){32:63};  $\{HI, LO\}$ {HI, LO} sign\_ext(GR[r1]{0:31}) sign\_ext(GR[r2]{0:31}); break; } } Fraction mode operation (AIR[25] = 1) : switch (cmplt) { case r : (r=1, rounding mode){  $GR[t]{0:31} \leftarrow (\{HI, LO\} - Ishift(sign_ext(GR[r1]{0:31}) * sign_ext(GR[r2]{0:31})),$  $1) + 32h8000000)\{0:31\};$  $\{HI, LO\}$ ({HI, LO} Ishift(sign\_ext(GR[r1]{0:31})) sign\_ext(GR[r2]{0:31}), 1) + 32h8000000){0:31}; break; default : (r=0, urounding mode){ GR[t]{0:31} ({HI, LO} lshift(sign\_ext(GR[r1]{0:31}) sign\_ext(GR[r2]{0:31}),  $1){0:31};$ \* {HI, LO} ({HI, LO} lshift(sign\_ext(GR[r1]{0:31})) sign\_ext(GR[r2]{0:31}), 1){0:63}; break; } Exception : None


**Multiply And Subtract Unsign** 

MSBU

Format: MSBU, cmplt

'he above information is the exclusive intellectual property of Winbond Electronics and shall not be disclosed, distributed or reproduced without permission from Winbond.

r1,r2,t



**Purpose:** To multiply two unsign 32-bit word of GR[r1] and GR[r2], then add accumulate register {HI, LO} with the multiplied result.

**Description:** The corresponding 32-bit word of GR[r1] and GR[r2] are interpretted as unsigned 32-bit operands, and are arithmetically multiplied and add the product with the present contents of the {HI, LO} register, the 64-bit result is placed in {HI, LO} register. The bit in AIR[25] indicates operating in integer or fraction mode.

The completer "r" indicates operating in rounding mode, the multiply result can be truncated the lower 32 bits when the least 32th bit is zero. IF the the least 32th bit is one, add one the high-order 32 bits and truncate the low-order 32 bits.

### **Operation:**

```
Integer mode operation (AIR[25] = 0):
switch (cmplt) {
             case r : (r=1, rounding mode){
                                 GR[t]{0:31} \leftarrow ({HI, LO} - (zero ext(GR[r1]{0:31}) * zero ext(GR[r2]{0:31}))
                                                                              + 32h8000000)){0:31};
                                 \{HI, LO\}
                                                                 ({HI,
                                                                        LO}
                                                                                  (zero ext(GR[r1]{0:31})
zero ext(GR[r2]{0:31})
                                                                              +32h8000000)){0:63};
                                 break;
                                }
        default : (r=0, unrounding mode){
                                GR[t]{0:31}
                                                        {HI,
                                                                 LO}
                                                                                 zero_ext(GR[r1]{0:31})
zero ext(GR[r2]{0:31}){32:63};
                                \{HI, LO\}
                                                                  {HI.
                                                                        LO}
                                                                                   zero ext(GR[r1]{0:31})
zero ext(GR[r2]{0:31});
                                break:
                              }
}
Fraction mode operation :
switch(cmplt) {
         case r : (r=1, rounding mode){
                              GR[t]{0:31}
                                                              LO}
                                                                            lshift(zero_ext(GR[r1]{0:31})
                                                     ({HI,
zero ext(GR[r2]{0:31}),
                                                                           1) + 32h8000000)\{0:31\};
                                                                           - Ishift(zero ext(GR[r1]{0:31})
                              \{HI, LO\}
                                                             ({HI,
                                                                    LO}
zero ext(GR[r2]{0:31}),
                                                                           1) + 32h8000000)\{0:63\};
                                break:
```

default : (r=0, unrounding mode){

	zero_ext(GR[r2]{0:31}), zero_ext(GR[r2]{0:31}),	{HI, LO} break; }	1){0:31}; ← ({HI, LO} - lshift(zero_ext(GR[r1]{0 1){0:63};	31})
Exception : None				

	0:5		6:10		11:15		16:18	3	19	20
21:25	26	6	27:31		_				_	
05	r2	r1	~	с	1	16	~	t		
	6		5			5			3	1
1		5		1		5				

**Purpose:** To test accumulate register {HI, LO} overflow, then saturate the accumulate register {HI, LO}

**Description:** To test accumulate register {HI, LO} overflow, and if the accumulate register {HI, LO} is overflow, then saturate the accumulate register, the accumulate register is not overflow, then perform a null operation.

The saturation instruction is intended to be used at the completion of a series of multiply/accumulate operations, so that temporary overflows do **NOT** occur the accumulator to saturate.

The saturation condition and result depend on operation type of halfword or word multiply/accumulate. If half word operation, test the high-order 33-bits of the accumulate register. The possible results after execution of saturation instruction is shown in Table I. If word operation, test the carry bit (hidden 4-bits) and sign bit, the possible results after execution of saturation instruction is shown in Table II.

The *cmplt* completer c specifies the saturation mode on halfword or word operation


Table I. (Halfword saturation operation mode). \*HMV HI[0]

0	0	No change
0	1	No change
1	0	64 0000_0000_7FFF_FFF
1	1	64 FFFF_FFF_8000_0000



\*HMV : HMV is set when the HI[0:31] and sign-bit LO[0] are not all the same.

Table II. (Word saturation operation mode). \*WMV \*HIDDEN[0] 0 0 No change 0 1 No change 1 0 64 1 64 8000 0000 0000 0000 1 \*WMV : WMV is set when the hidden bits and sign-bit HI[0] are not all the same. \*HIDDEN[0]: The most significiant bit of hidden bits. **Operation:** switch (cmplt) { case h : (c = 1; word saturation){ if (HMV) {HI, LO}← {{33{HI[0]}}, {31{~HI[0]}}};  $GR[t] \leftarrow \{HI[0], \{31\{\sim HI[0]\}\}\};$ else  $GR[t] \leftarrow LO;$ break; } default : (c = 0; double word saturation){ if (WMV) {HI, LO}  $\leftarrow$  {HIDDEN[0], {63{~HIDDEN[0]}}};  $GR[t] \leftarrow \{HIDDEN[0],$ {31{~HIDDEN[0]}}}; else  $GR[t] \leftarrow HI;$ break; } } Exception : None SATGR





**Purpose:** To test general register GR[r] 16-bit overflow, then saturate GR[r] into G[t], GR r and Gr t may be the same register

**Description:** To test general GR[r] 16-bit overflow, and if the general register GR[r] is overflow, then saturate the general register GR[r], and the saturation result is put into destination register Gr[t]. If Gr[r] is not overflow, the GR[r] value is copied into GR[t].

The saturation instruction for GR[r] is intended to be used in the 16-bit halfword operation, and the result is stored in GR r register. The operation tests the high-order 32-bits of the register GR[r], and the possible results after execution of saturation is shown in TableI.

Taable I.. \*HOV GR[r]{0}


0	0	No change	
0	1		No change
1	0	32h0000_7FFF	
1	1		32hFFFF_8000

\*HOV : HOV is set when the high-order 17-bits of GR[r] register are not all the same. **Operation:** 

```
\label{eq:hov} \begin{array}{l} \text{if(HOV) } GR[t]\{0:31\} \leftarrow \{\{17\{GR[r]\{0\}\}\}, \ \{15\{\sim GR[r]\{0\}\}\}; \\ \text{break}; \end{array} \end{array}
```

### Exception : None

\* Note : 16-bit halfword operation in PA-Architecture 32-bit operation. The MSB 16-bits should be sign\_extented previously.






**Description:** The EXP operation derives the effective exponent of the input operand to prepare for normalization. Generally speaking, Normalization can be divided into two-stage. The first stage derives the effective exponent. The second stage does the actually shifting. The first uses EXP instruction which detects the exponent value and load it into GR[t]. The second stage uses the shift relative instruction to shift GR[r] by the shift amount of GR[t].



### **Operation:**

 $GR[t] \leftarrow Leading sign bits of GR[r].$ 

Exception : None



**Purpose:** To perform on a series of numbers, derive the effective exponent of the number largest in magnitude.

**Description:** This function detects the effective exponent value of the number largest in magnitude in an array numbers. GR[t] remains the largest in magnitude in the effective exponent value of all previous numbers. Then compare exponent in magnitude of GR[r] with GR[t], if the effective exponent of current value (GR[r]) is smaller than the largest magnitude (GR[t]) in all previous numbers, update the GR[t] with the effective exponent value of GR[r]. Otherwise, remain the GR[t].

### **Operation:**

if (EXP GR[r] < GR[t]) GR[t]  $\leftarrow$  EXP GR[r];

Exception : None