

## E. XIIINX

The Programmable Logic Company ${ }^{\text {SM }}$

## InsideThisIssue:

## GENERAL

Fawcett:PLDs, Pins, PCBs (part2) ........... 2
GuestEditorial ..................................... 3
Customer Success Story .......................6-7
1996 Data Book .................................... 7
University Workshops ........................... 8
Training Update .................................. 9
Fiscal Year Financial Results ................... 9
New Product Literature ....................... 10
Upcoming Events .............................. 10
DevelopmentSystems Chart ................ 11
Component Availability Chart.......... 12-13
Alliance Program Charts .................. 14-16
Programming SupportCharts ........... 17-19
PRODUCTS
XC9500 Product Life Cycle .............. 20-21
DEVELOPMENTSYSTEMS
FoundationSeries .......................... 22-23
XACT-CPLD Introduced ....................... 24
XACTstep6.0.1 Software Update ......... 25

## HINTS\&ISSUES

Using OrCAD Capture and Simulate 26-28
Foundation on a Network .................... 29
Viewlogic's Workview Office .......... 30-31
HDLSynthesis and Clock Enables .... 32-34
Ten-DigitSynchronous BCD Counter ... 35
Structured Floorplanning ................. 36-39
Minimum Delays ............................ 40-41
Visit FPGA Newsgroup ....................... 41
Advanced Carry-Logic Techniques ... 42-44
PCI-Based ReconfigurableComputers .. 45
Questions \& Answers ..................... 46-47
Technical SupportResources ............... 47
FaxResponse Form .............................. 48

## PRODUCTINHORMATION



## VHDL Made Easy! Introducing Foundation Series Software

The new Foundation Series packages are complete, fully integrated sets of development tools for CPLD and FPGA device design that include the HDL Wizard, a set of tools that help users quickly learn and implement HDLbased designs...

See Page 22

## XACTstep ${ }^{\text {TM }}$ 6.0.1 Release

This update to the XACTstep development system adds XC4000E FPGA and XC9500 CPLD support...

See Page 25

## 



## Advanced Carry Logic Techniques

The XC4000 FPGA's carry logic can be used for lots more than adders and counters... See Page 42


## Structured

 FloorplanningImplement high-ordered designs efficiently and easily with the XC8100 family... See Page 36


## XCELL

Please direct all inquiries, comments and submissions to:

Editor: Bradly Fawcett
Xilinx, Inc.
2100 Logic Drive
San Jose, CA 95124
Phone: 408-879-5097
FAX: 408-879-4676
E-Mail: brad.fawcett@xilinx.com
© 1996 Xilinx Inc.
All rights reserved.
XCELL is published quarterly for customers of Xilinx, Inc. Xilinx, the Xilinx logo and XACT are registered trademarks; all XC-designated products, UIM, HardWire, Foundation Series, HDL Wizard, TrueMap, XACTstep and XACT-Performance are trademarks; and "The Programmable Logic Company" is a service mark of Xilinx, Inc. All other trademarks are the property of their respective owners.

## FROMTHEFAWCETT

## PLDs, Pins and PCBs (par 2)

By BRADLYFAWCETT $\bullet$ Editor

$\mathrm{P}_{\text {art } 1}$ of this article (XCELL 20, page
2) discussed the inevitability of design
changes during all stages of an electronic system's lifecycle. Changes can occur as a result of the debugging and testing of the initial design, due to specification changes during the design, or even to add features to a mature product to extend that product's life.

An important benefit of user-programmable logic is tolerance of change; with PLDs, design changes can be implemented quickly and easily. However, printed circuit board (PCB) designs are not as easy to change, typically requiring new drawings (masks) and the manufacturing of new prototypes, with all the associated expenses and delays. Thus, to garner all the benefits of the flexibility of programmable logic, programmable logic device architectures should isolate the PCB design from logic changes that occur within the PLD device. Device architectures should do this in two ways - by supporting pin-locking and with footprint compatibility.

Pin-locking - that is, for signals entering and leaving a PLD, maintaining the pin locations during design changes internal to the PLD - was discussed at length in part 1. Support for pin-locking is a key feature of the latest generations of Xilinx CPLDs and FPGAs.

Equally important, footprint compatibility maximizes PLD design flexibility, and has been incorporated in all Xilinx components since the XC2000 family the world's first FPGA! Footprint compatibility refers to the availability of PLDs of various gate densities with the same package and with an identical pinout. With a range of footprint-compatible devices available, users may migrate a given PLD design to a higher- or lower-density device without changing the printed circuit board.

## Footprints in the Silicon

There are several scenarios where a common device footprint provides a significant advantage. The most prevalent of these is when a design is being modified to add features without changing the pinout requirements, and, as a result, the design grows to exceed the gate density of the PLD device that was initially selected.

By moving the design to a foot-print-compatible device with higher capacity, a re-layout of the printed circuit board is avoided, saving both time and money.

On the other hand, a design can be initially prototyped in a larger device than needed, to allow room for expansion and experimentation. Once the design is fixed, it can be migrated to a smaller, less-expensive device in the same package as a cost reduction. Again, footprint compatibility between the devices avoids changes to the printed circuit board. (There is, however,

Continued on page 5

## GUESTEDITORIAL

## The First Ten Weeks

By WILLEM ROELANDTS $\leqslant$ Chief Executive Officer

Iis a pleasure to address you after being in my new position for ten weeks. I feel even better today about my decision to join Xilinx than I felt when I started, now that I have a better understanding of the company and its products. During the past ten weeks I have spent most of my time meeting with the Xilinx people, our foundry partners, our sales and distribution organizations, our shareholders and our customers. In general, I am very pleased with the feedback and inputs that I have received.

I have found that Xilinx people are very capable, technically competent (after all, Xilinx did invent FPGA technology), and very motivated.

The relationship between Xilinx and our foundry IC partners is both excellent and enduring. Due to strong teamwork, it has withstood the inevitable ups and downs of the IC business.

The quality of our independent sales organization is very strong. We have had long-standing relationships with them and they are very familiar with our products. Some have invested in their own Field Application Engineers (FAEs), in order to serve our customers better.

Our customers are pleased with our products. They like the time-to-market advantages of using FPGAs and CPLDs in design and production, and our standard parts simplify their production and inventory management. Our users have also pointed out some issues and opportunities, including on-time delivery, the importance of software tools and the continuing need for bigger and faster chips.

During this time I also have reflected on our strategic directions. I can assure you that the major components of this highly successful strategy will not change. We will continue to:

- Focus on FPGA technology by aggressively increasing size and performance. The XC4000EX family will reach 125,000 gates in 1997. Our XC5000 family is an excellent solution for the low-end FPGA market. The XC8100 family of one-time-programmable FPGAs provides other unique features.
- Add technologies for specific customer requirements. The very successful XC9500 family uses a CPLD architecture, but adds in-system programmability (ISP), a feature highly appreciated by our users.
- Develop reconfigurable logic, which is the ability to dynamically change the logic configuration of the FPGA during the operation of the device. This technology promises to change the way logic is designed. It is an area in which Xilinx has done a lot of work and I intend to aggressively continue the effort.
- Use outside foundries for our wafer processing. It provides the best flexibility and enables us to provide our customers a stable flow of high quality products.
- Work with independent sales organizations, but provide them with technical resources for training and support.
- Use the six sigma defect rate standard as our norm for product quality. In order to guarantee the quality of our products, we will continue to do most product testing in-house.
- Provide technical support that is second-to-none in the industry. The ability to contact experts quickly is critical to maintaining the productivity of our users.


## ${ }^{6}$ There is no doubt in my mind

 that soffware has to be a core competency of Xilinx; it is as important as our ability
## to design FPGA chips."

There are some changes or refocusing of strategic components that I feel will make Xilinx even more successful. They include:

## The importance of software

There is no doubt in my mind that software has to be a core competency of Xilinx; it is as important as our ability to design FPGA chips. That's why we acquired NeoCAD. I believe we have the right people and now we are going to execute. Our objective is to be the best in the industry, and I intend to give this my personal attention. You have already seen some of the results with the introduction of the XACTstep ${ }^{\text {TM }} 6.0 / 5.2$ release, the Japanese version of this product, and the new Foundation ${ }^{\mathrm{TM}}$ release - a fully-integrated, "shrink-wrap" package for the PC platform. Foundation software packages offer the best functionality in their price
class (starting at less that $\$ 500$ ), and are complete software sets delivered from Xilinx! This is only the beginning; more new capabilities and performance improvements will be introduced this year.

## The opportunity of logistics

The IC industry goes through cycles of feast and famine, and last year we grew more than expected, causing us to sometimes miss our delivery schedules (although our record was better than most). I believe that with better planning of the supply chain, better management of the distribution process, shorter manufacturing cycles and more aggressive use of information technology, we should be able to do a better job and meet $100 \%$ of our delivery commitments.

## Design paradigm change

With the densities of our largest FPGAs exceeding 100,000 gates, our users will no longer be able to design logic functions one gate at a time. In response, we are moving to a new paradigm. Xilinx is creating libraries of specific functions in software that will be tested and guaranteed - we call these LogiCore ${ }^{\text {TM }}$ modules. We envision a design process where the designer selects the needed functions, adds the application's specific logic, and lets the software put it all together. This methodology will dramatically reduce the time required to design complex logic functions, improving time-to-market and the efficiency of our users. Of course, the complete implementation of this vision will take some time. The first LogiCore product, the PCI module, has proven this concept and has been tremendously successful. We are going to aggressively pursue this strategy.

So there you have it - an overview of my thinking after 10 weeks on the job. I will continue to keep you informed of the progress we are making on the execution of our strategy.

## THEFAWCETT

one caveat to consider when migrating a design from a larger to a smaller PLD device. For some smaller devices, the package may have more physical pins than there are input/output pads on the device. Thus, some package pins may be left unconnected. A larger device in the same family may have more I/O pads on the die and, therefore, have connections to all the pins of the given package. Thus, if migration to a smaller part is anticipated, the initial design in the larger device should avoid using those pin locations that are not connected in the smaller device.)

In other words, footprint compatibility lessens any risks associated with the initial device selection, which often must be based on a rough estimate of the design's requirements. If the selected device turns out to be too small, the design is migrated to a larger device. If the selected device is too big, the design can be moved to a smaller device. In either case, potentially expensive and time-consuming changes to the PCB are not necessary.

Footprint-compatible devices also provide the user with more inventory flexibility. Devices that are on-hand can be used for prototyping or initial production, and the design can then be migrated to a footprint-compatible device for quantity production. If a sudden demand "upside" should develop, users have the option to move to a larger device in the same family or a similar-sized device from another footprint-compatible family.

## Compatible From the Start

Recognizing these benefits, Xilinx always has maintained footprint compatibility within component product families and subfamilies whenever multiple devices share common packages. For example, the XC3030 and XC3042 devices share a common footprint in the PC84, TQ100, and VQ100 packages. That same
footprint is maintained in the equivalent density members of the XC3000A, XC3100, XC3100A, and XC3000L sub-families. (The only exceptions are the XC3000 series and its derivatives in the PC 84 package, where some of the larger devices need two additional GND and $V_{c C}$ connections, and in the PQ208 package, where the XC3090 and XC3195 devices do not have compatible footprints.)

Cross-family compatibility began with the XC4000 series of FPGAs and includes the XC5000 series and the XC8100 series - all sharing common footprints in common packages. This provides designers with many options. For example, as reported in XCELL 19, VTEL Corp., a manufacturer of video teleconferencing systems and one of the first adopters of the XC5000 family, prototyped their designs in XC4000 series FPGAs while awaiting the availability of XC5000 components and development tools. The resulting designs were easily migrated to lower-cost, footprintcompatible XC5000 devices for production systems. In a similar scenario, a designer could exploit the re-usable nature of the SRAM-based XC4000 or XC5000 FPGAs for debug and prototyping purposes, and then switch to the one-time-programmable XC8100 family for production.

Designers should avoid getting locked into programmable logic solutions that offer little flexibility in pin assignments and device selection. Xilinx CPLDs and FPGAs offer the best pinlocking capabilities in the industry, and the broadest spectrum of footprint-compatible devices. These features allow users to avoid modifications to printed circuit board designs, thereby accelerating time-to-market and accommodating the inevitable design changes that occur throughout a product's total life cycle.

## FPGAs Go "Down Under" in an

$E_{\text {ngineers at communications equip- }}$ ment specialist Tennyson Technologies (Notting Hill, Victoria, Australia) are experienced users of Xilinx XC3000 and XC4000 series FPGAs. Thus, when a new project created a need for high integration levels, design flexibility, and a fast time-to-market, all at a reasonable cost, it was no surprise that they turned to the latest Xilinx FPGA

technology the XC5000 series. In Tennyson's new MicroAccess PCTA terminal adapter card, both bus interface and communication control functions are integrated into a single XC52066 FPGA device.

The MicroAccess system includes a plug-in card for PC systems and the accompanying software. It allows any PC or PC LAN to automatically make connections to off-site systems; the connection can be made to last only as long as information is being exchanged, much like a telephone call. With support for voice and data transfers, the MicroAccess system permits connectivity through ISDN, regular telephone line or X. 25 services.

The logic functions implemented in the FPGA device include the ISA-bus interface, FIFO control, communications control, V110 rate adaptation, data com-
pression/decompression, and other glue logic. The bus interface supports plug-and-play capability and accounts for about one-half of the logic in the FPGA. The bulk of the communications control logic consists of the counters used to assemble and synchronize the frames of data. About $75 \%$ of the available CLBs are used in this design, as well as most of the I/O pins available on the PQ208 package.

While any of several FPGA families could have provided the required density and functionality, Tennyson's engineers were attracted to the XC5000 architecture's VersaRing ${ }^{\text {TM }}$ feature, in which extra routing channels around the perimeter of the array increase the flexibility of I/O connections. In order to meet the time-to-market goals, the designers realized that the printed circuit board (PCB) would need to be designed in parallel with the system's logic. Thus, the pinout for the XC5206 FPGA was fixed prior to the design of its internal logic. Through each design iteration, the VersaRing concept held true; changes to the FPGA design did not force any changes to the original PCB layout.

The flexibility provided by the SRAMbased FPGA was key to the successful design of the system. For example, the board was originally intended to support a 16 -bit ISA bus interface only, but the specification was later changed to require support for both 8 -bit XT and 16 -bit AT systems. Since the entire bus interface is implemented in the FPGA, this requirement was accommodated, without requiring changes to the PCB layout as a result.

Taking advantage of the in-systemprogrammable FPGA technology, the MicroAccess board has been designed in anticipation of future field upgrades. New

## ISDN Terminal Adapter

software (stored in Flash memory on the board) and new FPGA configuration programs can be downloaded to units in the field via an ISDN interface. In fact, one set of FPGA configuration programs has been dubbed the "Emergency Xilinx" diagnostic mode; this configuration runs just the ISDN channel, allowing for the downloading of new software and configuration bitstreams to the system.

Tennyson Technology's development environment is PC-based, and includes Viewlogic System's schematic editor and simulator, as well as the Xilinx $\mathrm{XACT}^{\circledR}$ development system. XACT-Performance ${ }^{\mathrm{TM}}$ time specifications and some floorplanning
of the FPGA placement were used to meet the required 33 MHz system clock rate, a fairly aggressive goal when using the -6 speed grade. Both the Viewsim simulator and the X -Delay timing calculator were used to verify the functionality and timing of the FPGA design.

With the aid of Xilinx FPGAs, Tennyson Technology's MicroAccess system is allowing some of Australia's leading organizations to combine telephone and data traffic into single services, providing for better communications with branch offices and other remote locations while reducing overall communication costs.


TENNYSON

## 1996 Data Book Available Soon

Thhe 1996 Xilinx Programmable Logic Data Book will be available this summer. It will contain data sheets and product specifications describing Xilinx component and development system products, including the latest information on the new XC4000E, XC4000EX , XC6200, XC8100 and XC9500 device families. Other included device families described are the XC7200A and XC7300 CPLD families, the XC3000A, XC3000L, XC3100A, XC3100L, XC4000L, XC4000XL and XC5200 FPGA families, and the XC1700 family of Serial PROMs.

The product specifications for the XC2000, XC3000, XC3100, XC4000, XC4000A, XC4000D, and XC4000H FPGA families are not included. These products are still available; however, we recommend using the products in the data book for new designs because they offer better performance at lower cost than the older tech-
nologies. Product specifications for the older products are available at WebLINX, the Xilinx site on the World Wide Web (www.xilinx.com), or through your local Xilinx sales representative.

The military/highreliability and HardWire ${ }^{\text {TM }}$ product lines are overviewed in the 1996 edition, but will retain their own, separate detailed product specification literature.


While the book provides detailed, easy-to-access information about Xilinx products, as a book, it can only offer a "snapshot" of Xilinx products in early 1996. Inquire with your sales representative, WebLINX or this journal for the latest information on new devices, speed grades, package types and development systems.

If you are a university professor who would like to incorporate programmable logic technology into your engineering curriculum, get started by attending a Xilinx University Workshop. Xilinx technology has been used in many engineering courses, including beginning and advanced digital design, processor architecture, digital signal processing, VLSI design, data communications and various project-oriented laboratory courses.

This summer, Xilinx will be hosting four workshops in the United States and two in Asia. These workshops provide a thorough introduction to programmable logic technology, and discuss how to integrate the technology into first-year through fifth-year university courses. The workshops are taught by a team of Xilinx training professionals and local professors with experience at using programmable logic in their own coursework. Technolo-
gies covered at the workshops include field programmable gate arrays (FPGAs), complex programmable logic devices (CPLDs), and dynamically reconfigurable logic. Although most workshops will cover the same basic material, some will have special themes, as described below. Hands-on labs using PC-based development tools are included in each workshop.

These three-day workshops are available free of charge to professors and instructors. However, due to the popularity of the workshops, attendance is limited to two people from each university or college. Seating and hotel rooms at each workshop are limited, so early registration is advised.

To register, contact Jason Feinsmith, Xilinx University Program Manager, at 408-879-4961 or e-mail xup@xilinx.com or visit www.xilinx.com/programs/univ.htm for information.

## WORKSHOPSCHEDULE

## UNITEDSTATES

## Xilinx/Washington State University Workshop

Richland, WA June 24-26
In addition to the basic course material, Dr. Donald Hung will discuss his first-hand experiences in developing courses that use programmable logic.

Xilinx/Cornell University
Reconfigurable Computing Workshop
Ithaca, NY $\downarrow$ July 10-12
This will be our first hands-on workshop devoted to the topic of reconfigurable computing with FPGAs. Targeted at educators who are familiar with reprogrammable logic and are very interested in the concept of dynamically reconfigurable computing, this workshop will condense the basic material and focus on this new and promising
area of study. Several researchers will be present to discuss their work.

## Xilinx/Massachusetts Institute of Technology Workshop <br> Boston, MA July 15-17

For those particularly interested in computer architectures, this workshop will include a look at MIT's newlycreated computer structures curriculum based on Xilinx devices and the "electric legos" concept.

## Xilinx/Oakland University Workshop

Detroit, MI July 24-26
Dr. Subra Ganesan will discuss his work in using FPGAs in digital signal processing applications at this workshop.

## ASIANSCHEDULE

Workshops are planned for the week of August 19 in China, and the week of August 26 in Taiwan. Further details were not available at the time of this printing.

For up-to-date information, visit www.xilinx.com/programs/univ.htm on the World Wide Web.

## Fiscal 1996: Another Record Year

$A_{s}$ in every year since Xilinx was founded, the company again achieved record revenues in fiscal year 1996 (April 1995-March 1996). Fiscal 1996 revenues totaled $\$ 560.8$ million, an increase of $58 \%$ over fiscal 1995, reflecting the continuing strength of our product line and expansion of the programmable logic market.
Key accomplishments of fiscal 1996 include the following:

- The flagship XC4000 series products contributed revenues of over $\$ 250$ million, more than doubling the revenue of the prior year.
- International revenues grew by more than $80 \%$ to $\$ 198$ million.
- Xilinx Ireland, our first wholly-owned manufacturing site outside of the U.S., became fully operational.
- The merger with NeoCAD Corp. was completed, providing access to powerful new software solutions.
- Access to leading-edge process technology was enhanced with a $25 \%$ equity investment in an 8 -inch wafer fabrication facility in a joint venture with United Microelectronics Corp.
- Our commitment to product development was exemplified by research and development spending of approximately $\$ 65$ million, $63 \%$ more than the second-largest programmable logic supplier.

As noted by Willem Roelandts, Chief Executive Officer, "Xilinx is well-positioned as we enter fiscal 1997. New products that we introduced in the second half of fiscal 1996, including the high-performance XC4000E, the high-density

XC4000EX, and the Flash-based in-system-programmable XC9500 CPLD family, should become key revenue drivers next year. Moreover, all these silicon products will be supported by a new, more-powerful, and easier-to-use software solution. Looking ahead, we remain optimistic about the overall growth of programmable logic and our position within this market."

Paced by growth in the European market, revenues for the fourth fiscal quarter (ending in March) reached a record $\$ 149.7$ million, up $37 \%$ from the same quarter one year ago, and $4 \%$ from the immediately previous quarter.

Founded in 1984, Xilinx is the world's largest supplier of programmable logic devices. Xilinx stock is traded on the NASDAQ exchange under stock symbol XLNX.

## TRAININGUPDATE

## Advanced Training Available

$T_{\text {he advanced training course is again available at Xilinx head- }}$ quarters in San Jose, California. The session focuses on features of the Xilinx devices and development system that allow experienced users to create more efficient designs.

Advanced training will be useful for anyone "pushing the envelope" in terms of the speed and density of Xilinx FPGA products, especially the XC4000 family devices. The primary focus is on floorplanning and the use of the new graphical Floorplanner ${ }^{\mathrm{TM}}$.

Classes are scheduled regularly at Xilinx headquarters starting in May. The class is open to all in-warranty Xilinx customers at no charge. Previous experience with the Xilinx products is a prerequisite for the advanced training course.

For more information or to register, visit WebLINX (www.xilinx.com) on the World Wide Web, call Xilinx Training at 408-879-5090, or e-mail to customer.training@xilinx.com.

Learn about the newest Xilinx products and services through our extensive library of product literature. The most recent pieces are listed below. To order or to obtain a complete list of all available literature, please contact your local Xilinx sales representative.
TIILE DESCRIPTION NUMBER

## FPGAs

| XC4000 to XC4000E Conversion Guide | Technical Data | \#0010295-01 |
| :--- | :--- | :--- |
| Interfacing between 5-V and 3.3-V | Technical Data | \#0010296-01 |
| Efficient Shift Registers | Technical Data | \#0010298-01 |

CPLDs
XC9500 Quick Reference Guide Features \& Benefits \#0010408-01

## Software

| XACTstep5.2 Sell Sheet | Features \& Benefits | \#0010289-01 |
| :--- | :--- | :--- |
| Xilinx Foundation Series Sell Sheet | Features \& Benefits | \#0010292-01 |

## Other

| 1996 Training Brochure |  | \#0010134-05 |
| :--- | ---: | ---: |
| Literature Packet:DSP | Technical Data | Packet\#2 |
| Literature Packet: RADD (Reconfigurable Architectures) | Technical Data | Packet\#15 |

## UPCOMING EVENTS

LLook for Xilinx technical papers and/or product exhibits at these upcoming industry forums. For further information about any of these conferences, please contact Kathleen Pizzo (Tel: 408-879-5377 FAX: 408-879-4676).

Design Automation Conference (DAC) International Conference on ApplicaJune 3-7
Las Vegas, Nevada
Intertronic DSP Roadshow
June 4-7
Paris, France
tion Specific Systems, Architectures, and Processors
Aug. 19-21
Chicago, Illinois
Electronic Design Automation and Test

June 5-6
Manchester, UK
DSP
Scandinavia
June 18-19
Copenhagen, Denmark

Conference (EDA\&T)
Sept. 5-6, Beijing, China
Sept. 9-10, Seoul, Korea
Sept. 12-13, Hsinchu, Taiwan
DSP Roadshow
Sept. 25-26
London, UK
International Workshop on Field Programmable Logic and Applications
Sept. 23-25
Darmstadt, Germany
XILINX RELEASED SOFTWARE STATUS-MAY 1996


[^0]| $\frac{\varrho}{\underline{0}}$ | $\stackrel{山}{\mathrm{~N}}$ | $\begin{array}{\|l} \hline 山 \\ 0 \\ 0 \\ \hline \end{array}$ |  |  |  |  |  |  |  |  |  | ¢ |  | ¢ |  | － | U | $\left.\begin{array}{\|c\|} \mathbf{w} \\ 0 \\ \hline \end{array} \right\rvert\,$ | 이이쓸 |  | $$ | 免 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 44 | PLASTICLCC | PC44 |  | － |  |  |  |  |  |  |  | － |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | PLASTIC QFP | PQ44 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | PLASTICVQFP | VQ44 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | CERAMICLCC | WC44 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 48 | PLASTICDIP | PD48 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 64 | PLASTICVQFP | VQ64 |  | － |  |  | － |  |  |  |  | － |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 68 | PLASTICLCC | PC68 | $\checkmark$ | － |  |  |  |  |  |  | － | － |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | CERAMICLCC | WC68 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | CERAMICPGA | PG68 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 84 | PLASTICLCC | PC84 | $\bullet$ | $\bullet$ | － | － | － | － | － | － | $\bullet$ | － | － | － | $\bullet$ | － | － | － | － |  |  |  |  |  |  |  |
|  | CERAMICLCC | WC84 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | CERAMICPGA | PG84 | － | $\bullet$ |  |  |  |  |  |  | $\bullet$ | $\bullet$ | － |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 100 | CERAMIC QFP | CQ100 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | PLASTICPQFP | PQ100 | － | － |  |  |  |  |  |  | － | － | － |  |  | － |  |  |  |  |  |  |  |  |  |  |
|  | PLASTICTQFP | TQ100 |  |  |  |  |  |  |  |  |  | － | － |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | PLASTICVQFP | VQ100 |  | － |  |  | － | － |  | ＊ |  | － | － |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | TOPBRZ．CQFP | CB100 | － | － |  |  |  |  |  |  | － | － |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 120 | CERAMICPGA | PG120 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 132 | PLASTICPGA | PP132 |  | ， | － |  |  |  |  |  |  |  | － |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | CERAMICPGA | PG132 |  | － | － |  |  |  |  |  |  |  | － |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 144 | PLASTICTQFP | TQ144 |  | ， | － | ＊ |  | － | －＊ | － | － |  | － |  |  | － | － |  |  |  |  |  |  |  |  |  |
|  | CERAMICPGA | PG144 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 156 | CERAMICPGA | PG156 |  |  |  |  |  |  |  |  |  |  |  |  |  | － | － |  |  |  |  |  |  |  |  |  |
| 160 | PLASTIC PQFP | PQ160 |  |  | $\bullet$ | $\bullet$ |  |  |  |  |  |  |  | － | $\bullet$ | － | $\checkmark$ | $\checkmark$ | － | － |  |  |  |  |  |  |
| 164 | CERAMIC QFP | CQ164 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | TOPBRZ．COFP | CB164 |  |  |  | － |  |  |  |  |  |  |  | － | － |  |  |  |  |  |  |  |  |  |  |  |
| 175 | PLASTICPGA | PP175 |  |  |  | － |  |  |  |  |  |  |  | － | － |  |  |  |  |  |  |  |  |  |  |  |
|  | CERAMICPGA | PG175 |  |  |  | － |  |  |  |  |  |  |  | － | － |  |  |  |  |  |  |  |  |  |  |  |
| 176 | PLASTICTQFP | TQ176 |  |  |  | － |  |  | ＊ |  | － |  |  | － |  |  |  |  |  |  |  |  |  |  |  |  |
| 184 | CERAMICPGA | PG184 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 191 | CERAMICPGA | PG191 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | ＊ | ＊ |  |  |  |  |  |  |  |
| 196 | TOPBRZ．CQFP | CB196 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 208 | PLASTICPQFP | PQ208 |  |  |  | － |  |  |  |  |  |  |  | － | － | － | － | － | － | － |  |  |  |  |  |  |
|  | METAL MQFP | MQ208 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | HIPERFOFP | HQ208 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | － |  | － |  |  |  |  |
| 223 | CERAMICPGA | PG223 |  |  |  |  |  |  |  |  |  |  |  |  | － |  |  |  |  | － | $\checkmark$ |  |  |  |  |  |
| 225 | PLASTICBGA | BG225 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | － | － |  |  |  |  |  |  |
|  | WINDOWED BGA | WB225 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 228 | TOPBRZ．COFP | CB228 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 240 | PLASTIC PQFP | PQ240 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | － |  |  |  |  |  |  |
|  | METAL MQFP | MQ240 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | HHPERFQFP | HQ240 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | － | ＊ | － |  |  |  |  |
| 299 | CERAMICPGA | PG299 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | － | － |  |  |  |  |
| 304 | H－PERF．QFP | HQ304 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | － | － |  |  |  |  |
| 352 | PLASTICBGA | BG352 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | － |  |  |  |  |
| 411 | CERAMICPGA | PG411 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | ， | ＊ |  |  |
| 432 | PLASTICBGA | BG432 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | － | － |  |  |
| 499 | CERAMICPGA | PG499 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | － | － |
| 596 | PLASTICBGA | BG596 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | － | － |

## MAY 1996

| $\frac{00}{\underline{0}}$ | $\stackrel{\rightharpoonup}{\mathrm{N}}$ | $\begin{aligned} & \text { 山 } \\ & \stackrel{\ominus}{0} \end{aligned}$ |  |  |  |  |  | $\mathfrak{c}$ |  | 员 |  |  | $\begin{array}{l\|c} 6 \\ 0 \\ & 1 \\ 0 \\ \\ \end{array}$ |  |  |  | $\begin{array}{\|l\|} N \\ N \\ 0 \\ \chi \end{array}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 44 | PLASTICLCC | PC44 |  |  |  |  |  |  | - | $\bullet$ |  |  | - | - | - | $\checkmark$ |  |  | - |  |
|  | PLASTICOFP | PQ44 |  |  |  |  |  |  |  |  |  |  |  | - | - |  |  |  |  |  |
|  | PLASTIC VQFP | VQ44 |  |  |  |  |  |  |  | $\bullet$ |  |  |  |  |  |  |  |  | - |  |
|  | CERAMICLCC | WC44 |  |  |  |  |  |  |  |  |  |  | - |  | - | - |  |  |  |  |
| 48 | PLASTICDIP | PD48 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 64 | PLASTIC VQFP | VQ64 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 68 | PLASTICLCC | PC68 |  |  |  |  |  |  |  |  |  |  |  |  |  | - | - |  |  |  |
|  | CERAMICLCC | WC68 |  |  |  |  |  |  |  |  |  |  |  |  |  | $\bullet$ | - |  |  |  |
|  | CERAMICPGA | PG68 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 84 | PLASTICLCC | PC84 | $\bullet$ | - | - | $\bullet \bullet$ | - |  |  | $\bullet$ | $\bullet$ | $\bullet$ |  |  |  |  | $\bullet$ |  |  | $\bullet$ |
|  | CERAMICLCC | WC84 |  |  |  |  |  |  |  |  |  |  |  |  |  |  | - |  |  |  |
|  | CERAMICPGA | PG84 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 100 | CERAMICQFP | CQ100 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | PLASTICPQFP | PQ100 |  |  | $\bullet$ | $\bullet$ |  |  |  | - | $\bullet$ |  |  |  |  |  | - |  |  | - |
|  | PLASTICTQFP | TQ100 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | - |
|  | PLASTIC VQFP | VQ100 |  |  |  | * |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | TOPBRZ. CQFP | CB100 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 120 | CERAMICPGA | PG120 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 132 | PLASTICPGA | PP132 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | CERAMICPGA | PG132 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 144 | PLASTICTQFP | TQ144 |  |  | - | $\bullet \bullet$ | - |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | CERAMICPGA | PG144 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | - |  |  |
| 156 | CERAMICPGA | PG156 |  |  |  | - * |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 160 | PLASTICPQFP | PQ160 |  |  |  | - $\downarrow$ | - | $\stackrel{1}{*}$ |  |  |  | $\bullet$ |  |  |  |  |  | - |  | $\bullet \bullet$ |
| 164 | CERAMICOFP | CQ164 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | TOPBRZ. COFP | CB164 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 175 | PLASTICPGA | PP175 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | CERAMICPGA | PG175 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 176 | PLASTICTQFP | TQ176 |  | - |  |  | * |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 184 | CERAMICPGA | PG184 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 191 | CERAMICPGA | PG191 |  |  |  |  | - |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 196 | TOPBRZ. CQFP | CB196 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 208 | PLASTICPQFP | PQ208 | - | $\bullet \bullet$ |  |  | $\bullet$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | METALMQFP | MQ208 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | HHPERFQFP | HQ208 |  |  |  |  |  | - |  |  |  |  |  |  |  |  |  |  |  | - |
| 223 | CERAMICPGA | PG223 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 225 | PLASTICBGA | BG225 |  | - |  |  | $\bullet$ | $\bullet$ |  |  |  | - |  |  |  |  |  | - |  |  |
|  | WINDOWED BGA | WB225 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 228 | TOPBRZ. CQFP | CB228 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 240 | PLASTICPQFP | PQ240 |  | - |  |  | - |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | METALMQFP | MQ240 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | H-PERFQFP | HQ240 |  |  |  |  |  | $\bullet$ |  |  |  |  |  |  |  |  |  |  |  |  |
| 299 | CERAMICPGA | PG299 |  |  |  |  |  | - |  |  |  |  |  |  |  |  |  |  |  |  |
| 304 | HH-PERF.QFP | HQ304 |  |  |  |  |  | $\bullet$ |  |  |  |  |  |  |  |  |  |  |  |  |
| 352 | PLASTICBGA | BG352 |  |  |  |  |  | $\stackrel{*}{*}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| 411 | CERAMICPGA | PG411 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 432 | PLASTICBGA | BG432 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 499 | CERAMICPGA | PG499 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 596 | PLASTICBGA | BG596 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |


| XILINXALLANCE - EDA COMPANIES \& PRODUCTS - MAY 1996-1 OF 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Company Name | Product Name | Version | Function | DesignKit | $\begin{gathered} 2 \mathrm{k} / 3 \mathrm{k} / \\ 4 \mathrm{k} \\ \hline \end{gathered}$ | $\begin{gathered} \text { XC } \\ 5200 \\ \hline \end{gathered}$ | $\begin{aligned} & \text { CPLD } \\ & 7 \mathrm{k} 9 \mathrm{k} \\ & \hline \end{aligned}$ | $\begin{gathered} \text { XC } \\ 8100 \\ \hline \end{gathered}$ | $\mathrm{U}_{\mathrm{NI}}$ | PC | PLATF Sun | ORMS RS6000 | HP7 |
| Aldec | Active-CAD | 2.0 | Schematic Entry \& Simulation \& HDL Editor | Included | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |  |  |  |
| Cadence | Verilog Concept FPGADesigner Synergy Composer | $\begin{gathered} \hline 2.3 .2 \\ 2.1 \\ 9504 \\ 2.3 \\ 4.3 .4 / 4.4 \end{gathered}$ | Simulation <br> Schematic Entry <br> Topdown FPGA Synthesis <br> FPGA Synthesis <br> Schematic Entry | Xilinx Front End Xilinx Front End Call Xilinx Call Xilinx Xilinx Front End | $\begin{aligned} & 6 \\ & \checkmark \\ & \checkmark \\ & \checkmark \\ & \checkmark \end{aligned}$ | $\begin{aligned} & \hline \checkmark \\ & \checkmark \\ & \checkmark \end{aligned}$ | $\begin{aligned} & 7 \mathrm{k} \\ & 7 \mathrm{k} \\ & 7 \mathrm{k} \\ & 7 \mathrm{k} \\ & 7 \mathrm{k} \end{aligned}$ | $\begin{gathered} \hline \checkmark \\ \checkmark \\ \text { Q3 } \\ \checkmark \\ \text { TBD } \end{gathered}$ | 1 <br> $\checkmark$ <br> $\checkmark$ <br> $\checkmark$ <br> $\checkmark$ <br> $\checkmark$ |  |  | $\begin{aligned} & \hline \\ & \checkmark \\ & \checkmark \\ & \checkmark \\ & \checkmark \end{aligned}$ | 1 $\checkmark$ $\checkmark$ $\checkmark$ $\checkmark$ $\checkmark$ |
| Mentor Graphics | Autologic Design Architect QuickSim II | $\begin{aligned} & \text { A.x_F } \\ & \text { A.x_F } \\ & \text { A.x_F } \end{aligned}$ | Synthesis Schematic Entry Simulation | XilinxSynthesis Lib. Call Xilinx <br> Call Xilinx | $\begin{aligned} & \checkmark \\ & k \\ & \hline \end{aligned}$ | $\begin{aligned} & 1 \\ & \checkmark \\ & 1 \end{aligned}$ | $\begin{aligned} & 7 \mathrm{k} \\ & 7 \mathrm{k} \\ & 7 \mathrm{k} \\ & \hline \end{aligned}$ | $\begin{aligned} & \checkmark \\ & \checkmark \\ & \checkmark \end{aligned}$ | 1 $\checkmark$ $\checkmark$ $\checkmark$ |  | 1 $\checkmark$ $\checkmark$ | $\begin{aligned} & \checkmark \\ & \checkmark \\ & \checkmark \end{aligned}$ | $\checkmark$ $\checkmark$ $\checkmark$ $\checkmark$ |
| OrCAD | Simulate (Win) VST 386+(DOS) Capture (Win) SDT 386+ (DOS) PLD386+(DOS) | $\begin{gathered} 6.10 \\ 1.2 \\ 6.11 \\ 1.2 \\ 2.0 \end{gathered}$ | Simulation Simulation Schematic Entry Schematic Entry Synthesis | Call Xilinx Call Xilinx Call Xilinx Call Xilinx Call OrCAD | $\begin{aligned} & 6 \\ & \checkmark \\ & \checkmark \\ & \hline \end{aligned}$ | $\checkmark$ | $\begin{aligned} & 7 \mathrm{k} \\ & 7 \mathrm{k} \\ & 7 \mathrm{k} \\ & 7 \mathrm{k} \end{aligned}$ | Q3 $* \checkmark$ | $\checkmark$ $\checkmark$ $\checkmark$ | 1 $\checkmark$ $\checkmark$ $\checkmark$ $\checkmark$ 1 |  |  |  |
| Synario Design Automation | ABEL <br> Synario | $\begin{aligned} & 6.2 \\ & 2.2 \\ & \hline \end{aligned}$ | Synthesis, Simulation Schematic Entry, Synthesis \& Simulation | XEPLDFitter SYN-LCA | $\checkmark$ | $\checkmark$ | $\begin{aligned} & 7 \mathrm{k}, 9 \mathrm{k} \\ & 7 \mathrm{k}, 9 \mathrm{k} \\ & \hline \end{aligned}$ | TBD | $\checkmark$ | $\checkmark$ |  |  |  |
| Synopsys | $\begin{aligned} & \text { FPGA Compiler } \\ & \text { VSS } \\ & \text { Design Compiler } \end{aligned}$ | $\begin{aligned} & 3.4 \mathrm{a} \\ & 3.4 \mathrm{a} \\ & 3.4 \mathrm{a} \end{aligned}$ | Synthesis Simulation Synthesis | Call Xilinx Call Xilinx Call Xilinx | $\begin{gathered} 3 \mathrm{~K}, 4 \mathrm{~K} \\ \underset{\checkmark}{ } \end{gathered}$ | $\begin{aligned} & 6 \\ & \checkmark \\ & \checkmark \end{aligned}$ | $\begin{aligned} & \hline 7 \mathrm{k} \\ & 7 \mathrm{k} \\ & 7 \mathrm{k} \end{aligned}$ | $\begin{aligned} & \hline \\ & \hline \\ & \checkmark \\ & \hline \end{aligned}$ | $\checkmark$ $\checkmark$ $\checkmark$ $\checkmark$ |  | J $\checkmark$ $\checkmark$ | $\begin{aligned} & \hline \checkmark \\ & \checkmark \\ & \checkmark \end{aligned}$ | a $\checkmark$ $\checkmark$ |
| Viewlogic | WorkView Office <br> ProSynthesis ProSim ProCapture | $\begin{gathered} \hline 5.5 \\ 5.02 \\ 6.1 \\ 6.1 \\ \hline \end{gathered}$ | Schem/Sim/Synth Synthesis Simulation, Timing Analysis Schematic Entry | Call Xilinx call Xilinx call Xilinx call Xilinx | $\begin{aligned} & \checkmark \\ & \checkmark \\ & \checkmark \\ & \checkmark \\ & \hline \end{aligned}$ | XACT6 <br> XACT6 <br> XACT6 <br> XACT6 | $\begin{aligned} & \hline \\ & 7 \mathrm{k} \\ & 7 \mathrm{k} \\ & 7 \mathrm{k} \\ & \hline \end{aligned}$ |  | 1 $\checkmark$ $\checkmark$ $\checkmark$ $\checkmark$ | $\begin{aligned} & \checkmark \\ & \checkmark \\ & \checkmark \\ & \checkmark \end{aligned}$ | 1 <br> $\checkmark$ <br> $\checkmark$ <br> $\checkmark$ <br>  | $\begin{aligned} & \checkmark \\ & \checkmark \\ & \checkmark \\ & \checkmark \\ & \hline \end{aligned}$ | 1 <br> $\checkmark$ <br> $\checkmark$ <br> $\checkmark$ <br> $\checkmark$ |
| Capilano Computing | DesignWorks | 3.1 | SchematicEntry/Sim | XD-1 | $\checkmark$ |  |  |  | $\checkmark$ | $\checkmark$ |  |  |  |
| Compass Design Automation | ASIC Navigator <br> X-Syn <br> QSim |  | Schematic Entry <br> Synthesis <br> Simulation | Xilinx Design Kit | $\begin{aligned} & \checkmark \\ & \checkmark \\ & \hline \end{aligned}$ | $\begin{aligned} & \checkmark \\ & \checkmark \end{aligned}$ | $\begin{aligned} & 7 \mathrm{k} \\ & 7 \mathrm{k} \end{aligned}$ | $\begin{aligned} & \text { Q3 } \\ & \text { Q3 } \\ & \text { Q3 } \\ & \hline \end{aligned}$ |  |  | $\checkmark$ $\checkmark$ $\checkmark$ |  | $\checkmark$ $\checkmark$ $\checkmark$ |
| Escalade | DesignBook | 2.0 | Design Entry |  | $\checkmark$ |  |  |  | $\checkmark$ | $\checkmark$ | $\checkmark$ |  |  |
| Exemplar Logic | Galileo | 3.2 | Synthesis/Timing Analysis Simulation | Included | 3k,4k | $\checkmark$ | 7k | $\checkmark$ |  | $\checkmark$ | $\checkmark$ |  |  |
| IK Technology Co. | ISHIZUEPROFESSIIONALS | 1.05.02 | Schematic Entry/Simulation | Xilinx Design Kit | $\checkmark$ |  |  |  |  | $\checkmark$ | $\checkmark$ |  | $\checkmark$ |
| IKOSSystems | Voyager | 2.11 | Simulation | Xilinx Tool Kit | $\checkmark$ |  |  |  |  |  | $\checkmark$ |  | $\checkmark$ |
| INCASES Engineering GmbH | Theda | 4.0 | Schematic Entry | XilinxKit | $\checkmark$ |  |  |  |  |  |  |  | $\checkmark$ |
| ISDATA | LOG/iC Classic LOG/iC2 | $\begin{aligned} & 4.2 \\ & 4.2 \\ & \hline \end{aligned}$ | Synthesis SynthesisSimulation | LCA-PP <br> Xilinx Mapper | $\checkmark$ | $\checkmark$ | $\begin{aligned} & 7 \mathrm{k} \\ & 7 \mathrm{k} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \checkmark \\ & \checkmark \end{aligned}$ | $\checkmark$ | $\checkmark$ |  | $\checkmark$ |
| Logic Modeling Corp. (Synopsis Division) | LM1200 <br> Smart Model |  | Simulation Models Hardware Modeler | In Smart Model Lib. Xilinx Logic Module | $\begin{aligned} & 6 \\ & \hline \end{aligned}$ | $\checkmark$ | $\begin{aligned} & \hline 7 \mathrm{k}, 9 \mathrm{k} \\ & 7 \mathrm{k}, 9 \mathrm{k} \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & \hline \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \\ & \hline \end{aligned}$ | $\checkmark$ |
| Model Technology | V-System/VHDL | 4.4 | Simulation |  | 3k,4k |  |  | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |  |
| Protel Technology | Advanced Schematic | 3.1 | Schematic Entry/Client Server | Xilinx Interface | $\checkmark$ |  | 7k |  |  | $\checkmark$ |  |  |  |
| Quad Design Technology | Motive | 4.3 | Timing Analysis | XNF2MTV | $\checkmark$ |  |  | $\checkmark$ |  | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| SimuCad | Silos III | 95.100 | Simulation | Included | $\checkmark$ |  |  |  | $\checkmark$ | $\checkmark$ |  |  |  |
| Sophia Sys \& Tech | Vanguard | 5.31 | Schematic Entry | Xilinx I/F Kit | $\checkmark$ |  | $\checkmark$ |  |  | $\checkmark$ | $\checkmark$ |  | $\checkmark$ |
| Summit Design Corp. | Visual HDL | 3.0 | Graphical Design Entry/Simulation/Debug | EDIF Interface | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| Synplicity, Inc. | Synplify-Lite Synplify | $\begin{aligned} & 2.5 f \\ & 2.5 f \\ & \hline \end{aligned}$ | Synthesis Synthesis | Xilinx Mapper included | $\begin{aligned} & 3 \mathrm{~K}, 4 \mathrm{~K} \\ & 3 \mathrm{~K}, 4 \mathrm{~K} \end{aligned}$ | $\begin{aligned} & 6 \\ & k \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 6 \\ & \checkmark \end{aligned}$ | $\begin{aligned} & \hline \checkmark \\ & \hline \end{aligned}$ | $\begin{aligned} & 6 \\ & \checkmark \end{aligned}$ |  |  |
| TopDown Design Solutions | V-BAK | 1.1 | XNFto VHDL translator | XNF interface | $\checkmark$ | $\checkmark$ |  |  | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |  |
| Veda Design Automation Inc | Vulcan | 4.5 | Simulation | XILINX Tool Kit | $\checkmark$ |  |  |  |  |  | $\checkmark$ |  | $\checkmark$ |


|  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $1$ |  | $1$ |  |  |  |  |  | $\uparrow$ |  | ш！s｜əлә－әџеЬ <br>  |  | dXmbipered <br> dy wiblpexed | peoßz |
| 1 | $\uparrow$ | $\checkmark$ |  |  |  |  |  | 丬士＇หє |  | ио！̣！｜nw！ |  | ！$n$ sıns $\perp$ | иәуnZ |
| $\wedge$ |  | $\bigcirc$ |  |  |  |  |  | $\bigcirc$ | Kıeג9！ $7 \times$ x！！！${ }^{\text {a }}$ | s！seutuks | で1 | OUdsuex 1 |  |
|  |  |  |  |  |  |  |  | $\checkmark$ | NヨЭ ${ }^{\text {N }}$ X | 10łE｜SUEれ 3 NX 아 707 | で1 | वУОМә！＾ |  |
| 1 | $\uparrow$ | $\checkmark$ | 1 | $\checkmark$ |  |  | $\bigcirc$ | $\checkmark$ | H！YXU！！！ |  |  | q！ 7 ขu！ |  |
| 1 |  | $\bigcirc$ |  |  |  |  |  | $\checkmark$ |  | uo！̣｜｜nu！ | 9 | rese7 | әиイрелә」 |
| $\wedge$ |  | $\checkmark$ | 1 |  |  |  |  |  | эnpow ubisog xu！！！ | sisoupuis | $\varepsilon \cdot \varepsilon$ | 7X－əəu6！səold | ONIW |
|  |  | $\checkmark$ | 1 |  |  | Y 2 |  | 妆 |  | s！səupuर | $\varepsilon \cdot 乙$ | NONヨH | uo！perodıoう x！uomıeн |
|  |  |  | 1 |  |  |  |  | 妆＇Yє | рәрп｜эu｜ | metsis ubisegumog－dod |  | वपีヨ＾Oบd | IS7nsti！$n$ 」 |
|  |  |  | 1 |  |  | Y 2 | $\uparrow$ | $\uparrow$ |  | иo！̣e｜nu！s | $0 \cdot \varepsilon$ | WIS－SJ |  |
|  |  |  | 1 |  |  | Y 2 | $\uparrow$ | $\wedge$ | サ！ |  | $0 \cdot \varepsilon$ | WISLYO |  |
|  |  |  | 1 |  |  | Y 2 | $\uparrow$ | $\uparrow$ | サ！ ¢ $_{\text {xu！！！}}$ |  | $0 \cdot \varepsilon$ | 91＊－S」 |  |
|  |  |  | 1 |  |  | Y 2 | $\wedge$ | $\wedge$ |  |  | $0 \cdot \varepsilon$ | әqoud |  |
| 1 | $\bigcirc$ | $\checkmark$ | 1 |  | $\checkmark$ |  | $\uparrow$ | $\uparrow$ |  |  |  | 10sserdmoうこ！607 |  |
|  |  |  | 1 |  |  | YL |  | 1 | әэセィəәu｜」NX | э！ฺешәบэ | O\％ 1 | ләмә！лนеш |  גənduoo－$\forall$ NIO |
| 1 |  | $\uparrow$ | $\uparrow$ | $\uparrow$ | $\uparrow$ | Y6＇YL | $\uparrow$ | $\uparrow$ | рәрпјフи |  | $0 \cdot 1$ | чэиәдมง！ |  |
| 1 |  | 1 | $\uparrow$ | 1 | $\checkmark$ | Y6＇YL | 1 | $\checkmark$ | рәрпрои | s！s久｜euvpue uo！̣eo！！ | $0 \cdot \varepsilon$ |  | uo！̣eıodıoう イбоןоиолиว |
| 1 |  | 1 | 1 |  |  | Y 2 |  | $\bigcirc$ uo | ！ie｜nu！s esejisiom |  | 1＇t | S $V$ TIIX |  |
|  |  |  |  | $\wedge$ |  |  | $\checkmark$ | Yt | ع＇zssəx ${ }^{\text {c }}$ | uo！̧̣｜nuヨJIS | ع＇乙 | 1əı이xヨ | uo！！eıodıo x！！d $\forall$ |
|  |  |  |  |  |  |  |  | $\bigcirc$ | sə入’てssox | ио！̣е！nwヨ | $1 \cdot \mathrm{C}$ |  | uo！！eıodıoう x！！d $\forall$ |
|  |  |  | 1 |  |  | 1 |  | $\bigcirc$ |  | ио！̣е｜n｜u！S／S！səutuks |  |  |  |
| 1 |  | $\uparrow$ | 1 |  |  | Y 2 | 1 | $\uparrow$ | әЈセцәди！$\forall$ O7 $\forall \forall$ |  | 09＇Z | NヨЭ• $V$ |  |
| 1 |  | 1 | $\bigcirc$ |  |  | Y 2 | 1 | 1 |  | S！s介｜eu＊ K！！！qe！sə | 09 ＇ | əKədreys |  |
| 1 | 1 | 1 | 1 | $\checkmark$ |  |  | $\checkmark$ | 1 | рәрп｜フu｜ |  | $\varepsilon \cdot \varepsilon$ | иещеэ |  |
| 1 | 1 | 1 | 1 | 1 |  |  | 1 | 1 | рәрпןи |  | $\varepsilon ં દ$ | ә！Myos |  |
| 1 | $\checkmark$ | 1 | $\uparrow$ | 1 |  |  | $\bigcirc$ | $\checkmark$ | рәрпрои | s！sәuииイ |  | ufs V |  |
|  |  |  | 1 | 1 |  |  |  | $\checkmark$ | рәрпрои | uо！̣e｜nm！S＇s！səutuks |  | 70Н＾уеәd |  |
| 1 |  | 1 | $\Gamma$ | $\checkmark$ | 081 |  | $\checkmark$ | 妆＇妆 | म！ | әınıdejubisea | x＇ャレ |  |  |
| 1 |  | 1 | $\uparrow$ |  |  | Y 2 |  | 1 |  |  | 0 \％ | uイsald |  |
| 1 |  | 1 | $\uparrow$ | $\checkmark$ |  |  |  | પ૪＇Yદ |  | s！səupuイs | でてし | uo！penouर́s |  |
| 1 |  | 1 | 1 | 1 | 981 |  | 1 | પષ＇Yદ | H！ubisoa $\forall$ ¢dy xul！ | sisoutus | 0 －$\dagger$ | s！seytuistsegùn |  |
| 1 |  | 1 | 1 | 1 | 081 |  | $\uparrow$ | પד＇Yદ | म！ | диәшә6виениб！səด | x＇ヶ1 | WWO |  |
| 1 |  | 1 | $\uparrow$ | $\checkmark$ | 081 |  | $\checkmark$ | 妆＇Yદ |  | uo！̣｜nu！s | 0 －$\downarrow$ |  |  |
| 1 |  | 1 | 1 | 1 | 1 |  |  | Yד＇Yદ | H！ | uo！pe｜nu！s | $0 \cdot \downarrow 1$ | бо！иə $\wedge$ łsequə $\wedge$ |  |
| 1 |  | 1 | $\bigcirc$ | 1 | 081 |  |  | 妆＇Yદ |  |  | 0゙ゅト | 70H＾1seq！ıə＾ | ısəquə＾ |
| LdH | $\begin{aligned} & \hline 0009 S 4 \\ & \text { SWY } \end{aligned}$ | $\begin{gathered} \hline \text { NnS } \\ \text { Hll } \end{gathered}$ | Od | $\begin{gathered} \hline 97 \\ \text { IN } \end{gathered}$ | $\begin{gathered} 0018 \\ 0 X \end{gathered}$ | $\begin{aligned} & \text { y/6yL } \\ & \text { aldo } \end{aligned}$ | $\begin{aligned} & \hline 00 Z \mathrm{Zg} \\ & \mathrm{OX} \end{aligned}$ | $\begin{gathered} \begin{array}{c} y+ \\ \mu \varepsilon / x z \end{array} \end{gathered}$ |  | NOILON或 | NOISU3 $\Lambda$ | ${ }^{\text {BWVN }}$ IJnaOy | ЭWVN ＾NVdWOO |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## XILINX ALLIANCE-EDA CONTACTS -MAY 1996

| Contact Name | Phone Number | E-mailAddress |
| :---: | :---: | :---: |
| Dave Pellerin | (800) 470-2686 | pellerin@seanet.com |
| Ray Wei | (510) 656-2189 | ray@aceo.com |
| Nancy Hudson | (603) 881-8821 |  |
| David Rinehart | (702) 456-1222 $\times 12$ | dave@aldec.com |
| David Blagden | 441489571562 |  |
| Baruch Deutsch | (408) 523-4137 | baruch@altagroup.com |
| Henry Verheyen | (408) 428-6209 | henry@aptix.com |
| Christopher Lotz | +33-99537171 |  |
| Itzhak Shapira Jr. | (408) 428-5739 | itzhak@cadence.com |
| Chris Dewhurst | (604) 522-6200 |  |
| MikeMcClure | (206) 869-4227 $\times 116$ | sales@chronology.com |
| Brad Ashmore | (415) 940-1723 | bashmore@cina.com |
| Marcia Murray | (408) 474-5002 |  |
| Cuong Do | (408) 934-1536 | CuongEDS@aol.com |
| RodDudzinski | (408) 654-1651 |  |
| Mary Murphy | (510) 3373728 | murphy@exemplar.com |
| Matt Van Wagner | (603) 598-4444 | matt@flynn.com |
| Masato Tsuru | +81-4-4812-8043 |  |
| ShigeakiHakusui | (617) 935-8335 |  |
| TsutomuSomeya | +81-3-3839-0606 | someya@ikt.co.jp |
| Brad Roberts | (408) 366-8509 | brad@ikos.com |
| Christian Kerscher | +49-89-839910 | ckerscher@muc.incases.com |
| Ralph Remme | +49-72-1751087 | ralph.remme@isdata.de |
| Frank Meunier | (508) 897-0028 |  |
| Marnie McCollow | (503) 531-2412 | marniem@synopsys.com |
| David Mot | (303) 279-6868 x209 |  |
| SamPicken | (503) 685-1298 | samp@mentorg.COM |
| Kevin Bush | (719) 590-1155 |  |
| Marketing Department | +32-02-4603175 |  |
| Greg Seltzer | (503) 526-5465 | greg_seltzer@model.com |
| Mike Jingozian | (503) 671-9500 | mikej@orcad.com |
| Luise Markham | (408) 243-8143 |  |
| Britta Sullivan | (805) 988-8250 |  |
| RichardJones | (510) 487-9700 | richard@simucad.com |
| Tom Tilbon | (408) 232-4764 |  |
| EdSinclair | (503) 643-9281 |  |
| Jacquelin Taylor | (206) 867-6257 | taylorja@data-io.com |
| Lynn Fiance | (415) 694-4289 | lynnf@synopsys.com |
| Alisa Yaffa | (415) 961-4962 | alisa@synplicity.com |
| MikeJew | (617) 422-3753 | jew@teradyne.com |
| Rocky Awalt | (916) 622-7935 | rocky@trg.com |
| Shige Ohtani | +81-3-334-08198 | shige@xilinx.tel.com.jp |
| Art Pisani | (603) 888-8811 |  |
| JamesDouglas | +44-703-255118 |  |
| Kathie O'Toole | (408) 496-4515 |  |
| Ravi Ravikumar | (415) 691-6445 | rravikum@veribest.com |
| Preet Virk | (508) 480-0881 | pvirk@viewlogic.com |
| Andy Bloom | (305) 423-8448 |  |
| Makato Ikeda | +81-4-594-27787 |  |
| Mike Hannig | (201) 989-2900 |  |

Inquiries about the Xilinx Alliance Program can be e-mailed to alliance@xilinx.com.
PROGRAMMERSUPPORTFORXILINXXC1700SERIALPROMS—MAY1996


| PROGRAMMERSUPPORTFORXILIXXC7200EPLDS-MAY 1996 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MANUFACTURER | MODEL | 7236 | 7236A | 7272 | 7272A |
| ADVANTECH | PC-UPROG LabTool-48 | $\begin{array}{r} \hline \text { Apr-96 } \\ \text { V1.31A } \end{array}$ | $\begin{gathered} \hline \text { Apr-96 } \\ \text { V1.31A } \\ \hline \end{gathered}$ | Apr-96 <br> V1.31A | $\begin{gathered} \text { Apr-96 } \\ \text { V1.31A } \end{gathered}$ |
| ADVINSYSTEMS | $\begin{aligned} & \text { Pilot-U40 } \\ & \text { Pilot-U84 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { May-96 } \\ & \text { May-96 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { May-96 } \\ & \text { May-96 } \\ & \hline \end{aligned}$ | May-96 | May-96 |
| B\&CMICROSYSTEMSINC. | Proteus | May-96 | May-96 | May-96 | May-96 |
| BPMICROSYSTEMS | $\begin{aligned} & \hline \text { BP-1200 } \\ & \text { BP-2100 } \\ & \hline \end{aligned}$ | $\begin{aligned} & 3.15 \\ & 3.15 \end{aligned}$ | $\begin{aligned} & 3.15 \\ & 3.15 \end{aligned}$ | $\begin{aligned} & 3.15 \\ & 3.15 \end{aligned}$ | $\begin{aligned} & 3.15 \\ & 3.15 \\ & \hline \end{aligned}$ |
| DATA I/O | $\begin{aligned} & \hline \text { UniSite } \\ & 2900 \\ & 3900 \\ & \text { AutoSite } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { May-96 } \\ & \text { May-96 } \\ & \text { May-96 } \\ & \text { May-96 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { May-96 } \\ & \text { May-96 } \\ & \text { May-96 } \\ & \text { May-96 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { May-96 } \\ & \text { May-96 } \\ & \text { May-96 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { May-96 } \\ & \text { May-96 } \\ & \text { May-96 } \\ & \hline \end{aligned}$ |
| DEUSEXMACHINAENGINEERING | XPGM | V1.40 | V1.40 | V1.40 | V1.40 |
| EETOOLS | ALLMAX/ALLMAX + MEGAMAX | $\begin{aligned} & \hline \text { V2.4U } \\ & \text { V1.1E } \end{aligned}$ | $\begin{aligned} & \hline \mathrm{V} 2.4 \mathrm{U} \\ & \mathrm{~V} 11 \mathrm{~F} \end{aligned}$ | $\begin{aligned} & \hline \text { V2.4U } \\ & \text { V1.1E } \end{aligned}$ | $\begin{aligned} & \hline \text { V2.4U } \\ & \text { V1.1E } \end{aligned}$ |
| ELANDIGITALSYSTEMS | 6000 APS | 3Q96 | 3Q96 | 3 Q96 | 3Q96 |
| HI-LOSYSTEMSRESEARCH | $\begin{aligned} & \text { All-03A } \\ & \text { All-07 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { V3. } 09 \\ & \text { V3.09 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { V3.09 } \\ & \text { V3.09 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { V3.09 } \\ & \text { V3.09 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { V3.09 } \\ & \text { V3.09 } \\ & \hline \end{aligned}$ |
| ICETECHNOLOGYLTD | Micromaster 1000/E <br> Speedmaster 1000/E <br> MicromasterLV <br> SpeedmasterLV | $\begin{aligned} & \text { May-96 } \\ & \text { May-96 } \\ & \text { May-96 } \\ & \text { May-96 } \end{aligned}$ | $\begin{aligned} & \text { May-96 } \\ & \text { May-96 } \\ & \text { May-96 } \\ & \text { May-96 } \end{aligned}$ | $\begin{aligned} & \text { May-96 } \\ & \text { May-96 } \\ & \text { May-96 } \\ & \text { May-96 } \end{aligned}$ | $\begin{aligned} & \text { May-96 } \\ & \text { May-96 } \\ & \text { May-96 } \\ & \text { May-96 } \end{aligned}$ |
| LEAPELECTRONICS | LEAPER-10 <br> LEAP-SU1 <br> LEAP-U1 |  |  |  |  |
| LOGICALDEVICES | ALLPRO-88 <br> ALLPRO-88XR <br> XPRO-1 | $\begin{aligned} & \hline \text { Jul-96 } \\ & \text { Jul-96 } \\ & \text { Jul-96 } \end{aligned}$ | $\begin{aligned} & \hline \text { Jul-96 } \\ & \text { Jul-96 } \\ & \text { Jul-96 } \end{aligned}$ | $\begin{aligned} & \hline \text { Jul-96 } \\ & \text { Jul-96 } \\ & \text { Jul-96 } \end{aligned}$ | $\begin{aligned} & \hline \text { Jul-96 } \\ & \text { Jul-96 } \\ & \text { Jul-96 } \end{aligned}$ |
| MICROPROSS | ROM9000 |  |  |  |  |
| MQPELECTRONICS | SYSTEM2000 PINMASTER48 |  |  |  |  |
| NEEDHAM'SELECTRONICS | EMP20 | V3.10 | V3.10 | V3.10 | V3.10 |
| SMS | Expert Optima Multisyte | $\begin{aligned} & \hline \text { B/96 } \\ & \text { B/96 } \\ & \text { B/96 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \mathrm{B} / 96 \\ & \mathrm{~B} / 96 \\ & \mathrm{~B} / 96 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \mathrm{B} / 96 \\ & \mathrm{~B} / 96 \\ & \mathrm{~B} / 96 \\ & \hline \end{aligned}$ | $\mathrm{B} / 96$ $\mathrm{~B} / 96$ $\mathrm{~B} / 96$ |
| STAG | Eclipse | May-96 | May-96 | May-96 | May-96 |
| SUNRISEELECTRONICS | $\begin{aligned} & \text { T-10UDP } \\ & \text { T-10ULC } \end{aligned}$ | $\begin{aligned} & \text { Aug-96 } \\ & \text { Aug-96 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { Aug-96 } \\ & \text { Aug-96 } \\ & \hline \end{aligned}$ | Aug-96 <br> Aug-96 | $\begin{aligned} & \text { Aug-96 } \\ & \text { Aug- } 96 \\ & \hline \end{aligned}$ |
| SUNSHINEELECTRONICS | POWER-100 EXPRO-60/80 | $\begin{aligned} & \text { Aug-96 } \\ & \text { Aug-96 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { Aug-96 } \\ & \text { Aug- } 96 \\ & \hline \end{aligned}$ |  |  |
| SYSTEMGENERAL | TURPRO-1/FX MULTI-APRO | $\begin{aligned} & \hline \text { Jul-96 } \\ & \text { Jul-96 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { Jul-96 } \\ & \text { Jul-96 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { Jul-96 } \\ & \text { Jul-96 } \end{aligned}$ | $\begin{aligned} & \hline \text { Jul-96 } \\ & \text { Jul-96 } \end{aligned}$ |
| TRIBALMICROSYSTEMS | $\begin{aligned} & \hline \text { TUP-300 } \\ & \text { TUP-400 } \\ & \text { FLEX-700 } \end{aligned}$ | $\begin{aligned} & \hline \text { V3.09 } \\ & \text { V3.09 } \\ & \text { V3.09 } \end{aligned}$ | $\begin{aligned} & \hline \text { V3.09 } \\ & \text { V3.09 } \\ & \text { V3.09 } \end{aligned}$ | $\begin{aligned} & \hline \text { V3.09 } \\ & \text { V3.09 } \\ & \text { V3.09 } \end{aligned}$ | $\begin{aligned} & \hline \text { V3.09 } \\ & \text { V3.09 } \\ & \text { V3.09 } \end{aligned}$ |
| XEITEK | SUPERPRO <br> SUPERPROII | Aug-96 <br> Aug-96 | $\begin{aligned} & \text { Aug-96 } \\ & \text { Aug-96 } \end{aligned}$ | Aug-96 <br> Aug-96 | $\begin{aligned} & \text { Aug-96 } \\ & \text { Aug- } 96 \\ & \hline \end{aligned}$ |
| XILINX | HW-130 | 1.14 | 1.14 | 1.04 | 1.04 |

WHITE=changedsincelastissue

## PROGRAMMERSUPPORTFORXILINXXC7300EPLDS—MAY1996

| MANUFACTURER | MODEL | 7318 | 7336 | 7336Q | 7354 | 7372 | 73108 | 73144 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADVANTECH | $\begin{aligned} & \hline \hline \text { PC-UPROG } \\ & \text { LABTOOL-48 } \end{aligned}$ | V1.31A | V1.31A | V1.31A | V1.31A | V1.31A | V1.31A |  |
| ADVINSYSTEMS | $\begin{aligned} & \text { PILOT-U40 } \\ & \text { PILOT-U84 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { May-96 } \\ & \text { May-96 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { May-96 } \\ & \text { May-96 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { May-96 } \\ & \text { May-96 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { May-96 } \\ & \text { May-96 } \\ & \hline \end{aligned}$ | May-96 | May-96 |  |
| B\&CMICROSYSTEMS, INC. | PROTEUS | May-96 | May-96 | May-96 | May-96 | May-96 | May-96 | May-96 |
| BPMICROSYSTEMS | $\begin{aligned} & \text { BP-1200 } \\ & \text { BP-2100 } \end{aligned}$ | $\begin{aligned} & \hline \text { V3.15 } \\ & \text { V3.15 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { V3.15 } \\ & \text { V3.15 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { V3.15 } \\ & \text { V3.15 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { V3.15 } \\ & \text { V3.15 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { V3.15 } \\ & \text { V3.15 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { V3.15 } \\ & \text { V3.15 } \\ & \hline \end{aligned}$ |  |
| DATA I/O | 2900 3900/AUTOSITE UNISITE | $\begin{aligned} & \text { May-96 } \\ & \text { May-96 } \\ & \text { May-96 } \end{aligned}$ | $\begin{aligned} & \text { May-96 } \\ & \text { May-96 } \\ & \text { May-96 } \end{aligned}$ | May-96 <br> May-96 <br> May-96 | May-96 <br> May-96 <br> May-96 | $\begin{aligned} & \text { May-96 } \\ & \text { May-96 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { May-96 } \\ & \text { May-96 } \end{aligned}$ |  |
| DEUSEXMACHINAENGINEE | RING | XPGM | V1.40 | V1.40 | V1.40 | V1.40 | V1.40 | V1.40 |
| EETOOLS | ALLMAX/ALLMAX + MEGAMAX | V2.4U <br> V1.1E | V2.4U <br> V1.1E | $\begin{aligned} & \text { V2.4U } \\ & \text { V1.1E } \end{aligned}$ | $\begin{aligned} & \text { V2.4U } \\ & \text { V.1E } \end{aligned}$ | V1.1E |  |  |
| ELAN | 6000 APS | 3Q96 | 3Q96 | 3Q96 | 3Q96 | 3Q96 |  |  |
| HI-LOSYSTEMSRESEARCH | ALL-03A ALL-07 | $\begin{aligned} & \hline \text { V3.09 } \\ & \text { V3.09 } \end{aligned}$ | $\begin{aligned} & \hline \text { V3.09 } \\ & \text { V3.09 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { V3.09 } \\ & \text { V3.09 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { V3.09 } \\ & \text { V3.09 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { V3.09 } \\ & \text { V3.09 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { V3. } 09 \\ & \text { V3.09 } \\ & \hline \end{aligned}$ |  |
| ICETECHNOLOGYLTD | Micromaster 1000/E <br> Speedmaster 1000/E <br> MicromasterLv <br> SpeedmasterLv | May-96 <br> May-96 <br> May-96 <br> May-96 | May-96 <br> May-96 <br> May-96 <br> May-96 | $\begin{aligned} & \text { May-96 } \\ & \text { May-96 } \end{aligned}$ | May-96 <br> May-96 <br> May-96 <br> May-96 | May-96 <br> May-96 <br> May-96 <br> May-96 | May-96 <br> May-96 <br> May-96 <br> May-96 |  |
| LOGICALDEVICES | ALLPRO-88 <br> ALLPRO-88XR <br> XPRO-1 | $\begin{aligned} & \hline \text { Jun-96 } \\ & \text { Jun-96 } \\ & \text { Jun-96 } \end{aligned}$ | $\begin{aligned} & \hline \text { Jun-96 } \\ & \text { Jun-96 } \\ & \text { Jun-96 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { Jun-96 } \\ & \text { Jun-96 } \\ & \text { Jun-96 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { Jun-96 } \\ & \text { Jun-96 } \\ & \text { Jun-96 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { Jun-96 } \\ & \text { Jun-96 } \\ & \text { Jun-96 } \\ & \hline \end{aligned}$ |  |  |
| MICROPROSS | ROM9000 |  |  |  |  |  |  |  |
| MQPELECTRONICS | SYSTEM2000 <br> PINMASTER48 |  |  |  |  |  |  |  |
| NEEDHAM'SELECTRONICS | EMP20 | V3. 10 | V3. 10 | V3. 10 | V3.10 | V3.10 | V3.10 |  |
| SMS | $\begin{aligned} & \hline \text { EXPERT } \\ & \text { OPTIMA } \end{aligned}$ | $\begin{aligned} & \mathrm{B} / 96 \\ & \mathrm{~B} / 96 \end{aligned}$ | $\begin{aligned} & \mathrm{B} / 96 \\ & \mathrm{~B} / 96 \end{aligned}$ | $\begin{aligned} & \mathrm{B} / 96 \\ & \mathrm{~B} / 96 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{B} / 96 \\ & \mathrm{~B} / 96 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{B} / 96 \\ & \mathrm{~B} / 96 \end{aligned}$ | $\begin{aligned} & \mathrm{B} / 96 \\ & \mathrm{~B} / 96 \end{aligned}$ |  |
| STAG | ECLIPSE | May-96 | May-96 | May-96 | May-96 | May-96 | May-96 |  |
| SUNRISE | $\begin{aligned} & \text { T-10UDP } \\ & \text { T-10ULC } \end{aligned}$ | $\begin{aligned} & \text { Jul-96 } \\ & \text { Jul-96 } \end{aligned}$ | $\begin{aligned} & \text { Jul-96 } \\ & \text { Jul-96 } \end{aligned}$ | $\begin{aligned} & \text { Jul-96 } \\ & \text { Jul-96 } \end{aligned}$ | $\begin{aligned} & \text { Jul-96 } \\ & \text { Jul-96 } \end{aligned}$ | $\begin{aligned} & \text { Jul-96 } \\ & \text { Jul-96 } \end{aligned}$ | $\begin{aligned} & \text { Jul-96 } \\ & \text { Jul-96 } \\ & \hline \end{aligned}$ |  |
| SUNSHINEELECTRONICS EXPRO-60/80 | POWER-100 | Jul-96 | Jul-96 | Jul-96 | Jul-96 | Jul-96 | Jul-96 |  |
| SYSTEMGENERAL | TURPRO-1/FX MULTI-APRO | $\begin{aligned} & \hline \text { Jun-96 } \\ & \text { Jun-96 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { Jun-96 } \\ & \text { Jun-96 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { Jun-96 } \\ & \text { Jun-96 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { Jun-96 } \\ & \text { Jun-96 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { Jun-96 } \\ & \text { Jun-96 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { Jun-96 } \\ & \text { Jun-96 } \\ & \hline \end{aligned}$ |  |
| TRIBALMICROSYSTEMS | FLEX-700 TUP-300 TUP-400 | $\begin{aligned} & \hline \text { V3.09 } \\ & \text { V3.09 } \\ & \text { V3.09 } \end{aligned}$ | $\begin{aligned} & \hline \text { V3.09 } \\ & \text { V3.09 } \\ & \text { V3.09 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { V3.09 } \\ & \text { V3.09 } \\ & \text { V3.09 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { V3.09 } \\ & \text { V3.09 } \\ & \text { V3.09 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { V3.09 } \\ & \text { V3.09 } \\ & \text { V3.09 } \\ & \hline \end{aligned}$ | V3.09 |  |
| XEITEK | SUPERPRO SUPERPROII | $\begin{aligned} & \text { Jul-96 } \\ & \text { Jul-96 } \end{aligned}$ | $\begin{aligned} & \text { Jul-96 } \\ & \text { Jul-96 } \end{aligned}$ | $\begin{aligned} & \text { Jul-96 } \\ & \text { Jul-96 } \end{aligned}$ | $\begin{aligned} & \text { Jul-96 } \\ & \text { Jul-96 } \end{aligned}$ | $\begin{aligned} & \text { Jul-96 } \\ & \text { Jul-96 } \end{aligned}$ |  |  |
| XILINX | HW-130 | 1.15 | 1.15 | 1.06 | 1.16 | 1.07 | 1.07 | 1.02 |

WHITE=changed since lastissue
-
XC9500CPLDs: Managing the "Product Life Cycle"

T he XC9500 CPLD family incorporates a unique combination of product features specifically developed to meet all the needs for in-system programming (ISP) throughout the entire "product life cycle." This product life cycle starts with boardlevel prototyping and system debug, advances to programming and board-level testing during manufacturing, and finally completes with field upgrades.

The XC9500 product features reduce the total cost of ownership by eliminating many of the traditional problems of product development using PLDs. These fea-
tures include 5 V in-system programmability, superior pin-locking capability, support for 10,000 program/ erase cycles, and full 1149.1 JTAG support for insystem debug and version control.

## Design and Prototyping

ISP-capable CPLDs provide a definite benefit
over devices requiring an external programmer. ISP devices eliminate the handling errors and damage associated with removing the chip from the socket on the circuit board.

Through the multiple design iterations of the debug and prototyping process, the ISP CPLD can be repeatedly reprogrammed with different patterns while soldered on a printed circuit board (PCB).
The ability of the architecture and tools to
support pin-locking - that is, the ability to maintain a fixed pinout while making logic changes internal to the device - is crucial to avoid expensive and time-consuming board rework. The XC9500 CPLD, originally architected for in-system programming, offers users the best in pinlocking capability

Many existing ISP devices are fabricated using traditional EEPROM technology. However, the advanced XC9500 FastFLASH ${ }^{\mathrm{TM}}$ technology provides several advantages over EEPROM technology. Foremost among these is programming endurance. EEPROM technology typicially allows 100-1000 program/erase cycles. FastFLASH technology has an endurance of 10,000 program/erase cycles. This high programming endurance minimizes or eliminates costly board rework resulting from reprogramming failures.

## System Integration

When the entire system is assembled for test and debug, all important logic states should be easily accessible, and internal logic implementations within each device should be capable of being checked. Each XC9500 device supports the IEEE 1149.1 boundary-scan specification, including INTEST and USERCODE instructions used to easily access and debug user logic and track pattern revisions, respectively.

## Manufacturing

Concurrent programming of all XC9500 CPLDs in the system with the standard JTAG interface simplifies the manufacturing flow in the production stage. Programming can be done after board assembly. This reduces production inventories, eliminates the need for tracking multiple
devices with multiple codes, and abolishes the stand-alone programming step. The resulting reduction in programming time also results in significant cost savings, especially at high unit volumes. Furthermore, built-in version control and in-system board customization contribute to manufacturing flexibility, saving time and money.

## Field Upgrades

In the past, CPLD users were hesitant to design for field upgrades and improvements because of device reprogramming and reliability fears. With FastFLASH technology, true field upgrade and repair capability can now be designed into the product

Since the XC9500 family is easily programmed through the JTAG port, any design can be easily prepared for "upgrading in the field." The 10,000 program/ erase cycles ensure plenty of "reprogram headroom" for field upgrades. The enhanced pin-locking capability provides the highest confidence for making design changes reliably and without requiring expensive board re-work.

Two more XC9500 JTAG operations enhance field upgrade capability by aiding with system repair strategy. SAMPLE/ PRELOAD operations allow output sampling and input stimulus preloading while the device is fully operational. The

Field Upgrade


HIGHZ command disables bussed lines, facilitating the isolation and diagnosis of interconnect failures.

Xilinx products have always been

Prototyping


Redesign Product Life Cycle

Manufacturing

System
System
Integration



designed to create a faster and more efficient product development process. By using the XC9500 in-system-programmable CPLDs, users can now add to those benefits the flexibility, pin-locking capability, performance, reliability and testability necessary for supporting the ever-shorter product life cycle.

## Introducing the Xilinx

 Foundation Series Software SolutionsFoundation Series packages are the lowest-cost and most complete design software packages in the programmable logic industry, featuring:

- Packages starting at $\$ 495$
- Packages starting - Technology-independent migration paths
- Industry-standard HDL support: VHDL and ABEL-HDL
VHDL and ABEL-HDL
- Easy-to-achieve quality results with
the Xilinx HDL Wizard the Xilinx HDL Wizard
- Easy-to-use, push-button software
- Easy-to-use, purials for all tools including VHDL synthesis including VHDL synio schematic,
- Tight integration with scher simulation, HDLs and XACTstep
- Complete project and flow management

The software packages in the Xilinx Foundation Series ${ }^{\mathrm{TM}}$ are complete, fullyintegrated sets of development tools that support a broad range of CPLD and FPGA design requirements. They include combinations of Windows-based design tools, integrating industry-standard hardware description languages (HDLs), synthesis, schematic entry and simulation tools with the Xilinx XACTstep ${ }^{\mathrm{TM}}$ implementation tools. Emphasis has been placed on providing an easy-to-learn, HDL-based design environment.

## Breaking the Barriers to VHDL Synthesis

Xilinx provides the easiest way to obtain and learn VHDL with low-cost packages that include both a VHDL synthesis tool and a multimedia tutorial for learning VHDL at your own desk and at your own pace.

The multimedia tutorial educates users on:

- The VHDL Language
- How to write VHDL code for synthesis
- How to use VHDL successfully using the Xilinx Foundation Series tools
- How to write VHDL code to obtain the best results when targeting any Xilinx technology

The HDL Wizard, a set of tools that help users quickly learn and implement VHDL and ABEL-HDL designs, includes:

- Templates in the Language Assistant for cutting and pasting efficiently written code for common-functions (including user-created code)
- Error navigation and color coding in the HDL Editor for instant recognition of VHDL key words for easy debugging
- Tight integration of VHDL synthesis with the Schematic Editor to ease into VHDL design
- Automatic symbol generation and port declarations to accelerate design time and minimize the learning curve

These tools not only make it easier to learn, write, and debug VHDL code, but also aid in producing high-quality code. The templates are written in coding styles specifically developed to produce efficient VHDL code for Xilinx device architectures.

The VHDL synthesis tool is not a subset VHDL tool; it is IEEE 1076 with 1164 std_logic compliant and will accept Synopsys-compatible code without modifications. Benchmark tests have demonstrated the competitiveness of the tool's results and execution run times. Typically, VHDL modules between 2,000 and 3,000 gates can be synthesized in two to three minutes.

There are five Xilinx Foundation Series packages to match different needs, design entry preferences and budgets.

The breadth of technology supported in these packages makes them flexible enough to meet current and future programmable logic design needs. The tight integration of the toolset makes migration of designs from one Xilinx technology to

another an easy, single-step process.
All of the Xilinx Foundation Series packages are available today for PC platforms running Windows v3.1. Versions for Windows 95 and Windows NT platforms will be introduced later this year. Contact your local Xilinx representative for more information or to request a demonstration.

The five Xilinx Foundation Series packages, prices and features:


## XACT-CPLD Supports Xilinx CPLD Design

Xilinx has expanded software support of our CPLD product lines with the introduction of the DS-560 ${ }^{\text {TM }}$ XACT-CPLD package. XACT-CPLD provides a complete lowcost, user-friendly environment for schematic, behavioral and VHDL design on the PC, Sun 4 and HP-700 platforms. XACT-CPLD supports both the XC7000 family, the industry's fastest and lowestcost CPLDs, and the XC9500 family, the best in-system programmable CPLDs.

Features of the
XACT-CPLD package include:

- Automatic Device Selection: Automatically implements the design in the smallest CPLD possible
- Automatic Optimization, Partitioning and Mapping: Designs are automatically optimized, partitioned and mapped into the device for optimal efficiency and design performance
- XACT-Performance ${ }^{\mathrm{TM}}$ : Timing-driven optimization collapses logic to meet userspecified critical timing requirements.
- Static Timing Analyzer: Provides a complete pin-to-pin timing report of the design, including detailed internal path analysis
- In-System Programming Support: EZTag download software supports programming of Xilinx CPLDs any-


## Product Availability and Pricing

The XACT-CPLD v6 core software is available now for immediate delivery.

| PartNumber | Version | Platform | Pricing |
| :--- | :---: | :---: | :---: |
| DS-560-PC1-C | v6 | PC | $\$ 295$ |
| DS-560-SN2-C | v6 | Sun | $\$ 495$ |
| DS-560-HP7-C | v6 | HP | $\$ 495$ |

where in a JTAG chain. The download cable is included with the software.

- XC9500 CAE Interfaces: Includes Viewlogic and OrCAD interfaces and libraries for the PC platform and Viewlogic, Synopsys VHDL and Verilog interfaces and libraries for the Sun and HP platforms.


## Schematic and VHDL Design Entry

Xilinx provides an open design environment allowing designers to choose from a variety of schematic entry, VHDL synthesizer and simulation tools such as those from OrCAD, Viewlogic, Mentor Graphics, Exemplar and Synopsys. When combined with the appropriate library and interface software, XACT-CPLD version 6 provides a complete environment for the processing of Xilinx CPLD designs.

## ABEL-HDLEntry

XABEL owners can embed macros in their schematics or enter complete chip designs for Xilinx CPLDs, then use XACTCPLD v6 to complete the design implementation. The new Xilinx XABEL-CPLD package also includes this core software. XABEL-CPLD is a complete ABEL-HDL based design tool designed specifically for text-only CPLD design.

## Embedded Third-Party Compilers

The Xilinx fitter technology is licensed to many third-party development tool vendors, providing the flexibility and versatility of industry-standard design software environments with the speed, density and routability of Xilinx CPLDs. The fitter is fully integrated into the Data I/O Synario, Logical Devices CUPL, and Isdata LOGiC environments. For price and availability of the XACT-CPLD v6 based fitter, contact the development tool manufacturer.

## New $\mathbf{X}_{S} \mathbf{A}_{T} \mathbf{C}_{E} \mathbf{T}^{\text {r"I }}$ Release Adds XC4000E and XC9500 Family Support

The new versions of XACTstep (versions 6.0.1 for PCs and 5.2.1 for workstations) will begin shipping in June. This new release will add production software support for the new XC4000E FPGA and XC9500 CPLD programmable logic families, enabling designers to take full advantage of these latest component offerings.

XACTstep v5.2/v6, introduced in November 1995, combined a number of new graphical design tools to shorten software learning curves, simplify design flows, increase design performance, and speed design debug:

- Design Manager and Flow Engine These easy-to-learn and use, Windowsbased graphical user interface tools simplify the design process for Xilinx programmable logic devices. The Design Manager provides a hierarchical project management environment, automatically managing design files and providing version control. The Flow Engine walks users through each step in the design implementation process. Designers can use fully automatic design flows, or customize the flow by setting breakpoints at different stages of the process to allow detailed design analysis or optimization. In XACTstep v5.2.1/v6.0.1, Design Manager support for both the XC4000E and XC9500 families is added.
- High Performance Floorplanner ${ }^{\text {TM }}$ - This comprehensive, Windows- and UNIX-based graphical floorplanning tool makes it easy for users to maximize a design's performance and density. With this tool, users can interactively place structured design elements and graphically plan their data flow, then pass their design knowledge to

> the automatic placement and routing tools. It also allows optimization of the
> XC4000 architecture's unique high-
> speed distrib-
> uted RAM and
> three-state
> internal bus features. In
> XACTstep
> v5.2.1/v6.0.1,
> Floorplanner support for the
> Highlights of XACTstep v5.2.1/v6.0.1 Update
> Design Manager support for both the XC4000E and XC9500 families.
> - Floorplanner support for the XC4000E family.
> - Hardware Debugger support for the XC4000E family.

XC4000E fam-

- Hardware Debugger - This

Windows-based tool frees designers from the time-consuming task of writing exhaustive simulation vectors by allowing them to view internal signals while the FPGA device is running in-circuit. An unlimited number of internal nodes can be displayed in a waveform window. In XACTstep v5.2.1/v6.0.1, support for the XC4000E family is added to the existing support for the XC 3 x 00 A , XC4000 and XC5200 families.

The new v5.2.1/v6.0.1 release will allow XC4000E and XC9500 users to fully leverage these proven design tools to maximize design productivity. Registered Xilinx development system owners with an active software maintenance agreement will receive this update automatically. To check on the status of your maintenance agreement, call Xilinx customer service at 408-559-7778 or contact your local Xilinx sales office.


## with XACTstep ${ }^{\text {ma }}$ version 6

USING CAPTURE(CONTINUED)

Unlike SDT, Capture allows properties to be placed on hierarchical blocks (formerly known as sheet symbols). Because the Xilinx flow uses the old INF netlist format, properties on hierarchical blocks are not supported.

For Xilinx attributes to be properly written into the INF netlist, select
Options" $=$ Design Properties when the Design Manager window is active. Select the SDT Compatibility tab, and enter the property names that will map into the INF netlist in any order. You do not have to include property names that are not used in the design (for example, if you only use the LOC,OPTIONS property in your XC3000 design, you do not have to enter the BASE, INIT, and other property names in the SDT Compatibility tab). When converting an SDT design, Capture automatically updates the SDT Compatibility table to reflect the property names listed in the SDT.CFG file.

## Migrating Between Xilinx Families

Capture uses a design cache to store the library components that are used in each design. To migrate an existing design from one Xilinx architecture to another, the components in its cache must be replaced. In the Design Manager window, double-click on the Design Cache folder to open it (if there is no Design Cache, select View $=$ Logical to switch to logical view). Click on the first part in the cache, then select Designmerlace Cache. In the dialog box, edit the Part Library field or use the Browse button to select the new Xilinx library. Repeat this procedure with each part in the cache.

## Generating an XNF File

Make sure that the Design Manager window is the active window. From the menus, select Toolsmupdate Part References. In the dialog box, click OK. Then select Filemave to save the updated design.

Select Toolsmereate Netist. In the dialog box, select the VST tab. You can change the name of the top level INF file, but do not change the destination directory.

Open an MS-DOS session and CD into the project directory. Execute the following command:

```
> sdt2xnf <design>.inf -p
    <parttype>
```

where <design> is the name of the toplevel design and <parttype> is the target Xilinx device (for example, 3120APC84-2)

Exit the DOS session, then open the XACTstep Design Manager. Select File $=$ New Project. In the New Project dialog box, click on the Browse button to select an input design. List files of type XNF, and select <design>.XNF as the input file. Click OK. Select the target family and click Translate. In the Translate dialog box, click OK.

## Known Issues

Unlike SDT, Capture writes a configured library into an INF netlist only if parts from that library are used in the schematic. If the top level schematic contains no parts from a "standard" Xilinx library (XC2000, XC3000, XC4000, XC5200 or XC7000 library), an invalid INF file will be created. For example, if the top level
schematic contains only hierarchical blocks, XBLOX parts, and/or user library parts, SDT2XNF will issue the following error:

```
DS35-SDT-ERROR-033:
No standard Xilinx XC2000/
XC3000/XC4000 SDT libraries
were used in the INF file
design.inf'.
```

To prevent this error, place a part from the appropriate standard Xilinx library on the top level schematic. If the part is left unconnected, it will be trimmed by the Xilinx tools.

## USINGSIMULATE

For functional simulation, create an XFF file using the Design $\boldsymbol{*}$ Translate command in the XACTstep Design Manager or an XNFBA.XNF file by checking the Flow Engine
Setup $=$ Options $=$ Produce Timing Simulation Data box. For timing simulation, the XNFBA.XNF file must be used.

Create a new simulation project. In the Edit Simulate Project dialog box, do not add any netlists to the project. Click $\mathbf{O K}$.

Select Toolsmenerst XNF to VHDL. In the dialog box, edit the XNF Input File field or use the Browse button to select the input file. Specify the name of the output VHDL file and top level entity, and select whether you are performing a functional or timing simulation. Click OK.

## Known Issues

The following is a list of problems that have been encountered while performing Xilinx simulations with Simulate v6.0. These issues have been addressed in Simulate v6.10.

- XFF files containing CLBMAP symbols cannot be simulated. To perform functional simulation on these designs,
create an XNFBA.XNF file and select Functional Simulation in the Convert XNF to VHDL dialog box.
- There are no models for NAND gates. These models have been added, and a new XVHDL.AUX file is available on the OrCAD BBS (503-671-9401) or on the OrCAD web site (www.orcad.com/ tbbs/SIMULATE/LIBRARY/ORCAD). Look for the file called xvhdl.zip.
- The VHDL model for the T pin of the BUFT component has incorrect polarity in some of the libraries. This affects simulation of the following components: BUFT, BUFT4, BUFT8, BUFT16, BUFE, BUFE4, BUFE8, BUFE16.
- The VHDL model of the FDPE component initializes the flip-flop output to 0 instead of 1 .
- Some XBLOX ${ }^{\mathrm{TM}}$ designs containing falling-edge-triggered flip-flops cannot be simulated using timing information. Only functional simulation is possible on these designs.


## Running Xilinx Foundation Series Software on a Network

To save local hard disk space and allow users to access software from several PCs, the new Xilinx Foundation Series software can be installed onto a network server. A minimal set of files must be installed on each client PC, and each client PC requires a hardware key.

The installation procedure described in this article applies to the Xilinx Foundation Series CD only. It does not apply to the XACTstep v5.2/6.0 CD or the Esperan Master Class CD.

Note: Throughout the procedure, C:\} refers to a local hard drive, $\mathrm{D}: \backslash$ refers to a CD-ROM drive, and $\mathrm{N}: \backslash$ refers to the network drive being used as the server.

## Installing on the Server

The server installation can be performed from any PC that is on the network.

1. Insert the Xilinx Foundation Series CD into the local CD-ROM drive.
2. From Windows, select FileRun.
3. In the Command Line field, type D:IINSTALL.EXE-A.
4. The installation program will prompt you to specify the drive and directory for the server installation. Enter $\mathrm{N}: 1 \mathrm{ACTIVE}$ and click NEXT>>.

## Installing on the Client

1. From Windows, select FileRun.
2. In the Command Line field, type N:IACTIVEISETUPISETUP.EXE.
3. Select the installation type. Choices are:

Minimum - Installs required Windows files. Creates empty PROJECT\ and

LIBDIR\ directories for user projects and user-created libraries.

Typical - Installs required Windows files, executables, and sample projects. Xilinx libraries and documentation remain on the server.

Copy all/Custom - Installs any combination of files. Use this option for non-network installs. The Foundation software will not search for any files on the server.

Click NEXT>>.
4. The install prompts you to specify the installation directory. Enter C:IACTIVE and click NEXT>>.
5. Fill out the User Name and Company fields and click NEXT>>.
6. If you selected Copy all/Custom, the install brings up a dialog box that allows you to select the files that you want to install. When you
 are finished selecting files, click NEXT>>.

When the installation is complete, restarting Windows is recommended. Exit all other applications, check the Restart Windows checkbox, and click FINISH.

## Using Viewlogic's Workview Office

W orkview Office is the latest design package from Viewlogic Systems, and runs under the Windows 95 operating system. Because it was released prior to Workview Office, XACTstep v6 was not designed to be fully-compatible with this new Viewlogic software. However, with a small amount of effort - as described below - the two development systems can be successfully used in concert to implement Xilinx FPGA and CPLD designs.

Here are the procedures to follow to use Workview Office with XACTstep v6:

## Installation Procedures

1. The Xilinx DS391 package (the libraries and netlist translaters for use with Viewlogic tools) must be installed into the Workview Office directory. The default for the install program is to locate it in the C:IPROSER directory.
2. Workview.msg isn't installed by the Xilinx tools and is no longer included with Viewlogic tools. The following error message is displayed when this file is missing:


Figure 1

```
Couldn't find the message file workview.msg
in the local or WDIR directories.
```

To resolve this problem, copy the workview.msg file from the PROSERISTANDARD directory on the XACTstep 5.2/6.0 CDROM to the WVOFFICEISTANDARD directory on your system. This will eliminate this error.

## Set-Up Procedures

1. The libraries used for schematic entry and simulation must be set up properly. In the Viewlogic Project Manager, under the Library Search Order dialog, is a button to add FPGA
Libs. Using this button will produce a set of libraries like this:
dir [p] C: \temp
dir [r] c:\wvoffice; C: \XACT\unified $\backslash x c 4000$ (xc4000)
dir [r] c:\wvoffice;C:\XACT\unified $\backslash x b l o x$ (xblox)
dir [r] c:\wvoffice;C:\XACT\unified\builtin (builtin)
dir [r] c:\wvoffice; C:\XACT\unified\xbuiltin (xbuiltin)

The path names to the libraries must be corrected. In order to avoid having to edit each line for every new project, use the following work-around:
A. In the autoexec.bat, add this line:

```
set xactlibs=C:\wvoffice (or wherever the unified
    directory is located)
```

B. Edit the file libs.lst in the WVOfficelstandard directory. Change the line,

```
    #define Xilinx XACT
to
    #define Xilinx XACTLIBS
```

Then restart Windows 95 . This will point the FPGA Libs to the unified directory. The libraries then should appear as shown in Figure 1. Any new families can be add by editing the libs.Ist file.

## with XACTstep ${ }^{\text {mw }}$ version 6

The primary alias needs to be added. In the Library search order, add this library: dir [w] . (primary)

See Figure 2 for an example of how this should appear.

After this step is done, the libraries in the viewdraw.ini file should look like this:
dir [p] C:\temp
dir [w] . (primary)
dir [rm] C:\wvoffice\unified\xc4000 (xc4000)
dir [rm] c:\wvoffice\unified xb lox (xblox)
dir [rm] c:\wvoffice\unified ${ }^{\text {builtin }}$ (builtin)
dir [rm] c:\wvoffice\unified ${ }^{\text {dxbuiltin (xbuiltin) }}$
Be sure to add components from the ". (primary)" library and not the "C:Itemp" library to make sure that they have the primary alias.
2. Invalid keywords in viewdraw.ini file can produce errors, such as:

C:\temp\viewdraw.ini
Line 58: WINDOW_BACKGROUND 15000
Invalid keyword' 'WINDOW_BACKGROUND'
These errors can cause the tools, such as XSIMMAKE, to fail. Replace the viewdraw.ini file with the one from the XACTstep CD-ROM in PROSERISTANDARD, and update the libraries by resaving the project file.

| Atemp - Viewlogic Project Manager |  | - [ax |
| :---: | :---: | :---: |
| Ele Elosect Yew Help |  |  |
|  |  |  |
| Pimsy Directory C.Cuemp | Browse. |  |

## Viewdraw Libraries

- [primary]
C.twrvofficelunified $\times \mathrm{xc} 4000$ ( $\times \mathrm{c} 4000$ )
ciluwofficelunifiedlpblox |xblox]
c:|wvofficelunified builtin (builtin)
c:|wvoffice\{unified|cbuiltin [×builtin)

Resdy
3. XSIMMAKE expects vsm.exe to be a DOS program. However, in Workview Office, the Windows GUI version of vsm has been named vsm.exe and the DOS version is vsm_ngui.exe. XSIMMAKE will report that vsm failed. Change the names on these two executables so that the

Figure 2 vsm_gui.exe. In the Viewdraw Tools menu, select the customize item and then pick the Common Menu Button. Edit the Create Digital Netlist so the command now points to vsm_gui.exe.
4. If the license file is set to expire in 30 days or less, the warning issued in vsm will cause XSIMMAKE to fail. To solve this, contact Viewlogic Systems to have your license file updated.

# HDL Synthesis and Built-In Clock Enables 

TThe internal flip-flops in Xilinx FPGA architectures have built-in, dedicated clock enable (CE) inputs. Appropriate use of these clock enables avoids the need for gating clocks, facilitating good synchro-


Figure 1

## CODINGEXAMPLE1

```
    always @ (posedge clk or posedge rst)
    begin
        if (rst)
            q <= 1'b0;
        else if (clken)
            q <= d;
end
```


## CODINGEXAMPLE2

```
```

always @ (posedge clk or posedge rst)

```
```

always @ (posedge clk or posedge rst)
begin
begin
if (rst)
if (rst)
q <= 1'b0;
q <= 1'b0;
else if (clken)
else if (clken)
q <= d;
q <= d;
else
else
q<= q;
q<= q;
end

```
```

end

```
```


# 66...to take advantage of the built-in clock enable function, users of HDLs and logic sysnthesis tools need to be very careful when coding flip-flops.9 

enable. The examples show four unique ways of describing a flip-flop with an asynchronous reset and a synchronous clock enable. (The information presented below also applies if the asynchronous reset is removed from the description.) While Verilog is used in the examples, the discussion applies to VHDL coding as well.

These different coding styles can yield differing results, as shown in Table 1. Furthermore, user-selected options in the synthesis compiler also can affect the results. For example, in the case of the Synopsys FPGA Compiler synthesis tool, two compilation variables affect flip-flop implementations; these variables control feedback paths in sequential circuits. The variables and their default values are:

```
hdlin_keep_feedback "FALSE"
hdlin_keep_inv_feedback "TRUE"
```

The hdlin_keep_feedback variable does not seem to affect the implementation of flip-flops for Xilinx FPGAs, but the hdlin_keep_inv_feedback variable does have a significant effect. (Incidentally, if you type "help hdlin_keep_inv_feedback" at the dc_shell prompt, it informs you that the default value for this variable is FALSE. This is not accurate; the default value is TRUE. This was changed with release 3.2b, and has been TRUE ever since.)

Table 1 summarizes the results of synthesizing code fragment examples 1-4, in terms of whether the built-in clock enable or a multiplexer circuit external to the flip-flop is used

## CODINGEXAMPLE3

```
assign d_in = clken ? d : q;
always @ (posedge clk or posedge rst)
        begin
            if (rst)
                    q<= 1'b0;
            else
                q <= d_in;
            end
```


## CODINGEXAMPLE4

```
    assign d_in = ((clken & d) | (~clken & q));
```

    always @ (posedge clk or posedge rst)
    begin
        if (rst)
            \(\mathrm{q}<=1^{\prime} \mathrm{b} 0\);
        else
        \(q<=d \_i n ;\)
    to implement the clock enable function. The results came from using v 3.3 b of the Synopsys compiler. Other logic synthesis compilers may yield different results. If this information cannot be obtained from the documentation supplied with your synthesis tools, than you may want to use the HDL code examples given here to test the operation of your synthesis tool.

Continued on the next page

Table 1: Synthesis Results Using Synopys FPGA Compiler

| hdlin_keep_inv_feedback variable | register size | Example |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | (1) | (2) | (3) | (4) |
| False | single-bit | œ | ¢ | œ | MUX |
| False | multi-bit | @ | ¢ | œ | MUX |
| True | single-bit | © | ¢ | œ | MUX |
| True | multi-bit | ■ | MUX | MUX | MUX |

$C E=$ dedicated clock enable synthesized $\quad M U X=$ external multiplexer synthesized

HDL Synthesis<br>Continued from the previous page

34

Example (4) uses an explicit multiplexer equation that is external to the flipflop code. This will always cause the compiler to generate a flip-flop with an external multiplexer, and will not use the dedicated clock enable flip-flop.

When FALSE, the hdlin_keep_inv_feedback variable will always cause the compiler to generate a flip-flop with a dedicated clock enable for examples (1-3).

When TRUE (the default), the hdlin_keep_inv_feedback variable causes the compiler to generate circuits that are dependent on both the design and the coding style, as follows:

- If the register is a single-bit entity, the compiler will generate a flip-flop with a dedicated clock enable when using the coding styles of Examples (1-3). As stated above, an external multiplexer will be always be generated for example (4).
- If the register is part of a multi-bit bus (or vector), the synthesis results depend on how the code is written. Example (1) will generate a set of flip-flops with dedicated clock enable (CE) pins. Examples (2) and (3) will generate simple flip-flops with a multiplexer driving the $D$ input. Basically, if you include the "else $\|$ q gets $q$ " clause in the code, the compiler interprets this (correctly) as a multiplexer, and will generate the multiplexer externally using feedback from the flip-flop. If you don't, the compiler will use flip-flops with dedicated clock enables.

Which is better? That depends upon the application. Using flip-flops with the dedicated clock enables is most efficient for highest speed and minimal area, and is
usually recommended. As noted above, implementing an external multiplexer requires three inputs to a look-up table to generate the multiplexer. In an FPGA's fan-in limited architecture, this wastes resources and often causes an additional LUT delay.

However, there are occasions when an external multiplexer is better than a dedicated clock enable (CE) for placement reasons. Flip-flops within a single configurable logic block (CLB) share a common dedicated CE signal. If only the dedicated CE mechanism is used, there is no physical way to place two flip-flops with different clock enable signals in the same CLB. If the design has many unique, dedicated clock enables, placement problems may result, because once a flip-flop with a dedicated CE is placed in a CLB, no other flip-flop with a dedicated CE can be placed in that same CLB, possibly resulting in "wasted," unusable flip-flops. Flip-flops that do not use the dedicated CE lines have no such restrictions. This phenomenon is more prevalent in the XC5200 family, with four flip-flops per CLB, than in the XC4000 series, with only two flip-flops per CLB.
(A similar placement problem can occur with flip-flops having different clock or asynchronous control signals, since these inputs are also common to all the flip-flops in a CLB. However, most designs do not have enough unique clocks or resets to make this a problem.)

In summary, using coding styles that take advantage of the FPGA's built-in clock enable function usually results in smaller, faster designs. However, placement considerations may dictate the use of clock enable logic implemented in the CLBs look-up tables. In either case, it is important for the designer to understand which circuit implementation will be produced by the synthesis compiler, which is often a function of the user's coding style.

## Ten-Digit Fully Synchronous BCD Counter Runs at 87 MHz

Abinary-coded-decimal (BCD) counter design that operates at an impressive 87 MHz under worst-case conditions has been implemented in an XC3100A-09 FPGA device.

This synchronous BCD counter uses the count-enable-parallel/count-enabletrickle (CEP/CET) method of fast carry expansion (as first introduced in 1969 in the Fairchild 9310, and made popular by the 74160-series of TTL-MSI counters.) The decoded terminal count of the leastsignificant decade, ANDed with the incoming count enable control signal, drives the count-enableparallel (CEP) inputs of all higher-order decades in parallel, effectively preventing them from incrementing while CEP is Low. This gives the conventional ripple-carry CETchain nine full clock periods to settle. The count enable control input can start and stop this counter on any clock.

However, this design cannot be modified to be loadable, and even a modification to down-count results in slower speed. (For more complex counters, the XC4000E family is a better choice.)

The 10 -digit counter occupies 29 CLBs. When floorplanned on three horizontal rows of CLBs , one BCD digit per column, using a horizontal longline for distributing CEP, this fully synchronous
counter has been simulated to operate under worst-case conditions at

- A maximum of 87 MHz in an XC3130A-09 device
- A maximum of 41.5 MHz in any XC3100A-5 device
- A maximum of 40.0 MHz in any XC3000A-6 device

The design was also bench-tested in an XC3142-09 device, and ran at a clock rate of up to 146 MHz at room temperature and nominal $\mathrm{V}_{\mathrm{CC}}$.

Look for the design files on the Xilinx technical Bulletin Board (applications area, filename BCDCNT.ZIP).

## Structured Floorplanning for the XC8100:

Figure 1
High Level Design Example

The XC8100 architecture, design flow and development tools allow a designer to use structured floorplanning techniques to implement highly-ordered designs easily and efficiently. A highly-ordered design refers to a design that uses relatively simple functions repeated multiple times to create a larger design. Typically, this involves multiple iterations of the same operation on the individual elements of a bus or several buses. Examples include crossbar switches, FIR filters and FIFOs.
The flexible nature of the XC8100 configurable logic cell (CLC) facilitates the implementation of such highly-ordered logic. Furthermore, the XC8000 XACTstep ${ }^{\text {TM }}$ development tools preserve the original netlist, with TrueMap ${ }^{\text {TM }}$ one-to-one mapping of the gates in the netlist to CLCs in the FPGA and the preservation of the netist's symbolic names; these features are key to easily developing a floorplan of a design's repetitious structures.

Figure 1 shows an example of a design with a highly-ordered structure. This design consists of a 32 -bit bi-directional bus, four clocks, four select lines, four 32 -bit registers and a $32 \times 4-$ bit mulitplexer.


The basic building block for this design can be implemented in two different ways. The first uses two sum-of-product cells and an OR cell to generate the $4-\mathrm{to}-1$ multiplexer, and uses a total of 11 CLCs per bit slice (Figure 2). The second uses four three-state buffers to generate the 4-to-1 multiplexer, and uses a total of 12 CLCs per bit slice (Figure 3). To determine which approach is better, the user must examine how the design will fit into the XC8100 FPGA architecture as a whole.

This example design has a 32 -bit architecture, requiring 32 instances of this building block. Thus, the first approach would consume 11×32=352 CLCs; the second approach would use $12 \times 32=384$ CLCs. Either approach results in a design that fits into an XC8101 devices ( 384 CLCs total). However, by examining the cell array dimensions and some potential floorplans, the optimal approach can be determined.

The XC8101 device has an array of 16 rows and 24 columns, with a maximum of $72 \mathrm{I} / 0$ s using the 100 -pin PQFP package. For optimal performance, the multiplexing logic should be located as close to the external pins as possible, and the source registers as close to the multiplexers as possible. The best way to achieve these goals is to split the 32-bit DATA bus so that half of the bus is on the top half of the chip and the other half is in the bottom half of the chip. The data bus lines will then be located on the top and bottom edges, and the clock and selector lines can drive from the left and right sides of the chip into the multiplexers and register arrays. A simple high-level floorplan of this implementation is illustrated in Figure 4.

In order to be as close as possible to the external pins, the multiplexing logic should occupy the bottom two and top

## A Data Path Example



Figure 2
Data Path Building
Block, Approach 1
11 CLCs

Figure 3
Data Path Building
Block, Approach 2 12 CLCs
two rows of the array - a total of 48 CLCs for each half of the multiplexer logic. Using the first approach requires $16 \times 3=48$ CLCs for the multiplexers. The second approach requires $16 \times 4=64$ CLCs, overflowing the allotted area. While it would still be possible to place and route a design using the second approach, it would not be as regular, and, therefore, not as easily optimized; thus, the first approach will yield the better solution.

At this point, the XACTstep Series 8000 software could place and route the design with few, if any, additional placement constraints. However, by giving the software absolute constraints using expert


Figure 4 Simple High-Level Floorplan

Structured Floorplanning<br>Continued from the previous page

knowledge of the design's structure, a truly optimized design can be achieved. Figures 5 and 6 show two possible floorplans for the multiplexer logic; where bb_0 refers to the DATA bus bit 0 building block, bb_1 refers to the DATA bus bit 1 building block, and sop_0, sop_1 and or_0 refer to the combinatorial logic shown in Figure 2. Both of these layouts work reasonably well; they are small and fit evenly into the allotted $2 \times 24$ CLC area. The second layout has a slight advantage in that the nets from the sop_0 and sop_1 instances to the or_0 instance will be of equal length; thus, this floorplan will be adopted.


Figure 7 Register Array Floorplan Layout (bottom half)

Next, the register arrays can be placed in an manner that aligns them with the multiplexers. In the XC8100 architecture, a single D-type flip-flop (FD) requires two adjacent CLCs in the same row, since it uses the cascade connection between the CLCs. There are four registers, requiring eight CLCs, associated with each 4-to-1 multiplexer. Thus, a total of eight registers ( 16 CLCs) are associated with the pair of multiplexers located in the $2 \times 3$ cell area shown in Figure 6.

Considering just the bottom-half of the array, the multiplexer logic occupies the bottom two rows, leaving six rows for implementing their associated register arrays. Since the multiplexers are arranged in a configuration spanning three columns ( $2 \times 3$ CLCs), and each register must be constructed in a manner spanning two columns (1x2 CLCs), it is convenient to floorplan the register array in partitions of six columns, encompassing two of the $2 \times 3$ multiplexer structures (four bit-slices). Using this approach, the four building block register arrays associated with the four multiplexers will require 32 CLCs, and need to be placed within a $6 \times 6$ CLC area. A typically layout for this is implementation is shown in Figure 7. This layout keeps the registers that share a common clock in the same set of rows, with the exception of the registers that share clk3, which are split between two sets of rows.

Since the symbolic names for the signals and instances are in a predetermined numeric order, and the development tools preserve these names, the constraint file needed to implement this basic floorplan for the whole design can be generated by a short C program (see page 39); this program could just as easily have been written in awk, Perl, BASIC or the constraints could be directly written using a text editor.

The final step in the process is the assignment of the clock signals to high drive resources. This design uses four
clocks, each of which can be allocated to a BUFGP input pin. If the BUFGP input pins were unavailable for some reason, using a regular IBUF and the internal global buffer BUFGS would work as well.

The BUFROW high-drive resources also can be used in this design to speed up the selector lines. If the selector inputs were used to directly drive the inputs of the 32 SOPs on both the top and bottom rows of the chip, the delay could be quite large. A better approach uses two sets of selector inputs, one for the top and one for the bottom. The selector inputs would now drive 16 SOPs; each can be driven a single BUFROW buffer to further reduce delay and skew. With four BUFROW resources available per double row, this is a perfect match; two selector lines can drive from the left side of the chip and two from the right side of the chip for both the top and bottom selectors, as shown in Figure 8.

In a similar manner, many highlystructured designs can be easily optimized by planning ahead and giving some thought to the back-end process. These techniques work equally well for sche-matic- or HDL-based design methodologies. Simple floorplans can help to select the most suitable architectural approach. Naming the instances in an orderly and predetermined fashion (for example, using FOR loops and/or instantiation in HDL or instance name attributes in schematics) makes it possible for constraints to be created using simple programs. Careful floorplanning also allows a designer to take full advantage of the XC8100 FPGA's

## CCODEFORBASICFLOORPLAN

```
main()
{
int i,x;
/* constrain the lower building block
    multiplexers in blocks of 2*/
for (i=0;i<16;i++){
x=i/2*3;
printf("constrain bb_%d/sop_0 x%dy%d\n",i,x,2);
printf("constrain bb_%d/sop_1 x%dy%d\n",i,x,1);
printf("constrain bb_%d/or_0 x%dy%d\n",i,x+1,2);
i++;
printf("constrain bb_%d/sop_0 x%dy%d\n",i,x+2,2);
printf("constrain bb_%d/sop_1 x%dy%d\n",i,x+2,1);
printf("constrain bb_%d/or_0 x%dy%d\n",i,x+1,1);
}
/* constrain the lower building block register
    arrays in blocks of 4*/
for(i=0;i<16;i++) {
x=i/4*6;
printf("constrain bb_%d/reg_0 x%dy%d\n",i,x,3);
printf("constrain bb_%d/reg_1 x%dy%d\n",i,x,5);
printf("constrain bb_%d/reg_2 x%dy%d\n",i,x,7);
printf("constrain bb_%d/reg_3 x%dy%d\n",i,x+2,3);
i++;
printf("constrain bb_%d/reg_0 x%dy%d\n",i,x,4);
printf("constrain bb_%d/reg_1 x%dy%d\n",i,x,6);
printf("constrain bb_%d/reg_2 x%dy%d\n",i,x,8);
printf("constrain bb_%d/reg_3 x%dy%d\n",i,x+2,4);
i++;
printf("constrain bb_%d/reg_0 x%dy%d\n",i,x+4,3);
printf("constrain bb_%d/reg_1 x%dy%d\n",i,x+4,5);
printf("constrain bb_%d/reg_2 x%dy%d\n",i,x+4,7);
printf("constrain bb_%d/reg_3 x%dy%d\n",i,x+2,5);
i++;
printf("constrain bb_%d/reg_0 x%dy%d\n",i,x+4,4);
printf("constrain bb_%d/reg_1 x%dy%d\n",i,x+4,6);
printf("constrain bb_%d/reg_2 x%dy%d\n",i,x+4,8);
printf("constrain bb_%d/reg_3 x%dy%d\n",i,x+2,6);
}
/** The top half is left as an exersise for the
    reader **/
}
```

flexible high-drive buffers. Together, these techniques can produce an elegant, compact and high-performance solution.


Figure 8
Lower Building Block
Selectors with BUFROWs

# A Look at "Minimum" Delays 

## Why They're So Elusive to Specify and How to Estimate Them

All of the timing parameters reported by the XACTstep timing calculator (for example, when using the static timing analyzer) are worst-case delays that take into account process, temperature, and voltage variations.

However, in order to complete a true "worst-case" analysis of hold times at the system level (e.g., between interconnected devices on a board), CPLD and FPGA users often ask for minimum or "best-case" timing.

In defining product specifications, we try to balance user needs with our requirement to publish honest specifications that are feasible to test and can be guaranteed for years to come. Thus, like most IC manufacturers, Xilinx does not provide minimum or "best-case" timing parameters. Unfortunately, minimum delays are not easily tested. Today's CMOS devices are very fast, and, even if fast enough testers were readily available and the test times were affordable, the minimum numbers would change every time fabrication processes are changed, particularly when moving to finer-grained geometries. Thus, best-case timing parameters would be impossible to guarantee over the typical product life of an IC component.

This is further complicated by an industry practice known as "down-binning", which involves shipping a fast device against an order for a slower part. For example, "-2" speed grade devices might be marked as slower "-3" parts in order to fill an order for -3 devices. More
typically, a device will get tested against the speed grade needed to fulfill a given order, even though it might qualify as a faster device had it been tested against the faster specification.

In most cases, users do not have to concern themselves with "best-case" delays. Internal to the CPLD or FPGA device, we guarantee that minimum delays will never cause hold-time problems. For chip-to-chip interconnections, good synchronous design practices alleviate potential hold-time violations, particularly if hold time requirements for incoming signals are not positive.

If two devices are directly interconnected and share a common clock without any skew, then any positive hold-time requirement on an input can only be satisfied by a guaranteed minimum clock-to-out delay on the output that drives that input. Thus, positive hold-time requirements on data inputs are very undesirable. Xilinx IC designers have gone to great lengths to guarantee zero hold time requirements for input registers in our CPLD and FPGA products. For example, the XC4000 and XC5200 series FPGAs feature an optional delay element in the input path that increases the data set-up time so that the pin-to-pin hold-time requirement on the input is never positive.

However, what if you are driving a device with a positive hold time requirement from an FPGA output? What minimum clock-to-out delay can be "guaranteed" for the FPGA? Without on-chip phase-locked-loops, there can never be a zero ns clock-to-output delay. The laws of physics are on your side.

In CMOS technology, all delays decrease when the temperature is lowered and when the supply voltage is increased. Therefore, to ensure operation under
worst-case conditions, our devices are tested at a high temperature $\left(85^{\circ} \mathrm{C}\right.$ junction temperature) and a low supply voltage ( 4.75 V for 5 V commercial parts).

## Estimating Best Case Delays

How short can the "best case" delay be when compared to the guaranteed and tested "worst-case" parameters? As an estimate, let's first subtract $10 \%$ for tester guardband (devices are always tested to slightly tighter parameters than specified, in order to avoid disagreements over tester calibration. Ten percent is probably very conservative, but $5 \%$ would be aggressive.) Then let's subtract $10 \%$ for the difference between the 4.75 V test voltage and the 5.25 V best-case supply voltage. Next, we'll subtract $30 \%$ for the difference between the $85^{\circ} \mathrm{C}$ test and the $0^{\circ} \mathrm{C}$ bestcase junction temperature. Finally, we must subtract $40 \%$ for the difference be-
tween our slowest processing and fastest processing.

Multiplying $0.9 \times 0.9 \times 0.7 \times 0.6$ yields 0.34. That means, you can expect to get a "best-case" delay of about a third of the specified worst-case value for commercial grade products.

To be very conservative, for any given parameter we suggest that you assume a best-case value of $25 \%$ of the worst-case number that we specify for the same parameter at the fastest available speed grade. Thus, for the top-of-the-line, fastest part, the ratio between worst- and bestcase delay is conservatively estimated as $4: 1$; for slower parts it is a larger ratio.

However, rather than relying on this estimate, the best advice is to design synchronously, whenever possible, and use devices with non-positive hold time requirements on data inputs.

Visit comp.arch.fpga -


## Advanced Carry-Logic Techniques

All XC4000 series FPGAs provide dedicated carry generation logic within configurable logic blocks (CLBs), and dedicated routing to propagate carry signals between CLBs. Most basic carry-
logic applications, like adders and counters, are supported by library macros. However, the carry logic can be used in other ways for more specialized circuits.

## MULTIPLICATION

Perhaps the simplest adaptation of the carry logic is to provide a multiplier function. In a multiplier, one of the input words, X , is ANDed separately with each bit of the other input word, Y, and the resulting words are summed with appropriate binary weighting. Consequently, there is a need for gated adders, such as shown in Figure 1(a).

However, it is inefficient to implement this function as drawn. The carry logic connects directly to the input pins of the CLB, and there is no provision to dynamically gate the carry logic inputs. Instead of using an additional CLB for the gating, the function can be modified as shown in

Figure 1(b). This circuit is functionally equivalent to the one of Figure 1(a), provided that all inputs are gated with the same signal, and the carry signal is not used directly.

Figure 1(b) can be implemented easily, as shown in Figure 2. Each bit of a conventional adder is modified such that the unconditional sum is created as an internal node in the function generator. This sum is multiplexed with the partial sum to the adder, which is already available within the function generator. The gating signal, $\mathrm{Y}_{\mathrm{i}}$, controls the multiplexer, and is brought in on a spare pin.


## 2'SCOMPLEMENTANDABSOLUTEVALUE

The strategy for generating an absolute value is similar to that used in multiplication. The 2's complement of the input is generated unconditionally as an internal signal in the function generator. The sign of the input value is then used to select between the input directly or the 2 's complement. Thus, the output is always positive.

The 2's complement function is best implemented by decrementing the input and inverting the result. This alternative to the traditional invert-and-add-one technique gives exactly the same result, but avoids having to modify data at the input to the carry logic.

Figure 3 shows how one bit of a standard decrementer is modified to provide the absolute value function. The
inversion in front of the XOR gate is a part of the decrement, while the inversion at the output completes the generation of the 2 's complement.

Figure 3
Absolute Value Generator


## ABSOLUTEDIFFERENCE

Where time allows, the absolute value of a difference, $|\mathrm{A}-\mathrm{B}|$, can be calculated using a single carry chain. This is essentially a two-stage operation, and can be completed in two successive clock periods or in the two phases of a single clock period.

The technique depends upon two alternative methods of subtracting. Traditionally, B is inverted at the input of an adder, and the carry is asserted to give the result A-B, as in Figure 4(a).

The standard subtractor used with XC4000 carry logic is of the traditional variety. A configuration bit causes the B input to the carry logic to be inverted, and this cannot be changed dynamically. However, this inversion is common to both methods of subtraction described above. The carry input to the adder can easily be made a dynamic input, and there is space in the function generator to add an XOR gate that inverts the output

Continued on the next page

However, if both B and the output of the adder are inverted, and the incoming carry is not asserted, the result is $\mathrm{B}-\mathrm{A}$, as in Figure 4(b).


Figures 4(a), left, \& 4(b) Two Ways to Subtract

Carry-Logic<br>Continued from the previous page

when needed. Thus, it is possible to generate either A-B or B-A on demand.

Given this capability, the absolute difference is obtained by simply choosing the

function that yields a positive result. However, directly feeding back the sign of the output to select the function will result in instability, and a flip-flop must be added to eliminate this possibility (Figure 5).

In the first of two operations on the same inputs, either subtraction can be performed. If the first result is negative, the flip-flop is toggled to select the other function to achieve a positive result in the second operation. If the first result is positive, the flip-flop is not toggled, and the first operation is repeated. In either case, the result of the second operation is positive.

Figure 5

Function Select Flip-Flop

Figures 6(a), left, \& 6(b) Two Peak Detectors

## PEAKDETECTOR

In a peak detector, the current peak value is stored in a register, and is subtracted from every new input value. If the difference is positive, the new input is larger, and it replaces the value in the register as a new peak. Otherwise, the register is unchanged.

Only the sign of the difference is of interest in determining whether the register is updated or not. The other difference bits need not be generated, and the corresponding function generators are free to be used in controlling the register.

Figure 6(a) shows a typical bit. The sign of the difference is routed to all bits to select the value loaded into the register. This operation includes the sign bit of the register. Consequently, the subtraction must be sign-extended by one bit so that
the sign of the difference is also available.
The peak detector can be reset by forcing the sign output to a one. This causes the current input value to be loaded as a new peak, regardless of the value of the previous peak.

The circuit described above is equivalent to using the sign of the difference to enable the peak register, and the CLB Enable Clock pin could be used equally well. However, the two techniques impose different routing constraints, and either may be more effective than the other in different situations.

If enable clock is used, the function generators can be used for other purposes. For example, to initialize the peak detector with a predetermined value that is only changed by a peak that exceeds it, as in Figure 6(b).


## PCI-Based Reconfigurable Computers <br> Th

he Reconfigurable Computing Developer's Program presents the "Company of the Quarter" award to Annapolis Micro Systems, Inc. (Annapolis, Maryland), developer of the first commercially available, PCI-based reconfigurable computing board.

Annapolis Micro Systems, founded in 1982, has a strong background in hardware design, ASICs, system drivers and operating systems. The 33 -person company provides custom electronic product design services, including expert Xilinx design services, to commercial and government employees. It has completed more than 400 Xilinx-based designs.

Annapolis has started moving away from contract work (although they still have a large ASIC design business) to focus on their reconfigurable WILDFIRE ${ }^{\text {TM }}$ systems and design tools (based on the SPLASH technology developed by the Supercomputing Research Center and licensed by the National Security Agency). Using XC4000E series FPGAs, the WILDFIRE family turns a PC into a supercomputer by unleashing the power of reconfigurable computing.

WILDFIRE systems have been used to test complex algorithms, emulate ASIC designs, model computer architectures, and perform rapid prototyping for image processing, DSP, communications, text search, compression/decompression, sequence analysis, and pattern matching applications. By downloading algorithms directly into FPGAs, processing speeds far exceed those possible with standard, Von Neumann architectures. In a recent test, a particular DSP application on one WILDFIRE board outperformed a Cray YMP supercomputer by a factor of 15 .

The WILDFIRE family now includes both VME and PCI systems. The original WILDFIRE system is based on a VME board with 16 parallel processing ele-
ments (PE). Each PE is composed of an XC4010E, XC4013E, or XC4020E FPGA and 512 Kbytes of high-speed memory.


Another XC4000E device implements the crossbar connections between the PEs.

As many as 16 WILDFIRE boards can fit in a single WILDFIRE VME chassis for greater capacities. Other configurations include:

- WILDCHILD - identical to WILDFIRE, but with eight PEs.
- WILDFORCE - a standard-size PCI card with four PEs, a user-programmable crossbar and provisions for addon capabilities.
- WILD-ONE - a half-size PCI card with one PE, with provisions for add-on capabilities.
The WILDFORCE and WILD-ONE boards can be populated with XC4013E, XC4020E, or XC4025E FPGAs.

All of these systems share a common architecture, system controller, debugger and run-time libraries. They are "programmed" using industry-standard C and VHDL tools. The reconfigurable processors can support SIMD (single-instruction-multiple-data), MIMD (multiple-instruc-tion-multiple-data) and systolic computing operations.


SPECIAL INTEREST GROUP

To learn more about WILDFIRE, please contact Annapolis
Micro Systems, Inc. at 410-841-2514 or
Annapmicro@aol.com.

For more information about the Xilinx Reconfigurable Computing
Developer's Program, visit WebLINX at www.xilinx.com/ programs/reconfig.htm or call John Watson at 408-879-6584.

## CPLDs

QWhen using XABEL-CPLD ${ }^{\text {TM }}$, how do I specify fast slew rates for Xilinx CPLDs?
By default, the slew rate is SLOW for all pins. The FAST attribute is used to selectively control the slew rate on a pin-by-pin basis for any output signal. In XABEL-CPLD, use the following syntax:

```
XEPLD PROPERTY 'FAST ON
    signal_list';
```

If you omit the signal name list, the FAST property applies to all pins. If you include a signal name list, the listed signals are given the specified setting and all other signals are given the opposite setting.

QWhen using schematic capture, how do I specify fast slew rates for Xilinx CPLDs?
To assign individual pins in a schematic to use the faster slew rate, attach a FAST attribute to the output pad.

QWhen using the Xilinx Synopsys Interface (XSI), how do I specify fast slew rates for Xilinx CPLDs?
The Synopsys HIGH attribute translates to a SLOW Xilinx slew rate, and the NONE attribute translates to a FAST Xilinx slew rate. As with the other design entry methods, the XSI default for outputs is SLOW. To set all outputs for FAST slew rate, use the following syntax:

```
set_pad_type -slewrate NONE
    all_outputs ()
```

Use this command after specifying the set_port_is_pad command and before implementing the insert_pads command. You can set any individual output for fast signal transition by using the following syntax:

```
set_pad_type -slewrate NONE
    port_name
```


## Mentor Graphics

QRunning Convert Design to retarget designs (as described in XCELL 20, page 41) loses NET, LOC, and other properties associated with schematic ports and PADs in my design. What's happening?
This is due to a change in Design Architect that occured between Mentor A. 1 and A.4. A fix is available by E-mailing xdocs@xilinx.com with "send 822" in the subject line. The problem also has been fixed in XACT 5.2.1.

QWhile running Quicksim II under Solaris, I get the following errors on all of my RAMs and ROMs:
/MEMORY/sp_ram32': Problems loading binary '\$LCA/gen_lib/ sp_ram32/sp_ram32.ss5_b' Could not load object file "/tools/ds344/gen_lib/sp_ram32/ sp_ram32.ss5_b" No such file or directory

What does this mean and how is it fixed? Unlike standard QuickPart models, Xilinx RAMs and ROMs are described using "behavioral language models" (BLMs), that have as their core a binary executable file. This file is named differently for each platform: .sss_b for SunOS, .ss5_b for Solaris, etc. Thus, under Solaris, Quicksim expects to find a .ss5_b file where none exists, since Solaris-native versions of the RAM and ROM models are not part of released XACT 5.x software. However, an unofficial RAM and ROM patch is available on the Xilinx BBS:

Category: Software Help
Subcategory: Mentor
Filename: SOLARMEN.ZIP
This is a compressed TAR file that needs to be extracted in the \$LCA directory.
Note: Currently, Xilinx does not officially support the Solaris operating system. This is an unofficial patch and, as such, has not been fully tested.

QWhile running Fncsim8 under Solaris, Gen_sch8 or XBLXGS generates this error message:

```
crt1:bad [02] open: /tools/
        mentor/lib/mgc_ld.so
    Abort - core dumped
```

What does this mean and how can I fix it? Gen_sch8 and XBLXGS are incompatible with Solaris, so their use should be avoided under this operating system. This usually involves avoiding XBLOX or XABEL components on schematics. If the design contains RAM or ROM components, obtain the library patch described in the answer to the previous question.

## I encountered the following error during EDIF2XNF: <br> Error: 3 port name Il not found on external library primitive for cell OR2

What does this mean and how can I fix it? This error usually occurs from mixing Xilinx libraries (i.e., obsolete and Unified) or having an incorrect library setting in EDIF2XNF. For more information, E-mail xdocs@xilinx.com with "send 396" in the subject line.

Q

## Will XACTstep v5.2 work with Mentor Graphics' B. 1 release?

Xilinx strongly recommends using the Mentor A.x release with XACTstep v5.2, as Xilinx has not tested Mentor B. 1 and will not officially support this product until the Merged Release. However, testing by Mentor Graphics found that the implementation flow and most of the simulation flow should work properly. Gen_sch8 and XBLXGS were found not to work properly due to problems associated with dynamic linking to Mentor's Design Data Port (DDP). If you must use Mentor B.1, avoid using XBLOX or XABEL components in your designs, if possible, to eliminate the need to run Gen_sch8 or XBLXGS.

## Synopsys

## How can I initialize my XC4000E RAM module?

The contents of an XC4000E RAM at power up may be specified (initialized) by the user. When RAM modules are instantiated directly in the HDL source code, initialization values for the RAM may be entered using the following command:

```
set_attribute
    "instance_name" xnf_init
    "init_value" type string
```

Replace "instance_name" with the actual instance name of the RAM module that has been instantiated. For 16 -location RAMs, specify a 4-digit hexadecimal value for "init_value". For 32 -location RAMs, specify an 8 -digit hexadecimal value. NOTE: Although this mechanism permits RAM-initialization information to be carried into the FPGA implementation tools for incorporation into the configuration bitstream, it does not affect behavioral simulation. For behavioral simulation, a RAM's contents remain unknown until they are defined by valid write accesses. However, backannotated functional or timing simulation will reflect this RAM initialization information.

QWhat should my .synopsys_dc.setup and .synopsys_vss.setup files contain to synthesize and simulate XC4000E designs?
.synopsys_dc.setup: The .synopsys_dc.setup file for XC4000E synthesis should be identical to that for XC4000 designs, with the exception of the target- and link-library settings and the reference to the XBLOX DesignWare Library. An example .synopsys_dc.setup file is shown below. The target- and link-library settings were created using the commmand: synlibs 4005e-3

```
search_path = { . \
<XC4000E_DS401_install path>/
    synopsys/libraries/syn \
```

```
<Synopsys_install_path>/
    libraries/syn}
define_design_lib xblox_4000e
    -path \
<DS401_install_path>/
    synopsys/libraries/dw/lib/
    fpga/xc4000e
compile_fix_multiple_port_nets
    = true
xlnx_hier_blknm = 1
xnfout_library_version =
    "2.0.0"
bus_naming_style = "%s<%d>"
bus_dimension_separator_style
    = "><"
bus_inference_style =
    "%s<%d>"
link_library = {xprim_4005e-
    3.db xprim_4000e-3.db
    xgen_4000e.db \
xfpga_4000e-3.db xio_4000e-
    3.db}
target_library =
    {xprim_4005e-3.db
    xprim_4000e-3.db
    xgen_4000e.db \
xfpga_4000e-3.db xio_4000e-
    3.db}
symbol_library =
    {xc4000e.sdb}
synthetic_library =
    {xblox_4000e.sldb
    standard.sldb}
```

The reference to the XC4000E XBLOX
DesignWare library is differentiated from the XC4000 XBLOX library with a new name: xblox_4000e.
.synopsys_vss.setup: The .synopsys_vss.setup file for XC4000E simulation should also be identical to that for XC4000 designs with the exception of the simulation-library reference. An example .synopsys_vss.setup file is shown below.

```
timebase=ns
time_res_factor=0.1
no_hazard_mesg=true
WORK > DEFAULT
DEFAULT : ./WORK
xc4000e:<XC4000E_DS401_install_path>/
    synopsys/libraries/sim/lib/
    xc4000e
```


## HOTLINESUPPORT

## UnitedStates

Customer Support Hotine: 800-255-7778
Hrs: 8:00 a.m.-5:00 p.m. Pacific
Customer Support Fax Number: 408-879-4442
Avail: 24 hrs/day-7 days/week E-mail Address:
hotine@xilinx.com
Customer Service*: 408-559-7778
ask for customer service
*Call for software updates, authorization

## codes, documentation updates, etc.

## Europe

UK, London Office
telephone: (44) 1932349402
fax: (44) 1932333530
BBS: (44) 1932333540
e-mail:ukhelp@xilinx.com
France, Paris Office
telephone: (33) 134630100
fax: (33) 134630109
e-mail:frhelp@xilinx.com

## Germany, Munich Office

telephone: (49) 8999154930
fax: (49) 899044748
e-mail:dllhelp@xilinx.com


## XDOCSe-maildocumentserver

for instructions, send an e-mail to xdocs@xilinx.com with "help" as only item in the subject header.

## XFACTS fax document server-

Call 1-408-879-4400.

## Specific QuestionE-mail:

Digital Signal Processing ..... dsp@xilinx.com
PCI-bus. $\qquad$ pci@xxilinx.com
Plugand PlayISA. $\qquad$ ..PnP@xilinx.com
PCMCIA card . pcmcia@xilinx.com Async. Transfer Mode .........atm@xilinx.com Reconfig. Computing .. reconfig@xilinx.com

## FAXRESPONSEFORM—XCELL21 2 Q96

Corporate
Headquarters Xilinx, Inc. 2100 Logic Drive San Jose, CA 95124
Tel: 408-559-7778
Fax: 408-559-7114

## Europe

Xilinx, Ltd.
Suite 1B, Cobb House
Oyster Lane
Byfleet
Surrey KT147DU
United Kingdom
Tel: 44-1-932-349401
Fax: 44-1-932-349499

## Japan

Xilinx, KK
Daini-Nagaoka Bldg. 2F
2-8-5, Hatchobori,
Chuo-ku, Tokyo 104
Japan
Tel: 81-3-3297-9191
Fax: 81-3-3297-9189
Asia Pacific
Xilinx Asia Pacific
Unit 4312, Tower II
Metroplaza
Hing Fong Road
Kwai Fong, N.T.
Hong Kong
Tel: 852-2424-5200
Fax: 852-2494-7159

FAX in Your Comments and Suggestions
To: Brad Fawcett, XCELL Editor Xilinx Inc. FAX: 408-879-4676
From: $\qquad$ Date: $\qquad$

- Please add my name to the XCELL mailing list.

| NAME |
| :--- |
| COMPANY |
| CIDDRESS |
| PHONE |

I I'm interested in having my company's design featured in a future edition of XCELL as a Customer Feature.

Comments and Suggestions: $\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
Please use this form to FAX in your comments and suggestions, or to request an addition to the XCELL mailing list. Please feel free to make copies of this form for your colleagues.

2100 Logic Drive
San Jose, CA 95124-3450
U.S. Postage

PAID
First Class
Permit No. 2196
San Jose, CA


[^0]:    KEY: $N=$ New Product, $E=$ Engineering Software for in-warranty users by Request $O n l y, U=$ Update by request only,
    $P R=$ Pre-release requiring in-warranty status or Product Marketing apporval

