lssue 47 Fall 2003

THE AUTHORITATIVE JOURNAL FOR PROGRAMMABLE LOGIC USERS

Discover New Applications For Low-Cost Solutions

iournal

SOFTWARE

Xilinx ISE 6.1i Lowers Design Costs – Again

SUPPORT

MySupport.xilinx.com Named One of Top 10 Best Web Support Sites

Maximize Spartan-3 Designs with Xilinx Global Services Education and Support

APPLICATIONS

Performance + Time = Memory 3D Design Saves Money

Virtex-II FPGAs Enter Formula 1 Racing

How to Implement a DDR SDRAM Controller

NEW PRODUCT

New Platform Flash PROM Family Minimizes Costs and Board Space



COVER STORY 5,700 Spartan FPGAs Bring BioWall to "Life"

Add Bluetooth to your MicroBlaze-based designs.



(It doesn't get any easier than this.)

Now there's a faster, easier way to build and test a Bluetooth® system using embedded processors. It's the Embedded Bluetooth Development Kit from Memec Design, and it provides everything you need to add a Bluetooth interface to existing Xilinx® MicroBlaze™ designs. Developed with industry-leading partners, this unique kit can help you save weeks of development time in your challenging next-generation applications. To find out more, contact us at www.insight.na.memec.com/xilinx_bluetooth.
















EDITOR IN CHIEF	Carlis Collins editor@xilinx.com 408-879-4519
MANAGING EDITOR	Tom Durkin tom.durkin@xilinx.cor 530-271-0899
ASSOCIATE EDITOR	Jack Shandle
COPY EDITOR	Charmaine Cooper Hu
XCELL ONLINE EDITOR	Tom Pyles tom.pyles@xilinx.com 720-652-3883
ADVERTISING SALES	Dan Teie 1-800-493-5551
ART DIRECTOR	Scott Blair



Xilinx, Inc. 2100 Logic Drive San Jose, CA 95124-3400 Phone: 408-559-7778 FAX: 408-879-4780 ©2003 Xilinx, Inc. All rights reserved.

Xcell is published quarterly. XILINX, the Xilinx logo, CoelRumer, Rocket Chips, Rocket IP, Sparton, and Virtex are registered trademarks of Xilinx, Inc. ACE Controller, ACE Flash, Alliance Series, AllianceCORE, ChipScope, CORE Generator, Fast CONNECT, Fast FJASH, Fast Zero Power, Foundation, HDL Bencher, IRL, J Drive, DigiCORE, MicroBlaze, MultillUIX, NanoBlaze, PicoBlaze, QPro, Real-PCI, RocketIO, RocketPHY, SeletID, SelectRAM, SelectRAM+, Smart-IP, System ACE, Virtax-II Fory, Virtex-II EnsyPath, WebHTTER, WebPACK, WebPOWERED, XACT-Floorplanner, XACT-Performance, XAPP, XC designated products, Xilinx Foundation Series, Xilinx XDTV, and XtremeDSP are trademarks, and The Programmable Logic Company is a service mark of Xilinx, Inc. Other brand or product names are registered rodemarks or trademarks of trademarks, and the Programmable Logic Company is

The articles, information, and other materials included in this issue are provided solely for the convenience of our readers. Xiliux makes no warranties, express, implied, statutory, or otherwise, and accepts no liability with respect to any such articles, information, or other materials or their use, and any use thereof is solely at the risk of the user. Any person or entity using such information in any way releases and waives any claim it might have against Xilinx for any loss, damage, or expense caused thereby.

Xilinx Wins Again

ilinx has built its reputation on the triumvirate of silicon, software, and support. And although silicon and software get the most news coverage, it's the support services team that holds it all together.

The *support.xilinx.com* website – and the personalized *mysupport.xilinx.com* portals – are accessed by more than 110,000 users each month, and are credited for saving customers substantial time to knowledge, which translates to faster time to market.

In fact, the *MySupport.xilinx.com* support service is so good that the Association of Support Professionals has named it to its list of "The Year's Ten Best Web Support Sites." Xilinx joins fellow industry leaders Dell, Hewlett Packard, Mentor Graphics, and Novell on the list of companies awarded for excellence in online service and support.



To select this year's winners, judges evaluated companies on such criteria as usability, design, navigation, and knowledge base, as well as search implementation, interactive features, personalization, and major site development.

According to Jeffrey Tarter, executive director of the Association of Support Professionals, "Users are looking for highly interactive technical support services they can personalize to fit their needs and can access in real time. Xilinx is a leader in delivering the kind of online support customers are looking for."

Co-winner Mentor Graphics also praised *MySupport.xilinx.com*: "Many of our customers have told us that the quality and coverage of *support.xilinx.com's* technical content allows them to readily understand complex FPGA architectures."

As we said, Xilinx support doesn't get as much publicity as Xilinx silicon and software, but it is just as important.

Don Mullikin, vice president of Xilinx Global Services, puts it this way: "Design teams tackling today's most complex system-design challenges need support that matches the caliber of the technical capabilities of our products."

Our award-winning support matches our award-winning hardware and software, so you get a complete design solution that is the best in the industry.


om Durkin

Tom Durkin Managing Editor

Correction

In the summer 2003 edition of *Xcell Journal*, the URL for more information on RocketPHY[™] transceivers was incorrectly reported in the article "New RocketPHY Transceiver Family Debuts at 10 Gbps." The correct URL is *www.xilinx.com/rocketphy/*. We regret this error and any inconvenience it may have caused.

FALL 2003, ISSUE 47



Biology Goes Digital

An array of 5,700 Spartan FPGAs brings the BioWall to "Life."



ISE 6.1i Continues to Lower Design Costs

The latest release of Xilinx programmable logic design software saves you time — and money

Performance + Time = Memory

By approaching FPGA designs as three-dimensional endeavors, you can radically reduce device size — and cost.



Formula 1 Racing: The Xilinx Advantage The BMW WilliamsF1 team lifts the hood on its fifth-generation vehicle control system

Xcelljournal

View from the Top	5
ISE 6.1i Continues to Lower Design Costs	6
Put Hardware in the Loop with System Generator for DSP	8
Get Physical with the Palace Synthesis Solution	11
Seamless Co-Verification Accelerates Time to Market	14
In FPGA Synthesis, Timing Is Everything	18
Advanced Switching Expands PCI Express	20
Get the Platform Flash PROMise	23
Performance + Time = Memory	24
How to Implement a DDR SDRAM Controller	30
Is Your FPGA Design Secure?	32
Virtex FPGAs Tame DSP-Hungry Designs	36
Biology Goes Digital — The BioWall Story	40
Formula 1 Racing: The Xilinx Advantage	46
CoolRunner-II Has Hidden Talents	50
Boeing Uses Virtex-II Pro for Image Processing	53
Explore the CoolRunner-II Design Kit	58
Develop Applications Right Out of the Box	61
Memec Design Simplifies Bluetooth Development	64
Save Time, Money, and Space	68
Take the Titanium Solution	71
Maximize Your Success with Spartan-3 Designs	72
It's a Programmable World	74
Xilinx Partner Yellow Pages	77
Reference Pages	84

To subscribe to the printed *Xcell Journal,* or to view the Web-based *Xcell Online* Journal, visit: www.xilinx.com/publications/xcellonline/





Xilinx products and services continue to expand the limits of possibility. We strive to make the best and most innovative products in the programmable logic industry and deliver them

by Wim Roelandts CEO, Xilinx, Inc.

as a complete solution that gives you everything you need to bring your product to market first. Here are a few of our innovations that may interest you.

Programmable World

On May 6, Xilinx launched Programmable World 2003 - a nine-month international initiative designed to help you understand and use the latest programmable logic solutions. It includes technical forums, exhibits, and workshops in dozens of cities around the world. By the time it ends in November, Programmable World 2003 will have reached more than 10,000 executives, system architects, engineers, and project managers worldwide. Co-sponsored by more than 30 industry leaders - including Agilent, Cadence, IBM, Intel, Texas Instruments, Mentor Graphics, and Wind River Systems -Programmable World 2003 started in North America, then went to Europe, on to China and Taiwan, and will finish in Japan and Korea in November.

Following the worldwide forums, which ended in August, we have been holding indepth technical workshops, including multiple full-day courses on high-speed DSP, connectivity, processing, and system design.

At the Programmable World 2003 forum in Japan this summer, Dr. Tsugio Makimoto, chief technical officer of Sony, asserted that field programmability is "hitting its peak" from 1997 through 2007. Dr. Makimoto stated a second wave of digital consumer

Innovation, Education, Exploration

From Programmable World in 2003 to landing on Mars in 2004, Xilinx leads the industry in new products and new applications.

products will become the mainstay for future market expansion, just as personal computing products drove the first wave of the digital revolution. "Field programmability is a must in this new era of digital consumer goods," Dr. Makimoto said. "These products have short time-to-market windows, and product life cycles that come quickly and end dramatically. Flexible, agile solutions are critical."



Xilinx Goes to Mars

NASA recently launched two Mars Exploration Rover (MER) missions, which depend on the most advanced, radiationtolerant VirtexTM FPGAs in critical applications for both the landers and rover vehicles. The Spirit MER was launched June 10 and the Opportunity MER was launched July 7.

Chosen because of their reprogrammability and high densities, the Virtex FPGAs serve as the main brain of the motor control boards. These FPGAs will be used to control the pyrotechnic devices that will cushion the touchdown of the landers in January 2004. The Xilinx FPGAs will also direct the motor control functions on the rovers, including controllers for the wheels, steering, and antenna gimbals.

The radiation-tolerant Virtex devices on the two MER missions have up to one million system gates and total ionizing dose guaranteed to 100 kRads(si). We will soon announce a next-generation family of radiation-tolerant Virtex-II products with up to six million system gates and total ionizing dose guaranteed to 200 kRads(si).

RocketPHY

In May, we introduced our new RocketPHYTM stand-alone, SONET-compliant, 10 Gbps transceivers. These devices are among the industry's first 10 Gbps products using CMOS process technology.

The RocketPHY transceivers are the first products from Xilinx that are not directly related to programmable logic devices, but they are designed to work with our FPGAs. These transceivers use the same high-speed I/O technology as our Virtex-II ProTM X FPGAs in application-specific designs that solve many I/O challenges - at far less cost than any competing product in networking applications.

Conclusion

Xilinx continues to innovate in technology and penetrate new markets. Although our process technology, devices, and software are continually setting the highest standards for performance, quality, and reliability, we are also setting new standards in other critical areas that affect your life. You'll find that our products, our support services, and our educational programs work together to bring you a cohesive, faster time to market, and lowest cost path to your next product introduction. There simply is no easier, faster, or lower cost way to develop flexible new products than with Xilinx silicon, software, and support. X

5

ISE 6.1i Continues to Lower Design Costs

The latest release of Xilinx programmable design software saves you time — and money.



by Lee Hansen Product Solutions Marketing Xilinx, Inc. *lee.hansen@xilinx.com*

The newest version of Xilinx Integrated Software Environment programmable design tools – ISE 6.1i – is now available to registered in-maintenance Xilinx customers.

This new release of our industryleading programmable design suite continues the Xilinx commitment to lower your design costs, to deliver ease of use that focuses on solving your specific engineering problems, and to expand support for low-cost SpartanTM-3 FPGAs – and native support for the Red HatTM LinuxTM operating system.

Some of the new capabilities in ISE 6.1i include:

- Support for the largest Spartan-3 XC3S4000 and XC3S5000 devices
- Increased Spartan-3 device support in ISE WebPACK[™] and ISE BaseX
- New ISE native Linux support
- Automatic Web software update
- PACE (Pinout and Area Constraints Editor) enhancements for CPLD, and PC board design assistance
- Project Navigator mixed-language and embedded design enhancements
- As much as 15% better performance than ISE 5.1i.

ISE Shrinks Costs

Spartan-3 Platform FPGAs are the world's lowest cost FPGA device family. ISE 6.1i software will help you lower the cost of using Spartan-3 FPGAs even further with these new features.

More Spartan-3 Devices in ISE

ISE WebPACK 6.1i, which is free to designers, has added support for the Spartan-3 XC3S200 and XC3S400 devices, at 200,000 and 400,000 system gates, respectively. ISE BaseX now supports the XC3S400 device as well.

High Density Spartan-3 Support

ISE Foundation[™] and ISE Alliance Series[™] 6.1i versions support the highest-density Spartan-3 devices, the XC3S4000 and XC3S5000 FPGAs at 4 million and 5 million gates, respectively. Now you have even greater flexibility in

choosing Spartan-3 devices and ISE configurations.

ISE Supports Native Linux

ISE 6.1i is also the first ISE release that runs on native Red Hat Linux versions 7.3 and 8.0. The installation CDs for 32-bit Linux that come with your ISE 6.1i shipment will help you make the best use of your corporate programmable design platforms.

Automatic Web Update

Another new capability is automatic Web software update. Upon execution, ISE will notify you whenever a new service pack upgrade is available. And if selected, ISE will only download those parts of the service pack that apply to your unique installation. This feature saves you the time of identifying and updating your current software configuration – and minimizing the required disk space.

Ease of Use Engineers Demand

Many software design companies settle for a good look-and-feel graphical user interface as their standard for "ease of use."

ISE 6.1i goes beyond being just another pretty GUI. It focuses on solving engineering bottlenecks and design headaches that hinder your design process and progress.

PACE Enhancements

Figure 1 shows an example of PACE (Pinout and Area Constraints Editor), introduced with ISE 5. PACE delivers pin definition and area management in an easy-to-use, graphically oriented environment. You can speed your design flow faster and easier with PACE.

PACE now offers CSV (comma separated value) file import and export. This capability offers you new flexibility in PC board design, including the ability to create pin tables in MicrosoftTM ExcelTM spreadsheets and import those into PACE. If the pin tables are modified, they can be exported back to the Excel workbook using the CSV format. This export/import capability eases the job of integrating the logic device into the board layout.




Figure 1 – Pinout and Area Constraints Editor (PACE)

PACE can also import and export VHDL and VerilogTM HDL files, which allow PACE to define I/O from the HDL port definitions – or write top-level HDL starting templates.

New design check capabilities help you predict output problems. PACE contains a new package flight-time display that graphically shows pin-delay time that is based on pin-to-pad estimates. PACE also checks for simultaneous switched outputs to prevent common high-drive strength outputs that could potentially create ground bounce signal problems.

The new version of PACE also supports an enhanced auto-floorplanning capability, which lets you identify area groups using PACE. Once a logic area group is identified, the ISE place-and-route tools create the floorplan, which saves you more design time.

Expanded Project Navigator

Project Navigator, the ISE design and project manager, has also been enhanced in version 6.1i. Project Navigator now supports mixed-language Verilog and VHDL design for customers using Synplicity[®] Corp.'s Synplify[®] tool suite or XST (Xilinx Synthesis Technology) software for their synthesis solutions. This new flexibility allows managers to mix the best possible design source code for any particular project. This, in turn, allows you to more easily and quickly mix and match your purchased IP with your own

in-house design expertise regardless of design language.

Project Navigator also now links to the Xilinx EDK (Embedded Design Kit) XPS project manager supporting MicroBlazeTM and Virtex-II ProTM embedded processor designs. This new integration shows an embedded project entity along with the design logic, and launches XPS when doubleclicked, offering the first in a new series of upcoming enhancements that will bring Xilinx logic and embedded programmable design tools closer together.

Still the Fastest

ISE 6.1i continues to deliver the fastest programmable device performance available. Enhancements to our lightning-quick ProActive Timing Closure implementation technology now deliver up to 15% better performance over ISE 5.1i software.

The new INPUT_JITTER timing constraint lets an engineer describe system jitter and clock edge uncertainty. With more timing constraints, high-speed design rules, and local clocking options than any other programmable vendor, ISE 6.1i gives you the ability to design high-speed memory interface timing and double-data-rate local clock designs accurately.

Conclusion

ISE continues to define the standard of logic design. By concentrating on cost, productivity, and ease of use, ISE is delivering the tools necessary for programmable systems design that helps you squeeze the most out of your logic device.

To find out more about ISE 6.1i, go to *www.xilinx.com/xcell_isel*. To order your copy of ISE 6.1i, contact your local sales support representative. **X**

7

Put Hardware in the Loop with Xilinx System Generator for DSP

Co-simulating with hardware in the loop gives you faster simulations and eases hardware verification. System Generator for DSP Version 3.1 now lets you include FPGA hardware in Simulink simulations.



by Nabeel Shirazi Senior Staff Software Engineer Xilinx, Inc. nabeel.shirazi@xilinx.com

Jonathan Ballagh Senior Software Engineer Xilinx, Inc. jonathan.ballagh@xilinx.com

FPGA hardware can now be included in simulations controlled by the MATLABTM language and its SimulinkTM design tools. At the push of a button, the Xilinx System Generator for DSP Version 3.1 software tool produces an implementation of your model that is ready to run in hardware.

System Generator uses a special cosimulation block to control the design hardware during Simulink simulations. The co-simulation block looks just like traditional System Generator blocks. Its ports have names and types that match the ports on the original System Generator subsystem. The co-simulation flow for this architecture is shown in Figure 1. The simulation behavior of the co-simulation block is bit- and cycle-accurate when compared to the behavior of the original subsystem.

System Generator's ability to incorporate hardware in the loop enables significant sim-

ulation speedups, provides incremental hardware verification capabilities, and removes many of the hurdles to getting a design up and running in an FPGA.

Hardware Co-Simulation Flow

Together, System Generator and hardwarein-the-loop co-simulation solve many problems normally associated with simulating and verifying a Xilinx FPGA design.

- You don't have to know a hardware description language. System Generator performs automatic code generation when your model is translated into hardware.
- You don't need in-depth knowledge of the board that hosts the FPGA. System Generator makes sure the correct hardware platform is targeted and implements the design accordingly.
- You need not create a separate test bench application. The co-simulation block can be used with the same Simulink test bench apparatuses that were used to test the original System Generator model.

The starting point is the System Generator model – or subsystem – that you want to co-simulate. You identify the subsystem by dragging and dropping a




Figure 1 – MATLAB/Simulink and hardware co-simulation

compilation block from the XtremeDSPTM development kit library, for example, into the design, as shown in Figure 2.

A subsystem that contains a compilation block should also contain a System

Generator block. System Generator uses the compilation block to provide information about the underlying hardware




Figure 2 – System Generator block and an XtremeDSP compilation block

Rodens Constation and	
Podat Funda	teres teres metage
Spenic Tax	
Tage Disease	Tank Inne
F lines famous	
Spring Press Structure Press Press (Second Sec	(<u>1</u>
Hist june (ten Frent	
	[includes that takes 2]
Researching .	[installing and
and in the	[146] 1544 [196

Figure 3 – System Generator dialog box with inactive product family, device, speed, and package fields

and how to prepare the model for co-simulation. Pressing the "generate" button on a System Generator block that has an accompanying compilation block automatically invokes the hardware co-simulation flow.

Some of the information obtained from a compilation block overrides values on the System Generator block parameters dialog box. The parameters that are overridden appear as grayed-out fields in the System Generator dialog box and cannot be modified. For example, the System Generator dialog box is shown for a subsystem that also contains an XtremeDSP compilation block. Notice in Figure 3 that the product, device, speed, and package fields have been grayed-out and are inactive. These parameters are used by System Generator when you press the "generate" button and the model is trans-

1100

lated into hardware. This ensures that the correct device information is preserved when the FPGA configuration bit file is generated.

Generating a model for hardware co-simulation includes operations such as producing HDL code and netlists and invoking the Xilinx CORE Gen-

eratorTM tool. After System Generator has generated a model, it invokes a compilation block script. Using the output from System Generator, the compilation block script invokes the tools necessary to produce a configuration file for the FPGA. Figure 4 illustrates the XtremeDSP compilation block script running ngdbuild.

The script creates a new library and adds a co-simulation block that is parameterized with information from the original subsystem. This information includes subsystem interface information such as port names, port data rates, port data types, and port directions. Figure 5 shows the library and co-simulation block created by the compilation block script for the cosim_ex model.

Figure 6 shows the co-simulation block first illustrated in Figure 5 as it is brought back into the cosim_ex model for simulation. Note that the ports on the cosimulation block match the port names on the input and output gateway blocks. The waveform in the scope shows equivalent output results for the AddSub block and the co-simulation block. The block's inputs must be the same signal type, as shown in Figure 7.

Using Co-Simulation Blocks in Simulink

A co-simulation block is a Simulink block that interacts with an underlying cosimulation platform. This block behaves as a normal Simulink block and can be simulated transparently with other blocks. Each co-simulation block has a port interface that is parameterized by the compilation block script to match the ports on the original subsystem.

System Generator co-simulation blocks can be driven by either Xilinx fixed-point data types or by double-signal data types. The hardware co-simulation block must be of the same type of signals (bit width, binary point position, signed/unsigned) that were used in the original model. If there are no inputs to the block, the block allows you to choose between Xilinx fixedpoint or double-signal output types.




Figure 4 – Compilation block script for the XtremeDSP development kit

9



Figure 5 – Co-simulation library – cosim_ex_hwcosim_lib – created by the post-generation script.

When System Generator implements a model in hardware, it uses a single clock source to drive the design. Multi-rate blocks are supported by using derived clock enables. These clock enables have periods that are integer multiples of the period of the system clock. Data traveling in and out of the hardware also has a period that is a multiple of the system clock period. These multiples, or ratios, between the port data rates and the system clock rate are stored in the co-simulation block by the compilation block script when it is instantiated.

A co-simulation block must be driven by ports with data rates equivalent to the gateway data rates of the original subsystem. The block automatically adjusts its output ports to run at the appropriate rates. If the block detects an incorrect input port rate, it will generate an error message.

The easiest way to ensure that an input port has the appropriate rate is to drive the co-simulation port with the same signal that drove the original subsystem port or gateway.

Hardware Clocking

There are many possible synchronization techniques for the interface between FPGA hardware and Simulink. One technique uses a single-step clock to keep the hardware in lockstep with the software simulation. This is achieved by providing a single clock pulse to the hardware for each simulation cycle. Using this technique enables you to perform incremental design and verification.

On the other hand, the single-step clock technique has its disadvantages. When it is used for clocking the FPGA design, the communication overhead between hardware and Simulink can severely limit the effective processing rate in some designs. This condition is exacerbated by bus latency.

Simulation speed can be greatly increased by allowing the hardware to process more than one set of input samples at a time. One way to accomplish this is to provide a freerunning clock to the design under test. Use an explicit synchronization mechanism such as a flag implemented as a memory-mapped register to coordinate data transfers between Simulink and the hardware. The inputs and





Figure 6 – Co-simulation block parameterized with port names that match the original model.



outputs of the design are written to and sampled asynchronously.

Benchmarks

When using a single-step clock, speedups of seven to 50 times are typically achieved. The demos that come with System Generator were used as benchmarks. The results are shown in Table 1.

Referring to the table, the bit error rate (BER) tester was created to test forward error correction (FEC) blocks. A freerunning clock source achieved a speedup of six orders of magnitude. The data source for the BER tester was an LFSR in the FPGA.

> The test is started, and after some time when a "done" flag is set, you can read the results from the FPGA and display them in Simulink.

Conclusion

System Generator hard-

ware co-simulation provides you with a simple but powerful method of incorporating hardware co-simulation in Simulink and System Generator models. The hardware co-simulation flow automates the entire hardware implementation process. You have more time to focus on the design itself.

Once the hardware co-simulation software

has produced a co-simulation block, it can be used just like any other System Generator block in a model.

To learn more about System Generator for DSP, go to *www.xilinx. com/system_generator/* and click on "System Generator for DSP." **X**

Application	Software Simulation Time	Hardware Execution Time	Speedup
5x5 Image Filter	170 sec	4 sec	43x
Cordic Arc Tangent	187 sec	27 sec	7x
Additive White Gaussian Noise Channel (AWGN)	600 sec	80 sec	7.5x

Table 1 – Benchmark results for hardware-in-the-loop co-simulation

Get Physical with the PALACE Synthesis Solution by Sheldon D'Paiva Applications Engineer **Applications Engineer**

Aplus Design Technologies' PALACE physical synthesis tool can drive down your costs by helping you quickly meet or exceed your design requirements with a slower speed grade or a smaller device.

Aplus Design Technologies sdpaiva@aplus-dt.com

Xilinx SpartanTM-3 FPGAs give designers advanced features at previously unattainable costs. Moreover, Spartan-3 densities reaching five million system gates provide cost-competitive solutions in markets once only addressable by ASICs. But as FPGAs penetrate the ASIC space, FPGA designers must deal with the same complexities faced by ASIC designers.

In particular, ASIC designers know that to meet design requirements and reduce iterations within the design flow, synthesis must be coupled with physical design considerations.

Synthesis design flows that do not take physical design into account can erode your time to market and cost advantages. With the large densities and complexities of modern low-cost FPGA architectures such as Spartan-3 FPGAs, you cannot afford to ignore interconnect delay and architecturespecific considerations during synthesis.

Poorly synthesized designs cause greatly increased runtimes for the place-and-route tools, as they struggle to meet timing constraints. Bad designs also create an additional burden on the designer by requiring expert manual intervention and timeconsuming iterations between synthesis and implementation tools.

Furthermore, additional costs are incurred if the design requirements are not met in the targeted device. For highvolume and low-density devices, moving to a faster speed grade typically translates to a 13% increase in cost; moving to a larger part translates to a 16% increase in cost. This increase in cost is even greater for lower volume designs or when using higher density devices.

Physical synthesis couples synthesis with physical design. It has become a key enabling technology that can help you maximize the potential of FPGAs, especially low-cost FPGAs such as Spartan-3 devices.

Aplus Design Technologies, a leader in physical synthesis technology, has recently added Spartan-3 support to its fully automated physical synthesis product called PALACETM (Physical And Logic Automatic Compilation Engine). The PALACE physical synthesis tool combines logic optimization, architecture-specific mapping, and placement-driven synthesis with detailed device modeling.

Using the PALACE tool, you can meet your design requirements without manual intervention, floorplanning, or numerous lengthy iterations between synthesis and place-and-route.

In fact, by fully exploiting the capabilities of the FPGA architecture, you can often meet your design requirements in a slower speed grade or a smaller part and significantly reduce your costs.

PALACE Physical Synthesis

PALACE physical synthesis employs a suite of architecture-specific optimization techniques in both the logic and physical domains. These techniques include logic restructuring, flip-flop repositioning, constraint-driven mapping with delay-area tradeoffs, logic duplication, placement, and placement-driven optimization.

PALACE technology highlights include:

- Unified timing models
- Detailed device + interconnect modeling
- Consistent model throughout physical synthesis
- Physical planning
- Global interconnect planning
- Timing-driven routability-aware placement
- Optimization in both logic and physical domains
- Timing and area optimization
- Multi-clock constraint-driven retiming

- Logic restructuring and replication
- Technology mapping
- Architecture-specific mapping
- Constraint-driven with delay-area trade-off.

The benefits of the PALACE solution include:

- A fully automated solution with no expert user intervention required
- Faster timing closure by reducing iterations within the design flow
- Performance improvement by at least one speed grade
- Reduction in area utilization
- Reduction in place-and-route runtime.

PALACE Design Flow

There are two design flows that can be used with PALACE technology:

1. Standard flow: This is the initial flow that should be used for your design.

2. Guided flow: If necessary, this flow should be used to achieve incremental improvements for a fully placed design (for VirtexTM-II FPGAs).

Standard Flow

When you use the PALACE tool in the standard flow, you can use any synthesis tool that generates an EDIF netlist. This dramatically reduces your learning curve and allows you to choose the design environment that you prefer. Your design flow is essentially preserved, with only a simple extra step required after synthesis.

Once you have synthesized your design, the resulting netlists and constraints are passed as inputs to the PALACE program. The PALACE tool processes the netlists together with any design constraints. Upon successful completion, the PALACE engine will generate an optimized netlist and a constraint file. You then use the optimized netlist and constraint file as you normally would in the rest of your design flow. Figure 1 shows how the PALACE solution fits seamlessly into your design flow.




Figure 1 – PALACE design flow

You can control PALACE operations in the standard flow by a simple four-level effort option.

The effort level determines how aggressively the PALACE tool will try to optimize your design, with the first level optimizing for minimum area utilization and the remaining levels optimizing for maximum performance. The default level is the third level, and it is the initial recommended level when performance is an issue.

After specifying the effort level, no further user intervention is required. Using PALACE technology in this flow provides you with the advantages of physical synthesis in a simple push-button automated flow, and can meet most realistic design requirements.

Guided Flow

You can use the PALACE tool in the guided flow for Virtex-II devices to achieve the incremental improvements needed to meet your design requirements. In this flow, you first generate an NCD (native circuit description) file by placing and routing your design. This NCD file is then converted to XDL (Xilinx Design Language) format with the Xilinx XDL utility and passed as an input to the PALACE program, along with the design constraint file. The PALACE tool optimizes the paths that do not meet timing requirements to help you achieve timing closure. As with the standard flow, an optimized netlist and constraint file is produced that you use in the rest of your design flow.

You can control PALACE operation in the guided flow by a simple two-level effort

option, which determines how aggressively the PALACE program will try to optimize your design. As with the standard flow, no further user intervention is required. Using PALACE physical synthesis in the guided flow provides you with the capabilities of an advanced physical synthesis solution in a simple push-button automated flow. Thus, you can meet the "last mile" performance requirements of your design.

Achieving Best Results with PALACE

Effective use of the PALACE physical synthesis solution can help you meet your design requirements quickly. With the standard and guided flows, you have two simple but powerful solutions that should be used together in order to achieve the best results.

When you use the PALACE engine in either flow, you should always include timing constraints in the input constraint file. Meaningful and accurate timing constraints are important because they help the PALACE program to focus on the problem areas of your design, while allowing tradeoffs with other non-critical areas.

If you are particularly concerned about area utilization, you should use the first effort level on your initial run. Otherwise, you should use the default settings, which will automatically run PALACE physical synthesis in standard flow at a highoptimization effort level.

After you have obtained the optimized results, you can analyze either the PALACE report file or the report from an implementation run to determine if the result meets your requirements. If you miss your timing targets by a wide margin

Category (Design)	Spartan-3 Device	Performance Gain (% Max Frequency)
DSP (DES)	XC3S400FT256-4	37%
Microcontrollers (uP1232a)	XC3S200FT256-4	28%
Communications (Reed-Solomon decoder)	XC3S200PQ408-4	8%
Bus Interfaces (I ² C Master)	XC3S50PQ208-4	12%
State Machine and Control Logic (Arbiter)	XC3S400FT256-4	93%

Table 1 – Examples of PALACE performance improvements

(more than a few nanoseconds in Spartan-3 devices), you should try running the PALACE engine in the standard flow with a higher effort level. If you are using a Virtex-II device and have still not met timing requirements, you should try the guided flow to achieve the last nanosecond or so of required performance.

The performance gains that you obtain with PALACE physical synthesis will vary depending on the type and complexity of the design. Table 1 shows performance improvements obtained when the PALACE solution was used in the standard flow for a few sample designs from a variety of categories. In all of these cases, the design flow was identical for two runs, except that the PALACE solution was used before the implementation stage in the second run. As you can see, PALACE physical synthesis provides a substantial increase in performance that allows you to move to a slower speed grade in many cases.

Conclusion


As FPGAs continue to increase in density and complexity, you need to ensure that your tools extract the maximum potential of the device's architecture in the minimum amount of time. This is especially true for cost-sensitive design cycles that involve the low-cost Spartan-3 FPGAs. Without a physical synthesis solution that can effectively exploit the architecture of your target device, you risk overrunning your forecasted costs by having to move to a more expensive part, or by spending too many engineering hours trying to achieve timing closure.

The Aplus PALACE tool is an advanced physical synthesis solution that fits seamlessly within your existing design flow for all Xilinx Spartan-II, Spartan-IIE, Spartan-3, Virtex, Virtex-E, Virtex-II, and Virtex-II ProTM FPGAs, providing you with a fully automated solution to help achieve your design requirements in the minimum amount of time. In fact, you may even be able to move to a smaller part or a slower speed grade and dramatically reduce your costs.

To learn more about the PALACE physical synthesis tool, e-mail *info@aplusdt.com* or visit *www.aplus-dt.com*. **X**

Seamless Co-Verification Accelerates Time to Market

The Seamless co-verification tool from Mentor Graphics has been customized to provide an efficient debug methodology for Virtex-II Pro Platform FPGAs.



by Milan Saini Technical Marketing Manager Xilinx, Inc. *milan.saini@xilinx.com*

The growth in the system-on-chip (SoC) market is fueled by the need to increase performance and reliability while reducing overall system costs.

With the introduction of the latest Xilinx Platform FPGAs, ASIC-style integration and performance is now available in programmable logic. This means that FPGA designers need access to newer electronic design automation (EDA) tools and methodologies to maintain design efficiency and productivity.

Hardware/software (HW/SW) co-verification is an example of one ASIC methodology that has recently gained relevance for platform FPGAs. In this article, I will introduce the concept of co-verification, and will describe the role, relevance, and realizable benefits in the context of programmable systems. I will also explain the actual development work we've done in cooperation with Mentor Graphics to extend existing HW/SW co-verification solutions to effectively target Xilinx devices.

The Debug Challenge

With as many as four IBMTM PowerPCTM 405 processors, ultra high-speed serial I/O technology, and up to 10 million system gates, Xilinx Platform FPGAs represent a paradigm shift in programmable platforms, as illustrated in Figure 1. These devices offer a unique and unprecedented combination of flexibility, performance, and integration to widely expand the size, scope,

and range of applications that can now be deployed on FPGAs.

Just as leading-edge process technologies have helped silicon to achieve amazing capabilities, design software must keep pace by delivering productivity-enhancing tools that make it easier to design and debug. By various accounts, design verification is the most serious bottleneck engineers face today in delivering multimillion-gate SoCs. In the case of ASICs, it is not uncommon for verification teams to spend as much as 50% to 70% of their time and resources on the functional verification effort.

In the particular instance where a processor is part of a design, the interface between hardware and software becomes an area of increased focus and attention. Validation that the hardware and software will function correctly together becomes a




Figure 1 – Paradigm shift in programmable platforms

critical part of the overall debug process. It is therefore important that specialized tools and methodologies be developed that promote debug efficiency and provide a streamlined approach to verification.

For a while now, HW/SW co-verification has been quite commonly used to debug ASIC SoC designs. Now, with an increasing number of FPGA design starts involving embedded processors, this technology is becoming meaningful and important for FPGA designers as well.

Co-Verification for Platform FPGAs

Mentor Graphics' SeamlessTM Co-Verification Environment (CVE) is the industry's leading HW/SW co-verification tool – and now it supports the Xilinx Virtex-II ProTM family of FPGAs. The basic concept behind co-verification is to merge the respective debug environments used by hardware and software teams into a single framework.

For example, a logic simulator is made to communicate with a software debugger, enabling you to get simultaneous control and visibility into the internals of the processor, as well as the hardware peripheral logic that surrounds it, as shown in Figure 2.

An efficient co-verification tool can help uncover a range of HW/SW interface problems, including:

- Initial startup and boot sequence errors (including RTOS boot)
- Processor and peripheral initialization and configuration problems

- Memory accessing and initialization problems
- Memory map and register map discrepancies
- Interrupt service routine errors.

To realize the many benefits that coverification has to offer, there are three prerequisites for the design under test. A co-verification design environment typically involves the following scenario:

- 1. The system has a processor executing software code that interacts with surrounding custom peripheral logic.
- 2. There is extensive interaction between software and hardware parts of the design during execution.
- 3. Both hardware and software engineering teams agree on using co-simulation early in the design stage.

These prerequisites guarantee a smooth methodology flow and a common communication medium between the two teams.

Co-Verification vs. Simulation

Seamless CVE advances the concept of "functional simulation" in traditional logiconly FPGA designs to "co-verification" in processor-based Virtex-II Pro Platform FPGAs. This methodology establishes value for multiple design teams including hardware engineers (peripheral logic debug), embedded software engineers (application and firmware debug), and system designers (performance analysis and tuning). Let's discuss some of the many advantages Seamless co-verification offers over simulation.

Faster Performance

Pure logic simulation can be used to simulate a design with a processor component. This is accomplished by including an RTL model of the processor to simulate the software code.

This approach, however, is painfully slow and not adequate to address all but the most basic debug requirements. The overall simulation speed is generally in the sub-100 Hz range.

Co-verification, on the other hand, is able to run simulation orders of magnitude faster. This speedup is achieved primarily through the use of clever tool optimizations and faster processor models known as instruction set simulators (ISSs).

To understand the concept of optimization, note that the real bottlenecks in simulation are due to the accurate but slow logic simulators. Every time the software needs to




Figure 2 – The Seamless Co-Verification Environment connects hardware and software verification environments for Virtex-II Pro FPGAs.

communicate with hardware, the transaction must go through a logic simulator. Because software runs on the ISS and it runs much faster, the software and ISS are always waiting for the hardware and logic simulator to catch up.

The Seamless tool bypasses this fundamental limitation by introducing the concept of a coherent memory server (CMS), shown in Figure 3. Using the CMS, the ISS is able to read and write to memory about be attached that enables interactive and graphical debugging capability. The standard features of a software debugger include the ability to step through source code (C and assembly), set breakpoints, and observe register and memory contents. This symbolic debugger gives you greater control and comprehension than what you would get by trying to achieve similar goals using the combination of a logic simulator and an HDL processor model.




Figure 3 – The Seamless coherent memory server accelerates co-simulation with faster access to memory.

10,000 times faster than if it had to go through a logic simulator. Given that processor-to-logic interaction is mostly through read-write cycles to memory – fetching instructions, accessing peripheral registers, and such – the overall simulation speed can be dramatically increased by diverting most CPU-to-memory transactions to run through the faster CMS instead of through the logic simulator.

Only portions of code or regions of memory that are under active debug are run through the pin and cycle-accurate logic simulator. This means that the simulator bottleneck only factors in less than 1% of the software-hardware transactions, providing a significant overall throughput advantage over pure RTL simulation.

Increased Comprehension

To efficiently address debugging problems that span multiple teams, you need tools and methodologies that each team can relate to. For example, debugging processor code on an RTL model of the CPU is inherently inefficient and impractical.

In Seamless CVE, however, because a cycle-accurate ISS model replaces the RTL processor model, a symbolic debugger can

Support for Abstract Models

Oftentimes, when very high data throughput is required to validate certain design functions, RTL models have to be replaced with faster, more abstract behavioral models. These high-speed models, usually written in C or C++, can interact with the ISS at very high speeds, allowing for complex protocols to be rapidly and comprehensively tested.

The Seamless co-verification tool has been extended to be able to plug in these behavioral models through its "C-Bridge" interface technology. By working less in the logic simulator and more with higher-level models, verification speeds can deliver significant performance gains. With increased simulation throughput, the virtual platform now gives you visibility into system performance and architectural trade-off issues at a very early stage in the design process. You can not only quickly validate functionality, but also analyze and tune important system attributes, such as bus bandwidth, latency, and contention - all leading to increased system performance.

Additional Co-Verification Benefits

With access to co-verification technology, processor-based designs are not only easier

to debug, but the process starts much earlier in the design phase.

Find Problems Earlier

Design teams are highly motivated to identify and fix problems at an early stage in the design cycle. A well-known design axiom states: "The earlier a problem can be identified, the easier and cheaper it is to fix it."

Typically, designers cannot initiate software verification until a hardware prototype is available. As a consequence, when software verification occurs in a serial manner, HW/SW interaction problems may not be detected until much later in the design stage.

A virtual prototyping and debug environment removes this restriction by enabling product integration ahead of board and device availability, or even before the final design is committed. With the Seamless CVE, software teams do not have to wait for silicon before they can start developing and testing their portions of the design. As a result, problems can be found earlier and the time to working silicon is dramatically reduced.

Simplified Test Benches

To verify design functions, hardware engineers often write elaborate HDL test bench routines. These test benches can become very complex, and it is not uncommon for the test bench code size to approach that of the design itself. With co-verification, the ISS processor model allows test benches to be greatly simplified.

For hardware verification engineers testing protocols and device drivers, test benches are simplified, because actual embedded software code – and not contrived test bench code – is driving the hardware circuits.

Similarly, software engineers do not have to resort to writing stub code. Actual hardware devices provide real-life responses to calls made to hardware. Overall, this leads to fuller and more comprehensive test coverage, leading in turn to increased confidence in the working of the design in silicon in the first instance.

Greater Runtime Control

An important attribute of debugging in the virtual domain is the ability to "stop time."




Figure 4 – Customized Seamless enhancements to support Virtex-II Pro devices

As a result, it is easily possible to simultaneously observe and modify the internal values of the CPU registers, as well as those of the hardware device registers with which the processor is communicating. This ability to freeze and synchronize the hardware and software domains offers the ultimate in control and observability – and it is invaluable in efficiently helping debug complex and intricate transactions.

Virtex-II Pro Enhancements

In supporting Xilinx Virtex-II Pro FPGAs, the Seamless tool is able to largely leverage off its existing support for the IBM PowerPC 405 core. However, subtle differences in Virtex-II Pro devices have required customized enhancements to the IBM 405 Processor Support Package (PSP) and the Seamless CVE product to provide you with an efficient and easy out-of-the-box experience, as shown in Figure 4.

First, the PowerPC 405 ISS model from Mentor Graphics had to be matched with the Xilinx version of the PowerPC 405 core, which resolved some of the pin differences.

Additionally, Virtex-II Pro devices have dedicated on-chip memory (OCM) controller circuitry that, in the actual silicon, is tied to the OCM port of the PowerPC 405 core. The same connection had to be stitched in the Seamless environment to the PowerPC 405 ISS.

Xilinx embedded memory blocks (block RAMs) also had to be specially coded to be

compatible with the Seamless coherent memory server. This was accomplished by inserting special hooks into the HDL memory models for the block RAMs.

Finally, a conscious attempt was made to ease the learning curve for engineers already familiar with Virtex-II Pro Development Kit (V2PDK) flows. Three of the reference designs included in V2PDK were ported to the Seamless environment. This allows you to not only get a jump-start in understanding co-verification flows, but also the ability to compare and contrast co-verification with pure logic simulation.

All these enhancements are rolled into a customized PSP that represents the final integrated module, which can be used with the standard Seamless kernel.

In addition, a special Xilinx-only version of the Seamless CVE product has been introduced. This bundle includes the Seamless kernel and the PSP, and it is designed specifically for the Virtex-II Pro environment.

To prepare a design to run in the Seamless co-verification environment, the following steps must be taken:

- Instantiate the Seamless PowerPC bus interface models into your VerilogTM/VHDL design (replacing the PPC Swift model).
- 2. Provide the Seamless tool with access to the "Seamless-ready" block RAM memory models. These models mirror the HDL models but are enhanced

with API hooks, which allows them to communicate with the coherent memory server.

- 3. Input the systems memory map into the Seamless graphical user interface and define startup options for the hardware simulator.
- 4. Load the compiled software executable (.elf with -gdwarf) into the software debugger and start the session.

Programmable Logic Complements Co-Verification

The chances for first-time success with your design are greatly increased by early integration and testing in the virtual prototype domain.

However, there are classes of problems involving behavior that can only be captured when the processor runs at full speed. In this regard, platform FPGAs serve as a perfect complement to virtual platform debug techniques. Designs can be downloaded into FPGA silicon for validation at full system speeds.

If problems escaped earlier attention, you can debug in-system with the Xilinx ChipScopeTM Pro interactive logic analyzer, or you can go back to the co-verification environment for a more controlled analysis. Design errors can be fixed and reimplemented in silicon without incurring the huge delays and costly mask re-spins common with ASIC design flows.

Conclusion

The current generation of Xilinx Platform FPGAs with powerful RISC processors and multimillion-gate capacities requires powerful and matching co-verification methodologies. With the availability of Mentor Graphics' Seamless CVE, you now have access to an ASIC-strength, best-inclass debug solution.

Seamless CVE provides an efficient and easy-to-use methodology that can integrate, verify, and debug hardware and software interactions very early in the design cycle – thus preserving and enhancing the critical time-to-market advantage of FPGAs. To learn more about Seamless co-verification, go to *www.mentor.com/seamless/fpga/.* **£**

In FPGA Synthesis, Timing Is Everything

By optimizing its timing-driven synthesis tool for Spartan-3 devices, the Synplicity Synplify Pro FPGA synthesis tool makes it possible to meet timing constraints and deliver significant area savings.

by Steve Pereira Technical Marketing Manager Synplicity, Inc. stevep@synplicity.com

Xilinx SpartanTM-3 devices let you take on a new set of applications once reserved for the ASIC domain – and complete those applications quickly and cost effectively. Closing timing is a challenge on large devices; however, Synplicity[®] has made the leap to the next performance level.

The Synplicity timing-driven synthesis solution has been optimized for the Spartan-3 family. It provides optimal implementations of your HDL to increase performance, reduce area, and drive down the solution cost.

Best of Both Worlds

The Synplify Pro® FPGA synthesis tool is truly timing driven. Critical paths are speed-optimized to meet timing constraints. Non-critical paths are optimized for area. Once your timing constraints are met, the Synplify Pro tool turns its attention to area optimization. This allows you to meet your timing goal in the smallest device possible. Timing-driven synthesis delivers huge area savings and still meets timing constraints.

Figure 1 shows a graph of requested and actual maximum operating frequency (Fmax) for the place-and-route (PAR) results of a design run through the Synplify Pro synthesis tool. The tool's estimates follow the requested frequency line until other critical paths start appearing that the tool cannot optimize. At that point, Fmax starts to degrade.

Figure 2 shows the LUT (look-up table) count for the same design. The results underline the importance of true timing-driven synthesis. When the requested frequency is low, the LUT count is low. The LUT count only starts to increase when the requested frequency is raised. This performance-on-demand feature can drastically reduce area while maintaining performance.

The Synplify Pro tool can also reduce area by automatically mapping logic to dedicated resources within the Spartan-3 architecture. The tool extracts ROMs, RAMs, SRLTM (scan ring linker) modules, and global control resources, among others. Extracting these logic modules increases performance and in most cases, decreases the number of logic gates in slices, which in turn reduces the LUT count.


Three Ways to Win

The Synplify Pro synthesis solution reduces Spartan-3-based design costs for three different design scenarios:

- For designs with challenging performance goals, the tool offers advanced logic optimizations to meet your requested frequency – and still allows you to choose a slower speed-grade device. Switching to a lower speedgrade device can drastically reduce costs on high production runs.
- 2. For designs with both performance and device-size goals, the Synplify Pro engine provides performance on demand. As Figures 1 and 2 illustrate, when requested performance is non-taxing, the LUT count remains very low, which lets you choose a smaller device.
- 3. When modifications are required to an existing FPGA in a system, the cost can be high. In particular, when modifications fail to place or route properly, the most likely option is a complete redesign at enormous cost. The Synplify Pro tool reduces the probability of modification failure with its performance benefits and performance-on-demand area savings. It is much easier to route a less full device. Because the Synplify Pro engine can meet the performance by utilizing a small device, there is a higher probability of the modified design being successfully implemented with the low utilization.

Mapping to Spartan-3 without TBUF

The Synplify Pro tool provides simple conversion of tri-state bus drivers (TBUFs) to multiplexers (MUXs) for mapping to Spartan-3 devices that do not have TBUFs. For each net with multiple tri-state



drivers, the tool creates a parallel MUX. For example, if the VerilogTM design code is shown as follows:

- n1 = e1 ? d1 : 1'bz;
- n1 = e2 ? d2 : 1'bz;
- n1 = e3 ? d3 : 1'bz;
- n1 = e4 ? d4 : 1'bz;

then the conversion procedure in the Synplify Pro tool would create the following Verilog code:

n1 = e1 & d1 | e2 & d2 | e3 & d3 | e4 & d4

- this is the tool's pmux structure.

If the conversion is done very early in the flow, when most MUX-based optimizations are necessary, this logic and the Synplify Pro tool deliver an optimal implementation. For example, if the following code is true: e1 = !s0 & !s1; e2 = s0 & !s1; e3 = !s0 & s1; e4 = s0 & s1;

then the logic driving n1 will be implemented using 4x1 MUX with optimal use of MUXs. The Synplify Pro tool also supports more complex conditions. If n1 is driving a primary output, appropriate logic would be generated so that the signal outside the chip shows a high impedance when e1 = e2 = e3 = e4 = 0. Single tri-states driving primary outputs are sucked into the pads. Internal single tri-states are converted to logic.

ASIC to FPGA Migration

Because Spartan-3 devices have a very high gates-per-dollar ratio, ASIC designers are increasingly adapting to FPGA solutions. In doing so, they also reap the benefits of reprogrammability and zero NRE (nonrecurring engineering) costs.

Among the drawbacks of the ASIC-to-FPGA flow are coding structure and instantiated components. Synplicity has been providing a solution (the Certify[®] product) for ASIC prototyping in an FPGA that addresses both of these issues. But for generic ASIC code, the biggest pitfall is gated clocks.

With the release of Version 7.3, the Synplify Pro FPGA synthesis tool can automatically convert the gated clock structures commonly used in ASICs so that they map to clock enables in Xilinx devices while making use of global routing resources. This feature has two primary benefits for ASIC/FPGA designers:

- 1. Gated clock conversion eases the pain of migrating ASIC code.
- 2. The tool automatically provides higher performance and better utilization, because global routing resources are used instead of internal high fanout nets.

Save Money on Your Next Spartan-3 Design

The performance of the Synplify Pro solution, coupled with industry-leading FPGAs from Xilinx, gives you the ability to meet aggressive performance goals on time and on budget.

To test the Synplify Pro tool and see the cost savings for yourself, download the Synplify Pro tool at *www.synplicity.com/ downloads/download1.html.*

When informed that you do not have a license, follow the subsequent instructions and send the information to *license@synplicity.com*. Synplicity will send you a temporary license immediately.

Also, to be sure you get the most from the Synplify Pro FPGA synthesis solution, download and read "Benchmarking Synplify and Synplify Pro Software" at www.synplicity.com/literature/pdf/ benchmarking_synplify.pdf.

Advanced Switching Extends PCI Express

Advanced Switching supports flexible interconnects, distributed computing, and multicast options. Teamed with Xilinx FPGAs and RocketIO transceivers, it will dominate next-generation embedded computing and communications platforms.

by Kiran S. Puranik Staff Design Engineer Xilinx, Inc. *kiran.puranik@xilinx.com*

The PCI Special Interest Group's (PCISIG) ratification of the PCI ExpressTM Base specification in July 2002 was a major milestone in the widespread adoption of serial system interconnect architectures. Now, the combination of Xilinx Virtex-II ProTM Platform FPGAs, RocketIOTM multi-gigabit transceivers, and embedded IBM PowerPCTM 405 processors is making high-performance PCI Express designs easier and faster.

PCI Express is suitable for a wide range of computing and communications applications because it is a low-cost, high-performance, interoperable, and scalable solution. An important adjunct to the base standard is the Advanced Switching (AS) technology. It enhances the base standard to address the needs of the communications infrastructure for the next decade.

Single-chip AS solutions for server, storage, and communications applications can be configured with a Virtex-II Pro Platform FPGA, on-chip RocketIO multigigabit transceivers, and embedded IBM PowerPC 405 processors. The extensive Xilinx intellectual property (IP) offerings – including the world's first Real-PCITM Express solution – will accelerate product design cycles and time to market.

PCI Express Architecture

PCI Express is a layered architecture consisting of physical, data link, and transaction layers. Device drivers and application software constitute upper layer protocols (ULPs).

PCI Express Base features include:

- LVDS, 2.5 Gbps, serial links scalable up to 32 lanes in each direction
- Embedded clock and 8b/10b transmission code
- Native hot attach/detach capability for high-availability applications
- Robust and efficient link protocol
- Classes of traffic and support for isochronous applications
- Packet-based protocol and credit-based flow control per virtual channel
- Link level and end-to-end data integrity (CRC-32)
- Completely in-band signaling support.

Advanced Switching

Advanced Switching leverages the physical and data link layers of the PCI Express Base specification. Communication and embedded computing enhancements are added at the transaction layer to address chip-tochip, backplane, and inter-chassis data communication requirements. The AS fabric architecture is designed for both control and data-plane switching applications. AS components can be broadly classified as being either switches or end systems. Figure 1 shows the AS protocol stack on an end system. The transaction layer creates an interface between ULPs and the data link layer. It serves as the tunnel for ULP encapsulation and extraction at an end system.

The AS transaction layer packet is shown in Figure 2. It contains an AS route header followed by a payload section. Ingress end systems provide route and encapsulation payload, while egress end systems extract payload. In order to perform packet switching, the AS route header is completely agnostic to the contents of the payload section.

An entire AS transaction layer frame is shown in Figure 3. The physical and link layer portions of the frame are added and removed at each hop between fabric components.

Important Features of AS

Legacy PCI platforms require strong parent-child relationships between connected components. Tree topologies are necessary for hardware and software compatibility. In contrast, AS fabric system topologies can be described as a graph of connected switches and end systems. Switches constitute internal nodes of this graph, providing interconnects with other switches and end systems. End systems, on the other hand, are the edge nodes, representing data ingress and egress points. The ability to support many topologies gives platform architects enormous flexibility regarding placement of critical resources.

Supports Distributed Computing Architecture

AS enables distributed processing systems, which results in multiple memory-address domains within a platform. This is in sharp contrast to the single flat address domain found in legacy PCI platforms. AS platforms allow loadstore and messaging protocol interactions between concurrent hardware and software processes on end systems. This facilitates peer-to-peer-based applications commonly found in server, storage, and communications arenas. Distributed processing offers better scalability and ultimately a lower cost of operation.

Path-Based Unicast, Multicast, and Broadcast Packet Routing

Unicast packet switching is based on path information embedded in the AS route header and takes the form of a turn pool. Path routing requires no up-front programming of switches. Switches simply look at a packet's route header to determine the egress port. This simplifies switch design and platform configuration enormously. A packet's forward route turn pool can also serve as a backward route to the source. Completions for

read requests and event notifications to a packet's source end system are examples of backward-routed packets.

The multicasting feature allows an end system to target a packet to multiple end systems. A multicast group index is carried on each multicast packet's route header. A multicast group uniquely identifies a set of switch egress ports for each switch on a multicast packet's path. At a switch, a multicast group table is found in a lookup table using the packet's multicast group index.




Figure 1 – PCI Express AS protocol architecture




Figure 2 – AS transaction layer packet




Figure 3 – AS transaction layer frame

The packet is then replicated on each port contained in the multicast group.

When a switch detects a broadcast route header on a packet, it is required to replicate it on all ports except the packet's ingress port.

Congestion Management and Quality of Service

Bandwidth provisioning is an important aspect of AS fabric management because it helps guarantee Quality of Service (QoS) levels to applications. End systems must operate within prescribed bandwidth limits by metering the rate of data transfer.

Congestion in AS fabric can be caused by unexpected transient events such as component failure, accidental removal, or errant endsystem behavior. Congestion causes packets to suffer excessive latencies, resulting in a loss of expected levels of service.

AS congestion management mitigates fabric congestion and maintains QoS levels. Congestion is detected at switches; when detected, Backward Explicit Congestion Notification (BECN) messages are sent upstream to end systems contributing to congestion. End systems respond to BECN messages, reducing the rate of data injection by a specified amount.

Congested packets may also be marked with a Forward Explicit Congestion Notification (FECN) bit. FECN notifies downstream end systems of congestion on a certain path. Some AS applications may also set a discard bit on AS route headers, allowing downstream switches to selectively discard packets to alleviate local congestion. In the absence of BECN messages, end systems restore normal traffic flow in specified increments. Fabric management may use congestion notifications to initiate corrective action and activate built-in fail-over using alternate paths.

Differentiated Classes of Service

Class of Service (CoS) mechanisms reduce the complexity of maintaining QoS by mapping multiple traffic flows into a few service levels. AS fabric resources are allocated based on as many as eight service levels called Traffic Classes (TCs). Traffic flows are aggregated and forwarded by fabric components based on the TC of these packets.

Within a TC, AS fabric preserves the ordering of packets end-to-end, with the exception of those marked as bypassable at the source. There is no such ordering requirement across TCs. AS components map TCs to Virtual Channels (VCs) corresponding to hardware channels within the components. AS components must implement at least two VCs. All AS link partners must share the same TC to VC mapping, downshifting if necessary to the smallest common number of VCs supported between the two link partners.

Each AS VC contains two independent queues – the main queue and a bypass queue. AS link flow control manages flow credits for each queue independently. A packet marked bypassable must enter the bypass queue if it causes VC head-of-line (HOL) blocking. The bypass queue is serviced as soon as bypass credits become available. This capability is compatible with legacy bus protocols that require write transactions to pass HOL-blocked read transactions, to avoid possible deadlocks.

Multi-Protocol Support

Protocol Encapsulation Interfaces (PIs) represent fabric management and applicationlevel interfaces to the AS fabric. Table 1 details a list of currently supported PIs. PIs 0-7 represent fabric management interfaces, while PIs 8-254 are application-level interfaces. As shown in Figure 4, AS supports the tunneling of virtually any protocol. This makes AS platforms modular and cost-effective, as well as easy to deploy and support.

Application PI implementations mandate an efficient encapsulation, without losing a tunneled protocol's semantics, which enables effective extraction at the fabric's egress. A PI may be customtailored to suit a specific requirement or can tunnel standard protocols to support a broad range of applications, such as SPI, ATM, Ethernet, or TDM.

Support for Segmentation and Reassembly

The Maximum Payload Size (MPS) of the AS platform is the least common denominator of MPS supported by all components within the platform. All PIs must restrict AS Transaction Layer Packet payload size to




Figure 4 – AS tunneled protocols

platform MPS. End systems that need to encapsulate larger-than-MPS protocol packet sizes must split these into sub-MPSsized segments. This also requires keeping track of multiple segments of the original packet and reassembling them at the fabric egress end. AS supports a standard mechanism to perform segmentation and reassembly (SAR) via the SAR PI. Individual PIs may choose other SAR implementations.

PI Index	Protocol Encapsulation Identity
0	Fabric Discovery
1	Multicasting
2	Congestion Management
3	Segmentation and Reassembly
4	Configuration Management
5	Fabric Event
6	Reserved
7	Reserved
8	PCI-Express Base
9-223	Unassigned, Future PEIs
224-254	Vendor-Defined PEIs
255	Invalid

Table 1 – AS protocol encapsulation interfaces

Xilinx Real-PCI Express

The Xilinx Real-PCI Express solution is a combination of two leading technologies: the PCI Express specification and Virtex-II Pro FPGAs. It provides user-configurable options, excellent flexibility, and Xilinx Smart-IPTM technology guarantees critical timing. Key benefits include:

Availability

The world's first PCI Express solution is available for download today. It enables your compute and communication systems to achieve the highest level of performance using serial I/O technology.

Performance

The RocketIO 3.125 Gbps-capable transceivers on Virtex-II Pro FPGAs enable multiple 2.5 Gbps lane implementations on a single chip.

Flexibility

The inherently programmable nature of FPGAs allows you to continually tune your design to changing platform performance and functional requirements, reducing your risk in adopting the standard.

Faster Time to Market

Today, there is simply no easier way to develop PCI Express applications with minimal impact to your overall system development cycle. Xilinx will provide updates for any specification changes.

Conclusion

Advanced Switching architecture addresses all of the major requirements for nextgeneration system interconnect solutions, such as scalability, expandability, modularity, high availability, and peer-to-peer capability, with built-in QoS and CoS support.

Xilinx Virtex-II Pro Platform FPGAs, together with the Real-PCI Express solution, are well-positioned to provide compliant Advanced Switching solutions, enabling rapid product deployments. More information about the Xilinx Real-PCI Express solution may be found at *www.xilinx.com/pciexpress.* **X**

Get the Platform Flash PROMise

Reduce your costs and minimize board space for any Xilinx FPGA design.

by Rob Schreck Senior Marketing Manager, Product Solutions Xilinx, Inc. rob.schreck@xilinx.com

Designing with FPGAs often requires two different types of configuration PROMs. In the design and test phase, in-system programmable (ISP) PROMs offer maximum flexibility for design changes, while one-time programmable (OTP) PROMs are used for manufacturing once the design is complete.

You may, however, have to change your board design to accommodate higher density, lower cost OTP PROMs. This problem becomes more acute if you are using high-density FPGAs that need as many as 10 ISP PROMs and five OTP PROMs.

Xilinx has a solution with the new Platform Flash PROM family, which can configure any Xilinx FPGA – most with just one PROM. You get low-cost, insystem programmability, so you no longer have to change from one PROM to another to reduce production costs. See Table 1 for details.

Economical and Flexible

The December 2004 100K-unit price of Platform Flash PROMs is projected to be \$1.05 for the 1 megabit (Mb) version (XCF01S) and \$10.40 for the 32 Mb version (XCF32P). This not only represents a dramatic price decrease over previous generations of configuration ISP PROMs, but for OTP PROMs as well.

Engineers know that they need to reprogram FPGAs during logic design and testing, and Platform Flash PROMs offer flexible insystem programmability to ease development. However, don't forget that flexibility can be used at other times in the product life. For example, during manufacturing, you can program the PROM to test the board, and



then reprogram the PROM with the final FPGA design. You increase quality while decreasing manufacturing costs.

In-system programmability also lets you reprogram the FPGA remotely to add new features or fix problems. This added dimension of flexibility means you reduce maintenance and field repair costs, plus you keep your customers happier.

Big Functionality in Small Packages

The Platform Flash PROMs come in a variety of densities in two packages. The 1 Mb, 2 Mb, and 4 Mb density PROMs are offered in the very small (6.4 mm x 6.5 mm) VO20 TSSOP package, the smallest package area per megabit in the industry. These versions offer serial configuration for FPGAs and a very low-cost solution for SpartanTM-IIE, Spartan-3, and Virtex-II ProTM FPGAs.

The family is also available in 8 Mb, 16 Mb, and 32 Mb densities, which come in a small (8 mm x 9 mm) FS48 thin flat ball grid array package. These versions offer both serial and parallel configuration, and are well suited for higher density Spartan-3 and Pro EPGAs

Virtex-II Pro FPGAs.

To reduce board space and costs, you can pack on average 50% more bits into your configuration PROMs using the compression capability in our higher density packages. You can use one low-cost PROM to configure multiple FPGAs. You can even put multiple programs on one PROM and change the FPGA program on the fly.

Conclusion

Now you can use one PROM family to configure all of your FPGAs, reducing your manufacturing and inventory costs. The Platform Flash PROM family offers you ultimate flexibility at a very low cost. For more information, visit *www.xilinx.com/ product/platformflash/.* **X**

	XCF01S	XCF02S	XCF04S	XCF08P	XCF16P	XCF32P
Density	1 Mb	2 Mb	4 Mb	8 Mb	16 Mb	32 Mb
JTAG Prog				-	-	-
Serial Config				-		
SelectMap Config				-	-	
Compression						
VCC (V)	3.3	3.3	3.3	1.8	1.8	1.8
VCCO (V)	1.8-3.3	1.8-3.3	1.8-3.3	1.5-3.3	1.5-3.3	1.5-3.3
Clock (MHz)	33	33	33	40	40	40
Package	V020	V020	V020	FS48	FS48	FS48

Table 1 - Platform Flash PROM specifications

Performance + Time = Memory

By approaching FPGA designs as three-dimensional endeavors, you can radically reduce device size – and cost.

by Ken Chapman Senior Staff Engineer Xilinx, UK ken.chapman@xilinx.com

"Performance + Time = Memory" may sound like an odd formula, but when you understand it, you can realize significantly lower implementation costs within Xilinx FPGAs. In this article, I'll show you how to use three-dimensional (3-D) design to accomplish a 15X reduction in the number of logic blocks in a sensing application.


Although vital for DSP applications, I really like the way the formula can be applied to so many designs. It is particularly useful for applications that are suited to the range of SpartanTM devices, where cost savings are always welcome for highvolume applications.

But let's understand the formula first.

2-D Parallel Design

In most hardware designs, we treat the Xilinx FPGA as a two-dimensional (2-D) fabric, as shown in Figure 1. Complex logic blocks (CLBs) provide the logical functions and blocks of RAM are used for buffers, such as first-in first-out (FIFO) memories.

The tendency is for a design to become larger as more functionality is required.



A parallel design provides logic for each and every function that must be




Figure 1 – Two-dimensional designs consider only logic and memory.

Therefore, it must use larger devices. The clock speed can often be well below 100 MHz, and many of the functions are clock-enabled at even lower rates.

Because the cost of a design is proportional to the size of the device, parallel implementations, even if well optimized, will be relatively expensive. They cannot be avoided where maximum performance is required.

implemented. This means that there is actually a zero requirement for memory, because a signal (wire) exits for every value to be calculated. The addition tree example in Figure 2 shows how the value "A+B+C+D" is created. Because the value is immediately applied to the final adder, however, the value does not need to be stored.

Of course, the parallel implementation offers the very highest performance. The adder tree can easily exceed 100 MHz in a Spartan-II device, which is equivalent to more than 700 million additions per second. However, such a structure cannot benefit from having more time to complete the required operation, other than consuming less power if it is clocked slower.

If there is 1 ms available to perform the addition tree, then it can be clocked at 1 KHz. It will work, but it really is a waste of the Spartan-II silicon performance potential. Even worse, the more values that need to be added, the larger the circuit becomes – and this increases the cost of your product.

Processors Obey 3-D Formula

Now, take a closer look at the familiar world of processors. A processor is a very good time-sharing engine. The ALU is directed

A+B+C+D

to perform many different operations over many clock cycles to (it is hoped) complete the desired process in the required time period. The higher the performance of the processor, the faster the ALU will be clocked, and hence, the more that ALU can be time-shared to achieve the algorithmic process, as illustrated in Figure 3.

For example, given that a particular process must be completed in a maximum time of 1 ms, the number of clock cycles available for the processor to exploit depends on the performance:

- A clock speed of 1 MHz provides 1,000 clock cycles per 1 ms.
- A clock speed of 100 MHz provides 100,000 clock cycles per 1 ms.
- A clock speed of 200 MHz provides 200,000 clock cycles per 1 ms.


This is all very obvious, but less obvious is the direct link this has to memory.

Suppose the available clock cycles are used by the ALU to perform the trivial task of summing data values. In a 1 ms time period, a 1 MHz clock rate means that the processor has the ability to sum 1,000 data values. It will have to get these values from somewhere, and that place will be memory. As the clock increases to 200 MHz, it can then use the same amount of logic to sum 200,000 data values – and it now needs a memory to hold 200,000 words.

In a more realistic case, a process tends to apply multiple instructions to each data set, so the memory requirement to store data is not so high; all the same, there is a very strong relationship.

3-D Sequential Design

Making the decision to operate the logic functions at a higher rate than the processing rate allows operations to be achieved sequentially. As with a processor, logic is time-shared over multiple clock cycles. Because "Performance + Time = Memory," we also need to use memory to hold all the values not being used in a given clock cycle, as well as partial/temporary results created during the processing. See Figure 4 for a 3-D rendering.






Figure 3 – ALUs can be time-shared.

The FPGA can now be thought of as a 3-D volume to be filled. The best part is that you just pay for the 2-D fabric being occupied. The only limits to "building" upwards are the maximum clock rate of the device and the amount of RAM available in a given block. In addition to the dedicated blocks of RAM, each CLB can be used to provide distributed RAM, allowing the correct amount of memory to be allocated in each position. This prevents memory access bottlenecks from forming in your design.

3-D Approach to Design

When any function is implemented, two basic questions should be asked:

- 1. How much time is available to complete the process?
- 2. Given the performance of the selected Xilinx device, what clock rate will be used?

The answer to the first question comes from the design specification. The way you partition the design into functions can have quite an impact, so consider some alternatives. As to the performance of Xilinx FPGA devices, this has more to do with "design comfort" than the actual peak performance of the devices.

Regarding the second question, I personally like to see devices clocked above 75 MHz, and I find this relatively easy to achieve. However, the higher the clock rate is, the more challenging the design is. Anything lower than a 50 MHz clock rate is very slow and wasteful of the performance potential offered by Xilinx logic devices. Remember that the embedded DLL (delay locked loop) and DCM (digital clock manager) blocks can be used to create internal clocks of a higher rate than those available on the PCB.

The answers to the first two questions will let you know if there is any potential for time-sharing of logic resources. This leads to a third and final question:

3. How can the memory resources of the device be utilized to reduce the size of implementation?




Figure 5 – Light sensors collect data for processing.

Now the engineering starts. It does take some practice, so what follows is a design specification for you to consider.

Design Challenge

The challenge is to design a small box to be used in factories processing items such as fruits and vegetables. The card is used to collect data from light sensors located on various conveyor belts, along which the fruits and vegetables pass as they are sorted for type, quality, and size.

The initial design concept is to employ a microcontroller (or similar small processor) to collate the information and communicate it via serial (RS-232) links to a PC in the factory control room.

An FPGA is being considered to interface the processor to the sensors. The product is required in high volume (50K to 100K units), so a Xilinx Spartan-II FPGA is the target for a cost-effective solution.

The card supports 64 sensors. A logic "1" signal is generated when the light beam is broken by a passing object. The maximum speed of the conveyor belt is 1 meter/sec. The minimum width of a single item is 3 cm, and there is a minimum 10 cm between items on the belts.

Each pulse is recorded by a separate counter, which can support a maximum value of 4,095 (12 bits). A simple interface to the microcontroller is then able to read the value of any of the 64 counters in the card by supplying a 6-bit address.

Initial Observations

Taking a very direct approach to the design, we could simply identify the need to implement 64 counters of 12 bits fol-

lowed by a 64:1 data multiplexer. In fact, this is a direct representation of the block diagram shown in Figure 5.

However, we need to apply some fundamentally good engineering here, because we certainly wouldn't want to have 64 independent clocks in a design. Such a design would lead to very poor utilization of the device and have a high probability of unreliable operation. The signal inputs really should be synchronized to a single internal clock, and then clock enables should be used with the counters.

First Estimate

Given a basic understanding of the device architecture, you can easily make an estimate of the device resources used.

- Counters Because each slice of an FPGA can implement a 2-bit counter, six slices are required to implement a 12-bit counter. Therefore, a total of 384 slices are required for all 64 counters. (Two slices form a CLB within the Virtex[™] and Spartan-II FPGA families.)
- Multiplexer Each slice contains two lookup tables and a dedicated multiplexer (MUXF5), enabling a 4:1 multiplexer to be implemented. However, each pair of slices within a CLB share an additional dedicated multiplexer (MUXF6), enabling a complete 8:1 multiplexer to be implemented in two slices. Nine of these 8:1 multiplexers are required to construct a 64:1 multiplexer, which then must be replicated 12 times to support the data width of the counters. The total size of the multiplexer is then 2 x 9 x 12 = 216 slices.

 Synchronizing Logic – At this stage, we have not designed the logic to capture the input signals and synchronize them to the internal clock. For now, we will allow a slice per input (two flip-flops and some gates). This gives us a total of 64 slices.

Based on these major building blocks of the design, our estimate is for 664 slices. Thus, a Spartan-II XC2S50 device is suitable with its 768 slices, providing a surplus of 104 slices to complete the processor interface.

There are many ways to implement the "Performance + Time = Memory" formula – and we will look at just one. But as long as you can significantly lower the cost, you are well on your way to improving the profit margins on your own designs in the future.

Remember, the target to beat is 664 slices in a Spartan XC2S50 device, which was the result of a full parallel 2-D design.

Implementing a 3-D Design

We must begin our 3-D design process by asking the right questions that relate to the "Performance + Time = Memory" formula.


How Much Time Is Available?

Taking the minimum fruit size and minimum spacing between fruit passing on a belt at the maximum speed of 1 meter/sec, we derive the timing of the fastest pulses from a light sensor.

We discover that the pulses are of a long duration and that the pulse rate is very low. In fact, the maximum pulse rate is less than 8 Hz, which is very slow indeed. However, we must consider that there are 64 sensors to be monitored; we could be unlucky enough to have them all triggered at the same time. So, all 64 sensors must be serviced in a maximum of 30 ms, and the aggregate data rate is more like 500 Hz.

What Performance Is Available?

We know that a Spartan-II FPGA is the target architecture. This device is capable of operation above 100 MHz, so device performance should not limit us at all in this case. Although we want to get the most out of the silicon, there is no point overdoing it and burning power unnecessarily. In this case, it is better to work out the minimum clock rate required to process all 64 chan-



nels, and then tie this rate in with a suitable clock source on the PCB.

Looking at the timing waveform shown in Figure 6, the pulse width caused by the smallest fruit breaking the light beam is the most demanding. We must guarantee that we observe each sensor at least once every 30 ms.

If, however, the 64 sensors are observed and processed sequentially, rather than in parallel, then 30 ms divided by 64 is the maximum time that can be allocated to each sensor. This means that the minimum processing rate is 2,133 Hz. Obviously, this is still desperately slow, but it only emphasizes that "Performance + Time = Memory" must be a valid formula to be applied in this case.


Replacing Counters with Memory

We have "Time" and we have ample "Performance," so now it is a case of working out how to make the whole thing a sequential 3-D design. How can the memory resources of the device be utilized to reduce the size of implementation?

Because memory is used to hold data values, we must identify where the data is in the system. These may be complete values or partial values, so we must have a good look through the block diagram and identify where the data values are. In this system, they are fairly obvious in that the counters each hold a value. In the parallel implementation, they are distributed across the 384 slices, forming the 64 counters, but we want to consolidate them into a single memory.

We can choose between distributed (CLB) memory and dedicated (block) memory, and we could really use either to form storage for 64 values of 12 bits. However, as the dedicated block RAM isn't required for anything else, let's take that option. Configured as 256 words of 16 bits, a single block provides more than adequate storage.

The counter functionality is then replaced with a single increment function, as shown in Figure 7. A "count value" is read from the RAM, passed through the increment block, and then written back into the RAM at the same location. This is



best organized as a two-cycle process, but is no issue given the "Performance + Time" that is available.

Although we could selectively access the count values to be recorded as a corresponding light beam is broken, it is much easier to scan sequentially through all 64 count values and record only those which must be increased before the value is written back into the RAM. This reduces the address generation to a simple 6-bit counter.

At this stage, we have replaced 384 slices with one block RAM and just nine slices of logic (six for the increment and three for the address counter). This is a huge savings. Now, however, we must find ways to connect the inputs and outputs to this 3-D processing engine.

Eliminate the Data Multiplexer


The parallel data multiplexer is simply not required in this design. We save 216 slices instantly because the count values are now held in one consolidated memory. The dual-port nature of the block RAM really makes it very easy to connect the external processor.

As illustrated in Figure 8, the memory also offers the opportunity for the processor to have a write mode to reset count values or set test values. As with the parallel implementation, there is a risk that the processor will try to read a count value that is in the process of being modified. However, it's very easy to allocate time for the recording process and time for the processor to read values. Although a clock rate of a few KHz is adequate for the processing, a clock of 2 MHz (or similar clock rate associated with the microcontroller) would achieve a count value update scan in 64 μ s, leaving nearly all of the 30 ms processing period available for the microcontroller to read or write count values.

Connecting the Sensors

At some point in all 3-D designs, the parallel world must be interfaced to the sequential processing engine. This does not have to be difficult, and often a simple method is adequate, as seen in Figure 9.

The counter used to access each count value from the RAM can be used to select the associated sensor via a 64:1 multiplexer.



Although this requires multiplexer logic, it is just for one bit and therefore only requires nine slices.

Each sensor still requires its own logic. This is partly to synchronize the input signals, but is also required to ensure that each "beam broken" pulse is only used to record a count value once. For this reason, the one slice per sensor is unlikely to be reduced.

When you see that the logic size is increasing because the function is becoming more parallel, it is worth looking to see if anything else can be time-shared and moved into memory. In this case, we can indeed improve things.

We can replace the multiplexer with a 64-bit parallel-to-serial converter (32 slices), which converts the parallel domain into a serial sequential process, as demonstrated in Figure 10. To detect only the start of a new pulse, a memory is used to

remember the last state of each of the 64 sensors. Because the operation is so predictable, we can use the SRL16E memory mode, which requires just two slices.

Dramatic Cost Reduction

So was it worth it? I think the diagrams in Figure 11 speak for themselves.

To reduce the function from 332 CLBs to just 22 CLBs is a dramatic change: 15 times smaller. Our design now fits in the smallest Spartan-II device (XC2S15) – and actually only uses 25% of that.

This reduction in size and cost is not just specific to this particular design. For example, much of 3G wireless processing is involved with "chip rates" of 1.2288 MHz and 3.84 MHz. This provides the time to allow the performance and memory of Virtex devices to process at least 32 channels sequentially, in just the same way as our simple fruit counter.




Figure 11 – 3-D design yields compelling results.

Final Considerations

The Spartan-II XC2S15 has only 86 user I/Os, and our design has high I/O demands. Having used 64 for sensor inputs and applied a clock, only 21 I/Os are left for the microcontroller interface. Given an 8-bit data bus, it is possible to connect to the microcontroller, but it does illustrate how I/O can limit a design once these highly efficient techniques are employed.

Of course, it would be a pity for 75% of the XC2S15 to be completely wasted. It would be nice to embed the microcontroller and the UART in the same device. This is also possible, but it's a topic for another article.

Meanwhile, once you discover that 3-D designs are possible, you are well on your way to improving the profit margins on your own designs.

[Editor's note: This article was derived from a two-part TechXclusive on the *support.xilinx.com* website. To see the original TechXclusive, go to

support.xilinx.com/support/
techxclusives/3-D-techX22.htm and

support.xilinx.com/support/ techxclusives/3-D2-techX23.htm.

To see more TechXclusives, go to *support.xilinx.com* and search for *"TechXclusives*," then click on *"Xilinx TechXclusives Home."*]

How to Implement a DDR SDRAM Controller

The DDR SDRAM specification can make designing a controller tricky, but using an innovative approach with Xilinx Virtex-II devices lets you avoid the time and costs associated with ASIC implementations.

by Tim Murphy Senior Design Engineer Plexus *tim.murphy@plexus.com*

Our customer's application required buffering a large amount of data, which prevented us from using internal memory and also made external SRAM cost prohibitive. Product volumes were too low to justify spending the non-recurring engineering costs associated with an ASIC, especially for initial prototypes. The data transfer rate through the buffer ruled out a single data rate SDRAM. We needed a double data rate (DDR) SDRAM controller running at 200 MHz.

Several built-in VirtexTM-II features enable a design at DDR SDRAM clock rates. Although implementing the controller was still a challenge, we found the ideal solution – from both a cost and bandwidth perspective – was a DDR SDRAM with the controller implemented in a Virtex-II XC2V2000-5FG676 device.

DDR SDRAM Basics

DDR SDRAM is very similar to single data rate SDRAM, except that data is clocked into or out of the device on both the rising and falling edges of the clock. All control signals, however, still change only on the rising clock edge. During any data access, the controller provides the DDR SDRAM with a clock, inverted clock, address, and control signals. During a write cycle, the controller also provides data and a data strobe signal (DQS). During a read cycle, the DDR SDRAM provides data and the DQS signal.

The DQS signal is used to clock data into the DDR SDRAM on a write and into the controller on a read. Bank precharging, refreshes, and so forth are handled in a DDR SDRAM controller in much the same way they are handled in a standard SDRAM.

Design Challenges

Keys to a successful DDR SDRAM controller design include a thorough understanding of the clocking specifications and the clever use of the Virtex-II digital clock manager (DCM).

Clocking

The DDR SDRAM specification requires that the clock and inverted clock received from the controller cross within a very tight window, as shown in Figure 1. The crossing point of these clocks is considered the clock edge in the DDR SDRAM specification. To ensure our design met this window, we used an LVDS signal pair configured using the SSTL signaling standard. Even though LVDS wasn't used, the fact that this pair of outputs could be used to drive 622 Mbps differential data ensured that the skew between the outputs was small enough to meet the DDR SDRAM requirement.

Data Capture

As mentioned earlier, data is clocked into and out of the DDR SDRAM using the DQS signal. The DQS signal is bidirectional. During a write, it's driven by the controller. To maximize setup and hold time windows, the controller must drive DQS 90° out of phase with the data. Data is clocked by the DDR SDRAM on both edges of DQS.

During a read, the DDR SDRAM provides both data and DQS. However, the DDR SDRAM provides data and DQS coincident with each other. This means the controller must either provide the 90° phase shift internally or find another way to clock in data. In addition, DQS is a strobed signal. It is driven while there is a transaction in progress, but tri-stated otherwise. These two items complicate the controller design a bit.

Because DQS is strobed, a DCM can't be used to provide the shift because the DCM needs a continuously running clock. The DQS net could potentially be delayed inside the FPGA, but there is no way to specify a minimum delay to the tools. FPGA Editor could be used to add delay by hand, but relying on a minimum delay is bad design practice. The DQS net could be delayed on the board. This is a bit more straightforward. Assuming the PC board is made of FR4 material, the net will see a delay of ~150 ps/inch. This helped our read timing, but unfortunately hurt our write timing by the same amount.

The Solution

Our design solved the problem by not using DQS at all – except as a data enable. Instead, we started with the internal clock sent to the DDR SDRAM (referred to as the write clock) and ran it through a Virtex-II DCM. The DCM phase-shifted the clock by an amount carefully determined through a detailed timing analysis of the system. This clock is referred to as the read clock.

In addition, we treated the read and write clocks as asynchronous and used the DQS as a data enable, as shown in Figure 2. As a result, our design can tolerate a skew between the read and write clocks of anywhere from 0 ns to 10 ns (one clock period). Therefore, if the SDRAM timing is affected by a new SDRAM part or board change, the FPGA does not have to be re-done.

Other Useful Virtex-II Features

We also took advantage of several other Virtex-II features in our design:

- The Virtex-II has DDR registers built into the input/output blocks (IOBs). This feature allowed us to isolate the 200 MHz DDR signaling in the IOBs, and allowed the rest of our design to run at 100 MHz.
- XCITE Xilinx digitally controlled impedance (DCI) technology allowed us to terminate the DDR SDRAM signals without using any external resistors.
- The DCMs allowed us to synthesize clocks, limit jitter, and reduce clock skews.





Figure 1 – Clock crossing



Process

The architecture for the entire design was created before any RTL code was written. This practice allowed us to explore various alternatives quickly and select the best one. When we started our RTL coding, we ran into very few problems.

A DDR SDRAM has many corner cases. It is extremely difficult to find problems in hardware. However, using Mentor Graphics' ModelSimTM simulator, Xilinx UNISIM libraries, and Micron's DDR SDRAM memory model, we successfully simulated and debugged all corner cases.

DDR SDRAM corner cases can be difficult to control because they are independent of the design's intent. Here's one example: A test writes a series of words into the SDRAM, but the SDRAM needs a refresh in the middle of the burst. These corner cases are very hard to target. Generating random tests and running code coverage helped determine which corner cases were hit and which needed more work.

Conclusion

Designing a DDR SDRAM controller can be tricky. By utilizing the Virtex-II features along with a solid process and a little creativity, however, we were able to implement a 200 MHz DDR SDRAM controller in a -5 speed grade Virtex-II FPGA.

To design this controller in an ASIC would have cost a great deal more, and it could not have been possible in previous FPGA architectures. Visit Plexus at *www.plexus.com* for more information. Σ

Is Your FPGA Design Secure?

After spending months on your design, the last thing you want is to find your design has been stolen. Say goodbye to "locks," "fuses," "antifuses," and other contraptions. You can sleep peacefully when you design with Xilinx.

by Anil Telikepalli Marketing Manager, Virtex Solutions Xilinx, Inc. *anil.telikepalli@xilinx.com*

With an increased focus on security and terrorism in the world, it is natural for you (and me) to worry about the security of our designs and products. Are your ICs really foolproof? Can someone steal your design inside the chip? What about cloning? Reverse engineering?

Here at Xilinx, we want you to rest at ease. All Xilinx devices (FPGAs and CPLDs) have robust security mechanisms that make it nearly impossible to steal designs. In particular, Virtex-II ProTM Platform FPGAs have advanced Triple DES (Data Encryption Standard) security embedded in them. We are not talking about my grandmother's "secure" peppermint box with its heavy lock that you or I could crack open with a toothpick. Triple DES algorithms provide the same security that the world's financial institutions rely on every day for transactions involving trillions of dollars. With security mechanisms you can "bank" on, let's get into the details of design security and how Xilinx protects your valuable proprietary designs.

Design Security

Consider the philosophy of theft. There is nothing such as absolute security in this world. A determined thief can break any barrier if given enough time and resources.

Our goal is to make it extremely difficult to break that barrier. Hence, we've raised that barrier to the state of the art. Breaking the Xilinx barrier is virtually impossible for the vast majority of pirates. To help you understand just how we do this, let's look at the three basic levels of attack on a security barrier.

Categories of Security Attacks

IBMTM defined three categories of security attacks in a paper published in 1991. Although the paper is somewhat dated, it still serves as a pretty good reference (Abraham, D., G. Dolan, G. Double, and J. Stevens, 1991. Transaction Security System. *IBM Systems Journal* 30(2): 206-229.).

- Class I: This is a clever outsider and a curious person with negligible resources. Representative of the majority of the population of hackers, he is not interested in wholesale piracy. He simply wants a capability for personal use. Seemingly harmless, this class of thief can pose a significant, worldwide threat if he shares the illgotten information on the Internet.
- 2. Class II: This person is a knowledgeable insider with access to some sophisticated resources. Examples include university students and unscrupulous corporate employees with access to the Internet. However, the information provided by this class tends to be esoteric and only usable by the same class or higher.
- 3. Class III: This is a funded organization with a determined team of experts – people who can crack open literally anything. Examples include the FBI, CIA, NSA, and any other large commercial or governmental operation with unlimited funds for wholesale reverse engineering operations.

Class I and Class II attacks can be deterred; a good IC helps the designer achieve this objective. Xilinx Virtex-II Pro FPGAs provide a redundant key structure to thwart even most Class III attacks.

Programmable Device Security

There are two major types of design theft – cloning and reverse engineering. Cloning is copying the design as-is. Reverse engineering is more sophisticated stealing, where the thief extracts the design implemented in a device and then improves, modifies, and disguises it so that it no longer looks like the original implementation.

ASICs and ASSPs implement a fixed function and are vulnerable to attack, because every via/connection represents real logic. An attacker can de-cap such




Figure 1 - An attacker can extract nonvolatile device die from a chip package and find security bits using thermal imaging.

chips to observe the vias and hack the design. Sometimes bogus logic is included to confuse the attacker, but the chips are still at risk. In general, the more fixed an IC is, the more the risk is. Plus, in a fixed IC, if you suspect that the security of one chip is compromised, then all the chips are compromised. With programmable ICs, however, if one chip is compromised, all the other chips can be reprogrammed.

Programmable devices (FPGAs and CPLDs) come in two types – nonvolatile (antifuse/flash) and volatile (SRAM) devices. There are many differences between them, each with unique advantages.

For our discussion on security, we will only focus on the security of the programming/configuration bits. Nonvolatile devices retain the configuration bits and do not need to load the bitstream from an external PROM every time they are powered up. In the past, the external PROM was a cause for security concerns and nonvolatile devices had a slightly upper hand.

But that was before the debut of the industry's first secure SRAM FPGAs in 2000 – the Xilinx VirtexTM-II Platform FPGAs with Triple DES encryption.

Nonvolatile Programmable Devices

Let's take a look at today's nonvolatile programmable logic devices (PLDs) that include both FPGAs and CPLDs from competing vendors. These devices provide a test mode to observe the internal circuit to improve yields as well as a read-back mode for customers to inspect the programmed bits.

Both these modes expose the devices to attacks. To prevent such attacks, fixed secu-

rity bits are built with antifuse or flash gates to prevent read/write from the device after it is ready. Here is the weakness: An attacker can implement a simple circuit in two identical devices – one secured and the other not. The security bits have fixed locations and can be distinguished by observing both the devices using thermal imaging (Figure 1). Once distinguished, the security bits can be


disabled with a high-intensity light source impinged on the die to allow read-back. Any circuit implemented in that particular device is now available to the thief.


As device size increases in programmable devices, the configuration bitstream size increases. When key size also increases with the device size, it indicates a fixed location pattern of security bits. We can conclude that if one such device is cracked, the security of devices of all densities is cracked. Sounds scary? You bet.

Xilinx CoolRunnerTM-II CPLDs use flash technology, but they are different from other nonvolatile devices. CoolRunner-II CPLDs add multiple layers of security, with read/write-protect security bits that are hard to find. The bits are placed among the programming bits deep under several layers of metal.

The security bits are also placed in such a way that requires a specific sequencing of signals to set and clear

Figure 2 – Several metal layers in CoolRunner-II CPLDs prevent the theft of your design.





them, as well as charge pumping. In addition, four or five layers of metal (Figure 2) rule out direct exposure of top die to laser/electrical tampering.

Two CoolRunner-II CPLD technologies – DualEDGE and DataGATE – are schemes that also confuse attackers with double data operation and input signal locking under internal macrocell control. Furthermore, the legendary low power operation of CoolRunner-II CPLDs makes it difficult to see anything under thermal imaging. For more information on CoolRunner-II security, see the white paper "CoolRunner-II CPLDs in Secure Applications" at www.xilinx.com/ publications/whitepapers/wp_pdf/wp170.pdf.

Volatile Programmable Devices

Volatile SRAM FPGAs lose the configuration bitstream whenever the power goes off, and thus they need an external memory to hold the bitstream. A typical application includes an external PROM next to the FPGA. The bitstream between the PROM and the FPGA is a cause for security concern for some designers.

To alleviate these concerns, Xilinx embedded Triple DES encryption technology into Virtex-II FPGAs three years ago.

The second generation of this technology is now embedded in the latest Virtex-II Pro FPGAs. With this scheme, the PROM contains the encrypted bitstream, which is decrypted inside the FPGA. No read-back is allowed. Any form of attack on the FPGA erases the design. The best an attacker can do is to intercept the design between the PROM and the FPGA – but all he will obtain is the triple DES encrypted bitstream.

Security You Can Bank On

Triple DES is the pre-eminent encryption standard that is used by financial institutions for millions of transactions every day involving trillions of dollars.

This same technology is used to provide security for your designs in Xilinx FPGAs. Although there have been reports of the older DES standard being cracked, Triple DES is yet to be cracked.

Triple DES is an official NIST (National Institute of Standards and Technology) and American National Standards Institute (ANSI) X9.52 standard. AES (Advanced Encryption Standard) is the next generation of encryption that will be adopted by the industry if and when Triple DES is cracked. Encryption gurus are already working on developing future versions of AES in a constant effort to keep hackers at bay. With trillions of dollars at stake, millions of financial transactions, and perhaps thousands of hackers at work on various types of attacks, Triple DES has held its ground to date. This is why Xilinx chose Triple DES as the best encryption capability to use in its flagship Virtex-II Pro product line.

Triple DES is a symmetric encryption algorithm, which means the keys used to encrypt and decrypt are the same. The security of the data lies in the key – in contrast to public key systems such as RSA or PGP. Triple DES uses three keys and the encryption algorithm is repeated for each key for added security. Each key is 56 bits wide and encrypts 64-bit blocks at a time. For more information on the Triple DES standard, go to: www.itl.nist.gov/.

Triple DES in Virtex-II Pro FPGAs

Virtex-II Pro devices have an on-chip decryption engine that can be enabled to secure the configuration bitstream, and hence the FPGA. You can encrypt the bitstream in the Xilinx software with a set of keys, and the Virtex-II Pro device decrypts the incoming bitstream internally using the same set of keys (Figure 3).

Once the design is placed and routed in ISE tools, the encrypted configuration bitstream is generated using the ISE's BitGen program with user-selected keys (Figure 4). The same keys are loaded into the FPGA through the JTAG port using the ISE iMPACT tools (Figure 5).

To program the keys into the device, the device has to be put into a key access mode, which automatically erases the FPGA – including any old keys and the actual bitstream. This also provides protection from attacks.

After the device is programmed with




Figure 3 – Design security in Virtex-II Pro FPGAs using Triple DES encryption/decryption

keys, it can be configured with the encrypted bitstream. Once an encrypted bitstream has been programmed into the FPGA, it cannot be reconfigured, or partially configured, or read-back by unintended or intended tampering or snooping. Any attempt to steal a design automatically erases the FPGA completely. (Note that nonencrypted bitstreams may be programmed into an FPGA loaded with keys to facilitate test and debug.)

The keys reside in a special Triple DES block at the corner of the device. An external battery is used to hold the keys when the board is powered off. Any standard battery between 1V and 4V can be used, yielding a 15-year life.

Although nonvolatile PLD security bits disable read/write into the device, Virtex-II Pro Triple DES provides real security using encryption. Even though the location of the Triple DES block in Virtex-II Pro FPGAs is known, the keys cannot be observed without erasing the chip.


Nine layers of metal pose yet another barrier to would-be thieves. Any attempt to

use thermal imaging to find the security bits buried inside Virtex-II Pro FPGAs is destined to failure, because there isn't even hard wiring involved

		- Relation	(Distant	Bad stirt	- Frank	and summer () ()
			identity Brains	10.000	1 Ye	
anne Property a		Surgi Surgi	P.4-19/03	17	-	-
Total alian Product alian	Trapherophere					
as it per julia	COLUMN OF	Includes Bright			make in	_
ander strag fill blagdere ander strag fill blagdere ander strag fill blagdere	Seat State	Longer of Sec. 1 in 1	-		H	1
and stay it by the	10		1.18	(Deef	and .	
Andream Contrast Canada Can Ananaga Canada Canad	22					
here a constant and a	- 3	Figur	r 5 - 1	Securing rys in IS	r the de	vice:
The second secon	Dated 140	C.I.	I.	: 10		ACT

to store the security bits.

Each Virtex-II Pro device provides six separate keys, thus allowing two sets of Triple DES keys. You can program the devices up-front with both sets of keys. This provides security even against Class III attacks. For example, if the first key set



is compromised, you can remotely reprogram devices in the field with a bitstream using the second set of keys.

In addition, some of our customers use this technique for new business strategies and pricing models – one key set bitstream enables a low-price, low-feature service, and the other set activates a high-price, highfeature service.

Export Considerations

Encryption standards are tightly controlled in the U.S. by the Department of Commerce. The decryptor on the chip can only decrypt the incoming bitstream and is not available as a design block; hence, Virtex-II Pro FPGAs have been classified as field programmable logic

devices (3A001.a.7), the same as any other FPGA. The software has been classified under ECCN# 5D002 and can be exported globally – with the exception of countries banned by the Department of Commerce. The bottom line is that no changes to your current export practices are necessary to include Virtex-II Pro FPGAs in your system.

Conclusion

Xilinx FPGAs and CPLDs provide unparalleled security for your designs, helping you achieve your design goals while maintaining the highest design security you can get.

This dedication to the protection of your designs is one of the reasons why Xilinx has become the largest vendor of programmable logic devices in the world. We offer the highest performance, lowest cost solutions with maximum design security so you can rest easy. Σ

Virtex FPGAs Tame DSP-Hungry Broadband Wireless Designs

Second-generation Broadband Fixed Wireless Access standards are still coalescing — but all require high-performance signal processing power. You can meet your processing goals while maintaining standards flexibility by using Virtex FPGAs.



by David Nicklin

Senior Manager, Strategic Solutions Marketing Xilinx, Inc. dave.nicklin@xilinx.com

David Eden Systems Specialist, Europe Xilinx, Inc. david.eden@xilinx.com

Broadband Fixed Wireless Access (BFWA) technology standards are consolidating behind the IEEE 802.16 specification in the U.S. and the ETSI BRAN (European Telecommunications Standards Institute Broadband Radio Access Networks) specification in Europe. This convergence makes BFWA technology commercially attractive, particularly as a flexible, costeffective, 3G (third-generation) cellular backhaul solution.

Both standards take broadly similar approaches to solving the Quality of Service (QoS) and bandwidth-utilization limitations experienced by first-generation BFWA services. However, both standards demand greater signal processing performance than conventional DSPs can deliver today, which leaves the door open for developing custom hardware to boost performance.

The BFWA market remains difficult to predict, especially in the domestic and SME (small and medium enterprise) sectors. Some observers, for example, believe standards must harmonize further to make the technology viable. Therefore, developers must find ways to achieve hardware acceleration without compromising flexibility, time to market, or cost-effectiveness.

System Challenges

The differing requirements of 3G backhaul and residential/SME applications mean that, as a designer, you must create access solutions that are capable of handling a wide range of services. These include legacy services such as time division multiplexing (TDM), IP (Internet Protocol), and VoIP (Voice over Internet Protocol). A variety of backhaul requirements must also be accommodated, including ATM and packet-based protocols. In other words, your design must have enough flexibility to efficiently carry any traffic type.

Maintaining QoS and delivering 99.999% availability, or "five 9s," is made more difficult by environmental effects such as rain, obstructions, or other nonline-of-sight conditions. Both the IEEE and ETSI standards have introduced adaptive coding and modulation algorithms that make the best use of the available bandwidth under favorable link conditions, and they invoke a more reliable alternative to maintain availability under unfavorable link conditions. Co-channel interference also acts to degrade link quality, and both standards address this issue as well.

A wireless access system may be presented with multiple con-


nections per terminal, multiple QoS levels per terminal, and a large number of statistically multiplexed users. As a result, secondgeneration systems demand an extremely high-performance, scalable, signal processing platform designed for wireless processing and dataflow.

Physical Layer Design

While the Media Access Control (MAC) layer handles algorithms relevant to the various traffic classes, complex adaptive coding and modulation are performed at the PHY (physical) layer.

The PHY specifications for IEEE 802.16 and ETSI BRAN standards establish a burst specification that allows both time-division duplexing (TDD) and frequency-division duplexing (FDD). Both TDD and FDD support adaptive burst profiles in which transmission parameters relevant to modulation and coding may be assigned dynamically on a burst-by-burst basis. Further complexity is added by including support for half-duplex FDD subscriber stations (which may help to reduce the cost of subscriber equipment because they do not simultaneously transmit and receive).

Variable burst profiles require extensive processing resources, including Reed-Solomon forward error correction (FEC) with variable block size and error correc-



tion capabilities. Moreover, FEC is combined with 16-state quadrature amplitude modulation (16-QAM) or 64-QAM in both ETSI BRAN and IEEE 802.16. ETSI BRAN also defines 4-QAM.

A PHY implementation for either standard integrates transceiver and CODEC (coder/decoder) functions as well as backplane interfaces and data queuing. This implementation calls for complex mixers, frequency synthesizers, mapping capability, automatic gain control, and access point synchronization in the transceiver. Additional CODEC blocks include: Viterbi and convolutional coding; interface buffering; PDU header controls and scramble/descramble; and MUX/DEMUX (multiplexer/demultiplexer) functions. Additional interfacing and data-queuing functions include frame formatting, cell queuing, and lookup or PDU overhead formatting.

As a result, ETSI- or IEEE-compliant base stations must integrate extensive processing capabilities, many of which you can perform in hardware.

Hardware Acceleration

In both second-generation BFWA standards, the algorithmic complexity of the PHY layer in particular has accelerated faster than Moore's law can empower DSPs to keep pace. Still, a software-reconfigurable

> solution is desirable given the current uncertain market conditions. Market projections are under constant review, and some manufacturers believe further harmonization of standards must take place before the true potential of BFWA will be realized.

> All of these factors make it extremely difficult to plan an ASIC development with confidence. These factors also make creating the ICs for standardscompliant equipment a significant challenge, especially if you want to avoid the fixed engineering development costs.

On the other hand, highspeed FPGAs allow you to

create custom hardware and exploit the massive parallelism needed to meet performance goals without sacrificing flexibility. You can also achieve high integration by implementing DSP functions alongside protocol translation, glue logic, and other system functions. The VirtexTM-II and SpartanTM FPGA families also provide a wealth of processing resources, including Xilinx MicroBlazeTM soft processor cores, as many as four embedded IBM PowerPCTM cores (in Virtex-II ProTM Platform FPGAs), and user-selectable I/Os.

These resources combine well with large IP (intellectual property) libraries, through which Xilinx offers functions such as Viterbi, turbo-product coding, and other off-the-shelf functions.

FPGA Implementation

Figure 1 shows a block diagram for an ETSI-compliant BRAN PHY layer. You can create the design represented here with either two Virtex-II XC2V3000 FPGAs or one XC2V6000.

Transceiver Design

The access point transceiver shown in the diagram includes a Hilbert Transform decimator and interpolator and complex mixers running at around 100 Mbps, or double the symbol rate. You can implement these using the Xilinx System Generator tool, exploiting block RAM and embedded multipliers available in the Virtex architecture as well as its extensive logic resources and look-up tables (LUTs). The mapper function uses block RAM, multipliers, and LUTs to perform LUT-based mapping.

Additional major functional blocks include complex variable decimation and interpolation (CVD/I), linear interpolated digital frequency synthesis, and access point synchronization. You can easily build all of these functions using the XC2V3000/6000's plentiful block RAM, multiplier, and LUT functions.

CODEC

When designing the CODEC, the combination of Virtex high-speed processing performance and off-the-shelf IP is especially powerful. You can implement a standard Viterbi decoder directly in the Virtex-II architecture using approximately 1,000 slices and two block RAMs. Supporting OC3 (Optical Carrier 3 -155 Mbps) data rates and higher, the Viterbi decoder implementation offers fully synchronous two-clock or one-clock versions to reduce latency, size, and power dissipation. Because the system-code rate for ETSI BRAN and IEEE 802.16 varies, the decoder also allows you to change puncturing on the fly by using control bits generated from data formatting. The decoder is available as VHDL source




Figure 1 – Access-point transceiver for ETSI-compliant BRAN PHY layer

code or as a fixed netlist from the Xilinx LogiCORE™ IP program.

Both BFWA standards call for Reed-Solomon forward error correction with variable block size and error correction capabilities. We have modified the standard Xilinx Reed-Solomon IP core to meet the required frame duration and symbol rate, and to reduce latency below 92 byte periods. You can also implement convolutional decoding and encoding using standard Xilinx IP cores. The ETSI BRAN specification includes headroom for optional Turbo product codes, which are also readily available as complete IP cores from Xilinx.

At the Backplane

The Virtex-II XC2V3000/6000 devices can also implement backplane interface and data queuing functions by using the standard Utopia2 (Universal Test and Operations PHY Interface for ATM Level 2) backplane interface IP core. Furthermore, you can custom-define a state machine to perform functions such as scheduling and timing about 200 slices of the in XC2V3000/6000 devices. With all of this functionality, you still have plenty of block RAM and logic resources for queuing, overhead formatting, and header processing.

Conclusion

New-generation standards for broadband fixed wireless access have helped make the technology commercially attractive. But considerable uncertainty remains regarding future standards and markets. This uncertainty demands flexible, adaptable solutions.

At the same time, to answer the QoS and availability limitations of first-generation systems, second-generation standards require processing power beyond the capabilities of conventional reconfigurable DSPs.

Xilinx FPGAs deliver the flexibility and raw DSP performance you need as well as the extensive IP cores and engineering support to solve these diverse challenges.

For more information, visit these websites:

- Xilinx Wireless Networks Solutions www.xilinx.com/esp/wireless_networks/ index.htm
- IP cores suitable for BFWA www.xilinx.com/ipcenter/. Σ



nVisage captures it all

As a professional engineer you know that electronics design involves many dimensions. Capturing design data, analyzing and verifying the circuit's performance, synthesizing VHDL for FPGA implementation – these are not fragmented processes, but multiple dimensions of a single design flow. That's why Altium has pioneered nVisage DXP – the first design capture system to go beyond current one-dimensional schematic capture systems.

With nVisage DXP you can capture the multiple dimensions of your design within a single application. nVisage includes multiple design entry methods that support both schematic and VHDL-based entry.



Multi-dimensional design capture for every engineer

nVisage also gives you multiple analysis and verification tools, such as integrated XSpice/SPICE 3f5 circuit simulation, pre- and post-layout signal integrity analysis, and VHDL simulation.

For circuit implementation, nVisage's extensive output options for board layout are complemented by powerful RTL-level VHDL synthesis for multiple FPGA target architectures, allowing you to design for both programmable devices and PCBs within one application.



1225-nVsg-AD-XJ-US



nVisage, nVisage DXP, Design Explorer and Altium and their respective logos are trademarks or registered trademarks of Altium Limited or its subsidiaries.



Call Altium Sales and Support now: Free call: 800-470-2686 Fax: 858-485-4610 Email: nVisage.sales.na@altium.com Web: www.nVisage.com Refer to VALUE CODE 1225

Biology Goes Digital An array of 5,700 Spartan FPGAs brings the BioWall to "life."

Assistant Professor Swiss Federal Institute of Technology gianluca.tempesti@epfl.ch

Christof Teuscher Research Assistant Swiss Federal Institute of Technology christof@teuscher.ch A unique, scientific research instrument and art piece, the BioWall models bio-inspired electronic tissues capable of evolution, selfrepair, self-replication – and learning.

Much pure and applied scientific research has focused on replicating biological functions in digital hardware. Here, at the Logic Systems Laboratory of the Swiss Federal Institute of Technology in Lausanne (EPFL), we have utilized 5,700 Xilinx SpartanTM FPGAs, in multiple configurations, to build bio-inspired computing machines that exploit three essential biological models:

- **Phylogenesis** the history of the evolution of the species
- Ontogenesis the development of an individual as directed by his genetic code
- Epigenesis the development of an individual through learning processes (nervous system, immune system), influenced both by genetic code (the innate) and environment (the acquired).

Although we have individually and jointly investigated all three models, we have concentrated on the ontogenetic model through the Embryonics (embryonic electronics) Project. This project studies the development of multi-cellular organisms for the purpose of obtaining in digital hardware some of the features of biological organisms, notably growth and fault tolerance.

Our work has attracted a flattering amount of interest in the most varied and sometimes unexpected milieus. Among the most unexpected sources of funding and support came from Mrs. Jacqueline Reuge. Mrs. Reuge decided to fund the construction of the BioWall to display the principles of embryonics within a museum built to honor the memory of her late husband.


Her generous support has allowed us to maintain our tradition of verifying our theoretical concepts in hardware. Without Mrs. Reuge's support, we could not have constructed a computing machine of such magnificent proportions.

We named this machine BioWall because of its biological inspiration, as well as its size



Figure 1 – The BioWall reacts to touch.

 $(5.3m \times 0.6m \times 0.5m = 3.68m^3$, or 130 cubic feet). The main purpose of creating the BioWall is to demonstrate the features of our embryonics systems to the public through a visual and tactile interaction (Figure 1).



Interconnections with neighbor cells

Figure 2 – The BioWall's basic building block

Bio-Inspired Machines

We implemented – for the first time in actual hardware – an organism endowed with all of the features of an embryonics machine, as it has often been defined in the literature. One of the functions of our organism is the BioWatch, which counts hours, minutes, and seconds. It demonstrates the growth and self-repair capabilities of our systems.

The implementation of the BioWatch would have been sufficient to justify the

effort that went into the construction of our embryonic BioWall. However, in developing our machine, we quickly realized that the capabilities of such a platform were not limited to a single application. In fact, it is an ideal platform to prototype many different kinds of twodimensional cellular systems, which are systems comprising arrays of small, locally connected elements.

For example, "cellular automata" (CA) are very common environments in bioinspired research. The BioWall is ideally suited to the implementation of CAs, but it is by no means limited to it. We have only begun to explore the possibilities of the BioWall as a research tool.

Xilinx Behind the Scenes

We built the BioWall to demonstrate an embryonic machine. The structure of such machines is hierarchical: Organisms (application-specific systems) are created by the parallel operation of a number of cells (small processors). Each cell is implemented as an array of molecules (programmable logic elements).

To implement this kind of machine, the BioWall is structured as a two-dimensional tissue comprising units (each unit corresponds to a molecule). As shown in Figure 2, each unit consists of:

- An input element (a touch-sensitive membrane)
- An output element (an array of 64 two-color LEDs)
- A programmable computing element (a Xilinx Spartan XCS10XL FPGA).




Figure 3 – Front and back view of 25 FPGAs assembled on a BioWall panel

The circuits are mounted on double boards. The logic board hosts 25 FPGAs, and the display board holds the displays and membranes (Figure 3). The two boards are rigidly bound together and connected by a bus to allow two-way communication between the logic and the display (a dedicated circuit on the logic board automatically distributes the signals to and from the displays).

On the logic board, the Spartan devices are placed in a regular two-dimensional grid. A subset of the pins of each FPGA (approximately 20 per side) are used to make a direct pin-to-pin connection between each circuit and its four cardinal neighbors. The pins of the FPGAs placed along the edges of the board are brought to a set of connectors to allow the pin-to-pin association to continue across boards (Figure 4), thus creating perfectly uniform surfaces of FPGAs spanning as many boards as required.

The remaining pins are connected to a centralized circuit that handles the distribution of the global signals (the clocks, resets, and FPGA configurations) arriving from the outside.

We have built 228 such boards (not including spare materials) for a total of 5,700 units. The architecture of the boards implies that they can be seamlessly connected with each other to form a uniform surface of any shape and size. Throughout the development phase and lifetime of the machine, we have so far constructed several independent machines:

- A 3,200-unit machine (Figure 5) displayed at the Villa Reuge museum
- A 2,000-unit machine kept in our laboratory to develop and test new applications




Figure 4 – Connectors allow pin-to-pin association to join multiple boards.

- A 150-unit machine embedded together with the necessary control logic to charge applications into a suitcase for portability
- A 4,000-unit machine that will be on display at the Telecom '03 conference in Geneva in October 2003.

This tissue of 5,700 FPGAs represents an impressive amount of computational power, coupled with I/O interfaces (comprising the membranes and LED arrays) that allow for large-scale visual and tactile interaction. The advantage of this solution is the size of the display, which enables an immediate interaction with applications normally limited to software simulation on a computer screen. Furthermore, the computing power and programmability of the Xilinx FPGAs enables the prototyping of new bio-inspired systems.

In the current version of the BioWall,

the Xilinx FPGAs can only be programmed with the same configuration, which limits the functionality of the units to the 10,000 equivalent logic gates of Spartan devices. The considerable delays inherent in propagating a global signal over distances measured in meters seriously limit the clock speed. Considering the role of the BioWall as a demonstration tool, we have not tried to push the clock to its limits, as the current frequency of 1 MHz is more than adequate if coupled with the massive parallelism of the machine.

Besides the I/O capabilities of the membranes and LED displays, a set of modules placed on the borders of the machine allows the tissue to be interfaced with standard logic either via a PC or directly with user-defined modules. The modules allow access only to the borders of the array, but, if necessary, signal propagation logic can be programmed in the FPGAs.

The software tools developed for the BioWall are rudimentary but complete. A simple interface on a PC allows users to define a set of files to configure the tissue. Four kinds of files are currently defined: the configuration file for the Xilinx FPGAs, and three different formats used to send user-defined data on the input pins at the borders of the tissue (used, for example, to provide an initial configuration for a cellular automation). The values on the output pins at the borders of the tissue can be read by the PC and either stored on disk or used as required.

Applications

The cellular structure of the BioWall is well suited to the implementation of all sorts of bio-inspired applications. The BioWall can exploit the versatility inherent in its programmable logic and in its architecture to implement hardware inspired by all the three models of biological inspiration: phylogenesis, ontogenesis, and epigenesis.

BioWatch

To illustrate the implementation of the BioWatch application on the BioWall, we will introduce a slightly simplified example. Whereas the complete BioWatch is an organism capable of counting hours, min-



Figure 5 – The BioWall on display in the Villa Reuge Museum

utes, and seconds, the "counter application" we describe here only counts seconds. Otherwise, the principles of operation of the two machines are identical.

The counter counts seconds, from 00 to 59. From left to right, the display shows tens of seconds (from 0 to 5), units of seconds (0 to 9), and a spare zone, which remains inactive during normal operation (Figure 6a). The counter is divided into four cells: two active (indicating tens and units, respectively) and two spare. Each unit of the BioWall is a molecule of the




Figure 6a – Counter implemented on BioWall




Figure 6b – Hierarchical structure of the counter application

embryonics hierarchy. A cell is then a mosaic of (20×25) 500 molecules (Figure 6b), and contains two repair columns for a total of (2×25) 50 molecules.

You have control over the "life" of each molecule. A stuck-at-fault can be inserted in any molecule simply by pressing on the corresponding unit's membrane. The fault detection mechanism included in the embryonics molecular layer (embedded into the programmable logic of the Spartan FPGAs) automatically detects the error and activates the molecular self-repair mechanism. A "dead" molecule is instantly replaced by the neighbor immediately to its right, and so on, until the nearest repair column (Figure 7a).

The limits of this kind of self-repair imply that only a single molecule per line, between two repair columns, can be killed. If this constraint is respected, the cell survives any amount of faults, although the figure displayed is distorted. Each cell can thus tolerate up to two faults per line (one fault between each pair of repair columns), equaling (2×25) 50 faults in total.

If the above rule is not respected, and several faults are inserted on the same line of the same cell between two repair columns, the molecules can no longer repair themselves and the cell dies. However, the death of a cell does not imply




Figure 7a – Molecular self-repair of the counter application




Figure 7b – Cellular self-repair of the counter application

the death of the organism. It is instantly replaced by a spare cell to its right (Figure7b), while the dead cell is switched off and becomes a scar.

Throughout this self-repair process, the counter continues to work without fault. The tissue remembers its state and recovers the correct time after repair. Moreover, we are currently implementing an "unkill" mechanism to address the issue of transient faults. If a sufficient number of faults are removed (by pressing the membranes of dead molecules), this mechanism will automatically re-activate a dead cell, which will recover its functionality (and its state) within the organism.

The self-repair capabilities of the embryonics machines are based on a general principle of life – cell differentiation. Each organism is a collection of cells, each containing a full copy of the genetic program, the genome. This structure makes the whole organism extremely robust, because each cell contains the complete plan and can therefore replace any other defective cell.

Nevertheless, like all artificial and natural organisms, the death of a sufficiently large number of cells cannot be repaired, causing the death of the organism. The advantage of the controlled environment in which the machine operates is that the death of the organism causes a general reset of the system, the obliteration of all injected faults, and the "birth" of a new, perfectly functioning machine.

The complete implementation of the BioWatch on the BioWall uses eight cells of $(20 \times 20) 400$ molecules each, with two spare columns of molecules in each cell. Six of the eight cells are active during normal operation, while two are spares, ready to replace a dead cell. All the theories of the Embryonics Project have been tested and verified in hardware through this implementation.

Self-Replicating Loops

Initiated by von Neumann more than 50 years ago, the study of self-replicating computing machines has produced a plethora of results. Much of this work is motivated by a desire to understand the fundamental information processing principles and algorithms involved in selfreplication independently of their physical manifestation. The construction of artificial self-replicating machines can have diverse applications ranging from nanotechnology to space exploration to reconfigurable computing tissues.

To render the self-replication process more interactive and visible, we implemented self-replicating loops on the BioWall, initially of size $2 \ge 2$ and then of variable size (Figure 8). In this implementation, every unit of the BioWall is one cell of the CA. Pressing on the membrane of a unit belonging to a loop causes the unit to replicate in one of four cardinal directions (Figure 9).

Turing Neural Networks

In 1948, Alan Turing wrote a little-known report entitled "Intelligent Machinery." Turing never had great interest in publicizing his ideas, so the paper went unpublished until 1968, 14 years after his death.

Few people know that Turing's "Intelligent Machinery" paper contains a fascinating investigation of different connectionist models that would today be called neural networks. In describing randomly connected networks of artificial neurons, Turing wrote one of the first manifests of the field of artificial intelligence (although he did not use this term).

Recently, we implemented Turing's



Figure 8 – Self-replicating loops on the BioWall




Figure 9 – Self-replication of a set of loops



Figure 10 – Turing neural networks on the BioWall



Figure 11 – Two-dimensional Firefly

neural networks on the BioWall's reconfigurable tissue (Figure 10). Each of the 3,200 units of the machine can be interactively configured by choosing one out of five possible functions:

- 1. Empty cell
- 2. Neuron
- 3. Connection
- 4. Synapse
- 5. Input cell.

You can discover and affect the behavior of this "unorganized" machine by opening and closing synapses, "organizing" the machine and modifying the network's inputs. All modifications occur by simply pressing on the touch-sensitive membranes. This application is first and foremost a demonstration of Turing's neural networks on reconfigurable hardware (and to the best of our knowledge, the first one). However, it also exemplifies the fusion of the ontogenetic and epigenetic models in a single artificial tissue.

Firefly

In 1997 the Logic Systems Laboratory presented an evolving hardware system called Firefly, based on a cellular programming approach, in which parallel cellular machines evolve to solve computational tasks. The computational task studied – and successfully solved – is known as "synchronization": Given any initial configuration, the nonuniform CA must reach, within M time steps and using only local connections, a final configuration in which all cells oscillate synchronously between all 0s and all 1s on successive time steps.

The novelty of Firefly is that it operates with no reference to an external device, such as a computer that carries out genetic operators. Thus, the Firefly demonstrates online autonomous evolution.

The original Firefly machine was able to find a solution for a one-dimensional CA. Subsequently, we have been able to evolve, on the BioWall's 3,200 FPGAs, a CA that solves the synchronization task in two dimensions.

The implementation on the BioWall (Figure 11) consists of a two-state, nonuniform CA, in which each cell (FPGA) may contain a different rule. The cells' rule tables are encoded as a bit-string, known as the genome. This genome has a length of 25 = 32 bits for our two-dimensional CA (the binary CA has a neighborhood of 5).

Rather than employ a population of evolving CAs, our algorithm evolves a single, nonuniform CA the size of the entire BioWall (one cell of the CA in each unit of the BioWall, or 3,200 cells) whose rules are initialized at random. Initial configurations are then randomly generated and for each configuration the CA is run for M time steps.

Each cell's fitness is accumulated over C initial configurations: a single run's score is 1 if the cell is in the correct state after M + 4 iterations, and 0 otherwise. The local fitness score for the synchronization task is assigned to each cell by considering the last four time steps (M + 1 to M + 4). If the sequence of states over these steps is pre-

cisely 0-1-0-1, the cell's fitness score is 1; otherwise this score is 0.

After every C configuration, the rules are evolved through crossover and mutation. This evolutionary process is performed in a completely local manner; that is, genetic operators are applied only between directly connected cells.

Unlike standard genetic algorithms, where a population of independent problem solutions globally evolves, our approach involves a grid of rules that coevolves locally. The CA implemented on the BioWall performs computations in a completely local manner, each cell having access only to its immediate neighbors' states. In addition, the evolutionary process is also completely local, because the application of genetic operators as well as the fitness assignment occurs locally.

Using the above-described cellular programming approach on the BioWall, we have shown that a nonuniform CA of radius 1 can be evolved to successfully solve the synchronization task. In addition, after having found a set of successful rules, our machine allows the state of each CA cell to be changed by pressing on its membrane. You can then observe how the machine resynchronizes the 3,200 cells.

DNA Sequence Comparison

The comparison and alignment of characters taken from a finite alphabet is a fundamental task in many applications, ranging from full-text search to computational biology. In particular, string comparison is a critical issue in the field of molecular biology.

In fact, both DNA fragments and proteins can be represented as sequences of characters (taken from alphabets of four and 20 symbols, respectively). Sequence similarities provide useful information about the functional, structural, and evolutionary relationships between the corresponding molecules.

Biological sequences may differ because of local substitutions, insertions, and deletions of one or more characters. The complexity of string comparison comes from the large number of possible combinations of these three basic mutations.

The similarity between two strings can

А	-	Т	Т	G	А	С	Т	Т	А	А	G		
)	0	0	0	0	0	0	0	0	0	0	0	
			1	1	1	1	1	1	1	1	1	0	G
				2	1	1	1	1	1	1	1	0	G
					2	2	2	2	2	2	1	0	Α
						3	3	3	2	2	1	0	Т
							3	3	2	2	1	0	С
								3	2	2	1	0	G
									3	2	1	0	Α
						_	3	3 3	2 2 2	2 2 2	1 1 1 1	0 0 0 0	T C

Figure 12 – The Needleman-Wunsch algorithms in two dimensions



Figure 13 – The Needleman-Wunsch algorithm implemented on the BioWall

be evaluated either in terms of edit distance or similarity score. The edit distance is a measure of the minimum number of edit operations (mutations) required to make the two strings equal to each other.

The similarity score is a measure of the maximum number of residual matches between the two strings. Both metrics can be evaluated in polynomial time by means of dynamic programming techniques.

The key algorithm for evaluating the similarity between two strings of length N and M was developed by Needleman and Wunsch and takes O (N x M) steps to complete execution. The two-dimensional structure of the algorithm (Figure 12) makes it suitable for a parallel implementation on a systolic array.

In particular, hardware parallelism can be exploited to perform string comparison in O (N + M) steps. In this experiment, we present a parallel implementation of the Needleman-Wunsch algorithm on the BioWall (Figure 13).

The BioWall cannot compete in performance with existing parallel implementations of the Needleman-Wunsch algorithm, because it suffers from the typical performance limitations of a large prototyping platform. Nevertheless, the implementation of the Needleman-Wunsch algorithm on the BioWall is a significant design experiment in the field of reconfigurable computing, because of the peculiarities of the target architecture.

Conclusion

The current configuration of the BioWall is a mosaic of more than 3,000 transparent electronic modules. Each module enables visitors to communicate with the surface simply by touching it with their fingers. The BioWall calculates its new status and indicates it immediately on an electronic display. The usefulness of this approach has been demonstrated through a number of experiments.

In fact, the applications presented here are just a small sample of the capabilities of the BioWall – capabilities that we are still discovering. The cellular structure of the machine makes it an ideal platform for prototyping bio-inspired systems.

The size and structure of the BioWall impose a certain number of limitations, such as clock speed. But its complete programmability provides outstanding versatility, and the visual and interactive components of the system are invaluable tools both for the dissemination of ideas as well as the verification of research concepts often limited to software simulations.

Some of the other bio-inspired applications we have implemented or plan to implement on our machine include L-systems, ant simulations, predator-prey environments, other kinds of CAs, and more conventional artificial neural networks.

We invite you to come and "play" with the machine at one of the events at which it will be on public display, or even at our laboratory.

Finally, we are extremely interested in putting our machine at the disposal of other research groups interested in hardware realizations of their ideas and concepts. For more information, please visit us at *lslwww.epfl.ch/biowall/.*

[Daniel Mange, André Stauffer, Fabien Vannel, André Badertscher, and Enrico Petraglio also contributed to this article.]

Photos: © André Badertscher, Alain Herzog, EPFL.

Formula 1 Racing: The Xilinx Advantage

The BMW WilliamsF1 team lifts the hood on its fifth-generation vehicle control system.

by Liza Boland System Architect, Consumer & Automotive Technologies Xilinx, Inc. *liza.boland@xilinx.com*

A modern Formula 1 (F1) car communicates an enormous amount of data to the engineering teams that support it. How the teams collect, analyze, and react to that data is vital to competitiveness. The collectanalyze-and-respond process is also subject to change, as the sport's rule-makers aim to reduce onboard electronics to control costs and achieve closer racing competition.

Throughout the last decade, the electronics department at BMW WilliamsF1, led by Steve Wise along with engineers Dave Walker and Ian Cartwright, can claim to have been in the driver's seat as onboard electronics have spread to every extremity of a Formula 1 chassis.

The team is now running its fifth-generation VCM (vehicle control and monitoring) unit; the current Stage 5 VCM uses a Xilinx VirtexTM-E XCV600-E FPGA alongside a Texas InstrumentsTM DSP. Shown in Figure 1, the VCM controls all aspects of the 2003 FW25's chassis (other than the engine). And the team is continuing to extend and refine the unit's capabilities.

Adapting to Rule Changes

Rules change quickly in F1 racing. Teams must be able to respond with a competitive solution that meets every new detail. The regulatory landscape has been especially volatile over the last decade. Driver aids such as active suspension, anti-lock braking, traction control, and launch control all have been banned at one time. Some driver-assist features have been granted a reprieve for this year – only to be completely outlawed for the 2004 season.

The ability to quickly add and remove functional blocks is therefore critical to each team's ability to compete and to demonstrate compliance.

Successive generations of the BMW WilliamsF1 VCM have made great use of FPGAs to achieve rapid compliance. This flexibility has allowed BMW WilliamsF1 to migrate more and more sophisticated functions into hardware as new generations



Figure 1 – The VCM controls all of the race car's chassis functions except the engine.

of FPGA silicon offer extra capacity and complexity.

Controlling an F1 Car

The VCM is a data logger and processor on a grand scale. Its vehicle control functions include overseeing the hydraulically actuated gear change, which calls for the VCM to initiate a gear shift either in response to a driver request or automatically.

Shifting Gears

The gear change sequence in a F1 gearbox requires precise control over the positions of the gearbox actuators, as well as controlling the clutch and coordinating engine revolutions per second with the BMW engine controller. A typical gear change takes less than 50 ms. The system also prevents the driver from damaging or overrevving the engine.

For the 2003 racing season, the VCM is allowed to initiate all gear changes with no input from the driver. But automatic gear changes will be outlawed for 2004, requiring the driver to initiate each gear change manually. Once the driver has initiated the change, the VCM will be allowed to handle the rest of the gear change sequence.

Traction

The VCM also handles traction control by performing calculations based on complex

tire models to predict the amount of wheel slip required to achieve maximum traction and minimum tire wear. The VCM calculates control targets and sends this data to the engine controller.

Generating control signals for the hydraulically actuated differential also comes under the VCM's domain – with the aim of providing maximum traction from each of the rear wheels to optimize stability of the car when cornering.

Launch Control

The use of "launch control" – which optimizes the car's standing start as it leaves the grid – has received much press coverage in recent seasons. Incoming rules will outlaw this feature, but for the 2003 season, the launch start controller is a functional block within the VCM. Clutch and engine targets communicated by the VCM help the car to accelerate from the grid to 100 m/hr in less than three seconds.

Real-Time Feedback

The VCM displays driver information signals and warning indicators on the steering wheel. Even though a modern F1 steering wheel can cost upwards of \$33,000, there is relatively little intelligence onboard – that is, until next year's BMW WilliamsF1 team adds a Xilinx FPGA to perform some of the instrumentation processing functions locally.

Logging and Telemetry

The VCM logs around 220 channels of data at rates as high as 1 KHz. As many as 90 of these channels are signals from sen-

sors used to analyze the car's performance over an entire race or test distance. Some channels monitor the actions of the control software, while others monitor the driver's inputs. An example of the logged data is shown in Figure 2.

Each of the Stage 5 VCMs fitted to the two FW25 cars of drivers Juan Montoya and Ralf Schumacher can log 256 MB of data generated by the cars during a race. This data is stored on a standard, commercial Compact-FlashTM (CF) card mounted permanently inside the VCM, which provides convenient and costeffective non-volatile storage. The CF card contents are downloaded by wire link after the race for analysis.

A subsection of the logged data is also transmitted via serial link to a telemetry transmitter on the car. This transmits the data in real time back to the garage where it is displayed on a PC, enabling technicians to monitor a car's performance from the pit.

Failure Analysis and Reporting

Embedded in the VCM are functions to detect failures of sensors on board the car. The output of these routines prevents failed sensors from being used by the control algorithms, and allows problems to be identified quickly.

The failure of a small sensor cannot be allowed to ruin a driver's race. To prevent this, the VCM monitors inputs from multiple sensors and acts on the majority decision in each case.

The level of redundancy is determined according to the importance of the function, the vulnerability of the sensor, and the potential weight penalty. The VCM is capable of monitoring as many as 100 input sensors, while controlling numerous hydraulic systems.

This failure detection capability is aug-

mented by pit-to-car telemetry. The race engineer can arbitrate against a sensor or set of sensors believed to be providing inaccurate signals.

Hardware Solution

With 220 channels to monitor, as well as numerous control algorithms to execute, Dave Walker says processor cycles are far

Figure 2 – Data from more than 90 sensors monitor the car's performance.

Extra Processing Horsepower

BMW's engine designers would say that a racing car can never have too much horsepower. BMW WilliamsF1's electronic designers have a similar opinion about processing capability: More MIPS (million instructions per second) allow them to consolidate functions within the VCM, control more aspects of the car, and use more sophisticated models to generate accurate control signals.

Despite the rule-makers' attempts to simplify and reduce the cost of F1 technology, the processing demands on the VCM continue on a steeply upward trend.

Paradoxically, rule changes for 2004 prohibiting pit-to-car telemetry, which are intended to reduce the complexity of electronics, will drive the processing load higher in future years. The decision-making performed by human operators in the garage must now migrate to the car itself.

Dave Walker and his team are faced with an ever-increasing demand for processing power. But they do not enjoy a corresponding increase in thermal budget or physical size limits. The growing list of duties for the VCM, originally used only as a pure data logger, has increased processing requirements. too precious to waste on basic input functions, such as filtering or controlling Ato-D conversions.

Among the potential solutions to reducing processor load, the BMW WilliamsF1 team did not favor a microcontroller because of the need to write software and maintain the code base. In addition, the software inspection demands imposed by the FIA make the use of a microcontroller even less desirable.

A pure hardware solution is more optimal, according to Walker. Before the advent of modern

multi-MFLOP (mega floating-point operations per second) DSPs, it was only possible to meet the timing demands for data logging and controlling high-speed hydraulic actuators by using hardware to accelerate certain functions.

The team has used field programmable gate arrays from a variety of vendors since the first-generation design, but BMW WilliamsF1 has now been working exclusively with Xilinx for a number of years. The current Stage 5 VCM uses the Xilinx VirtexTM-E XCV600-E FPGA alongside a Texas InstrumentsTM DSP.

Although processing capabilities of DSPs have advanced dramatically since the first versions of VCM entered service, the team finds the hardware processing capabilities of the companion FPGA a valuable resource, which allows it to focus on using the DSP for pure number crunching.

There will never be a surfeit of processing power, as this can always be consumed by the increasingly sophisticated models provided to the VCM. These models demand more accurate control outputs for gearbox, differential management, and communications with the engine. Today's XCV600-E is around 85% utilized. The



team plans to migrate to a more complex, next-generation Virtex-II Pro^{TM} FPGA in the VCM incarnation for 2004.

The team also plans to use Xilinx Titanium and Platinum technical support packages, which will include on-site design and training by expert Xilinx engineers.

Accordingly, the sixth-generation BMW WilliamsF1 VCM will perform even more processing, with a more powerful DSP chip alongside a more complex Xilinx FPGA. The Virtex-II Pro[™] platform FPGA will also be able to offload additional DSP functions by virtue of its onboard multiplyand-accumulate (MAC) block to deliver a greater boost in effective system MIPS.

For 2004, the Virtex-II Pro device will host new programmable filtering and communication protocol control functions. The platform FPGAs will also manage UARTs and PWMs (pulse-width modulators) that were formerly implemented in separate components on the printed circuit board.

This ability to progressively soak extra discrete logic into the FPGA – at the same time as assimilating software routines – has enabled the VCM's footprint to shrink significantly over its lifetime.

Conclusion

For those determined to win, Formula 1 has always demanded the utmost speed and nimbleness – not only on the racecourse, but also in terms of technical innovation. Rule changes introduced at the start of 2003 have taxed all teams' abilities to respond quickly and effectively.

At the vehicle control level, engineers must to be able to add and remove functional blocks from the VCM within a short timeframe to meet FIA regulations. The teams must also be able to incorporate performance modifications as the current season progresses.

Fast feature swapping – combined with the ability to consolidate more of the low-level hardware and discrete logic into an FPGA to save weight, space, and power dissipation – is crucial to BMW WilliamsF1's ability to demonstrate compliance with FIA rules. Moreover, Xilinx FPGA reprogramability enables the team to innovate quickly to maintain a competitive edge over rival teams.

To learn more about the Xilinx partnership with the BMW WilliamsF1 team, go to *www.bmw.williamsf1.com* and click on "Xilinx Joins the Team" under Partner News. To get the latest Formula 1 standings, go to *www.formula1.com*. **X** As of this writing (July 8), the BMW WilliamsF1 team had back-to-back wins, taking first and second place at both the European Grand Prix at Nurburgring and the French Grand Prix at Magny-Cours. Earlier this year, the team posted its first win of the season in the Monte-Carlo Grand Prix at Monaco.

According to a July 7 Formula 1 press release: "Williams has suddenly vaulted past both McLaren and Ferrari to establish itself as the team most in form ... If proof were needed of the growing Williams menace, in the last five races McLaren, initially the 2003 series leader, has scored 34 points; Ferrari has scored 55; and Williams has scored 70."

In overall standings, BMW WilliamsF1 was trailing the series leader Ferrari by just three points.

CoolRunner-II Has Hidden Talents

Girsberger Elektronik AG's avalanche rescue training transmitters make efficient use of board space and power, thanks to Xilinx CoolRunner-II CPLDs.



by Felix Meier Senior Engineer Girsberger Elektronik AG felix.meier@smile.ch

Every year in Switzerland, approximately 27 winter sports enthusiasts lose their lives in avalanches. If caught in an avalanche, your life depends upon the speed of your companions as rescuers to locate you and dig you out. After only 30 minutes, your chance of survival is just 40%. Speed is of the essence.

One rescue tool is an avalanche beacon, a small portable unit that transmits a beep about every second. Using one significantly increases the chances of being quickly and successfully rescued if buried by an avalanche. Your companions need only to switch their units to "receive" mode and locate your beeps.

As with any rescue and survival skill, the correct use of avalanche beacons requires education and practice. However, for use in classroom situations, the signals from regular avalanche beacons are too strong to allow for a meaningful demonstration of the basic search principles.

At Girsberger Elektronik AG, we developed a special reduced-strength transmitter for search training (Figure 1). It meets our key requirements: low cost, battery efficient, and compatible with the various timing signals (that is, the interval and duration of beeps) of all beacon brands on the market. We use a 73.768 KHz watch oscillator followed by a Xilinx CoolRunnerTM-II device to generate the timing signals (Figure 2). This provides an optimal solution, saving on both power consumption and PCB real estate.



Figure 1 – Training transmitter

I/O Port Expanders

The best practical training application for beacons is, of course, to bury the transmitters into mountain snow. However, changing the location of the transmitters to build new search scenarios cost valuable training time. By designing a control console (Figure 3) for as many as 16 remote transmitters activated via radio link, we enabled trainers to quickly and easily simulate new accident situations.

In order to handle 16 remote transmitters we required more I/O lines than what is available on a microprocessor. We chose to use two Xilinx CoolRunner-II devices, which provide a compact solution with low console battery consumption.

PCM Codec to RAM Interface

We also found CoolRunner-II CPLDs effective in reducing transmission loss. To initiate transmission over a private mobile radio, you must press a PTT (push to talk) button and wait before the transmitter is ready for you to start speaking. If you're under stress, there's a strong tendency to start talking before the transmitter is ready, and the beginning of your transmission will be lost. You may have to repeat the whole transmission in order for the receiver to make sense of it. This is inconvenient and, especially in emergency situations, can cause additional stress and frustration.



Figure 2 – Internal view of training transmitter




Figure 3 – Transmitter control console



Figure 4 – Digital audio delay line

In some cases the PTT button is replaced by a voice activity detector, which has an inherent turn-on delay, meaning that the beginning of your transmission will always be lost.


To eliminate loss at the beginning of transmissions, we combined a PCM codec with a static RAM to implement a digital audio delay line, which holds up the voice signal (Figure 4).

The PCM data transfers in to and out of the codec over a high-speed 2.048 MHz serial bus (Figure 5). Encoded PCM samples are converted to parallel data and written into a ring buffer in the RAM. By reading parallel data from the RAM location with a fixed offset (modulo the size of the ring buffer) to the write address, the output is delayed. The parallel data is then reconverted and fed into the codec over a serial bus. One PCM sample reads/writes every 125 microseconds. The delay can be adjusted by modifying the read-to-write address offset.

These operations, in particular the emulation of the serial bus, cannot be performed by a standard microprocessor, which would be too slow. We chose a Xilinx CoolRunner-II device with 64 macrocells for the interface between the codec and the RAM. This solves our speed problem and also saves PCB real estate that would have otherwise been taken by standard logic components.

The Development Process

Excellent support from Impact Memec, the local Xilinx representative, kept the development start-up time extremely short. We used ISE WebPACKTM software for all of the designs, and found it espe-



cially helpful for the following reasons:

- Access to error messages on the Xilinx website provided instant in-depth information about the particular message, often with hints on how to solve the problem.
- The designs were simulated using ModelSim XE Starter, leading to some design modifications and allowing flaws to be fixed early in the development process. Some problems were due to signal spikes on clock lines, which were properly indicated by the simulator.

All designs loaded and operated correctly on the first attempt when moved to the target hardware. We have no doubt that the design environment of the Xilinx CoolRunner-II family of CPLDs is mature and sound.

Conclusion

Xilinx CoolRunner-II devices are well suited for our applications. They provide a reliable technical solution combined with a short development time and a low start-up cost.


Based on this positive experience, Girsberger Elektronik AG is planning to incorporate Xilinx CoolRunner-II devices in such products as:

- The upgrade and replacement of an old avalanche beacon ASIC to eliminate the high NRE cost.
- A beacon to locate stolen cars. By taking over part of the training transmitter CPLD design, we will save significant development time.
- A data over voice interface for use on ISDN B-channels. The CPLD beats the speed of any microprocessor in manipulating the bitstream on an industry-standard IOM bus.

Although CPLDs are often associated with high speed or high density, Xilinx CoolRunner-II devices are an interesting alternative for small-scale applications in which top speed and high density are not key concerns. For more information about Girsberger Elektronik AG, visit www.girsberger-elektronik.ch/. **X**

Boeing Harnesses Virtex-II Pro Platform for Image Processing

Designing a state-of-the-art airborne imaging system requires massive parallel processing, high-speed I/Os, and heavy-duty signal processing. Boeing's design team found all three plus configurability in the Virtex-II Pro Platform FPGA.



by Christopher Musial Real Time Systems Engineer The Boeing Co. *christopher.j.musial@boeing.com*

Katie DaCosta Solutions Marketing Manager, DSP Solutions Xilinx, Inc. *katie.dacosta@xilinx.com*

Over the past 10 years, the aerospace industry has adopted the use of commercial off-the-shelf (COTS) electronics in favor of developing custom systems. This change has been fueled in part by the high development costs associated with ASICs or specialized software processors.

As a result, commercial suppliers seeking the best available technology have focused on the design and fabrication of multi-processor hardware. Today, many of these systems feature DSP devices or RISC-based CPUs. Although Boeing has successfully integrated these solutions into many systems, the application of COTS to high-end signal- and image-processing designs has remained very challenging.

Even "high-end" DSP and RISC architectures offer limited parallelism, memory flexibility, interface capability, and determinism. The integration of dozens of processors in a hard real-time architecture is non-trivial. The complications of packaging, weight, volume, thermal management, and power consumption to system design are obvious. The challenges often appear to grow exponentially with the number of processors required to solve the problem. The advent of Virtex-II ProTM Platform FPGAs and the promise of more advanced, future Platform FPGAs are completely changing the game of programmable system design.

Airborne Imaging

Boeing is designing a state-of-the-art airborne, electro-optical imaging system. The end product will provide exceptional surveillance and engagement capability for aircraft in the 21st century. To achieve these objectives, Boeing designers are integrating a broad array of technologies into a complete programmable system. Key design elements include:

• A high-resolution gimbaled telescope is driven by line-of-sight control electron-

ics. This system implements control algorithms that accept operator inputs to point the telescope to ground-based objects of interest.

- Precision optics direct the light collected by the telescope into a series of imaging cameras. Aircraft engine vibration, structural resonance, and other disturbances can wreak havoc on the alignment of these devices. To compensate for these effects, an automatic alignment system is incorporated. The goal is to stabilize the imaging system so it can yield a clear, jitter-free image for the system operators.
- Sensitive imaging cameras act as the "eyes" of the electro-optical payload. These devices provide high-resolution daytime and nighttime video to real-time image processing hardware.
- Sophisticated image-processing algorithms that perform video enhancement, segmentation, and feature extraction.

Together, these subsystems allow an operator to identify and interrogate ground-based objects with unprecedented capability. Figure 1 highlights some of the essential functions of this system.


Boeing Subsystems

Boeing has chosen the Virtex-II Pro Platform as a critical element in this programmable system. The FPGA device and the supporting chips connected to it execute the following functions:

- High-speed image processing
- Digital-video scene generation and storage
- Fiber-optic media conversion of video data
- DVI display generation
- NTSC video generation
- Servo-control functions
- High-bandwidth data transfer interfaces.

Embedded DSP

One reason Boeing chose the Virtex-II Pro platform is that it incorporates three of the most important elements for a modern, embedded DSP device.



- 1. A high-performance, high-density, programmable logic fabric – this capability is the heart and soul of true parallel processing. FPGA technology lends itself very well to the repetitive, systolic nature of our algorithms. Embedded multipliers, SRL16 capabilities, true dual-port Block RAM, and a segmented routing architecture give us key enabling technologies to produce powerful designs.
- 2. A wealth of interface pins that can be configured for different signaling standards and easily integrated with devices from other vendors – using a single Xilinx chip, Boeing's design team can arrange a device with a PCI bus interface, video encoder/decoder connections, digital-video display outputs, multiple SRAM interfaces, and a highspeed digital-video input port. These functions run in parallel, concurrently, without the hassles of bus contention and multi-processor scatter/gather issues.

The Virtex-II Pro multi-gigabit transceivers (MGTs) raise the bar to another level. MGTs are extremely useful for the imaging camera interfaces. Boeing's design team can use a low-end Virtex-II Pro device to serialize several parallel digital video outputs. These serial outputs are easily converted to fiber-optic media. And because the data transfer is point-to-point, designers can program the serial transceivers with a userfriendly data protocol. 3. An embedded IBM PowerPC[™] 405 CPU – the point of using an FPGA in many image-processing applications is to unburden the host CPU from simple, brute-force calculations. With the embedded PowerPC CPU, the host is left unimpeded to handle the complex decision-making logic that forms the brains of a system.

PowerPC Advantages

Many people might argue that it's easy enough to hook an FPGA to a PCI bus interface – so why bother with the embedded PowerPC CPU in the Virtex-II Pro platform? For some applications, a PCI interface is sufficient, but Boeing's design team has found many compelling reasons to choose an embedded CPU:

- By using logic to accelerate the embedded CPU, most of the residual backend processing for our applications requires only a modest amount of compute power. We all like having multi-GHz CPU power, but it is not always necessary.
- The embedded PowerPC CPU consumes a fraction of the power of a highend CPU, while remaining directly coupled to the logic fabric. In Boeing's business, it seems that Moore's law does not always apply. RISC CPUs for embedded applications have not generally kept pace with desktop systems in terms of clock speed and performance. Packaging and thermal dissipation con-

straints make it very hard for embedded hardware developers to offer multi-GHz-class processor subsystems in a small form factor. DSP processors address many power consumption issues, but lack the logic interface flexibility. For many applications, the embedded PowerPC provides the right balance of performance, power, interface, and general-purpose computing capability.

- Those who think PCI is easy should try using the CoreConnectTM bus with dual-port RAMs. In a matter of minutes, you can configure an FPGA interface to a 405 processor via highspeed BRAM. It's like having your data put right into the cache RAM. Now consider that multiple, independent FPGA processes can stuff these RAMs in parallel - and with completely different clocks than those used by the PowerPC CPU. You get high-bandwidth, extremely simple data transfer without the vices or overhead of PCI. Put simply, there is far more room for creative interfaces, application-specific tailoring, and flexibility in the Virtex-II Pro platform.
- Consider your application model for your microprocessor. Boeing's design team gets plenty of mileage out of using the embedded CPU as a "microcontroller." If you dispose of a fullblown operating system and run the PowerPC CPU with a lightweight kernel, the internal Block RAM can hold a significant amount of user code. Even better, the FPGA is now both hardware and software reconfigurable – in real time. A single unified bitstream defines the operating characteristics for both the CPU and logic.

Major Features

In addition to the device's embedded DSP capability, Boeing's design team makes use of almost every major feature of the Virtex-II Pro logic fabric:

• The embedded multipliers are very useful for DSP-based algorithms. They provide high silicon efficiency and effortlessly support the clock rates our designs require.




Figure 2 – Before and after Virtex-II Pro implementation

- The dual-port Block RAM is a veritable Swiss Army knife in terms of functionality. It can be used for tapped delay lines, command and status data buffers, lookup tables, bus-width conversion, FIFOs, and so forth.
- The SRL16 capability with dedicated fast-carry logic gives the Virtex-II Pro platform a key advantage in DSP applications. Both features are critical to the design of high-performance digital filters and the SRL16 mode helps to significantly reduce the logic footprint of DSP algorithms.
- DCI (digitally controlled impedance) technology is a significant aid when implementing functions such as DDR RAM interfaces. Boeing's PCB designer no longer struggles with finding a way to place hundreds of termination resistors.
- The DCMs (digital clock managers) provide an easy-to-use, flexible clock management scheme. Our design team has leveraged both the frequency synthesis and precision phase shifting capabilities in many designs. The new ISE architecture wizards make instantiating them easy.
- The MGTs allow us to create highbandwidth interfaces to a high-speed serial link that operates as if it were a parallel data bus. Ninety-five percent of the design problems in this application

are simply about sending pixel data from A to B. Rapid IO, 3GIO, InfiniBand, or Fibre Channel are generally overkill for this type of data transfer requirement. The MGTs provide serial interfaces in a way that has reduced board size tremendously. The 8b/10b and SerDes (serializer/deserializer) chips that we used in a prior design were actually bigger than an entire Virtex-II Pro device.

Figure 2 shows how the Virtex-II Pro platform enabled Boeing's design team to dramatically reduce system size and cost.

Boeing's high-performance imaging system is taking advantage of the complete Xilinx solution. We are using most of the features in the silicon as well as Xilinx handcrafted IP cores, System Generator for DSP, and CORE Generator[™] tools. These tools enable us to focus on the specific elements of the design and spend less time constructing the architecture that surrounds it.

Conclusion

Virtex-II Pro Platform FPGAs raise the bar of both capability and complexity for programmable system design. Boeing's design team chose Xilinx solutions because the Virtex-II Pro Platform FPGA offers unmatched "system" capability along with a broad range of devices from which to choose. For more information on Virtex-II Pro Platform FPGAs and design resources, go to www.xilinx.com/virtex2pro. **X**

Support Acr

Xilinx Virtex-II Pro™ **Development Kit**

Based on the Virtex-II architecture, this kit provides a unique environment for developing high-performance microprocessor and I/O intensive applications.

Part Number	Description	Resale Price
ADS-XLX-V2PRO-DEVP7-5	Xilinx Virtex-II Pro Development Kit, with XC2VP7, -5 speed grade	\$1,995.00 USD
ADS-XLX-V2PRO-DEVP7-6	Xilinx Virtex-II Pro Development Kit, with XC2VP7, -6 speed grade	\$2,495.00 USD
ADS-XLX-V2PRO-DEVP20-5	Xilinx Virtex-II Pro Development Kit, with XC2VP20, -5 speed grade	\$2,995.00 USD



Designed to develop and test designs targeted to the Xilinx Spartan-IIE FPGA family, this kit is optimized for the low-cost, consumer digital convergence market and can include a MicroBlaze Core License.

Part Number	Description	Resale Price		
ADS-XLX-SP2E-EVL	Xilinx Spartan-II Evaluation Kit	\$249.00 USD		
ADS-SP2E-MB-EVL	Xilinx Spartan-IIE Evaluation Kit bundled with Communications/Memory Module and MicroBlaze Core License	\$650.00 USD		

Xilinx Virtex-II[™] Development Kit

Designed to develop and test designs targeted to the Xilinx Virtex-II FPGA family, this kit offers up to a 6 million system gate prototyping environment and can include a MicroBlaze Core License.

Part Number	Description	Resale Price
ADS-XLX-V2-DEV1500	Xilinx Virtex-II Development Kit populated with an XCV1500 device	\$1,000.00 USD
ADS-XLX-MB-DEV1500	Bundled with Communications/Memory Module and MicroBlaze Core License	\$1,400.00 USD
ADS-V2-MB-DEV1500XP	Bundled with Communications/Memory Module, MicroBlaze Core License and high-current power supply	\$1,900.00 USD
ADS-XLX-V2-DEV4000	Xilinx Virtex-II Development Kit populated with an XC2V4000 device	\$2,500.00 USD
ADS-XLX-MB-DEV4000	Bundled with Communications/Memory Module and MicroBlaze Core License	\$2,900.00 USD
ADS-XLX-V2-DEV4000XP	XC2V4000 and high-current power supply	\$3,000.00 USD
ADS-V2-MB-DEV4000XP	Bundled with Communications/Memory Module, MicroBlaze Core License and high-current power supply	\$3,400.00 USD
ADS-XLX-V2-DEV6000XP	Xilinx Virtex-II Development Kit populated with an XC2V6000	
	and high-current power supply	\$6,000.00 USD
ADS-V2-MB-DEV6000XP	Bundled with Communications/Memory Module, MicroBlaze Core License and high-current power supply	\$6,400.00 USD



Audio/Video Module

The Audio/Video Module is an expansion daughtercard and offers a platform to develop and test products that require audio and/or video.

Motorola ColdFire® Evaluation Kit

Part Number Description Resale Price ADS-AV-DAU Audio/Video Module \$300.00 USD

Other Evaluation Kits Available from ADS:

Denali RLDRAM IP Core Demonstration Kit

Part Number	Description	Resale Price	Part Number	Description	Resale Price	Part Number	Description	Resale Price
ADS-DLI-RLDRAM	Denali RLDRAM IP	Contact your local Avnet	ADS-EMU-DAU	Communications/Memory Module	\$250.00 USD	ADS-MOT-5282-EVL	Motorola ColdFire Evaluation Kit	\$250.00 USD
	Core Demo Kit	FAE for more information.	ADS-XLX-MB-DAU	Communications/Memory Module bundled with MicroBlaze	\$499.00 USD	ADS-MOT-5282PE-EVL	Motorola ColdFire Evaluation Kit with P&E BDM interface	\$300.00 USD

Communications/Memory Module

oss The Board.

Avnet Design Services Accelerates Design Cycles

Avnet Design Services (ADS), the technical arm of Avnet Cilicon, provides a variety of technical resources and capabilities to speed your design cycles. From concept to reality – ADS can help get your products to market faster with:

- Reference designs
- Development & evaluation kits
- Fee-for-service FPGA & ASIC designs
- Support of Field Applications Engineers (FAEs)
- Product & system-level architecture selection assistance
- IP evaluation

Partnering with Avnet Cilicon means working with a company that is dedicated to giving you Support Across The Board.™

For more information or to purchase an evaluation kit, visit www.avnetavenue.com/xcell

Ready. Set. Go to market.™



1 800 332 8638 www.avnetcilicon.com



Explore the Possibilities of the CoolRunner-II Design Kit

A new low-cost development kit for Xilinx CoolRunner-II CPLDs helps experts and novices alike get the most from their designs.



by Steve Prokosch CPLD Marketing Manager Xilinx, Inc. steve.prokosch@xilinx.com

The new CoolRunnerTM-II RealDigital CPLD Design Kit contains everything you need to explore all the new capabilities of the CoolRunner-II RealDigital CPLD. With this kit, you will be able to do everything necessary to test your designs in the industry's best 1.8V CPLD.

For low-power/high-speed designs, a 256 macrocell CoolRunner-II device in a 144pin thin quad flat pack (TQ144) package is included with every kit. If you need more programmable logic or want to try a different Xilinx CPLD, an additional socket accepts a CoolRunner-II 64 or 32 macrocell device for other low-power/high-speed designs.

Want to test run a 2.5V or 3.3V Xilinx CPLD? This socket also accepts Xilinx best-selling XC9500XL or XC9500XV devices in 36 or 72 macrocell sizes.

The CoolRunner-II CPLD design kit board (Figure 1) can be powered either by a standard power supply or by two AA batteries (battery holder included). The kit also includes a parallel cable for programming your CPLD. The cable simply goes from your PC parallel port to the parallel port connection on the board.

To help you get started, we have included a Programmable Logic Quick Start Book that contains installation instructions for the ISE WebPACK[™] software, as well as step-by-step instructions on how to use, enter, and synthesize designs, and how to target Xilinx programmable logic devices. To give you a good jump-start on designing your own applications, we give you design examples in both schematic and high-level language, such as VHDL.

The kit comes with a resource CD that contains a great deal of useful information:

- Reference designs in VHDL, user constraint file (UCF), and HDL design files
- Instructional video demonstrating the entire process, from design to programming of the device
- ISE WebPACK overview and software options for different Xilinx devices
- Links to related websites
- Application notes, data sheets, power consumption comparison, product pages, articles, and other product presentations
- Technical presentations and packaging information
- Top 10 FAQs and where to find other answers to questions
- Product brochures, reference manuals, and product briefs
- Video featuring Xilinx CEO Wim Roelandts.

Simple Tutorial, Advanced Features

Whether you already design with programmable logic or would like to begin, this kit can help you. The accomplished designer will appreciate the many advanced features and new interfaces on CoolRunner-II, including high-speed transceiver logic (HSTL) and stub-series-terminated transceiver logic (SSTL).

Or you might experiment with the other new memory device interfaces not supported on your current microprocessor. A breadboard area allows you to add components for use in future designs, and you can also connect a daughtercard to the CoolRunner-II design kit board via the dual inline headers.

Designers new to programmable logic can use the demo board with its tutorial to quickly get up to speed on tool usage. The demo covers all aspects of designing a CPLD, from design entry with WebPACK, through simulation, to production of a JEDEC file used to program the device. This straightforward tutorial should get you up and designing within hours, and can also be used to encourage lab technicians to explore their own design aspirations.

The demo board is handy to have in your lab to test new design ideas for implementation on current products. If your system already includes a CPLD, it serves as a nice test bed for running upgrade tests. If power is your concern, the



Figure 1 – CoolRunner-II design kit board

CoolRunner-II development board is especially useful for running different designs to test power consumption. If you want some ideas about reducing power consumption, check out the low-power tips and tricks application note XAPP346 on the CLPD application notes webpage (*www.xilinx.com/apps/epld.htm* – see Table 1 for a list of all of the application notes described in this article).

The 256-macrocell (XC2C256) CPLD in a TQ144 – with room for other devices – gives you a good sense of design capacity. With this device configuration you get 118 I/Os, two I/O banks, clock doubling/division, and voltage-referenced I/O. If you need voltage-level translation, this device can handle 1.5V, 1.8V, 2.5V, or 3.3V I/Os.

If your design is relatively simple, try the 32 or 64 macrocell device. If your design is complex, try the 256 macrocell configuration. If you think partitioning your design offers the best solution, use both devices. This board is designed to give you the maximum amount of flexibility.

What Can You Do With It?

With both a breadboard area and dual inline header sockets, the design kit board is suitable for developing on-board

applications, attaching daughtercard boards, or communicating with another board via headers. It is large enough to accept many useful designs, including standard bus protocols (SPI and I2C), microcontroller interfaces, and serial communications, such as Infrared Data Association and universal asynchronous receiver transmitter (UART) designs, which have already been created by Xilinx application engineers. These last items are available free by downloading application note XAPP345.

PicoBlaze Soft Processor

The CoolRunner-II design board is extremely useful for evaluating the PicoBlazeTM soft processor in your design. Available for downloading free from application note XAPP387, the PicoBlaze soft processor offers a constant K-coded programmable state machine, and is written in VHDL and C programming languages. Extremely customizable, both its size and functionality can easily be changed, making PicoBlaze an ideal application for content-sensitive designs. The PicoBlaze soft processor provides 49 different instructions, eight 8-bit registers, 256 directly addressable ports, and a maskable interrupt. If you simply want an

8-bit microcontroller interface, take a look at application note XAPP349.

Memory Interface

The CoolRunner-II design board may well be the best solution for testing new memory interfaces. With multiple memory interfaces – including HSTL, SSTL, and LVCMOS – you can test SDRAM, SSDRAM, MSDRAM (mobile SDRAM), UtRAM (UniTransistor RAM), cellular RAM, and flash memories. You can even design your own memory controller for new flavors of portable or mobile RAM as they become available.

The CPLD application notes webpage contains many memory design examples, including beginning designs for flash and DDR SDRAM memory. Check this website often for new memory interfaces and updates or to download an HDL design and get email notification of new application notes.

Crosspoint Switch

The non-blocking architecture allows each output to be independently connected to any input, and any input to be connected to any or all outputs. The double-row latch architecture utilized in this design allows switch reprogramming to occur in the background during operation. Activation of the new configuration occurs with a single configuration pulse. Each output can be individually disabled and set to a high-impedance state, allowing easy expansion to larger switch array sizes. This is covered in detail in application note XAPP380.

OTF Reconfiguration

On the fly (OTF) reconfiguration permits the CPLD to operate with an initial design pattern while simultaneously acquiring a second pattern. For example, your first design pattern can be a power-up application, such as a built-in self-test (BIST), and the second pattern can be one of normal device operation. If you want to run diagnostics on your system on power-up, you would load a functional pattern to perform additional bus interface support. The second pattern can be configured into the device with minimal disturbance to its operation.



Another important consideration is that OTF reconfiguration enhances security, because switching keys on the fly permits robust protocols for data communication designs that can be tough to crack. OTF reconfiguration takes in-system programming (ISP) to a new level and will undoubtedly spawn many new applications that take advantage of this capability. More information about OTF can be found in application note XAPP388.

FPGA Downloader

Another common use for CPLDs is as an FPGA downloader. At power-up the CPLD sequentially loads each FPGA with a pat-

tern, which is stored in external memory. By assigning a CPLD to accomplish this task, you can get double duty from the CPLD. On powerup, it loads the FPGA; after this power-up task is done, you can OTF reconfigure the CPLD and use it as a functioning device in your design. It's like getting two devices for the price of one. To learn more about this application, see application note XAPP137. If you do experience problems, a website has been set up for you at *www. digilentinc.com* to help troubleshoot the board.

Conclusion

CoolRunner-II RealDigital CPLDs can be the perfect solution for any highspeed/low-power design and cover many application areas. In addition to their features, these devices also come in packages that suit high volume and small form factor packaging.

To order your CoolRunner-II RealDigital Design Kit, just go to *www.xilinx.com/cpld/* and click on "CoolRunner-II Design Kit for \$49.99." **∑**

XAPP137	Configuring Virtex FPGAs from Parallel EPROMs with a CPLD
XAPP345	IrDA and UART Design in a CoolRunner CPLD
XAPP346	Low Power Tips for CoolRunner Design
XAPP349	CoolRunner CPLD 8051 Microcontroller Interface
XAPP380	Building Crosspoint Switches with CoolRunner-II CPLDs
XAPP387	PicoBlaze 8-Bit Microcontroller for CPLD Devices
XAPP388	"On the Fly" Reconfigurations

Table 1 – All CoolRunner-II application notes can be found at www.xilinx.com/apps/epld.htm.

Develop Applications Right Out of the Box

Avnet's Virtex-II Pro development kit is a full-featured hardware development environment that includes Linux OS, 10 Gigabit Ethernet modules, extensive memory, and interface support.

by Warren Miller Vice President of Marketing Avnet, Inc. warren.miller@avnet.com

One of the best ways to accelerate your design time is to use standard hardware development platforms to prototype, evaluate, and test your complex designs. With the right platform, you can quickly create and test complex hardware – a task that is much too difficult to do in software.

Complex networking applications such as Gigabit Ethernet switches and routers require hardware platforms so various design alternatives can be evaluated. Compliance and field tests are also only possible with hardware platforms. Acceleration of these tasks can make all the difference in the timeto-market race. Avnet's development kit with a Xilinx Virtex-II ProTM Platform FPGA provides the right mix of hardware, support, thirdparty tools, and application examples to allow you to create a platform for real-life designs. The kit includes up to a Virtex-II Pro XC2VP20 device and enough memory, peripheral devices, and interfaces to create a complete hardware development environment right out of the box.




Figure 1 – Avnet-designed Virtex-II Pro XC2VP20 development board

10 Gigabit Ethernet Designs

Many features of the Avnet Virtex-II Pro development board, shown in Figure 1, are especially useful to support 10 Gigabit Ethernet designs. The Virtex-II Pro device, an XC2VP20-FF896, provides the logic capacity needed for 10 Gigabit MAC and other supporting IP cores. Extensive on-board memory provides sufficient storage for both code and data the embedded IBMTM space for PowerPCTM processors found on the Virtex-II Pro device. High-speed interface functions using the RocketIOTM features of the Virtex-II Pro Platform FPGA are supported on the board with a variety of standard connectors. Xilinx IP cores provide the logic functions required to implement the physical and logical layers of common serial communications standards. A detailed block diagram of the board is shown in Figure 2.

The development board has enough memory devices to support even a complex design. Memory support includes:


- Micron DDR SDRAM SODIMM (128 MB expandable to 1 GB)
- Micron Mobile SDRAM (two 8 Mb x 16 Mb devices, 32 MB total)
- Cypress Asynchronous SRAM (512 Kb x 32 Kb, 2 MB total)

- Intel StrataFlash (16 MB total)
- CompactFlash card
- Configuration memory using Xilinx PROM XC18V02-VQ44 and the Xilinx System ACETM CF solution.

With 1 GB of high-speed DDR SDRAM memory, bandwidth will not be a bottleneck for most 10 Gigabit Ethernet applications.

The board supports a variety of highspeed interface standards. These include:

• A standard XPAK module (located on the back of the board) that can implement either a 10 Gigabit Ethernet port or an OC-192 serial interface



- Two HSSDC2 connectors for implementing InfiniBand[™] or Fibre Channel interfaces
- Two small form-factor pluggable (SFP) modules for implementing Gigabit Ethernet, Fibre Channel, or InfiniBand protocols.

These interfaces can be used in conjunction with RocketIO transceivers on the Virtex-II Pro device and the appropriate Xilinx IP cores to implement the desired serial interface standard. A bridging or switch application could use one or more of these ports as the other end to a 10 Gigabit Ethernet interface.

Expansion of the basic features of the board is possible by using the PCI bus or the four 140-pin general purpose connectors (AvBus connectors). A variety of AvBuscompatible boards, from Avnet and third parties, provide even more hardware options.

A Speedy Start

In addition to the extensive hardware features described above, the kit comes with a variety of supporting documentation and design files to make it easy to get started. The kit ships with a detailed user manual, quick start guide, and an extensive board support package that includes a full-featured Linux kernel, PCI bus, and memory drivers. Several demonstration examples show how to best use the features of the Virtex-II Pro device and interface it to additional devices on the development board. Two of the projects are PowerPCbased and give examples of memory interfaces - one for an OPB interface and one for a PLB interface.

Another example project is RocketIObased and illustrates the use of a custom peripheral to allow PowerPC access to the multi-gigabit transceiver (MGT) at 3.125 Gbps.

Implementing 10 Gigbit Ethernet

Several of the design considerations in the development kit will be common to any Virtex-II Pro-based design and are shared here. On our design, the MGTs of the Virtex-II Pro Platform FPGA are connected to two HSSDC2 connectors, two SFP

ADS-XLX-V2PRO-DEVP7-5 (Populated with XC2VP7, —5 speed grade)	\$1,995
ADS-XLX-V2PRO-DEVP7-6 (Populated with XC2VP7, –6 speed grade)	\$2,495
ADS-XLX-V2PRO-DEVP20-5 (Populated with XC2VP20, —5 speed grade)	\$2,995
ADS-XLX-V2PRO-DEVP20-6 (Populated with XC2VP20, —6 speed grade)	\$3,495

Table 1 – Part numbers and prices of the Avnet Virtex-II Pro development kit

connectors with EMI cages, and pads for an XPAK host connector with mounting holes for the mid-board module holder. In the case of the two HSSDC2 and two SFP connections, the MGTs were treated individually. This means that the lengths of the transmit and receive signals were matched per MGT but not matched to any other MGT. However, in the case of the XPAK interface, four MGT channels were bonded together to create the 10 Gigabit Attachment Unit Interface (XAUI). The four transmit pairs and the four receive pairs have matched lengths.

The XPAK is a SFP transceiver module for 10 Gbps serial data transmission. The XPAK interface on the board was designed to run at the IEEE 10GBASE-R optical rate of 10.3125 Gbps with a four-lane electrical interface at 3.125 Gbps (XAUI interface). This interface requires the -6speed grade Virtex-II Pro device and the use of the Xilinx 10 Gigabit Ethernet MAC core. The XPAK interface on the Virtex-II Pro development board complies with the XPAK MSA (multi-source agreement) Revision 2.1 (except for the programmable supply, which is implemented via jumpers). The XPAK MSA closely resembles the XENPAK MSA and makes frequent references to it. The XPAK form factor was used because it is half the size of a XENPAK, does not require a large cutout in the PCB, and has a mid-board mounting option, allowing the module to be placed anywhere on the board instead of on the faceplate.

The 156.25 MHz differential clock input is used for the reference clock to the MGT macro. Because the phase-locked loop of the MGT always multiplies by a factor of 20, using the 156.25 MHz clock results in a transmission rate of 3.125 Gbps. The transmit and receive signals are directly connected to the XPAK host connector or are DC-coupled. However, all XPAK-compliant modules have AC coupling on both the transmit and receive signals inside the module itself. The transmit differential pairs are routed on the solder side of the board, while the receive pairs are routed on the component side. This keeps the signals from crossing on the way to the XPAK connector. The analog ground planes in the layers directly adjacent to the outer layers provide the return paths. The analog ground planes are separated from the digital ground used for the rest of the components on the board, but are referenced to digital ground in several locations through ferrite beads.

More design details like these are documented in the user guide, design files, and example designs included with the development kit.

Conclusion

The Avnet Virtex-II Pro development kit is designed with real applications in mind. It has all of the features demanded by this class of application – a large FPGA, extensive memory, and standards-based flexible high-speed serial ports, as well as considerable expansion capability. The kit should enable a faster time to market for your next 10 Gigabit or other high-speed embedded design.

The Avnet Virtex-II Pro development kit is available now. See Table 1 for available Virtex-Pro devices and board prices. Contact your local Avnet sales office to get detailed ordering information and to talk to an Avnet FAE about your specific design need. $\boldsymbol{\Sigma}$

Memec Design Simplifies Bluetooth Development

e ci

Embedded Development Kit A new development kit from Memec Design lets you implement Bluetooth wireless technology on Spartan-IIE FPGAs with MicroBlaze soft processors.

Embedded Bluetooth Development Kit

by Jim Beneke Director of Technical Marketing Memec jim_beneke@mei.memec.com

Dennis Schlaht Director of Technical Marketing Insight Memec dennis_schlaht@ins.memec.com

After several false starts, BluetoothTM shorthaul wireless connectivity technology for embedded systems finally seems ready for prime time. Bluetooth technology is just now beginning to gain momentum, and we expect it to grow significantly in the coming years.

For that reason, Insight Memec and Memec Design have developed an Embedded Bluetooth Development Kit featuring a Xilinx SpartanTM-IIE FPGA coupled with a Xilinx MicroBlazeTM soft-processor core.

Bluetooth Basics

Bluetooth technology is a frequency hopping spread spectrum (FHSS) system that operates in radio frequencies in the 2.4 GHz to 2.5 GHz ISM band, and it has a maximum data throughput of 723.2 Kbps.

As with most standards, interoperability is key to success. The Bluetooth Special Interest Group's goals include maintaining an open specification, delivering voice and data capability, and providing worldwide usability for short-range wireless solutions.

The specification defines the protocols and profiles used by Bluetooth-certified products. Usage models define the real-world applications, and these usage models result in profiles as defined in the Bluetooth specification.

Profiles are basically instructions for implementing usage models. The profiles assure interoperability by providing a welldefined set of higher layer procedures and uniform ways of using the lower layers of the Bluetooth protocol. The serial port profile (SPP), for example, provides basic RS-232 serial cable emulation for Bluetooth devices. Legacy applications do not have to be modified to use Bluetooth technology; they can simply treat a Bluetooth link as a serial cable connection.




Figure 1 – Key elements of a typical Bluetooth application

Adding Bluetooth capability requires the key elements shown in Figure 1. The RF radio and the baseband processor are typically available as an integrated Bluetooth transceiver solution.

The transceiver chip provides a serial interface to the host processor via USB or UART ports. The host processor typically executes the upper protocol-specific functions defined by the Bluetooth standard.

These protocol functions are known as the Bluetooth protocol stack and can be licensed in processor-specific binary or independent source code formats from stack providers, such as Stonestreet One.

Integrated Solutions

In a WindowsTM or PocketPC-based environment, a PentiumTM or ARM processor actually executes the upper stack functions, which are usually included as part of some Bluetooth software applications.

In an embedded application, the Bluetooth upper stack and host processor function must be accounted for in some other way, typically with an embedded core.

The host processor performance requirements for supporting the Bluetooth protocol are minimal, usually less than 1 MIPS. Thus, it is very easy to add Bluetooth support to an embedded application if the host processor has processing bandwidth and a Bluetooth stack is available for the targeted processor.

The 150 D-MIPS performance of the MicroBlaze soft-processor core means

the additional 1 MIPS of processing overhead can often be accommodated with relative ease.

The availability of the Bluetooth protocol stack presents a bigger obstacle, because the stack must be ported to the targeted embedded processor. However, with the introduction of the Memec Design Embedded Bluetooth Development Kit, this issue has been addressed for any MicroBlaze-based system.

The Embedded Bluetooth Kit

The Memec Design kit provides all the necessary components to build and test a Bluetooth system:

- An evaluation version of the Bluetooth stack ported to the MicroBlaze core
- A Spartan-IIE development board
- Two P160 Bluetooth modules
- An evaluation version of the BTExplorer[™] Windows application
- Xilinx EDK software
- Cables
- Power supplies
- Documentation.

Figure 2 shows a typical setup of the Bluetooth kit.




Figure 2 – Bluetooth Development Kit with wireless link

A simple point-to-point radio system can be created with the kit components and a Windows-based PC. One end of the communication system is created with a standalone P160 Bluetooth module connected via USB or RS232 to a Windows PC. This PC runs the evaluation version of the BTExplorer application, which executes the Bluetooth stack within the Windows environment.

The other radio system uses the Spartan-IIE board and second P160 Bluetooth module. The Spartan-IIE platform implements a MicroBlaze design, combining the evaluation Bluetooth binary stack and serial port profile with your application code. An optional second PC connects to the Spartan-IIE board for user feedback and control.

Figure 3 shows the functionality of the P160 Bluetooth module based on Broadcom's BCM2035 – a monolithic, single-chip, baseband processor with an integrated 2.4 GHz transceiver for Bluetooth v1.1 and 1.2 applications. It minimizes the footprint and system cost of implementing a Bluetooth link by integrating all critical components into the device.

The BCM2035 is an ideal solution for any voice or data application that requires the Bluetooth standard Host Controller Interface (HCI) via either UART or USB, and PCM (pulse code modulation) audio interfaces. The integrated microprocessor unit stores the lower level protocol stack in ROM plus patch RAM to provide the maximum flexibility while eliminating the need for external flash memory for the lower stack.

The BCM2035 radio transceiver provides enhanced radio performance to meet the most stringent industrial temperature applications or the tightest integration into portable devices. It provides the highest available radio performance of any singlechip device with -90 dBm sensitivity and +7 dBm programmable output power.

Development System Capabilities

The Spartan-IIE board from Memec Design provides all the necessary features for implementing a simple MicroBlaze design. The board includes the P160 expansion module slot for connection to the




Figure 3 – P160 Bluetooth Module functional diagram




Figure 4 – Typical MicroBlaze-based system

P160 Bluetooth module, SDRAM, serial port, and miscellaneous support circuits.

Figure 4 shows an example MicroBlaze system that incorporates the Bluetooth interface. Because the Bluetooth module looks like a standard serial port to the MicroBlaze system, the only hardware modification required to the system architecture is the addition of a UART block.

The Memec Design Embedded Bluetooth Development Kit includes a fully functional evaluation version of Stonestreet One's BluetopiaTM protocol stack. An implementation of the upper Bluetooth protocol stack, the Bluetopia software eases application development by providing a robust yet easy-to-use development tool that implements the Bluetooth protocols above the HCI.

The Bluetopia application programming interface (API) provides access to the upper-layer protocols, including Logical




Figure 5 – Bluetooth protocol stack

Link and Adaptation Protocol (L2CAP), Service Discovery Protocol (SDP), RFCOMM protocol, and OBEX protocol. Bluetopia software also provides APIs for all mandatory and most optional profiles.

In addition, Stonestreet One provides lower level HCI transport drivers to interface to various Bluetooth devices such as the BCM2035. These lower level HCI drivers have been written to support the addition of new HCI transport drivers with little or no change to existing applications.

The evaluation version of the Bluetopia protocol stack provides support for the following Bluetooth protocols: HCI, L2CAP, SDP, and RFCOMM. The Bluetopia stack also provides support for generic access profile (GAP) and serial port profile (SPP) Bluetooth profiles. Figure 5 illustrates an example Bluetooth protocol stack.

In addition to the above listed protocols and profiles, Stonestreet One will make available an extensive suite of existing and future Bluetooth protocols/profiles as required. Full development or production versions are available through license from Stonestreet One along with additional profiles if required.

BTExplorer is a user-friendly Windows

application that is used to connect and manage Bluetooth devices. BTExplorer discovers Bluetooth devices in the vicinity and presents them in an easy-to-understand format similar to Windows Explorer.

As used in the development kit, BTExplorer facilitates a simple peer-topeer system. When connected to the standalone P160 Bluetooth Module, BTExplorer provides the upper stack capability to the module, thus creating a complete Bluetooth node.

Conclusion

The Memec Design Embedded Bluetooth Development Kit allows designers to enhance any new or existing MicroBlazebased designs with the addition of a Bluetooth interface. By providing a MicroBlaze-specific port of the Bluetooth stack along with the necessary prototyping hardware, the kit eases the development process, shrinks the design cycle, and speeds your time to market.

The Embedded Bluetooth Kit is available for \$1,495 from Insight Memec at *www.memec.com/insight-memec/*. Plans are under way to develop a similar development kit utilizing the new Xilinx Spartan-3 FPGA. Σ

Let Xilinx help you get your message out to thousands of programmable logic users worldwide.

That's right ... by advertising your product or service in the Xilinx *Xcell Journal*, you'll reach more than 70,000 engineers, designers, and engineering managers worldwide.

The Xilinx *Xcell Journal* is an award-winning publication, dedicated specifically to helping programmable logic users – and it works.

We offer affordable advertising rates and a variety of advertisement sizes to meet any budget!

> Call today : (800) 493-5551 or e-mail us at xcelladsales@aol.com

Join the other leaders in our industry and advertise in the Xcell Journal!

Save Time, Money, and Space

Xilinx leads the industry in 300 mm wafers and 90 nm process technologies.



by Steve Sharp Senior Manager, Programmable Logic Solutions Marketing Xilinx, Inc. steve.sharp@xilinx.com

Xilinx is aggressively driving down costs for its customers, especially in the area of 90 nm process technology and 300 mm wafer manufacturing.

The industry leader in PLD (programmable logic device) process technology since the introduction of its VirtexTM-E and Virtex-EM FPGA families in 1999, Xilinx was already well ahead of the Semiconductor Industry Association's process roadmap. And we've maintained that lead by more than a year ever since.

Our successful strategy includes partnerships with two world-class fabrication partners: IBMTM in the United States and UMCTM in Taiwan. Both companies are experts in process technology and manufacturing. They have allowed Xilinx to be the first PLD manufacturer to deliver products based on 300 mm wafers and, more recently, 90 nm process technology.

Advantages Beyond Wafer-Thin

Larger 300 mm wafers are imperative for lowering costs. With almost twice the usable wafer area and approximately 2.5 times the number of die per wafer, cost savings of 30% to 40% over 200 mm wafers are typical.

According to Glen Yeung of the investment firm Salomon Smith Barney, "[These] 300 mm facilities are the wave of the future. For both chip and equipment companies, the move is an economic imperative."

The semiconductor industry has been successful in the use of "copy exact," which makes it effective to transition a product

Fall 2003

from one fabrication line to another. However, when moving from 200 mm wafers to 300 mm wafers, copy exact does not exist. This leaves the door open for process and equipment variabilities that can affect yield.

"We would expect a significant investment to convert an existing product from 200 mm to 300 mm wafers," said Jim Feldhan, president of Semico Research Corp.

Re-Qualification Headaches

Designers must always consider a re-qualification when a device moves from 200 mm to 300 mm wafer manufacturing. These re-qualification efforts can include:

- Review of the process change notice (PCN) by the designer
- Assembling test boards
- Re-characterization of boards
- Full systems review, including evaluation of thermal stress and high/low voltage testing.

Re-qualification can take as long as three to nine months and consume valuable engineering resources.

Xilinx: At the Cutting Edge

Xilinx moved established products, such as the SpartanTM-IIE and Virtex-II FPGA families, to 300 mm wafers last year. Xilinx has also chosen to release its Virtex-II ProTM and Spartan-3 FPGA families directly on 300 mm wafers, saving customers from performing a system re-qualification later on.


We realized that to deliver the maximum cost benefit to our customers, it would be necessary to avoid requiring companies to re-qualify a product in their systems when moving from 200 mm to 300 mm wafers. Therefore, we have done the re-qualification for them.

Cheaper Solutions in 90 nm

The use of the latest 90 nm process technology can also have a profound impact on cost. With half the die size for an equivalent circuit on 130 nm technology, 90 nm technology is rapidly becoming the choice of industry leaders as they strive to reduce costs for their customers.

As Dan Hutcheson of VLSI Research Inc points out, "Companies that get into 90 nm production first will get a tremendous advantage in lower cost. Rivals who are late in [adopting] 90 nm process technology will fall behind and may not be able to catch up."

When the die size advantage of 90 nm process technology is combined with the manufacturing efficiency of 300 mm wafers, the savings of a combined 90 nm/300 mm solution is a 5X increase in gross die per



wafer when compared to 130 nm technology on 200 mm wafers.

These cost savings – the largest in recent semiconductor history – could result in pricing of under \$20 for one million system gates in 2004, which would be a seven-fold cost decrease from the year 2000.

Conclusion

Not all companies have the resources to develop such advanced technology, but as leaders in their respective industries, IntelTM, IBMTM, Texas InstrumentsTM, and Xilinx are all adopting – and adapting to – the latest 90 nm/300 mm process technologies. Our customers will be the first to realize the tremendous cost benefits this new technology can deliver. **X**

Xilinx Events and Tradeshows

Xilinx participates in numerous trade shows and events throughout the year. This is a perfect opportunity to meet our silicon and software experts, ask questions, see demonstrations of new products and technologies, and

hear other customers' success stories with Xilinx products.

For more information and the most up-to-date schedule, visit www.xilinx.com/events/.

Worldwide Events Schedule

September 9-11

Military and Aerospace Programmable Logic Devices (MAPLD) International Conference Washington, DC

September 15-18 Intel Developer Forum San Jose, CA

September 16-17 Embedded Systems Conference Boston, MA

November 17-19 Software Defined Radio Technical Conference and Product Exposition Orlando, FL

March 8-10, 2004 Wireless Systems Design San Diego, CA

March 30-April 1, 2004 electronicaUSA with Embedded Systems Conference San Francisco, CA



AWESOME ASIC Prototyping Solutions

Cool Emulation Platforms



DN3000K10

Logic Emulation PWB with the Xilinx VirtexII[™] FPGA's.

- Up to 5 2V6000/2V8000's per PWB -- 466.000 FF's!
- 2 PLL's for high speed clock distribution
- 4 512k x 36 SSRAM's
- 1 GB SDRAM DIMM (PC133)
- Monstrous amounts of interconnect
- FPGA configuration using SmartMedia Card

DN3000K10S

Single VirtexII[™] PWB

- 2V4000/6000/8000
- 2 PLL's for high speed clock distribution
- 3 512k x 36 SSRAM's
- 1 GB SDRAM DIMM (PC133)
- FPGA configuration using SmartMedia Card
- Sun, Win2000/NT/98, LINUX Drivers and Utilities




A Sample of Our Services:

- ASIC & FPGA Design Translation
- HW Emulation and Testing
- Algorithmic Acceleration
- FPGA/ASIC/Board Design
- Turnkey Verilog/VHDL **Design and Verification**

DN6000K10S

Single VirtexII - Pro PWB

- 2VP70/2VP100
- 4 Separate DDR SDRAM's (16Mb x 16)
- 4 Separate SSRAM's (512k x 36)
- 2 Flash's (4M x 16)
- Misc. serial I/O's
- 2 PowerPC's
- PCI / PCI-X or standalone






PCI Extender

64-bit/66MHz Active Extender

- Intel® 21154 PCI-to-PCI bridge
- Active PCI Extender with THREE 32/64-bit slots
- Easy access to all PCI signals
- 5V -> 3.3V or 3.3V -> 5V signal translation



- Numerous LEDs show system status
- +3.3V not needed on host

Mr. Lazy Says:

"I hate searching for bugs; these guys made my life easy!"

- Blue Naped Mousebird







Mr. Freaky Says:

"This stuff is WAY

cool!"

1010 Pearl Street, Suite 6 La Jolla, CA 92037-5165 http://www.dinigroup.com Voice: (858) 454-3419 FAX: (858) 454-1728 Email: sales@dinigroup.com



Take the Titanium Solution

Xilinx Titanium Technical Service engineers coach clients through design issues.

by Vikram Pasham Design Engineer, Xilinx Design Services Xilinx, Inc. *vikram.pasham@xilinx.com*

Need to enhance your design productivity? Decrease your design costs? Accelerate time to market? With the complexities and possibilities of today's designs, it's easy to get sidetracked from your main goals.

Xilinx Titanium Technical Service provides on-site or off-site support for clients on a contract basis. Titanium application engineers are adept at ensuring that you start and finish your designs the right way. Our engineers provide design methodology coaching to make sure you take the most efficient approach. And our engineers' skill at tracing debug issues back to the design is one of our most powerful services. Here's an example from one of our clients.

Customer Challenges

During the development of a high-definition television (HDTV) video application, the engineering team of our client company (which prefers to remain anonymous for competitive reasons) had developed proprietary DSP algorithms for uniform video correction. These were implemented on a custom ASIC developed by a third party, which had several silicon bugs.

Fearing that the bugs would cost them the chance to be first to market with their technology, the engineers ported part of the ASIC's functionality to a Xilinx FPGA. Yet they still noticed that prototypes, when tested in the lab, had power-up and image distortion issues. Thus, they decided to bring in a dedicated Xilinx Titanium Technical Service application engineer. At the time, the customer's main challenges were:

- A densely packed design using 99% slices, 70% block RAMs, and multipliers in a Virtex[™]-II device. They wanted to add additional features into the FPGA, but did not have the budget to use a larger one.
- They couldn't meet timing in their Virtex-II –4 speed grade part and were using –5 speed grade. This increased their bill of materials.
- This design had to support six different pin configurations for different RGB connectors on different boards.
- The prototypes were behaving inconsistently on power-up and exhibiting image distortion.

The Titanium Solution

Over the course of one week, a Xilinx Titanium engineer gave the client's engineering team a crash course on FPGA design techniques and constraints. He suggested replacing the existing design's clocking structure with Virtex-II digital clock managers (DCMs) for multiple clock generations. After learning about the features of DCMs, the engineering team discovered they could use DCM status bits to determine if the digital video interface (DVI) clock was disconnected. Based on this discovery, the team designed a robust recovery mechanism. This solved the power-up and image distortion problems.

The existing design was already using all of the resources of the FPGA, yet there were further requirements to add functionality. The Titanium engineer identified portions of the design that weren't suited for FPGA architecture. He recommended other changes for optimal efficiency, while still preserving design functionality. Knowing that Virtex-II silicon can easily meet 60 MHz DVI clock rates, he suggested using tight packing options in map tools, and using the multipass place-and-route and floorplanning features in Xilinx ISE tools. This freed up enough resources for the engineers to add the additional features in the FPGA.

To meet timing in the Virtex-II –4 speed grade part for the six different pin configurations, the Titanium engineer placed timing constraints to cover all the clocks, cross clock domain paths, and multicycle paths. Together, they put together working prototypes in the lab supporting the six different pin configurations.

After these adjustments to the design, the company is now able to use a lowerspeed grade part, reducing their system cost. They are on schedule to meet their time-tomarket goals.

Conclusion

A Titanium Technical Service application engineer can work at Xilinx, on-site, or a mix of both. This flexibility allows the engineers to fully understand the needs and requirements of our clients, as well as leverage Xilinx factory resources to resolve problems and accelerate production.

For more information about Titanium Technical Services, please call 800-888-FPGA (3742) or visit *http://support. xilinx.com/support/services/titanium.htm.* **X**

Maximize Your Success with Spartan-3 Designs

Xilinx Global Services helps you get the most from your Spartan-3 designs.



by Bill Okubo Solutions Marketing Manager, Global Services Xilinx, Inc. *bill.okubo@xilinx.com*

Increasingly, FPGAs are being used as systems platforms because they are a more strategic purchase for customers who require a comprehensive solution that includes software, silicon, intellectual property (IP), and specialized services.

At the same time, FPGAs are expanding into new application areas such as digital signal processing (DSP), automotive, medical imaging, and video broadcast, where engineers new to FPGA technology need to learn quickly. Xilinx Global Services enables customers to reduce the learning curve and development costs associated with creating programmable system solutions using the SpartanTM-3 family.

Xilinx Global Services Portfolio

Xilinx 90 nm Spartan-3 Platform FPGAs are reshaping the semiconductor landscape, and "on-demand" application engineers, global support centers, and personalized online support are some examples of how Xilinx is expanding its services to meet this evolving market trend. For Spartan-3 designs, the portfolio of support and services to meet these advanced requirements includes Education Services, Support and Titanium Technical Service, Xilinx Design Services, and the Xilinx Productivity Advantage Program.

Education Services

On any given business day, as many as six Xilinx Education Services classes may be taking place simultaneously at any number of cities around the world. Xilinx Education Services has new locations that expand our presence to 50 locations in North America, Europe, and Asia Pacific. In addition to public classes at Xilinx training facilities and regional training centers, we also offer private classes that can be taught either at your location or a nearby facility.

For Spartan-3 and ASIC designers, Xilinx offers several new and free technical lecture modules to help get you up to speed quickly:

- Overview of the Spartan-3 Family Learn about the Spartan-3 architecture, its underlying technology and target markets, and software support features.
- ASIC User to FPGA Design Choose from three modules that include a technology comparison between FPGAs and ASICs, design flow differences, and how to optimize ASIC code for implementation in Xilinx FPGAs.

For an in-depth curriculum on design methodology for the Spartan-3 family, Education Services has recently updated several key courses, including:

- Fundamentals of FPGA Design
- Designing for Performance for the FPGA User
- Designing for Performance for the ASIC User
- Advanced FPGA Design.

To help reduce your overall development and education costs, FPGA Essentials is a new promotional package that delivers both the Fundamentals of FPGA Design and the Designing for Performance courses at a savings of \$200.

For course schedules or more information about Education Services for Spartan-3 FPGAs, visit *www.xilinx.com/education* and select the region where you would like to take a course.

Support and Titanium Technical Service

Support Tools and *MySupport.xilinx.com* Support for software and IP tools can dramatically improve the success of your design projects. *Support.xilinx.com* reduces downtime with 24/7 online support tools such as:

- Answer Browser Browse for information using the Answer Browser or use the powerful Advanced Search to pinpoint your exact search location by category and product name.
- Tech Tips Learn tips and techniques from the experts through access to a categorical listing of tools, reference materials, and other information.
- Forums A new Spartan-3 forum lets you solve design issues by collaborating online with other designers.
- Problem Solvers Find answers to your design questions in a logical manner with this interactive tool that can save you hours of work.

For personalized support on the Spartan-3 family, you can enroll in *MySupport.xilinx.com* to

receive automatic alerts on specific information you choose, such as updated information on data sheets, product change notices, and product discontinuation notices.

Visit *support.xilinx.com* to find out more about MySupport and the support tools available for Spartan-3 designs.

Titanium Technical Service

Titanium Technical Service provides a dedicated applications engineer who will supply expert advice on the best strategies to achieve timing closure and design fit in the shortest amount of time. The Titanium team of engineers has extensive knowledge of the new Spartan-3 architecture, 90 nm technology, and design techniques that will help you achieve your design goals for developing a low-cost FPGA. Titanium engineers are available on a contract basis and can work remotely or at your site. For more information about Titanium Technical Service, visit *support.xilinx.com/titanium/*.

Xilinx Design Services

Xilinx Design Services (XDS) combines skills and experience in system, logic, and embedded software designs to provide a unique development partner. Leveraging these skill sets will help you optimize your budget, schedule, and performance requirements for your project.



FPGA Design from Specification

XDS will develop designs from specification for projects such as ASIC conversions or driver development and integration. XDS has the expertise in optimizing Xilinx technology to provide the best solution, and excellent project management to ensure on-time and correct deliveries.

FPGA System Design

XDS has broad applications expertise – including an immense depth of experience with Xilinx embedded processing tools and products – for system architecture consulting, FPGA logic, and embedded software design projects.

Embedded Software Design

XDS also has tremendous experience with FPGA platform design, including processors and gates, MicroBlazeTM soft processors, and hardware/software co-design

techniques. Projects such as complex embedded software designs with real-time constraints, driver development, and integration with hardware are areas where XDS can help.

For more information about Xilinx Design Services, visit *www.xilinx.com/xds/*.

The XPA Program

To help you use Spartan-3 FPGAs to their maximum potential, we offer everything you need – software, education and sup-

port services, and IP cores – delivered in one comprehensive package called the Xilinx Productivity Advantage (XPA) Program. It allows you to get the tools and services you need, when you need them, without the worry of ordering each piece of the solution separately.

The XPA Program helps to reduce the overall cost of developing your designs by bundling Xilinx tools and services at the best value. Because the XPA Program is set up with a single purchase order, it cuts down on the paperwork required to equip each designer and saves valuable time. Our packaged solution ensures that your

engineering team will have everything they need to begin designing immediately. For more information about the XPA Program, visit *support.xilinx.com/xpal*.

Conclusion

Xilinx Global Services is committed to helping you succeed with Spartan-3 devices, the world's lowest cost FPGA family. Our complete portfolio of support and services provides you with ready access to the knowledge and expertise that you need. By taking advantage of Xilinx Global Services, you will learn faster and be able to get better performance from your Spartan-3 designs. For more information about Xilinx Global Services, visit support.xilinx.com, where you can learn about our support tools and MySupport, or select the "Education" or "Services" menus for more information on those topics. X

It's a Programmable World

Programmable World 2003 workshops offer detailed instruction in tools, technologies, and methodologies of system designs.

by David Vornholt AllianceEDA Program Manager Xilinx, Inc. david.vornholt@xilinx.com

Why spend your evenings and weekends wading through product datasheets and application notes? Time to knowledge is just as important as time to market.

In the international series of forums and workshops that make up Programmable World 2003, Xilinx and its partners have created dozens of free technical seminars designed to stir your imagination, accelerate your design cycle, and reduce the overall design cost.

An Ecosystem of Leaders

driving concept behind The Programmable World 2003 has been the recognition that we do not work in a vacuum. Recognizing this, Xilinx has partnered with such industry leaders as IBMTM, Agilent TechnologiesTM, CadenceTM Design Systems, Wind RiverTM Systems, and Mentor Graphics[®]. The synergy of Xilinx and our partners plays an inherent role in the success of your designs.

The definition and implementation of your design involves support from not just your IC supplier but also from your EDA, embedded tool, IP, and design service partners. This is our "ecosystem" of companies that want to support your Xilinx-based design.



Cost-Sensitive Designs

The accessibility and usability of cuttingedge technologies will be demonstrated at Programmable World.

For example, the Xilinx SpartanTM-3 family is based on IBM and UMC's advanced 90 nm, 8-layer metal process technology. Xilinx is using 90 nm technology to drive high-volume pricing down to under \$20 per unit by the end of 2004 for one-million-gate FPGAs. This represents a cost savings of up to 80 percent compared to competitive offerings.

Programmable World Forums

The Programmable World forums, which were held earlier this year, comprised high-level discussions and demonstra-



tions from Xilinx and the partners mentioned above. Other forum participants were BoeingTM, IntelTM, and Texas InstrumentsTM, among others.

Attendees included hardware engineers, ASIC designers, system engineers, system architects, executives, and researchers from more than 27 industries and government agencies, ranging from home networking to the military.

In the forums, panelists and presenters explored the end-use possibilities and real-world design challenges of using multi-gigabit I/Os, embedded processors, low-cost platforms, and DSP solutions:

- IBM discussed the design methods associated with the integration of new processor architectures in FPGA-based systems.
- Cadence Design Systems and Xilinx described the challenges – and solutions – when upgrading existing systems for higher bandwidth.
- Agilent Technologies addressed the growing difficulties of system verification and hardware/software debugging.
- Xilinx presented strategies for solving the connectivity challenges of integrating ASSPs, network processors, and memory devices.
- Xilinx described the use of processor cores to combine the strengths of both the processor and logic for optimum performance and cost.
- Xilinx examined technical trends in DSP and presented a case for new architectures and system-level design methodologies.
- Xilinx also demonstrated PCI ExpressTM, RocketPHYTM, MicroBlazeTM/Spartan-3, and DSP system products. Agilent, Cadence,





Celoxica, IBM, Mentor Graphics, Nallatech, Synplicity[®], and The MathWorks demonstrated their respective technologies.

In a panel discussion entitled "What's Required to Make High-Speed Serial Design a Reality," panelists from Agilent, Cadence, IBM, Intel, Mentor Graphics, Texas Instruments, and Xilinx confirmed the impending proliferation of serial technology and systems. The panelists also highlighted the technologies they're creating in anticipation of high-speed serial design demands.

User Applications

The Programmable World forums also included presentations on actual programmable system designs:

- Christopher Musial, a technical fellow at Boeing-SVS, gave a presentation entitled "Programmable Systems Transform the Design and Implementation of Adaptive Optics Systems." This case study illustrated the design processes and issues related to the implementation of a Xilinx Platform FPGA in a realtime adaptive optics control system. As Musial explained, the project had stringent constraints for cost, performance, power, and maintainability parameters challenging many designers today.
- "A Highly Scalable FPGA-Based Car Infotainment Platform Solution" was the topic of Dr. Karlheinz Weiss' presentation. Dr. Weiss, the director of electronic system development at Elektroniksystem und Logistik GmbH, described the planning, specification, and implementation phases of an automobile infotainment system using Virtex-II ProTM and Spartan FPGAs for the processing platform.

This design integrated audio, navigation, telephone, Internet services, telematics services, and video. For those of you who missed the forums component of Programmable World – as well as those who wish to relive the experience – many of the presentations are viewable through the video-on-demand feature at www.xilinx.com/pw2003.

Free "University Style" Workshops

Xilinx has also developed a second component to the Programmable World forums – a series of workshops from September to November 2003. After learning about the high-level concepts discussed at the forums, you now have the opportunity to drill down to the details of creating your particular design.

The workshops are organized into four major "tracks," each comprising six onehour sessions. You can attend any of the 24 sessions.

- **Track A:** Designing Flexible and High-Performance DSP Systems. When does it make sense to use DSP processors or platform FPGAs individually, and when does it make sense to combine the unique signal processing capabilities of both? Example scenarios help illustrate how to best answer these design dilemmas. Also, industryleading DSP solution providers including The MathWorks, Nallatech, Texas Instruments, and Xilinx explain how they can help designers outsmart Moore's law and dramatically reduce the development time and cost of high-performance DSP systems.
- Track B: Integrating High-Performance Embedded Processing Solutions. This track focuses on technologies of interest to embedded systems designers from companies such as AltiumTM, IBM, Wind River Systems, and Xilinx.
- Track C: Implementing Cost-Effective Connectivity Solutions. Seeking low-cost connectivity applications? Cadence, Intel, and Xilinx present examples of gigabit Ethernet applications; implementation of high-

speed parallel and multi-gigabit serial interfaces for chip-to-chip and backplane communications; and designing with serial technology.

■ Track D: Effective System Design for Programmable Systems. FPGAs provide a variety of flexible and powerful capabilities and have evolved into true system platforms. This track offers engineers new and innovative information from Agilent, Celoxica, Mentor Graphics, SynopsysTM, Synplicity, and Xilinx on how to extract the most performance from your system designs.

Locations and Dates

The schedule for Programmable World 2003 workshops this year is:

nonopo ini	, ou. 101
September 2003	
San Jose, CA:	September 3
Woodland Hills, CA:	September 4
San Diego, CA:	September 5
Stuttgart, Germany:	September 9
Munich, Germany:	September 10
Stockholm, Sweden:	September 11
Helsinki, Finland:	September 12
Madrid, Spain:	September 15
Paris, France:	September 16
Eindhoven, Netherlands:	September 17
Leuven, Belgium:	September 18
Boston, MA:	September 19
Ottawa, Canada:	September 22
Toronto, Canada:	September 24
Dallas, TX:	September 25
Chicago, IL:	September 26
October 2003	
Shanghai, China:	October 20
Hsinchu, Taiwan:	October 22
Seoul, Korea:	October 24
November 2003	
Tokyo, Japan:	November 14

Conclusion

The Programmable World 2003 series of tradeshows, forums, and workshops can solve your time-to-knowledge headaches by giving you access to critical information from industry leaders in international venues.

The topics are focused on providing costeffective solutions to meet your time-to-market and performance goals.

For more information or to register for workshops, visit *www.xilinx.com/pw2003/ workshop/.*

Like the forum presentations, the first Programmable World workshop in San Jose will be available in the last quarter of 2003 as a video-on-demand.

A Brand New Creation! Xilinx FPGA TIDSP Adding Flexibility



SMT365E DSP & FPGA Module - 64 bits 600MHz TMS320C6416 DSP - Xilinx Virtex II FPGA XC2V6000 - 256MB of SDRAM @100MHz and 8MB of FLASH - Six 400Mbytes/s Sundance High-speed Bus - Six ComPorts for InterDSP communications



SUNDANCE DIGITAL SIGNAL PROCESSING INC. Tel: (775) 827-3103 USA SUNDANCE MULTIPROCESSOR TECHNOLOGY LTD. Tel: +44 (0) 1494-793167 UK SUNDANCE ITALIA S.R.L. Tel: +39 0185 91055 ITALY Email: sales@sundance.com http://www.sundance.com



AT374 DSP & FPGA Module

- Two 225MHz TMS320C6713 Floating Point DSP
 Xilinx Virtex II FPGA XC2V2000-4
 256MB of SDRAM @100MHz and 8MB of FLASH

- Six ComPorts and two 400MB/s SHB ports



SMT398 FPGA Module

- SM1398 FPGA Module Virtex II range of FPGA devices Up to 8 million gates as a re-configurable resource 4MB of high speed ZBT SRAM, 2MB of high speed QDR-SRAM, External Clock & LVDS Interface Multiple FPGA/DSP support



- SMT406 FPGA PMC Module Virtex-II FPGA from V4000 to V8000 128MB of 133Mhz SDRAM, accessible from FPGA and PCI bus 16MB, 200MHz DDR SRAM or QDR SRAM
- 32MB, 250MHz DDR SDRAM and 16MB of Flash
- 64 bits, 66MHz PCI interface
 4 programmable clocks generating up to 500MHz

SUNDANCE

XILINX PARTNER YELLOW PAGES

Xilinx Alliance EDA Members and Products

Alatek

www.alatek.com Hardware acceleration (HES)

Altium

www.altium.com/products/nvisage.htm Complete PCB/FPGA design flow (nVisage) targeting SpartanTM Series FPGAs

Apache Design

www.apache-da.com/Products/nspice.htm HSPICE[®]-compatible simulator using actual S-parameter data (NSPICE) for Virtex-II ProTM MGT-based PCB design

Aplus

www.aplus.com

Architecture-specific synthesis and layout optimization for VirtexTM-II series FPGA (PALACETM)

Aptix

www.aptix.com ASIC emulation (Prototype Studio™)

Atrenta

www.atrenta.com RTL Linter technology for Virtex-II series FPGAs (SpyGlass[®])

Cadence Design Systems

www.cadence.com/feature/fpga_design.html Virtex-II Pro MGT support for high-speed PCB design (SPECCTRAQuest®); NCSim family for FPGA design simulation; SPW for DSP data path development on FPGAs

Celoxica

www.celoxica.com

C-level design creation, compilation, and verification for Virtex-II and Virtex-II Pro FPGAs

Endeavor

www.endeav.com Co-verification for Virtex-II Pro (CoSimple™)

EVE

www.eve-team.com RTL-level Simulator Accelerator (ZEBU)

Forte Design

www.forteds.com HLL compiler to RTL (Cynlib Tool Suite); timing specification and analysis tool (TimingDesigner)

Future Design Automation

www.future-da.com ANSI-C algorithms to RTL models (SystemCenter)

Hierarchical Design Inc. (HDI)

www.hierdesign.com Hierarchical floorplanning and analysis software for Virtex-II series FPGAs

Mentor Graphics

www.mentor.com

Virtex-II Pro MGT support for high-speed PCB design (HyperLynxTM, ICXTM, TauTM); complete FPGA design flow using the ModelSim[®] family of simulators and Leonardo-SpectrumTM/Precision[®] synthesis; Seamless[®] co-verification support for Virtex-II Pro

Novilit

www.novilit.com Design partitioning using ISE EDK (AnyWare) for Virtex-II series FPGAs

Product Acceleration Inc.

www.prodacc.com FPGA symbol generation (LiveComponentTM); automated pin assignment optimization; PCB layer count control (DesignF/X)

Simucad

www.simucad.com VerilogTM simulator for FPGAs (Silos)

Synopsys

www.synopsys.com Virtex-II Pro multigigabit transceiver support for high-speed PCB design (HSPICE®); FPGA Compiler IITM RTL synthesis for Virtex series FPGAs; VCSTM(MX)/SciroccoTM(MX) simulators; Formality® formal verification, LEDA® RTL linter, and PrimeTimeTM static timing analysis; high-level design using CoCentricTM System C Compiler and CoCentric System Studio

Synplicity

www.synplicity.com RTL synthesis (Synplify[®]), debugger technology (Identify[®]), and physical synthesis (Amplify[®]) for all Xilinx FPGAs

Translogic

www.translogiccorp.com FPGA symbol generation for fast PCB design iterations (FPGA ConnectorTM) for Virtex-II series FPGAs

Verplex

www.verplex.com Formal verification technology for Virtex-II series FPGAs (ConformalTM LEC)

Xilinx AllianceCORE Third-Party IP Providers and Products

Alcatel Internetworking, Inc.

www.ind.alcatel.com/emac/ Ethernet media access controller cores

Amphion Semiconductor Ltd.

www.amphion.com DSP, wireless communications, and multimedia cores

Barco-Silex

www.barco-silex.com DSP cores, with a specialization in image-audio applications

CAST, Inc.

www.cast-inc.com General-purpose IP for processors, peripherals, multimedia, networking, encryption, serial communications, and bus interfaces

Crossbow Technologies, Inc. *www.crossbowip.com* System Interconnect IP for on-chip and chip-to-chip multiprocessing

Deltatec S.A. *www.deltatec.be/* IP and services for digital imaging, DSP, multimedia, PCI, and datacom

Derivation Systems, Inc. *www.derivation.com* IP cores for high assurance hardware/software applications and embedded systems products; 32-bit Java processor core

Digital Communications Technologie *www.dctl.com* Embedded Java solutions

Digital Core Design www.dcd.pl/ Microprocessor, microcontroller, floating point, and serial communication controller cores

Dolphin Integration *www.dolphin.fr/* Bus interface, processor, peripheral, and DSP cores; EDA software Duma Video, Inc.

www.dumavideo.com Digital video, AES/EBU audio, MPEG and DCT cores; real-time MPEG-2 HD and SD compression

elnfochips Pvt. Ltd.

www.einfochips.com PCI, USB, 80186, multimedia, and wireless cores

Eureka Technology

www.eurekatech.com Silicon-proven IP for CPU interface, PCI, PCMCIA, memory control, and other peripheral functions for SoC designs

GDA Technologies, Inc.

www.gdatech.com Hypertransport, PCI, Ethernet, design services

GV & Associates, Inc.

www.gvassociates.com Boards and expertise in DSP, processor, software, analog, and RF design

Helion Technology Limited

www.heliontech.com Encryption and DSP algorithms; design services

iCoding Technology, Inc. www.icoding.com Turbo Code-related error correction products including system design

Intrinsyc, Inc.

www.intrinsyc.com Single board embedded computers (FPGA + external processor); peripheral IP

Loarant Corporation www.loarant.com Proprietary 16-bit RISC CPU; embedded system design

MEET Ltd. www.meet-electronics.com

IP cores dedicated to industrial servomotor control

Memec Core www.memecdesign.com/xilinx/ Peripheral, bus interfaces, encryption, and communications cores ModelWare, Inc.

www.modelware.com Datacom/telecom cores including ATM, HDLC, POS, IMA, UTOPIA, and bridges

NewLogic GmbH www.newlogic.com Cores for wireless applications including Bluetooth and 802.11

Paxonet Communications

www.paxonet.com Solutions for interworking metro networking technologies to SONET

Perigee, LLC

www.perigeellc.com DSP and image processing cores; embedded firmware, GUI, and application software development

Pinpoint Solutions, Inc. *www.asic-design.com* Standards-based telecom and datacom IP

QualCore Logic, Inc. www.virtualipgroup.com Cores for microcontrollers, telecommunications, datacom, PC peripherals, and bus interface standards

RealFast Operating Systems AB www.realfast.se/ Real-time systems and RTOS; operating system cores

Robert Bosch GmbH www.can.bosch.com Automotive, CAN

SOC Solutions, L.L.C. *www.socsolutions.com* Embedded μP and software; networking, wireless, audio, GPS, and handheld; peripheral cores

SysOnChip, Inc. www.sysonchip.co.kr/ IP and products for CDMA Cellular/PCS/WLL modem, FEC, and Bluetooth

Telecom Italia Lab S.p.A. www.idosoc.com/soc/viplibrary/ Cores for ATM, optical networking, and switched digital video broadcast equipment Tensilica, Inc.

www.tensilica.com Configurable processor cores and development tools

TurboConcept *www.turboconcept.com* Turbo Code forward error correction solutions

Wipro, Ltd. *www.wipro.com* IP building blocks for technologies like IEEE 1394, USB, Bluetooth and IEEE 802.11

Xylon d.o.o. *www.logicbricks.com* Human-machine interfaces and industrial communication controllers

Zuken, Inc. *www.zuken.co.jp/soc/* PCI2.2, 10/100 Ethernet, and Gigabit Ethernet cores

Millogic IP is Xilinx Provent



PCI-X, VME, 12C, Video, LZS, PS2 Design Services Prototyping Xilinx Xperts

Millogic, Ltd. 6 Clocktower Place Maynard, MA 01754 978.461.1560 info@millogic.com www.millogic.com

Reach over 70,000 programmable logic professionals worldwide. Advertise in the...



for more information Call: (800) 493-5551 xcelladsales@aol.com

Reference Design Partners

The Xilinx Reference Design Alliance Program builds partnerships with industryleading semiconductor manufacturers to develop reference designs for accelerating our customer's product and system time to market. The goal is to build a library of high-quality, multicomponent system-level reference designs in the areas of networking, communications, image and video processing, DSP, and emerging technologies and markets.

Agere Systems www.agere.com

AMCC www.amcc.com

Analog Devices www.analog.com

Bay MicroSystems www.baymicrosystems.com

BitBlitz Communications www.bitblitz.com

Br<mark>oadcom Corp.</mark> www.broadcom.com

Centillium www.centillium.com

Congnigine Corporation www.cognigine.com

Cypress Semiconductor www.cypress.com

IBM Microelectronics www.ibm.com/us/

IDT www.idt.com

Ignis Optics www.ignis-optics.com Infineon Technologies AG www.infineontechnologies.com

Intel Corporation developer.intel.com/design/network/

Intrinsity www.intrinsity.com/home.htm

Micron Technology www.micron.com

Motorola www.motorola.com

Octasic Semiconductor www.octasic.com

PMC-Sierra Inc. www.pmc-sierra.com/index.html

SiberCore Technologies www.sibercore.com

Teracross www.teracross.com/~web/

Texas Instruments www.ti.com

TransSwitch Coporation www.transwitch.com/index_flash.jsp

Velio Communications, Inc. www.velio.com

Vitesse www.vitesse.com

West Bay Semiconductor Inc. www.westbaysemi.com

ZettaCom www.zettacom.com

Xanoptix www.xanoptix.com

XPERTS Partners

3T BV

www.3T.nl/

Design services; measurement instruments; fail-safe controlling; medical equipment, communication, and computer peripherals

Accent S.r.l.

www.Accent.it/

Complex FPGAs; SoCs; PowerPCs; IP platforms; software, PCB, and IC foundry services, from concept to silicon

ADI Engineering

www.adiengineering.com Reference designs; custom designs; design services focused on Intel IXA and XScale

Advanced Electronic Designs, Inc.

www.aedbozeman.com

Design services and manufacturing support; hardware and software design for embedded systems

Advanced Principles Group, Inc.

www.advancedprinciples.com Design services and consulting; software algorithm acceleration and applicationspecific computing systems

Alpha Data

www.alpha-data.com PCI/PMC/CPCI FPGA boards; embedded applications using HDL or System Generator methodologies

AMIRIX Systems Inc.

www.amirix.com

Design services for electronic product realization; high-performance digital boards; programmable logic; embedded software

Andraka Consulting Group, Inc.

www.andraka.com

Exclusively FPGAs for DSP since 1994; applications include radar, sonar, digital communications, imaging, and video

Array Electronics

www.array-electronics.de/

SoC/FPGA/PCB designs in telecom, industrial, and DSPs; concepts; verification; prototypes; cores

Avnet Design Services

www.ads.avnet.com

Embedded processing FPGA design services; Virtex-II Pro; high-speed SERDES; IP core integration; timing closure; RLDRAM; RapidIOTM

Baranti Group Inc.

www.baranti.com Award-winning design/manufacturing firm; expertise in digital video, FPGAs

Barco Silex

www.barco-silex.com Total solutions consisting of IP, FPGA, and board design

Benchmark Electronics Inc.

www.bench.com EMS/JDM team; product design, support, introduction, and launch into volume production

Birger Engineering, Inc.

www.birger.com Development of algorithms, electronics, and systems for digital imaging

Bit<mark>Sim AB</mark>

www.bitsim.com Design services; DSP, video, 3G, and WLAN designs; high-speed prototyping boards

Bottom Line Technologies Inc.

www.bltinc.com

FPGA, product, and system design services; networking; data communications; telecommunications; video; PCI; signal processing; military; aerospace

CES Design Services @ Siemens Program and System Engineering

www.ces-designservices.com Platform-oriented SoC/FPGA/PCB and firmware design in telecom, industrial, and video processing; customized solutions; concept; verification; prototypes

CG-CoreEl Programmable Solutions P. Ltd. www.cg-coreel.com

Design services; telecom, networking, and processor IP and designs; turnkey FPGA; RTL design/validation

Chess iT/Embedded

www.chess.nl/ Embedded hardware and software design of products and services at the chip, board, and system level

Colorado Electronic Product Design, Inc.

www.cepdinc.com Designing embedded systems with FPGAs for DSP; interfaces for medical, consumer, aerospace, and military

Comit Systems, Inc.

www.comit.com High-end FPGA/SoC design services, including the integration of customerdeveloped and third-party IP

ControlNet India Pvt Ltd.

www.controlnetindia.com ASIC/SoC Analog/RF FPGA design services; IP development; domains: Ethernet, IEEE1394, USB, security, PCI, WLAN, Infiniband

Convergent Design LLC

www.convergent-design.com Audio/video design for professional/ consumer products

DATA Respons ASA

www.datarespons.com Professional design and development services for embedded hardware/software solutions; FPGA/digital hardware application specialists

Deltatec International Inc.

w<mark>ww.deltatec.b</mark>e/

Design services; digital imaging applications; broadcast video, image processing, and image synthesis

Digicom Answers Pty Ltd.

www.fpga.com.aul Design services: experience

Design services; experienced FPGA resources; design-on-demand; pre-design advice; reviews and problem solving

Digital Design Corporation (DDC)

www.digidescorp.com

Design services and products; image processing; video; communications; DSP; audio; automotive; controls; interfaces

Dillon Engineering, Inc.

www.dilloneng.com Design services; FPGA-based DSP algorithms; high-bandwidth, realtime digital signal and image processing applications

DRS Tactical Systems West Inc. (formally Catalina Research)

www.catalinaresearch.com Design services; FPGAs for DSP, including the manufacturer of Virtex reconfigurable computing boards

Eden Networks, Inc.

www.edennetworks.com Turnkey design services; telecom and networking designs (Ethernet, SONET, ATM, VoIP)

Edgewood Technologies, LLC

www.edgewoodtechnologies.com Design services; FPGAs for telecom, DSP, embedded processors

Enea Data AB

www.enea.se/

Telecommunication, data communication, DSP, RTOS, automotive, defense, highreliability, and consumer electronics design

Enterpoint Ltd.

www.enterpoint.co.uk/

Design services; development boards; video, telecommunications, military, and highspeed design

ESD Inc.

www.esdnet.com

Design services; FPGAs for embedded systems, software/hardware design, PCB layout

Evatronix S.A.

www.evatronix.pl/ Design services; FPGA design (Virtex, Virtex-E, Spartan-II); embedded systems; SoC and SoPC designs

Evermore Systems Inc.

www.evermoresystems.com

Design services; FPGA designs for communications, audio/video, wireless, and home networking

ExaLinx

www.exalinx.com

Design services; ASIC emulation for highspeed communications and wireless applications; reference designs

Fidus Systems Inc.

www.fidus.ca/

Design services; FPGAs; communications; video; DSP; interface conversions; ASIC verification; hardware; PCB layout; software; SI/EMC

First Principles Technology, Inc.

www.fptek.com

Design/assembly/test services; FPGA + PCB + DSP/processor + system; imaging; video; test; satellite telecom; control

Flexibilis Oy

www.flexibilis.com IP development; FPGA design services; Linux device drivers

Flextronics Design

www.flextronics.com/design/ Complete product design and development services for high-speed communications; reconfigurable computing; imaging; audio/video; military

GDA Technologies, Inc.

www.gdatech.com A leading services company focused on designing systems, SoC, ASIC, FPGA, and IP

HCL Technologies

www.hcltech.com

High-speed board, ASIC, and FPGA design and verification services in avionics, medical, networking/telecom, and consumer electronics

Helion Technology Limited

www.heliontech.com Design services and IP for FPGA with a focus on data security, wireless, and DSP

IDERS Inc.

www.iders.cal Contract electronic en

Contract electronic engineering and EMS resource, providing complete product cycles ranging from specifications to production

Image Technology Laboratory Corporation

www.gazogiken.co.jp/ Design services; FPGAs for image processing; design tools: EDK, System Generator, and Forge

INITEC AG

www.initec.ch/

Design services for system design; FPGA applications in telecommunication systems and medical electronics

Innovative Computer Technology

ictconn.com

Digital, analog, Xilinx FPGA, and software design solutions for customers in a wide variety of industries throughout the United States

iWave Systems Technologies Private Ltd.

www.iwavesystems.com

Embedded hardware and software design; board design; FPGA and ASIC development services

Liewenthal Electronics Ltd.

www.liewenthal.ee/ Embedded systems design services; development of software and hardware including Virtex and Spartan FPGAs

Logic Product Development

www.logicpd.com

Full-service product development, including industrial design, mechanical, electrical, and software engineering

M&M Consulting

hellman@mmcons.com Design services; imaging; video and audio designs; high-density ASIC emulation

Memec Design

www.memecdesign.com/xilinx

Focused on FPGA design for Xilinx technology, we have completed more than 1,300 designs worldwide

Memondo Graphics

www.memondo.com Implementation of digital signal processing, communications, and image processing solutions and algorithms over Xilinx FPGAs

Mikrokrets AS

www.mikrokrets.no/ FPGA development comprising telecommunication, network communications, and embedded systems; PCB development

Millogic Ltd.

www.millogic.com

Design services and synthesizable cores; expertise in PCI, video, imaging, DSP, compression, ASIC verification, and communications

Milstar Inc.

www.Milstar.co.il/

Design services and manufacturers (industrial and military specs); DSP; communication; video; audio; high-speed boards

Misarc srl - Agrate

www.misarc.com

Design services and manufacturers; telecommunications, SoC development, and test equipment boards using FPGA solutions

Multi Video Designs

www.mvd-fpga.com

Design services; DSP for video, telecommuications; SoC with Virtex-II/Pro and Spartan (PowerPC/MicroBlazeTM); Xilinx training

Multiple Access Communications Ltd.

www.macltd.com

Design services; products and consultancy; DSP for wireless communications

Nallatech

www.nallatech.com

Embedded reconfigurable computers for high-performance applications in DSP, imaging, and defense; Xilinx Diamond XPERTS

NetQuest Corporation

www.netquestcorp.com

Turnkey engineering design and production services in advanced high-speed embedded communications

North Pole Engineering Inc.

www.northpoleengineering.com Hardware and software design services for FPGA, ASIC, and embedded systems

Northwest Logic

www.nwlogic.com PCI, PCI-X, and SDRAM controller IP; high-end FPGA design services

NovTech Engineering

www.novtech.com Board-level and IP cores; turnkey design services; imaging; communication; PCI cores; encryption

NUVATION

www.nuvation.com

Design services; imaging and communications for defense/security, medical, consumer, and datacom/telecom markets

Plextek Ltd.

www.plextek.com

Design services; FPGA, DSP, radio, microwave, and microprocessor technologies for defense and communications

POLAR-Design

www.polar-design.del High-end FPGA design for telecom, networking, and DSP applications

Polybus Systems Corporation

www.polybus.com Test patterns; customizable in-system FPGA test patterns; design services; networking and communications

Presco, Inc.

www.prescoinc.com

Twenty-five years of experience in custom electronics design/manufacturing for highperformance image processing, data communications, inkjet

Productivity Engineering GmbH

www.pe-gmbh.com

Design services; PCI design; microprocessor cores; obsolete component replacements; ASIC prototyping

Programall Technologies Inc.

www.ProgramallTechnologies.com Design services; embedded systems targeting Virtex, Spartan, Virtex-II, and Virtex-II Pro FPGAs

R&D Consulting

972-9-7673074 FPGA development; video; imaging; graphics; DSP; communications

Rapid Prototypes, Inc.

www.FPGA.com

Design services; high-performance reconfigurable FPGA applications requiring maximum speed or density using physical design principles

RDLABS

www.rdlabs.com FPGA/ASIC design: wire

FPGA/ASIC design; wireless communications; 802.11b/a IP cores; Matlab, Sysgen, ModelSim; instruments HP1661A, HP8594E, HP54520A

RightHand Technologies, Inc.

www.righthandtech.com Design services; Virtex-II Pro FPGAs, boards, and software for video gaming, storage, medical, and wireless

Rising Edge Technology Inc.

www.risingedgetech.com Complete design solutions from the ground up; FPGA interface designs

Riverside Machines Ltd.

www.riverside-machines.com Design services and project management; DSP, wireless, network, and processor development; Verilog, VHDL, SystemC, Specman

Roke Manor Research

www.roke.co.uk/ Design services; IP, ATM, DSP, imaging, radar, and control solutions for FPGAs

Roman-Jones, Inc.

www.roman-jones.com Design services; FPGAs for embedded microprocessors; PCI; DSP; low-cost 8051 softcore

Sapphire Computers, Inc.

drudolf@voyager.net Engineering design consulting; high-speed digital and FPGA design

Siemens AG, Electronic Design House

www.eda-services.com Design services; system-on-chip; ASICs; FPGAs; IPs; DSPs; boards; EMC; embedded software; prototypes

Silicon & Software Systems Ltd. (S3)

www.s3group.com World-class electronics design company uniquely combining IC, FPGA, software, and hardware design expertise

Silicon Interfaces America Inc.

www.siliconinterfaces.com

Design services; develops IP in areas of networking, wireless, optical, datacom, interconnect, and microcontrollers

Silicon System Solutions P/L

www.silicon-systems.com Design services; FPGAs for very high-speed applications including communications and

Siscad S.p.A.

DSP applications

www.siscad.it/ Xilinx FPGA design services; IP development and integration

Smart Logic, Inc.

www.smart-logic.com Design services; FPGAs for rapid prototyping including imaging, compression, and real-time control

SoleNet, Inc.

www.solenet.net

FPGA, board, and system designs for wireless, telecommunications, consumer, and reference design applications

so-logic electronic consulting

www.so-logic.net Embedded systems (PowerPC, MicroBlaze); system-level design (Forge, System Generator, Handel-C); Xilinx training centers (Austria, Eastern Europe)

Styrex AB

www.styrex.se/

Design services for embedded systems; programmable logic, hardware development, and microprocessor programming

Synopsys Professional Services

www.synopsys.com

Design services to solve your design challenges in system-level design, RTL design, and physical design

Syntera AB

www.syntera.se/

Design services; FPGAs for radar, digital communications, telecom automotive, aerospace, and DSP

Tachyon Semiconductor

www.tachyonsemi.com Design services for portable computing, networking, and embedded systems

Tao of Digital, Inc.

www.taoofdigital.com High-speed, large-gate-count SoC designs using IP cores for maximum modularity and efficiency

Technolution B.V.

www.technolution.nl/ Innovative hardware and software solutions

Thales Airborne Systems

www.thalesgroup.com/airbornesystems Provider and integrator with high expertise in FPGA design for radars, DSP, and communications

TietoEngtor R&D Services AB

www.TietoEnator.com European design services for telecom, industrial IT, and automotive; Xilinx exclusive training provider in Scandinavia

V-Integration

www.V-Integration.com Providing first-pass success in complex FPGA designs; applications include imaging, communications, and interface design

Williams Consulting, Inc.

chipw@wciatl.com Embedded systems hardware and software; video; MPEG; control

Zaiq Technologies, Inc.

www.zaiqtech.com Design; partitioning and timing convergence; VIP; platform experts for embedded computer, networking, wireless, and instrumentation

How Would You Use 16 Million Gates?

Two Xilinx XC2V8000 FPGAs per Board

- Six 2Mx18-bit QDR SRAMs per FPGA Over 200 direct off-board digital I/O links
- ChipScope Pro headers
- 128Mbytes SDRAM per FPGA/DSP

Two TigerSHARC DSPs - Floating-Point DSP

- Inter-DSP and FPGA
- data links
- 4Mbytes FLASH per DSP/FPGA

CompactPCI

- 32/64-bit PCI Hotswap support

Software & Tools

- FFT, radar receiver, FIR, QR,
- Floating-point IP cores Loader & diagnostic utilities
- VHDL examples
- Low level data communications
- libraries - VxWorks drivers

Contact us for Information on: PMC, PCI, VME and Virtex-II Pro Solutions

For More Information Call

USA 607 257 8678 Europe/Asia +44 (0)1494 464432 +972 3 9518718 Israel



www.transtech-dsp.com/fpgas.htm sales@transtech-dsp.com

TS-CP1

Coming Soon to a location near you!



Learn how the latest Xilinx technology can help you design cost effective solutions faster.

Gain hands-on experience to speed your next development cycle.

What Are You Waiting For?

Register now for the event nearest you.

LOCATIONS

Albuquerque Atlanta Austin Baltimore Boston Calgary Chicago Cleveland Colorado Springs Connecticut Dallas Dayton Denver Detroit Pt. Lauderdale Houston

Huntsville Irvine Kansas City Los Angeles Minneapolis Montreal Orlando Ottawa Philadelphia Phoenix Portland Rochester Salt Lake City San Diego San Jose Seattle St. Louis Syracuse Tallahassee Toronto Vancouver



Call 888.488.4133 (x915) or register at www.insight.na.memec.com/x-fest2003



XILINX CPLD

http://www.xilinx.com/products/cpldsolutions

Product Selection Matrix

Product Term Clocks per Function Block		17	17	17	17	17	17		16	16	16	16	16	16		18	18	18	18		18	18	18	18
Global Clocks		m	m	m	m	m	c		4	4	4	4	4	4		m	m	m	m		m	m	m	ŝ
IQ Speed Grade		ę	-7	Ŀ-	-7	-10	-10		-10	-10	-10	-12	-12	-12		NA	NA	NA	NA		-10	-10	NA	NA
sbeed Grades (ffastein) (fastest to slowest)		9-	L-	L-	L-	-10	-10		-7 -10	-7 -10	-7 -10	-10 -12	-10 -12	-10 -12		<i>L</i> -	<i>L</i> -	L-	-7 -10		-7 -10	-7 -10	-7 -10	-7 -10
Commercial Speed Grades (fastest to slowest)		-3 -4 -6	-4 -5 -7	-4 -6 -7	-5 -6 -7	-6 -7 -10	-6 -7 -10		-5 -7 -10	-6 -7 -10	-6 -7 -10	-7 -10 -12	-7 -10 -12	-7 -10 -12		-5 -7	-5 -7	-5 -7	-6 -7 -10		-5 -7 -10	-5 -7 -10	-5 -7 -10	-6 -7 -10
(nin. Pin-to-pin Logic Delay (ns		m	4	4.5	2	9	9		2	9	9	7.5	7.5	7.5		5	5	5	9		2	5	5	9
I/O Banking		-	-	2	2	4	4									-	-	2	4					
O\l mumixeM		33	64	100	184	240	270		36	88	108	164	220	260		36	72	117	192		36	72	117	192
əldifeqmoD əgefloV fuqfuO		1.5/1.8/2.5/3.3	1.5/1.8/2.5/3.3	1.5/1.8/2.5/3.3	1.5/1.8/2.5/3.3	1.5/1.8/2.5/3.3	1.5/1.8/2.5/3.3		3.3	3.3	3.3	3.3	3.3	3.3		1.8/2.5/3.3	1.8/2.5/3.3	1.8/2.5/3.3	1.8/2.5/3.3		2.5/3.3	2.5/3.3	2.5/3.3	2.5/3.3
əlditeqmoD əgetloV tuqul		1.5/1.8/2.5/3.3	1.5/1.8/2.5/3.3	1.5/1.8/2.5/3.3	1.5/1.8/2.5/3.3	1.5/1.8/2.5/3.3	1.5/1.8/2.5/3.3	.3 Volt	3.3/5	3.3/5	3.3/5	3.3/5	3.3/5	3.3/5		2.5/3.3	2.5/3.3	2.5/3.3	2.5/3.3		2.5/3.3/5	2.5/3.3/5	2.5/3.3/5	2.5/3.3/5
Product terms per Macrocell	1.8 Volt	40	40	40	40	40	40	m	48	48	40	48	48	48	olt	06	90	06	06	eit.	90	06	06	06
Macrocells	y – 1.	32	64	128	256	384	512	Family	32	64	128	256	384	512	2.5 Volt	36	72	144	288	3.3 Volt	36	72	144	288
səten Gates	-II Famil	750	1500	3000	6000	0006	12000	XPLA3	750	1500	3000	6000	0006	12000	Family –	800	1600	3200	6400	amily –	800	1600	3200	6400
	CoolRunner-II Family –	XC2C32	XC2C64	XC2C128	XC2C256	XC2C384	XC2C512	CoolRunner	XCR3032XL	XCR3064XL	XCR3128XL	XCR3256XL	XCR3384XL	XCR3512XL	XC9500XV F	XC9536XV	XC9572XV	XC95144XV	XC95288XV	XC9500XL Family	XC9536XL	XC9572XL	XC95144XL	XC95288XL
				[miB.mmill							Color xrus						KCOSCHUKU	4					No.	

Package Options and User I/O

Clocking

Speed

I/O Features

		TX88256DX				168							117							192		192				192		
, ra		XC955144XL				-						81	117 1						117	-		-				-		
xcospox		XC65577XL		34				34	52			72 8	-					38	-									
	XC9500XL	1X9E562X		34				34	36									36										
								,	,																			
		VX882260X				168							117							192						192		
		VX441260X				Ē						81	117 1						117	-						Ē		
xcostioxu	XC9500XV	ΛΧζζές		34				34				72						38										.htm.
	XC95	XX9556 X		34				34										36										abook
																												linx.com/partinfo/databo
		хсвзязхг				180																		212			260	partin
	m	XCB3384XL				164 172 180							118*											212			220 260	x.com
Collinner	CoolRunner XPLA3	хсвз256хг				164							108 120 118*							164				164				nily M.Xilin
	ner	XCB3128XL								84			108						108									the far //wwv
3	olRur	XCB3064XL	6	36				36		68				(bi	48		(bi	40										iber of t: http
	ð	хсвзоз2хг	spacin	36				36						spaciı			spacir	36			ng)		acing)		(bi			is merr
			lead		acing)									m ball			m ball				spaci		ball sp	2	spacir		0	e for th data sl
		XC2C512	.27mm		ead sp.	173 173	cing)						∞	0.5 m			0.8 m				Im ball		0 mm	184 212 212	m ball		240 270	ackage evice
a.		XC2C384	rier (1.		imm le	173 17.	ad spa			0	:ing)		8 11	BGA (9	BGA (l.27 m		GA (1.	4 21	1.0 m		24	the d
CoolRunner-11	Ŧ	XCSCS26 XCSC158	ip carı		FP (0.5	17	nm lea			80 80	id spac		100 118 118	-scale		100 106	-scale				BGA ('		thin B	18	BGA (atible i t with
H	unne	XC2C64	stic ch	m	stic Q		P (0.5r	m		64 8	nm lea		Ę	d chip	45	Ę	d chip				ndard		pitch		e-line			compi
D L	CoolRunner-II	XCSC3S	nd pla.	33 33	nd pla		in TQFI	33 33		9	P (0.5n			re-bon	33 4		re-bon				nd star		d fine-		and Fin			not pin his do
	0	CESESX	ire-bol	_	rire-bo		ery thi	m			in QF) – wi	m		i) – wi				ire-bor		e-bon		vire-bo			le are ta in t
		ize	PLCC Packages (PC) – wire-bond plastic chip carrier (1.27mm lead spacing)	16.5 x 16.5 mm	PQFP Packages (PQ) – wire-bond plastic QFP (0.5mm lead spacing)	mm	VQFP Packages (VQ) – very thin TQFP (0.5mm lead spacing)	um O	mm C	mm	TQFP Packages (TQ) – thin QFP (0.5mm lead spacing)	mm t	mm	Chip Scale Packages (CP) – wire-bond chip-scale BGA (0.5 mm ball spacing)	E	Ę	Chip Scale Packages (CS) – wire-bond chip-scale BGA (0.8 mm ball spacing)	Ę	2 mm	mm 8	BGA Packages (BG) – wire-bond standard BGA (1.27 mm ball spacing)	d mm	FGA Packages (FT) – wire-bond fine-pitch thin BGA (1.0 mm ball spacing)	um /	FBGA Packages (FG) – wire-bond Fine-line BGA (1.0 mm ball spacing)	um 2	mm	IJAG pins and port enable are not pin compatible in this package for this member of the family Important: Verify all data in this document with the device data sheet at: http://www.xilinx.com/partinfo/databook.htm.
		Body Size	iges (P	16.5 x	ges (P	28 x 28 mm	ages (\	10 × 10 mm	10 x 10 mm	14 x 14 mm	iges (T	14 x 14 mm	20 x 20 mm	Packa	6 x 6 mm	8 x 8 mm	Packag	7 x 7 mm	12 x 12 mm	16 x 16 mm	ges (B	27 x 27 mm	jes (FT	17 x 17 mm	l) sage	17 × 17 mm	23 x 23 mm	and po
			Packa		Packa		Packa				Packa			Scale			Scale				Packa		Packag		A Packa			G pins
		Pins	PLCC	44	PQFP	208	VQFP	44	64	100	TQFP	100	144	Chip	56	132	Chip	48	144	280	BGA	256	FGA I	256	FBGA	256	324	* JTA ATL *

Important: Verify all data in this document with the device data sheets found at http://www.xilinx.com/partinfo/databook.htm

XILINX VIRTEX-II SERIES FPGAs

http://www.xilinx.com/products/platform/

Product Selection Matrix

Xcell Journal

	Virtex-II Series EasyPath Solution (see note 4)						7	7	7	7	2	2							
	PowerPC Processor Blocks		0	-	-	2	2	2	2	2	2	2		Т	T	I	I.	Т	
	zyorketlo" Transceiver Blocks		4	4	80	80	80	0** or 12	0** or 16	16 or 20	0** or 20	0**, 20 or 24		I	I	I	I	I	
	Configuration Memory (Bits)		1.31M	3.01M	4.49M	8.21M	11.36M	15.56M	19.02M	25.60M	33.65M	42.78M		0.4M	0.6M	1.7M	2.8M	4.1 M	
	3) System ACE							dSI											ď
	MOA9 dsel7 mrottsl9							dSI											ď
_	saberad Grades (slowest to fastest)		-5 -6	-2 -6	-5 -6	-5 -6	-5 -6	-2-6	-2-6	-5 -6	-5 -6	-2 -6		-4 -5	-4 -5	-4 -5	-4 -5	-4 -5	
Speed	Commercial Speed Grades (slowest to fastest)		-5 -6 -7	-5 -6 -7	-5 -6 -7	-5 -6 -7	-5 -6 -7	-5 -6 -7	-5 -6 -7	-5 -6 -7	-5 -6 -7	-5 -6 -7		-4 -5 -6	-4 -5 -6	-4 -5 -6	-4 -5 -6	-4 -5 -6	
	sb16bn632 O/I		LDT-25, LVDS-25, LVDSEXT-25,	BLVDS-25, ULVDS-25, LVPECL-25, IVCM0S25, IVCM0S18.	LVCMOS15, PCI33, LVTTL,	LVCM0533, PCI-X, PCI66, GTL, GTI+. H5TI 1 (1.5V.1.8V).	HSTL II (1.5V,1.8V),	HSTLIII (1.5V,1.8V), HSTLIV (1.5V,1.8V), SSTI2L	SSTL2II, SSTL18 I, SSTL18 II					LDT-25, LVPECL-33,	LVD5-33, LVD5-25, LVDSEXT-33, LVDSEXT-25,	BLVDS-25, ULVDS-25, IVTTL_IVCM0533	LVCMOS25, LVCMOS18,	LVCM0S15, PCI33, PCI66, PCI-X, GTL, GTL+, HSTL I,	TICTL IL LICTL III LICTL IV
ures	0\l mumixeM		204	348	396	564	644	804	852	966	1,164	1,200		88	120	200	264	432	
I/O Features	svinum Differential I/O Pairs		100	172	196	276	372	396	420	492	572	644		44	60	100	132	216	
0/	Digitally Controlled Impedance		YES	YES	YES	YES	YES	YES	YES	YES	YES	YES		YES	YES	YES	YES	YES	
ces	# DCM Blocks (see Note 3)		4	4	4	∞	∞	∞	∞	∞	12	12		4	4	∞	∞	∞	
Clock Resources	DCM Frequency (min/max)		24/420	24/420	24/420	24/420	24/420	24/420	24/420	24/420	24/420	24/420		24/420	24/420	24/420	24/420	24/420	
DSP	# 18x18 Dedicated Multipliers		12	28	44	88	136	192	232	328	444	556		4	∞	24	32	40	
urces	Total Block RAM (kbits)		216	504	792	1,584	2448	3,456	4,176	5,904	7,992	10,008		72	144	432	576	720	
Memory Resources	MAA kbits Block RAM		12	28	44	88	136	192	232	328	444	556		4	∞	24	32	40	
Memo	Max. Distributed RAM Bits (kbits)		44	94	154	290	428	909	738	1,034	1,378	1,738		∞	16	48	96	160	
	CLB Flip-Flops		2816	6,016	9,856	18,560	27,392	38,784	47,232	66,176	88,192	111,232		512	1,024	3,072	6,144	10,240	
	Logic Cells (see note 2)		3,168	6,768	11,088	20,880	30,816	43,632	53,136	74,448	99,216	125,136		576	1,152	3,456	6,912	11,520	
Irces	secils for security of the second sec		1,408	3,008	4,928	9,280	13,696	19,392	23,616	33,088	44,096	55,616		256	512	1,536	3,072	5,120	
CLB Resources	CLB Αττογ (Row x Col)	Virtex-II Pro Family – 1.5 Volt	16 x 22	40 x 22	40 x 34	56 x 46	80 x 46	88 x 58	88 x 70	104 x 82	120 x 94	136 x 106	1.5 Volt	8 x 8	16 x 8	24 x 16	32 x 24	40 x 32	
	(f əton əəs) sətsD mətsy2	Fami	*		*	*	*	*	*	*	*	*	nily –	40K	80K	250K	500K	M1	
		Virtex-II Pro	XC2VP2	XC2VP4	XC2VP7	XC2VP20	XC2VP30₃	XC2VP40³	XC2VP50 ³	XC2VP70 ³	XC2VP100 ³	XC2VP125 ³	Virtex-II Family – 1.5 Volt	XC2V40	XC2V80	XC2V250	XC2V500	XC2V1000	

* Logic cell counts are a more meaningful measurement of density for the Virtex-II Pro family since system gate count does not take into consideration the benefits of the immersed special blocks such as PowerPC processors and multi-gigabit transceivers
** RocketIO unavailable in this package.

2 2

2

29.1M

2

10.5M 15.7M 21.9M

-4 -5

-4 -5 -4 -5

1,104 1,108

552

12 12

24/420 24/420

2,592 3,024

144

67,584

168

1,456 1,056

93,184

104,832

112 x 104

8M

554

456

12

24/420

120 144 168

2,160

120

46,080

23,040 33,792 46,592

80 × 72

4M

(C2V4000³ (C2V60003 (C2V80003

96 x 88

6M

28,672

21,504

10,752 14,336

2M

ЗM

(C2V30003

48 x 40 56 x 48 64 x 56

1.5M Ĭ

> (C2V1500 (C2V2000

VIRTEX:II

L L I L

-4 -5 -6 -4 -5 -6 -4 -5 -6 -4 -5 -6 -4 -5 -6 -4 -5 -6 -4 -5 -6 -4 -5

32 40 48 56 96

576 720 864

32 40 48 56 96

6,912 11,520 17,280 24,192 32,256 51,840 76,032

Platform FPGAs

160 240 336 448 720

10,240 15,360

5,120 7,680

432 528

YES YES

∞ ∞

> -4 -5 -4 -5 -4 -5 -4 -5

5.7M 7.5M

dSI dSI

HSTL II, HSTL III, HSTL IV, SSTL2I, SSTL2II, SSTL3 I, SSTL3 II, AGP, AGP-2X

264

24/420 24/420

624

312

YES

∞ 12

1,008 1,728

720 912

360

YES YES YES YES

24/420

Notes: 1. System Gates include 20-30% of CLBs used as RAM

Logic cell = One 4-Input Lock Up Table (LUT) + Flip Flop + Carry Logic.
 DCM = Digital Clock Management
 Writex-II Series EasyPath solution available to provide a no risk, no effort cost reduction path for volume production

VIRTEX-II



XILINX VIRTEX-II SERIES FPGAs

http://www.xilinx.com/products/platform/

Package Options and User I/O

		XC2V8000	1296				1									824		1108					
		0009AZDX	1104 12													824 8		1104 11				684	
		XC2V4000	912 1													824 8		912 1				684 (
		XC2V3000	720					516				484				720						684	
		XC2V2000	624				408					456			624							624	
		ΧC2V1500	528				392					392			528								
		0001V2DX	432				328			172	324				432								
Ē		ΧC2V500	264							172	264												
	(1.5V)	ΧC2V250	200		92					172	200												
	Virtex-II (1.5V)	08V22X	120		92					120													
	Virt	XC2V40	88		88					88													
					1		1												-	-			
		XC2VP125	1200	ing)															1040 1040	1200			
		XC2VP100	1164	l spac		ing)			(gu											1164	(j		
		ΧC2VP70	966	m bal		l spac			spaci				acing)					964	966		pacin		
		ΧC2VP50	852	0.8 m		ım bal			n ball				all spi			692	812	852			ball s		
		XC2VP40	804	BGA (.27 m			1.0 mr			416	d mm			692	804				7 mm		
		XC2VP30	692	scale		GA (1) ADS			416	N (1.0		556	644					A (1.2		
Ę0	.5V)	ΧC2VP20	564	l chip-		dard B			oitch I			404	h BG/		556	564					ch BG		
Ĥ	oro (1	ΧϹͻϒϷϽ	396	-bond		stan			fine-I		248		e-pito	396	396						ie-pit		
PRO.	Virtex-II Pro (1.5V)	XC2VP4	348	- wire		-bond			bond	140	248		ip fin	348							hip fir		
	Virt	ΧϹͻͶϷͻ	204	(CS) -		- wire			· wire-	140	156		flip-ch	204							flip-cl		
			Body Size	Chip Scale Packages (CS) – wire-bond chip-scale BGA (0.8 mm ball spacing)	12 x 12 mm	BGA Packages (BG) – wire-bond standard BGA (1.27 mm ball spacing)	31 x 31 mm	35 x 35 mm	FGA Packages (FG) – wire-bond fine-pitch BGA (1.0 mm ball spacing)	17 x 17 mm	23 x 23 mm	27 x 27 mm	FFA Packages (FF) – flip-chip fine-pitch BGA (1.0 mm ball spacing)	27 x 27 mm	31 x 31 mm	35 x 35 mm	35 x 35 mm	40 x 40 mm	42.5 x 42.5 mm	42.5 x 42.5 mm	BFA Packages (BF) – flip-chip fine-pitch BGA (1.27 mm ball spacing)	40 x 40 mm	
			Pins	Chip Sd	144	BGA Pa	575	728	FGA Pa	256	456	676	FFA Pad	672	896	1152	1148*	1517	1704	1696*	BFA Pa	957	

24 0*

Note: The FF package is a Fine Pitch Flip BGA Chip (1.00mm ball spacing).

* RocketIO unavailable in this package.

20 *0

FF1704

F1696

16 20

16

16 *0

12

FF1152

F896

~ ~

œ

4

4

:G672

*0

~

~

ΧC2VP125

ΧC2VP100

ΧC2VP70

ΧC2VP50

XC2VP40

XC2VP30

ΧC2VP20

ΧC2VP7

XC2VP4

XC2VP2

Package

4 4

FG256

:G456

Virtex-II Pro Packages with Available

VIRTEX-II

RocketIO Transceiver Blocks

Notes: 1. Numbers indicated in the Package Options and User I/O matrices indicate the

maximum number of user I/Os for that package and device combination.

The number of VOs for RocketIO MGTs are not included in this table.
 Within the same family, all devices in a particular package are pin-out (footprint) compatible.
 Virtex-II packages FG456 and FG676 are also footprint compatible.
 Writex-II packages FR896 and FF152 are also footprint compatible.

Important: Verify all data in this document with the device data sheets found at http://www.xilinx.com/partinfo/databook.htm



XILINX SPARTAN-3 FPGAs

http://www.xilinx.com/spartan3

Product Selection Matrix

	(sii8) γιοmອM noitsrugitnoϽ		.4M	1.0M	1.7M
PROM	MOA9 dzelą mrottelą		XCF01S	XCF01S	XCF02S
	lindustrial Speed Grades (slowest to fastest)		4	4	4
Speed	Commercial Speed Grades (slowest to fastest)		4 -5	-4 -5	-4 -5
	sbisbinst? O/I		Single-ended	LVTTL, LVCM0S3.3/2.5/1.8/ 1.5/1.2, PCI 3.3V – 32/64-bit	33MHz, SSTL2 Class I & II,
es.	O\I mumixeM		124	173	264
/O Features	Number of Differential I/O Pairs		56	76	116
10/1	Digitally Controlled Impedance		YES	YES	YES
	thase Shift		YES	YES	YES
ces	Frequecny Synthesis		YES	YES	YES
CLK Resources	# DCW ²		2	4	4
CLK R	DCM Frequency (min/max)		25/326	25/326	25/326
DSP	Dedicated Multipliers		4	12	16
lrces	Block RAM (kbits)		72K	216K	288K
Aemory Resources	# Block RAM		4	12	16
Memo	ars. Distributed RAM Bits		12K	30K	56K
	CLB Flip-Flops		1,536	3,840	7,168
	Logic Cells (see note 2)		1,728	4,320	8,064
B Resources	Number of Slices		768	1,920	3,584
CLB Res	(βου x woß) γετιθ β	1.2 Volt	16 x 12	24 x 20	32 x 28
	(† 9100 992) s916D m912V2	mily –	50K	200K	400K
		Spartan-3 Family – 1.2 Volt	XC3S50	XC3S200	XC3S400



XC3540	XC3S10	XC3S15	XC3520
SPARTAN ² 3		P	Inca

				Note: 1. System Gates include 20-30% of CLBs used as RAMs 2. Logic cell is defined as a 4 input LUT + Flip Flop + Carry Logic	30% of (t input L	lude 20-3 ed as a 4	iates incl is define	ystem G ogic cell	te: 1. S	Not							0/1	User	pue	JS 6	Options and User I/O
13.3M	XCF16P	4	-4 -5	RSDS, LDT2.5	784	344	YES	YES	4 YES YES YES		25/326	104	1,872K	104	520K	66,560	74,480	33,280	5000K 104 x 80	5000K	XC3S5000
11.3M	XCF16P	4	-4 -5	Ultra LVDS2.5, LVDS_ext2.5,	712	312	YES	YES	4 YES	4	25/326	96	1,728K	96	432K	55,296	62,208	27,648	96 x 72	4000K	XC3S4000
7.7M	XCF08P	4	-4 -5	Differential	565	270	YES	YES	4 YES	4	25/326	40	720K	40	320K	40,960	46,080	20,480	80 x 64	2000K	XC3S2000
5.2M	XCF08P	4	-4 -5	GTL, GTL+	487	221	YES	YES	4 YES	4	25/326	32	5 76K	32	208K	26,624	29,952	13,312	64 x 52	1500K	XC3S1500
3.2M	XCF04S	4	-4 -5	III, HSTL1.8 Class I, II & III,	391	175	YES	YES	4 YES	4	25/326	24	432K	24	120K	15,360	17,280	7,680	48 x 40	1 000K	XC351000
1.7M	XCF02S	4	-4 -5	33MHz, SSTL2 Class I & II,	264	116	YES	YES	4 YES	4	25/326	16	288K	16	56K	7,168	8,064	3,584	32 x 28	400K	XC3S400
1.0M	XCF01S	4	-4 -5	LVTTL, LVCM053.3/2.5/1.8/ 1.5/1.2, PCI 3.3V – 32/64-bit	173	76	YES	YES	4 YES	4	25/326	12	216K	12	30K	3,840	4,320	1,920	24 × 20	200K	XC3S200
.4M	-4 -5 -4 XCF01S	4	4 -5	Single-ended	124		YES	YES	YES	2	25/326 2 YES YES 765	4	72K 4	4	12K 4	1,536	1,728	768	16 x 12	50K	XC3S50

Package Options and User I/O

		Spar	Spartan-3	~						
			05SEDX	00ZSEDX	XC32400	0001SEDX	0051SEDX	000ZSEDX	XC384000	0005SEDX
Pins	Body Size	s,0/I	124	173	264	391	487	565	712	784
VQFP Pac	VQFP Packages (VQ) – very thin TQFP (0.5 mm lead spacing)	thin TC	EP (0.	2 mm	lead 9	pacin	g)			
100	14 x 14 mm		63	63						
TQFP Pack	TQFP Packages (TQ) - thin QFP (0.5 mm lead spacing)	QFP (0.!	mm	ead s	pacing	(
144	20 x 20 mm		97	97	97					
PQFP Pack	PQFP Packages (PQ) – wire-bond plastic QFP (0.5 mm lead spacing)	d puoq-	lastic	QFP (I	0.5 mr	n leac	l spaci	(bu		
208	28 x 28 mm		124	124 141 141	141					
FGA Pack	FGA Packages (FT) – wire-bond thin BGA (1.0 mm ball spacing)	ond thi	n BGA	(1.0.	mm ba	ull spa	cing)			
256	17 x 17 mm			173	173 173 173	173				
FGA Pack	FGA Packages (FG) – wire-bond fine-pitch BGA (1.0 mm ball spacing)	ond fir	le-pitc	h BG∕	V (1.0	d mm	all spa	icing)		
456	23 x 23 mm				264	333	333			
676	27 x 27 mm					391	487	489		
006	31 x 31 mm							565	633	633
1156	35 x 35 mm								712	784
Note: Nun	Note: Numbers indicated in the Package Options and User I/O matrix indicate the	he Parks	nn On	tions a	nd Use	r 1/0 -	matrix	indicat	a the	

Note: Numbers indicated in the Package Options and User I/O matrix indicate maximum number of user I/Os for that package and device combination.

Important: Verify all data in this document with the device data sheets found at http://www.xilinx.com/partinfo/databook.htm



XILINX SPARTAN FPGAs

http://www.xilinx.com/devices/

Product Selection Matrix

Package Options and User I/O

	Spartan-XL (3.3V)	XC240XT XC230XT XC230XT XC250XT XC210XT XC202XT XC202XT	284 77 112 160 192 224		61 61		140 160 169 169	192 192		77 77 77 77		112 113 113		112 113	192 224					2			192 205	kkage and device combination		3		
Industrial Industr	Spartan-II (2.5V)	XC52120 XC52100 XC5220 XC5230	132 176 196 260				140 140 140					92 92							176	260				maximum number of user I/O for that pa				
Industrial Industr	Spartan-IIE (1.8V)	XC52400E XC52300E XC52500E XC52120E XC52100E	1/0's 182 202 265 289 329 410	ackages (PC) - wire-bond plastic chip carrier (1.27mm lead spacing)	29.3 x 29.3 mm	ackages (PQ) – wire-bond plastic QFP (0.5mm lead spacing)	146 146 146 146	32 x 32 mm	ackages (VQ) – very thin TQFP (0.5mm lead spacing)	14 x 14 mm	ackages (TQ) – thin QFP (0.5mm lead spacing)	102	cale Packages – wire-bond chip-scale BGA (0.8 mm ball spacing)	12 × 12 mm	16 x 16 mm	ickages (FT) – wire-bond fine-pitch thin BGA (1.0 mm ball spacing)	182 182 182 182 182	ickages (FG) – wire-bond fine-pitch BGA (1.0 mm ball spacing)	17 × 17 mm	202 265 289 329 329	410	ackages (BG) – wire-bond standard BGA (1.0 mm ball spacing)	27 × 27 mm	Numbers indicated in the Package Options and User I/O matrix indicate the	Automotive products are highlighted: 400 to ±1250 junction temperature f			
Ide Reconces 1) Ide Reconces 2) Ide Reconce 2) Ide Reconces 2) Ide Reconces 2) Ide Reconces 2) Ide Reconce 2)<		y (Bits)	_					240								FGA F							256		M60.0	0.18M	0.25M	
Interviewer of site of the sectore of the sect			MOA																									
Interview Interview <th co<="" td=""><td></td><td></td><td>(15</td><td></td><td></td><td></td><td></td><td></td><td>9</td><td>9</td><td>9</td><td>9</td><td>9-</td><td>9-</td><td>9-</td><td></td><td>ŝ</td><td>-5</td><td>÷</td><td>÷</td><td>-5</td><td>ċ</td><td></td><td>-4</td><td>-4</td><td>-4</td><td>-4</td></th>	<td></td> <td></td> <td>(15</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>9</td> <td>9</td> <td>9</td> <td>9</td> <td>9-</td> <td>9-</td> <td>9-</td> <td></td> <td>ŝ</td> <td>-5</td> <td>÷</td> <td>÷</td> <td>-5</td> <td>ċ</td> <td></td> <td>-4</td> <td>-4</td> <td>-4</td> <td>-4</td>			(15						9	9	9	9	9-	9-	9-		ŝ	-5	÷	÷	-5	ċ		-4	-4	-4	-4
Independent of the sources																												

Note: 1. System Gates include 20-30% of CLBs used as RAM 2. Logic cell = (1) 4 Input (LUT) and a register

0.33M

-4-5 -4 -4

NA NA NA NA NA 224

24.5K NA NA

1,568

1,862

784

28 x 28

40K

XCS40XL

SPARTAN-X

PARTAN-

SPARTAN-

Important: Verify all data in this document with the device data sheets found at http://www.xilinx.com/partinfo/databook.htm

89



XILINX DEFENSE AND AEROSPACE

http://www.xilinx.com

QPRO

Si

səɓeyəed	PG84, CB100	PG84	PG84, PG132, CB100	PG132	PG175, CB164	PG156, CB164	PG191, CB196	PG223, CB228	PG156, CB164	HQ208, PG191, CB196	HQ240, PG223, CB228	PG299, CB228	HQ240, BG352, PG299, CB228	PQ240, BG256, PG223, CB228	HQ240, BG352, PG411, CB228	HQ240, BG432, PG475, CB228	HQ240, BG432, CB228	PQ240, BG256, CB228	PQ240, BG352, BG432, CB228	HQ240, BG432, CB228	BG560, CG560	BG432, CB228	BG560, CG560	BG560, FG1156	FG456, BG575	BG728, CG717	FC1144
20\I x6M	64	80	96	120	144	112	160	192	112	160	192	256	256	192	288	384	448	180	316	512	512	512	660	804	432	720	1104
sqol7-qil7	256	360	480	688	928	616	1120	1536	616	1120	1536	2560	2560	1536	3168	5376	7185	2400	6144	13824	24576	13824	24576	38400	10240	28672	67584
סרדי	ı.	I.	I.	ī.	i.	ı.	ı.	ı.	ı.	ı.	I.	I.	T	T	T	T	T	4	4	4	4	80	80	80	8	12	12
NULTs	I.	ī	ī	ī	i.	ı.	I.	I.	I	I	I	ī	I	I	I	I	ī	I	I	ī	I.	I	I	1	40	96	144
CFG Bits	14779	22176	30784	46064	64160	151960	283424	393632	95008	178144	247968	422176	668184	393632	832528	1433864	1924992	781248	1751840	3608000	6127776	3961632	6587520	10159648	4082592	10494368	21849504
2ndMAA	I	I	ī	ī	ī	6272	12800	18438	6272	12800	18438	32768	32768	18K	42K	74K	100K	40K	64K	96K	128K	288K	384K	640K	720	1728	2592
sllə S zi pol	256	360	480	688	928	466	950	1368	466	950	1368	2432	2432	1368	3078	5472	7448	2700	6912	15552	27648	15552	27648	43200	11520	32256	76032
əten Gate	1500	2 0 0 0	3000	4500	6000	9K	2.0K	30K	9K	2.0K	30K	45K	18K-50K	10-30K	22-65K	40-130K	55-180K	108904	322970	661111	1124022	986K	1569K	2542K	1 000K	3000K	6000K
egetloV	5	2	2	S	ŝ	5	5	5	5	5	5	5	5	3.3	3.3	3.3	3.3	2.5	2.5	2.5	2.5	1.8	1.8	1.8	1.5	1.5	1.5
aws	5962-89948	None	5962-89713	None	5962-89823	5962-92252	5962-92305	5962-94730	5962-97522	5962-97523	5962-97524	5962-97525	5962-98509	5962-98513	5962-98510	5962-98511	None	None	5962-99572	5962-99573	5962-99574	None	None	None	TBD	TBD	TBD
Device	XC3020*	XC3030*	XC3042*	XC3064*	XC3090*	XC4005*	XC4010*	XC4013*	XQ4005E	XQ4010E	XQ4013E	XQ4025E	XQ4028EX	XQ4013XL	XQ4036XL	XQ4062XL	XQ4085XL	XQV100	XQV300	XQV600	XQV1000	XQV600E	XQV1000E	XQV2000E	XQ2V1000	XQ2V3000	XQ2V6000

* Not for new designs

QPRO Radiation Tolerant


Total Ionizing Dose (TID) in KRADs	60	60	60	100	100	100	200	200	200	
Packages	CB228	CB228	CB228	CB228	CB228	CG560	BG575	CG717	FC1144	
20/I x6M	192	288	384	316	512	512	432	720	1104	
sqol7-qil7	1536	3168	5376	6144	13824	24576	10240	28672	67584	
٥٦٦٥	Т	Т	Т	4	4	4	∞	12	12	
NULTs	i.	i.	Т	Т	i.	i.	40	96	144	
CFG Bits	393632	832528	1433864	1751840	3608000	6127776	4082592	10494368	21849504	
sudМАЯ	18K	42K	74K	64K	96K	128K	720	1728	2592	
zllə C zi pod	1368	3078	5472	6912	15552	27648	11520	32256	76032	
səten Gates	10-30K	22-65K	40-130K	32 2970	661111	1124022	1000K	3000K	60 OOK	
epstloV	3.3	3.3	3.3	2.5	2.5	2.5	1.5	1.5	1.5	
Device	XQR4013XL	XQR4036XL	XQR4062XL	XQVR300	XQVR600	XQVR1 000	XQR2V1000	XQR2 V3000	XQR2 V6000	

QPRO Configuration PROMs

pnizinol lstoT Dose (TIT) in KRADs	Т	Т	I	I	I	I	60	40	TBD	
гэрбайск	DD8	DD8	DD8	DD8	S020, CC44	VQ44, CC44	S020, CC44	VQ44, CC44	VQ44, CC44	
sO\I x6M	Т	1	Т	Т	Т	Т	Т	Т	1	
sqol7-qil7	Т.	Т.	Т	Т	Т	Т	Т	Т	i.	
DLLs	Т	1	Т	Т	Т	Т	Т	Т	Т	
NULTs	Т	Т	Т	Т	Т	Т	Т	Т	Т	
CFG Bits	32768	65536	131072	262144	1048576	16777216	1048576	4194304	16777216	
zudMAЯ	Т	Т	Т	Т	Т	Т	Т	Т	Т	
2 Logic Cells	1	1	1	1	1	1	Т	Т	1	
səten Gates	Т	1	Т	Т	Т	Т	Т	Т	Т	
epstloV	ŝ	5	5	5	5	3.3	3.3	3.3	3.3	
aws	None	5962-94717	None	5962-95617	5962-99514	TBD	1	1	1	
Device	XC1736D	XC1765D	XC17128D	XC17256D	XQ1701L	XQ17V16	XQR1701L	XQR18V04	XQR17V16**	

**Under development

Device Nomenclatures XC = Qualified Prior to QML Certification





XILINX CONFIGURATION STORAGE SOLUTIONS

http://www.xilinx.com/configsolns

l/O ltage

Product Selection and Package Option Matrix

	uoj			ə				noitu							abi	- Ioy
Platform Flash	tulo2 MO	070	48	ectioV are	(v) (v)	(٨) 003	AD97	אסטי	PD8	80 V	0205	PC20	PC44	VQ44	stloV 910J	VE.E
	ЯЧ	0٨	SH	٥)	٥٨	٥٨	OTP Confic	OTP Configuration PROMs for Spartan-XL	for	parta	-×-					
PlatformFlash PROMs							XCS05XL	XC17S05XL	~	~					3.3V	≻
XC3550	XCF015	≻		3.3	1.8 - 3.3	1.8 - 3.3	XCS10XL	XC17510XL	≻	≻					3.3V	≻
XC35200	XCF01S	~		3.3	1.8 - 3.3	1.8 - 3.3	XCS20XL	XC17S20XL	≻	≻					3.3V	≻
XC3 5400	XCF02S	≻		3.3	1.8 - 3.3	1.8 - 3.3	XCS30XL	XC17530XL	≻	≻					3.3V	≻
XC351000	XCF04S	≻		3.3	1.8 - 3.3	1.8 - 3.3	XCS40XL	XC17S40XL	≻		≻				3.3V	≻
XC3S1500	XCF08P		≻	1.8	1.5 - 3.3	1.5 - 3.3							1		1	
XC3S2000	XCF08P		~	1.8	1.5 - 3.3	1.5 - 3.3		uoii							əl	
XC3S4000	XCF16P		≻	1.8	1.5 - 3.3	1.5 - 3.3		inlos							getlo	10/
XC3S5000	XCF16P		~	1.8	1.5 - 3.3	1.5 - 3.3	∀Ða	MOR	80	80	020	070	744	644	V 910	٨S
XC2S50E	XCF01S	≻		3.3	1.8 - 3.3	1.8 - 3.3	н	łd	Ы	^	os	D9	Dd	^	22	·z
XC25100E	XCF01S	≻		3.3	1.8 - 3.3	1.8 - 3.3	OTP Config	OTP Configuration PROMs for Spartan-II/II	for S	parta	-II/IIE					
XC25150E	XCF02S	≻		3.3	1.8 - 3.3	1.8 - 3.3	XC2S50E	XC17550A	≻	≻	≻				3.3V	≻
XC25200E	XCF02S	≻		3.3	1.8 - 3.3	1.8 - 3.3	XC2S100E	XC175100A	≻	≻	≻				3.3V	≻
XC25300E	XCF02S	≻		3.3	1.8 - 3.3	1.8 - 3.3	XC2S150E	XC175200A	~	≻					3.3V	≻
XC2 5400E	XCF04S	≻		3.3	1.8 - 3.3	1.8 - 3.3	XC2S200E	XC175200A	≻	≻					3.3V	≻
XC2 5600E	XCF04S	≻		3.3	1.8 - 3.3	1.8 - 3.3	XC25300E	XC175300A						~	3.3V	≻
XC2VP2	XCF02S	≻		3.3	1.8 - 3.3	1.8 - 3.3	XC2S15	XC17515A	> :	~ :	~ :				3.3V	~ :
XC2VP4	XCF04S	≻		3.3	1.8 - 3.3	1.8 - 3.3	XC2530	XC17530A	- :	- :	- :				3.3V	- :
XC2VP7	XCF08P		≻	1.8	1.5 - 3.3	1.5 - 3.3	XC2550	XC17550A	-	-	-				3.3V	- :
XC2VP20	XCF16P		≻	1.8	1.5 - 3.3	1.5 - 3.3	XC25100	XC175100A	~	~	~				3.3V	~
XC2VP30	XCF16P		~	1.8	1.5 - 3.3	1.5 - 3.3	XC25150	XC175150A	~	~	~				3.3V	~
XC2VP40	XCF16P		· >-	1.8	1.5 - 3.3	1.5 - 3.3	XC2S200	XC175200A	~	≻				~	3.3V	≻
XC2VP50	XCF32P		~	1.8	1.5 - 3.3	1.5 - 3.3	Notes									
XC2VP70	XCF32P		~	1.8	1.5 - 3.3	1.5 - 3.3	 All Platform marked "C 	 All Plattorm Flash and PROM devices are temperature marked "C" indicating they operate from -40C to +85 	evices a erate fro	re temp om -40C	to +85	ن				
XC2VP100*	XCF32P +	≻ >	> >	1.8	1.5 - 3.3	1.8 - 3.3	 Platform Fli PROM infol 	Platform Flash should be quoted for all new designs. PROM information provided as legacy cross-reference only.	d for al legacy	new de cross-re	signs. ference	only.				
XC2VP125*	XCF32P +	-	- >	1.8 1.8	1.5 - 3.3	1.8 - 3.3										
XC2VA0	XCF015	>		5 5	18-33	0.0 - 0.1										
XC2V80	XCF01S	· >-		3.3	1.8 - 3.3	1.8 - 3.3										
XC2V250	XCF02S	~		3.3	1.8 - 3.3	1.8 - 3.3										
XC2V500	XCF04S	≻		3.3	1.8 - 3.3	1.5 - 3.3										
XC2V1000	XCF04S	≻		3.3	1.8 - 3.3	1.5 - 3.3										
XC2V1500	XCF08P		~	1.8	1.5 - 3.3	1.5 - 3.3										
XC2V2000	XCF08P		~	1.8	1.5 - 3.3	1.5 - 3.3										
XC2V3000	XCF16P		~	1.8	1.5 - 3.3	1.5 - 3.3										
XC2V4000	XCF16P		~	1.8	1.5 - 3.3	1.5 - 3.3										
XC2V6000	XCF32P		~	1.8	1.5 - 3.3	1.5 - 3.3										
XC2V8000	XCF32P		~	1.8	1.5 - 3.3	1.5 - 3.3										
*A single XCF32P can be used when compression is enabled. The compression ratio is bitstream dependent. A typical application will achieve 50% more bits.	ł when comp :al applicatio	ression 1 will a	is enal chieve	oled. The corr 50% more bi	pression ratio is ts.											

* * * * * * * * * * *

System ACA	SystemACE CF Up to 8 Gbit	SystemACE MPM 16 Mbit 32 Mbit 64 Mbit	SystemACE SC 16 Mbit 32 Mbit 64 Mbit	Note: Err multinle EPGA Confinirzation and for decine utilizion exetem lovel featuree use System ACE
Number of Components	2	-	m	tion and f
Min Board Space	25 cm ²	12.25 cm²	Custom	for decions util
Compression	No	Yes	Yes	izina s
9boM .Qifig. Mode	JTAG	SelectMAP (up to 4 FPGA) Slave-Serial (up to 8 FPGA chains)	SelectMAP (up to 4 FPGA) Slave-Serial (up to 8 FPGA chains)	istem level featur
sngizə G əlqi tluM	Unlimited	Up to 8	Up to 8	res. use Svsti
Software Storage	Yes	N	N	emACE.
gldsvom98	Yes	2	2	
гуооң ли	Yes	Yes	Yes	
bəəq2 .giîno2 xsM	30 Mbit/sec	152 Mbit/sec	152 Mbit/sec	
sibəM əlitsloV-noV	CompactFlash	AMD Flash Memory	AMD Flash Memory	

 \succ \succ \succ \succ

I/O İtage

PROM Pack

	PKO NO	и Рас	<u> rkuivi rackage labie</u>	lable								
										əbet	Volt	I/O Voltage
PROM	Vensity	PD8	80 V	0205	PC20	PC44	44QV	0ZOV	*8423	Core Vol	V2.5V	٨٤.٤
In-System Programming (ISP) Configuration PROMs	amming	g (ISP) Con	figura	tion F	ROM						
XC18V256	256Kb			~	≻		≻			3.3V	≻	≻
XC18V512	512Kb			≻	≻		≻			3.3V	≻	≻
XC18V01	1Mb			≻	≻		≻			3.3V	≻	≻
XC18V02	2Mb					≻	≻			3.3V	≻	≻
XC18V04	4Mb					≻	≻			3.3V	≻	≻
One-Time Programmable (OTP) Configuration PROMs	ammab	le (0]	IP) Co	nfigu	ration	PRO1	۸s					
XC17V01	1.6Mb		≻	≻	≻					3.3V	≻	≻
XC17V02	2Mb				~	≻	≻			3.3V	≻	≻
XC17V04	4Mb				~	≻	≻			3.3V	≻	≻
XC17V08	8Mb					≻	≻			3.3V	≻	≻
XC17V16	16Mb					≻	≻			3.3V	≻	≻
Platform Flash												
XCF01S								~		3.3V		
XCF02S								~		3.3V		
XCF04S								~		3.3V		
XCF08P									≻	3.3V		
XCF016P									≻	3.3V		
XCF032P									≻	3.3V		

Important: Verify all data in this document with the device data sheets found at http://www.xilinx.com/partinfo/databook.htm

	Feature	ISE WebPACK	ISE BaseX	ISE Foundation	ISE Alliance
Devices	Virtex Series	Virtex-E: V50E -V300E Virtex-II: 2V40 - 2V250 Virtex-II Pro: 2VP2	Virtex: V50 - V600 Virtex-E: V50E - V600E Virtex-II: 2V40 - 2V500 Virtex-II Pro: 2VP2, 2VP4, 2VP7	ALL	ALL
	Spartan™ Series	SpartanII/IIE: ALL (except XC2S400E and XC2S600E) Spartan-3: 3S50, 3S200, 3S400	Spartan-II/IIE: ALL Spartan-3: 3550, 35200, 35400	Spartan-II/IIE: ALL Spartan-3: ALL	Spartan-II/IIE: ALL Spartan-3: ALL
	CoolRunner™ XPLA3 CoolRunner-II	ALL	ALL	ALL	ALL
	XC9500 [™] Series	ALL	ALL	ALL	ALL
Services	Educational Services	Yes	Yes	Yes	Yes
	Design Services	Sold as an Option	Sold as an Option	Sold as an Option	Sold as an Option
	Support Services	Web Only	Yes	Yes	Yes
Design Entry	Schematic Editor	Yes	Yes	MS Windows Only	MS Windows Only
	HDL Editor	Yes	Yes	Yes	Yes
	State Diagram Editor	Yes	Yes	MS Windows	MS Windows
	CORE Generator System	No	Yes	Yes	Yes
	PACE (Pinout and Area Constraint Editor)	Yes	Yes	Yes	Yes
	Architecture Wizards DCM - Digital Clock Management MGT - Multi-Gigabit Transcievers	Yes	Yes	Yes	Yes
	3rd Party RTL Checker Support	Yes	Yes	Yes	Yes
	Xilinx System Generator for DSP	No	Sold as an Option	Sold as an Option	Sold as an Option
Embedded System Design	GNU Embedded Tools GCC - GNU Compiler GDB - GNU Software Debugger	No	Yes (Available with optional EDK)	Yes (Available with optional EDK)	Yes (Available with optional EDK)
	WindRiver Xilinx Edition Development Tools Diab C/C++ Compiler SingleStep Debugger visionPROBE II target connection	No	Sold as an Option	Sold as an Option	Sold as an Option
Synthesis	Xilinx Synthesis Technology (XST)	Yes	Yes	Yes	No
	Synplicity Synplify/Pro	Integrated Interface	Integrated Interface	Integrated Interface (MS Windows)	Integration Interface (MS Windows)
	Synplicity Amplify Physical Synthesis Support	Yes	Yes	Yes	Yes
	Leonardo Spectrum	Integrated Interface	Integrated Interface	Integrated Interface	Integrated Interface
	Synopsys FPGA Compiler II	EDIF Interface	EDIF Interface	EDIF Interface	EDIF Interface
	ABEL	CPLD	CPLD	CPLD (MS Windows)	CPLD (MS Windows)
Implementation	FloorPlanner	Yes	Yes	Yes	Yes
	Constraints Editor	Yes	Yes	Yes	Yes
	Timing Driven Place & Route	Yes	Yes	Yes	Yes
	Modular Design	Yes	Yes	Yes	Yes
	Timing Improvement Wizard	Yes	Yes	Yes	Yes
Programming	IMPACT	Yes	Yes	Yes	Yes
	System ACE Configuration Manager	Yes	Yes	Yes	Yes
Board Level	IBIS Models	Yes	Yes	Yes	Yes
Integration	STAMP Models	Yes	Yes	Yes	Yes
	LMG SmartModels	Yes	Yes	Yes	Yes
	HSPICE Models*	Yes	Yes	Yes	Yes
Verification	HDL Bencher™	Yes	Yes	MS Windows	MS Windows
	ModelSim® Xilinx Edition (MXE II)	ModelSim XE II Starter**	ModelSim XE II Starter**	ModelSim XE II Starter**	ModelSim XE II Starter**
	Static Timing Analyzer	Yes	Yes	Yes	Yes
	ChipScope Pro	No	Sold as an Option	Sold as an Option	Sold as an Option
	FPGA Editor with Probe	No	Yes	Yes	Yes
	ChipViewer	Yes	Yes	Yes	Yes
	XPower (Power Analysis)	Yes	Yes	Yes	Yes
	3rd Party Equivalency Checking Support	Yes	Yes	Yes	Yes
	SMARTModels for PPC and Rocket I/O	No	Yes	Yes	Yes
	3rd Party Simulator Support	Yes	Yes	Yes	Yes
Platforms	Francisco de la companya de la comp	PC (MS Windows 2000/MS Windows XP)	PC Only (MS Windows 2000/MS Windows XP), Linux	PC (MS Windows 2000/MS Windows XP), Sun Solaris, Linux	PC(MS Windows 2000/MS Windows XP), Sun Solaris, Linux
IP/CORE	For more information on the complete list	of Xilinx IP products, visit the Xilinx IP Ce	nter at http://www.xilinx.com/ipcenter		

XILINX SOFTWARE http://www.xilinx.com/ise



*HSPICE Models available at the Xilinx Design Tools Center at www.xilinx.com/ise. **MXE II supports the simulation of designs up to 1 million system gates and is sold as an option.

For more information, visit the Xilinx Design Tools Center at www.xilinx.com/ise

Xcell Journal

Function	Vendor Name	ІР Туре	Virtex-II Pro	Virtex-II	Virtex-E	Virtex	Spartan-3	Spartan-IIE	Spartan-II	Spartan
Communication & Networking							0	0	0	5
1.25 Gb/s GFP Framer	Paxonet Communications	AllianceCORE	V-IIP	V-II			S-3	S-IIE		
2.5 Gb/s GFP Framer	Paxonet Communications	AllianceCORE	V-IIP	V-II						
3G FEC Package	Xilinx	LogiCORE		V-II	V-E	V				
8b/10b Decoder	Xilinx	LogiCORE	V-IIP	V-II	V-E V-E	V V	S-3	S-IIE	S-II	
8b/10b Encoder 8-Bit Multilchannel GFP Framer	Xilinx Paxonet Communications	LogiCORE AllianceCORE	V-IIP V-IIP	V-II V-II	V-E	V	S-3	S-IIE	S-II	
8-Bit Transparent GFP Framer	Paxonet Communications	AllianceCORE	V-IIP	V-II V-II						
ADPCM, 1024 Channel	Amphion Semiconductor Ltd.	AllianceCORE		V-II						
ADPCM, 256 Channel	Amphion Semiconductor Ltd.	AllianceCORE		V-II	V-E					
ADPCM, 512 Channel	Amphion Semiconductor Ltd.	AllianceCORE		V-II		V				
ADPCM, 768 Channel	Amphion Semiconductor Ltd.	AllianceCORE		V-II		V				
AES Decryption family	Amphion Semiconductor Ltd.	AllianceCORE		V-II	V-E	V	6.2	C 115	S-II	
AES Encryption	CAST, Inc.	AllianceCORE	V-IIP	V-II	V-E V-E	V	S-3	S-IIE	C 11	
AES Encryption Family AES Standard Encryptor/Decryptor	Amphion Semiconductor Ltd. Helion Technology Limited	AllianceCORE	V-IIP	V-II V-II	V-E V-E	V	S-3	S-IIE	S-II	
AES Standard Encryptor/Decryptor AES Tiny Encryptor/Decryptor	Helion Technology Limited Helion Technology Limited	AllianceCORE AllianceCORE	V-IIP V-IIP	V-II V-II	V-E V-E		S-3	S-IIE S-IIE		
ALS may Enclypton becrypton ATM Cell Processor	Paxonet Communications	AllianceCORE	V-IIP	V-II V-II	V-L		3-3	J-IIL		
AWGN - Additive White Gaussian Noise	Xilinx	LogiCORE	V-IIP	V-II						<u> </u>
Bit Stream Analyzer and Data Extractor	Telecom Italia Lab S.p.A.	AllianceCORE	V-IIP	V-II				S-IIE		
Bluetooth Baseband Processor	NewLogic GmbH	AllianceCORE		V-II		V				
Bluetooth Hardware Baseband Controller	Wipro, Ltd.	AllianceCORE		V-II		V				
CDMA2000 Turbo Convolutional Codec	Xilinx	LogiCORE	V-IIP	V-II			S-3			
Convolutional Encoder	Xilinx	LogiCORE	V-IIP	V-II	V-E	V	S-3	S-IIE	S-II	
Convolutional Encoder	Telecom Italia Lab S.p.A.	AllianceCORE	V-IIP	V-II				S-IIE		
CRC10 Generator and Verifier	Paxonet Communications	AllianceCORE				V				S
CRC32 Generator and Verifier	Paxonet Communications	AllianceCORE				V				S
DES and DES3 encryption engine	Memec Core	AllianceCORE		V-II	V-E	V	<u> </u>	S-IIE	S-II	<u> </u>
DES Encryption	CAST, Inc.	AllianceCORE		V-II	V-E	V	6.2	6.115	S-II	<u> </u>
DES3 Encryption	CAST, Inc.	AllianceCORE	V-IIP	V-II	V-E		S-3	S-IIE	C 11	-
Distributed Sample Descrambler	Telecom Italia Lab S.p.A.	AllianceCORE				V V	<u> </u>		S-II	S
Distributed Sample Scrambler DVB Satellite Modulator	Telecom Italia Lab S.p.A. Memec Core	AllianceCORE AllianceCORE		V-II	V-E	V	<u> </u>		S-II S-II	S
E1 Framer	Paxonet Communications	AllianceCORE	V-IIP	V-II V-II	V-E	V		S-IIE	2-11	-
E1 Mapper	Paxonet Communications	AllianceCORE	V-IIP	V-II V-II			<u> </u>	S-IIE		<u> </u>
Ethernet MAC, 1 Gigabit	Wipro, Ltd.	AllianceCORE	V III	V-II			<u> </u>	JIL		
Ethernet MAC, 1 Gigabit Full Duplex	Alcatel Internetworking, Inc.	AllianceCORE		V-II						<u> </u>
Ethernet MAC, 1 Gigabit Half/Full duplex with GMII or Gigabit serial PHY	Xilinx	LogiCORE	V-IIP	V-II	V-E			S-IIE		
Ethernet 1000BASE-X PCS/PMA	Xilinx	LogiCORE	V-IIP							
Ethernet MAC, 10 Gigabit Full Duplex with XGMII or XAUI	Xilinx	LogiCORE	V-IIP	V-II						
XAUI	Xilinx	LogiCORE	V-IIP							
Ethernet MAC, 10/100	Alcatel Internetworking, Inc.	AllianceCORE		V-II					S-II	
Ethernet MAC, 10/100	CAST, Inc.	AllianceCORE	V-IIP	V-II	V-E			S-IIE	S-II	
Ethernet MAC, 10/100	Paxonet Communications	AllianceCORE				V	L		S-II	S
Ethernet MAC, 10/100	Zuken, Inc.	AllianceCORE		V-II	V-E		<u> </u>			
Ethernet MAC, 10G	Paxonet Communications	AllianceCORE	14.00	V-II			—			<u> </u>
Ethernet PCS, 10G	Paxonet Communications Memec Core	AllianceCORE	V-IIP	V-II V-II			<u> </u>			<u> </u>
Ethernet PCS, 10G G.709 Compliant FEC Core		AllianceCORE	V-IIP	V-II V-II						
HDLC, Single-Channel	Paxonet Communications Memec Core	AllianceCORE AllianceCORE	V-IIP	V-II V-II			S-3			
HDLC, Single-Channel	Memec Core	Submitted	V-IIP	V-II V-II			S-3			
HDLC-PPP for Packet over SONET	Paxonet Communications	AllianceCORE	•	•		V	55		S-II	<u> </u>
HyperTransport Cave	GDA Technologies, Inc.	AllianceCORE	V-IIP	V-II					511	
HyperTransport Cave	GDA Technologies, Inc.	Submitted	V-IIP	V-II						
Interleaver/De-interleaver	Xilinx	LogiCORE	V-IIP	V-II	V-E	V	S-3	S-IIE	S-II	
Interleaver Deinterleaver	Telecom Italia Lab S.p.A.	AllianceCORE	V-IIP	V-II				S-IIE		
Interleaver/Deinterleaver	Telecom Italia Lab S.p.A.	AllianceCORE				V			S-II	S
Internet Appliance	SOC Solutions, L.L.C.	AllianceCORE		V-II	V-E					
Inverse Multiplexer for ATM	ModelWare, Inc.	AllianceCORE		V-II	V-E					
ITU-T J.83 Annex B Modulator	Xilinx	LogiCORE	V-IIP	V-II			S-3			
MD5 Message Digest Algorithm	CAST, Inc.	AllianceCORE	V-IIP	V-II		L	S-3	S-IIE		<u> </u>
Noisy Transmission Channel Model	Telecom Italia Lab S.p.A.	AllianceCORE	V-IIP	V-II			<u> </u>	S-IIE		<u> </u>
OC12 Framer	Paxonet Communications	AllianceCORE	V-IIP	V-II			—			<u> </u>
OC12c Path Processor	Paxonet Communications	AllianceCORE	V-IIP	V-II			<u> </u>			
OTU2 Framer Reed Solomon Decoder	Paxonet Communications Xilinx	AllianceCORE	V-IIP V-IIP	V-II V-II	V-E	v	S-3	S-IIE	S-II	S
Reed Solomon Decoder	Memec Core	LogiCORE AllianceCORE	V-11F	V-II V-II	V-E	V	3-3	S-IIE S-IIE	5-11 S-11	3
Reed Solomon Encoder	Xilinx	LogiCORE	V-IIP	V-II V-II	V-E	V	S-3	S-IIE	5-11 S-11	S
Reed Solomon Encoder	Memec Core	AllianceCORE		V-II		V		S-IIE	S-II	
Reed-Solomon Decoder	Telecom Italia Lab S.p.A.	AllianceCORE		V-II		v				
SDLC Controller	CAST, Inc.	AllianceCORE		V-II		V				
SHA-1 Encryption processor	CAST, Inc.	AllianceCORE		V-II	V-E	V		S-IIE	S-II	
SPI-3 (POS-PHY L3) Link Layer Interface, 1-256Ch	Xilinx	LogiCORE	V-IIP	V-II	V-E	V	S-3	S-IIE	S-II	
SPI-3 (POS-PHY L3) Link Layer Interface, 1-Ch	Xilinx	LogiCORE	V-IIP	V-II	V-E	V		S-IIE	S-II	
SPI-3 (POS-PHY L3) Link Layer Interface, 2-Ch	Xilinx	LogiCORE	V-IIP	V-II	V-E	V		S-IIE	S-II	
SPI-3 (POS-PHY L3) Link Layer Interface, 4-Ch	Xilinx	LogiCORE	V-IIP	V-II	V-E	V		S-IIE	S-II	
SPI-3 (POS-PHY L3) Physical Layer Interface	Xilinx	LogiCORE			V-E					
		LogiCORE		V-II						
SPI-4.1 (Flexbus 4) Interface Core, 1-Channel	Xilinx	-	-							
SPI-4.1 (Flexbus 4) Interface Core, 1-Channel SPI-4.1 (Flexbus 4) Interface Core, 4-Channel	Xilinx	LogiCORE		V-II						
SPI-4.1 (Flexbus 4) Interface Core, 1-Channel SPI-4.1 (Flexbus 4) Interface Core, 4-Channel SPI-4.2 (POS-PHY L4) Multi-Channel Interface	Xilinx Xilinx	LogiCORE LogiCORE	V-IIP	V-II						
SPI-4.1 (Flexbus 4) Interface Core, 1-Channel SPI-4.1 (Flexbus 4) Interface Core, 4-Channel	Xilinx	LogiCORE	V-IIP							



			Pro				ņ	ų	Ŧ	
Function	Vendor Name	ІР Туре	Virtex-II Pro	Virtex-II	Virtex-E	Virtex	Spartan-3	Spartan-IIE	Spartan-ll	Spartan
STS192/STM64 Framer	Paxonet Communications	AllianceCORE	V-IIP	V-II						
STS192/STM64 Path Processor	Paxonet Communications	AllianceCORE	V-IIP	V-II						
STS48 OTN Framer/Digital Wrapper	Paxonet Communications	AllianceCORE	V-IIP	V-II						
T1 Framer	Paxonet Communications	AllianceCORE	V-IIP	V-II			<u> </u>	S-IIE		
T1 Framer Turbo Decoder, Convolutional, 3GPP Compliant	QualCore Logic, Inc. Xilinx	AllianceCORE LogiCORE		V-II	V-E	V				
Turbo Decoder, Product Code	Xilinx	LogiCORE	V-IIP	V-II V-II	V-E	V				
Turbo Decoder	Telecom Italia Lab S.p.A.	AllianceCORE	•	V-II		V				
Turbo Decoder, 3GPP	iCoding Technology, Inc.	AllianceCORE		V-II	V-E			S-IIE		
Turbo Decoder, 3GPP	SysOnChip, Inc.	AllianceCORE		V-II	V-E					
Turbo Decoder, DVB-RCS	iCoding Technology, Inc.	AllianceCORE		V-II	V-E	V				
Turbo Decoder, DVB-RCS	TurboConcept	AllianceCORE		V-II	V-E		<u> </u>			
Turbo Encoder, Convolutional, 3GPP Compliant Turbo Encoder, Product Code	Xilinx Xilinx	LogiCORE LogiCORE	V-IIP	V-II V-II	V-E	V				
Turbo Encoder	Telecom Italia Lab S.p.A.	AllianceCORE	V-IIP	V-II V-II		v			S-II	
Turbo Encoder, DVB-RCS	iCoding Technology, Inc.	AllianceCORE		V-II	V-E	V			511	
Turbo Product Code Decoder, 25 Mbps	TurboConcept	AllianceCORE		V-II	V-E					
UMTS ADDRESS Gen	Telecom Italia Lab S.p.A.	AllianceCORE	V-IIP	V-II	V-E			S-IIE		
UMTS Turbo Decoder	Telecom Italia Lab S.p.A.	AllianceCORE	V-IIP	V-II	V-E					
Utopia 2 Master	Telecom Italia Lab S.p.A.	AllianceCORE	V-IIP	V-II			<u> </u>	S-IIE		
Utopia 2 Master	Telecom Italia Lab S.p.A.	AllianceCORE	V-IIP	V-II		14		S-IIE	C 11	6
UTOPIA Level-2 PHY Side RX Interface	Telecom Italia Lab S.p.A.	AllianceCORE AllianceCORE				V V			S-II S-II	S S
UTOPIA Level-2 PHY Side TX Interface UTOPIA Slave (CC143S)	Telecom Italia Lab S.p.A. Paxonet Communications	AllianceCORE				V			S-11 S-11	S
Viterbi Decoder, General Purpose	Xilinx	LogiCORE	V-IIP	V-II	V-E	V	S-3	S-IIE	S-11 S-11	5
Viterbi Decoder, IEEE 802-compatible	Xilinx	LogiCORE	V-IIP	V-II	V-L V-E	V	55	S-IIE	S-II	
Viterbi Decoder	Telecom Italia Lab S.p.A.	AllianceCORE	V-IIP	V-II	V-E			S-IIE	S-II	
XAPP 289: Common Switch Interface CSIX-L1 Reference Design	Xilinx	Reference Design	V-IIP	V-II						
Digital Signal Processing										
Bit Correlator	Xilinx	LogiCORE	V-IIP	V-II	V-E	V		S-IIE	S-II	
C320C25 Digital Signal Processing	CAST, Inc.	AllianceCORE		V-II	V-E	V	<u> </u>		S-II	
Cascaded Integrator Comb (CIC) Filter	Xilinx	LogiCORE	V-IIP	V-II	V-E	V		S-IIE	S-II	6
Comb Filter CORDIC	Xilinx Xilinx	LogiCORE	V-IIP	V-II	V-E	V	6.2	S-IIE	S-II	S
Digital Down Converter (DDC)	Xilinx	LogiCORE LogiCORE	V-IIP V-IIP	V-II V-II	V-E V-E	V	S-3	S-IIE S-IIE	S-11 S-11	
Direct Digital Synthesizer (DDS)	Xilinx	LogiCORE	V-IIP	V-II	V-L V-E	V	S-3	S-IIE	S-II	
Fast Fourier Transform	Xilinx	LogiCORE	V-IIP	V-II			S-3	5 112	511	
FFT/IFFT for Virtex-II, 1024-Point Complex	Xilinx	LogiCORE		V-II						
FFT/IFFT for Virtex-II, 16-Point Complex	Xilinx	LogiCORE		V-II						
FFT/IFFT for Virtex-II, 256-Point Complex	Xilinx	LogiCORE		V-II						
FFT/IFFT for Virtex-II, 64-Point Complex	Xilinx	LogiCORE		V-II						
FFT/IFFT, 1024-Point Complex	Xilinx	LogiCORE			V-E	V	<u> </u>	L		
FFT/IFFT, 16-Point Complex	Xilinx	LogiCORE		V-II	V-E	V	<u> </u>	 '		
FFT/IFFT, 256-Point Complex	Xilinx Xilinx	LogiCORE	V-IIP	V-II V-II	V-E V-E	V V		S-IIE	S-II	
FFT/IFFT, 32-Point Complex FFT/IFFT, 64-, 256-, 1024-Point Complex	Xilinx	LogiCORE LogiCORE	V-IIP V-IIP	V-II V-II	V-E	V	S-3	2-IIE	2-11	
FFT/IFFT, 64-Point Complex	Xilinx	LogiCORE	VIII	V II	V-E	V	55			
FIR Filter using DPRAM	eInfochips Pvt. Ltd.	AllianceCORE		V-II	V-E	v		S-IIE	S-II	
FIR Filter, Distributed Arithmetic (DA)	Xilinx	LogiCORE	V-IIP	V-II	V-E	V	S-3	S-IIE	S-II	
FIR Filter, Distributed Arithmetic Parallel	Xilinx	LogiCORE								S
FIR Filter, Distributed Arithmetic Serial	Xilinx	LogiCORE								S
FIR Filter, MAC	Xilinx	LogiCORE	V-IIP	V-II	V-E	V	S-3	S-IIE	S-II	
LFSR, Linear Feedback Shift Register	Xilinx	LogiCORE	V-IIP	V-II	V-E	V	S-3	S-IIE	S-II	
Oscillator, Dual-Channel Numerically Controlled	Xilinx	LogiCORE			V-E	V	<u> </u>	S-IIE	S-II	S
Oscillator, Numerically Controlled Parallel Distributed Arithmetic FIR Filter	Xilinx eInfochips Pvt. Ltd.	LogiCORE AllianceCORE		V-II	V-E V-E	V V		S-IIE S-IIE	S-II	S
Time-Skew Buffer, Nonsymmetric 16-Deep	Xilinx	LogiCORE		V-11	V-E	V	-	3-IIE	S-II	S
Time-Skew Buffer, Nonsymmetric 32-Deep	Xilinx	LogiCORE								S
Time-Skew Buffer, Symmetric 16-Deep	Xilinx	LogiCORE								S
Virtex-E DSP Hardware Accelerator	GV & Associates, Inc.	AllianceCORE								
Virtex-II DSP Hardware Accelerator	GV & Associates, Inc.	AllianceCORE		V-II						
Virtex-II DSP Hardware Accelerator	GV & Associates, Inc.	AllianceCORE		V-II						
Math Functions										
1s and 2s Complement	Xilinx	LogiCORE					6.2	6.05	<u> </u>	S
Accumulator	Xilinx	LogiCORE	V-IIP	V-II	V-E	V V	S-3	S-IIE	S-II	<u> </u>
Adder Subtracter Divider, Pipelined	Xilinx Xilinx	LogiCORE LogiCORE	V-IIP	V-II V-II	V-E V-E	V	S-3	S-IIE S-IIE	S-II S-II	S
Floating Point Adder	Digital Core Design	AllianceCORE		V-II	VL	V	<u> </u>	5112	S-II	
Floating Point Divider	Digital Core Design	AllianceCORE		V-II		V			S-II	
Floating Point Multiplier	Digital Core Design	AllianceCORE		V-II	V-E	V			S-II	
Floating Point Square Comparator	Digital Core Design	AllianceCORE		V-II		V			S-II	
Floating Point Square Root Operator	Digital Core Design	AllianceCORE		V-II	V-E				S-II	
Floating Point to Integer Converter	Digital Core Design	AllianceCORE		V-II		V			S-II	
Integer to Floating Point Converter	Digital Core Design	AllianceCORE		V-II		V			S-II	
Integrator	Xilinx	LogiCORE						0.00	A 11	S
Multiplier for Virtex, Variable Parallel	Xilinx	LogiCORE			V-E	V		S-IIE	S-II	-
Multiplier, Constant Coefficient - Ripplingd	Xilinx	LogiCORE								S
Multiplier, Constant Coefficient - Pipelined Multiplier, Dynamic Constant Coefficient	Xilinx Xilinx	LogiCORE LogiCORE			V-E	V				S
Multiplier, Dynamic Constant Coefficient Multiplier, Parallel - Area Optimized	Xilinx	LogiCORE			V-E	V				S
		LOGICONL	-							5
		LogiCORF	V-IIP	V-II		V	S-3	S-IIE	S-11	
Multiply Accumulator (MAC) Multiply Generator	Xilinx Xilinx	LogiCORE LogiCORE	V-IIP V-IIP	V-II V-II	V-E	V V	S-3 S-3	S-IIE S-IIE	S-II S-II	

Visit the Xilinx IP Center for more details at www.xilinx.com/ipcenter

Registered Loadable Adder Xilinx LogiCORE Image of the second	Function	Vendor Name	ІР Туре	Virtex-II Pro	Virtex-II	Virtex-E	Virtex	Spartan-3	Spartan-IIE	Spartan-II	Spartan
NameN	Registered Loadable Adder	Xilinx	LogiCORE								
Reparts of cal AddeJina <th< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></th<>											
NameNumLogicityNum <td></td>											
Sinders/controllableMinaSingleme <t< td=""><td></td><td>Xilinx</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>		Xilinx									
Sine Case Up to UpVint	Registered Subtracter	Xilinx	LogiCORE								S
Sume on Sume on Screenweight on Scree	Scaled-by-One-Half Accumulator	Xilinx	LogiCORE								
Non-spectra (Non-spectra)Non-spectra <td>Sine Cosine Look Up Table</td> <td>Xilinx</td> <td>LogiCORE</td> <td>V-IIP</td> <td>V-II</td> <td>V-E</td> <td>V</td> <td>S-3</td> <td>S-IIE</td> <td>S-II</td> <td>S</td>	Sine Cosine Look Up Table	Xilinx	LogiCORE	V-IIP	V-II	V-E	V	S-3	S-IIE	S-II	S
Manone is Starpe EnsentsVarie <td></td> <td>S</td>											S
Alt Ungo Bed Alterory, Sude AreaVite <td></td> <td>Xilinx</td> <td>LogiCORE</td> <td>V-IIP</td> <td>V-II</td> <td>V-E</td> <td>V</td> <td>S-3</td> <td>S-IIE</td> <td>S-II</td> <td></td>		Xilinx	LogiCORE	V-IIP	V-II	V-E	V	S-3	S-IIE	S-II	
Bink Amore, Jush'' and Sample Amore A											
Bink Amory CadyXimKimLogiCOREVID				-							
CAM beinner monome monome monome modelFile </td <td></td> <td><u> </u></td>											<u> </u>
Camera AdvancesNameLangCOREV.P. <th< td=""><td></td><td></td><td></td><td></td><td></td><td>V-E</td><td>V</td><td>5-3</td><td></td><td>2-11</td><td><u> </u></td></th<>						V-E	V	5-3		2-11	<u> </u>
Disnihard Brain Auge/DensityXinovLing/CORVisity <thvisity< th="">VisityVisity<!--</td--><td></td><td>•</td><td></td><td>-</td><td></td><td>VE</td><td>M</td><td>6.2</td><td></td><td>C 11</td><td></td></thvisity<>		•		-		VE	M	6.2		C 11	
Field agentumeNameLingCOREVIPVIIIVIIIVIIIVIIIVIIIVIIIVIIIVIIIVIIIVIIIVIIIVIIIVIIIVIIIVIIIVIIIIVIIIIVIIIIVIIIIVIIIIIVIIIIIIVIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII											<u> </u>
IntoNameLugComVIIVIIV											
Into SpannamNameLugContoVis <t< td=""><td></td><td></td><td></td><td>V-IIP</td><td>V-11</td><td>V-E</td><td>V</td><td>3-3</td><td>2-IIE</td><td>2-11</td><td>c</td></t<>				V-IIP	V-11	V-E	V	3-3	2-IIE	2-11	c
Perinde Star Star Star Star Star Star Star Star				V IID	V.II	VE	V	6.2	C IIE	5-11	3
BiogenerNimeLog(NBENo<				v-IIF	V-11	V-L	v	3-3	3-11L	3-11	c
NameLong ControlLong Control											
SindS											
SDAMA controler, DDMMainer CoreMainer Core							V				5
SDAM Correlars A Prima Macronocessor, Carlotales					V-II	V-F	v			S-11	
Microgrossors. Cutollers & Prophends Name LogCORE VIP No o No No				V-IIP				S-3	S-IIF	511	
1 Gipble Ehment MAC wirk Ehmertanica Minic Log/CORE VII VIII			- mance cone						5 IIL		
10100 blemet MAC Like wOPB introfec Xiline State Vil		Xilinx	LogiCORF	V-IIP							
10100 Ethems IMA w0PB interface Sile					V-II	V-E	V		S-IIF	S-II	
1450 UART AllianCORE VI VII VIII VIII VIII VIII VIII VIII VIII VIII VIIII VIIIII VIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII											
16450 UARY "OP, Dentréfac AllanceCORE VII VIII											
16450 LMR w/D/B merface Xim Long/COR VI VII VII <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>S</td></td<>											S
1450 JAR w/jnchronous Interface CAX i, inc. Alianec/ORE V				V-IIP	V-II	V-E	V	S-3	S-IIE	S-II	
15550 MAIR wiff PG Qual Cor logi, In. MinarcoRR V </td <td></td>											
11550 LART wifflors & synch interface CAT, Inc. AllianerCORE V-II V-II V-I V-I <td></td> <td></td> <td></td> <td></td> <td>V-II</td> <td>V-E</td> <td>V</td> <td></td> <td>S-IIE</td> <td></td> <td></td>					V-II	V-E	V		S-IIE		
16550 Allianer, Day Mart Joga CDB V-II V-III V-III V-III V-III V-III V-III V-III V-III V-III V-IIII V-IIII V-IIII V-IIII V-IIII V-IIIIII V-IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII		QualCore Logic, Inc.	AllianceCORE								S
16-bit propriating NSC Processor Lonard Capporation AllianceCORE VI <					V-II	V-E	V		S-IIE	S-II	
2901 Microgronzent CAST Inc. AlliancCORE VI VI VI VI VI VI VI VI VII VIII VIII VIII VIII<				V-IIP	V-II	V-E	V	S-3	S-IIE	S-II	
2010 Microgrogen ControllerCAST, Inc.AlliancCOREVIIVIIVIIVIIVIIVIIVIIVIIVIIVIIVIIVIIIVIIIVIIIVIIIVIIIVIIIVIIIVIIIVIIIVIIIVIIIIVIIIIVIIIIVIIIIIVIIIIIVIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	16-bit proprietary RISC Processor	Loarant Corporation	AllianceCORE	V-IIP	V-II			S-3	S-IIE		
20 Fabric Splantino and Demo Board Crestobor Mechanologis Inc. AllianceCORE VI VII VIII VIIII VIIII VIIII VIIII VIIII VIIII VIIIII VIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	2901 Microprocessor Slice	CAST, Inc.	AllianceCORE			V-E	V			S-II	
2-dimensional multiprocessing interface failorConscibior Verbinologies, Inc.AllanecCOREVIIIVIIIVIIIIVIIIIVIIIIVIIIIIVIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	2910A Microprogram Controller	CAST, Inc.	AllianceCORE				V			S-II	S
68000 compatible microgrocessor CAST, Inc. AllanecCORE V-II V-IE V S-3 VIII S-3 VIII S-3 VIIII S-3 S-	2D Fabric Evaluation and Demo Board	Crossbow Technologies, Inc.	AllianceCORE							S-II	
80186 compatible processorenforcings Prix Lid.AllanecCOREVIIVIIVIVIVIVIVIIVIIVIIVIIVIIVIIVIIVIIVIIVIIIVIIIVIIIVIIIVIIIVIIIIVIIIIVIIIIVIIIIIVIIIIIIIVIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	2-dimensional multiprocessing interface fabric	Crossbow Technologies, Inc.	AllianceCORE	V-IIP	V-II				S-IIE	S-II	
B051 compatible microcontroller CAS1, Inc. AllianceCORE VIP IP VIP VIP VIP VIP <t< td=""><td>68000 compatible microprocessor</td><td>CAST, Inc.</td><td>AllianceCORE</td><td></td><td>V-II</td><td>V-E</td><td>V</td><td>S-3</td><td></td><td></td><td></td></t<>	68000 compatible microprocessor	CAST, Inc.	AllianceCORE		V-II	V-E	V	S-3			
8051 compatible microcontroller Digital Core Design AllianceCORE VI VII VIII VIII VIII VIII VIII </td <td></td> <td>eInfochips Pvt. Ltd.</td> <td>AllianceCORE</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>		eInfochips Pvt. Ltd.	AllianceCORE								
B051 High-speed 8-bit RISC Microcontroller CAST, Inc. AllianceCORE V V V S1 8052 compatible microrubler Digital Core Design AllianceCORE V-II V S1 S1I 8052 compatible microrubler CAST, Inc. AllianceCORE V-II V-E V S1I 8232 Programmable DMA Controller CAST, Inc. AllianceCORE V-II V-E V S1I S1I 8254 programmable interval timer/counter core CAST, Inc. AllianceCORE V-II V-E V S1I S1I 8254 programmable interval timer/counter elinofchips Nr. ttd. AllianceCORE V-II V S1I S2 8255 programmable Projheral Interface QualCore Logic, Inc. AllianceCORE V-II V S1I S2 8255 Programmable Interrupt Controller QualCore Logic, Inc. AllianceCORE V-II V-I S1I S2 8255 Programmable Interrupt Controller QAST, Inc. AllianceCORE V-II V-I S1I S1I S1I <td< td=""><td></td><td></td><td></td><td>V-IIP</td><td></td><td>V-E</td><td></td><td>S-3</td><td>S-IIE</td><td></td><td></td></td<>				V-IIP		V-E		S-3	S-IIE		
8052 compatible microcontrollerOlian CODEVIVIVIVIVIVIVIVIVIVIVIVIVIVIVIIVIIVIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	•	· · ·			V-II					S-II	
BOCS1 comparibile RISC microcontroller CAST, Inc. AllianceCORE VI VE V IC S-II 8232 Programmable DMA Controller CAST, Inc. AllianceCORE V-II V-E V IC S-II S-II 8250 UART CAST, Inc. AllianceCORE V-II V-E V IC S-II S-II 8254 programmable Timer Qual Cort Logic, Inc. AllianceCORE V-II V-E V IC S-II S-II 8254 programmable Informatoruter elinfohips Prt. Ltd. AllianceCORE V-II V-I V-I S-II S-II 8255 programmable Informatoruter elinfohips Prt. Ltd. AllianceCORE V-I V-I S-II S-II 8255 Programmable Interrupt Controller Qual Cort Logic, Inc. AllianceCORE V-I V-I S-II S-II 8255 Programmable Interrupt Controller Qual Cort Logic, Inc. AllianceCORE V-II V-II <td></td>											
2327 Programmable DMA Controller CAST, Inc. AllianceCORE V-II V-E V SII SII 2325 UART CAST, Inc. AllianceCORE V-II V-E V SII SII 2325 Ungarmable inter/ounter core CAST, Inc. AllianceCORE V-II V-E V V SII SII 2326 Programmable inter/ounter QualCore Logic, Inc. AllianceCORE V-II V V V SII SII 2325 Programmable Inter/counter elnfochips Pvt. Ltd. AllianceCORE V-II V V SII SII 2325 Programmable Inter/ace QualCore Logic, Inc. AllianceCORE V-II V V SII SII 2325 Programmable Intergate QualCore Logic, Inc. AllianceCORE V-II V V V SII SII 2355 Programmable Intergate Ontroller QualCore Logic, Inc. AllianceCORE V-II V-II V-II V-II SII SII 2355 Programmable Intergate Ontroller QualCore Logic, Inc. AllianceCORE V-II V-II V-II SII SII	•	· · · ·			V-II						
28250 µrogrammable interval time/counter coreCAST, Inc.AllianceCOREVIIVIIVIIVIIVIIVIIVIIVIIVIIVIIVIIVIIVIIVIIVIIVIIVIIVIIVIIIIVIIIIVIIIIVIIIIVIIIIVIIIIVIIIIVIIIIIVIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII											
8254 programmable inter/counter coreCAST, Inc.AllianceCOREAllianceCOREVIVIVIVIVIVIVIVIVIVIVIVIVIVIIVIIVIIVIIVIIVIIIVIIIVIIIIVIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII							V				
8254 Programmable Timer QualCore Logic, Inc. AllianceCORE I I I I S									S-IIE		
8254 programmable inter/counter elnfochips Pvt. Ltd. AllianceCORE V-II VI VII VIII VII					V-II	V-E					-
8255 programmable I/O controller elinfochips PvL Ltd. AllianceCORE VII VII VII VII VII VIII VIII VIIII VIIIII VIIIIII VIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII							V				S
B255 Programmable Peripheral Interface QualCore Logic, Inc. AllianceCORE IC C IC <thi< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><u> </u></td></thi<>											<u> </u>
8255A Peripheral Interface CAST, Inc. AllianceCORE V <t< td=""><td></td><td></td><td></td><td></td><td>V-11</td><td></td><td>M</td><td></td><td></td><td></td><td>6</td></t<>					V-11		M				6
8259 Programmable Interrupt Controller QualCore Logic, Inc. AllianceCORE V:											2
8259A Programmable Interrupt controller CAST, Inc. AllianceCORE VIII V-E V V S-II S-II Arbiter and Bus Structure wOPB interface Xilinx LogiCORE V-IIP V-II V-E V S-3 S-II S-II Arbiter and Bus Structure wOPB interface Xilinx LogiCORE V-IIP V-II V-E V S-3 S-II S-II ATM Utopia Level 2 Master and Slave wOPB Interface Xilinx LogiCORE V-IIP V-II V-E V S-3 S-II S-II ATM Utopia Level 2 Master and Slave wOPB Interface Xilinx LogiCORE V-IIP V-II V-E V S-3 S-II S-II BRAM Controller wUPB Interface Xilinx LogiCORE V-IIP V-II V-E V S-3 S-II S-II BRAM Controller wUPB Interface Xilinx LogiCORE V-IIP V-II V-E V S-3 S-II S-II BRAM Controller wOPB Interface Xilinx LogiCORE V-IIP V-II V-E V S-3 S-II S-II							v			2-11	c
Arbiter and Bus Structure w/DPB interface Xilinx LogiCORE V-IIP V-II -II V-II					V/ II	VE	V			сш	3
Arbiter and Bus Structure w/PLB interface Xilinx LogiCORE V-IIP V-II -II V-II				V/IID				6.2	C.IIE		
ATM Utopia Level 2 Master and Slave w/DPB Interface Xilinx LogiCORE V-II V-II V-II V-II V-II					V II	VL	v	55	3112	511	
ATM Utopia Level 2 Master and Slave w/PLB Interface Xilinx LogiCORE V-IIP VI VIC V					V_II	V-F	V		S-IIF	5-11	
BRAM Controller w/LMB interface Xilinx LogiCORE V-II					V II	VL	v		3112	511	
BRAM Controller w/OPB interfaceXilinxLogiCOREV-IIPV-IIV-EVS-3S-IIES-IIBRAM Controller w/PLB interfaceXilinxLogiCOREV-IIPII <td></td> <td></td> <td></td> <td></td> <td>V-II</td> <td>V-F</td> <td>V</td> <td></td> <td>S-IIF</td> <td>S-11</td> <td></td>					V-II	V-F	V		S-IIF	S-11	
BRAM Controller w/PLB interfaceXilinxLogiCOREV-IIPIII <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>5-3</td> <td></td> <td></td> <td></td>								5-3			
BSP Generator (SW only) Xilinx LogiCORE V-II V-I VI VI VI VI VI VII VIII VIIII VIIII VIIII VIIII <					•				5 112	5	
CRT controller CAST, Inc. AllianceCORE V-II V-IE V.II V-IE V.II <											
DCR Bus StructureXilinxLogiCOREV-IIPVIVIVIVIVIVIVIVIVIVIVIIVIIVIIIVIIIVIIIVIIIIVIIIIVIIIIVIIIIIVIIIIIIVIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII					V-II	V-E			S-IIE	S-II	
DR8051 RISC MicroController Digital Core Design AllianceCORE v V-II V				V-IIP							
External Memory Controller (EMC) w/OPB interface Xilinx LogiCORE V-II V-II V-E V S-3 S-II S-II External Memory Controller (EMC) w/PLB interface Xilinx LogiCORE V-IIP V-II V-E V S-3 S-IIE S-II External Memory Controller (EMC) w/PLB interface Xilinx LogiCORE V-IIP V-II V-E V S-3 S-IIE S-II Generic compact UART Memec Core AllianceCORE V-IIP V-II V-E V S-3 S-IIE S-II GPIO w/OPB interface Xilinx LogiCORE V-IIP V-II V-E V S-3 S-IIE S-II GPIO w/OPB interface Xilinx LogiCORE V-IIP V-II V-E V S-3 S-IIE S-II ID2C w/OPB interface Xilinx LogiCORE V-IIP V-II V-E V S-3 S-IIE S-III ID2c w/OPB interface Xilinx LogiCORE V-IIP V-II V-E V S-IIE S-III ID4c w/OPB interface Xi					V-II		V			S-II	
(Includes support for Flash, SRAM, ZBT, System ACE) Xilinx LogiCORE V-II V-II V.E V S-3 S-II S-II External Memory Controller (EMC) w/PLB interface (Includes support for Flash, SRAM, ZBT, System ACE) Xilinx LogiCORE V-III V-II V-III											
External Memory Controller (EMC) w/PLB interface Xilinx LogiCORE V-IIP Image: Core compact UART Memec Core AllianceCORE V-IIP V-II V-II S-3 S-3 S-3 S-1 S-3 S-1 S-3 S-1 S-3 S-1		Xilinx	LogiCORE	V-IIP	V-II	V-E	V	S-3	S-IIE	S-II	
Generic compact UART Memec Core AllianceCORE V-IIP V-II V-II S-3 I I Generic compact UART Memec Core Submitted V-IIP V-II V-II S-3 S-1 S-1 S-3 S-1 S-1 S-3 S-1 S-1 </td <td></td>											
Generic compact UART Memec Core AllianceCORE V-IIP V-II V-II S-3 I I Generic compact UART Memec Core Submitted V-IIP V-II V-II S-3 S-1 S-1 S-3 S-1 S-1 S-3 S-1 </td <td>(Includes support for Flash, SRAM, ZBT, System ACE)</td> <td>Xilinx</td> <td>LogiCORE</td> <td>V-IIP</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	(Includes support for Flash, SRAM, ZBT, System ACE)	Xilinx	LogiCORE	V-IIP							
GPIO w/OPB interface Xilinx LogiCORE V-II V-III <t< td=""><td></td><td>Memec Core</td><td></td><td>V-IIP</td><td>V-II</td><td></td><td></td><td>S-3</td><td></td><td></td><td></td></t<>		Memec Core		V-IIP	V-II			S-3			
HDLC Controller (Single Channel) w/OPB interface Xilinx LogiCORE V-IIP V-II V-I V	Generic compact UART	Memec Core	Submitted	V-IIP	V-II			S-3			
12C w/OPB interface Xilinx LogiCORE V-IIP V-II V-E V S-3 S-II S-II Interrupt Controller (IntC) w/DCR interface Xilinx LogiCORE V-IIP V-II V-II V V S-1IE S-IIE								S-3			
Interrupt Controller (IntC) w/DCR interface Xilinx LogiCORE V-IIP V-II V-I V I S-IIE S-IIE S-III Interrupt Controller (IntC) w/OPB interface Xilinx LogiCORE V-IIP V-II V-II V-II S-IIE S-IIE S-IIE S-III S-III										S-II	
Interrupt Controller (IntC) w/OPB interface Xilinx LogiCORE V-IIP V-I V S-3 S-IIE S-II	I2C w/OPB interface							S-3			
			1 10005	VUD	V/II	VE	V		CHE	S-II	
IPIF Address Decode w/OPB interface Xilinx LogiCORE V-II V-E V S-IIE S-II	Interrupt Controller (IntC) w/DCR interface										
IPIF DMA w/OPB interface Xilinx LogiCORE V-II V-E V S-IIE S-IIE S-III	Interrupt Controller (IntC) w/DCR interface Interrupt Controller (IntC) w/OPB interface	Xilinx	LogiCORE	V-IIP	V-II	V-E	V	S-3	S-IIE	S-II	

The Programmable Logic Company³⁴

Visit the Xilinx IP Center for more details at www.xilinx.com/ipcenter

Fall 2003

Function	Vendor Name	ІР Туре	Virtex-II Pro	Virtex-II	Virtex-E	Virtex	Spartan-3	Spartan-IIE	Spartan-II	Spartan
IPIF Interrupt Controller w/OPB interface	Xilinx	LogiCORE	V-IIP	V-II	V-E	V		S-IIE	S-II	
IPIF Master/Slave Attachment w/OPB interface	Xilinx	LogiCORE	V-IIP	V-II	V-E	v		S-IIE	S-II	
IPIF Read/Write Packet FIFO w/OPB interface	Xilinx	LogiCORE	V-IIP	V-II	V-E	V		S-IIE	S-II	
IPIF Scatter/Gather w/OPB interface	Xilinx	LogiCORE	V-IIP	V-II	V-E	V		S-IIE	S-II	
IPIF Slave Attachment w/PLB interface	Xilinx	LogiCORE	V-IIP							
Java Processor, 32-bit	Digital Communications Technologies, Ltd.	AllianceCORE		V-II		V			S-II	
Java Processor, Configurable	Derivation Systems, Inc.	AllianceCORE		V-II		V				
JTAG UART w/OPB interface	Xilinx	LogiCORE	V-IIP	V-II	V-E	V	S-3	S-IIE	S-II	
Memory Test Utility (SW only)	Xilinx	LogiCORE	V-IIP				6.2	C 115	C 11	
MicroBlaze Soft RISC Processor	Xilinx	LogiCORE	V-IIP	V-II	V-E	V V	S-3	S-IIE	S-II	
MicroBlaze Source Code	Xilinx	LogiCORE	V-IIP	V-II	V-E	V	S-3	S-IIE	S-II	
MIPS system controller ML300 VxWorks BSP (SW only)	Eureka Technology Xilinx	AllianceCORE LogiCORE	V-IIP	V-II	V-E					
Motor controller - 3 phase	MEET Ltd.	AllianceCORE	V-IIP					S-IIE	S-II	S
OPB2DCR Bridge	Xilinx	LogiCORE	V-IIP					3-IIL	5-11	5
OPB2OPB Bridge (Lite)	Xilinx	LogiCORE	V-IIP	V-II	V-E	V	S-3	S-IIE	S-II	
OPB2PCI Full Bridge (32/33)	Xilinx	LogiCORE	V-IIP	V-II	V-E	v	S-3	S-IIE	S-II	
OPB2PLB Bridge	Xilinx	LogiCORE	V-IIP					5 112	5.1	
Operating System Accelerator	RealFast Operating Systems AB	AllianceCORE		V-II				S-IIE	S-II	
PIC125x fast RISC microcontroller	Digital Core Design	AllianceCORE		V-II		V			S-II	
PIC1655x fast RISC microcontroller	Digital Core Design	AllianceCORE		V-II		V			S-II	
PIC165X compatible microcontroller	CAST, Inc.	AllianceCORE		V-II	V-E	V			S-II	
PIC165x fast RISC microcontroller	Digital Core Design	AllianceCORE		V-II	V-E	V			S-II	
PIC16C55X compatible RISC processor	CAST, Inc.	AllianceCORE		V-II	V-E	V		S-IIE	S-II	
PicoBlaze (XAPP 213: PicoBlaze 8-bit Microcontroller										
for Virtex-E and Spartan-II/E Devices)	Xilinx	Reference Design			V-E	V		S-IIE	S-II	
PicoBlaze (XAPP 627: PicoBlaze 8-bit Microcontroller										
for Virtex-II and Virtex-II Pro Devices)	Xilinx	Reference Design	V-IIP	V-II						
PLB2OPB Bridge	Xilinx	LogiCORE	V-IIP							
PowerPC Bus Master	Eureka Technology	AllianceCORE	V-IIP	V-II			S-3	S-IIE		
PowerPC Bus Slave	Eureka Technology	AllianceCORE	V-IIP	V-II			S-3	S-IIE		
SDRAM Controller w/OPB interface	Xilinx	LogiCORE	V-IIP	V-II	V-E	V	S-3	S-IIE	S-II	
SDRAM Controller w/PLB interface	Xilinx	LogiCORE	V-IIP							
SPI Master and Slave w/OPB interface	Xilinx	LogiCORE	V-IIP	V-II	V-E	V	S-3	S-IIE	S-II	
Systems Reset Module	Xilinx	LogiCORE	V-IIP							
Timebase/Watch Dog Timer (WDT) w/OPB interface	Xilinx	LogiCORE	V-IIP	V-II	V-E	V	S-3	S-IIE	S-II	
Timer/Counter w/OPB interface	Xilinx	LogiCORE	V-IIP	V-II	V-E	V	S-3	S-IIE	S-II	
UART Lite w/OPB interface	Xilinx	LogiCORE	V-IIP	V-II	V-E	V	S-3	S-IIE	S-II	
VxWorks Board Support Package (BSP)	Xilinx	LogiCORE AllianceCORE	V-IIP	V-II						
Xtensa-V Configurable 32-bit Processor	Tensilica, Inc. CAST, Inc.	AllianceCORE		V-II V-II	V-E	v			S-II	
Z80 compatible programmable counter/timer core Z80 peripheral I/O controller	CASI, Inc. CAST, Inc.	AllianceCORE		V-II V-II	V-E V-E	V		S-IIE	5-11 S-11	
Z80CPU Microprocessor	CAST, Inc.	AllianceCORE		V-II	V-L V-E	V	S-3	3-IIL	S-II	
Standard Bus Interfaces		7 induce conte		•			55		5	
Arbiter	Telecom Italia Lab S.p.A.	AllianceCORE	V-IIP	V-II				S-IIE		
CAN 2.0 B Compatible Network Controller	Xylon d.o.o.	AllianceCORE	V-IIP	V-II			S-3	S-IIE		
CAN Bus Controller 2.0B	CAST, Inc.	AllianceCORE	V-IIP	V-II			S-3	S-IIE		
CAN with 32 mail boxes	Robert Bosch GmbH	AllianceCORE	V-IIP	V-II			S-3	S-IIE		
Controller Area Network	Memec Core	AllianceCORE	V-IIP	V-II	V-E	V	S-3	S-IIE	S-II	
HyperTransport Single-Ended Slave Core	Xilinx	LogiCORE	V-IIP	V-II						
I2C Bus Controller	CAST, Inc.	AllianceCORE		V-II	V-E	V	S-3		S-II	
I2C Bus Controller Master	Digital Core Design	AllianceCORE		V-II	V-E				S-II	S
I2C Bus Controller Slave	Digital Core Design	AllianceCORE		V-II	V-E				S-II	S
I2C Bus Controller Slave Base	Digital Core Design	AllianceCORE		V-II	V-E				S-II	S
I2C Two-Wire Serial Interface Master-Only	Memec Core	AllianceCORE		V-II	V-E	V		S-IIE	S-II	
I2C Two-Wire Serial Interface Master-Slave	Memec Core	AllianceCORE		V-II	V-E	V		S-IIE	S-II	
PCI 64-bit/66-MHz master/target interface	Eureka Technology	AllianceCORE		V-II	V-E					
PCI Express x1 Core	Xilinx	LogiCORE	V-IIP	17.11						
PCI host bridge PCI, 64-bit Target Interface	Eureka Technology	AllianceCORE		V-II	V-E			C UE		
PCI3 04-bit larget interface PCI32 Interface Design Kit (DO-DI-PCI32-DKT)	CAST, Inc. Xilinx	AllianceCORE LogiCORE	V-IIP	V-II V-II	V-E V-E	V		S-IIE S-IIE	S-II	
PCI32 Interface, IP Only (DO-DI-PCI32-DKT)	Xilinx			V-II V-II	V-E V-E	V	6.2		S-11 S-11	
PCI32 Interface, IP Only (DO-DI-PCI32-IP) PCI32 Single-Use License for Spartan (DO-DI-PCI32-SP)	Xilinx	LogiCORE LogiCORE	V-IIP	V-11	V-E	V	S-3 S-3	S-IIE S-IIE	S-11 S-11	
PCI64 & PCI32, IP Only (DO-DI-PCI-AL)	Xilinx	LogiCORE	V-IIP	V-II	V-E	V	S-3	S-IIE	S-11	
PCI64 Interface Design Kit (DO-DI-PCI64-DKT)	Xilinx	LogiCORE	V-IIP	V-II	V-L V-E	V	5-5	S-IIE	S-II	
PCI64 Interface, IP Only (DO-DI-PCI64-IP)	Xilinx	LogiCORE	V-IIP	V-II	V-L V-E	V		S-IIE	S-II	
PCI-X 64/133 Interface for Virtex-II (DO-DI-PCIX64-VE).		LOGICONE	VIII	VII	VL	v		3112	511	
Includes PCI 64 bit interface at 33 MHz	Xilinx	LogiCORE	V-IIP	V-II						
PCI-X 64/66 Interface for Virtex-E (DO-DI-PCIX64-VE).		Logiconi								
					VE					
Includes PCI 64 bit Interface at 33 MHz	Xilinx	LogiCORE					-			
Includes PCI 64 bit interface at 33 MHz RapidIO 8-bit port LP-LVDS Phy Layer (DO-DI-RIO8-PHY)	Xilinx Xilinx	LogiCORE LogiCORE	V-IIP	V-II						
Includes PCI 64 bit interface at 33 MHz RapidIO 8-bit port LP-LVDS Phy Layer (DO-DI-RIO8-PHY) RapidIO Logical (I/O) and Transport Layer (DO-DI-RIO8-LOG)		LogiCORE LogiCORE LogiCORE	V-IIP V-IIP	V-II V-II						
RapidIO 8-bit port LP-LVDS Phy Layer (DO-DI-RIO8-PHY)	Xilinx	LogiCORE								
RapidlO 8-bit port LP-LVDS Phy Layer (DO-DI-RIO8-PHY) RapidlO Logical (I/O) and Transport Layer (DO-DI-RIO8-LOG)	Xilinx Xilinx	LogiCORE LogiCORE	V-IIP		V-E	V		S-IIE		
RapidIO 8-bit port LP-LVDS Phy Layer (DO-DI-RIO8-PHY) RapidIO Logical (I/O) and Transport Layer (DO-DI-RIO8-LOG) RapidIO Phy Layer to PLB Bridge reference design	Xilinx Xilinx Xilinx	LogiCORE LogiCORE Reference Design	V-IIP	V-II	V-E V-E	VVV		S-IIE	S-II	
RapidIO 8-bit port LP-LVDS Phy Layer (DO-DI-RIO8-PHY) RapidIO Logical (I/O) and Transport Layer (DO-DI-RIO8-LOG) RapidIO Phy Layer to PLB Bridge reference design Serial Protocol Interface (SPI) Slave	Xilinx Xilinx Xilinx CAST, Inc.	LogiCORE LogiCORE Reference Design AllianceCORE	V-IIP	V-II V-II			S-3	S-IIE	S-II	
RapidlO 8-bit port LP-LVDS Phy Layer (DO-DI-RIO8-PHY) RapidlO Logical (I/O) and Transport Layer (DO-DI-RIO8-LOG) RapidlO Phy Layer to PLB Bridge reference design Serial Protocol Interface (SPI) Slave USB 1.1 Function Controller	Xilinx Xilinx Xilinx CAST, Inc. CAST, Inc.	LogiCORE LogiCORE Reference Design AllianceCORE AllianceCORE	V-IIP V-IIP	V-II V-II			S-3	S-IIE	S-II	
RapidIO 8-bit port LP-LVDS Phy Layer (DO-DI-RIO8-PHY) RapidIO Logical (I/O) and Transport Layer (DO-DI-RIO8-LOG) RapidIO Phy Layer to PLB Bridge reference design Serial Protocol Interface (SPI) Slave USB 1.1 Function Controller XAPP653: Virtex-II Pro/Spartan-3 3.3V PCI Reference Design Video & Image Processing BURST_PLL	Xilinx Xilinx Xilinx CAST, Inc. CAST, Inc.	LogiCORE LogiCORE Reference Design AllianceCORE AllianceCORE	V-IIP V-IIP	V-II V-II			S-3 S-3	S-IIE S-IIE	S-II	
RapidIO 8-bit port LP-LVDS Phy Layer (DO-DI-RIO8-PHY) RapidIO Logical (I/O) and Transport Layer (DO-DI-RIO8-LOG) RapidIO Phy Layer to PLB Bridge reference design Serial Protocol Interface (SPI) Slave USB 1.1 Function Controller XAPP653: Virtex-II Pro/Spartan-3 3.3V PCI Reference Design Video & Image Processing BURST_PLL Color Space Converter, RGB2YCrCb	Xilinx Xilinx Xilinx CAST, Inc. CAST, Inc. Xilinx Pinpoint Solutions, Inc. CAST, Inc.	LogiCORE LogiCORE Reference Design AllianceCORE AllianceCORE Reference Design AllianceCORE AllianceCORE	V-IIP V-IIP	V-II V-II V-II	V-E	V			S-II	
RapidlO 8-bit port LP-LVDS Phy Layer (DO-DI-RIO8-PHY) RapidlO Logical (I/O) and Transport Layer (DO-DI-RIO8-LOG) RapidlO Phy Layer to PLB Bridge reference design Serial Protocol Interface (SPI) Slave USB 1.1 Function Controller XAPP653: Virtex-II Pro/Spartan-3 3.3V PCI Reference Design Video & Image Processing BURST_PLL Color Space Converter, RGB2YCrCb Color Space Converter, RGB2YCrCb	Xilinx Xilinx CAST, Inc. CAST, Inc. Xilinx Pinpoint Solutions, Inc. CAST, Inc. Parigee, LLC	LogiCORE LogiCORE Reference Design AllianceCORE AllianceCORE Reference Design AllianceCORE AllianceCORE AllianceCORE	V-IIP V-IIP	V-II V-II V-II V-II	V-E V-E	V V V V		S-IIE	S-11 S-11	
RapidIO 8-bit port LP-LVDS Phy Layer (DO-DI-RIO8-PHY) RapidIO Logical (I/O) and Transport Layer (DO-DI-RIO8-LOG) RapidIO Phy Layer to PLB Bridge reference design Serial Protocol Interface (SPI) Slave USB 1.1 Function Controller XAPP653: Virtex-II Pro/Spartan-3 3.3V PCI Reference Design Video & Image Processing BURST_PLL Color Space Converter, RGB2YCrCb Color Space Converter, KGB2YCrCb Color Space Converter, YCrCb2RGB	Xilinx Xilinx Xilinx CAST, Inc. CAST, Inc. Xilinx Prinpoint Solutions, Inc. CAST, Inc. Perigee, LLC Perigee, LLC	LogiCORE LogiCORE Reference Design AllianceCORE AllianceCORE AllianceCORE AllianceCORE AllianceCORE AllianceCORE AllianceCORE	V-IIP V-IIP	V-II V-II V-II V-II V-II	V-E V-E	V V V V		S-IIE	S-II S-II S-II	
RapidIO 8-bit port LP-LVDS Phy Layer (DO-DI-RIO8-PHY) RapidIO Logical (I/O) and Transport Layer (DO-DI-RIO8-LOG) RapidIO Phy Layer to PLB Bridge reference design Serial Protocol Interface (SPI) Slave USB 1.1 Function Controller XAPP653: Virtex-II Pro/Spartan-3 3.3V PCI Reference Design Video & Image Processing BURST_PLL Color Space Converter, RGB2YCrCb Color Space Converter, RGB2YCrCb	Xilinx Xilinx CAST, Inc. CAST, Inc. Xilinx Pinpoint Solutions, Inc. CAST, Inc. Parigee, LLC	LogiCORE LogiCORE Reference Design AllianceCORE AllianceCORE Reference Design AllianceCORE AllianceCORE AllianceCORE	V-IIP V-IIP	V-II V-II V-II V-II	V-E V-E V-E	V V V V		S-IIE	S-II S-II S-II S-II	SS

96

Visit the Xilinx IP Center for more details at www.xilinx.com/ipcenter

Xcell Journal

Function	Vendor Name	ІР Туре	Virtex-II Pro	Virtex-II	Virtex-E	Virtex	Spartan-3	Spartan-IIE	Spartan-II	Spartan
Discrete Cosine Transform, 2D Inverse	CAST, Inc.	AllianceCORE		V-II	V-E	V			S-II	
Discrete Cosine Transform, Combined 2D Forward/Inverse	CAST, Inc.	AllianceCORE		V-II	V-E	V			S-II	
Discrete Cosine Transform, Forward 2D	CAST, Inc.	AllianceCORE		V-II	V-E	V			S-II	
Discrete Cosine Transform, Forward/Inverse	Telecom Italia Lab S.p.A.	AllianceCORE				٧			S-II	
Discrete Cosine Transform, forward/inverse 2D	Barco-Silex	AllianceCORE		V-II	V-E	V			S-II	
Discrete Wavelet Transform, Combined 2D Forward/Inverse	CAST, Inc.	AllianceCORE		V-II	V-E	٧			S-II	
Discrete Wavelet Transform, Line-based programmable forward	CAST, Inc.	AllianceCORE		V-II	V-E	٧			S-II	
Huffman Decoder	CAST, Inc.	AllianceCORE		V-II	V-E	٧		S-IIE	S-II	
JPEG Fast Codec	CAST, Inc.	AllianceCORE	V-IIP	V-II	V-E	٧	S-3			
JPEG Fast Codec	CAST, Inc.	Submitted	V-IIP	V-II	V-E	V	S-3			
JPEG Fast Decoder	CAST, Inc.	AllianceCORE	V-IIP	V-II	V-E	٧		S-IIE		
JPEG Fast Encoder	CAST, Inc.	AllianceCORE	V-IIP	V-II	V-E	V				
JPEG, 2000 Encoder	CAST, Inc.	AllianceCORE	V-IIP	V-II	V-E					
JPEG, Fast color image decoder	Barco-Silex	AllianceCORE		V-II	V-E	V				
JPEG, Fast gray scale image decoder	Barco-Silex	AllianceCORE		V-II	V-E	V				
JPEG, Motion Codec core V1.0	Amphion Semiconductor Ltd.	AllianceCORE		V-II	V-E	V				
JPEG, Motion Decoder core V1.0	Amphion Semiconductor Ltd.	AllianceCORE		V-II	V-E	V				
JPEG, Motion Encoder core V2.0	Amphion Semiconductor Ltd.	AllianceCORE		V-II	V-E	V				
Longitudinal Time Code Generator	Deltatec S.A.	AllianceCORE				V				
MPEG-2 HDTV I & P Encoder	Duma Video, Inc.	AllianceCORE		V-II						
MPEG-2 SDTV I & P Encoder	Duma Video, Inc.	AllianceCORE		V-II						
NTSC-COSEP	Pinpoint Solutions, Inc.	AllianceCORE		V-II	V-E		S-3	S-IIE		
Backplanes and Gigabit Serial I/O										
Aurora 401: single lane, 32-bit interface	Xilinx	Reference Design	V-IIP							L
WP160: Emulating External SERDES Devices with										
Embedded RocketIO Transceivers	Xilinx	White Paper	V-IIP							L
XAPP 649: SONET Rate Conversion in Virtex-II Pro Devices	Xilinx	Reference Design	V-IIP							
XAPP 651: SONET and OTN Scramblers/Descramblers	Xilinx	Reference Design	V-IIP							L
XAPP 652: Word Alignment and SONET/SDH Framing	Xilinx	Reference Design	V-IIP							<u> </u>
XAPP660: Partial Reconfiguration of RocketIO Attributes	Viliau	Deferrence Desire	VIID							
using PPC405 core (DCR Bus)	Xilinx	Reference Design	V-IIP							
XAPP661: RocketIO Transceiver Bit-Error Rate Tester (BERT)	Xilinx	Reference Design	V-IIP							
XAPP662: Partial Reconfig. of RocketIO Attributes using PPC405 core (PLB or OPB bus) + RocketIO Transceiver Bit-Error Rate Tester (BERT)	Xilinx	Reference Design	V-IIP							
Basic Elements	AIIIIIX	Reference Design	V-IIP							
Binary Counter	Xilinx	LogiCORE	V-IIP	V-II	V-E	V	S-3	S-IIE	S-II	
Binary Decoder	Xilinx	LogiCORE	V-IIP	V-II	V-L V-E	V	S-3	S-IIE	S-II	
Bit Bus Gate	Xilinx	LogiCORE	V-IIP	V-II	V-E	V	S-3	S-IIE	S-II	
Bit Gate	Xilinx	LogiCORE	V-IIP	V-II V-II	V-E V-E	V	S-3	S-IIE	S-11	
Bit Multiplexer	Xilinx	LogiCORE	V-IIP	V-II	V-E	V	S-3	S-IIE	S-II	
BUFE-based Multiplexer Slice	Xilinx	LogiCORE	V-IIP	V-II	V-E	v	S-3	S-IIE	S-II	
BUFT-based Multiplexer Slice	Xilinx	LogiCORE	V-IIP	V-II	V-E	V	S-3	S-IIE	S-II	
Bus Gate	Xilinx	LogiCORE	V-IIP	V-II	V-E	v	S-3	S-IIE	S-II	
Bus Multiplexer	Xilinx	LogiCORE	V-IIP	V-II	V-E	v	S-3	S-IIE	S-II	
Comparator	Xilinx	LogiCORE	V-IIP	V-II	V-E	v	S-3	S-IIE	S-II	
FD-based Parallel Register	Xilinx	LogiCORE	V-IIP	V-II	V-E	v	S-3	S-IIE	S-II	
FD-based Shift Register	Xilinx	LogiCORE	V-IIP	V-II	V-E	v	S-3	S-IIE	S-II	
Four-Input MUX	Xilinx	LogiCORE								S
LD-based Parallel Latch	Xilinx	LogiCORE	V-IIP	V-II	V-E	V	S-3	S-IIE	S-II	
Parallel-to-Serial Converter	Xilinx	LogiCORE								S
RAM-based Shift Register	Xilinx	LogiCORE	V-IIP	V-II	V-E	V	S-3	S-IIE	S-II	
Register	Xilinx	LogiCORE								S
Three-Input MUX	Xilinx	LogiCORE								S
Two-Input MUX	Xilinx	LogiCORE								S
Prototype & Development Hardware Products										
CPU + FPGA (Virtex/Spartan-II) MicroEngine Cards	Intrinsyc, Inc.	AllianceCORE								
CPU + FPGA (Virtex-II) MicroEngine Cards	Intrinsyc, Inc.	AllianceCORE		V-II						
JockoBoard SOC Virtex-II Prototyping Platform	RealFast Operating Systems AB	AllianceCORE		V-II						
LogiCRAFT Evaluation System	Xylon d.o.o.	AllianceCORE			V-E				S-II	
PC/104-Plus Reconfigurable Module Board	Derivation Systems, Inc.	AllianceCORE								
	Intrinsyc, Inc.	AllianceCORE								
uPCI Reference and Development Platform	intumsyc, inc.									

Visit the Xilinx IP Center for more details at www.xilinx.com/ipcenter





XILINX GLOBAL SERVICES

http://support.xilinx.com/support/gsd/index.htm

Part Number	Product Description	D	Duration	
Education Service			hours	
FPGA13000-5-ILT	Fundamentals of FPGA Design		80	
FPGA23000-5-ILT	Designing for Performance		16	oddns
FPGA33000-5-ILT	Advanced FPGA Implementation		16	 Sign
LANG11000-5-ILT	Introduction to VHDL		24	m
LANG21000-5-ILT	Advanced VHDL		16	• Sea
LANG12000-5-ILT	Introduction to Verilog		24	• Tro
PCI8000-4-ILT	PCI CORE Basics		80	• Cor
PCI28000-4-ILT	Designing a PCI System		16	VER
ASIC25000-5-ILT	Designing for Performance for the ASIC User		24	
DSP2000-3-ILT	DSP Implementation Techniques for Xilinx FPGAs		24	• XD
DSP-10000-5-ILT	DSP Design Flow		24	rec
RI022000-5-ILT	Designing with RocketIO MGT		16	• Sys
PROMO-5003-5-LEL	Designing for Performance, Live Online		6	Ipd
EMBD-21000-5-ILT	Embedded Systems Development		16	• Cui
Platinum Technical Service			hours	
SC-PLAT-SVC-10	Seat Platinum Technical Service w/10 education credits		N/A	• Ib
SC-PLAT-SITE-50	Platinum Technical Service site license up to 50 customers		N/A	
SC-PLAT-SITE-100	Platinum Technical Service site license for 51-100 customers		N/A	and
SC-PLAT-SITE-150	Platinum Technical Service site license for 101-150 customers		N/A	• Em
Titanium Technical Service			hours	har
PS-TEC-SERV	Titanium Technical Service (minimum 40 hours)		N/A	• Col
DC-DES-SERV	Design Services Contract		N/A	
Xilinx Productivity Advantage			hours	Titan
DS-XPA	Custom XPA Packaged Solution		N/A	
DS-XPA-10K	Custom XPA for \$0 - \$10,000		N/A	• Dec
DS-XPA-25K	Custom XPA for \$10,001 - \$25,000		N/A	Des
DS-XPA	Custom XPA for \$25,001 - \$100,000		N/A	• Cor
DS-XPA-10K-INT	Custom XPA (International) for \$0 - \$10,000		N/A	 Fac
DS-XPA-25K-INT	Custom XPA (International) for \$10,001 - \$25,000		N/A	Tim
DS-XPA-INT	Custom XPA (International) for \$25,001 - \$100,000		N/A	∎ , ,
DS-ISE-ALI-XPA	XPA Seat, ISE Alliance		N/A	• Ser
DS-ISE-FND-XPA	XPA Seat, ISE Foundation		N/A	
Promotion Packages			hours	
PROMO-5004-5-ILT	FPGA Essentials: Includes both Fundamentals of FPGA Design and Designing for Performance dasses	mance dasses	24	
DS-SYSGEN-4SL-T	DSP Package: Includes SysGen for DSP and 15 Training Credits		24	
DO-EDK-T	EDK Package: Includes EDK Kit and Embedded Systems Development class		16	
Education Services Contacts				U VON
	1200 DE01	Design Services Contacts		APA C

http://support.xilinx.com/support/training/training.htm North America: 877-XLX-CLAS (877-959-2527) Europe: +44-870-7350-548 eurotraining@xilinx.com

Japan: +81-3-5321-7750

http://support.xilinx.co.jp/support/education-home.htm Asia Pacific: +852-2424-5200 education_ap@xilinx.com

http://support.xilinx.com/support/education-home.htm

Alex Hillier: +44-870-7350-516 Richard Fodor: 408-626-4256 Mike Barone: 512-238-1473 Vorth America: Europe:

Martina Finnerty: +353-1-403-2469 Asia Pacific:

David Keefe: +852-2401-5171 designservices@xilinx.com

ort.xilinx.com

yn up for personalized email alerts at /support.xilinx.com

The XPA provides customers with everything they need to improve their designs — Software, Education and Support Services, IP cores and demo boards — in one package. A single purchase order allows designers to get what they need, when they

Xilinx Productivity Advantage (XPA) Program

need it, without the worry of ordering each piece of the solution separately.

Two types of XPAs are available; custom XPA and Prepacked "XPA Seat."

- arch our knowledge database
- ubleshoot with Problem Solvers
- insult with engineers in Forums

http://support.xilinx.com/support/gsd/xpa_program.htm

x Design Services (XDS)

- 35 provides extensive FPGA hardware and embedded software design experience backed by industry cognized experts and resources to solve even the most complex design challenge.
- stem Architecture Consulting Provide engineering services to define system architecture and rtitioning for design specification
- istom Design Solutions Project designed, verified, and delivered to mutually agreed upon design ecifications.
- Core Development, Optimization, Integration, Modification, and Verification Modify, integrate, d optimize customer intellectual property or third party cores to work with Xilinx technology. Develop Istomer-required special features to Xilinx IP cores or third party cores. Perform integration, optimization, Id verification of IP cores in Xilinx technology.
- hedded Software Develop complex embedded software with real-time constraints, using rdware/software co-design techniques.
- nversions Convert ASIC designs and other FPGAs to Xilinx technology and devices.

nium Technical Service

- dicated Applications Engineer
- sign flow methodology coaching
- intract based service
- ctory escalation process
- ning closure expertise
- rvice at customer site or Xilinx site

Platinum Technical Service

- Access to a dedicated team of Senior Applications Engineers
- Dedicated toll free number
- Priority case resolution
- Ten Education Credits
 - Electronic newsletter
- Formal escalation process
- Service Packs and Software updates
- Application Engineer to customer ratio is 2x the Gold Level
 - * Toll free number available in US only, dedicated local numbers available across Europe

Titanium Technical Service Contacts Telesales: 800-888-3742 North America:

North America: 800-888-FPGA (3742)

fpga.xilinx.com Europe:

Contacts

Stuart Elston: +44-870-7350-632 Europe:

Stuart Elston: +44-870-7350-532

Asia Pacific: David Keefe: +852-2401-5171

Japan: +81-3-5321-7730


Asia Pacific: David Keefe: +852-240-5171 or japantitanium@xilinx.com



Xilinx Global Services **Finish Faster**

Fall 2003

Avoid messy timing mistakes. Use Mentor Graphics[®] FPGA design tools.



PRECISION^SSYNTHESIS As any FPGA designer can tell you, achieving precise timing is their single most critical challenge. That's why Mentor Graphics" created Precision" Synthesis, a powerful new tool suite that lets designers close on timing faster than ever. Precision" Synthesis provides the most comprehensive analysis for complex FPGAs with the only complete, built-in incremental timing analysis. Quickly find and optimize the most critical paths and avoid frustrating trial-and-error design iterations. Visit www.mentor.com/fpga today or call 877.387.5873 for more information on how Precision" Synthesis can help you find the fastest path to a completed design.



To maximize **Savings** on your next FPGA design, just keep two things in mind.

n today's challenging business environment, cost reduction is critical. Together, Xilinx and Synplicity deliver everything you need to optimize your FPGA designs and your budget.

By combining the performance of the best synthesis tool available, Synplicity's Synplify Pro^{*}, with industry-leading Xilinx FPGAs, we give you the power to quickly meet critical design timing demands while minimizing area, resulting in a smaller device or lower speed-grade requirement.



A slower speed grade alone could result in device savings of up to 25%.

This unique partnership is the latest advancement in our efforts to minimize system design costs through technology innovations such as 90nm design rules, 300mm wafers for manufacturing, high-level function integration and ISE-tool productivity enhancements. With Xilinx and Synplicity, you get the best of both worlds — increased FPGA performance and decreased design costs. Visit *www.xilinx.com/savings* to learn more.



© 2003 Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124. Europe +44-870-7350-600; Japan +81-3-5321-7711; Asia Pacific +852-2-424-5200; Xilinx is a registered trademark and The Programmable Logic Company is a service mark of Xilinx, Inc. The Synplicity "S" logo and Synplify Pro are registered trademarks of Synplicity Inc. All other trademarks and registered trademarks are the property of their respective owners.