77 - 68

THE CONSTRUCTION OF A

- SIMPLE MICROCOMPUTER -

USING A 6800 MICROPROCESSOR

© BEAR MICROCOMPUTER SYSTEMS 1977 24 College Rd, Maidenhead, Berks. SL6 6BN

First edition June 1977

Preface

77-68 was designed to be a low cost system with which the constructor could learn about microcomputing by direct experience. The board can then be expanded, without restriction, to the limit of the 6800 microprocessor's potential. Throughout the following months, additional items will be made available e.g. memory cards, Kansas City interface, RS 232C interface, Monitoring ROM's. The User Group will hold all the latest information and it is expected to play a major role in the development of this system.

If difficulty is experienced in obtaining any parts or in commissioning the microcomputer, do not hesitate to contact the "BEAR" or the User Group.

The Instruction set is reproduced by kind permission of Motorola Ltd.

BEAR MICROCOMPUTER SYSTEMS

JUNE 1977

2nd. Reprint.

Included in this edition are the details of the two avaiable extentions to 77-68;- the 4Kbytes RAM p.c.b. and the Soft Monitor V24/R232C interface p.c.b. Within the next few weeks a ROM monitor p.c.b. and a V.D.U./Keyboard p.c.b. will become available, plus several more during 1978. You are recommended to the User Group Newsletters No. 1,2 and 3 which have already been published.

NEWBEAR COMPUTING STORE

May 1978.

(i)

LIST OF CONTENTS

Table 4

Ser!

Cnapter 1.	Introduction	1
Chapter 2.	77-68 Characteristics	3
Chapter 3.	Hardware Description	5
Chapter 4.	Construction & Testing	10
Chapter 5.	Programming	16
Chapter 6.	Extending the System	25
Chapter 7.	User Group	28
Appendix 1	Binary, Decimal & Hexadecimal Notation	43
Registration Form. Design Note 15 and	22.	45
LIST OF FIG	URES	
Fig. 1	77-68 Block Diagram	29
Fig. 2	MPU Clock Waveforms	30
Fig. 3	Important Bus Timings	31
Fig. 4	CPU Board - Layout of Major Components	32
Fig. 5	Wiring to Board Connector	3 3
Fig. 6	Optional Data Bus Buffers	34
Fig. 7	Power Supply	35
Fig. 8	P.C.B. Wiring Loom notes	36
Fig. 9	Circuit Diagram	37
Table 1	77-68 Component Distribution	38
Table 2	77-67 Component List	39
Table 3	6800 Instruction Set	40, 41

42

(11)

Pin assignment Edge connector

77-68

Chapter 1. Introduction

The 77-68 was designed as a cheap and simple way to build a working microcomputer which could be expanded at a later date, when the constructor's pocket and time permit.

Although the basic machine described here is limited in terms of memory (256 8 bit words) and input/Output devices (only binary switches and lamps are provided), it will give the user valuable experience of the hardware and software techniques associated with microprocessors, without committing him to a large initial outlay.

Even in its simplest form, the 77-68 can be used to execute real programs. Mathematical routines can be run, simple computer games played, and the machine can be a controller/sequencer for household devices, simple production tools, or even a model train layout.

The basic 77-68 can be built for about £50, or less if the constructor has a reasonably deep junk box, and the only additional equipment needed is a source of +5V DC power. By using toggle switches and LED's as rudimentary input/output devices, the 77-68 user does not need to invest in a teleprinter or VDU before he can get started although these and other enhancements can be added to the system later.

Care has been taken in the design to ensure that the machine can be expanded easily to have a capability close to that of any 8 bit microprocessor currently available. For example, the 6800 MPU chip has been chosen as the heart of the 77-68, rather than one of the simpler, slower and slightly cheaper types which would limit the power of an enhanced machine. Also, provision is made for fully buffered TTL data and address busses for flexibility in adding other units to build up a large system.

Finally, a word of warning. Although the 77-68 is relatively straightforward, it should not be attempted until the would-be constructor is familiar with the construction of TTL based logic circuits, and has some knowledge of microcomputer hardware and software. The following books are highly recommended as suitable

background reading;

'An Introduction To Microcomputers' Vols I & II by Adam Osborne. Published by Adam Osborne and Associates Inc., 2950 Seventh St., Berkekyl, California 94710, and distributed in Europe by SYBEX, Publications Dept, 313 Rue Lecourbe, 75015 Paris, FRANCE. or Bear Microcomputer Systems

'M6800 Microcomputer System Designs Data', (or at least the M6800 data sheets) from Motorola.

or Bear Microcomputer Systems

Chapter 2 77-68 Characteristics

1. CPU

The heart of the 77-68 is the '6800' eight bit microprocessor, readily available from Motorola, AMI, and others. This features;

- * 72 instructions.
- * 7 Addressing modes (Direct, Relative, Immediate, Indexed, Extended, Implied and Accumulator).
- * 6 internal registers (two accumulators, index register, program counter, stack pointer and condition code register).
- * 8 bit parallel processing.
- * Single (5V) power supply.

2. Memory

The basic 77-68 card has 255 words of 8 bit static Random Access MOS Memory. However, all 16 of the 6800 address lines are buffered and brought out to the card connector, allowing the constructor to expand to the full 64K word capability of the 6800 CPU chip.

3. CPU Cycle Time

A quartz crystal controlled clock gives a basic CPU cycle time of 1.6uS. This may be extended in increments of 0.2uS to a maximum of 5uS to cater for slow external memory should the need arise.

The time taken to execute an instruction depends upon the particular operation and the addressing mode used e.g.;

Add Accumulators;	2	cycles	3.2uS
Load Accumulator;	2-5	cycles	3.2 - 8 uS
Branch;	L _k	cycles	6.4uS

4. Input/Output

Peripheral data and control registers are treated as memory locations, and can therefore be handled using the full 6800 instruction set.

The basic 77-68 uses eight toggle switches as an input register for loading the user's program and for entering data during program execution, and eight LED's as a data display. Although this might be considered a rather primitive approach, it does give the constructor a

minimum 'first cost' system and emphasises the essentially binary nature of microprocessors. More sophisticated peripherals, such as a keyboard, display & printer, can easily be added to the basic system.

As well as the eight 'data' switches, eight 'address' switches allow the user to examine the contents of any of the 255 memory locations when the processor is halted.

5. Construction

The 77-68 is designed around the standard 8.0" square printed circuit board with a 0.1" single sided edge connector. Suitable 'prototyping' boards are readily available, alternatively the constructor may use a specially designed board supplied by BMS.

The basic machine comprises;

- a single board containing the 6800 microprocessor chip, 255 words of memory, data input and output registers and miscellaneous control circuitry.
- a simple control panel.
- a source of 5VDC at about 1A.
- 6. Expandability

Enhancements being designed for the 77-68 include;

- Memory extension
- Tape cassette interface ('Kansas City' standard)

- VDU and keyboard interfaces

These will allow the constructor to build up a system capable of running much of the vast amount of software that is readily available to 6800 based system users.

Chapter 3 Hardware Description

The Basic Machine

Fig 1 shows a block diagram of the basic 77-68. It comprises;

- The 6800 Microprocessor Unit itself. This performs the actual machine language instructions stored in the RAM, using data read from the RAM or the Data Switch Register.
- A 256 word eight bit Random Access Memory used to store data and instructions. The particular word to be read from or written into is selected by the eight address lines A0 - A7. The 6800 MPU actually has 16 address lines, providing an addressing range of 2¹⁶, or approximately 65000 words, however the high 8 lines A8 to A15 are not used by the basic 77-68. Also, the address 255 (Hexadecimal FF) accesses the data switches and data display register as described below, thus the RAM is disabled when this address is selected.
- A 8 line, 2 way, data selector which allows the address bus lines A0 to A7 to be driven either from the 6800 MPU or from the address switches.
- An eight bit data input switch register. When the MPU selects address FF, a read operation will take information from these switches, rather than from the RAM.
- An eight bit output register, driving an eight bit 'data' display. An MPU write operation into location FF will load this register.
- Miscellaneous clock and control logic.

The HALT switch disables the MPU (after allowing it to complete the current instruction) so that its TRI-STATE outputs go to the high impedance state. The address selector is then set so that lines AO - A7 are controlled by the address switches rather than by the MPU. At the same time, the data register input gates are opened so that the data display shows whatever information is on the data bus, and a read condition applied to the RAM. Thus the contents of any of the RAM locations can be examined by setting the appropriate address on the switches.

When the LOAD switch is operated (while the machine is HALTed) the RAM

is set to the write condition, and the contents of the data switch register gated onto the data bus to be written into memory at the location selected by the address switches.

Thus, without involving the MPU, we can examine the contents of memory, or load new information into any location.

When the RESET switch is operated, the MPU goes into an initialisation routine, then it reads the contents of location FF (the data switch register) as the location at which to start program execution when the HALT condition is removed. So, having loaded a program into memory, we can run it by simply setting the data switch register to the program starting address, momentarily operating the RESET switch, then removing the HALT condition. If the HALT condition is removed without the RESET switch having been operated, the MPU will resume operation from the point at which it had been halted.

The RUN lamp is lit whenever the 6800 MPU has control of the busses. Although the 6800 MPU does not have an explicit HALT instruction, WAI (Wait for Interrupt) has roughly the same effect and, when operated, will extinguish the RUN lamp.

Detailed Circuit Description

In describing the hardware, the following conventions are used;

- 'l' is high (any voltage between about +2 and +5V)
- '0' is low (0 to 0.5V)
- A bar () over a signal name means that it is asserted low. For example, the line SWSEL goes low to select the switch inputs. Similarly, a circle (o) on a logic element input means that input is asserted low, e.g. X13 pin 40 is pulled low (to 0) to reset the device.
- Gate functions can, in general, be drawn in two ways;



The version which best represents the logic function being performed is used in the schematic.

All inputs and outputs of the MOS devices (X13, 17 & 18) are protected against static electricity by being connected to some other device; a TTL device input or output will effectively clamp spikes greater than about +8V, or more negative than about -1V. Thus, although address lines A8 - Al5 are not used by the basic 77-68, it is wise to include X11, 12 gates from the beginning to protect the valuable 6800.

X13, the 6800, is the heart of the machine. Its low order eight address lines A0 - A7 are routed to the data selectors X8 & 9, which take either the 6800 outputs (ADSEL = 0) or the pattern set on the address switches (ADSEL = 1) and apply the result to the RAM and to the connector for system expansion. As well as selecting the appropriate address source, X8 & 9 also buffer the rather low power outputs of the 6800 to full TTL drive levels. The eight high order address outputs A8 - A15 of the 6800 are buffered by the OR gates X12 & X11, which also force A8 - A15 at the connector to 1's when ADSEL is high.

The data switch information is transferred onto the data bus when required by the Tri-State buffers X22, X23. The inputs of these buffers are high impedance when \overline{SWSEL} is 'l', otherwise they are at 1 or 0 depending upon the setting of the data switches. (Note; for both the data and address switches, open circuit = 1, closed = 0). 74125's have been used for X22 & X23 as these are cheap and readily available.

The data register (X20, 21) takes information from the 6800 data bus when RSEL is at 1, and latches this information when RSEL falls to 0. The Low Speed Schottky version (74LS75) is used as a normal 7475 would load the 6800 data bus too much, while a 74L75 would need additional buffering to drive the LED's. The \overline{Q} outputs of X20, 21 are fully loaded driving the LED's, so the Q outputs are also taken to the card connector to drive any peripheral devices which may be added.

DM81LS97 Octal Tri-State buffers X15, 16 may be added to buffer the data bus to full TTL drive capability when it is desired to expand the system, they are not required for the basic 77-68. 74125's cannot be used here as their inputs would load the 6800 data bus outputs too much.

The memory uses two 256 x 4 RAM, the widely available 2112 devices being chosen. These memories are enabled when $\overline{\text{MCE}}$ is low, the contents of the selected location are read out onto the data bus when MRW is 1, when MRW is 0 the information present on the data bus will be written into the selected location.

The 6800 MPU interrupt inputs NMI and IRQ are not used by the basic 77-68, but are brought to the card connector for future use, and held high by R13, 14 (these are 'active low' inputs).

Timing for the machine is derived from a 5 MHz crystal controlled oscillator. A cheaper RC oscillator using, say, a 7413 could have been used instead, but an accurate timing source is sufficiently valuable in some applications (e.g. a software routine to drive a serial teleprinter input) to make the slight extra expense worthwhile.

The 5 MHz is divided by 8 in X2, giving a normal MPU cycle time of 1.6uS. This is a bit slower than the maximum operating speed of the M6800, but allows the use of cheap (low speed) memories, and also eases various timing problems that occur if one tries to squeeze the last ounce of performance out of the MPU. The slight reduction in speed does not significantly reduce the system capability.

The MPU clock waveforms \emptyset l and \emptyset 2 and various other timing signals are derived as shown in Fig 2. Points worthy of note are;

- DBE is high for most of the time. As this line gates the 6800 outputs onto the bus during a Write operation, it allows the use of memories with a relatively long write time, and those which require that the data is present after their CE input goes high at the end of a write cycle.
- The general enable line (E) goes to 0 after the end of $\emptyset 2$, ensuring that the 6800 input data hold time requirements are met even when using a fast memory.
- A derived clock is used to synchronise the HALT and LOAD inputs (by X10) to ensure that they only change state at the correct time in the MPU cycle.
- Ø2 can be extended by holding the HOLD input low by external logic. This allows external slow core (or cheap EPROM) memory

в

to be added to the system. The external logic must ensure that the \emptyset 2 'l' time is not extended beyond the 4.5uS limit given in the M6800 specification.

The RESET input from the switch is 'de-bounced' by the bistable made from two of X24 gates.

When the HALT switch is thrown, X10 pin 5 goes low, applying a HALT signal to the 6800. After completing the current instruction, the 6800 will raise the BA (Bus Available) line to 1. Note that the BA line will also go to 1 after execution of the WAI instruction.

BA going to 1 turns off the RUN LED and, if the HALT switch had been set, puts ADSEL to 1 which puts AO - A7 under control of the address switches and allows RSEL to go high (when the clock signal on X5 pin 4 is high) so the data register continually monitors the state of the data bus.

The E line carries a general purpose memory enable signal that goes high when the MPU clock \emptyset 1 is low and a valid address is present on the address bus (X13 VMA output high or the HALT switch thrown).

The '256SEL' card input is not used in the basic 77-68, but if pulled low de-selects the on-card 256 word RAM, allowing the use of an external memory. In the basic 77-68 this card input is left open, pulled high by the 430 ohm resistor.

The MCE line enables the 256 word RAM when low.

X7 detects the 'all ones' condition on the address lines A0 - A7 which is the data switch/register address. It then inhibits the RAM and enables selection of the switch register (MRW high) or data register (MRW low) via X3, X19 etc.

The MRW line is normally high, and goes low for a write operation (into memory or the data register), including a LOAD.

9

6.5

Chapter 4. Construction & Testing

The component and connector numbering shown is that for the 77-68 CPU printed circuit board which is available as detailed elsewhere. The layout of the major components on this board is shown in Fig. 4. This board is 8.0" square with a gold plated 0.1" single sided edge connector. To cut costs a single sided board has been used thus some additional wiring is needed to complete the circuit. Nevertheless it forms the basis for a soundly constructed machine. The board has provision for fitting the optional data bus buffers X15,X16.

Compatible 'prototyping' boards and edge connectors are available from VERO as;

VB/10725/1 plug-in single sided 0.1" matrix board.

12681 SRBP

12682 EPOXY) DIG plug-in boards

13845/1 single sided plug in DIY board (undrilled, copper clad with edge connector contacts already etched)

10859/4solder-lug)single-sided 0.1" edge connector socket (7713597/4mini-wrap)ways plus polarising key position)

Also, the IMHOF-BEDCO MCV/5CX/100 'IMCARD' may be used, although this card is slightly smaller (7.9" wide x 7.5" long) and has only 75 edge contacts (plus polarising slot) corresponding to positions 2 - 77 on the VERO boards.

Should the constructor decide to 'wire his own', layout is not critical, except that the Øl & Ø2 drive lines from X5 to X13 (via R17, 18) should be kept short, and power lines, especially Ov (Ground) should be thick and laid out in the form of a mesh to minimise the impedance (and hence noise) between any two points in the circuit. Decoupling capacitors Cl - Cl1 should be distributed evenly across the board, with one of the electrolytics being positioned close to X13, another near X20, 21.

Whichever method is chosen, it is recommended that sockets be used for the MOS devices (X13, 17 s 18). The 40 way socket used by X13 should be of reasonable quality, not requiring excessive insertion force.

The wiring between the edge connector and the power supply and control panel are shown in Fig. 5. This figure also shows the basic 'Bus' connections from the CPU board to other boards (such as Memory, Cassette Interface, VDU control) which may be added later.

Testing

Most of the circuitry can be checked without the expensive X13, 17 or 18.

When the unit is fully assembled, but before plugging in X13, 17 & 18, check for any possible short-circuits between 0 and +5V inputs, and then apply power. None of the IC (except for X13, 17 & 18) consume much power, so any which feel more than slightly warm to the touch after a few minutes should be suspect.

Testing the oscillator and $\emptyset 1$, $\emptyset 2$ generator is easy with a 'scope of suitable bandwidth, but for those without, a moving coil voltmeter (greater than 10K / Volt resistance) should show;

X13 pin 3 (Ø1) approx. 1.8V
'' '' 37 (Ø2) '' 2.5V
'' '' 36 (DBE) about 2.5 - 3.5V, and the measured voltage should
 rise by about 0.5V or fall to 0V (depending upon
 the state of the divider X2) when the oscillator is

Edge connector pins 9 (5MHz) and 10 (CLK) should be about 1.5V, as should X10 pins 3 & 11 and X4 pins 4 & 5. These points should go to either '1' (about 3V) or '0' (about 0.1V) if the oscillator is stopped.

stopped by shorting X1 pin 6 to OV (pin 7).

Check the HOLD input (pin 8) by earthing it and noting that X13 pin 37 (\emptyset 2) goes to +5V.

X13 pin 40 (RESET) should be at 'l', falling to '0' when the RESET switch is thrown.

The RUN LED should be out, but should light when pin 7 (BA) of X13 is temporarily connected to OV.

X13 pin 2 (HALT) should be '1', falling to '0' when the HALT switch is set.

With X13, 17 & 18 still missing, set all address and data switches to 'O' and switch to HALT. All data LED's should be on. Turn the address switches in turn to 'l'. Only when they are all at 'l' should the data LED go out (because the address FF of the switch register has been selected). Leaving the address set to FF check that each data LED can be turned on and off by the corresponding data switch.

With the HALT switch in the RUN position, check that, regardless of the address switch settings, operation of the LOAD switch transfers the setting of the data switches to the LED's. With the LOAD switch unoperated the display should remain unaffected by any alteration of the data switch settings.

Now, plug in one of the 2112 memories (X17) (the right way round!), turn the power back on and switch to HALT.

You should now be able to store any pattern of bits 4 - 7 in any address (00 - FE) by;

- setting the data pattern and address on the switches and then operating the LOAD switch.

The stored pattern is read by setting the appropriate address on the switches (with the switch set to HALT).

For example;

set	data	00,	address	00,	press	LOAD
н	11	10	11	01	11	11
ΗĪ	11	20	11	02	11	ы
11	11	30	11	03	11	11

Then check that;

setting address to 00 displays 00

etc.

If this seems to be working, plug in the other memory (X18) and check that you can write into and read out of the low four bits as well.

Before proceeding, it is worthwhile spending half an hour or so practicing writing into and reading different memory locations and converting between hexadecimal notation and the switch settings. (Note that address FF is the switch/register, and the memory is inhibited at this address).

Next, carefully test the voltages on X13 socket pins (don't accidentally

short two pins together when doing this!);

pins 1, 21 & 39 are at 0V pins 4, 6 & 8 are at +5Vother pins will be at various voltages but none should be higher than +4V.

REMOVE ALL POWER FROM THE BOARD.

PLUG IN X13 VERY CAREFULLY - exerting an even pressure on all 40 pins, making sure that it goes into the socket straight, watching for signs of any leads bending under the IC body. The ceramic package version in particular is rather prone to cracking if an uneven stress is applied.

CHECK THAT IT IS THE RIGHT WAY ROUND.

If the machine has been hand wired, rather than built on a PC board, check that plugging in X13 has not disturbed any wires causing possible short circuits.

Make sure the supply is the correct voltage and polarity, then reconnect it.

With the switch in the HALT position, check that you can still load and read memory as tested previously.

Then check that pressing the RESET button lights the RUN LED.

Now for the first program. Load the following;

	mem loc	data	instruction
START:	00	7C ·	INC FFFF (switch/register)
	01	FF	
	02	FF	
	03	20	BR START
	04	FB	

This program reads the contents of location FFFF (the switch register), adds one, then stores the result in location FFFF (the data display register). It then branches back to the beginning and repeats for ever.

Having loaded and checked the program, set the data switches to the start address (00), momentarily depress the RESET button, then switch to RUN. The RUN LED should light and the data display show OL (switch register + 1). Check that whatever the setting of the switch register the display is always one greater. Also check that operation of the HALT switch turns off the RUN LED, and that the machine starts again when the HALT condition is removed.

By changing the instruction stored at location 00, the program can perform other functions;

<u>loc 00</u>	instr	display
7F	CLR	00
73	COM	One's complement (inverse) of sw reg
70	NEG	Two's complement (negative) of sw reg
7A	DEC	Sw reg minus one
79	ROL	Sw reg rotated left one position (BO will be
		set according to what was in the C bit)
76	ROR	Sw reg rotated right one position (B7 will be
		set according to what was in the C bit)
78	ASL	Sw reg shifted left one position (BO set to 'O')
77	ASR	Sw reg shifted right one position, except for
		B7 which remains the same
74	LSR	Sw reg shifted right one position, B7 set to
		1 O 1
7D	TST	Sw reg unchanged

Notes;

Each time the ROL instruction is performed during the program, the C bit will be set according to B7 of the switch reg, and in the next operation this will be set into B0 of the display. B0 of the display will therefore equal B7 of the Switch reg.

Similarly, when using this program with the ROR instruction, the C bit, and nence B7 of the display, will equal B0 of the Sw reg.

The TST instruction as implemented on the 6800 actually reads from the addressed location, then stores the data, unaltered, back in the same

location. Thus in this program it transfers the contents of the switch reg into the display reg.

Further test programs are given in the following section, but take heart, having got this far the machine is now basically working.

Chapter 5. Programming

For a detailed knowledge of the 77-68 instruction set, the constructor should refer to a publication such as the Motorola M6800 Microprocessor Programming Manual or Desig Note 4, however this chapter gives a summary of the more important features, illustrated by programs which will run on the 77-68.

Programming Model

From the programmer's point of view, the 77-68 consists of;

- Two eight bit accumulators; A & B
- An eight bit 'Condition Code' register
- A 16 bit Program Counter
- A 16 bit Index Register
- 255 (decimal) 8 bit words of random access memory (addresses 00 to FE)
- An 8 bit write-only display register at address FF
- An 8 bit read-only input switch register at address FF

Notation

The programs in this book are written in Motorola 6800 Assembly Language. Mnemonic codes are used to represent the instructions, and the actual machine code is also given, in hexadecimal format (see Appendix 1).

To save space, each line contains a complete instruction, whether it consists of one, two or three bytes. Thus in the '77-68 FLASHER Version 1' example, address 06 contains machine code 20, and machine code F8 is stored in address 07.

Addressing Modes

The 6800 (and hence the 77-68) has seven addressing modes;

Accumulator Addressing;

One byte, single operand instructions which operate on either of the accumulators e.g. INC A DEC B

Inherent Addressing;

One byte instructions which imply the use of one or more of the 6800 registers e.g. INX ABA

Immediate Addressing;

Two or three byte instructions in which the second (and third) byte of the instruction is <u>data</u>. In writing Assembly Language, a **# sign is** written before the data to distinguish it from an address e.g.

ADD A # 02 adds the value 2 to accumulator A

LDX # ABCD loads the (hex) value ABCD into the index reg.

Direct Addressing;

These are two byte instructions in which the second byte contains the address of the operand (which must lie in the range 0 - 255 (decimal) 00 - FF hex), and are written in the form;

OP N where N is a number or symbol

e.g. ADD A 27 adds the contents of location 27 to acc. A ADD A ITEM adds the contents of location ITEM to acc. A

Extended Addressing;

These are three byte instructions which contain full 16 bit address (in the range 0 to FFFF hex) in the second and third bytes. The second byte of the instruction contains the most significant 8 bits of the address and is ignored by the basic 77-68 (which only examines the eight least significant address bits)

Relative Addressing;

Branch instructions are all two bytes long, where the second byte contains an offset value which specifies the branch destination address according to the formula

D = PC + 2 + R

where D = address of destination

PC = address of first byte of branch instruction

R = 8 bit, two's complement, binary number stored in the second byte of the instruction.

When writing branch instructions in assembly code, the address is given as a label which points to the required destination. Thus, in the 'Flasher, Version 1' program;

Address	Machine Code	Assembly Language Mnemonics
00		START
-		
-		
06	20 F8	BRA START

Indexed Addressing;

These are two byte instructions in which the address of the operand is obtained by adding the (8 bit) value in the second byte of the instruction to the (16 bit) contents of the index register. Note that, unlike the branch instructions, the second byte of the instruction is treated as a positive unsigned integer in the range 0 to 255 (decimal). This addressing mode is identified in assembly language by the addition of ',X' at the end of the instruction, e.g. ADD A ITEM,X

77-68 Flashers


These three programs generate a changing pattern on the display, useful to amuse the children, impress the neighbours, or as a quick check that the system is working.

The main problem is to slow things down so that the pattern changes are visible. Versions 1 & 2 use the index register as a 16 bit counter; the program only gets beyond the 'BNE START' instruction when the index register steps to zero - every 65000 loops. Version 3 uses three nested loops; the inner loop increments accumulator A until it overflows and passes through zero, the second (middle) loop increments accumulator B once every 2.4mS until B equals the setting on the switch register. (Don't forget that when starting this program the switch register should be set to zero while the RESET switch is operated). The third, outermost, loop increments the index register every so often and displays the least significant 8 bits.

Tone Generator

This program generates an audio tone at a frequency determined by the setting of the switch register. To use it, connect bit 7 output of the

display register (connector pin 61) to an audio amplifier via a volume control;



The basic frequency is determined by the first three instructions, and the (square) waveform generated by incrementing the contents of accumulator B (hence changing the state of bit 7) after each timing period.

Taking the audio signal from other outputs of the display register will give a tone one or more octaves lower - for a given setting of the display register.

Tuner

Having made 77-68 generate tones, the next step must be to get it to play a tune! To do this we need to be able to store in memory details of the notes, the order and durations for which they are played (and the durations of the spaces between the notes).

In the program Tuner, the tune to be played is stored as a string of pairs of (8 bit) bytes in sequential locations, starting at location 'TUNE' (store address 40 hex). Each data byte is interpreted as an unsigned binary integer in the range 0 to 255 (decimal).

The first byte of the string, and subsequent bytes stored in even numbered locations, defines the length of the note or silence. A zero value indicates the end of the tune.

The second byte, and all those stored at odd numbered addresses, define the frequency according to the following table;

Value of byte (Hex)	Note	Value of byte (Hex)	Note
			and the second
ØØ	Silence	64	С
27	E	6A	В
20	D	77	А
31	С	86	G
34	В	97	F
3B	A	AØ	Е
42	G	В4	D
4B	F	CA	C
51	E	D6	В
59	D	FØ	А

The first instruction of the program loads the index register with the address of the store location two bytes before the beginning of the 'tune' string, the two subsequent INX instructions increment the index register so that at instruction 'LDA A \emptyset ,X', the index register is pointing at location 'TUNE'. (This may seem a roundabout way to do things, but it simplifies later parts of the program).

LDA A \emptyset ,X loads the A accumulator with the value stored at the address 'Index Reg Contents + \emptyset ' i.e. the location TUNE. This is the duration of the first note (or silence), and if it has zero value, the program branches back to START to begin the tune again. The duration value is then stored in the temporary storage location TIME, and accumulator A cleared.

LDA B 1,X loads the B accumulator with the value stored at the address 'Index Reg Contents + 1' i.e. the location TUNE + 1. This is the frequency of the note (branch to routine QUIET if the value is zero). The sequence INS, STS FE changes the state of bit 7 of the display register (beginning of one half-cycle of output).

The routine CYCLE is then entered. This decrements two counters;

a 16 bit counter using accumulator A as the least significant eight bits and temporary location TIME as the eight most significant. When this counter reaches zero the program branches to NUNOTE where the index register is incremented by two to point to the next pair of bytes in the 'tune' list, and the next note (or period of silence) started.

- an eight bit counter using accumulator B which defines the length of one half-cycle of output. When accumulator B reaches zero the program branches to NUCYCL to reload accumulator B and change the state of bit 7 of the display register, thus starting the next half-cycle of output.

Routine QUIET merely decrements the 16 bit counter (accumulator A and location TIME) until the end of the period, without changing the state of bit 7 of the display register. The NOP instructions are fillers to make the routine cycle time similar to that of the routine CYCLE.

Constructors who have got this far might like to try the tune listed below;

Location	Valu		Location	Value	
annan an a	MSB	LSB	**************************************	MSB	LSB
40	20	42	70	20	4B
42	20	51	72	20	59
44	60	00	74	60	00
46	20	51	76	20	3B
48	20	4B	78	20	34
4A	20	42	7A	20	3B
4 C	20	27	70	20	31
4E	20	00	7E	20	42
50	20	27	80	60	00
52	20	00	82	20	42
54	58	31	84	20	4B
56	08	00	86	20	51
58	20	42	88	20	59
5A	20	51	8A	20	3B
5C'	60	00	80	20	00
5E	20	51	8 E	20	64
60	20	4B	90	20	6A
62	20	51	92	20	42
64	20	42	94	20	00
66	20	00	96	20	42
68	20	42	98	FF	64
6A	20	00	9A	F	00
60	58	48	90	00	00
6E	80	00			

Notes;

data & addresses given in hexadecimal.

MSB = data stored at even numbered location e.g. 40

LSB = data stored at odd numbered location e.g. 41

BEAR MICROCOMPUTER SYSTEMS 24 College Road, Maidenhead, Berks, SLG GBN

HEXADECIMAL CODING FORM

PROGRAM	77-68 FLA	SHERS	VERS	ION /	AUTHO	R ML	DATE 18-5-77	PAGE /OF/
ADDRESS	MACHINE CODE	LABI	EL	OPERATOR & O	PERAND		COMMENTS	
VERS	ION 1					DISPLAY	COUNTS UP	IN BINARY
10,0	Ø.8.	STAR	T·	INX		7 APPR	OX I SECON	0
	2.61F.D.			BNE STAR	27	S DELA	4	
10.3	4. C			INC A] THEN	INCREMENT	ACC A
. 4.4	9,7,F,F			STA A	FF	J 4 01	SPLAY RESUL	LT
. 10.6	2.01F.81		а: •	BRA STAL	RT	ANO	AGAIN (ANO	AGAIN
		ļ	• • • • • • • • • • • • • • • • • • •					
<u></u>						NOTE : .	TRY DECA,	ROLA ETC.
		L	n gernegendener Handkarensen				an ang manang manang manang manang ang ang ang ang ang ang ang ang an	,
VERS	ION 2		SIMP	LE 'RANDO	M' 9	EQUENC	E ON DISI	PLAY
. 10.9	Ø. 81 . I.	STAR	<u>T</u>	INX				
. 0,1	2,6,F,D			BNE STA	RT	L		
. 10,3	4, 6, 1, 1		and the state of the second	INC A		TRY C	DMBINATIONS C	F DECA,
. 16.4	4.9			ROL A		ROR	, COM , DAA	
	97, F.F.	1		STAA FF				
. 19.5	· · · · · · · · · · · · · · · · · · ·			- form Winds And Interdent survivor		1.		
	2.0 F.7		anna a star a	BRA STA]		
VERS	2,01F.71	1		BRA STAN	et	CONTROLL	ed by sw	REG.
VERS	2,0 F.7	STAR	٢	BRA STAN	et			
VERS	2,0 F.7 . 10N 3 5,F 4,C	1	٢	BRA STAN SPEED COU CLR B INC A	RT	2.4 ms	DELAY (SLOWS	IT BOWN
VERS	2.0 F.7 10N 3 5.F 4.C	STAR	٢	BRA STAN SPEED COU CLR B INC A BNE LOO	RT	2.4 ms		IT BOWN
VERS 1¢.¢ 1¢.¢ 1¢.2 1¢.4	2,0 F,7 , 10N 3 5,F , , 4,C , , 2,6 F,D , 5,C , ,	STAR	٢	BRA STAN SPEED COU CLR B INC A BNE LOO INC B	RT INT - 1 P) 2.4 m5 50 WE	DELAY (SLOWS CAN SEE DISPLI	IT BOWN
VERS 10,0 10,1 10,1 10,2 10,4 10,5	2,0 F,7 10N 3 5,F 4,C 2,6 F,D 5,C D,1 F,F	STAR	٢	BRA STAN SPEED COU CLR B INC A BNE LOO INC B CMP B F	RT INT - 1 P F) 2.4 ms) 50 WE B = SW	DELAY (SLOWS	IT BOWN TY CHANGE)
VERS 	2.0 F.7 10N 3 $5.F_1$ $4.C_1$ $2.6 F.D_1$ $5.C_1$ $0.1 F.F_1$ $2.6 F.8_1$	STAR	٢	BRA STAN SPEED COU CLR B INC A BNE LOO INC B	RT INT - 1 P F) 2.4 ms) 50 WE B = SW IF NOT	DELAY (SLOWS CAN SEE DISPLI NITCH REG ? WAIT ANOTHER	17 BOWN M CHANGE) 2.4 m S
VERS 	2,0 F,7 5,F 4,C 2,6 F,D 5,C 0,1 F,F 2,6 F,8 0,8	STAR	٢	BRA STAN SPEED COU CLR B INC A BNE LOO INC B CMP B F BNE LOOI	RT INT - 1 P F	2-4	DELAY (SLOWS CAN SEE DISPLI MITCH REG ? WAIT ANOTHER (ADDRESS FF)	17 DOWN AT CHANGE) 2.4 m S) GETS FED
VERS 1¢,¢ 1¢,¢ 1¢,1 1¢,2 1¢,2 1¢,4 1¢,5 .¢,7 .¢,9 .¢,9 .¢,A	2,0 F,7 10N = 3 5,F 4,C 2,6 F,D 5,C 0,1 F,F 2,6 F,8 0,F F,E	STAR	٢	BRA STAN SPEED COU C LR B INC A BNE LOO INC B CMP B F BNE LOO INX STX FE	RT DAT - 1 P F o	2-4	DELAY (SLOWS CAN SEE DISPLI NITCH REG ? WAIT ANOTHER	17 DOWN AT CHANGE) 2.4 m S) GETS FED
VERS 10,0 10,0 10,1 10,2 10,4 10,5 .0,7 .0,9 .0,8	2,0 F,7 5,F 4,C 2,6 F,D 5,C 0,1 F,F 2,6 F,8 0,8	STAR	٢	BRA STAN SPEED COU C LR B INC A BNE LOO INC B CMP B F BNE LOO INX	RT DAT - 1 P F o	2-4	DELAY (SLOWS CAN SEE DISPLI MITCH REG ? WAIT ANOTHER (ADDRESS FF)	17 DOWN AT CHANGE) 2.4 m S) GETS FED
VERS 1¢,¢ 1¢,¢ 1¢,1 1¢,2 1¢,2 1¢,4 1¢,5 .¢,7 .¢,9 .¢,9 .¢,A	2,0 F,7 10N = 3 5,F 4,C 2,6 F,D 5,C 0,1 F,F 2,6 F,8 0,F F,E	STAR	٢	BRA STAN SPEED COU C LR B INC A BNE LOO INC B CMP B F BNE LOO INX STX FE	RT DAT - 1 P F o	2-4	DELAY (SLOWS CAN SEE DISPLI MITCH REG ? WAIT ANOTHER (ADDRESS FF)	17 DOWN AT CHANGE) 2.4 m S) GETS FED
VERS 10,0 10,0 10,1 10,2 10,4 10,5 .0,7 .0,9 .0,8	2,0 F,7 10N = 3 5,F 4,C 2,6 F,D 5,C 0,1 F,F 2,6 F,8 0,F F,E	STAR	٢	BRA STAN SPEED COU C LR B INC A BNE LOO INC B CMP B F BNE LOO INX STX FE	RT DAT - 1 P F o	2-4	DELAY (SLOWS CAN SEE DISPLI MITCH REG ? WAIT ANOTHER (ADDRESS FF)	17 DOWN AT CHANGE) 2.4 m S) GETS FED
VERS 	2,0 F,7 10N = 3 5,F 4,C 2,6 F,D 5,C 0,1 F,F 2,6 F,8 0,F F,E	STAR	٢	BRA STAN SPEED COU C LR B INC A BNE LOO INC B CMP B F BNE LOO INX STX FE	RT DAT - 1 P F o	2-4	DELAY (SLOWS CAN SEE DISPLI MITCH REG ? WAIT ANOTHER (ADDRESS FF)	17 DOWN AT CHANGE) 2.4 m S) GETS FED
VERS 	2,0 F,7 10N = 3 5,F 4,C 2,6 F,D 5,C 0,1 F,F 2,6 F,8 0,F F,E	STAR	٢	BRA STAN SPEED COU C LR B INC A BNE LOO INC B CMP B F BNE LOO INX STX FE	RT DAT - 1 P F o	2-4	DELAY (SLOWS CAN SEE DISPLI MITCH REG ? WAIT ANOTHER (ADDRESS FF)	17 DOWN AT CHANGE) 2.4 m S) GETS FED
VERS 	2,0 F,7 10N = 3 5,F 4,C 2,6 F,D 5,C 0,1 F,F 2,6 F,8 0,F F,E	STAR	٢	BRA STAN SPEED COU C LR B INC A BNE LOO INC B CMP B F BNE LOO INX STX FE	RT DAT - 1 P F o	2-4	DELAY (SLOWS CAN SEE DISPLI MITCH REG ? WAIT ANOTHER (ADDRESS FF)	17 DOWN AT CHANGE) 2.4 m S) GETS FED
VERS 	2,0 F,7 10N = 3 5,F 4,C 2,6 F,D 5,C 0,1 F,F 2,6 F,8 0,F F,E	STAR	٢	BRA STAN SPEED COU C LR B INC A BNE LOO INC B CMP B F BNE LOO INX STX FE	RT DAT - 1 P F o	2-4	DELAY (SLOWS CAN SEE DISPLI MITCH REG ? WAIT ANOTHER (ADDRESS FF)	17 DOWN At CHANGE) 2.4 m S) GETS FED



BEAR MICROCOMPUTER SYSTEMS 24 College Road, Maidenhead, Berks, SL6 6BN

HEXADECIMAL CODING FORM

TONE GENERATO	R	VERSI	ON /		AUTHO	R ML	DATE 22-5-77	PAGE & OF &
MACHINE CODE	LAB	EL	OPERAT	OR & OP	ERAND		COMMENTS	
4,C1	STAR	T	INC	A		WAIT I	FOR PERIOD DE	TERMINED
9.1.F.F.			CMP	A FI	5	BY S	W REG SETTI	NG (FF)
2,61F,B1			BNE	STAR7	•	<u> </u>		
			i i			1.0	e state of D	ATA REG
					1980 1990 1990	E-a	-	1
						AND	ROUND AGAIN	·
2, Ø F.5			<u>BRM</u>	STH	27			ling, in , in , at the standard
		ang gana da Manamara an Anara Ma			an dal métado a faith a			að vegna gegar verða þeðar ver verar vera er að þekk húr að haf veð Byrn ve
							a an ann an tha fallan an agus ann aidd - darrannan an thar an air air an an an an an an air air an air air ai	
		······································	 					*******************
								2
		ng mjunim adalar i da s				1.		
							ž,	
		na yak (ya gola ana angalapa ana ana ana						
			<u> </u>	darama na sa da patri da santa				
				*****			-1 	1
<u> </u>			<u> </u>					
			<u> </u>	· · · · · · · · · · · · · · · · · · ·				an de a talança de angla de a talança de a talança de a seconda de a talança de a seconda de a seconda de a se
				ing and a second second				
<u>_</u>								
	1							
		Rajtante Maria						2
								·
			-					n an ann an tha a bhí an thí an an an tha an tha china an ann
<u> </u>			1					
<u> </u>				and a subscription of the				
<u> </u>					an a			
<u> </u>	<u> </u>		<u> </u>					
<u> </u>	<u> </u>			1997 - Maria Andrew (M. 1998), p. 1997		<u> </u>		
	GENERATOR MACHINE CODE 4,C	GENERATOR MACHINE CODE LABI $4, C_1$ STAR $9, l_1 F, F_1$ STAR $2, G_1 F, B_1$ S $5, C_1$. $0, 7_1 F, F_1$. $2, \phi_1 F, S_1$. $4, F_1$. $2, \phi_1 F, S_1$. $1, 1, 1$. <td>GENERATOR VERSI MACHINE CODE LABEL $4, C_1$ $4, C_1$ $7, I_F, F_1$ $5, C_1$ $7, I_F, F_1$ $2, \phi_1 F, S_1$ $4, F_1$ $2, \phi_1 F, S_1$ $1, 1, 1$ </td> <td>GENERATOR VENSION MACHINE CODE LABEL OPERAT 4.C1 START INC 9.1 F.F1 CMP 2.6 F.B1 BNE 5.C1 INC D.7 F.F1 STA 4.F1 INC D.7 F.F1 STA 4.F1 CLR 2.0 F.51 BRA I.I.I.I.I.I.I.I.I.I.I.I.I.I.I.I.I.I.I.</td> <td>GENERATOR VERSION MACHINE CODE LABEL OPERATOR & OP 4,C1 START INC A 9,1,F,F1 START INC A 9,1,F,F1 START INC A 9,1,F,F1 START INC A 9,1,F,F1 BNE START 2,6,F,B1 BNE START INC B 0,7,F,F1 BRA STAB 4,F1 BRA STAB 1,1,1 1,1,1 1,1,1 1,1,1 1,1,1 </td> <td>GENERATOR VERSION AUTROI MACHINE CODE LABEL OPERATOR & OPERAND 4,C1 START INC 9,11,F,F1 CMP A FF 2,61,F,B1 BNE START STA 5,C1 INC B 0,71,F,F1 STA B FF 4,F1 CLR A 2,\$\$\phi_1F,\$51 SRA START BRA START <td< td=""><td>GENERATOR VERSION AUTHOR ML MACHINE CODE LABEL OPERATOR & OPERAND 4.C. START INC A 9.1.F.F. CMP A FF 'BY S 2.6.F.B. BNE START J START INC 9.7.F.F. INC B CHANGE 0.7.F.F. STA B FF BIT 7 4.F. STA B FF BIT 7 4.F. STA B FF BIT 7 4.F. AND 2.\$\$\phi_1F.\$51 BRA START </td><td>GENERATOR VERSION AUTROR MIL DATE 22-5-71 MACHINE CODE LABEL OPERATOR & OPERAND COMMENTS 4,C1, START INC A WAIT FOR PERIOD PE 9,1,F,F1, CMP A FF 'BY SW REG SETT/. 2,6,F,B1, BNE START 'BY SW REG SETT/. 5,C1, INC B CHANGE STATE OF P. 0,7,F,F1, STA B FF BIT 7 4,F, CLR A AND ROUND AGAIN 2,0,1F,51, BRA START 1,1,1, 1,1,1, 1,1,1, 1,1,1, 1,1,1, 1,1,1, 1,1,1, 1,1,1, 1,1,1, 1,1,1,1, 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,</td></td<></td>	GENERATOR VERSI MACHINE CODE LABEL $4, C_1$ $4, C_1$ $7, I_F, F_1$ $5, C_1$ $7, I_F, F_1$ $2, \phi_1 F, S_1$ $4, F_1$ $2, \phi_1 F, S_1$ $1, 1, 1$ $1, 1, 1$ $1, 1, 1$ $1, 1, 1$ $1, 1, 1$ $1, 1, 1$ $1, 1, 1$ $1, 1, 1$ $1, 1, 1$ $1, 1, 1$ $1, 1, 1$ $1, 1, 1$ $1, 1, 1$ $1, 1, 1$ $1, 1, 1$ $1, 1, 1$	GENERATOR VENSION MACHINE CODE LABEL OPERAT 4.C1 START INC 9.1 F.F1 CMP 2.6 F.B1 BNE 5.C1 INC D.7 F.F1 STA 4.F1 INC D.7 F.F1 STA 4.F1 CLR 2.0 F.51 BRA I.I.I.I.I.I.I.I.I.I.I.I.I.I.I.I.I.I.I.	GENERATOR VERSION MACHINE CODE LABEL OPERATOR & OP 4,C1 START INC A 9,1,F,F1 START INC A 9,1,F,F1 START INC A 9,1,F,F1 START INC A 9,1,F,F1 BNE START 2,6,F,B1 BNE START INC B 0,7,F,F1 BRA STAB 4,F1 BRA STAB 1,1,1 1,1,1 1,1,1 1,1,1 1,1,1	GENERATOR VERSION AUTROI MACHINE CODE LABEL OPERATOR & OPERAND 4,C1 START INC 9,11,F,F1 CMP A FF 2,61,F,B1 BNE START STA 5,C1 INC B 0,71,F,F1 STA B FF 4,F1 CLR A 2,\$\$\phi_1F,\$51 SRA START BRA START <td< td=""><td>GENERATOR VERSION AUTHOR ML MACHINE CODE LABEL OPERATOR & OPERAND 4.C. START INC A 9.1.F.F. CMP A FF 'BY S 2.6.F.B. BNE START J START INC 9.7.F.F. INC B CHANGE 0.7.F.F. STA B FF BIT 7 4.F. STA B FF BIT 7 4.F. STA B FF BIT 7 4.F. AND 2.\$\$\phi_1F.\$51 BRA START </td><td>GENERATOR VERSION AUTROR MIL DATE 22-5-71 MACHINE CODE LABEL OPERATOR & OPERAND COMMENTS 4,C1, START INC A WAIT FOR PERIOD PE 9,1,F,F1, CMP A FF 'BY SW REG SETT/. 2,6,F,B1, BNE START 'BY SW REG SETT/. 5,C1, INC B CHANGE STATE OF P. 0,7,F,F1, STA B FF BIT 7 4,F, CLR A AND ROUND AGAIN 2,0,1F,51, BRA START 1,1,1, 1,1,1, 1,1,1, 1,1,1, 1,1,1, 1,1,1, 1,1,1, 1,1,1, 1,1,1, 1,1,1,1, 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,</td></td<>	GENERATOR VERSION AUTHOR ML MACHINE CODE LABEL OPERATOR & OPERAND 4.C. START INC A 9.1.F.F. CMP A FF 'BY S 2.6.F.B. BNE START J START INC 9.7.F.F. INC B CHANGE 0.7.F.F. STA B FF BIT 7 4.F. STA B FF BIT 7 4.F. STA B FF BIT 7 4.F. AND 2.\$\$\phi_1F.\$51 BRA START	GENERATOR VERSION AUTROR MIL DATE 22-5-71 MACHINE CODE LABEL OPERATOR & OPERAND COMMENTS 4,C1, START INC A WAIT FOR PERIOD PE 9,1,F,F1, CMP A FF 'BY SW REG SETT/. 2,6,F,B1, BNE START 'BY SW REG SETT/. 5,C1, INC B CHANGE STATE OF P. 0,7,F,F1, STA B FF BIT 7 4,F, CLR A AND ROUND AGAIN 2,0,1F,51, BRA START 1,1,1, 1,1,1, 1,1,1, 1,1,1, 1,1,1, 1,1,1, 1,1,1, 1,1,1, 1,1,1, 1,1,1,1, 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,



BEAR MICROCOMPUTER SYSTEMS

*

24 College Road, Maidenhead, Berks, SL6 6BN

HEXADECIMAL CODING FORM

PROGRAM	TUNER		VERSI	ON ≬		AUTHO	R ML	DATE 25-5-77	PAGE 1 OF
ADDRESS	MACHINE CODE	LABE	L	OPERAT	OR & OP	ERAND		COMMENTS	
	C.E.Ø.Ø.3.E	STAR	ulhur.	LOX	n tun	6 - 2			
	0.8	NUNG	TE	INX			D POINT	INDEX REG A	T NEXT
19.4				INX			/NOTE	PAIR OF B	ites.
	A, 610, 11			LOA A	ø,»	ſ	GET	NOTE DURAT	NON .
. \$ 7	2,7,F.7			BEQ	STAR	T	ENO	OF THWE ?	
\$9	9,7,3,1,			STA A	Tom	1 je	STORE	DURATION IN	'TIME'
	4.E.		ang department	CLR (4	*****			
	E, 6, Ø, 1	NUCY	<u> </u>	LOA	<u>B</u> 1,		GET	FREQUENCY	
ØE	2,711,01		945-46 Parts 194-9	BEQ	QUIE	1	QUIE	<u>t if freq</u>	= Ø
1.0	3.1.			INS			7 7066	LE BIT 7 0	F DATA
	9.F.F.EL			575	FE		5 010	RECISTER	• • • • • • • • • • • • • • • • • • •
1.3	4.A.	Creed		DEC	<u>A</u>		1		
1.4	2.610.51		ažviana initiamita internationari	BNE	DEC	8			
1.6	7.A.Ø. Ø. 3.1			DEC	TIM		NEXT	NOTE IF TIM	<i>€</i>
11.9	2.7.E.B			BEQ	NUK	TE	JHAS	RUN OUT	
1.8	5.AL	DECB		PEC	8		12		
_ 1.C	2.6.F.5.			BNE	CYCL	E	END O	F 1/2 CYCLE ?) ////////////////////////////////////
. I.E	2. \$ E.C.			BRI	NUCYC	6	<u> </u>		
2.0	¢.2	QUIE	<u>r</u>	NOP			1		
, 12,1	0.2111			NOP		····			ale na senara na Bri - and ta se na senara na sena
, 2,2	Ø.2			NOP	Big de generale su de la com e de como		FILL	ERS - MARE	QUIET'
. 2.3	Ø.2			NOP			TIMI	NG APPROX E	QUAL
. 12.4	Ø.21.1.	QCYC	l.	NOP			70	TONE 'CYCL	·* '
,2.5	Ø.21 . I		111111-11-11-11-11-11-11-11-11-11-11-11	NOP	antato manadare ang at Menjera di Kasa				
. 12.6	121			NOP	an a she to the date of the state		μ		
, 2,7	4.A.		and the second	DEC	A				••••••••••••••••••••••••••••••••••••••
. 12.8	2.61F.AL			BNE	acy	<u>'CL</u>		and a Manager with the state of t	
12,A	7.A. \$ \$ 3,1			DEC	TIM	E	ļ		
7	2,7,0.41	ļ	and prove the gas of the state	1	NUN		ENO OI	F SILENCE ?	
12.F	2. Ø F. 31	ļ	a.on sygen ov (1.41014)	BRA	QCY	CL	J		
. 13,1	<u> </u>	Tim	aia ka ka		tradiente de la construction de la	and and the second s	TEMP	STORAGE FOR :	THE BYTE
. 4.9		TUNE	2017 20 20		944-96-96-96-96-96-96-96-96-96-96-96-96-96-		'TUNE'	UST START	s Heri

Chapter 6 Extending the system

Enhancements planned by BMS for the basic 77-68 system include;

- additional memory.
- tape cassette interface.
- VDU and keyboard interface.


However, the following notes are offered as guidance to the experimenter who wishes to design his own circuitry, or interface the 77-68 CPU board to other computer parts.

77-68 Bus

This is in three main parts;

1. A bidirectional data bus (pins 38-45) which carries data and instructions between the CPU board and memory or peripheral devices. The optional buffers X15 and X16 convert the low power outputs of the 6800 to normal three-state TTL levels.


A maximum of 10 standard TTL inputs can be driven by the bus, or 44 low power Schottky TTL inputs. Data from external memory or peripherals should be put on to the bus via a three-state buffer (DM81LS97 or similar), suitably controlled so that no more than one buffer is trying to drive the bus at any time!



2. A unidirectional 16 line address bus (pins 21 - 26) with a maximum drive capability of 9 standard TTL gate inputs (or 40 low power schottky).

3. Miscellaneous timing and bus control signals (pins 4 - 12);

- R/W is a signal from the CPU card which controls the direction of transmission on the data bus. When it is at logical 1 (read) information should flow to the 6800 from memory or peripherals. When at logical 0 (write), data is being sent from the CPU and therefore no other part of the system should be trying to put information onto the bus.
- When extra memory (or peripherals) are added to the basic system, suitable address decoding circuitry should be included to discriminate between those addresses which refer to the external memory (or peripheral) and those which refer to the memory and data register/display on the CPU board. This external address decoding circuitry should pull the '256SEL' line to 0 (low) with a three-state or open collector gate output whenever external memory is selected by the address bus.
- The 'E' output from the CPU board goes to logical 1 when there is a valid address on the address bus lines.
- The HOLD input to the CPU card should normally be high as when pulled low (by the output of a three-state or open collector gate) it will hold the 6800 clock driver in the 'Ø2 high' state. This allows the use of slow external memory, however care should be taken to ensure that the 'Ø2 high' state is not extended beyond the 4.5uS specification limit for the 6800.
- '5MHz' and 'CLK' outputs are provided to drive external circuitry (for example that which may be incorporated to extend the Ø2 time). Note that 'CLK' is equivalent to Ø2 and thus goes to 'l' about 200nS later than E. It also changes from 'l' to '0' slightly earlier than E and is therefore useful for gating information from the data bus into external memory or peripheral control registers.




- 'IRQ' and 'NMI' are the 6800 interrupt inputs and are normally at +5V. For details of their use, the constructor should refer to the 6800 data sheets.

Critical bus timing which should be examined when designing external memory or peripheral circuits are given in Fig. 3. The times shown are the worst case values, thus for a normal (i.e. not extended) cycle;

- data read from memory should be valid not later than 800nS after the 0 to 1 transition of E, and not later than 1100nS after the R/W line has settled into the 'I' (read) state.
- during a write cycle, the address lines are stable for at least 1300nS before the 'l' to '0' transition of E, and the data from the CPU board is valid for at least 1000nS before the 'l' to '0' transition of E, and for at least 150nS afterwards.

Spare Data Register Outputs R0 - R7

These are brought out to the board edge connector for use as the constructor sees fit. For example, a two digit hexadecimal display using 7 segment LED displays may be added as shown below;



Alternatively, these outputs could be used to drive relays (model train control), a loudspeaker ('music' generation), a digital to analogue converter (waveform synthesis) or in whatever way the user wishes.

Chapter 7. User Group

77-68 is a "live" project. It is a small start to a large system (by microcomputer standards). Designs for other boards will be made. Some by the "Bear" and some no doubt by users. News of all the latest developments and available software will be held by the User group and circulated by the quarterly newsletter. Contained in the newsletter will be a register of all the names and addresses of users, this is to enable a free discussion between constructors as to the merits and deficiences of the system.

The purchase of this book plus registration gives the individual a year's free subscription to the user group.

It is hoped that this "back-up" support will encourage those individuals with a non-technical background to take the plunge





FIG.I 77 68 BLOCK DIAGRAM







FIG. 3 IMPORTANT BUS TIMINGS FOR EXTERNAL MEMORY



77-68 CPU BOARD - VIEWED FROM COMPONENT SIDE

Showing positions of components and straps. Join AO - - A7 to AO - - A7, and a,b,c etc. to a,b,c (8 way ribbon cable makes a neat job; use solid cored type such as Doram 10 way miniature cable No 357-491)

Note: all IC's are the same way round, all straps are parallel to board edges.

FIG.4 CPU BOARD - LAYOUT OF MAJOR COMPONENTS




FIG.5 77-68 CPU BOARD CONNECTOR WIRING





FIG.6 OPTIONAL BUFFERS DM81LS97











FIG.7 POWER SUPPLY








FITTING WIRE LINKS

The easiest way is to measure sleeving to length, slide on to length of 22 S.W.G. wire leaving $\frac{1}{2}$ " bare wire either end, bend and insert.

FIG.8 NOTES ON THE P.C.B. WIRING 8 WAY RIBBON CABLE



			able 1		
1		77-68 Compo	onent Dist	ribution	
Logic	X1 X2 X3 X4 X5 X6 X7 X8 X9 X10 X11 X12	7404 7495 7410 7400 7428 or 7402* 7428 or 7402* 7430 74157 74157 74157 7432 7432 7432	X13 X14 X15 X16 X17 X18 X19 X20 X21 X22 X23 X24	6800 7400 81LS97 2112) 2112) 7402 74LS75 74LS75 74125 74125 7400	any type & speed
Resistors	5 (all ½ Wa	itt)			
	R1 R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13 R14 R15 R16 R17 R18 R19	430 430 430 430 4.7K 4.7K 4.7K 4.7K 4.7K 4.7K 4.7K 4.7K	R20 R21 R22 R23 R24 R25 R26 R27 R28 R29 R30 R31 R32 R33 R34 R35 R34 R35 R36 R37 R38 R39	4.7K 4.7K 4.7K 4.7K 4.7K 4.7K 4.7K 4.7K))) not mounted on) p.c.b.)
<u>Capacitor</u>	S				
	C1 C2 C3 C4 C5 C6 C7	0.luF 33uF 33uF 0.luF 0.luF 0.luF 0.luF 0.luF	C8 C9 C10 C11 C12 + or sim	0.luF 0.luF 33uF 0.luF 33pF ilar small	electrolytics
LED's	9 off		Crystal	5 MHz	
Switches	* *		<u></u>	2	
	S1 S3	Single pole n.c Single pole c.c		S2,S4-S11	Single pole on/off toggle
Power Sup	ply				
+5V at]	Amp. See	separate diagram	1.		

* option

T	-	in.	10	- ')
	C)	ω	10	4

77-68 Components List

Logic										
3 off 1 off 1 off 2 off 1 off 2 off 1 off 2 off 1 off	7400 7402 7404 7410 7428 7430 7432 7474 74LS75	X4, X14, 24 X19 X1 X3 X5, X6 X7 X11, X12 X10 X20, X21	2 off 2 off *2 off 2 off 1 off	7495 74125 74157 81LS97 2112 6800	X2 X22, X23 X8, X9 X15, X16 X17, X18 X13					
Resistors			Capacito	rs						
20 off *2 off 14 off 1 off 2 off 2 off	4.7k 1k 430 270 220 22	$\frac{1}{2}W$ $\frac{1}{2}W$ $\frac{1}{2}W$ $\frac{1}{2}W$ $\frac{1}{2}W$ $\frac{1}{2}W$ $\frac{1}{2}W$	3 off 8 off 1 off	33uF 0.luF 33pF	6.3V tant ceramic					
L.E.D.'s	9 off	Sw	itches							
Crystal	5 MHz			le 2 way le pole	n.o. S1					
* option										
Low profile so	ckets		2 off 16 pi	n						
			l off 40 pi	n						
3 feet 22 s.w.	.g. wire a	nd sleeving								
l foot 8 way	ribbon ca	ble								
Printed Circuit Board										
Edge Connector, 77 way + polarising key 0.1" single sided.										

39

and the

ACCUMULATOR AND MEMORY INSTRUCTIONS A & D

		11	MME	0	D	REC	T	1	NOL	ĸ	E	XTN	D	tta	PLIE	Ð	(All register labels	5	4	3	2	I.
DEMATIONS	MNEMONIC	OP	~.		OP	~ ~ ~		OP		=	OP		=	1	~	=	refer to contents)		1			v
Add	AUDA				98	3						4						+,		1	1	1
(0 0	ADDA	38 C.B	2	2	08	3	2	AB	5 5	2	88 F B	4	3 3				A + M - A B + M - B	1		÷	1	:
dd Acnitus	ABA	1.0	'	-	00	3	'	10	5	1	rb	٩.	3	18	2	1	A+B -A			i	1	1
Add with Carry	AUCA	89	2	2	39	3	2	A9	5	2	89	4	3	10		'	A+M+C ·A			i	;	i
	ADCB	69	2	2	09	3	2	19	5	1	19	4	3				8 + M + C - B				1	1
And	ANDA	84	2	2	94	3	2	A4	5	2	134	4	3				A·M·A			i	i	R
	ANDB	C4	2	2	04	3	2	E4	5	2	14	4	3				B - M - B				i	R
Bit Test	BILA	85	2	2	95	3	2	AS	5	2	85	4	3				A·M				:	R
	BITB	C5	2	2	05	3	2	F5	5	2	F5	4	3				B - M			:	:	R
llear	CLR			-			•	6F	1	2	76	6	3				00 M			R	s	R
	CLRA									- 1		Ť		4F	2	1	00 - A			R	S	R
	CLRB													SF	2	1	00 - B			R	S	R
Compare	CMPA	81	2	2	91	3	2	AI	5	2	BI	4	3				A - M			1	1	1
	CMPB	CI	2	2	01	3	2	El	5	2	FI	4	3	[8 - M			:	1	t
Compare Acmitrs	CBA		-			-		1		-	1			11	2	1	A B			1	1	
Complement, 1's	COM							63	7	2	73	6	3				M · M			1	t	R
	COMA									- 5				43	2	1	Ă-A			1	1	R
	COMB							1			{			53	2	1	8 + 8			1	:	R
Complement, 2's	NEG							60	7	ż	70	6	3	1			00 - M · M			:		0
Negate)	NEGA	1							•	•	1.0			40	2	1	00 - A - A			:		6
	NEGB	l.						1						50	2	i	00 - 8 • 8			i		C
Decimal Adjust, A	DAA			ļ						3				19	2	;	Converts Sinary Add. of BCD Characters	e		:	i	1.00
and the contrast, or	000	E								1				1		1	into BCD Format	1	1	1	•	1
Decrement	DEC	1						6A	7	2	7A	6	3				M ~ 1 → M			•	:	4
petremon	DECA							107			1 '	U	3	4A	2	1	A - 1 - A			:		4
	DECK			- 8						3				5A	2	i				1:		4
Exclusive OR	EORA	88	2	2	98	3	2	A8	5	2	B8	4	3	1 34	4		B - 1 → B			:	:	1
	EORB	C8	2	2	08	3	2	ES		2							A⊕M→A			:	:	8
	INC	1 10	2	4	108	3	1	1	5		F8	4	3	i.			B⊕M→B	•		!	1	1
ncrement								60	1	2	70	6	3		•		M + 1 -> M	•		1		(5)
	INCA													40	2	1	A + 1 - • A	•	•	:	1	10
	INCB	00	2		00	~	~		•					SC	2	1	B + 1 - B	•	•	1	1	4.5.
Load Auntir	IDAA	66	2	2	96	3	2	AG	5	2	BG	4	3				M-A	e		:	•	R
5. 	LOAB	1.6	2	2	06	3	2	16	5	2	F6	100	• 3				M + B	•	•	1	:	R
Or, Inclusive	ORAA	8A	2	2	9A	3	2	AV.	5	2	BA	4	3				A + M → A	•	•	1	:	R
	· ORAB	CA	2	2	DA	3	2	EA	5	2	FA	4	3				B + M - • B	•	•	1	1	R
Push Data	PSHA													36	4	1	A → MSP, SP 1 → SP	•	•	•	٠	•
	PSHB									3				37	4	1	B - MSP, SP - 1 - SP			•	•	
Pull Data	PULA													32	4	1	SP+1 ·SP. MSP ·A	•	•	•	•	•
	PULB			1				}						33	4	I	SP+1 · SP, MSP · B	•		•	٠	•
Rotate Lett	ROL			- 1				69	7	2	79	6	3				M)		e	1:	1	6
	ROLA			8										49	2	1		•		11	:	(0)
	ROLB			3	ł					1				59	2	١	B) C b7 b0		•	:	:	6)
Rotate Eight	ROR							66	7	2	76	6	3				M	•		!	1	6
	RORA													46	2	۱				1	1	(E)
	RORB													56	2	1	в) с 67 — 60		•	1:	:	E
Shift Left, Arithmetic	ASL			-				68	7	2	78	6	3				M]			1:	2	6
	ASLA										1			48	2	۱				1	:	6
	ASLB													58	2	1	B) C b7 b0			1	:	(6)
Shift Right, Arithmetic	ASR							61	7	2	11	6	3				M			:		6)
	ASRA	1		192						3				41	2	1						6
	ASRB	1						ł						57	2	1	B) 67 60 C			:	•	6
Shift Right, Engic	LSR							64	1	2	74	6	3				M]			R		120
	LSRA				[- To				44	2	1				2	1203	(6)
	LSRB	ł								1	1			54	2	1	$\begin{bmatrix} A \\ B \end{bmatrix} = \begin{bmatrix} 0 - C \\ b7 \end{bmatrix} = \begin{bmatrix} 0 \\ c \end{bmatrix}$			R		ie.
Store Acintr	STAA	ł			97	4	2	A7	6	2	87	5	3	1	ć	'	A · M				:	R
	STAB				07	4	2	E7	6	2	FI	5	3				2000 VIII VIII			:		
ishteact	SUBA	80	2	2	90	3	2	AD	5	2	60	4	3				8 M	1.	-	:	:	
	SUBB	C.0	2	2	00	3	2	10	5	2	FO	4	3					1			1	:
Subtract Acoultes,	SEA				10	5	'	1	3	"	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	4	3	10		,	B - M · B	•	•	:	:	:
Subtr with Carry	SECA	82	2	2	92	3	2	07	6	2	02		n	10	2	1	A B · A		•	:	•	:
which carry	SECE	62	2	2	92	3	?	AZ	5	2	82	4	3				A M C - A	•	•	÷	:	
Fransfer Agentics		1.2	2	2	07	3	2	£2	5	2	12	4	3	1	~		B-M C-B	•	•	÷	-	:
1003111 11(101115	TAB									1				16		1	A • B	•	•		-	R
Tast Zana at 15	TBA										200	~	_	17	2	1	B - A	•	•		1	
Test, Zern or Minus	TSI							60	1	2	70	6	3				M - 00	•	•			R
	TSTA			2										40		1	A 00	•	•		-	H
	1518	1								- 3				50	2	1	8 00		•	:	1	3

LEGEND

0P

Operation Code (Hexadecional), Number of MPU Cycles, Number of Program Bytes;

:: ٠

Acithmetic Plus; Acithmetic Minus,

Boulean AND,

MSP - Enstents of memory location pointed to be Stack Pointer,

Note - Accumulator addressing mode instructions are included in the rolumn for IMPELED addressing

CONDITION CODE SYMBOLS:

H Half carry from bit 3;

- N
- Z
- v
- Interrupt mask Interrupt mask Negative (sign bit) Zero (byte) Overflow, 2's complement Carry from bit 7 C

R

Reset Always Set Always s :

- Test and set if true, cleanid otherwise Not Affected
- .

Table 3

6800 Instruction Set

4 0% 6 1

Boolean Inclusive OR:

Transfer Into:

Bit Zero;

Byte Zero,

Boolean Exclusive OR; , Complement of M;

 \odot

M

.

0

00

(i)

INDEX REGISTER AND STACK MANIPULATION INSTRUCTIONS

																	BOOLEAN/ARITHMETIC OPERATION	CO	ND	. CC	DE	利用	k ^{ji}
		iA	AME	D	D	IREC	т	1	NDE	(E	XTN	0	IN	PLIE	D]	5	4	3	2	1	ų,
POINTER OPERATIONS	MNEMONIC	OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#	BOOLEAN/ARITHMETIC OPERATION	H	1	N	Z	V	C
Compare Index Reg	CPX	8C	3	3	90	4	2	AC	6	2	BC	5	3				XH - M, XL - (M + 1)	•	•	0	1	0	•
Decrement Index Reg	DEX											ł		09	4	1	$X - 1 \rightarrow X$	•		•	1	•	•
Decrement Stack Potr	DES													34	4	1	$SP - 1 \rightarrow SP$	•		•	•	•	•
Increment Index Reg	INX													08	4	1	$X + 1 \rightarrow X$	•		•	1	•	•
Increment Stack Pntr	INS				1									31	4	1	SP + 1 → SP			•	•	•	•
Load Index Reg	LOX	CE	3	3	DE	4	2	EE	6	2	FE	5	3				$M \rightarrow X_{H}, (M+1) \rightarrow X_{L}$	•		9	t	R	•
Load Stack Pntr	LDS	8E	3	3	9E	4	2	AE	6	2	BE	5	3				M→SPH, (M + 1) → SPL	•		9		R	•
Store Index Reg	STX				DF	5	2	EF	7	2	FF	6	3		İ.		$X_{H} \rightarrow M, X_{L} \rightarrow (M + 1)$	•		9	1	R	•
Store Stack Pntr	STS				9F	5	2	AF	7	2	BF	6	3				SPH -+ M, SPL -+ (M + 1)	•		9	1	R	•
Indx Reg -+ Stack Pntr	TXS							İ						35	4	1	$X - 1 \rightarrow SP$	•		•	•	•	•
Stack Pntr → Indx Reg	TSX													30	4	1	$SP + 1 \rightarrow X$	•	•	•	•	•	•

JUMP AND BRANCH INSTRUCTIONS

															10		CON	D. C	ODE	RE	G.	
		RE	LAT	IVE	I	NDE	x	E	XTN	D,	IN	PLIE	D]		5	4	3	2	1	1	0
OPERATIONS	MNEMONIC	OP	~	#	OP	~	#	OP	~	#	OP	~	#]	BRANCH TEST	H	1	N	Z	1	V	c
Branch Always	BRA	20	4	2					T						None	•	•	•	•	1	•	
Branch If Carry Clear	BCC	24	4	2						1					C = 0	•	•	•			•	•
Branch If Carry Set	BCS	25	4	2					1						C = 1	•	•				•	
Branch If = Zero	BEQ	27	4	2	1				1			1	1 .		Z = 1	•	•	۰			•	
Branch If ≥ Zero	BGE	20	4	2									1		N ⊕ V = 0	•	•	•		1	•	
Branch If > Zero	BGT	2E	4	2						1			1	1	Z + (N ⊕ V) = 0		•	•			•	•
Branch If Higher	BHI	22	4	2					1					1	C + Z = 0	•	•	•			•	•
Branch If ≤ Zero	BLE	2F	4	2						1					Z + (N V) = 1	•	•	•			•	•
Branch If Lower Or Same	BLS	23	4	2											C + Z = 1			•			•	0
Branch If < Zero	BLT	20	4	2								1			N ⊕ V = 1							٠
Branch If Minus	BMI	2B	4	2			č.					1			N = 1		•		0		•	•
Branch If Not Equal Zero	BNE	26	4	2									1		Z = 0		•			1.	•	٩
Branch If Overflow Clear	BVC	28	4	2					1						V = 0						•	•
Branch If Overflow Set	BVS	29	4	2								1	1		V = 1		•				•	•
Branch If Plus	BPL	2A	4	2											N = 0	•	•	•				•
Branch To Subroutine	BSR	80	8	2					1					1			•				. 1	•
Jump	JMP		į		6E	4	2	7E	3	3				}	See Special Operations		•				•	•
Jump To Subroutine	JSR				AD	8	2	BD	9	3		1								1.	•	•
No Operation	NOP										02	2	1	Ĺ	Advances Prog. Cntr. Only		•			1.	•	ú
Return From Interrupt	RTI										3B	10	1				<u> </u>	- (10			
Return From Subroutine	RTS		1								39	5	1						1.	1.	• .	•
Software Interrupt	SWI	1									3F	12	1	}	See Special Operations	•	•	•			•	•
Wait for Interrupt	WAI										3E	9	1				(1)				•	•

CONDITION CODE REGISTER MANIPULATION INSTRUCTIONS

							CON	D. CO	DDE	REG	
		IM	PLIE	D		5	4	3	2	1	0
OPERATIONS	MNEMONIC	OP	~	#	BOOLEAN OPERATION	н	1	N	Z	v	C
Clear Carry	CLC	00	2	1	0 - C	•	•	•		•	R
Clear Interrupt Mask	CLI	OE	2	1	0 +1	•	R	•	•	•	•
Clear Overflow	CLV	0A	2	1	0 → V	•	•	•	•	R	•
Set Carry	SEC	00	2	1	1 → C	٠	•	•		•	S
Set interrupt Mask	SEI	OF	2	1	1 - 1	•	S	•	•	•	
Set Overflow	SEV	OB	2	1	1 → V	•	•	•	•	s	
Acmltr A → CCR	TAP	06	2	1	A → CCR			-(2)-		
CCR -+ Acmitr A	TPA	07	2	1	CCR → A	•	•	•		•	

CONDITION CODE REGISTER NOTES:

(Bit set if test is true and cleared otherwise)

(Bit V) Test: Result = 10000000?

1

2

5

6

(Bit C) Test: Result = 00000000?

(Bit C) Test. Decimal value of most significant BCD Character greater than nine? (Not cleared if previously set.) 3 4

(Bit V) Test: Operand = 10000000 prior to execution?

(Bit V) Test: Operand = 01111111 prior to execution?

(E.t V) Test: Set equal to result of $N \oplus C$ after shift has occurred.

(Bit N) Test: Sign bit of most significant (MS) byte = 1? (Bit V) Test: 7's complement overflow from subtraction of MS bytes?

8 (Bit N) Test: Result less than zero? (Bit 15 = 1) 9

10 (AII) Load Conditio., Code Register from Stack. (See Special Operations)

11 (Bit I) Set when interrupt occurs. If previously set, a Non-Maskable Interrupt is required to exit the wait state.

12 (AII) Set according to the contents of Accumulator A.

Table 3

6800 Instruction Set

(ii)

-




Table 4

77-68 pin assignment - edge connector

Appendix 1

Binary, Decimal and Hexadecimal Notations

Although the 77-68, like most other computers, actually handles information in binary form, humans have great difficulty in remembering long strings of 'l's and '0's. However, by taking groups of 4 binary bits and expressing each group in 'hexadecimal' (base 16) format, we can write binary patterns in a more readable form.

MS		31r	la		/ .SB	Hexadecimal representatio	on
()	0	(0	0	0	
()	0	(0	1	- 1	
()	0		1	0	2	
()	0	5	1	1	3	
()	1	ţ	0	0	4	
()	1	(0	1	۶., 5	
()	1		1	0	6	
()			1	1	7	
		0	(0	0	8	
		0	(0	1	9	
ĺ		0]	0	А	
		0		1	1		
l		~	(0	0	C	
]		1	(0	1	D	
]		1	0	E	
l		1		MD-444	1	F	

Notes; MSB = most significant of 4 binary bits LSB = least significant

Thus each 8 bit word can be expressed as two hexadecimal characters;

Binary (e.g. inf as stored in computer or set on data : switch reg or displayed)

0011 0

3

А

:

Hexadecimal (as written for human use) And a 16 bit address as four hex characters;

$$\frac{1}{6} \stackrel{0}{\longrightarrow} \stackrel{0}{\longrightarrow} \stackrel{0}{\longrightarrow} \stackrel{0}{\longrightarrow} \stackrel{1}{\longrightarrow} \stackrel{1}{\rightarrow} \stackrel{1}$$

Generally the information contained in an eight bit word is considered to be a positive (unsigned) integer in the range 0 to 255 (decimal). (In practice the information may instead be an ASCII coded character, or two BCD digits, or whatever else the user decides - but ignore these possibilities for the moment). Then each binary bit in the word has a particular value; B0 (least significant) = 1, B1 = 2, B2 = 4 - - B7 (most significant) = 128. Thus for example;

1 0 0 0 0 0 1 1 = 128 + 2 + 1 = 131 (decimal)

However, this binary word would be written in <u>hexadecimal</u> as '83'. Conversion between hexadecimal representations and their decimal equivalents may be done by reference to the following table;

Hex Character	Equivalen	t decimal
	(Hex char on left)	(Hex char on right)
0	0	0
1	16	1
2	32	2
3	48	3
4	64	4
5	80	5
6	96	6
7	112	7
8	128	8
9	144	9
А	160	10
В	176	11
С	192	12
D	208	13
E	224	14
F	240	15

Thus Hex 83' = 42 decimal 128 + 3 = 131

Note again that this conversion table applies only to unsigned positive integers stored in natural binary form.