## **OWNER'S MANUAL**

# Model 2422 BFloppy Disk Controller



## MODEL 2422

## MULTIMODE FLOPPY DISK CONTROLLER

REFERENCE MANUAL

89000-02422 Rev B

Copyright 1981

California Computer Systems 250 Caribbean Drive Sunnyvale, CA 94086

Copyright 1980 by California Computer Systems

All rights reserved. No part of this publication may be reproduced in any form or by any means without express permission of California Computer Systems.

The information contained in this manual is believed to be correct at the time of publication. However, CCS assumes no liability resulting from the use of this manual.

Z-80 is a registered trademark of Zilog, Inc. CP/M is a registered trademark of Digital Research, Inc.

Publication History:

Revision A printed in August 1980 Revision B printed in May 1981

#### TABLE OF CONTENTS

## 1.Ø INTRODUCTION

1.1	General Description	1-1
1.2	The 2422 and System Compatibility	1-2
1.3	Drive Compatibility	1-4
1.4	Diskette Compatibility	1-5
	Specifications	

## 2.Ø USER OPTIONS

2.1	Auto Boot Option	2-1
2.2	PerSci Drive Options	2-2
2.3	Options for System/Software Compatibility	2-5

## 3.Ø INSTALLATION AND OPERATION

3.1	System Configuration	3-1
	Drive Configuration	
3.3	Installation	3-7
	Operation	

## 4.0 THE 2422 ROM-RESIDENT FIRMWARE

4.1	Cold-start Entry	4-1
4.2	Page Ø RAM Used by Firmware	4-2
	The Firmware Disk Routines	
4.4	The Monitor's I/O Routines	4-4
4.5	The Bootstrap Loader	4-8
4.6	The Monitor	4-9

## 5.Ø THEORY OF OPERATION

and the second second second

5.1	The	2422 Registers	5-1
5.2	The	System Interface	5-2
5.3	The	Disk Drive Interface	5-6

## APPENDICES

A.Ø	PROG	AMMING INFORMATION	
		The 2422 Accessible Registers A- Diskette Format A-	

B.Ø THE 1793 DATA SHEET

## C.Ø FIRMWARE LISTING

## D.Ø TECHNICAL INFORMATION

D.1	System Bus Interface	D-1
D.2	Drive Bus Interface	D-3
D.3	User Replaceable Parts	D-5
D.4	Assembly Drawing	D-7
	Schematic	

## TABLES AND FIGURES

Table 1-	-1	Plug-compatible Drives 1-1
Table 1-	-2	Firmware-compatible Diskette Formats 1-2
Table 4-		Low RAM Locations Used by Firmware 4-2
Table 4-		Disk Parameters 4-4
Table 4-		Physical-to-Logical Device Assignments 4-3
Table 4-		The Basic I/O Routines 4-6
Table 4-		Disk Parameters after Boot 4-9
Table 4-		Assign Command Codes 4-13
Table 4-		Sectors per Track 4-18
Table 5-		Ul6b Outputs 5-7
Table A-		2422 Register Addressing A-1
Table A-		Control Register 1 A-2
Table A-		Status Register 1 A-3
Table A-		Control Register 2 A-4
Table A-	-5	Status Register 2 A-5
Table A-		Bank Select Register A-5
Table A-	-7	Single-density Diskette Format A-7
Table A-	-8	Double-density Diskette Format A-8
Table D	-1	System Bus Signals D-1
Table D-	-2	Drive Bus Signals D-3
		-
Figure	2-1	Jumper Locations 2-2
Figure	2-2	Jumper Configuration for PerSci Drives 2-3
Figure	3-1	Double-sided Diskettes 3-9
Figure	A-1	IBM 374Ø Format A-6
Figure	D-1	System Bus Pinouts D-2
Figure		Drive Bus Pinouts D-4

#### CHAPTER 1

#### INTRODUCTION

#### 1.1 A GENERAL DESCRIPTION ON THE 2422

2422 Floppy Disk Controller supports single- and CCS's double-density data formats, single- and double-sided 5.25" and 8" drives, and provides 2K ROM containing software debugging routines and a bootstrap loader for loading CP/M single-user Research's operating system) (Digital from The 2422 is designed especially for use in CCS's diskette. system 2210, but provides a number of user options for compatibility with other systems and software.

The 2422 incorportates the following features:

- \* Ability to control up to four drives in any combination of single-sided or double-sided 5.25" and 8" drives.
- \* Compatibility with the IBM 3740 and System 34 standards for single- and double-density diskette formats.
- \* ROM-resident monitor program and bootstrap loader.
- \* Auto Boot option allowing CP/M to be booted in on reset.
- \* Compatibility with either Shugart or PerSci drive buses
- \* Compatibilty with IEEE proposed S-100 bus
- \* A compatible version of CP/M that supports single- and double-density diskette formats in 128, 256, 512, and 1024 bytes per sector.

1.1.1 ROM-resident Firmware Overview

The ROM-resident firmware consists of the bootstrap loader and CCS's monitor, the MOSS 2.2 Disk Monitor. The bootstrap loader is designed to read into memory the system loader on the first sector of the system diskette and transfer control to it. The system loader in turn reads in the operating system and disables the monitor ROM, freeing its 2K of memory space. The MOSS 2.2 Disk Monitor provides routines for basic console control and software debugging and is designed to work with CCS's 2810 Z-80 CPU. Both the bootstrap loader and the monitor are described more thoroughly in Chapter 4, "The ROM-resident Firmware."

#### 1.1.2 CCS's Implementation of CP/M

The 2422 is shipped with a compatible version of CP/M. CP/M is organized so that the device-dependent I/O drivers and disk routines are located in the portion of the operating system known as the BIOS (Basic I/O System). The version of CP/M on the diskette shipped with the 2422 contains a modified BIOS, called CCBIOS, which is designed to work with the System 2210. The basic principles and operation of CP/M are described in Digital Research's manual "An Introduction to CP/M Features and Facilities," while CCS's modifications and additions to CP/M are described in CCS's manual "CCS's Controller-Unique Software." Both are in your CP/M binder.

#### 1.2 THE 2422 AND SYSTEM COMPATIBILITY

1.2.1 General

The 2422 is compatible with systems conforming to the IEEE proposed standards for the S-100 bus.

Note that the 2422 does not contain a serial I/O port. In CCS's System 2210, the serial port for the console is located on the CPU. If you do not own a 2810 Z-80 CPU, the console port must be provided by another board in your system.

#### 1.2.2 Firmware Requirements

The basic system requirements for firmware compatibility are listed below. Since the monitor firmware is designed to work with CCS's 2810 CPU, systems with a 2810 CPU configured as described in Section 3.1 meet requirements 2, 3, and 4 below.

- Both the Monitor and bootstrap loader require that roughly 256 bytes of low RAM (ØØØØh-ØØFFh) be available on system reset In addition, memory sharing the ROM's address space (FØØØh-F7FFh) should be capable of being disabled or overlaid when the ROM is being accessed. See Section 3.1 for information on configuring your system memory.
  - 2. The ROM-resident firmware requires a Z-80 CPU, since the firmware uses the Z-80 instruction set. The Z-80's instruction set contains 80 more instructions than the Most of the Z-8Ø special instructions are 8080's. condensations of several 8080 instructions into one instruction; owners of an 8080 CPU could thus expand the Z-80 instructions into their 8080 equivalents should they wish to use the ROM firmware. However, some monitor routines will have to be pared down or eliminated, since an 8080 version of the firmware will require more space. programming Modifying the firmware involves а user-supplied 2716-type ROM with the revised software and replacing the original ROM with the newly-programmed ROM.
  - 3. In order for the ROM firmware to be accessed automatically on power-on or reset, you must have a power-on jump circuit somewhere in your system set to force the CPU to address FØØØh on system reset.
  - 4. The console I/O routines in the Monitor firmware are designed to drive the 2810 CPU's serial port. If you do not have a 2810 CPU and wish to use the Monitor, you will have to modify the console driver routines. Section 4.4.3 contains instructions on how to do so. The bootstrap loader does not use the console I/O routines; thus if you use the 2422 in the AUTO BOOT mode (Section 2.1) in which only the bootstrap loader is accessed, the ROM firmware does not need to be modified.

#### 1.2.3 Operating System Requirements

Your system must meet the following requirements to be compatible with CCS's controller-unique version of CP/M.

- CP/M requires 20K of continuous RAM, starting at 0000H. CCS's distribution version is configured for 20K systems, but can be reconfigured for systems with larger memory: see MOVCPM in the Controller-Unique Software manual.
- 2. The system loader, CCBOOT, contains Z-80 unique instructions and thus requires a Z-80 CPU. Owners of an 8080 CPU must translate the Z-80 instructions into 8080 instructions. CCBOOT also requires a 4 MHz system clock to read double-density system diskettes. CCS's customized BIOS, CCBIOS, is both 8080 and Z-80 compatible.
- 3. Like the firmware console driver routines, the console driver routines in CCBIOS drive the 2810 CPU's serial port. If you are using a different CPU, you must alter the console I/O routines as described in Application Note 1 of the CCS Controller-Unique Software manual.

#### 1.3 DRIVE COMPATIBILITY

#### 1.3.1 General

The 2422 is designed to control soft-sectored floppy disk drives and to be plug-compatible with Shugart-type or PerSci drives. As shipped, the 2422 is configured for Shugart-type drives. The following table lists some of the drives which are compatible with Shugart drives:

		=====
8"	5.25"	1
		====
Shugart SA8ØØ or 85Ø	Shugart SA400 or SA	45Ø
Memorex 55Ø or 552	MPI 51 or 52	1
Qume DataTrak 8	MPI 91 or 92	1
Seimans FDD 100-8 or 200-8	Tandon TM 100	1
Remex 2000 or 4000		Ì
		====
Table 1-1 Plug-compa	atible Drives	

Owners of PerSci drives will have to make the cut-and-jumps described in Sections 2.2.1 through 2.2.6 before the 2422 is plug-compatible with their drives.

All drives contain user options, some of which support daisy-chaining two more drives together. See Section 3.2 on configuring drives.

#### 1.3.2 Firmware/Operating System Requirements

The bootstrap loader/monitor firmware should work with most of the drives listed above, since the basic disk parameters for any read or write operation (track number, single or double-sided drive, etc.) must be specified by the user before each operation. A few drive models, however, may need a faster step rate than specified in the firmware, thus requiring a modification of the firmware (firmware step rates are 30ms for 5.25" drives and 10ms for 8" drives). Refer to Section 4.4.3 for instructions on altering the step rates.

The basic disk parameters in CCS's BIOS are fixed, limiting the type of drives that can be used with the operating system. The basic disk routines in CCS's BIOS are designed for Shugart-type single- or double-sided 8" drives with 77 tracks per side and Shugart-type single-sided 5.25" drives with 35 tracks per diskette. The number of tracks per side for the 8" drives is currently an industry standard; however, the number of tracks on 5.25" drives may vary. Should you own a drive with a different number of tracks, or wish to implement double-sided 5.25" drives, see the Application Notes in the Controller-Unique Software manual.

In addition, the CCS firmware/software also requires that certain drive options be enabled/disabled. Section 3.2 contains general instructions on drive configuration, as well as specific examples.

#### 1.4 DISKETTE COMPATIBILITY

#### 1.4.1 General

The disk controller chip used by the 2422, Western Digital's FD1793, reads and writes diskettes which: 1) conform to the IBM 374Ø format for single-density diskettes or to the IBM System 34 format for double-density diskettes; and

2) contain 128, 256, 512, or 1024 bytes per sector. Although the IBM standards were designed for 8" diskettes only, the 1793 will read 5.25" diskettes whose formats are adapted from the standards. Some minor variations from these standards are allowed; if you will be writing your own software for the 2422, review the format specifications in the 1793 data sheet in Appendix B. Please note that the 1793 cannot read diskettes formatted by the 1771 disk controller chip, although the 1771 can read diskettes formatted by the 1793.

#### 1.4.2 Firmware/Operating System Requirements

The following table shows the diskette formats supported by the ROM-resident firmware:

=========		===		========	=	=========	====	=====	:=
SIZE	DATA DENSITY		BYTES PER	SECTOR	1	SECTORS	PER	TRACK	
=========	=======================================	==			=		====		:=
5.25	Single	I	128		1		18		1
5.25	Single		256		1		lØ		1
5.25	Single	1	512		1		5		
5.25	Double	1	256		1		18		
5.25	Double		512				lØ		
5.25	Double		1024				5		1
8.00	Single		128		1		26		
8.00	Single	1	256		1		15		1
8.00	Single	1	512		1		8		
8.00	Double	1	256		1		26		
8.00	Double	1	512				15		
8.00	Double	1	1024		1		8		I
=========		= == :			=		====	======	= =

Table 1-2 Firmware-compatible Diskette Formats

CCS's version of CP/M additionally supports single-density diskettes formatted in 1024-byte sectors and double-density diskettes formatted in 128-byte sectors. (Refer to Table 2 - 1in the manual "CCS's Controller-Unique Software.") The first track (Track ØØ) of any diskette MUST be formatted in 128-byte, single-density sectors. CCS's utility program CCSINIT automatically formats the first track of any diskette 128-byte single-density sectors. Note that CCSINIT in supports only those formats shown in Table 1-2 above; it does not support the additional formats supported by the operating system.

1-6

## INTRODUCTION

## 1.5 SPECIFICATIONS

## DRIVE INTERFACE CHARACTERISTICS

Type Drives:	Single- or double-sided 5.25" drives Single- or double-sided 8" drives
Number of Drives:	Four maximum of any type or combination
Drive Bus:	8"Shugart SA850-type Reconfigurable for PerSci 277/299 5.25"Shugart SA450 type
Compatible Disks:	Single-density, IBM 3740 format Double-density, IBM System 34 format 128, 256, 512, 1024 bytes per sector

## SYSTEM INTERFACE CHARACTERISTICS

System Bus	S-100, compatible with proposed
	standards IEEE Task 696.1

Firmware MOSS 2.2 Disk Monitor/Bootstrap Loader

## PHYSICAL SPECIFICATIONS

Disk Controller	Western Digital's FD1793
Memory	2316-type 2K ROM Replaceable with a user-programmed 2716
Power Requirements	+8 volts @ .800 amps +16 volts @ .050 amps
Dissipation	less than 8 watts
Environmental	Ø to 70 degrees Celsius Ø to 90% noncondensing

### CHAPTER 2

#### USER OPTIONS

The 2422 is shipped from the factory configured for use in a System 2210 with Shugart-type drives. Those users whose system fits this description need only be concerned with the AUTO BOOT option; once they have configured this option, they may turn to Chapter 3. Owners of a System 2210 with PerSci drives will want to read Sections 2.2.1 through 2.2.6 as well.

Sections 2.3.1 through 2.3.7 describe user options designed for compatibility with other systems and software. Figure 2-1 on the following page shows the location of each jumper option and the configuration of the option as shipped from the factory.

#### 2.1 AUTO BOOT OPTION

If you are using the ROM-resident firmware, this jumper allows you to choose whether CP/M will be loaded or the monitor entered on power-on and reset. The 2422 is shipped with a shorting plug on pins 1 and 2. In this configuration, CP/M is booted in directly on power-on or reset; that is, the monitor is not entered first. The BIOS portion of CP/M handles the 2810 serial port's initialization, setting the baud rate to 9.6 Kbaud. Those users who do not own a 2810 CPU will find the Auto Boot mode advantageous: since only the bootstrap loader portion of the ROM will be accessed, the user from the chore of modifying the firmware's console is freed driver routines. However, the BIOS console drivers still must be modified, as described in Application Note 1 of the Controller-Unique Software Manual.




Figure 2-1 Jumper Locations


If the shorting plug is removed, the monitor will be entered on power-on and reset. CP/M can then be loaded in under monitor control by use of the Boot command. Entering the monitor on reset allows the user to take advantage of the monitor's console port initialization routines which initialize the 2810 serial port's baud rate to the baud rate set by the console device. The console device's baud rate can be set to any baud rate between 2 and 56K baud. The shorting plug can be stored on the board by placing one end on either pin 1 or pin 2 and letting the other end swing free.

#### 2.2 PERSCI DRIVE OPTIONS

Figure 2-2 below illustrates the necessary cut-and-jumps necessary for 2422 to be reconfigured for PerSci drives. Sections 2.2.1 through 2.2.6 describe the options. See Appendix D for the pinouts of the 8" drive bus when reconfigured for PerSci drives.

Figure 2-2

Jumper Configuration for PerSci Drives



#### 2.2.1 Fast Seek

The FAST SEEK option is provided for users with voice coil drives. It allows the user to choose between softwareor hardware-enabling of the fast seek mode. Soldering a wire connecting pads 1 and 2 allows you to enable the fast seek mode by writing a  $\emptyset$  to bit 4 of Control Register 2. Soldering a wire connecting pads 2 and 3 permanently enables the fast seek mode. If you are planning to use the ROM-resident firmware or the CCS version of CP/M, the fast seek mode will be enabled only if you set the jumper pads 2 and 3, since the CCS software does not enable the fast seek mode. 2.2.2 Drive Select 3

PerSci drives use pin 18, the Shugart drives' HEAD LOAD line, for DS3 (Drive Select 3). To enable DS3, cut the trace between Al and A2 and solder a wire between pads A2 and A3.

#### 2.2.3 Drive Select 4

Shugart drives have DS4 (Drive Select 4) on pin 32 of the bus; PerSci drives have it on pin 4. To enable DS4 on pin 4, cut the wire between pads B2 and B3 and solder a wire between pads B1 and B2.

#### 2.2.4 Side Select

The Shugart double-sided drive uses pin 2 of the bus for TG43 (Track greater than 43); the PerSci double-sided drives use it for SIDE SELECT. To enable the SIDE SELECT line for a PerSci double-side drive, cut the trace between pads Cl and C2 and solder a wire between traces C2 and C3. This modification allows the CCS software to support double-sided PerSci drives.

2.2.5 Remote Eject

The Shugart 8" double-sided drive bus uses pin 14 for the output SIDE SELECT, while PerSci drives use it for REMOTE EJECT. To enable REMOTE EJECT for a PerSci drive, cut the trace between pads D2 and D3 and solder a wire between D1 and D2. Once this feature has been installed, writing a 1 to port Ø4H will eject the diskette in the selected drive. CCS software does not support the PerSci remote eject feature.

#### 2.2.6 Seek Complete

Pin 10 of the drive bus is used for the status signal TWO-SIDED by the Shugart double-sided drive and for the status signal SEEK COMPLETE by PerSci drives. To enable SEEK COMPLETE, cut the trace between pads El and E2 and solder a wire between pads E2 and E3.

2.3 OPTIONS FOR SYSTEM/SOFTWARE COMPATIBILITY

#### 2.3.1 Bank Byte Option

Like CCS's RAM cards, the 2422 Disk Controller can be hardware assigned to one of eight banks, or levels, of 64K, allowing up to eight disk controllers can be used in one system. To assign the 2422 to a bank, solder a horizontal jumper between the BANK BYTE pins which correspond to the bank level to which you want this board assigned. For example, jumpering pads DØ assigns this board to bank Ø. Once you have assigned this board to a bank, you can in turn select that bank and enable the board by outputting to port 4Ø a data byte with a logic 1 in the bit position corresponding to the bank level. For example, the following Z-8Ø code fragment would activate bank 3 and deactivate all other banks:

LD A,000001000B ;load accumulator with bank control byte OUT 40H,A ;output bank control byte to port 40H

Although the primary purpose of multiple banks is to support multi-users, CCS's single-user system 2210 uses the Bank Select system to simultaneously disable the monitor ROM and enable high RAM (see Section 3.1). To support this function, the BANK BYTE pads should be left open entirely.

#### 2.3.2 Bank Enable Option

The Bank Enable option allows you three methods of using the bank-select system to enable the board. As shipped, the 2422 is hard-wired so that the board comes up enabled on reset or power-on before any bank-selection occurs. Otherwise, the bank-select system functions normally; if a bank the 2422 does not reside in is selected, the 2422 will be disabled. If you cut the trace between pads 2 and 3 of the BANK EN jumper and solder a wire between pads 1 and 2, the 2422 will be disabled after reset or power-on until its bank is selected. If you solder the wire between pads 3 and 4 instead, the 2422 is removed from the bank-select system entirely and is permanently enabled regardless of which bank is selected. Whenever the board is selected, the Bank LED lights.

#### 2.3.3 ROM Enable Option

The ROM Enable option allows you to choose between two methods of enabling/disabling the bootstrap loader and monitor firmware. If you leave pads 1 and 2 of the ROM ENABLE jumper shorted, the bootstrap loader and monitor are enabled when your system is turned on or reset and disabled when any data byte is output to port 40h. (Because port 40h is the Bank Select Port as well, you must make sure that the 2422 is either permanently bank-enabled or bank-enabled on reset.) This method of disabling the ROM is used by CCS's CP/M loader, CCBOOT. When it is loaded into memory by the bootstrap loader, CCBOOT outputs a 01H to port 40H. This will simultaneously disable the ROM while enabling any RAM assigned to bank 0.

If you cut the trace between pads 1 and 2 and solder a wire between pads 2 and 3, the ROM can then be enabled/disabled entirely through software control. Writing a Ø to bit 1 of Control Register 2 enables it; a 1 disables it.

#### 2.3.4 Partial ROM Option

This option allows the portion of the ROM containing the basic I/O and primitive disk routines used by the monitor to be available after CP/M is loaded in. This portion of the ROM, located at F600h-F7FFh, contains essentially the same basic I/O routines as CCS's customized BIOS, CCBIOS, on the distribution diskette. If you are planning to tailor the CCBIOS to your system, you may wish to have your customized BIOS call some of the routines located in the ROM. This will give you the greater reliability of ROM memory and save some disk space. To allow the basic I/O portion of the ROM to remain in memory after CP/M is loaded in, solder a wire between pads 1 and 2 of the PR EN jumper.

You must leave the basic I/O portion of the ROM disabled if you will be running CP/M in a system with 61K of memory or greater.

2.3.5 ROM Wait State Option

The on-board ROM has the relatively slow memory access time of 450 nsecs. A CPU running at 4 MHz will not provide the access time needed by the ROM. The 1793 registers, when they are memory mapped, also have slow memory access times. If pads 1 and 2 of the WAIT jumper are left open (factory-configuration), the ROM Wait circuitry is enabled, inserting one Wait state per memory cycle in which either the ROM or the 1793 is selected. If a wire is soldered between pads 1 and 2, the ROM Wait circuitry is disabled.

#### 2.3.6 Memory Map Option

CCS makes available to its 2422 users a control ROM which allows the registers on the 2422 to be memory mapped when the ROM is inserted into the socket for U21. The registers then occupy memory addresses FFF8H-FFFDH. See Appendix A for a more detailed description of the 2422 register addressing. If you plan to use the memory map option, you can enable memory mapping by installing a wire between pads 1 and 2 of the M MAP jumper. The CCS firmware/software does not make use of memory mapping.

#### 2.3.7 Interrupt Options

The interrupt jumpers allow you to tie DRQ and/or INTRQ to either the Interrupt line (INT), the Nonmaskable Interrupt line (NMI), or any of the 8 Vectored Interrupt lines (VIØ-VI7). INTRQ, when active, indicates that a command has been completed and that the 1793 is awaiting a new command. DRQ, when active, indicates that the data buffer either has a byte to be read or requires a new byte to transmit, depending on the nature of the disk operation in progress. Either or both of these lines can be used to generate interrupts and thus request servicing from the processor. To generate VI2 by the active INTRQ, for example, run a bus wire from the INTRQ pad to the VI2 pad and solder it in. CCS firmware/software does not make use of the Interrupt lines.

#### CHAPTER 3

#### INSTALLATION AND OPERATION

#### 3.1 SYSTEM CONFIGURATION

a.

In order for the ROM-resident firmware to work as described in Chapter 4 or for CP/M to be loaded properly, you must set up your system as follows:

- 1. Set your system's power-on jump circuit to force the CPU to jump to location FØØØh when you turn your system on or reset it. If you own a 281Ø Z-8Ø CPU, you must set the JMP EN jumper to ON and set the JUMP ADDRESS SEL jumpers JAØ-JA11 to Ø and JA12-JA15 to 1.
- Ensure that any RAM sharing the ROM's memory space cannot 2. be accessed while the firmware is being accessed. You may use the 2422's PHANTOM output to do so if your RAM responds to the signal. Or, if your RAM uses the same bank select system as the 2422, you can configure your RAM such that the memory block sharing the ROM's memory space is bank-disabled on power-on or reset. By assigning the block to bank  $\emptyset$ , you can ensure it will be enabled at the same time the system loader, CCBOOT, disables the ROM by outputting Ø1H to port 40H. On the 2065 this method of enabling/disabling the RAM can be accomplished by setting the BLOCK SEL jumper for Block 4 to BE, the BANK PORT ADDRESS jumpers A7-AØ to Ø1ØØØØØØ, and selecting DØ of the BANK BYTE SEL jumpers.

Note that if you wish to keep the basic I/O portion of the ROM enabled after CP/M is loaded, you have to use the PHANTOM output to disable the RAM sharing its memory space.

۰.

3. Ensure that at least 256 bytes of low RAM are enabled on reset; since CP/M requires at least 20K of continuous RAM, it would be wise to enable all RAM except that which directly conflicts the ROM. On the 2065 this would involve setting the BLOCK SEL jumpers for Blocks 1, 2, and 3 to ME (the bank-independent position).

If you own a 2810 Z-80 CPU, you must also do the following:

- 1. Set the SERIAL ADDRESS SELECT jumpers to 20H and the SER EN jumper to ON.
- 2. Disable the CPU's monitor ROM (ROM EN=OFF) when you are running CP/M in a 60K or greater system.

#### 3.2 DRIVE CONFIGURATION

drives come with customer-configurable options, A11 usually realized in the form of Berg jumpers or programmable shunts on the PC board. If you are planning to use only one mini drive, it can usually remain as configured by the factory. If you are using an 8" drive or more than one of the same size drive, you'll need to reconfigure your drives. The following two sections give general rules regarding the configuration of 8" and mini drives and give explicit configuration instructions for a few models of each size drive. Some of the models have gone through several revisions they were first introduced; as result the setup since instructions will not always be the same for two drives of the same model. If you have questions, contact your drive manufacturer.

3.2.1 8" Drive Configuration

The following general rules apply to all 8" drives:

1. The 2422 firmware/software requires that a drive be able to perform seeks without its head loaded. To enable a drive to do so, you must make its stepper circuitry dependent on DRIVE SELECT and independent of HEAD LOAD. In some cases DRIVE SELECT is terminated with HEAD LOAD; since this option separates DRIVE SELECT from the HEAD LOAD termination, DRIVE SELECT will need to be separately terminated.

- 2. Some drives can be configured for either hard-sectored and soft-sectored diskettes. Select soft-sectored.
- 3. Two-sided drives should be optioned out so that the disk side is selected by the SIDE SELECT signal. This is the standard drive configuration. In addition, the 2422 software requires the TWO-SIDED status signal be enabled.

If you are daisy-chaining two or more drives:

- 4. You must make sure that the common active lines are terminated in the last drive on the cable only. This may involve shorting traces, or removing jumper plugs or resistor packs: see your drive manual.
- 5. You must also enable the appropriate Drive Select line to each drive, usually accomplished by moving a jumper plug. These are four Drive Select lines available, allowing each of four drives to be independently selected. Many drives also allow the option of chaining up to eight drives together; the 2422 does not support this option.
- 6. To avoid electrical noise and improve disk access speed, we recommend you make the Head Load signal independent of the Drive Select signal, if your drive gives you the option. This will cause all the drives to load at the same time and stay loaded for the duration of a read/write operation. Since all heads load, you also want to make the Activity LED on the drive's front panel independent of HEAD LOAD and dependent on DRIVE SELECT only.

Most drives offer additional options to the ones mentioned above. These should be left in the factory configuration.

#### 3.2.2 Examples of 8" Drive Configuration

Below are specific instructions on configuring selected drives so that they conform to rules 1 through 6 above.

#### SHUGART SA8ØØ

- 1. Plug traces DS and C. Remove plug from B and HL. Terminate DRIVE SELECT by plugging T2.
- 2. Close 800; open 801.
- 3. Not Applicable: the SA800 is a one-sided drive.

For daisy-chaining more two or more drives:

- 4. Plug T1, T3, T4, T5, T6 in the last drive on the bus interface only. Leave these pins open on all other drives on the bus.
- 5. Plug one of the following Drive Select pins: DS1, DS2, DS3, or DS4. Pads DDS, D1, D2, and D4 should be left unnconnected.
- 6. Close A, X, and Z. Open Y.

SHUGART SA850/851, REMEX RFD2000/2001, REMEX RFD4000/4001, MEMOREX 550/552, QUME DATATRAK 8

- Cut traces B and HL on the drive's programmable shunt. Leave the traces Z, A, X, I, and R on the shunt shorted. Plug DS and C.
- 2. Plug the following traces in the following drives: 850 (Shugart); 4000 (Remex 4000); 2000 (Remex 2000); SSE (Memorex). Leave open: 851 (Shugart): 4001 (Remex 4000); 2001 (Remex 2001); HSE and HSI (Memorex). Cut S on the Shugart and Remex programmable shunts. The Qume drive does not have a hard sector option.
- 3. In the double-sided drives, short 2S and S2 to enable the signals TWO-SIDED and SIDE SELECT. Leave open S1, S3, 1B, 2B, 3B, and 4B (or alternatively, B1-B4).

For more than one drive:

- 4. Remove the terminating resistor pack in all drives except the drive that is electrically last on the cable. (At location 3H in our Shugart, 7A in our Remex, and 2F in our Memorex.) The Qume has two resistor packs that need to be removed: 1TM and 2TM.
- 5. Jumper only one of the following: DS1, DS2, DS3, or DS4 (located by J1). Leave DD in the Shugart and Memorex plugged. On drives that allow up to eight drives in a daisy chain, pins DDS, D1, D2, and D4 should be left unconnected.
- 6. Open Y.

SIEMENS FDD 100-8 and 200-8

1. Remove the vertical jumper between G pads and place a horizontal jumper between the H pads.

- Leave SS shorted and HS open. (Both jumpers are located by 2C.)
- 3. For the 200-8, make sure that a jumper exists between the horizontal 7 pads and that the vertical 8 pads are open. The Side Sel pads 3-0 should remain open.
- For daisy-chaining two or more drives:
- 4. Remove terminating resistor on all drives but the last on the bus interface.
- 5. Plug one of the following RAD SEL (Radial Select) pins: Ø, 1, 2, 3. These pins correspond to the DS1, DS2, DS3, DS4 on other drives. Leave the Binary Select pins Ø-7 open.
- 6. Remove the wire jumper between the vestical L pads and install a wire on the horizontal J pads. For the activity LED to light on Drive Select, leave U and S of the ACT LED pins plugged and R and H open.

#### 3.2.3 Configuring 5.25" Drives

5.25" drives tend to be more standardized and simpler to configure than the 8" drives. If you plan to use only one 5.25" drive, you can plug it in as is. If plan to use more than one, configure them as follows:

- 1. Make sure the common lines are terminated in the last drive only. In most, if not all 5.25" drives, this involves removing the terminating resistor pack from its socket in all but the last drive.
- 2. If given a choice between loading the head on DRIVE SELECT or MOTOR ON, choose DRIVE SELECT. Most drives come configured for DRIVE SELECT; however, since in some cases choosing between the two option involves moving a programmable shunt up or down one position, ensure the right option is selected before you make any cuts on the shunt. Shugart's double-sided drive gives the option of having the drive motor activated by MOTOR ON alone or either MOTOR ON or DRIVE SELECT. Other double-sided drives may do the same. Select MOTOR ON alone.
- 3. Select the multiplexing option. In most 5.25" drives this involves cutting a trace marked MUX on a shunt. Select

one of the Drive Select lines by leaving the chosen Drive Select line shorted and opening the others. Some 5.25" drives may have only three Drive Select lines (usually labeled DS1, DS2, and DS3); others have four (DS1-DS4 or DSØ-DS3).

3.2.4 Examples of 5.25" Drive Configuration

Below are some specific instructions on configuring selected 5.25" drives so that they conform to rules 1 through 3 above.

#### SHUGART SA4ØØ

- Remove the terminating resistor pack from all drives but the one electrically last on the cable. Some older drives do not have a socketed resistor pack; on these drives you cut the terminating traces on a shunt in each drive except the last on the cable.)
- 2. Leave HS (or HL) on the shunt shorted; make sure HM is open. (Some older models do not give the user the option of loading the head on MOTOR ON, and thus do not have these jumper options.)
- 3. Cut MX on the shunt. (On some older drives, the MX option is not located on the shunt, but is simply a trace to be cut on the board.) Leave one of the DS1, DS2, DS3 traces on the shunt shorted; cut the others.

MPI 51/52 AND TANDON TM 100

- 1. Remove the terminating resistor packs on all drives but the last on the bus interface.
- On the MPI and Tandon drives all configuring is done on a programmable shunt. Leave HS (Head load on Select) shorted; open HM (Head load on Motor On).
- 3. Cut MUX (or MX) and three of the Drive Select lines (DS1-DS4 or DSØ-DS3). Only the Drive Select line that you want to select the drive should remain shorted.

#### SA45Ø

- 1. Remove resistor pack 3D from all drives but the last on the interface.
- 2. Move the programmable shunt over one position in its socket so that MM is shorted. This causes the motor to the drive to be turned on only when the signal MOTOR ON goes low.
- 3. Cut MX on the programmable shunt; leave only one of the Drive Select lines (DS1, DS2, DS3, DS4) shorted.

#### 3.3 INSTALLATION

The cable assemblies needed to connect the 2422 with your drives are not not supplied with the 2422. For the 5.25" drives and the 8" drives you need 34 and 50 conducter flat-ribbon cables, respectively. The connectors you need are as follows:

Mating Connectors for the 2422:

5.25" drives (J1) = Ansley #609-3430 or equivalent 8" drives (J2) = Ansley #609-5030 or equivalent

Back Panel Connectors:

5.25" drives = Ansley #609-3416 or equivalent 8" drives = Ansley #609-5016 or equivalent

Mating Connectors for Back Panel:

5.25" drives = Ansley #609-3430 or equivalent 8" drives = Ansley #609-5030 or equivalent

Mating Connectors to the Drive P. C. Board:

5.25" drives = Ansley #609-5015M or equivalent 8" drives = Ansley #609-3415M or equivalent

If you assemble your own cables, be sure that the pin 1 strip of the cable (usually marked by an outside colored stripe) matches pin 1 of all the connectors. When installing the cables, be certain to match pin 1's on the connectors. 3.4 OPERATION

3.4.1 Bringing Up the System

The following operation instructions apply only if you are using the 2422 in its standard configuration with a 2810 Z-80 CPU, the Monitor ROM firmware, and the distribution version of CP/M.

After properly configuring and installing the 2422, power on the system. If you have the AUTO BOOT jumper set to ON and your terminal set for 9600 Kbaud, the CP/M sign-on message should appear on your screen, followed by the CP/M prompt. You may then use the operating system as described in the CP/M manual, "An Introduction to CP/M Features and Facilities."

If you have the Auto Boot jumper set to OFF, hit the return key three times. The system should respond with the MOSS 2.2 Monitor sign-on message

MOSS VERS 2.2


followed by the monitor prompt, a dash.

You may then use the monitor commands as described in Chapter 4 or you may boot in CP/M by typing in a "B" next to the monitor prompt.

3.4.2 Tips on Diskette Use

- Do not touch or clean the recording surface of the diskette. Return the diskette to its protective jacket when it is not in use.
- Do not expose diskettes to magnetic fields, heat, or direct sunlight. Write on the jacket cover with felt-tipped pen only. Pencil or ball-point pen can ruin the diskette.
- 3. Power on your system BEFORE inserting a diskette; power it down AFTER removing all diskettes. You risk damaging a diskette if you turn system power on and off while the diskette is in a drive.

- 4. Keep backup diskettes of ALL important data. Use backup diskettes cautiously; if the original diskette appears to be bad, don't assume the problem will disappear when you use the backup diskette. If the hardware is malfunctioning, you may lose your backup diskette as well. Test your system with diagnostic software or a scratch diskette before you use the backup diskette.
- 5. Many diskettes have a write-protect notch. To write-protect an 8" diskette (i.e., to allow the diskette to be read but not written to), leave the notch uncovered. To allow writing to the diskette, fold the tab provided with the diskette over the notch so that it completely the notch. For 5.25" diskettes, the instructions are exactly the opposite.
- Some double-sided diskettes have two holes in their 6. jackets near the center hole and opposite the write-protect notch. The drive senses whether the diskette is being used as a one-sided diskette or a double-sided diskette by which hole is covered. Use a write-protect tab to cover the outside hole when using the diskette as a single-sided diskette; cover the inside hole when using it as a doubled-sided diskette. See Figure 3-1 below.



Single-sided

Double-sided

Figure 3-1 Two-holed Double-sided Diskettes

Note: Some models of the Shugart 850 may require both holes of a double-sided diskette to be uncovered when it is used as a double-sided diskette.

#### CHAPTER 4

#### THE 2422 ROM RESIDENT FIRMWARE

This chapter contains a description of the bootstrap loader and the MOSS 2.2 Disk Monitor. It serves two purposes: 1) to give the background information needed by a user who wishes to modify the firmware; 2) to describe how to use the monitor. Those users who will not be modifying the firmware may wish to skip the first several sections and begin with Section 4.6.

#### 4.1 COLD-START ENTRY

The cold-start entry point is FØØØh. If you set a power-on jump circuit to this address, the CPU will jump to the cold-start entry point when your system is turned on or reset. The cold-start initialization routine loads the low RAM locations called to by the Z-80 restart commands with jump vectors to the restart error message. It then finds the highest active RAM address and locates the monitor stack and work space below it. Next it checks the state of the Auto Boot bit (determined by the configuration of the AUTO BOOT option) in Status Register 1; if the Auto boot bit is Ø the initialization routine passes control to the bootstrap loader, which then loads in CP/M as described in Section 4.4 below. The monitor work space is overwritten as CP/M is loaded in. Ιf the Auto Boot bit is 1, the initialization routine continues, waiting for a series of carriage returns from the console device. It uses the carriage returns to synchronize the baud rate of the 2810 CPU's serial port to the baud rate of the console device. When it has done so, it turns control over to the monitor executive.

4.2 PAGE Ø RAM USED BY FIRMWARE

The following locations in page  $\emptyset$  memory are used by the disk controller firmware. Except where noted, these locations should be reserved exclusively for the firmware's use.

ADDRESS	CONTENTS			
======================================	These locations contain the warm start vector for the monitor. When CP/M is loaded, they are overwritten by CP/M's warm start vector.			
ØØØ3h	This location contains the Intel Standard IOBYTE loaded during cold start initialization and used by the monitor's basic I/O routines (see Section 4.4.2).			
ØØØ8h-ØØØAh ØØ1Øh-ØØ12h ØØ18h-ØØ1Ah ØØ2Øh-ØØ22h ØØ28h-ØØ2Ah ØØ3Øh-ØØ32h ØØ38h-ØØ3Ah	Called by the Z-80 restart commands, these locations are loaded with jump vectors to the restart error routine (Section 4.6.4) during cold-start initialization. They can be over- written by valid restart routines. Locations 0008h - 000Ah are also used for breakpoint processing by the monitor GO command.			
ØØ4Øh-ØØ53h	Containing disk parameters used by the monitor and bootstrap loader disk routines, these locations are described in more detail in Section 4.3.3.			
ØØ8Øh-Ø17Fh	These locations form a temporary buffer for the Loader program, CCBOOT, read in from disk.			
Table 4-1 Low RAM Locations Used by Firmware				
IUDIC	- I how with bookerone obca by firmware			

#### 4.3 THE FIRMWARE DISK ROUTINES

The primitive disk routines used by the monitor and the bootstrap loader are designed to read or write disks which conform to the IBM 3740 and System 34 standards for soft-sectored diskette format. Although strictly speaking these standards apply to 8" diskettes only, they can be adapted for 5.25" diskettes. Since the primitive disk routines are designed for diskettes conforming to the IBM format standards, it might be helpful if we discuss diskette format in general and the IBM standards in particular. 4.3.1 Diskette Format

Track numbering on a diskette begins at its circumference with Track ØØ and proceeds toward the center; thus the innermost track on an 8" diskette with the standard 77 tracks is Track 76. Each track on side Ø of a double-sided diskette has an associated track on side 1; these track-pairs are often called cylinders. Unlike track numbering, sector numbering starts with 1, the number given to the first sector immediately following the index pulse. The number of sectors on a track is dependent on disk size, data density, and number of bytes per sector.

The IBM 3740 standard for single-density diskettes allows sector sizes of 128, 256, and 512 bytes; the System 34 standard for double-density diskettes allow sectors sizes of 256, 512, and 1024 bytes. (The 1793 can format single-density diskettes in 1024-byte sectors and double-density diskettes in 128-byte sectors as well, but those additional sector sizes have no practical advantage.) Before each sector is an unique address or ID field identifying the track number, diskette side, sector number, and sector size. In addition, the ID fields and data fields must be separated by gaps and sync fields of a minimum length per sector. Figure A-1 of Appendix A illustrates the IBM 3740 format standard for single-density 8" diskettes. The 1793 adds an additional constraint in diskette format: it expects gaps to consist of minimum number of FFh bytes, followed by several bytes of ØØh. Diskettes formatted by a 1771 disk controller chip do not meet the Thus the 1793 cannot read such 1793's requirements. diskettes. (The 1771 can, however, read disks formatted by the 1793.)

#### 4.3.2 Description of the Disk Routines

The firmware contains two routines for sector reads and writes: DREAD and DWRITE. The bootstrap loader calls DREAD for reading the first two sectors of Track ØØ; the monitor Read and Write commands use both routines. DREAD and DWRITE both transfer one sector at a time and automatically determine disk size, sector size, and density format if the disk has not been accessed before. They conform to the CP/M calling conventions and return a Ø in the A register if the disk operation was successful and a non-zero if it was not successful after ten tries. Both routines reside in the upper 1/2K of ROM which can remain enabled after CP/M is loaded in (PR EN option--Section 2.3.4). Thus they can be called to from a user's BIOS. The entry point for DREAD is F6EAh; for DWRITE, F6EBh. 4.3.3 Disk Parameters for Disk Operations

DREAD and DWRITE use locations ØØ4Øh-ØØ53h to store the disk parameters they need. Below are the definitions and addresses of some of the more important disk parameters:

Address	Name	Description
ØØ4Øh	DISKNO	Stores the number of the currently- selected drive: Ø, 1, 2, or 3.
ØØ41h	TRACK	Stores the number of the current track.
ØØ42h	SECTOR	Stores the number of the current sector.
ØØ43h	SIDE	Stores the byte written to Control Register 2 to select disk side. (DØh = side Ø; 90h = side 1)
ØØ45h	TWOSID	Stores Ø if the disk in the currently- selected drive is one-sided; 1 if it is two-sided.
ØØ4Ah	CUNIT	Stores the byte last written to Control Register 1, giving information on the currently-selected drive unit.
ØØ4Ch	HSTBUF	Stores the starting address in memory for disk transfers to and from memory.
ØØ4Eh-	IDSV	Stores the ID field information from
ØØ53h		the diskette in the current drive.

Table 4-2 Disk Parameters

## 4.4 THE MONITOR'S I/O ROUTINES

The monitor's basic I/O routines are essentially the same as those used by CCBIOS, CCS's customized BIOS. They are designed for a system using CCS's 2810 Z-80 CPU, configured as described in Section 3.1. As with the primitive disk routines, they reside in the last 1/2K of the ROM, allowing them to be available after CP/M is loaded, should you choose the PR EN (Partion ROM Enable) option. Section 4.4.3 below contains information on tailoring this portion of the ROM if you are using a system with a different CPU or wish to provide driver routines for other peripherals, such as a printer. 4.4.1 The IOBYTE

The basic I/O routines in this portion of the ROM implement the IOBYTE function, as developed in the Intel MDS system and as used by CP/M. The IOBYTE function divides peripherals into four categories according to type: Console, typically a teletype or a CRT; Reader, a paper tape reading device; Punch, a paper tape punching device; and List, a hard-copy printing device. At any given time, one of four physical devices can be assigned to each of the logical device categories. Table 4-3 below lists the allowable physical devices in each logical device category.

Logical Device	Physical Device
Console       	Teletype   CRT   Batch Mode (input from logical reader;   output to logical list)   User Console #1
Reader	Teletype Paper Tape Reader User Reader #1 User Reader #2
Punch	Teletype High speed paper tape punch User punch #1 User punch #2
   List   	Teletype High speed line printer (CRT in CP/M) User list #1 (High speed line printer   in CP/M) User list #2 (User list #1 in CP/M)

Table 4-3 Physical-to-Logical Device Assignments

The current physical-to-logical device assignments are stored in the IOBYTE at location 0003h. The IOBYTE can be altered through the MOSS monitor Assign Command or the CP/M STAT command. When an I/O routine involving a logical category is called, the routine loads the IOBYTE, using it to determine the currently assigned physical device, and then jumps to the driver routine called by the physical device assignment. In each logical category, the firmware provides provides driver routines only for the Teletype assignment, which is the default assignment. These routines are designed to drive the serial port on the 2810 CPU. Please note that the physical assignment names do not have to accurately describe the actual peripheral used; the actual physical device driven by the teletype assignment routines could easily be a CRT. The driver routines associated with the remaining physical device assignments are set equal to the I/O error routine. Thus if an unsupported physical device is assigned to a logical device, the I/O error message will be displayed and control returned to the monitor whenever an I/O operation involving the logical device is attempted.

## 4.4.2 The Basic I/O Routines

The user may call the following basic I/O routines from his own programs while in the monitor or from his own customized BIOS if the PR EN option is enabled.

	Name	Address	Description
	CI *CONI *CO	F646 F68F F600 F623 F610 F669 F656 F67C	Console Input Console Input, strips ASCII parity bit Console Output Console Status Input List Output List Status Input Paper Tape Reader Input Papar Tape Punch Output Prints ASCII string on console. The string must be terminated by bit 7 set in the last character. Same as above, only does carriage
	CRLF	F6A9	return, line feed first. Generates carriage return, line feed sequence to start new line on console

Table 4-4 The Basic I/O Routines

The starred routines are CP/M compatible routines, basically the the same as the following routines used in CCBIOS: CONIN, CONOUT, CONST, LIST, LISTST, READER, and PUNCH. They perform the basic IOBYTE handling as described above. Again, actual driver routines exist only for the teletype assignment for each logical category. These driver routines conform to the CP/M calling conventions, passing the data in the C register for any output and in the A register for any input. PRTWA, PRTWD, and CRLF are not routines used by a CP/M BIOS; however,

#### THE 2422 FIRMWARE

they are useful routines which are available as long as the Basic I/O portion of the ROM is accessible. CI is an alternative console input routine which does not strip the parity bit.

#### 4.4.3 Customizing the Basic I/O Routines

As mentioned before, only the teletype physical device assignment is supported by the firmware. The teletype drivers are designed to drive the console port on the 2810 Z-80 CPU. Should you wish modify the console drivers to work with another console port, you will thus have to modify the teletype driver routines (TTST, TTYIN, TTOST, and TTYOUT) routines in the source code. Since the teletype device is the default console device, you need also to change the console initialization code.

To add a peripheral device, you generally need only to replace the equate to IOER in the physical device drivers with valid driver code. The equates for additional peripheral devices are on page C-24 of the firmware listing in Appendix C. Should you wish to add a printer, for example, that is selected by the high speed line printer assignment, you would change the equates

LPRT: EQU IOER ;UNASSIGNED LINE PRINTER LPRST: EQU IOER ;UNASSIGNED LINE PRINTER STATUS

to driver code while preserving the routines' names. Only if you wish your printer to be selected by the default teletype assignment is it necessary to alter the basic I/O routines themselves. In that case, the basic I/O routines LO and LSTAT should be modified so that the jumps to TTYOUT and TTOST which are made when the teletype device is selected are replaced with jumps to user-named and user-written printer output and status routines. Note that in the case of the Punch and Reader devices, there are no basic I/O status routines. The necessary status routines must be called by the input or output drivers.

The firmware may also be modified for different drive step rates. Currently, the step rates are 30ms for 5.25" drives and 10ms for 8" drives. To change the step rates, modify the following fragment of code (page C-27 the firmware listing) as indicated:

SET1:	RAL		
	•		
	•		
	LXI	D,STPRAT	;SET THE INITIAL STEP RATE
	MVI	A,3	;TO SLOWEST POSSIBLE
	•		(replace 3 with
	•		Ø for 6ms step rate
	•		l for l2ms step rate
	•		2 for 20ms step rate)
	•		
	MOV	Μ,Α	
	MVI	A,2	;SET MAXI STEP RATE
	•		(replace 2 with
	•		Ø for 3ms step rate
	•		l for 6ms step rate
			3 for 15ms step rate)

The method of modifying the firmware so far described involves programming a user-supplied 2716 EPROM with the modified code and replacing the CCS ROM with it. It is also possible, however, to modify the firmware using memory overlay techniques. Since the 2422 generates, but does not receive, the PHANTOM signal, its ROM has to be moved to the CPU board. There the selected portions of the firmware can be overlaid by a peripheral board generating the PHANTOM signal. For example, instead of replacing the equates LPRT and LPRST with drive code, the jump instructions to LPRT and LPRST routines in the basic I/O routines LO and LSTAT can be overlaid with jump instructions to printer driver routines in the peripheral

#### 4.5 THE BOOTSTRAP LOADER

The bootstrap loader, when entered at F55Eh, reads in at locations 80h through 17Fh the contents of the first two sectors of track  $\emptyset\emptyset$ , side  $\emptyset$  of the disk in drive A and then transfers control to location 80h. These sectors should contain a loader program, such as CCBOOT on the distribution system diskette, that loads the system tracks (tracks ØØ and Øl in an 8" diskette; tracks ØØ, Øl, and Ø2 in a 5.25" diskette) into memory and transfers control to CP/M. In addition, Track ØØ of the disk must be formatted in 128-byte single-density sectors. If the bootstrap loader encounters an error, it jumps to the Disk Error routine in the monitor portion of the ROM. If are booting CP/M in from the monitor that the 2810 CPU's serial port is initialized (AUTO BOOT so shorting plug removed), you will receive the Disk Error message as described in Section 4.5.5 and control will be returned to the monitor. If you are booting in CP/M directly THE 2422 FIRMWARE

on system power-on or reset (AUTO BOOT shorting plug in place), your system will "hang." When it is finished reading in the Loader program, the bootstrap loader leaves some disk parameters in memory:

NAME	VALUE	I
DISKNO SIDE TRACK SECTOR	Ø Ø ØØ 3	
CUNIT	21 f 31 f	or a single-density mini diskette or a single-density 8" diskette or a double-density mini diskette
IDSV + 3	Ø1 i Ø2 i	f diskette sector size is 128   f diskette sector size is 256   f diskette sector size is 512   f diskette sector size is 1024
======================================		

Table 4-5 Disk Parameters after Boot

After it is loaded, the CCBOOT outputs hex  $\emptyset$ l to port 4 $\emptyset$ h. If pins 2 and 3 of the ROM ENABLE jumper have been shorted, this simultaneously disables the bootstrap and monitor firmware and enables any RAM assigned to bank  $\emptyset$  and with a bank select port of 4 $\emptyset$ h.

#### 4.6 THE MONITOR

CCS's MOSS 2.2 Disk Monitor is designed to allow you to control a system using a 2810 Z-80 CPU from the console keyboard. It allows you to display a block of memory in hex and ASCII, to move, change, and verify memory, and to transfer control to a program in memory with breakpoints set. You can also input or output a data byte to or from any I/O port and command the monitor to read and write floppy disks.

For the MOSS 2.2 Monitor to work exactly as described below, your 2422 Disk Controller board and 2810 Z-80 CPU must be configured as described in Chapters 2 and 3.

4.6.1 The Monitor's Memory Space

In addition to the memory the ROM occupies (FØØØh-F8ØØh) and the page Ø addresses specified in Section 4.2, the monitor requires some high RAM locations for the system stack and temporary storage area. The monitor scans the available memory until it finds the highest active RAM address and then counts down 56 bytes to store the breakpoints, registers, and register restoring routine. It locates the system stack below that: you should reserve at least 88 bytes of high RAM memory for the monitor's use.

4.6.2 Bringing up the Monitor

To enter the monitor, turn your system on or reset it. If the AUTO BOOT shorting plug has been removed, this results automatically in a cold-start entry into the monitor. Set your terminal to the baud rate at which you wish to operate. You have a choice of any baud rate between 2 and 56K baud. Hit the carriage return key until the monitor responds with

#### MOSS VERS 2.2

The maximum number of carriage returns needed before the monitor responds is three. This series of carriage returns allows the baud rate of the 2810's serial port to be initialized to your console baud rate. When the monitor prompt appears, you may start entering commands.

4.6.3 Monitor Command Format

The MOSS Monitor commands must conform to a specific format. The general form is

# -Cel e2 e3

where - is the prompt, C is the command character and el-e3 are the address and data entries, if any. The essential parts of a command are as follows: THE COMMAND CHARACTER: The monitor is controlled by one-character commands entered from the keyboard in response to the monitor prompt, a dash (-). No space is allowed between the prompt and the command character.

ADDRESS AND DATA ENTRIES: The general form for an address is a four digit hex number; for a data byte, a two digit hex number. Leading zeros need not be entered; the monitor will supply them. No space is allowed between the command character and the first address or data entry. Subsequent entries must be separated by a delimiter. The monitor looks at only the last four address characters or last two data characters before a delimiter. So if you make a mistake while typing an entry, keep typing until the last two or four characters are correct, depending on whether it is an address or data entry.

DELIMITERS: The MOSS Monitor recognizes three a carriage return [CR], a space, or a delimiters: comma. A carriage return indicates to the monitor that the current command is complete and should be executed. Either a space or a comma can mark the end of an address or data entry. In our command examples we will generally use a space as a delimiter, unless a comma makes the command form clearer. Please note, however, that you can use the space and the comma interchangeably. In certain commands a space or a comma can also be interchanged with a carriage return. These are commands for which the Monitor expects a fixed number of entries (and hence delimiters) following the command character.

# SAMPLE COMMAND

The following commands to display the block of memory ØFFBh to 100Ah are all equivalent. Although the spacing is not free-form, some variety in the command form is allowed. Note that the display command requires two and only two address parameters, so that the last delimiter can be a comma or a space as well as a carriage return.

> -DØFFB 100A[CR] -DFFB,100A, -DFFB,100A[CR] -DFFB 100A[space] -DØEF00FFB,100A[space]

4.6.4 Error Messages

The MOSS monitor detects four types of error conditions and responds with a different error message for each. They are as follows:

COMMAND ERROR: Should you make an invalid entry, the command will be aborted, a warm boot of the system will occur, and the error message

#### ????

will be printed, followed by the monitor prompt.

I/O ASSIGNMENT ERROR: As described in Section 4.6.5.1, the Assign command allows you to assign a physical device to a logical peripheral category. When an I/O routine involving the logical category is called, the CPU will jump to the driver routine indicated by the physical assignment. If there is no driver routine, it will jump instead to the I/O Assignment Error routine. This routine sets the IOBYTE to its default value, outputs the error message

#### I/O ERR

and does a warm boot of the system.

RESTART ERROR: During cold-start initialization, jump-vectors to a restart error message are loaded in the memory locations called by the Z-80 restart instructions. This prevents a jump to a restart address without code. A restart error causes the display of the message

#### RST ERR

and a warm boot of the system.

DISK ERROR: The monitor, when executing the Read, Write, or Boot commands, will output the following error message and status information if it is unable to execute the command:

DSK ERR U XX T XX S XX C XX E XX

4-12

The first three hex bytes identify which physical record the monitor was unable to read or write. U gives the unit or drive number  $(\emptyset-3)$ , T the track number, and S the sector number of the record where the error occured. C and E give the operation status at the time of the error. They reflect the contents of two of the 1793's internal registers: C shows the last command loaded in the Command register; E gives the contents of the Status register. See the 1793 data sheet for a description of these registers' contents.

4.6.5 The Monitor Commands

#### 4.6.5.1 Assign (A)

The Assign command supports the IOBYTE function described in Section 4.4.1. It allows you to change the physical-to-logical device assignments and thus choose the peripherals you wish to work with while in the monitor. To assign a physical device to a logical device category, enter

#### -Ax

where x equals either C,R,P, or L, the logical device codes. If you enter a character other than these four, the computer will return with ???? and another prompt. If you enter a valid logical device code, the computer will return immediately with the prompt. Enter the physical device code following the prompt. Should you enter a delimiter only or a nonvalid device code, the device assignment will default to the previous assignment. Table 4-6 below summarizes the physical and logical device codes. Refer to Table 4-3 for the allowable physical device assignments for each logical device.

==		
	LOGICAL DEVICE	PHYSICAL DEVICE
	Console=C Reader=R Punch=P List=L	Teletype=TCRT=CBatch Mode=BPaper Tape Reader=PPaper Tape Punch=PHigh Speed Line Printer=LUser Device #1=1User Device #2=2

Table 4-6 Assign Command Codes

EXAMPLE:

Entering

#### -AR-P

assigns a high speed paper tape reader to the Reader logical device category.

Since the firmware contains driver routines only for the teletype assignment, you should receive the I/O error message if you attempt I/O operations with any other physical device without having altered the firmware first.

4.6.5.2 Boot (B)

The Boot command allows you to load in CP/M from disk under console control. Entering

-B

causes the bootstrap loader to load CP/M in from the disk in drive A and control to be transferred from the monitor to CP/M. When CP/M is loaded, the CP/M sign on message will appear, followed by the CP/M prompt. Should the bootstrap loader be unable to read in the first two sectors on Track  $\emptyset\emptyset$ , it will respond with the Disk Error message.

4.6.5.3 Display (D)

This command allows you to display the contents of a specified block of memory. The general form for the command is

-Ds f

where s and f are the start and finish addresses, respectively, of the memory block.

The resulting display divides the memory into 16 bytes per line. Each line begins with the starting address of the 16 byte block, followed by the hex contents and their ASCII equivalents. The contents of addresses with the same last hex digit are aligned in vertical columns. Periods represent data for which there are no ASCII equivalents. As the display fills the screen, it automatically scrolls up. To freeze the display, type a control-S. To start it again, hit any key on

4 - 14

the keyboard. Should you wish to escape from the display mode, hitting any key on the keyboard will abort the routine and return control to the monitor.

Example:

~DF453,F4C8

 F453
 E1 08 D9 D1 C1 F1 E1 F9 00 21 00 00 C3
 a.YQAqay.!..C

 F460
 00 00 AF 32 03 00 21 6C F4 C3 B5 F6 49 2F 4F 20
 ../2..!ltC5vI/O

 F470
 45 52 D2 44 53 4B 20 45 52 52 3A 20 55 AD 20 54
 ERRDSK ERR: U- T

 F480
 AD 20 53 AD 20 43 AD 20 45 AD 0D 8A 3F 3F 3F BF
 - S- C- E-..????

 F490
 4D 4F 53 53 20 56 45 52 53 20 32 2E 32 0D 8A 3E
 MOSS VERS 2.2..t

 F440
 0F D3 24 11 40 00 62 6A DB 26 A3 28 FB DB 26 23
 .S\$.@.bj[&#(½&#

 F480
 A3 A3 C2 AD F4 E5 29 5C 19 19 E5 29 29 DB 20 2B
 ##B-te)<sup>®</sup>..e)][ +

 F400
 7D B4 C2 BD F4 E1 3E 83 D3
 B3

4.6.5.4 Fill (F)

The fill command allows you to fill a block of memory with a specified constant. The general command form is

-Fs f c

where s and f are the start and finish addresses of the memory block and c is the constant in hexidecimal.

Example:

Entering

#### -F1ØAA 1ØBB 1

fills the memory block 10AAh to 10BBh with the constant 1.

4.6.5.5 Goto (G)

The G command allows you to transfer control from the monitor to another program. It allows you to specify the entry address and to set up to two breakpoints for returning control to the monitor. When the monitor encounters a breakpoint, it saves the contents of the Z-80 registers in the system's temporary storage and outputs to the console device an asterisk followed by the address after the break. It then returns the prompt. You can use the Examine Register command (X) at this time to examine or change the saved registers. The general form for the G command is

#### -Gs b1 b2

where s is the start or entry address, and b1 and b2 are the addresses of the breakpoints. There are many allowed variations on this command, however, which makes it a powerful and convenient command. You have the option of establishing  $\emptyset$ , 1, or 2 breakpoints: simply enter a carriage return [cr] when you have established the number of breakpoints you wish. If you enter the maximum, two, a delimiter (a comma or space) is all that is necessary to begin command execution.

You may also begin execution of the program at the PC address saved in the register storage area. Thus you can return control to the address where the program stopped when it encountered a breakpoint, or to the address you have loaded in the saved PC register through the Examine Register command. Note that since all breakpoints are cleared when any breakpoint is encountered, you must specify any desired breakpoints in the command if you use it this way. The form of the command for transferring program control to the address in the PC register is

> -G[cr] (no breakpoints) or -G,bl,b2 (breakpoints set)

There are two more points regarding breakpoints that ought to be mentioned. Because breakpoints are generated by the monitor inserting a RST 8 instruction (CF) into the program at the breakpoint location, breakpoints can be set only in programs residing in RAM. Further, a breakpoint must be inserted at an op code location. If it is inserted in an operand or data field, it will not be executed.

4.6.5.6 Hex Number Addition (H)

This command provides an easy way to add or subtract hex addresses. Entering

-Hal a2

where al and a2 are the hex addresses results in the output

s d

where s=a1+a2 and d=a1+a2. Note that if the sum is greater than FFFF, the carried one is lost. If a2 is greater than a1, a2 will be subtracted from a1 + 10000h.

4.6.5.7 Input (I)

This general purpose input command allows you to read a data byte from any input port. To do so, enter

-Ip

where p is the port address in hex. The monitor will respond by printing the data byte in binary.

4.6.5.8 Move (M)

The M command moves a block of data to a specified address. The general form for the command is

-Ms f d

where s and f are the start and finish addresses of the memory block and d is the destination address.

When using this command, be careful not to locate the destination address within the source block. Since the block is moved byte by byte, starting with the byte with the lowest address, the data being transferred will write over the portion of the source block lying after the destination address.

4.6.5.9 Output (0)

This general purpose output command allows you to output a data byte to any output port. Enter

-0p d

where p is the port address and d is the data in hex.

Please note that if the ROM EN option is left in its factory configuration (pins 1 and 2 shorted), you will disable the monitor ROM if you output to port 40h. The results of doing so are unpredictable.

# 4.6.5.10 Parameters (P)

The P command allows you to specify three parameters concerning the diskette selected for disk operations: the number of the unit it is in (u); the number of sectors it has per track; (s); and whether it is a one-sided or two-sided diskette (d). These parameters must be set before you attempt a disk read or write; however, they do not need to be reset until the parameters are no longer valid. The form of the command is:

#### -Pu s d

The value of u should be a number Ø through 3, where Ø selects drive A, 1 selects drive B, etc. If you try to assign a number greater than 3, the monitor will return with ???? and the prompt. The parameter s should specify the number of sectors per track in hex. Its value is dependent on diskette size and format. The following table shows the typical values for s for a diskettes of a given size and format:

	===	===========		====:		==================
Bytes	1	8" Dis	ks		5.25"	Disks
Per		Single	Double	1	Single	Double
Sector	1	Density	Density	1	Density	Density
=========	===	=============	==================	====	============	.============
128		1Ah (26d)	none	1	12h (18d)	none
256		Fh (15d)	1Ah (26d)	1	Ah (1Ød)	12h (18d)
512	Ì	8h (8d)	Fh (15d)	I	5h (5d)	Ah (1Ød)
1024	Ì	none	8h (8d)		none	5h (5d)
	===	=======================================		====:	- ,	.==============
		Table	1-7 Sector	s ne	r Track	

Table 4-7 Sectors per Track

Note the firmware does not support 1024-byte sectors in single-density and 128-bytes in double-density. The last parameter, d, is 0 for a one-sided diskette; 1 for a two-sided diskette.

# 4.6.5.11 Parameters 2 (Q)

The Q command allows you to set the starting track, side, and sector number for disk reads or writes. If you plan to be transferring contiguous data to or from the disk, these parameters need to be set prior to the first disk access only. Enter

## -Qt d s

where t is the beginning track number in hex, d is the disk

#### THE 2422 FIRMWARE

side, and s is the beginning sector number in hex. They must be reset for noncontiguous memory or sectors. In practice, t will probably be a number between Ø and 4Ch (76d), inclusive, although the monitor will accept any value up to FFh. The parameter d is either a Ø or 1, depending on which side of the disk you wish the read or write to be performed on. The value of s will will always be a number between 1 and 1Ah, inclusive. Should you assign a track number or sector number greater than the number of tracks or sectors on the disk, you will get the Disk Error message when you use the Read or Write commands.

#### 4.6.5.12 Read (R)

The R command allows you to transfer data from a disk into a specified area of memory. The R command sets the memory parameters; the disk parameters must have already been set by the P and Q commands. Enter

-Rs f

where s is the start address in memory and f is the finish address. The R command does only complete sector transfers. Thus if the finish address is reached before a sector is completely transferred into memory, the data will overflow the specified memory area. If the diskette is single-sided and the last sector in a track is reached before the read into memory is complete, the drive head steps in to the next track and the sector pointer is reset to 1. The number of sectors per track set by the P command determines whether or not the end of the track is reached. In the case of track overflow on side  $\emptyset$  of a double-sided diskette, the read continues on the same track on side 1. A track overflow on side 1 causes the head to step in and read the next track on side  $\emptyset$ .

Please remember that reading double-density diskettes requires a 4 MHz processor clock.

#### 4.6.5.13 Substitute (S)

The S command allows you to examine the contents of a specific memory location and alter them if you desire. Begin the S command by entering

-Ss,

where s is the first address in the portion of memory location

you wish to examine. The computer will immediately respond with the data contents followed by a prompt:

#### -Ss,d-

If you wish to leave the data unaltered, simply enter a delimiter. If the delimiter is a space or a comma, the will respond with the contents of the next computer consecutive memory location and another prompt. If it is a carriage return, the command is terminated and control is returned to the monitor. Should you wish to alter the data, enter the desired data followed by a delimiter: a carriage return if you want to terminate the command or a space or a comma if you wish to review the next memory location. You also have the option of reviewing the previous memory location by hitting the line feed key. You can continue examining and altering memory byte by byte in this way as long as you wish. To make it easier for you to keep track of where you are, on every 8-byte boundary (that is, an address ending with either Ø or 8, the monitor will do a line feed and print the address along with the data.

4.6.5.14 Test (T)

The T command provides a quick way to test RAM memory for hard data bit failures without destroying the contents of the RAM. To test a block of memory for bit failures, enter

#### -Ts f

where s and f are the start and finish addresses of the block, respectively. The monitor will respond by printing the address of any byte in error, followed by an 8-bit representation of the byte in which a 1 indicates an erroneous bit. For example, should bit 4 of location A3F8h be in error, the monitor outputs the following display

#### A3F8 ØØØØ1ØØØ

If you wish to freeze the display type a Control-S. To start it again, hit any key. Hitting any key while the command is executing returns you to the monitor. 4.6.5.15 Verify (V)

You can use the V command to compare two blocks of memory and verify that they are the same. Type

#### -Vs f v

where s and f the start and finish addresses of the source block and v is the starting address of the block to be verified. Should the two blocks match, the monitor will return with the prompt. Should the contents of two bytes sharing the same relative address differ, the monitor will display the source address and byte, followed by a dash and the corresponding byte in the block being verified. During the execution of the command, the display can be frozen or control returned to the monitor as described in previous section.

4.6.5.16 Write (W)

The W command allows you to transfer a specified block of memory to a disk. The W command sets the memory parameters; the disk parameters must have been already set by the P and Q commands. (Mind your P's and Q's before doing Reads and Writes). Enter

#### -Ws f

where s is the start address of the memory block and f is the finish address. The Write routine checks to see if the finish address in memory has been reached only after it has completed a sector write. If the finish address is reached before a sector write is completed, the routine will continue to pull data from memory until the sector is filled. During disk writes, track overflow is handled as described in the Read command. Please note that writing to double-density diskettes requires a 4 MHz processor clock.

4.6.5.17 Examine (X)

Used in conjunction with the G command's breakpoint facilities, the X command is a powerful diagnostic tool. Entering

#### -X[cr, space or comma]

causes the Z-80 registers currently stored in the system stack area to be displayed for examination. These registers are the

main and alternate accumulator and general purpose registers, the Interrupt register (I), the Program Counter register (P), the Stack Pointer register (S), the two Index Registers (X and Y) and the Refresh register (R). In addition, the contents of the memory locations addressed by the main and alternate H and L registers are also displayed (M and M'). The registers are displayed in the following four-row format

> A-xx B-xx C-xx D-xx E-xx F-xx H-xx L-xx M-xx P-xxxx S-xxxx I-xx A'-xx B'-xx C'-xx D'-xx E'-xx F'-xx H'-xx L'-xx M'-xx X-xxxx Y-xxxx R-xx

where xx equals a two digit hex byte and xxxx equals a four digit hex address.

To examine or alter the contents of one register, enter

-Xr[cr, space or comma] or -X'r[cr, space or comma]

where r is a main register and r' is an alternate register. (Note that if you wish to examine the X, Y, or R registers, you must preface the register character with the prime mark.) The monitor will return with the hex contents of the register and a prompt:

## -Xr,d-

As in the substitute memory command, you have the option of altering the memory (entering the desired contents followed by a delimiter) or leaving the contents unchanged (entering a delimiter). A carriage return terminates the command; a space or a comma causes the contents of the next register to be displayed. Note that altering the contents of the H and L registers changes the contents of the registers themselves; if you wish to alter the contents of the memory location they point to, alter the M register.

4.6.5.18 Initialize Baud Rate (Y)

To change the baud rate of your system without a system reset, use the Y command. Enter

#### -Y (no delimiter)

and then set the baud rate of your terminal to any baud rate between 2 and 56K baud. Hit the carriage return key two or three times. The monitor prompt should appear.

4-22

4.6.5.19 Zleep (Z)

You can use the Z command to prevent unauthorized use of your system. Entering

-Z (no delimiter)

locks up the system so it will not respond to anything other than the ASCII bell character (control G). Entering two consecutive bell characters will unlock the system, returning control to the monitor without altering anything.

#### CHAPTER 5

#### THEORY OF OPERATION

This chapter is organized into three parts: The 2422 program accessible registers, the system bus interface, and the disk drive interface. We do not discuss the operation of the 1793; such a discussion is beyond the scope of this manual. Instead we concentrate on our unique circuitry external to the 1793. We have, however, included its data sheet in Appendix C for those of you who need information on its operation. If you consult it, please keep in mind that the data sheet covers the entire 1790 family; certain portions may not be applicable to the 1793.

In this chapter, active-low signals are indicated with an asterisk following the signal name.

# 5.1 THE 2422 REGISTERS

The 1793 contains five addressable registers: the Command register (write only), the Status register (read only), the Track register, the Sector register, and the Data register. On the 2422, these registers are addressed as four I/O ports,  $3\emptyset-33h$ , the Command and Status registers sharing same address. Programming information on these registers the can be found in the 1793 data sheet in Appendix C. Tn addition, the 2422 contains four registers external to the 1793: Status registers 1 and 2 (read only) and Control registers 1 and 2 (write only). These registers are addressed as two I/O ports, 34h and 04h, the status registers being selected during Read cycles and the control registers during Write cycles. The status registers consist of two 8-bit buffers, U25 and U26. When enabled by being addressed during a Read cycle, these chips gate selected signals from the drive busses, the system bus, and the control registers onto the data bus to be read by the CPU. Control registers 1 and 2, when addressed during a write cycle, latch the command bits on the data bus and output high or low signals to the disk drive busses, the CPU and drive interface circuitry, and the 1793. They are cleared by pRESET\* or EXT CLR\*. Control Register 1 consists of a 7-bit latch, U13, which latches data bits DØ-D6, and an independent flip-flop, U34b, which latches D7, the Auto Wait bit. The flip-flop is cleared by the INTRQ signal from the 1793, as well as by pRESET\* and EXT CLR\*. Control Register 2 consists of a 4-bit latch, U12. For the bit definitions of the external control/status registers, see Appendix A.

5.2 THE SYSTEM INTERFACE

#### 5.2.1 The Bank Select Circuitry

The 2422 registers and the on-board ROM cannot be selected unless the internal signal BANK SELECT\* is active This signal is the Q\* output of the flip-flop U31b; the low. complementary Q output is used to light the Bank LED. The conditions under which BANK SELECT\* is active low depend on the setting of the BANK EN jumper. If the BANK EN jumper has been set to OFF, disabling the bank select circuitry, the Preset input to flip-flop U31b is jumpered to ground, forcing BANK SELECT\* permanently low, thus circumventing the Bank Select circuitry. If the jumper is set to position ON, the Clear input to the flip-flop is jumpered to the pRESET\* and EXT CLR\* signals from the system bus. If either goes low, as they both would during power-on or system reset, the flip-flop is cleared, and BANK SELECT\* is forced inactive high. After both pRESET\* and EXT CLR\* release the Clear input, the BANK SELECT\* line can be set low if the flip-flop is clocked while its D input is high. The flip-flop is clocked when pWR\* goes high at the end of an I/O write cycle to port  $4\emptyset$ h. The state of the D input is determined by the Bank Select Byte being written to port 40h at this time. Only if the Bank Select Byte has a 1 in the bit position that is jumpered on BANK BYTE jumpers will the D input be high, resulting in the active BANK SELECT\*. Finally, if the BANK EN jumper has been set to RST, the flip-flop's Preset input has been jumpered to pRESET\* and EXT CLR\*. During power-on or reset, then, BANK SELECT\* is forced active low. In this case, BANK SELECT\* will go inactive high only if the flip-flop is clocked when its D

input is low; in other words, if the user selects another bank for operation.

# 5.2.2 Selecting the 2422 Registers

The decoding of the port addresses is accomplished primarily by U22, an address-decoding ROM. When it is enabled by either the active sOUT or sINP, it decodes the register address on the low-byte address lines into one of four outputs. One output goes low for address 40h and is used for clocking the bank select flip-flop, as described in the previous section. Another output goes low for addresses in the 30-33h range. It is ORed with BANK SELECT\*; when both signals are low, the resulting low enables the 1793. Selection of the individual registers within the 1793 is performed by address lines A0 and A1.

The two remaining outputs of U22 are used to select the external registers. One goes low for either address Ø4h or 34h. When it is ORed with the active BANK SELECT\*, the resulting output enables a a 2- to 4-line decoder, U44a. The final output of U22, which goes low for address 34h, is input to this decoder, along with the WR line (high whenever MWRITE or pWR\* is active). U44a decodes these two inputs into the four enable lines to the external registers. Whenever any of 2422's registers are enabled, the Board Select LED lights.

#### 5.2.3 Memory-Mapped I/O

As mentioned before, the 2422 has optional memory-mapped I/O capabilities. U21, when installed, maps the all 2422 registers, expect for the Bank Select register, to the last six bytes but one of a 64K bank; that is, locations FFF8-FFD. When U21 is enabled by an output of address-decoding ROM U23 going low in response to an FF on the high-order address line, U21 decodes a low-byte address in the F8-FD range into three outputs which correspond to the  $3\emptyset-33$ ,  $\emptyset4/34$ , and 34 outputs of U22 and are tied to them. Thus if U21 receives an address in the range of F8-FB, for example, it pulls U22's  $3\emptyset-33$  output low, resulting in the 1793 being selected as described above. Table A-1 in Appendix A shows the registers' memory locations and the corresponding port addresses.

#### 5.2.4 Selecting the ROM

The ROM Select circuitry is designed to distinguish the Basic I/O portion of the ROM so that it can be enabled independently of the monitor/bootstrap portion of the ROM. To do so, U23, an address decoding ROM, decodes a high-byte address byte in the range of FØ-F7 into two outputs when it is enabled by sINP, sOUT, and sINTA being inactive while BANK SELECT\* is active. One goes low for an address any address in the ROM's range; the other goes low only for a high byte address in the range of F6-F7. The first output is qualified by the signal ROM ENABLE\*; only if ROM ENABLE\* is active any address in the FØØØh to F777h range enable the ROM. The latter output can enable the ROM only if the PR EN option is installed. If the option is installed, an address in the range F6ØØh to F7FFh will enable the ROM regardless of the state of ROM ENABLE\*.

The state ROM ENABLE\* is controlled either by the Q output of flip-flop U31a or by bit 7 of Control Register 2, depending on the configuration of the ROM ENABLE jumper. Should pins 1 and 2 of the ROM ENABLE jumper be shorted, the Q output of flip-flop U31a becomes ROM ENABLE\*. This flip-flop is cleared by PRESET\* or EXT CLR\*, forcing the ROM ENABLE\* line low during system power-on or reset and enabling the ROM. The flip-flop can then be clocked by an I/O write to port 40h. Since the D input to the flip-flop is tied high, ROM ENABLE\* goes high when the flip-flop is clocked. Because the bank the board resides in is also selected by an output to port the BANK SELECT\* line must be either set permanently low 40h, or set low on reset if this method of enabling/disabling the ROM is to work. If pins 2 and 3 of the ROM ENABLE jumper are shorted, ROM ENABLE\* is jumpered bit 7 output of Control Register 2. Thus the state of ROM ENABLE\* is entirely software controlled: writing a  $\emptyset$  to bit 7 of Control Register 2 pulls ROM ENABLE\* low; a 1 pulls it high.

Whenever the ROM is selected, the BOOT and SEL LEDs light. The bus signal PHANTOM\* also goes active, disabling any memory sharing the ROM's memory space that can respond to the PHANTOM\* signal.

5.2.5 The Data Bus

During Write cycles, the 2422's internal bi-directional data bus is driven by U38, an 8-bit buffer. This chip is enabled whenever MWRITE or pWR\* are active when the 2422's

#### THEORY OF OPERATION

registers are selected. Once enabled, this chip gates the data bits on the Data Out bus (output from the CPU) onto the 2422's internal data bus. When the chip is disabled, its outputs are in a high impedance state. The Data In bus is driven by U39, another 8-bit buffer. When enabled by PDBIN being active whenever the 2422's ROM or registers are selected, this chip gates the data bits on the 2422's internal data bus onto the Data In bus. When disabled, its outputs are also in a high impedance state.

# 5.2.6 ROM Wait Circuitry

The purpose of the ROM Wait circuitry is to increase the memory access time allowed to the ROM and to the 1793's registers when they are memory mapped. One Wait state per memory cycle in which either the ROM or the registers are addressed is sufficient for this purpose. If the pins 1 and 2 of the WAIT jumper are left open, pREADY is forced low whenever the ROM or 1793 is selected when pSYNC is high. pSYNC is used to ensure that that pREADY is pulled low in every cycle in which the ROM or disk controller chip is selected and that it remains low only long enough to generate one Wait state.

## 5.2.7 Auto Wait

The Auto Wait circuitry is designed to force the CPU into as many Wait states as needed when the disk controller is not ready for transfer of data. It is enabled whenever a l is written to bit 7 of Control Register 1. Addressing Control Register 1 clocks the Auto Wait flip-flop, U42b. The D input of the flip-flop is tied to data line DO7. When DO7 goes high, U42b's Q output goes high. The Q output is ANDed with the inverted DRQ. Whenever DRQ goes low, indicating the 1793 is not ready for data transfer, the resulting high from the AND gate pulls the Clear input to flip-flop U42a high, enabling the flip-flop. The flip-flop is clocked by the output of U44b, which is used as a a 2- to 1-line decoder. U44b, enabled whenever the 1793 is active, decodes address bits AØ and Al. Its output goes low when AØ and Al are high, indicating the data register is being selected. This low is inverted and clocks the flip-flop U42a. Since the flip-flop's D input is tied high, Q\* will go low. This low pulls pREADY low, placing the CPU in a Wait state. Whenever DRQ goes active, flip-flop U42a is cleared, releasing pREADY.

5.3 DISK DRIVE INTERFACE

# 5.3.1 The Clock Signal

The 1793 Disk Controller chip needs a 2 MHz signal at its CLK input when it is operating with 8" drives and a 1 MHz CLK input when operating with 5.25" drives. All timing on the 2422 board is controlled by a 16 MHz crystal. IC U15, a binary counter, divides the 16 Mhz signal by 2, 4, 8 and 16. The 1 and 2 MHz signals from the divide-by-16 and -8 outputs are input to U16a, a 4-to-1-line multiplexer, the output of which is tied to the CLK input of the 1793. The Select input controlling the output of this multiplexer is the MAXI\*/MINI signal from Control Register 1. When the signal is low, selecting the 8" drive, the output of U16a is the 2 MHz clock. When the signal is high, selecting a 5.25" drive, the output of U16a is the 1 MHz clock.

#### 5.3.2 The Read Clock Generator

The 1793 can separate the data bits from the mingled clock and data bit stream from the disk drive. To do so, however, it needs a Read Clock signal, RCLK, which provides the data and clock "windows" required to separate the data bits from the clock bits. RCLK must be phased so it frames a data or a clock pulse during one phase of its cycle. To do so, RCLK's nominal cycle should equal the Read Data cycle time: 2 usecs for an 8" double density disk, 4 usecs for an 8" single density disk or a 5.25" double density disk, and 8 usecs for a 5.25" single density disk.

To acheive a RCLK of the correct frequency, the 8 MHz, 4 MHz, and 2 MHz signals from the binary counter U15 are multiplexed by U16b, a 4-to-1-line multiplexer. MINI and DDEN\* from Control Register 1 control the select lines of the multiplexer. Thus the multiplexer outputs the following clock rates for the following states of MINI and DDEN\*:

MINI	DDEN*	SIGNAL RATE
Ø	Ø	8 MHz
Ø	1	4 MHz
1	Ø	4 MHz
1	1	2 MHz

# Table 5-2 U16b Outputs

The above rates are 16x the desired RCLK frequency for each combination of drive size and format density. The output of the multiplexer is used to clock an 8-bit parallel-out serial shift register, U17. The eight outputs of this shift register go high successively as the shift register is clocked; the time it takes for the eight output to go high, then, is equal to the length of one phase of RCLK.

shift register is used in combination with a couple The of flip-flops and NAND gates to detect approximately when pulses in the read data stream occur. The two flip-flops are triggered by the pulses in the Read data stream and are set by the count-3 and count-6 outputs from the shift register. This enables the circuitry to detect whether a pulse occurs before count 3, between and including counts 3 and 5, or after count If the pulse occurs before count 3, the circuitry is set 5. to clock the Read Clock flip-flop, U18b, on count 7. The O output of this flip-flop is the RCLK signal to the 1793. If the pulse occurs on or between counts 3 and 5, the Read Clock flip-flop is clocked on count 8. Another flip-flop, clocked and cleared by the same signals used by the shift-register and set by the count 8 output of the shift register, allows the circuitry to clock the Read Clock flip-flop on count 9, if the pulse occurs after count 5. The delay between the pulse being received and the Read Clock flip-flop being clocked ensures that the pulse will fall well within the window provided by As the Read Clock flip-flop is clocked, the RCLK. shift It then counts to eight to create an register is cleared. opposite phase of the desired length and on the eighth count clocks the Read Clock flip-flop. Since the Q\* output of the Read Clock flip-flop is its D input, the state of RCLK will then change again. This process continues, creating an RCLK signal of the needed rate and phasing. Since the Read Data pulses should occur within 16-count intervals (or some multiple of 16), pulses which occur before count 3 or after count 6 will tend to move toward the middle counts, since they Read Clock flip-flop on counts 7 and 9, not 8. The clock the result is an RCLK signal synchrononized to the Read Data pulses so that each pulse occurs in the middle of the same phase of RCLK.

5.3.3 Read Data Pulse Width

The 1793 recommends that the Read Data pulses be approximately 250 nsecs in width so that they fall entirely within the window provided by RCLK. The 2422 employs a monostable multivibrator, U3a, to ensure that the pulses are approximately 250 nsecs in length. U3a, clocked by the rising edge of each pulse in the inverted READ DATA stream, generates a negative-going pulse of 250 nsecs each time it is clocked. The output of this chip forms the Read Data input, RAW READ\*, to the 1793.

#### 5.3.4 Write Precompensation

On a double-density formatted diskette, certain bit patterns may cause a bit to shift from its nominal write position and appear at the read data separator early or late enough not to fall within its window when the diskette is being read. Write precompensation rectifies this problem during disk writes by shifting such a bit from its nominal position in the opposite direction to its known read shift. The 1793 is smart enough to recognize the bit patterns that cause a bit to shift and puts out the signals EARLY and LATE to indicate that the bit being output should be write precompensated either early or late. Since write precompensated either early precompensation is usually necessary only for data written on tracks on the inner half of the disk, the 1793 also puts out the signal TG43 to indicate that the head is positioned over a track greater than 43. The 2422, when operating in the double density mode, uses these signals to write bits needing precompensation 160 nsecs early or late.

The 160 nsec interval is provided by a monostable multivibrator, U30a. The positive-going data and clock pulses from the 1793 are inverted, and the trailing edge of a pulse triggers the monostable multivibrator. It then puts out a series of positive-going pulses of 160 nsecs until it is retriggered by a new Write Data pulse.

The direction of the shift is provided by a shift register, U19. The active low clock or data pulse from the 1793 which triggers the multivibrator also pulls low the load input to the shift register, loading in the values on its parallel inputs. The shift register is then clocked by the 160 nsec pulses from the multivibrator. When the shift register is clocked, it outputs the value on its G input and shifts the values on its inputs down one. The inputs of

#### THEORY OF OPERATION

primary interest are the EARLY\*, LATE\*, and NO PRECOMP\* signals. The EARLY\* and LATE\* signals are the EARLY and LATE signals from the 1793 qualified by both TG43 and DDEN. Only if TG43 and DDEN are both active can either the EARLY\* or LATE\* signals be active. NO PRECOMP\* is active whenever both EARLY\* and LATE\* are inactive. These signals, EARLY\*, NO PRECOMP\*, and LATE\*, are the G, F, and E inputs to the As the register is register, respectively. clocked successively, they are each output in turn. A low output from the shift register clocks a second monostable vibrator, the output of which is the Write Data stream. The 200 nsec low-going pulse which results from the vibrator being clocked is the clock or data pulse to be written to the disk. Thus if EARLY\* is low, the shift register output goes low, clocking U3Øb, the first time the register is clocked--in other words, just after it has been loaded. If NO PRECOMP\* is low, the output of the register does not go low until the register is clocked a second time, or 160 nsecs later. If LATE\* is low, the shift register must be clocked three times after it has been loaded before its output goes low. Thus bits that are to be written early or late are shifted 160 nsecs in either direction from the NO PRECOMP, or nominal, position.

#### 5.3.5 Head Load Timing

After the 1793 has given a Head Load Command, it pulls the HLD output high and waits to start read or write operations until it receives an high signal on its Head Load Timing input, indicating that the head is engaged and operable. The 2422 ensures that HLT goes active after a sufficient delay from HLD. The rising edge of HLD clocks U3b, a monostable multivibrator, which outputs a negative-going pulse of about 50 msecs, the HLT signal. When this signal becomes high again, the 1793 assumes that the head is engaged.

# APPENDIX A: PROGRAMMING INFORMATION

#### A.1 THE 2422 ACCESSIBLE REGISTERS

The 2422 Floppy Disk Controller contains nine accessible registers for controlling disk operations. They are addressed as six I/O ports or, if the memory map decoding ROM has been installed, six memory locations. Five of these registers are internal to the FD1791: the Status register (read-only), the Command register (write-only), the Track register, the Sector register, and the Data register. Four registers are external: Control registers 1 and 2 (write-only) and Status Registers 1 and 2 (read-only). In addition, the 2422 contains a write-only register for bank selection. The registers are addressed as follows:

Ado	lress	Register		
1/0	Memory*	Read	Write	
30	FFF8	Status	Command	
31	FFF9	Track	Track	
32	FFFA	Sector	Sector	
33	FFFB	Data	Data	
34	FFFC	Status 1	Control 1	
04	FFFD	Status 2	Control 2	
40	جيور اللات جي اللات	Bank Select	5	
* Memor	y Map address dec	oding ROM must be	e installed.	

The FD1793 Data Sheet included with this manual gives bit descriptions for each of the 1793's internal registers. Descriptions of the external registers follow.

#### A.1.1 CONTROL REGISTER 1

Control Register 1 sets the basic conditions for drive operations. All bits are reset when the 2422 is reset.

 Table A-2
 Control Register 1

 | BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |

 | AUTO | DDEN | MOTOR | MINI | DS4 | DS3 | DS2 | DS1 |

 | WAIT | | 0N | | | | | | | | |

Bit Definitions:

- Bit 7 When set to 1, bit 7 enables the Auto Wait circuitry. Once enabled, the Auto Wait circuitry places the CPU in a wait state whenever it attempts a data transfer with the 2422 when the DRQ (Data Request) line is low. The CPU will remain in a wait state until DRQ goes high. When reset, the Auto Wait bit disables the Auto Wait circuitry. Besides being reset when the 2422 is reset, the Auto Wait bit is reset when INTRQ goes active, indicating that the 1793 has finished executing a command.
- Bit 6 When set to 1, bit 6 conditions the 2422 for reading and writing double-density formatted diskettes. When reset, bit 6 conditions the 2422 for single-density operation.
- Bit 5 Bit 5 controls the state of the MOTOR ON\* signal. Set to 1, it turns on the spindle motors of all drives receiving the MOTOR ON\* signal. When reset, it turns the motors off.
- Bit 4 Set to 0, bit 4 conditions the 2422 for operation with mini drives. Reset to 1, it conditions the 2422 for operation with 8" drives.
- Bits 3-0 These bits control the state of the Drive Select lines to the individual drives. Set to 1, a Drive Select bit activates the Drive Select line to the corresponding drive, selecting the drive for disk operations. Only one drive should be selected at a time.

A.1.2 STATUS REGISTER 1

Table A-3 Status Register 1

	IT 6   BIT 5	•	 ·	 
DRQ A	AUTO   HL.D BOOT			

- Bit Definitions:
- Bit 7 Bit 7 reflects the state of the DRQ (Data Request) signal from the 1793. During disk writes, a 1 in bit 7 indicates that the 1793's data register is empty and can accept a new byte to be written to disk. During disk reads, it indicates the 1793's data register holds a data byte to be read by the CPU. A 0 in bit 7 indicates the data register is not ready for data transfer with the CPU.
- Bit 6 is used by the CCS firmware during cold-start initialization to determine whether CP/M or the monitor is to be entered. If the shorting plug is placed on the AUTO BOOT pins 1 and 2, bit 6 is set to 0, causing the cold-start initialization routine to turn control over to the bootstrap loader. If the AUTO BOOT pins are open, bit 6 is set to 1, causing the cold-start initialization routine to turn control over to the monitor executive.
- Bit 5 Bit 5 reflects the state of the HLD\* signal from the 1793. A 1 in bit 5 indicates that the Read/Write Head of the currently-selected drive is loaded.
- Bit 4-1 When a Drive Select bit is set to 1, its corresponding drive has been selected for disk operations.
- Bit 0 Bit 0 reflects the state of the INTRQ signal from the 1793. This signal goes high when the 1793 has finished executing the current command in the command register and is awaiting a new command.

#### A.1.3 CONTROL REGISTER 2

This secondary control register sets less frequently used conditions for drive operations. All bits are reset on power-on, reset, or external clear.

Table A-4 Control Register 2

			BIT 1   BIT 0
BOOT SIDE	don't   FAST	don't   REMOTE	don't   don't     care   care

Bit Definitions:

- Bit 7 If pins 2 and 3 of the ROM EN jumper have been shorted, this bit enables/disables the monitor/bootstrap loader firmware. Set to 1, it enables the firmware; reset to 0, it disables the firmware.
- Bit 6 This bit controls the state of the SIDE SELECT signal to the currently-selected two-sided drive. Set to 0, bit 6 selects side 1 of a two-sided diskette for a read or write. Reset to 1, bit 6 selects side 0 of a two-sided diskette.
- Bit 4 If pins 1 and 2 of the FAST SEEK jumper are shorted, bit 4 enables/disables the fast seek mode for voice-coil drives. Set to 1, it enables the fast seek mode; reset to 0, it disables the fast seek mode.
- Bit 2 If pins 1 and 2 of jumper D have been shorted, bit 2 controls the state of the PerSci REMOTE EJECT signal. Set to 1, bit 2 causes the diskette in the currently-selected PerSci drive to be ejected.

A.1.4 STATUS REGISTER 2

 Table A-5 Status Register 2

 | BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |

 | DRQ | TWO- | DDEN | INDEX | SIDE | WPRT | MINI | TK 00 |

 | SIDED | | | SELECT | | | |

Bit Definitions:

Bit 7 Bit 7 reflects the state of the DRQ signal from the 1793. During disk writes, a 1 in bit 7 indicates that the 1793's data register requires a new byte. During disk reads, a 1 in bit 7 indicates that the 1793's data register holds a data byte to be read by the CPU. A 0 in bit 7 indicates that the 1793's register is not ready for data transfer.

- Bit 6 Bit 6 reflects the state of the signal TWO-SIDED\* from the currently-selected, double-sided 8" drive. A 0 in bit 6 indicates a two-sided diskette is in the drive.
- Bit 5 A 1 in bit 5 indicates that the 2422 has been conditioned to read or write double-density formatted diskettes. A 0 indicates the 2422 has been conditioned for single-density diskettes.
- Bit 4 Bit 4 reflects the state of the INDEX\* signal from the currently-selected drive. It is set to 0 for a minimum of 10 usecs. when the drive detects the index hole on the diskette.
- Bit 3 Bit 3 reflects the state of Bit 6 in Control Register 2, thus indicating which side of a double-sided diskette is selected. A 1 indicates side 0; a 0 indicates side 1.
- Bit 2 Bit 2 reflects the state of the WPRT\* signal from the currently-selected drive. (On some drives write protect detection circuitry is an optional feature.) A 0 in bit 2 indicates a write-protected diskette is in the currently selected drive.
- Bit 1 A 1 in bit 1 indicates that the 2422 is conditioned for operation with a 5.25" drive. A 0 indicates that the 2422 is conditioned for an 8" drive.
- Bit 0 Track 00. This bit indicates whether the currently selected drive is a 5.25" or 8" drive. When the head is positioned over Track 00, bit 0 is low for a 5.25" drive and high for an 8" drive.

A.1.5 Bank Select Register


Table A-6 Bank Select Register

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 | | BANK 7 | BANK 6 | BANK 5 | BANK 4 | BANK 3 | BANK 2 | BANK 1 | BANK 0 | | SELECT | SELECT | SELECT | SELECT | SELECT | SELECT |

The bank the 2422 is assigned to is selected when its bit is set to 1 and is deselected when its bit is reset to 0. The remaining seven bits are Don't Care bits. On reset, all eight bits are set to 0. Note that if pins 1 and 2 of the ROM ENABLE jumper are shorted, any byte output to the Bank Select Port disables the bootstrap loader and monitor firmware.

#### A.2 DISKETTE FORMAT

Figure A-1 below is an illustration of the IBM 3740 format for an 8" single-density diskette. The format differs slightly for a doubledensity diskette; see Table A-8 below and the 1793 data sheet for differences. There is no IBM standard for 5.25" diskettes; the 2422 software is designed to read and write 5.25" diskettes of a format adapted from the IBM standards for 8" diskettes. For the actual 5.25" and 8" single- and double-density formats used by the utility program CCSINIT in initializing diskettes, see Tables A-7 and A-8 below.



Pre-index gap. The 1793 expects all FF's.

6 bytes of 00 in FM. 12 bytes of 00 in MFM.

A Post-index gap. The 1793 expects all FF's.

A ID FIELD

AM1 (Address Mark 1) = Hex FE. Identifies ID field. Track No. = A value usually between hex 00 and 4C, inclusive.

- (0 and 76 decimal.) Side No. = Hex 00 for one-sided diskettes and side 0 of two-sided diskettes.
- Hex 01 for side 1 of two-sided diskettes.

Sector No.= Sector number in hex.

Sector Size = Hex 00 for 128 bytes per sector. Hex 01 for 256 bytes per sector. Hex 02 for 512 bytes per sector. Hex 03 for 1024 bytes per sector.

- Cyclic Redundancy Check bytes. CRC bytes are generated during disk writes. Used during disk reads to verify data is read correctly. CRC includes all data in ID and data fields starting with address mark.
- Post-ID gap. The 1793 expects all FF's.

A DATA FIELD

AM2=hex FB. Identifies data field. User data = 128, 256, 512, or 1024 bytes.

\land Post-data gap. The 1793 expects all FF's.

Figure A-1 IBM 3740 Format

#### A.2.1 FORMATTING A SINGLE-DENSITY DISKETTE

Table A-7 below shows IBM-compatible formats for single-density 5.25" and 8" diskettes. These formats are both used by the CCSINIT utility program; the 8" diskette format conforms to the format specified by the 1793 data sheet.

	NUMI OF BY		HEX VALUE OF BYTE WRITTEN
	5.25"	8"	
	16	40	FF (Gap 4)
	-	6	00 (Sync Field)
	_	1	FC (Index Mark8" only)
		26	FF (Gap 18" only)
	6	6	00 (Sync Field8" only)
	1	1	FE (ID Address Mark)
	1	1	Track Number
	1	1	Side Number (00 or 01)
Write	1	1	Sector Number
bracketed	1	1	Sector Size Indicator
once for			00 = 128 bytes
every			01 = 256 bytes
sector			02 = 512 bytes
			03 = 1024  bytes
	1*	1*	F7 (CRC request)
	11	11	FF (Gap 2)
	6	6	•
	1	1	· · · · · · · · · · · · · · · · · · ·
	128x2 <sup>n</sup>	128x2 <sup>n</sup>	
		•	
	•	-	
	m	m	
			•
			out.)
	6	6 1 128×2 <sup>n</sup> 1* 27 m	00 (Sync Field) FB (Data Address Mark) Data (n=sector size indicator; data fill=E5) F7 (CRC request) FF (Gap 3) FF (m=variable number of bytes; continue writing until 1793 interrupts out. out.)

\*While the CRC request is only one byte, two CRC bytes are actually written to disk.

Table A-7 Single-density Diskette Format

# A.2.2 FORMATTING A DOUBLE-DENSITY DISKETTE

Table A-8 below shows IBM-compatible formats for double-density 5.25" and 8" diskettes. Both of these formats are used by the utility program CCSINIT; the 8" diskette format conforms to the format specified by the 1793 data sheet.

	NUMB OF BY	TES	HEX VALUE OF BYTE WRITTEN
	5.25"	8"	
	32	80	4E (Gap 4)
	-	12	00 (Sync Field8" only)
	-	3	F6 (8" only)
	-	1	FC (Index Mark8" only)
	-	50	4E (Gap 18" only)
	8   3   1	12	00 (Sync Field)
	3	3	F5
	•	1	FE (ID Address Mark)
Write		1	Track No.
bracketed	1	1	Side No. (00 or 01)
field	1	1	Sector No.
once for	1	1	Sector Size
every	1		00 = 128  bytes
sector	i 1		01 = 256 bytes
	1		02 = 512 bytes 03 = 1024 bytes
	' ¦ 1*	1*	F7 (CRC Request)
	22	22	4E (Gap 2)
	12	12	00 (Sync Field)
	3	3	F5
	1 1	1	FB (Data Address Mark)
	128x2 <sup>n</sup>	128x2 <sup>n</sup>	Data (n=sector size indicator:
			data fill=E5**)
	1*	1*	F7 (CRC request)
	22	54	4E (Gap 3)
	m	m	4E (m=variable number of bytes;
			continue writing until 1793 interrupts out.)
			· · · · · · · · · · · · · · · · · · ·

\*While the CRC request is only one byte, two CRC bytes are actually written to disk.

\*\* Although the IBM-format specifies 40h as the fill character, CP/M requires E5h.

Table A-8 Double-density Diskette Format

A-8

APPENDIX B: 1793 DATA SHEET

# WESTERN DIGITAL

# FD 179X-02 Floppy Disk Formatter/Controller Family

#### **FEATURES**

- TWO VFO CONTROL SIGNALS
- SOFT SECTOR FORMAT COMPATIBILITY
- AUTOMATIC TRACK SEEK WITH VERIFICATION
- ACCOMMODATES SINGLE AND DOUBLE DENSITY FORMATS IBM 3740 Single Density (FM)
- IBM System 34 Double Density (MFM) • READ MODE
- Single/Multiple Sector Read with Automatic Search or Entire Track Read Selectable 128 Byte or Variable length Sector
- WRITE MODE
   Single/Multiple Sector Write with Automatic
   Sector Search
- Entire Track Write for Diskette Formatting • SYSTEM COMPATIBILITY Double Buffering of Data 8 Bit Bi-Directional
  - Bus for Data, Control and Status
  - DMA or Programmed Data Transfers
  - All Inputs and Outputs are TTL Compatible On-Chip Track and Sector Registers/Comprehensive Status Information

 PROGRAMMABLE CONTROLS Şelectable Track to Track Stepping Time Side Select Compare 1980

MAY

- WRITE PRECOMPENSATION
- WINDOW EXTENSION
- INCORPORATES ENCODING/DECODING AND ADDRESS MARK CIRCUITRY
   FD1792/4 IS SINGLE DENSITY ONLY
- FD1792/4 IS SINGLE DENSITY ONLY
   FD1795/7 HAS A SIDE SELECT OUTPUT


179X-02 FAMILY CHARACTERISTICS

FEATURES	1791	1793	1795	1797
Single Density (FM)	Х	X	X	X
Double Density (MFM)	Х	X	X	X
True Data Bus		X		X
Inverted Data Bus	Х		X	
Write Precomp	X	X	X	X
Side Selection Output		1	X	X

#### APPLICATIONS

FLOPPY DISK DRIVE INTERFACE SINGLE OR MULTIPLE DRIVE CONTROLLER/ FORMATTER

NEW MINI-FLOPPY CONTROLLER



#### FD179X SYSTEM BLOCK DIAGRAM

#### **GENERAL DESCRIPTION**

The FD179X are MOS LSI devices which perform the functions of a Floppy Disk Formatter/Controller in a single chip implementation. The FD179X, which can be considered the end result of both the FD1771 and FD1781 designs, is IBM 3740 compatible in single density mode (FM) and System 34 compatible in Double Density Mode (MFM). The FD179X contains all the features of its predecessor the FD1771, plus the added features necessary to read/write and format a double density diskette. These include address mark detection, FM and MFM encode and decode logic, window extension, and write precompensation. In order to maintain compatibility, the FD1771, FD1781, and FD179X designs were made as close as possible with the computer interface, instruction set, and I/O registers being identical. Also, head load

#### **PIN OUTS**

control is identical. In each case, the actual pin assignments vary by only a few pins from any one to another.

The processor interface consists of an 8-bit bidirectional bus for data, status, and control word transfers. The FD179X is set up to operate on a multiplexed bus with other bus-oriented devices.

The FD179X is fabricated in N-channel Silicon Gate MOS technology and is TTL compatible on all inputs and outputs. The 1793 is identical to the 1791 except the DAL lines are TRUE for systems that utilize true data busses.

The 1795/7 has a side select output for controlling double sided drives, and the 1792 and 1794 are "Single Density Only" versions of the 1791 and 1793. On these devices, DDEN must be left open.

PIN NUMBER	PIN NAME	SYMBOL	FUNCTION
1	NO CONNECTION	NC	Pin 1 is internally connected to a back bias generator and must be left open by the user.
19	MASTER RESET	MR	A logic low on this input resets the device and loads HEX 03 into the command register. The Not Ready (Status Bit 7) is reset during MR ACTIVE. When MR is brought to a logic high a RESTORE Command is executed, regardless of the state of the Ready signal from the drive. Also, HEX 01 is loaded into sector register.
20	POWER SUPPLIES	Vss	Ground
21		Vcc	+5V ±5%
40		VDD	+ 12V ±5%
COMPUTER	INTERFACE:		
2	WRITE ENABLE	WE	A logic low on this input gates data on the DAL into the selected register when $\overline{CS}$ is low.
3	CHIP SELECT	ĊŚ	A logic low on this input selects the chip and ena- bles computer communication with the device.
4	READ ENABLE	RE	A logic low on this input controls the placement of data from a selected register on the DAL when $\overline{CS}$ is low.
5,6	REGISTER SELECT LINES	A0, A1	These inputs select the register to receive/ transfer data on the DAL lines under RE and WE control:         A1       A0       RE       WE         0       0       Status Reg       Command Reg         0       1       Track Reg       Track Reg         1       0       Sector Reg       Sector Reg         1       1       Data Reg       Data Reg
7-14	DATA ACCESS LINES	DALO-DAL7	Eight bit inverted Bidirectional bus used for trans- fer of data, control, and status. This bus is receiver enabled by WE or transmitter enabled by RE.
24	CLOCK	CLK	This input requires a free-running square wave clock for internal timing reference, 2 MHz for 8" drives, 1 MHz for mini-drives.

PIN NUMBER	PIN NAME	SYMBOL	FUNCTION
38	DATA REQUEST	DRQ	This open drain output indicates that the DR con- tains assembled data in Read operations, or the DR is empty in Write operations. This signal is reset when serviced by the computer through reading or loading the DR in Read or Write opera- tions, respectively. Use 10K pull-up resistor to +5.
39	INTERRUPT REQUEST	INTRQ	This open drain output is set at the completion of any command and is reset when the STATUS register is read or the command register is written to. Use 10K
FLOPPY DI	SK INTERFACE:		pull-up resistor to +5.
15	STEP	STEP	The step output contains a pulse for each step.
16	DIRECTION	DIRC	Direction Output is active high when stepping in, active low when stepping out.
17	EARLY	EARLY	Indicates that the WRITE DATA pulse occurring while Early is active (high) should be shifted early for write precompensation.
18	LATE	LATE	Indicates that the write data pulse occurring while Late is active (high) should be shifted late for write precompensation.
22	TEST	TEST	This input is used for testing purposes only and should be tied to +5V or left open by the user unless interfacing to voice coil actuated motors.
23	HEAD LOAD TIMING	HLT	When a logic high is found on the HLT input the head is assumed to be engaged.
25	READ GATE (1791/3)	RG	A high level on this output indicates to the data separator circuitry that a field of zeros (or ones) has been encountered, and is used for synchroni- zation.
25	SIDE SELECT OUTPUT (1795, 1797)	SSO	The logic level of the Side Select Output is directly controlled by the 'S' flag in Type II or III commands. When $S = 1$ , SSO is set to a logic 1. When $S = 0$ , SSO is set to a logic 0. The Side Select Output is only updated at the beginning of a Type II or III command. It is forced to a logic 0 upon a MASTER RESET condition.
26	READ CLOCK	RCLK	A nominal square-wave clock signal derived from the data stream must be provided to this input. Phasing (i.e. RCLK transitions) relative to RAW READ is important but polarity (RCLK high or low) is not.
27	RAW READ	RAW READ	The data input signal directly from the drive. This input shall be a negative pulse for each recorded flux transition.
28	HEAD LOAD	HLD	The HLD output controls the loading of the Read-Write head against the media.
29	TRACK GREATER THAN 43	TG43	This output informs the drive that the Read/Write head is positioned between tracks 44-76. This output is valid only during Read and Write Commands.
30	WRITE GATE	WG	This output is made valid before writing is to be performed on the diskette.

PIN NUMBER	PIN NAME	SYMBOL	FUNCTION
31	WRITE DATA	WD	A 250 ns (MFM) or 500 ns (FM) pulse per flux transition. WD contains the unique Address marks as well as data and clock in both FM and MFM formats.
32	READY	READY	This input indicates disk readiness and is sampled for a logic high before Read or Write commands are performed. If Ready is low the Read or Write operation is not performed and an interrupt is generated. Type I operations are performed re- gardless of the state of Ready. The Ready input appears in inverted format as Status Register bit 7.
33	WRITE FAULT VFO ENABLE	WF/VFOE	This is a bi-directional signal used to signify writing faults at the drive, and to enable the external PLO data separator. When WG = 1, 'Pin 33 functions as a WF input. If WF = 0, any write command will immediately be terminated. When WG = 0, Pin 33 functions as a VFOE output. VFOE will go low during a read operation after the head has loaded and settled (HLT = 1). On the 1795/7, it will remain low until the last bit of the second CRC byte in the ID field. VFOE will then go high until 8 bytes (MFM) or 4 bytes (FM) before the Address Mark. It will then go active until the last bit of the second CRC byte of the Data Field. On the 1791/3, VFOE will remain low until the end of the Data Field.
34	TRACK 00	TR00	This input informs the FD179X that the Read/Write head is positioned over Track 00.
35	INDEX PULSE	ĪP	This input informs the FD179X when the index hole is encountered on the diskette.
36	WRITE PROTECT	WPRT	This input is sampled whenever a Write Command is received. A logic low terminates the command and sets the Write Protect Status bit.
37	DOUBLE DENSITY	DDEN	This pin selects either single or double density operation. When $\overline{\text{DDEN}} = 0$ , double density is selected. When $\overline{\text{DDEN}} = 1$ , single density is selected. This line must be left open on the 1792/4


#### ORGANIZATION

The Floppy Disk Formatter block diagram is illustrated on page 5. The primary sections include the parallel processor interface and the Floppy Disk interface.

Data Shift Register—This 8-bit register assembles serial data from the Read Data input (RAW READ) during Read operations and transfers serial data to the Write Data output during Write operations.

Data Register—This 8-bit register is used as a holding register during Disk Read and Write operations. In Disk Read operations the assembled data byte is transferred in parallel to the Data Register from the Data Shift Register. In Disk Write operations information is transferred in parallel from the Data Register to the Data Shift Register. When executing the Seek command the Data Register holds the address of the desired Track position. This register is loaded from the DAL and gated onto the DAL under processor control.

Track Register—This 8-bit register holds the track number of the current Read/Write head position. It is incremented by one every time the head is stepped in (towards track 76) and decremented by one when the head is stepped out (towards track 00). The contents of the register are compared with the recorded track number in the ID field during disk Read, Write, and Verify operations. The Track Register can be loaded from or transferred to the DAL. This Register should not be loaded when the device is busy.



## FD179X BLOCK DIAGRAM

Sector Register (SR)—This 8-bit register holds the address of the desired sector position. The contents of the register are compared with the recorded sector number in the ID field during disk Read or Write operations. The Sector Register contents can be loaded from or transferred to the DAL. This register should not pe loaded when the device is busy.

**Command Register (CR)**—This 8-bit register holds the command presently being executed. This register should not be loaded when the device is busy unless the new command is a force interrupt. The command register can be loaded from the DAL, but not read onto the DAL.

Status Register (STR)—This 8-bit register holds device Status information. The meaning of the Status bits is a function of the type of command previously executed. This register can be read onto the DAL, but not loaded from the DAL.

**CRC Logic**—This logic is used to check or to generate the 16-bit Cyclic Redundancy Check (CRC). The polynomial is:  $G(x) = x^{16} + x^{12} + x^5 + 1$ .

The CRC includes all information starting with the address mark and up to the CRC characters. The CRC register is preset to ones prior to data being shifted through the circuit.

Arithmetic/Logic Unit (ALU)---The ALU is a serial comparator, incrementer, and decrementer and is used for register modification and comparisons with the disk recorded ID field.

Timing and Control—All computer and Floppy Disk Interface controls are generated through this logic. The internal device timing is generated from an external crystal clock.

The FD1791/3 has two different modes of operation according to the state of  $\overline{\text{DDEN}}$ . When  $\overline{\text{DDEN}} = 0$  double density (MFM) is assumed. When  $\overline{\text{DDEN}} = 1$ , single density (FM) is assumed.

AM Detector—The address mark detector detects ID, data and index address marks during read and write operations.

#### **PROCESSOR INTERFACE**

The interface to the processor is accomplished through the eight Data Access Lines ( $\overline{DAL}$ ) and associated control signals. The  $\overline{DAL}$  are used to transfer Data, Status, and Control words out of, or into the FD179X. The  $\overline{DAL}$  are three state buffers that are enabled as output drivers when Chip Select (CS) and Read Enable ( $\overline{RE}$ ) are active (low logic state) or act as input receivers when  $\overline{CS}$  and Write Enable ( $\overline{WE}$ ) are active.

When transfer of data with the Floppy Disk Controller is required by the host processor, the device address is decoded and  $\overline{CS}$  is made low. The address bits A1 and A0, combined with the signals  $\overline{RE}$  during a Read operation or  $\overline{WE}$  during a Write operation are interpreted as selecting the following registers:

<u>A1-</u>	A0	READ (RE)	WRITE (WE)
0	0	Status Register	Command Register
0	1	Track Register	Track Register
1	0	Sector Register	Sector Register
1	1	Data Register	Data Register

During Direct Memory Access (DMA) types of data transfers between the Data Register of the FD179X and the processor, the Data Request (DRQ) output is used in Data Transfer control. This signal also appears as status bit 1 during Read and Write operations.

On Disk Read operations the Data Request is activated (set high) when an assembled serial input byte is transferred in parallel to the Data Register. This bit is cleared when the Data Register is read by the processor. If the Data Register is read after one or more characters are lost, by having new data transferred into the register prior to processor readout, the Lost Data bit is set in the Status Register. The Read operation continues until the end of sector is reached.

On Disk Write operations the data Request is activated when the Data Register transfers its contents to the Data Shift Register, and requires a new data byte. It is reset when the Data Register is loaded with new data by the processor. If new data is not loaded at the time the next serial byte is required by the Floppy Disk, a byte of zeroes is written on the diskette and the Lost Data bit is set in the Status Register.

At the completion of every command an INTRQ is generated. INTRQ is reset by either reading the status register or by loading the command register with a new command. In addition, INTRQ is generated if a Force Interrupt command condition is met.

### FLOPPY DISK INTERFACE

The 179X has two modes of operation according to the state of DDEN (Pin 37). When DDEN = 1, single density is selected. In either case, the CLK input (Pin 24) is at 2 MHz. However, when interfacing with the mini-floppy, the CLK input is set at 1 MHz for both single density and double density. When the clock is at 2 MHz, the stepping rates of 3, 6, 10, and 15 ms are obtainable. When CLK equals 1 MHz these times are doubled.

## **HEAD POSITIONING**

Five commands cause positioning of the Read-Write head (see Command Section). The period of each positioning step is specified by the r field in bits 1 and 0 of the command word. After the last directional step an additional 15 milliseconds of head settling time takes place if the Verify flag is set in Type I commands. Note that this time doubles to 30 ms for a 1 MHz clock. If TEST = 0, there is zero settling time. There is also a 15 ms head settling time if the E flag is set in any Type II or III command.

The rates (shown in Table 1) can be applied to a Step-Direction Motor through the device interface.

**Step**—A 2  $\mu$ s (MFM) or 4  $\mu$ s (FM) pulse is provided as an output to the drive. For every step pulse issued, the drive moves one track location in a direction determined by the direction output.


**Direction (DIRC)**—The Direction signal is active high when stepping in and low when stepping out. The Direction signal is valid 12  $\mu$ s before the first stepping pulse is generated.

When a Seek, Step or Restore command is executed an optional verification of Read-Write head position can be performed by setting bit 2 (V = 1) in the command word to a logic 1. The verification operation begins at the end of the 15 millisecond settling time after the head is loaded against the media. The track number from the first encountered ID Field is compared against the contents of the Track Register. If the track numbers compare and the ID Field Cyclic Redundancy Check (CRC) is correct, the verify operation is complete and an INTRQ is generated with no errors. The FD179X must find an ID field with correct track number and correct CRC within 5 revolutions of the media; otherwise the seek error is set and an INTRQ is generated.

### Table 1. STEPPING RATES

DDEN 0 1 0 1 x x							
R1 R0 TEST=1 TEST=1 TEST=1 TEST=0 TEST=0 0 0 3 ms 3 ms 6 ms 6 ms 184µs 368µs 0 1 6 ms 6 ms 12 ms 12 ms 190µs 380µs	CLK	2 MHz	2 MHz	1 MHz	1 MHz	2 MHz	1 MHz
0 0 3 ms 3 ms 6 ms 6 ms 184µs 368µs 0 1 6 ms 6 ms 12 ms 12 ms 190µs 380µs	DDEN	0	1	0	1	x	x
0 1 6 ms 6 ms 12 ms 12 ms 190µs 380µs	R1 R0	TEST=1	TEST=1	TEST=1	TEST=1	TEST=0	TEST=0
	0 0	3 ms	3 ms	6 ms	6 ms	184µs	368µ8
1 0 10 ms 10 ms 20 ms 20 ms 198μs 398μs	0 1	6 ms	6 ms	12 ms	12 ms	190µ <b>s</b>	380µ <b>s</b>
	10	10 ms	10 ms	20 ms	20 ms	198µs	396µs
1 1 15 ms 15 ms 30 ms 30 ms 208μs 416μs	1 1	15 ms	15 ms	30 ms	30 ms	208µs	416µ8

The Head Load (HLD) output controls the movement of the read/write head against the media. HLD is activated at the beginning of a Type I command if the h flag is set (h = 1), at the end of the Type I command if the verify flag (V = 1), or upon receipt of any Type II or III command. Once HLD is active it remains active until either a Type I command is received with (h = 0 and V = 0); or if the FD179X is in an idle state (non-busy) and 15 index pulses have occurred. Head Load Timing (HLT) is an input to the FD179X which is used for the head engage time. When HLT = 1, the FD179X assumes the head is completely engaged. The head engage time is typically 30 to 100 ms depending on drive. The low to high transition on HLD is typically used to fire a one shot. The output of the one shot is then used for HLT and supplied as an input to the FD179X.



HEAD LOAD TIMING

When both HLD and HLT are true, the FD179X will then read from or write to the media. The "and" of HLD and HLT appears as a status bit in Type I status.

In summary for the Type I commands: if h = 0 and V = 0, HLD is reset. If h = 1 and V = 0, HLD is set at the beginning of the command and HLT is not sampled nor is there an internal 15 ms delay. If h = 0 and V = 1, HLD is set near the end of the command, an internal 15 ms occurs, and the FD179X waits for HLT to be true. If h = 1 and V = 1, HLD is set at the beginning of the command. Near the end of the command, after all the steps have been issued, an internal 15 ms delay occurs and the FD179X then waits for HLT to occur.

For Type II and III commands with E flag off, HLD is made active and HLT is sampled until true. With E flag on, HLD is made active, an internal 15 ms delay occurs and then HLT is sampled until true.

#### DISK READ OPERATIONS

Sector lengths of 128, 256, 512 or 1024 are obtainable in either FM or MFM formats. For FM, DDEN should be placed to logical "1." For MFM formats, DDEN should be placed to a logical "0." Sector lengths are determined at format time by a special byte in the "ID" field. If this Sector length byte in the ID field is zero, then the sector length is 128 bytes. If 01 then 256 bytes. If 02, then 512 bytes. If 03, then the sector length is 1024 bytes. The number of sectors per track as far as the FD179X is concerned can be from 1 to 255 sectors. The number of iracks as far as the FD179X is concerned is from 0 to 255 tracks. For IBM 3740 compatibility, sector lengths are 128 bytes with 26 sectors per track. For System 34 compatibility (MFM), sector lengths are 256 bytes/sector with 26 sectors/track; or lengths of 1024 bytes/sector with 8 sectors/track. (See Sector Length Table.)

For read operations, the FD179X requires RAW READ Data (Pin 27) signal which is a 250 ns pulse per flux transition and a Read clock (RCLK) signal to indicate flux transition spacings. The RCLK (Pin 26) signal is provided by some drives but if not it may be

derived externally by Phase lock loops, one shots, or counter techniques. In addition, a Read Gate Signal is provided as an output (Pin 25) which can be used to inform phase lock loops when to acquire synchronization. When reading from the media in FM, RG is made true when 2 bytes of zeroes are detected. The FD179X must find an address mark within the next 10 bytes; otherwise RG is reset and the search for 2 bytes of zeroes begins all over again. If an address mark is found within 10 bytes, RG remains true as long as the FD179X is deriving any useful information from the data stream. Similarly for MFM, RG is made active when 4 bytes of "00" or "FF" are detected. The FD179X must find an address mark within the next 16 bytes, otherwise RG is reset and search resumes

During read operations (WG = 0), the  $\overline{VFOE}$  (Pin 33) is provided for phase lock loop synchronization. VFOE will go active when:

- a) Both HLT and HLD are True
- b) Settling Time, if programmed, has expired
- c) The 179X is inspecting data off the disk

If  $\overline{WF}/\overline{VFOE}$  is not used, leave open or tie to a 10K resistor to  $\pm 5$ .

### **DISK WRITE OPERATION**

When writing is to take place on the diskette the Write Gate (WG) output is activated, allowing current to flow into the Read/Write head. As a precaution to erroneous writing the first data byte must be loaded into the Data Register in response to a Data Request from the FD179X before the Write Gate signal can be activated.

Writing is inhibited when the Write Protect input is a logic low, in which case any Write command is immediately terminated, an interrupt is generated and the Write Protect status bit is set. The Write Fault input, when activated, signifies a writing fault condition detected in disk drive electronics such as failure to detect write current flow when the Write Gate is activated. On detection of this fault the 'FD179X terminates the current command, and sets the Write Fault input should be made inactive when the Write Gate output becomes inactive.

For write operations, the FD179X provides Write Gate (Pin 30) and Write Data (Pin 31) outputs. Write data consists of a series of 500 ns pulses in FM ( $\overline{\text{DDEN}} = 1$ ) and 250 ns pulses in MFM ( $\overline{\text{DDEN}} = 0$ ). Write Data provides the unique address marks in both formats.

Also during write, two additional signals are provided for write precompensation. These are EARLY (Pin 17) and LATE (Pin 18). EARLY is active true when the WD pulse appearing on (Pin 30) is to be written early. LATE is active true when the WD pulse is to be written LATE. If both EARLY and LATE are low when the WD pulse is present, the WD pulse is to be written at nominal. Since write precompensation values vary from disk manufacturer to disk manufacturer, the actual value is determined by several one shots or delay lines which are located external to the FD179X. The write precompensation signals EARLY and LATE are valid for the duration of WD in both FM and MFM formats. Whenever a Read or Write command (Type II or III) is received the FD179X samples the Ready input. If this input is logic low the command is not executed and an interrupt is generated. All Type I commands are performed regardless of the state of the Ready input. Also, whenever a Type II or III command is received, the TG43 signal output is updated.

### COMMAND DESCRIPTION

The FD179X will accept eleven commands. Command words should only be loaded in the Command Register when the Busy status bit is off (Status bit 0). The one exception is the Force Interrrupt command. Whenever a command is being executed, the Busy status bit is set. When a command is completed, an interrupt is generated and the Busy status bit is reset. The Status Register indicates whether the completed command encountered an error or was fault free. For ease of discussion, commands are divided into four types. Commands and types are summarized in Table 2.

## Table 2. COMMAND SUMMARY

		BITS							
TYP	E COMMAND	7	6	5	4	3	2	1	0
1	Restore	0	0	0	0	h	۷	r,	r.
1	Seek	0	0	0	1	h	۷	$\mathbf{r}_{\mathrm{b}}$	<b>r</b> o
1	Step	0	0	1	u	h	۷	$\mathbf{r}_{1}$	$\mathbf{r}_{0}$
1	Step In	0	1	0	u	h	۷	$\mathbf{r}_{1}$	r٥
1	Step Out	0	1	1	u	h	۷	r,	ro
11	Read Sector	1	0	0	m	F₂	Е	F,	0
11	Write Sector	1	0	1	m	F₂	Е	F,	$\mathbf{a}_0$
I III	Read Address	1	1	0	0	0	Ε	0	0
111	Read Track	1	1	1	0	0	Ε	0	0
10	Write Track	1	1	1	1	0	Ε	0	0
11	Force Interrrupt	1	1	0	1	13	12	I <sub>i</sub>	lo

Note: Bits shown in TRUE form.

## Table 3. FLAG SUMMARY

TYP	EICOMMANDS
<u>h</u> =	Head Load Flag (Bit 3)
	<ul> <li>= 1, Load head at beginning</li> <li>= 0, Unload head at beginning</li> </ul>
<u>V</u> =	Verify flag (Bit 2)
	<ul><li>= 1, Verify on destination track</li><li>= 0, No verify</li></ul>
$\mathbf{r}_1 \mathbf{r}_0$	= Stepping motor rate (Bits 1-0)
R	efer to Table 1 for rate summary
<u>u =</u>	Update flag (Bit 4)
	= 1, Update Track register = 0, No update

Table 4. FLAG SUMMARY

TYPE II & III	COMM	ANDS					
m = Multipl	e Reco	rd flag	(Bit 4)				
m = 0, Single Record m = 1, Multiple Records							
a <sub>o</sub> = Data A	ddress	Mark (I	Bit 0)				
a, = 0, FB (Data Mark) a, = 1, F8 (Deleted Data Mark)							
<u>E = 15 m</u>	ns Dela	<u>y</u> (2MH:	z)				
E = 1	, 15 m	s delay					
E = 0,	no 15 r	ns dela	y				
$(F_2)$ S = Side S	elect Fl	ag (17	91/3 only)				
S = 0, Com			-				
S = 1, Com							
(F <sub>1</sub> ) C = Side Compare Flag (1791/3 only)							
C = 0, disable side select compare							
C = 1, enal							
$(F_1) \underline{S} = Side S$	elect Fl	ag					
(Bit 1,	1795/7	only)					
S = 0 Upd	ate SS	O to O					
S = 1 Upd	ate SS	D to 1					
		_					
$(F_2)$ b = Sector Length Flag							
(Bit 3, 1975/7 only)							
	;	Sector L	ength Field				
	00	01	10	11			

A 44 - 1				
b = 0	256	512	1024	128
b = 1	128	256	512	1024

### Table 5. FLAG SUMMARY

TYI	PE IV COMMAND
i =	Interrupt Condition flags (Bits 3-0)
1	0 = 1, Not-Ready to Ready Transition 1 = 1, Ready to Not-Ready Transition 2 = 1, Index Pulse 3 = 1, Immediate Interrupt
- Ig	3 <sup>-1</sup> 0 = 0, Terminate with no Interrupt

## **TYPE I COMMANDS**

The Type I Commands include the Restore, Seek, Step, Step-In, and Step-Out commands. Each of the Type I Commands contains a rate field (ron), which determines the stepping motor rate as defined in Table 1. The Type I Commands contain a head load flag (h) which determines if the head is to be loaded at the beginning of the command. If h = 1, the head is loaded at the beginning of the command (HLD output is made active). If h = 0, HLD is deactivated. Once the head is loaded, the head will remain engaged until the FD179X receives a command that specifically disengages the head. If the FD179X is idle (busy = 0) for 15 revolutions of the disk, the head will be automatically disengaged (HLD made inactive).

The Type I Commands also contain a verification (V) flag which determines if a verification operation is to take place on the destination track. If V = 1, a verification is performed, if V = 0, no verification is performed.

During verification, the head is loaded and after an internal 15 ms delay, the HLT input is sampled. When HLT is active (logic true), the first encountered ID field is read off the disk. The track address of the

and the next encountered ID field is read from the disk for the verification operation. If an ID field with a valid CRC cannot be found after four revolutions of the disk, the FD179X terminates the operation and sends an interrupt, (INTRQ). The Step, Step-In, and Step-Out commands contain an Update flag (U). When U = 1, the track register is updated by one for each step. When U = 0, the track register is not updated.

> On the 1795/7 devices, the SSO output is not affected during Type 1 commands, and an internal side compare does not take place when the (V) Verify Flag is on.

> > .

ID field is then compared to the Track Register; if there is a match and a valid ID CRC, the verification

is complete, an interrupt is generated and the Busy


status bit is reset. If there is not a match but there is

valid ID CRC, an interrupt is generated, and Seek


Error Status bit (Status bit 4) is set and the Busy

status bit is reset. If there is a match but not a valid

CRC, the CRC error status bit is set (Status bit 3),








**TYPE I COMMAND FLOW** 

## **RESTORE (SEEK TRACK 0)**

Upon receipt of this command the Track 00 (TROO) input is sampled. If TROO is active low indicating the Read-Write head is positioned over track 0, the Track Register is loaded with zeroes and an interrupt is generated. If TROO is not active low, stepping pulses (pins 15 to 16) at a rate specified by the riro field are issued until the TROO input is activated. At this time the Track Register is loaded with zeroes and an interrupt is generated. If the TROO input does not go active low after 255 stepping pulses, the FD179X terminates operation, interrupts, and sets the Seek error status bit. A verification operation takes place if the V flag is set. The h bit allows the head to be loaded at the start of command. Note that the Restore command is executed when MR goes from an active to an inactive state.



TYPE I COMMAND FLOW

## SEEK

This command assumes that the Track Register contains the track number of the current position of the Read-Write head and the Data Register contains the desired track number. The FD179X will update the Track register and issue stepping pulses in the appropriate direction until the contents of the Track register are equal to the contents of the Data Register (the desired track location). A verification operation takes place if the V flag is on. The h bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command.

#### STEP

Upon receipt of this command, the FD179X issues one stepping pulse to the disk drive. The stepping motor direction is the same as in the previous step command. After a delay determined by the tro field, a verification takes place if the V flag is on. If the u flag is on, the Track Register is updated. The h bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command.

#### STEP-IN

Upon receipt of this command, the FD179X issues one stepping pulse in the direction towards track 76. If the u flag is on, the Track Register is incremented by one. After a delay determined by the rtrto field, a verification takes place if the V flag is on. The h bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command.

### STEP-OUT

Upon receipt of this command, the FD179X issues one stepping pulse in the direction towards track 0. If the u flag is on, the Track Register is decremented by one. After a delay determined by the rro field, a verification takes place if the V flag is on. The h bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command.

#### TYPE II COMMANDS


The Type II Commands are the Read Sector and Write Sector commands. Prior to loading the Type II Command into the Command Register, the computer must load the Sector Register with the desired sector number. Upon receipt of the Type II command, the busy status Bit is set. If the E flag = 1 (this is the normal case) HLD is made active and HLT is sampled after a 15 msec delay. If the E flag is 0, the head is loaded and HLT sampled with no 15 msec delay. The ID field and Data Field format are shown on page 13.


When an ID field is located on the disk, the FD179X compares the Track Number on the ID field with the Track Register. If there is not a match, the next en-

countered ID field is read and a comparison is again made. If there was a match, the Sector Number of the ID field is compared with the Sector Register. If there is not a Sector match, the next encountered ID field is read off the disk and comparisons again made. If the ID field CRC is correct, the data field is then located and will be either written into, or read from depending upon the command. The FD179X must find an ID field with a Track number, Sector number, side number, and CRC within four revolutions of the disk; otherwise, the Record not found status bit is set (Status bit 3) and the command is terminated with an interrupt.

Sector	Length Table
Sector Length	Number of Bytes
Field (hex)	in Sector (decimal)
00	128
01	256
02	512
03	1024

Each of the Type II Commands contains an (m) flag which determines if multiple records (sectors) are to be read or written, depending upon the command. If m = 0, a single sector is read or written and an interrupt is generated at the completion of the command. If m = 1, multiple records are read or written with the sector register internally updated so that an address verification can occur on the next record. The FD179X will continue to read or write multiple records and update the sector register until the sector register update the sector register until the sector sector the sector sector until the sector sector sector sector the sector sect






ter exceeds the number of sectors on the track or until the Force Interrupt command is loaded into the Command Register, which terminates the command and generates an interrupt.

If the Sector Register exceeds the number of sectors on the track, the Record-Not-Found status bit will be set.

The Type II commands also contain side select compare flags. When C = 0, no side comparison is made. When C = 1, the LSB of the side number is read off the ID Field of the disk and compared with the contents of the (S) flag. If the S flag compares with the side number recorded in the ID field, the 179X continues with the ID search. If a comparison is not made within 5 index pulses, the interrupt line is made active and the Record-Not-Found status bit is set.

The 1795/7 READ SECTOR and WRITE SECTOR commands include a 'b' flag. The 'b' flag, in conjunction with the sector length byte of the ID Field, allows different byte lengths to be implemented in each sector. For IBM compatability, the 'b' flag should be set to a one. The




's' flag allows direct control over the SSO Line (Pin 25) and is set or reset at the beginning of the command, dependent upon the value of this flag.

## **READ SECTOR**

Upon receipt of the Read Sector command, the head is loaded, the Busy status bit set, and when an ID field is encountered that has the correct track number, correct sector number, correct side number, and correct CRC, the data field is presented to the computer. The Data Address Mark of the data field must be found within 30 bytes in single density and 43 bytes in double density of the last ID field CRC byte; if not, the Record Not Found status bit is set and the operation is terminated.

When the first character or byte of the data field has been shifted through the DSR, it is transferred to the DR, and DRQ is generated. When the next byte is accumulated in the DSR, it is transferred to the DR and another DRQ is generated. If the Computer has not read the previous contents of the DR before a new character is transferred that character is lost and



TYPE II COMMAND

the Lost Data Status bit is set. This sequence continues until the complete data field has been inputted to the computer. If there is a CRC error at the end of the data field, the CRC error status bit is set, and the command is terminated (even if it is a multiple record command).

At the end of the Read operation, the type of Data Address Mark encountered in the data field is recorded in the Status Register (Bit 5) as shown below:

STATUS BIT 5	
1	Deleted Data Mark
0	Data Mark

### WRITE SECTOR

Upon receipt of the Write Sector command, the head is loaded (HLD active) and the Busy status bit is set. When an ID field is encountered that has the correct track number, correct sector number, correct side number, and correct CRC, a DRQ is generated. The FD179X counts off 11 bytes in single density and 22 bytes in double density from the CRC field and the Write Gate (WG) output is made active if the DRQ is serviced (i.e., the DR has been loaded by the computer). If DRQ has not been serviced, the command is terminated and the Lost Data status bit is set. If the DRQ has been serviced, the WG is made active and six bytes of zeros in single density and 12 bytes in double density are then written on the disk. At this time the Data Address Mark is then written on the disk as determined by the ac field of the command as shown below:

ao	Data Address Mark (Bit 0)
1	Deleted Data Mark
0	Data Mark

The FD179X then writes the data field and generates DRQs to the computer. If the DRQ is not serviced in time for continuous writing the Lost Data Status Bit is set and a byte of zeros is written on the disk. The command is not terminated. After the last data byte has been written on the disk, the two-byte CRC is computed internally and written on the disk followed by one byte of logic ones in FM or in MFM. The WG output is then deactivated.

#### **TYPE III COMMANDS**

#### **READ ADDRESS**

Upon receipt of the Read Address command, the head is loaded and the Busy Status Bit is set. The

next encountered ID field is then read in from the disk, and the six data bytes of the ID field are assembled and transferred to the DR, and a DRQ is generated for each byte. The six bytes of the ID field are shown below:

	SIDE NUMBEP	SECTOR	SECTOR	CRC 1	CRC 2
1	2	3	4	5	6

Although the CRC characters are transferred to the computer, the FD179X checks for validity and the CRC error status bit is set if there is a CRC error. The Track Address of the ID field is written into the sector register. At the end of the operation an interrupt is generated and the Busy Status is reset.

### READ TRACK


Upon receipt of the Read Track command, the head is loaded and the Busy Status bit is set. Reading starts with the leading edge of the first encountered index pulse and continues until the next index pulse. As each byte is assembled it is transferred to the Data Register and the Data Request is generated for each byte. No CRC checking is performed. Gaps are included in the input data stream. The accumulation of bytes is synchronized to each Address Mark encountered. Upon completion of the command, the interrupt is activated. RG is not activated during the Read Track Command. An internal side compare is not performed during a Read Track.

#### WRITE TRACK

Upon receipt of the Write Track command, the head is loaded and the Busy Status bit is set. Writing starts with the leading edge of the first encountered index pulse and continues until the next index pulse, at which time the interrupt is activated. The Data Request is activated immediately upon receiving the command, but writing will not start until after the first byte has been loaded into the Data Register. If the DR has not been loaded by the time the index pulse is encountered the operation is terminated making the device Not Busy, the Lost Data Status Bit is set, and the Interrupt is activated. If a byte is not present in the DR when needed, a byte of zeros is substituted. Address Marks and CRC characters are written on the disk by detecting certain data byte patterns in the outgoing data stream as shown in the table below. The CRC generator is initialized when any data byte from F8 to FE is about to be transferred from the DR to the DSR in FM or by receipt of F5 in MFM.

GAP III	1 1	TRACK NUMBER		SECTOR NUMBER			CRC 2	GAP II	DATA AM		FIELD	CRC 1	CRC 2
[	III AM NUMBER NUMBER NUMBER LENGT									DA	TA FIE	D	

In MFM only, IDAM and DATA AM are preceded by three bytes of A1 with clock transition between bits 4 and 5 missing.




## TYPE III COMMAND WRITE TRACK


## CONTROL BYTES FOR INITIALIZATION

DATA PATTERN	FD179X INTERPRETATION	FD1791/3 INTERPRETATION
IN DR (HEX)	IN FM (DDEN = 1)	IN MFM (DDEN = 0)
00 thru F4	Write 00 thru F4 with CLK = FF	Write 00 thru F4, in MFM
F5	Not Allowed	Write A1* in MFM, Preset CRC
F6	Not Allowed	Write C2** in MFM
F7	Generate 2 CRC bytes	Generate 2 CRC bytes
F8 thru FB	Write F8 thru FB, Clk = C7, Preset CRC	Write F8 thru FB, in MFM
FC	Write FC with Clk = D7	Write FC in MFM
FD	Write FD with Clk = FF	Write FD in MFM
FE	Write FE, Clk = C7, Preset CRC	Write FE in MFM
FF	Write FF with Clk = FF	Write FF in MFM

\*Missing clock transition between bits 4 and 5

\*\*Missing clock transition between bits 3 & 4





## TYPE IV COMMAND

#### FORCE INTERRUPT

This command can be loaded into the command register at any time. If there is a current command under execution (Busy Status Bit set), the command will be terminated and an interrupt will be generated when the condition specified in the lo through Is field is detected. The interrupt conditions are shown below:

- Io = Not-Ready-To-Ready Transition
- In = Ready-To-Not-Ready Transition
- I<sub>2</sub> = Every Index Pulse
- I<sub>3</sub> = Immediate Interrupt (requires reset, see Note)
- NOTE: If I<sub>0</sub> I<sub>3</sub> = 0, there is no interrupt generated but the current command is terminated and busy is reset. This is the only command that will enable the immediate interrupt to clear on a subsequent Load Command Register or Read Status Register.

## STATUS DESCRIPTION

Upon receipt of any command, except the Force Interrupt command, the Busy Status bit is set and the rest of the status bits are updated or cleared for the new command. If the Force Interrupt Command is received when there is a current command under execution, the Busy status bit is reset, and the rest of the status bits are unchanged. If the Force Interrupt command under execution, the Busy Status bit is reset and the rest of the status bits are updated or cleared. In this case, Status reflects the Type I commands.

The format of the Status Register is shown below:

			(Bl	TS)			
7	6	5	4	3	2	1	0
S7	S6	S5	S4	<b>S</b> 3	S2	Ş1	S0

Status varies according to the type of command executed as shown in Table 6.

## FORMATTING THE DISK

(Refer to section on Type III commands for flow diagrams.)

Formatting the disk is a relatively simple task when operating programmed I/O or when operating under Formatting the disk is accomplished by positioning the R/W head over the desired track number and issuing the Write Track command. Upon receipt of the Write Track command, the FD179X raises the Data Request signal. At this point in time, the user loads the data register with desired data to be written on the disk. For every byte of information to be written on the disk, a data request is generated. This sequence continues from one index mark to the next index mark. Normally, whatever data pattern appears in the data register is written on the disk with a normal clock pattern. However, if the FD179X detects a data pattern of F5 thru FE in the data register, this is interpreted as data address marks with missing clocks or CRC generation. For instance, in FM an FE pattern will be interpreted as an ID address mark (DATA-FE, CLK-C7) and the CRC will be initialized. An F7 pattern will generate two CRC characters in FM or MFM. As a consequence, the patterns F5 thru FE must not appear in the gaps, data fields, or ID fields. Also, CRC's must be generated by an F7 pattern.

Disks may be formatted in IBM 3740 or System 34 formats with sector lengths of 128, 256, 512, or 1024 bytes.


### IBM 3740 FORMAT-128 BYTES/SECTOR


Shown below is the IBM single-density format with 128 bytes/sector. In order to format a diskette, the user must issue the Write Track command, and load the data register with the following values. For every byte to be written, there is one data request.

NUMBER OF BYTES	HEX VALUE OF BYTE WRITTEN
40	FF (or 00) <sup>1</sup>
6	00
1	FC (Index Mark)
26	FF (or 00)
6	00
1	FE (ID Address Mark)
1	Track Number
1	Side Number (00 or 01)
1	Sector Number (1 thru 1A)
1	00
1	F7 (2 CRC's written)
11	FF (or 00)
6	00
1	FB (Data Address Mark)
128	Data (IBM uses E5)
1	F7 (2 CRC's written)
27	FF (or 00)
247**	FF (or 00)

\*Write bracketed field 26 times

\*\*Continue writing until FD179X interrupts out. Approx. 247 bytes.





**IBM TRACK FORMAT** 

### **IBM SYSTEM 34 FORMAT-**256 BYTES/SECTOR

Shown below is the IBM dual-density format with 256 bytes/sector. In order to format a diskette the user must issue the Write Track command and load the data register with the following values. For every byte to be written, there is one data request.

NUMBER OF BYTES	HEX VALUE OF BYTE WRITTEN
80	4E
12	00
3	F6
	FC (Index Mark)
<u>50</u> *	4E
12	00
3	F5
	FE (ID Address Mark)
	Track Number (0 thru 4C)
	Side Number (0 or 1)
1	Sector Number (1 thru 1A)
1	01
1	F7 (2 CRCs written)
22	4E
12	00
3	F5
1	FB (Data Address Mark)
256	DATA
	F7 (2 CRCs written)
54	4E
598**	_4E
* Write bracketed	field 26 times

\*\*Continue writing until FD179X interrupts out.

Approx. 598 bytes.

## **ELECTRICAL CHARACTERISTICS** MAXIMUM RATINGS

Vpb With Respect to Vss (Ground) =15 to -0.3 Max. Voltage to Any Input With =15 to -0.3V Respect to Vss

# **1. NON-IBM FORMATS** Variations in the IBM format are possible to a limited

extent if the following requirements are met: sector size must be a choice of 128, 256, 512, or 1024 bytes; gap size must be according to the following table. Note that the Index Mark is not required by the 179X. The minimum gap sizes shown are that which is required by the 179X, with PLL lock-up time, motor speed variation, etc., adding additional bytes.

	FM	MFM
Gap I	16 bytes FF	32 bytes 4E
Gap II	11 bytes FF	22 bytes 4E
*	6 bytes 00	12 bytes 00 3 bytes A1
Gap III	10 bytes FF	24 bytes 4E 3 bytes A1
••	4 bytes 00	8 bytes 00
Gap IV	16 bytes FF	16 bytes 4E

\*Byte counts must be exact.

\*\*Byte counts are minimum, except exactly 3 bytes of A1 must be written.

+125°C

V	<b>Operating Temperature</b>	0°C to 70°C
1	Storage Temperature	-55ºC to +125

 $V_{DD} = ID \text{ ma Nominal}$   $V_{CC} = 35 \text{ ma Nominal}$ 

## **OPERATING CHARACTERISTICS (DC)**

TA = 0°C to 70°C,  $V_{DD}$  = + 12V ± .6V,  $V_{SS}$  = OV,  $V_{CC}$  = + 5V ± .25V


SYMBOL	CHARACTERISTIC	MIN.	MAX.	UNITS	CONDITIONS
hı.	Input Leakage		10	μA	$V_{IN} = V_{DD}$
lol	Output Leakage		10	μΑ	$V_{OUT} = V_{DD}$
ViH	Input High Voltage	2.6		V I	
VIL	Input Low Voltage		0.8	v	
Vон	Output High Voltage	2.8		V V	lo = 100 μA
Vol	Output Low Voltage		0.45	l v l	lo = 1.6 mA
Po	Power Dissipation		0.5	w	

## TIMING CHARACTERISTICS

 $T_{A}$  = 0°C to 70°C,  $V_{DD}$  = + 12V  $\pm$  .6V,  $V_{SS}$  = 0V,  $V_{CC}$  =+5V  $\pm$  .25V

## READ ENABLE TIMING

SYMBOL	CHARACTERISTIC	MIN.	TYP.	MAX.	UNITS	CONDITIONS
TSET	Setup ADDR & CS to RE	50			nsec	
THLD	Hold ADDR & CS from RE	10			nsec	
TRE	RE Pulse Width	400			nsec	C⊾ = 50 pf
TDRR	DRQ Reset from RE		400	500	nsec	
TIRR	INTRO Reset from RE		500	3000	nsec	See Note 5
TDACC	Data Access from RE		1	350	nsec	C∟ = 50 pf
TDOH	Data Hold From RE	50		150	nsec	C⊾ = 50 pf




READ ENABLE TIMING

## WRITE ENABLE TIMING


SYMBOL	CHARACTERISTIC	MIN.	TYP.	MAX.	UNITS	CONDITIONS
TSET	Setup ADDR & CS to WE	50			nsec	
THLD	Hold ADDR & CS from WE	10			nsec	
TWE	WE Pulse Width	350			nsec	
TDRR	DRQ Reset from WE		400	500	nsec	
TIRR	INTRO Reset from WE		500	3000	nsec	See Note 5
TDS	Data Setup to WE	250			nsec	
TDH	Data Hold from WE	70	1		nsec	

## INPUT DATA TIMING:

SYMBOL	CHARACTERISTIC	MIN.	TYP.	MAX.	UNITS	CONDITIONS
Трw	Raw Read Pulse Width	100	200		nsec	See Note 1
tbc	Raw Read Cycle Time		1500		nsec	1800 ns @ 70°C
Tc	RCLK Cycle Time		1500		nsec	1800 ns @ 70°C
Τx:	RCLK hold to Raw Read	40			nsec	See Note 1
Tx2	Raw Read hold to RCLK	40			nsec	




WRITE ENABLE TIMING



SYMBOL	CHARACTERISTICS	MIN.	TYP.	MAX.	UNITS	CONDITIONS
Тwp	Write Data Pulse Width	450 150	500 200	550 250	nsec nsec	FM MFM
Twg	Write Gate to Write Data	150	200	250	μsec μsec	FM MFM
Tbc	Write data cycle Time		2,3, or 4		μsec	±CLK Error
Ts	Early (Late) to Write Data	125			nsec	MFM
Th	Early (Late) From Write Data	125			nsec	MFM
Twf	Write Gate off from WD	]	2		μsec	FM
			1		μsec	MFM
Twdl	WD Valid to Clk	100 50			nsec nsec	CLK=1 MHZ CLK=2 MHZ
Twd2	WD Valid after CLK	100 30			nsec nsec	CLK=1 MHZ CLK=2 MHZ


	WRITE DATA	TIMING: (ALL	TIMES DOUBLE	WHEN $CLK = 1 MHz$ )
--	------------	--------------	--------------	----------------------



WRITE DATA TIMING

## **MISCELLANEOUS TIMING:**

SYMBOL	CHARACTERISTIC	MIN.	TYP.	MAX.	UNITS	CONDITIONS
TCD TCD TSTP TDIR TMR TIP TWF	Clock Duty (low) Clock Duty (high) Step Pulse Output Dir Setup to Step Master Reset Pulse Width Index Pulse Width Write Fault Pulse Width	230 200 2 or 4 50 10 10	250 250 12	20000 20000	nsec nsec µsec µsec µsec µsec	See Note 5 ± CLK ERROR See Note 5



MISCELLANEOUS TIMING

## NOTES:

- 1. Pulse width on RAW READ (Pin 27) is normally 100-300 ns However, pulse may be any width if pulse is entirely within window. If pulse occurs in both windows, then pulse width must be less than 300 ns for MFM at CLK = 2 MHz and 600 ns for FM at 2 MHz. Times double for 1 MHz.
- 2. A PPL Data Separator is recommended for 8" MFM.
- tbc should be 2 µs, nominal in MFM and 4 µs nominal in FM. Times double when CLK = 1 MHz.
   RCLK may be high or low during RAW READ (Polarity interview)
- is unimportant).
- 5. Times double when clock = 1 MHz.

Table 6. STATUS REGISTER SUMMARY
----------------------------------


віт	ALL TYPE I COMMANDS	READ ADDRESS	READ SECTOR	READ TRACK	WRITE SECTOR	WRITE TRACK
S7	NOT READY	NOT READY	NOT READY	NOT READY	NOT READY	NOT READY
S6	WRITE PROTECT	0	0	0	WRITE PROTECT	WRITE PROTECT
S5	HEAD LOADED	0	RECORD TYPE	0	WRITE FAULT	WRITE FAULT
S4	SEEK ERROR	RNF	RNF	0	RNF	0
S3	CRC ERROR	CRC ERROR	CRC ERROR	0	CRC ERROR	0
S2	TRACK 0	LOST DATA	LOST DATA	LOST DATA	LOST DATA	LOST DATA
S1	INDEX	D'RQ	DRQ	DRQ	DRQ	DRQ
SO	BUSY	BUSY	BUSY	BUSY	BUSY	BUSY

## STATUS FOR TYPE I COMMANDS

BIT NAME	MEANING
S7 NOT READY	This bit when set indicates the drive is not ready. When reset it indicates that the drive is ready. This bit is an inverted copy of the Ready input and logically 'ored' with MR.
S6 PROTECTED	When set, indicates Write Protect is activated. This bit is an inverted copy of WRPT input.
S5 HEAD LOADED	When set, it indicates the head is loaded and engaged. This bit is a logical "and" of HLD and HLT signals.
S4 SEEK ERROR	When set, the desired track was not verified. This bit is reset to 0 when updated.
S3 CRC ERROR	CRC encountered in ID field.
S2 TRACK 00	When set, indicates Read/Write head is positioned to Track 0. This bit is an inverted copy of the TROO input.
S1 INDEX	When set, indicates index mark detected from drive. This bit is an inverted copy of the $\overline{IP}$ input.
S0 BUSY	When set command is in progress. When reset no command is in progress.

## STATUS FOR TYPE II AND III COMMANDS

BIT NAME	MEANING
S7 NOT READY	This bit when set indicates the drive is not ready. When reset, it indicates that the drive is ready. This bit is an inverted copy of the Ready input and 'ored' with MR. The Type II and III Commands will not execute unless the drive is ready.
S6 WRITE PROTECT	On Read Record: Not Used. On Read Track: Not Used. On any Write: It indicates a Write Protect. This bit is reset when updated.
S5 RECORD TYPE/ WRITE FAULT	On Read Record: It indicates the record-type code from data field address mark. 1 = Deleted Data Mark. 0 = Data Mark. On any Write: It indicates a Write Fault. This bit is reset when updated.
S4 RECORD NOT FOUND (RNF)	When set, it indicates that the desired track, sector, or side were not found. This bit is reset when updated.
S3 CRC ERROR	If S4 is set, an error is found in one or more ID fields; otherwise it indicates error in data field. This bit is reset when updated.
S2 LOST DATA	When set, it indicates the computer did not respond to DRQ in one byte time. This bit is reset to zero when updated.
S1 DATA REQUEST	This bit is a copy of the DRQ output. When set, it indicates the DR is full on a Read Operation or the DR is empty on a Write operation. This bit is reset to zero when up- dated.
S0 BUSY	When set, command is under execution. When reset, no command is under execution.



This is a preliminary specification with tentative device parameters and may be subject to change after final product characterization is completed.

Information furnished by Western Digital Corporation is believed to be accurate and reliable. However, no responsibility is assumed by Western Digital Corporation for its use; nor any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Western Digital Corporation. Western Digital Corporation reserves the right to change said circuitry at anytime without notice.

weştern pigital

3128 REDHILL AVENUE, BOX 2180 NEWPORT BEACH, CA 92663 (714) 557-3550,TWX 910-595-1139

APPENDIX C: FIRMWARE LISTING						
	; TITLE MACLIB PAGE	'DISK M Z80 64	OSS 2.2 MONITOR'			
	DISK MOSS MON	ITOR (VE	RSION 2.2)			
	14 JUNE 1980 ALL RIGHTS RE	ESERVED B	Y ROBERT B. MASON			
F000 F000 = 0002 = 0013 = 000D = 000A = 000A = 0007 = 0003 = 0020 = 0021 = 0022 = 0022 = 0024 = 0025 = 0026 =	MOSS: ORG ROM: EQU WSVEC: EQU NBKPTS: EQU CTRLS: EQU CR: EQU FMFD: EQU BELL: EQU IOBYTE: EQU SINTEN: EQU SIDENT: EQU SIDENT: EQU SLCTRL: EQU SMDMCT: EQU SMDMST: EQU ;	OF 000H OF 000H 2 1 3H ODH OAH OCH 7 3 20H SDATA+1 SDATA+3 SDATA+4 SDATA+5 SDATA+6	SERIAL MODEM CONTROL REGISTER SERIAL LINE STATUS REGISTER			
0006 =	SPSV: EQU	6	;STACK POINTER SAVE LOCATION			
	REGISTER STOR NORMAL SYSTEM	REGISTER STORAGE DISPLACEMENTS FROM NORMAL SYSTEM STACK LOCATION.				
0015 = 0013 = 0012 = 0011 = 0010 = 0014 = 0031 = 0034 = 0034 = 0035 = 0025 = 0020 =	ALOC: EQU BLOC: EQU CLOC: EQU DLOC: EQU FLOC: EQU HLOC: EQU LLOC: EQU PLOC: EQU SLOC: EQU TLOC: EQU TLOC: EQU TLOC: EQU TLOC: EQU LLOC: EQU	15H 13H 12H 10H 14H 30H 30H 37H 35H 25H 20H				
0009 = 000B = 000A = 000D = 000C = 0008 = 000F = 000F = 0007 = 0005 = 0002 = 0003 =	APLOC: EQU BPLOC: EQU CPLOC: EQU DPLOC: EQU EPLOC: EQU FPLOC: EQU HPLOC: EQU LPLOC: EQU XLOC: EQU YLOC: EQU ILOC: EQU ILOC: EQU ILOC: EQU	9 11 10 12 8 15 14 7 52 3 ER UNIQUE	E EQUATES			

CP/M MACRO ASSE	M 2.0	#002	DISK MOS	SS 2.2 MONITOR	
0030 = 0030 = 0031 = 0032 = 0033 = 0034 = 0034 =	DSTAT DCMMD DTRCK DSCTR DDATA DFLAG DCNTL	EQU EQU EQU EQU EQU EQU	30H DSTAT DSTAT+1 DSTAT+2 DSTAT+3 DSTAT+4 DSTAT+4	DISK STATUS PORT DISK COMMAND PORT DISK TRACK PORT DISK SECTOR PORT DISK DATA PORT DISK FLAG PORT DISK CONTROL PORT	
0040 = 0041 = 0042 = 0043 = 0044 = 0045 = 0045 = 0046 = 0047 = 0048 = 0048 = 0048 = 0048 = 0048 = 0048 = 0048 =	IDSV: TBUF	EQU EQU EQU EQQU EQQU EQQU EQQU EQQU EQ	4BH 4CH 4EH 80H	;SIDE SELECT HOLD AREA ;SECTORS PER TRACK HOLD ;SINGLE/DOUBLE SIDED SWITCH HOLD ;STEP RATE SAVE AREA ;LAST USED DRIVE ;CURRENT DRIVE ;HOST BUFFER ADDRESS ;DISK ID SAVE AREA	
	•				
F000 C35BF0 F003 C346F6 F006 C356F6 F009 C300F6 F00C C37CF6 F00F C310F6 F012 C323F6 F015 C36AF1 F018 C365F1 F018 C365F1 F018 C394F6 F021 C394F6 F024 C3CFF3	CBOOT: CONIN: READER: CONOUT: PUNCH: LIST: CONST:	JMP JMP JMP JMP JMP JMP JMP JMP JMP JMP	IN IT CI RI CO PO LO CSTS IOCHK IOSET MEMCK RTS RTS RTS REST	COLD START CONSOLE IN PUT READER INPUT CONSOLE OUTPUT PUNCH OUTPUT LIST OUTPUT CONSOLE STATUS PUT IOBYTE INTO (A) (C) HAS A NEW IOBYTE MEMORY LIMIT CHECK IODEF - DEFINE USER I/O ENTRY POI SPCL - I/O CONTROL BREAKPOINT ENTRY POINT	The second s
	TBL CC THE	ONTAINS EXECUTI	THE ADDRE VE USES I	ESSES OF THE ACTION ROUTINES TT TO LOOK UP THE DESIRED ADDRESS.	
F027 F8F0 F029 5EF5 F02B 09F1 F02D ACF1 F02F 09F1 F031 3CF1 F033 FDF1 F035 D0F5 F037 4DF5 F037 09F1 F03B 09F1 F03B 09F1 F03B 09F1 F03B 09F1 F03F 5DF2 F041 09F1 F043 55F2 F045 A7F5 F049 F6F4 F048 67F2		DW DW DW DW DW DW DW DW DW DW DW DW DW D	ASGN BOOT QPRT QPRT FILL GOTO HEXN INPT QPRT QPRT QPRT OUPT PARM READ SUBS		

	CP/M MACRO ASSE	1 2.0	#003	DISK MOS	SS 2.2 MONITOR
	F04D 8FF2 F04F 09F1 F051 91F1 F053 F7F4 F055 ECF2 F057 9FF4 F059 82F1		DW DW DW DW DW DW DW	MTEST QPRT COMP WRITE XMNE 18250 BYE	
		THE CO	DLD INIT:	IALIZATIC	DN CODE
(	F05B F3 F05C 313F00 F05F 2100C3 F062 11B2F6 F065 0610 F067 D5 F068 E5 F069+10FC	İNIT: INIT1:	DI LXI LXI MVI PUSH DJNZ	SP, 3FH H, JMP*25 D, RSTER B, 16 H INIT 1	;DISABLE INTERRUPTS USE STACK TO INITIALIZE RESTARTS 56 ; WITH RESTART ERROR VECTO ;16 TIMES (64 BYTES)
	F06B 3195F0 F06E 3E00 F06F		LXI MVI ORG	SP,FAKE- A,O \$-1	-2 ;SET UP TEMPORARY STACK ; SKIP THE NEXT INST ;SAVE A BYTE HERE
		MEMSI	FROM THE FOUND.	E BOTTOM IT THEN	TOP OF CONTIGUOUS RAM. IT SEARCHES UP UNTIL A NON-RAM LOCATION IS TAKES OFF FOR MONITOR WORK SPACE IS THE VALUE IN (H,L).
	F06F C5 F070 0100F0 F073 21FFFF F076 24 F077 7E F078 2F F078 2F F079 77 F07A BE F07B 2F F07B 2F F07C 77	Μ̈́EMSIZ: MEMSZ1:	LXI LXI	B, ROM H, -1 H, A, M M, A M, A MEMSZ2	;MONITOR START LOCATION ;START OF MEMORY ADDRESS SPACE
	F07D+2004 F07F 7C F080 B8		MOV CMP JRNZ	A,H B MEMSZ1	;SEE IF ON MONITOR BORDER
	F081+20F3 F083 25 F084 01DEFF F087 09 F088 C1	MEMSZ2:	DCR LXI DAD POP	H B,EXIT-E B B	;TAKE OFF WORKSPACE CNDX-3*NBKPTS+1 ;(B,C) IS UNPREDICTABLE DURING INIT
	F089 C9	ROUTI			THE CURRENT TOP OF CONTIGUOUS MEMORY DR WORKSPACE) AND RETURNS THE VALUE.
	F08A E5 F08B CD6FF0 F08E 7D F08F D63C	мемск:	PUSH CALL MOV SUI JRNC	H MEMSIZ A,L 60 MEMCKO	;SAVE (H,L) ;GET THE RAM SIZE ;TAKE OFF WORK SPACE
	F091+3001 F093 25 F094 44 F095 E1 F096 C9	мемско: ;	DCR MOV POP RET	Н В.Н Н	

CP/M MACRO ASSE	M 2.0	#004	DISK MC	SS 2.2 MONITOR
F097 99F0 F099 F9	FAKE:	DW SPHL	FAKE+2	
F09Á 1145F4 F09D EB		LXI XCHG	D,EXIT	
F09E 011D00		LXI LDIR	B,ENDX-	-EXIT
FOA 1+EDBO FOA 3 010600 FOA 6 D5 FOA 7 E 1 FOA 8 2B		LXI PUSH POP DCX LDIR	B,3*NBK D H H	(PTS
FOA9+EDBO FOAB 21E8FF		LXI	H, <b>-</b> 24	
FOAE 39 FOAF E5 FOBO 23		DAD PUSH INX	SÞ H H	ADJUST USER STACK LOCATION
F0B1 23 F0B2 220600		INX <sup>.</sup> SHLD	H SPSV	SAVE THE STACK INITIAL VALUE
F0B5 160A F0B7 C5	INIT2:	MVI PUSH	D, 10 B	;INITIALIZE REGISTER STORAGE AREA
FOB8 15	TNTIC.	DCR JRNZ	D INIT2	;LOOP CONTROL
F0B9+20FC	: INSER		IT CODE	HERE
FOBB CD59F5 FOBE CD9FF4	, 11011	CALL CALL	DINIT 18250	SEE IF AUTO BOOT WANTED INITIALIZE THE 8250
FOC1 CD94F6 FOC4 2190F4		CALL LXI	RTS	G ;LOG ONTO THE SYSTEM
FOC7 CD95F6		ČALL JR	PRTWD WINIT	GO TO MONITOR EXECUTIVE
FOCA+1843	•	UN	WINII	
	ROUI	INE EXF CHARACI ON ENTR	ER OF TH	E PARAMETER. IT EXPECTS THE FIRST E PARAMETER TO BE IN THE A REGISTER
FOCC 0601	EXF:	MVI	B, 1	;SET UP FOR ONE PARAMETER
FOCE 210000		LXI JR	H,O EX1	:FIRST CHARACTER IN A ALREADY
F0D1+180C		THE EVOD		ADAMETEDS FROM THE CONSOLE
	, ROUL	AND DEV	ELOPS A	ARAMETERS FROM THE CONSOLE 16 BIT HEXADECIMAL FOR EACH ONE. ARAMETERS WANTED IS IN THE B REG
		ON ENTD	v ACA	PPTACE PETHON WILL TERMINATE THE
	, , ,	CURRENT	PARAMET	A BLANK OR A COMMA WILL END THE 'ER ENTRY. EACH PARAMETER ONLY 4 DIGITS TYPED IN; ANY EXCESS IS
	, , ,	DISCARL	とい。 A N	ON-HEX DIGIT WILL TERMINATE THE AND CAUSE A WARM BOOT OF THE MON.
	Ås3:	DJNZ	AS2	:PART OF THE ASSIGN CODE
F0D3+1079	EX3:	JRNZ	QPRT	:NON-ZERO IS ERROR
F0D5+2032 F0D7 05	EXPR1:	DCR	В	:MORE PARAMETERS?
F0D8 C8 F0D9 210000	EXPR:	RZ LXI	Н,О	NO, RETURN INITIALIZE PARAMETER
FODC CD7BF3 FODF 4F	EXO: EX1:	CALL MOV	EĊHO C,A	GET NEXT NUMBER SAVE CHAR FOR LATER USE
FOEO CDBOF3		CALL JRC	NÍBBLE EX2	NOT A NUMBER, JUMP
F0E3+3808				,, ,, ,

CP/M MACRO ASSE	M 2.0	#005	DISK MO	SS 2.2 MONITOR
F0E5 29 F0E6 29 F0E7 29 F0E8 29 F0E9 B5		DAD DAD DAD DAD DAD	H H H H	;MULTIPLY BY 16
FOE9 B5 FOEA 6F		ORA MOV	L L,A	;ADD ON NEW DIGIT
FOEB+18EF		JR	EXO	;GO GET NEXT DIGIT
FOED E3 FOEE E5 FOEF 79 FOFO CDC3F3	EX2:	XTHL PUSH MOV CALL JRNC	H A.C P2C EX3	PUT UNDER RETURN ADDRESS ON STACK RESTORE RETURN ADDRESS REGET THE LAST CHARACTER TEST FOR DELIMITER JUMP IF NOT CARRIAGE RETURN
FOF3+30E0		DJNZ	QPRT	CARRET WITH MORE PARAM MEANS ERROR
F0F5+1012 F0F7 C9		RET	· · · · ·	
	MAIN	ACTION R	OUTINES	
	LOGIC	AL ASSIG	NMENT OF	PERIPHERALS
	THIS R	PERIPHE ALTERS CURRENT CONSOLE	RALS TO IOBYTE (I ASSIGNM . READER	THE ASSIGNMENT OF PHYSICAL THE FOUR LOGICAL DEVICE TYPES. IT MEMORY LOCATION 0003) TO MATCH THE ENT. THE FOUR LOGICAL DEVICES ARE , LIST, AND PUNCH. IN ALL CASES, IS SET UP AS THE DEFAULT DEVICE.
FOF8 CD7BF3 FOFB 216EF1 FOFE 110500 F101 0604 F103 BE	ÅSGN: ASO:	CALL LXI LXI MVI CMP JRZ	ECHO H,ALT D,APT-A B,4 M AS1	GET THE LOGICAL DEVICE DESIRED START OF CONVERSION TABLE LT ;DISTANCE BETWEEN LOGICAL C NUMBER OF LOGICAL CHOICES IS THIS ONE IT? YES, JUMP
F104+2842 F106 19		DAD DJNZ	D ASO	;NO, GO TO NEXT LOGICAL ENTRY
F107+10FA F109 218CF4 F10C CD98F6	QPRT:	LXI CALL	H,QMSG PRTWA	GET ADDRESS OF QUESTION MARK MSG
	THE W	ARM STAR	T CODE	
F10F 2A0600	WINIT:	LHLD SPHL	SPSV	;RESET THE STACK
F112 F9 F113 210FF1 F116 E5 F117 220100 F11A 3EC3 F11C 320000 F11F CDA9F6 F122 CD78F3 F125 D641 F127 28F0	WINITA:	LXI PUSH SHLD MVI STA CALL CALL SUI JRC	H,WINIT H WSVEC+1 A,OC3H WSVEC CRLF DECHO 'A' QPRT	;RESET RETURN AND WARM START VECTOR ;START A NEW LINE ;GET THE COMMAND ;GET RID OF ASCII ZONE ;BAD COMMAND
F127+38E0 F129 FE1A		CPI JRNC	'Z'-'A' QPRT	+1 ;CHECK UPPER LIMIT ;BAD COMMAND
F 12B+3 0DC F 12D 87 F 12E 5F F 12F 1600		ADD MOV MVI	A E.A D.O	DOUBLE IT FOR TABLE OFFSET SET UP FOR DOUBLE ADD
F131 0602		MVI	B,2	;SET UP FOR TWO PARAMETERS

CP/M MACRO ASSE	M 2.0	#006	DISK MO	SS 2.2 MONITOR
F133 2127F0 F136 19 F137 7E		LXI DAD MOV	H,TBL D A,M	GET ACTION ROUTINE ADDRESS
F138 23 F139 66 F13A 6F F13B E9		INX MOV MOV PCHL	H H,M L,A	GO TO ACTION ROUTINE
	FILL	ACTION R	OUTINE	
	• • • •	DETERMI	NED CONS	LLS A BLOCK OF MEMORY WITH A USER- TANT. IT EXPECTS THREE PARAMETERS N THE FOLLOWING ORDER:
	9 9 9	START A FINISH FILL VA	ADDRESS	
F13C CD86F3 F13F 71 F140 CD8FF3	FILL: FIO:	CALL MOV CALL JRNC	EXPR3 M,C HILO FIO	GET THREE PARAMETERS PUT DOWN THE FILL VALUE INCREMENT AND CHECK THE POINTER NOT DONE YET, JUMP
F143+30FA F145 D1 F146+18C7		POP JR	D WINIT	RESTORE STACK POINTER IN CASE STACK WAS OVERWRITTEN
F148 50 F149 0604 F14B CD78F3 F14E 23 F14F BE	ÅS1: AS2:	MOV MVI CALL INX CMP JRNZ	D,B B,4 DECHO H M AS3	SAVE THE COUNTER RESIDUE LOOP CONTROL GET THE NEW ASSIGNMENT INCREMENT POINTER SEE IF THIS IS IT
F150+2081 F152 68 F153 2D F154 42 F155 2603 F157 05		MOV DCR MOV MVI DCR JRZ	L,B L B,D H,3 B AS5	SAVE THE RESIDUE TO FORM ASGT ADJUST VALUE REGET THE LOGICAL RESIDUE SET UP THE IOBYTE MASK ADJUST THIS ONE ALSO NO SHIFT NEEDED
F158+2804 F15A 29 F15B 29	AS4:	DAD DAD DJNZ	H H AS4	;SHIFT THE MASKS INTO POSITION ;NOT DONE YET, JUMP
F15C+10FC F15E 3A0300 F161 B4 F162 AC F163 B5 F164 4F	AS5:	LDA ORA XRA ORA MOV	IOBYTE H H L C,A	MASK THE DESIRED ASSIGNMENT IN LOGICAL ASGT BITS NOW OFF PUT IN NEW VALUE
F 165 79 F 166 320300 F 169 C9 F 16A 3A0300 F 16D C9	IOSET: IOCHK:	MOV STA RET LDA RET	A,C IOBYTE IOBYTE	;SAVE NEW ASSIGNMENTS
F 16E 4C F 16F 32 F 170 31 F 171 4C	ÅLT:	DB DB DB DB	'L' '2' '1' 'L'	LOGICAL LIST DEVICE TABLE USER DEVICE #2 USER DEVICE #1 LIST TO HIGH SPEED PRINTER
F 172 54 F 173 50 F 174 32 F 175 31	APT:	DB DB DB DB	'T' 'P' '2' '1'	LIST TO TTY LOGIPAL PUNCH DEVICE TABLE USER DEVICE #2 USER DEVICE #1

CP/M MACRO ASSI	EM 2.0	<i></i> #007	DISK MO	SS 2.2 MONITOR
$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$	ART: ACT:	DB DB DB DB DB DB DB DB DB DB DB DB DB	'P' 'T' '2' '1' 'T' 'T' 'C' 'B' 'C' 'C' 'T'	PUNCH TO HIGH SPEED PUNCH PUNCH TO TTY LOGIPAL READER DEVICE TABLE USER DEVICE #2 USER DEVICE #1 READER TO HIGH SPEED READER READER TO TTY LOGIPAL CONSOLE DEVICE TABLE USER DEVICE #1 CONSOLE TO BATCH (PRINTER OR PTR) CONSOLE TO CRT CONSOLE TO TTY
	THE E	OF THE RESPONI CHARAC	SYSTEM. D TO ANYT FERS. WH L IS RETU	ED TO PREVENT UNAUTHORIZED USAGE THE SYSTEM LOCKS UP AND WILL NOT HING OTHER THAN TWO ASCII BELL EN IT SEES THEM CONSECUTIVELY, RNED TO THE MONITOR WITHOUT ALTERING
F187 FE07	BYE: BYE1:	MVI CALL CPI JRNZ	RELL.	SET UP FOR TWO CHARACTERS GO READ THE CONSOLE SEE IF AN ASCII BELL NO, START OVER AGAIN
F189+20F7 F18B CD7EF3		CALL DJNZ	ECH1 BYE1	ECHO THE BELL NOT YET, GET NEXT ONE
F18E+10F4 F190 C9	•	RET		;RETURN TO MONITOR
	THIS I	OTHER. IS DET DISPLA	IF ADIF ECTED, TH YED, ALON	TWO BLOCKS OF MEMORY AGAINST EACH FERENCE IN THE RELATIVE ADDRESSES IE ADDRESS OF THE FIRST BLOCK IS IG WITH ITS CONTENTS AND THE CONTENTS OCK'S SAME RELATIVE ADDRESS.
F191 CD86F3 F194 OA F195 C5 F196 46 F197 B8 F198+280C	ĊOMP: CMPA:	CALL LDAX PUSH MOV CMP JRZ	EXPR3 B B,M B CMPB	GO GET THREE PARAMETERS GET SOURCE 2 DATA SAVE SOURCE 2 POINTER READ SOURCE 1 DATA COMPARE DATA JUMP IF OK
F 19A F 5 F 19B CDFBF 5 F 19E 78 F 19F CDF 4F 5 F 1A2 F 1 F 1A3 CDE 6F 5	FBF5 F4F5 E6F5	PUSH CALL MOV CALL POP CALL	LADRB A.B DASH1 PSW HEX1	WRITE THE ADDRESS
F1A6 C1 F1A7 CD9BF3	CMPB:	POP CALL JR	B HILOXB CMPA	INCREMENT SOURCE 1 POINTER AND SEE JUMP IF NOT DONE YET
F1AA+18E8		AY ACTT	ON ROUTIN	IF.
		THIS R CURREN MUST S THE DI PER DI	OUTINE DI I CONSOLE PECIFY TH SPLAY IS SPLAY LIN	SPLAYS A BLOCK OF MEMORY ON THE DEVICE (CONSOLE DUMP). THE USER E START AND FINISH ADDRESSES. ORGANIZED TO DISPLAY UP TO 16 BYTES E, WITH ALL COLUMNS ALIGNED SO THE SAME LAST HEX DIGIT IN ITS ADDR

THIS ROUTINE DISPLAYS A BLOCK OF MEMORY ON THE	
CURRENT CONSOLE DEVICE (CONSOLE DUMP). THE US	SER
MUST SPECIFY THE START AND FINISH ADDRESSES.	
THE DISPLAY IS ORGANIZED TO DISPLAY UP TO 16 E	BYTES
PER DISPLAY LINE, WITH ALL COLUMNS ALIGNED SO	
EACH COLUMN HAS THE SAME LAST HEX DIGIT IN ITS	S ADDR

CP/M MACRO ASSEM 2	2.0	#008	DISK MOS	SS 2.2 MONITOR
F 1AF CDFBF5 D F 1B2 7D F 1B3 CDF0F 1 F 1B6 E5	ISP: IS1: IS2:	CALL CALL MOV CALL PUSH MOV CALL CALL JRC	EXLF LADRB A,L TRPLSP H A,M HEX1 HILO DIS7	GO GET BLOCK LIMITS DISPLAY THE START ADDRESS SEE IF ON 16 BYTE BOUNDARY SKIP OVER TO RIGHT COLUMN SAVE (H,L) GET THE CONTENTS OUTPUT IT INCREMENT, CHECK POINTER DONE IF CARRY SET
F1BE+382A F1C0 CDFEF5 F1C3 7D F1C4 E60F		CALL MOV ANI JRNZ	BLK A.L OFH DIS2	MAKE COLUMNS READY FOR NEW LINE?
F 1C 9 7D F 1C A E60F	IS3:	POP MOV ANI	H A,L OFH	REGET LINE START ADDRESS SKIP OVER TO RIGHT SPACE
F1CC CDF5F1 F1CF 7E D F1D0 E67F F1D2 4F F1D3 FE20	IS4:	CALL MOV ANI MOV CPI JRC	TRPL2 A,M 7FH C,A JIS5	GET MEMORY VALUE STRIP OFF PARITY BIT SET UP FOR OUTPUT SEE IF PRINTABLE IN ASCII JUMP IF SO
F 1D5+3804 F 1D7 FE7E		CPI JRC	7EH DIS6	,0011 11 50
F1DD CD09F0 D1 F1E0 CD9CF3 F1E3 7D F1E4 E60F	IS5: IS6:	MVI CALL CALL MOV ANI JRNZ	C'.' CONOUT HILOX A,L OFH DIS4	;ELSE, PRINT A DOT :INCREMENT (H.L) AND SEE IF DONE ;NOT DONE, READY FOR NEW LINE? ;JUMP IF NOT
F1E6+20E7		JR	DIS1	;DO THE NEXT LINE
F 1E8+18C5 F 1EA 93 DI F 1EB CDF0F1 F 1EE+18D8	IS7:	SUB CALL JR	E TRPLSP DIS3	;SKIP OVER TO START ASCII PRINTOUT ;GO PRINT THE ASCII
F 1F 0 E 6 0 F T F 1F 2 47 F 1F 3 87 F 1F 3 87 F 1F 4 80	RPLSP:	MOV ADD ADD	OFH B,A A	ISOLATE THE LOW FOUR BITS PREPARE TO SPACE OVER TO RIGHT COL TRIPLE THE COUNT
F1F6 04	RPL2: RPL1:	INR CALL	B,A B BLK	PUT BACK INTO B ADJUST COUNTER DO THE SPACING
F1FA+10FB F1FC C9		DJNZ RET	TR PL 1	;NO, DO ANOTHER COLUMN
1 1 0 09	GO TO	ACTION 1	ROUTTNE	
	GOTO ( IT 4	OTO COMMAND TRANSFERS CONTROL TO A SPECIFIED ADDRES: IT ALLOWS THE SELECTIVE SETTING OF UP TO TWO BREAKI		

CP/M MACRO ASSE	M 2.0	<b>#</b> 009	DISK MO	SS 2.2 MONITOR
F200+3837		JRZ	GOO	; YES, BUT SET SOME BREAKPOINTS
F202+2810 F204 CDCCF0 F207 D1 F208 213400 F208 39 F20C 72 F20C 72 F20D 28 F20E 73 F20F 79 F210 FE0D		CALL POP LXI DAD MOV DCX MOV MOV CPI	EXF D, PLOC SP M, D H M, E A, C CR	;GET NEW GOTO ADDRESS ;PUT ADDRESS IN PC LOCATION ;LOW BYTE ;HIGH BYTE ;SEE IF A CR WAS LAST ENTERED
F212+2825 F214 0602 F216 213500 F219 39 F21A C5 F21B E5 F21C 0602 F21E CDD7F0 F221 D1 F222 E1 F222 E1 F223 7A F224 B3	GO0: GO1:	JRZ MVI LXI DAD PUSH PUSH MVI CALL POP POP MOV ORA JRZ	GO3 B, NBKPTS H, TLOC SP B H B, 2 EXPR 1 D H A, D E GO2	S POINT TO TRAP STORAGE SAVE NUMBER OF BREAKPOINTS SAVE STORAGE POINTER SET UP TO GET A TRAP ADDRESS GET A TRAP ADDRESS INTO (D,E) REGET THE TRAP ADDRESS INTO (D,E) REGET THE TRAP ADDRESS ISN'T ZERO JUMP IF SO
F225+280A F227 73 F228 23 F229 72 F22A 23 F22B 1A F22C 77 F22D 23 F22E 3ECF F230 12 F231 79 F232 FE0D F234 C1 F235+2802	G02:	MOV INX MOV INX LDAX MOV INX MOV STAX MOV CPI POP JRZ DJNZ	M,E H M,D H D A,RST O D A,C CR B GO 3 GO 1	;SAVE THE BREAKPOINT ADDRESS ;SAVE THE INSTRUCTION FROM THE BP A
F237+10E1 F239 CDA9F6 F23C E1 F23D 2143F4 F240 E5 F241 21CFF3 F244 220900 F247 211800 F24A 39 F24B D1 F24C E9	GO 3:	CALL POP LXI PUSH LXI SHLD LXI DAD POP PCHL	CRLF H H,RS9 H,REST 9 H,24 SP D	;GET RID OF STACK JUNK ;SET BREAKPOINT JUMP VECTOR ADDRESS ;FIND REGISTER SET ROUTINE ADDRESS ;ADJUST THE STACK ;GO TO THE DESIRED PLACE
	GENEF	AL PURPO	SE INPUT	/OUTPUT ROUTINES
	THESE	THE CUR THE MON	RENT CON	YTE-BY-BYTE INPUT OR OUTPUT FROM SOLE DEVICE. THEY ARE INVOKED BY OR "O" COMMAND, THEN ANSWERING THE APPEAR ON THE CONSOLE.
F24D CDD7F0 F250 C1	İNPT:	CALL POP INP	E XPR 1 B E	GET INPUT PORT NUMBER GET PORT # INTO C REGISTER READ VALUE INTO E REGISTER

CP/M MACRO ASSE	M 2.0	#010	DISK MOS	SS 2.2 MONITOR
F251+ED58 F253+1851		JR	BITS2	;GO DO A BINARY PRINT OF THE VALUE
F255 CDD9F0 F258 D1 F259 C1	OUPT:	CALL POP POP OUTP	EXPR D B E	GET THE ADDRESS AND DATA FOR OUTPU DATA VALUE INTO E PORT INTO C DO THE OUTPUT
F25A+ED59 F25C C9		RET		
	MOVE	ROUTINE		
	- - - - - - - - - - - - - - - - - - -	SOURCE SOURCE	FIRST BY LAST BYTI	PECTS THREE PARAMETERS, ENTERED IN T TE ADDRESS E ADDRESS ST BYTE ADDRESS
F25D CD86F3 F260 7E F261 02 F262 CD9BF3	MOVE: MOV1:	CALL MOV STAX CALL JR	EXPR3 A,M B HILOXB MOV1	GET THREE PARAMETERS GET NEXT BYTE MOVE IT GO INCREMENT, CHECK SOURCE POINTER NOT THERE YET, GO DO IT AGAIN
F265+18F9	2			
	SUBST	ITUTE AC	TION ROU	<b>FINE</b>
	THIS R	AND ALT IS IN R BY ENTE A CARRI IF A SP PROCEED	ER THE CO AM. THE RING A SI AGE RETUI ACE OR CO S TO THE	E USER TO INSPECT ANY MEMORY LOCATIO ONTENTS, IF DESIRED AND IF THE ADDRE CONTENTS MAY BE LEFT UNALTERED PACE, COMMA, OR A CARRIAGE RETURN. RN IS ENTERED, THE ROUTINE IS TERMIN OMMA IS ENTERED, THE ROUTINE NEXT LOCATION AND PRESENTS THE USER NITY TO ALTER IT.
F267 CDD7F0 F26A E1 F26B 7E F26C CDF4F5 F26F CDC0F3 F272 D8	ŠUBS: SUB1:	CALL POP MOV CALL CALL RC JRZ	EXPR1 H A,M DÅSH1 PCHK SUB2	GO GET ONE PARAMETER GET THE START ADDRESS GET THE CONTENTS OF THE ADDRESS DISPLAY IT ON CONSOLE AND A DASH GET, CHECK CHARACTER DONE IF CARRIAGE RETURN NO CHANGE IF BLANK OR ,
F273+280F F275 FEOA		CPI JRZ	LF SUB3	SEE IF PREVIOUS BYTE WANTED YES, DO IT
F277+280D F279 E5 F27A CDCCF0 F27D D1 F27E E1 F27F F1 F280 79 F281 FE0D F283 C8 F284 23 F285 23 F286 28 F287 7D F288 E607 F288 E607 F28A CCFBF5 F28D+18DC	SUB2: SUB3:	PUSH CALL POP POP MOV CPI RZ INX INX DCX MOV ANI CZ JR	H EXF D H M,E A,C CR H H H H A,L 7 LADRB SUB 1	SAVE MEMORY POINTER GO GET REST OF NEW VALUE NEW VALUE TO E REGISTER RESTORE MEMORY POINTER PUT DOWN NEW VALUE GET THE DELIMITER SEE IF DONE (CARRIAGE RETURN) YES, RETURN TO MONITOR NO, INCREMENT MEMORY POINTER ALLOW A FALL-THROUGH ON THE NEXT I ADJUST (H,L) AS APPROPRIATE GET LO ADDRESS BYTE SEE IF ON A BOUNDARY CALL IF ON THE BOUNDARY GO DO THE NEXT LOCATION

F28D+18DC

CP/M MACRO ASSE	M 2.0	#011	DISK MOS	SS 2.2 MONITOR
	SEE NOT	IF ANY AN EXHA	HARD DATA USTIVE TH	SPECIFIED BLOCK OF MEMORY TO A BIT FAILURES EXIST. IT IS EST, BUT JUST A QUICK INDICATION RATIVENESS.
F28F CDA4F6 F292 7E F293 F5 F294 2F F295 77 F296 AE	MTEST: MTEST1:	PUSH CMA MOV XRA	EXLF A,M PSW M,A M BITS	READ A BYTE SAVE IT COMPLEMENT IT WRITE IT RESULT SHOULD BE ZERO LOG ERROR IF NOT
F297 C4A1F2 F29A F1 F29B 77 F29C CD9CF3	MTEST2:	CNZ POP MOV CALL JR	PSW M,A HILOX MTEST1	RESTORE ORIGINAL BYTE
F29F+18F1	:			
F2A1 D5 F2A2 5F F2A3 CDFBF5 F2A6 0608 F2A8 7B F2A9 07 F2AA 5F	BITS: BITS2: BITS1:	PUSH MOV CALL MVI MOV RLC	D E, A LADRB B, 8 A, E	
F2AA 5F F2AB 3E18 F2AD 17 F2AE 4F F2AF CD09F0		MOV MVI RAL MOV CALL DJNZ	E,A A,'0'/2 C,A CONOUT BITS1	SAVE REST BUILD ASCII 1 OR O CARRY DETERMINES WHICH NOW, OUTPUT IT DO IT AGAIN
F2B2+10F4 F2B4 D1 F2B5 C9		POP RET	D	
	EXAMI THE THE	NE REGIS REGISTE VALUES	TERS COMM RS STOREI MAY BE MO	MAND INSPECTS THE VALUES OF THE D BY THE LAST ENCOUNTERED BREAKPOINT DDIFIED IF DESIRED.
F2B6 23 F2B7 23 F2B8 34	Χ̈́ΑΑ:	INX INX	H H	;SKIP OVER TO NEXT ENTRY
F2B8 54 F2B9 C8 F2BA F2C 1F2 F2BD F680	XA:	INR RZ JP ORI JR	Й ХАВ 80Н ХАС	SEE IF AT END OF TABLE COULDN'T FIND MATCH, QUIT SORT OUT BIT 7 OF TABLE SET IT ON TEST VALUE
F2BF+1802 F2C1 E67F F2C3 35 F2C4 BE	XAB: XAC:	ANI DCR CMP JRNZ	7FH M M XAA	RESET BIT 7 TO BE PULLED OUT IN ROM SEE IF THIS IS IT NO, GO TRY AGAIN
F2C5+20EF F2C7 CDFEF5 F2CA CD15F3 F2CD CDF7F5 F2D0 CDC0F3 F2D3 D8		CALL CALL CALL CALL RC JRZ	BLK PRTVAL DASH PCHK XF	YES, PREPARE TO SHOW CURRENT VALUE GO PRINT THE VALUE PROMPT A NEW VALUE GET THE INPUT DONE IF CARRIAGE RETURN JUMP IF NO CHANGE DESIRED
F2D4+2812 F2D6 E5 F2D7 CDCCF0 F2DA E1 F2DB 7D F2DC 13		PUSH CALL POP MOV INX	H EXF H A,L D	TO BE CHANGED, SAVE POINTER GET THE NEW VALUE INTO (H,L) GET THE NEW LOW BYTE ADJUST POINTER

CP/M MACRO ASSE	M 2.0	#012	DISK MOS	3S 2.2 MONITOR
F2DD 12 F2DE E3 F2DF 7E F2E0 E3 F2E1 07		STAX XTHL MOV XTHL RLC JRNC	D A,M XE	PUT IT DOWN RECOVER THE TABLE POINTER GET THE ATTRIBUTES SET THE STACK STRAIGHT SEE IF 8 BIT REGISTER JUMP IF SO
F2EB C8 F2EC 213DF3 F2EF CDCOF3 F2F2+380B F2F4+28F9 F2F6 FE27 F2F6 FE27 F2F8+20BE F2FA 2155F3	XE: XF: XMNE: XMNE1:	INX MOV STAX POP MOV CPI RZ LXI CALL JRC JRZ CPI JRNZ LXI JR	D A,H D H,C CR H,ACTBL PCHK XG XMNE 1	REGISTER PAIR, DO OTHER 8 BITS RESTORE THE TABLE POINTER SEE IF IT WAS A CR DONE IF SO
F2FD+18F0 F2FF 7E F300 4F F301 3C F302 C8 F303 FCA9F6 F306 CD09F0 F309 CDF7F5 F30C CD15F3 F30F CDF2F5 F312 23 F313+18EA	х́с:	MOV MOV INR RZ CALL CALL CALL CALL CALL INX JR	A, M C, A A CRLF CONOUT DASH PRTVAL BLK H XG	SEE IF AT END OF TABLE DONE IF SO START A NEW LINE IF BIT 7 IS SET PROMPT FOR A NEW VALUE GO PRINT THE VALUE FORMATTER POINT TO NEXT ENTRY DO THE NEXT VALUE
F 315 23 F 316 7E F 317 E63F F 319 C602 F 31B EB F 31C $6F$ F 31D 2600 F 31F 39 F 32E EB F 321 7E F 322 0601 F 322 7 04 F 322 8 07 F 322 8 07 F 322 F 10 F 320 F 10 F 7 7 F 10 F 7 7 F 7 F 7 F 7 F 7 F 7 F 7 F 7 F 7 F	PRTVAL:	INX MOV ANI ADI XCHG MOV MVI DAD XCHG MOV MVI RLC JRNC INR RLC JRNC INR RLC JRNC PUSH LDAX MOV DCX LDAX MOV	H A,M 3FH 2 L.A H,O SP A,M B,1 PV1 B PV1 H D H,A D L,A	POINT TO NEXT ENTRY GET OFFSET AND ATTRIBUTES BYTE ISOLATE THE OFFSET ALLOW FOR RETURN ADDRESS SWAP POINTERS BUILD THE ADDRESS OF THE REG CONTE RE-SWAP THE POINTERS NOW FIND OUT ATTRIBUTES SET UP FOR SINGLE REG VALUE JUMP IF SINGLE REGISTER VALUE WANT SET UP FOR REGISTER PAIR JUMP IF REGISTER PAIR IS NEXT SPECIAL CASE FOR MEMORY REGISTER BUILD ADDRESS IN (H.L)

.\*

CP/M MACRO ASSE	M 2.0	#013	DISK MOS	SS 2.2 MONITOR
F331 7E F332 E1		MOV POP DJNZ	A,M H PV2	;GET THE MEMORY VALUE ;RESTORE (H,L) ;ALWAYS JUMP
F333+1001 F335 1A F336 CDE6F5 F339 1B	PV1: PV2:	LDAX CALL DCX DJNZ	D HEX1 D PV1	GET THE REGISTER CONTENTS OUTPUT THE VALUE ADJUST THE MEMORY POINTER
F33A+10F9 F33C C9		RET		
F33D C115 F33F 4213 F341 4312 F343 4411 F345 4510 F347 4614 F349 4831 F348 4C30 F34B 4C30 F34B CDF1 F34F 50B4 F351 5397 F353 4903	ÅCTBL:	DB DB DB DB DB DB DB DB DB DB DB DB	80H+'A' 'B',BLOC 'C',CLOC 'D',DLOC 'E',ELOC 'F',FLOC 'H',HLOC 'L',LLOC 80H+'M', 'P',PLOC 'S',SLOC 'I',ILOC	HLOC+OCOH
	REST	OF Z-80 H	REGISTER	OFFSETS
F355 C109 F357 4208 F359 430A F358 440D F35D 450C F35F 4608 F361 480F F363 4C0E F363 4C0E F365 5887 F365 5885 F368 5202 F366 FF	PRMTB:	DB DB DB DB DB DB DB DB DB DB DB DB DB D	80H+'A', 'B',BPLC 'C',CPLC 'D',DPLC 'F',FPLC 'H',HPLC 80H+'M', 'X',XLOC 'Y',YLOC 'R',RLOC OFFH	)С )С )С )С )С )С )С , НРLOC +0C0H
	GENER	AL PURPO	SE ROUTIN	VES
	ROUTI	ACCUMUL	ATOR TO I	THE LOW ORDER NIBBLE OF THE ITS ASCII EQUIVELANT. IT INTO C FOR LATER OUTPUT.
F36E E60F F370 C690 F372 27 F373 CE40 F375 27 F376 4F F377 C9	ĊONV:	ANI ADI DAA ACI DAA MOV RET	ОГН 90Н 40Н С,А	STRIP OFF BITS 4-7 PUT ON THE ASCII ZONE
	ROUTI	NE ECHO DEVICE. CONSOLE	THEN ECH	BYTE FROM A HALF-DUPLEX CONSOLE HOES THE CHARACTER BACK TO THE
F378 CDF7F5 F378 CD8FF6 F37E C5 F37F 4F F380 CD09F0	DECHO: ECHO: ECH1:	CALL CALL PUSH MOV CALL	DASH CONI B C.A CONOUT	PRINT A DASH CONSOLE READ, WRITE ROUTINE SAVE (B,C) PASS CHARACTER IN C REGISTER OUTPUT IT

CP/M MACRO ASSE	M 2.0	#014	DISK MO	SS 2.2 MONITOR
F383 79 F384 C1 F385 C9		MOV POP RET	A,C B	PUT CHARACTER BACK INTO A RESTORE (B,C)
	ROUT I T	NE EXPRE HEN LOAD	GETS THE S (B,C),	REE PARAMETERS, DOES A CR, LF AND (D,E), AND (H,L) WITH THE PARAMETER
F386 04 F387 CDD9F0 F38A C1 F38B D1 F38C C3AAF6	ĖXPR3:	INR CALL POP POP JMP	B E XPR B D C RLF A	2 IS ALREADY IN THE B REGISTER GET THE PARAMETERS PUT PARAMETERS INTO REGISTERS GO DO THE CARRIAGE RETURN SEQUENCE
	ROUTI	DIADIC		TS (H,L). IT THEN CHECKS FOR (AND AP-AROUND SITUATION. IF IT OCCURS, ILL BE SET ON RETURN. IF NO WRAP- , (H,L) IS COMPARED TO (D,E) AND ET ACCORDINGLY.
F38F 23 F390 7C F391 B5 F392 37 F393 C8 F394 7B F395 95 F396 7A F397 9C	ΉILO:	INX MOV ORA STC RZ MOV SUB MOV SBB	H A,H A,E A,D H	INCREMENT (H,L) TEST IF ZERO IN (H,L) SET CARRY FOR (H,L)=0 RETURN IF (H,L) = 0 COMPARE (H,L) TO (D,E)
F398 C9	: IF	EQUAL, F	RETURNS C	RETURN WITH FLAGS SET NTS (H.L), COMPARES IT TO (D,E) AND ONTROL TO THE MONITOR EXECUTIVE. RETURNS TO THE CALLING ROUTINE.
F399 D1 F39A C9 F39B 03 F39C CD8FF3	HILOD: HILOXB: HILOX:	POP RET INX CALL JRC	D B HILO HILOD	GET RID OF RETURN ADDRESS RETURN TO MONITOR INCREMENT (B,C) INC AND CHECK (H,L) DONE IF CARRY SET
F39F+38F8 F3A1 CD12F0 F3A4 B7 F3A5 C8 F3A6 CD8FF6 F3A9 FE13		CALL ORA RZ CALL CPI JRNZ	CONST A CONI CTRLS HILOD	;SEE IF CONSOLE BREAK PENDING :NONE, RETURN TO CONTINUE ;SEE IF WAIT OR BREAK ;JUMP IF BREAK
F3AB+20EC F3AD C38FF6	•	JMP	CONI	;WAIT FOR ANY INPUT
	ROUTI	A-F TO THE CHA	THEIR EQ	TS THE ASCII CHARACTERS 0-9 AND UIVELANT HEXADECIMAL VALUE. IF S NOT IN RANGE, THE CARRY BIT IS SET
F3B0 D630 F3B2 D8 F3B3 FE17 F3B5 3F F3B6 D8 F3B7 FE0A F3B9 3F F3BA D0 F3BB D607 F3BD FE0A	NIBBLE:	SUI RC CPI CMC RC CMC RNC SUI CPI	'0' 'G'-'0' '9'-'0' 'A'-'9'	; ÍOGGLE THE CARRY BIT ; DONE IF SO

CP/M MACRO ASSEN F3BF C9	M 2.0	#015 RET	DISK MOS	SS 2.2 MONITOR
	ROUTI	CHECKS A DELIM IF IT I FURTHER	IT FOR A ITER, A N S A DELIN IF THE RY BIT IS	CHARACTER FROM THE CONSOLE, THEN DELIMITER. IF IT IS NOT NON-ZERO CONDITION IS RETURNED. 4ITER, A ZERO CONDITION IS RETURNED. DELIMITER IS A CARRIAGE RETURN, 3 SET. A BLANK OR A COMMA RESET THE
F3C0 CD7BF3 F3C3 FE20 F3C5 C8 F3C6 FE2C F3C8 C8 F3C9 FE0D F3CB 37 F3CC C8 F3CD 3F F3CD 3F F3CE C9	РСНК: Р2С:	CALL CPI RZ CPI RZ CPI STC RZ CMC RET	ECHO ',' CR	GET, TEST FOR DELIMITER BLANK? YES, DONE NO, COMMA? YES, DONE NO, CARRIAGE RETURN? SHOW IT IN CARRY BIT DONE IF CR CLEAR CARRY FOR NO DELIMITER
	ROUTI	RESTART ARE STO	1 INSTRU RED IN TH	L OF THE REGISTER CONTENTS WHENEVER JCTION IS EXECUTED. THE TRAPPED CON HE SYSTEM STACK AREA FOR LATER ACCES AND THE EXAMINE REGISTERS COMMANDS.
F3DF 72 F3E0 2B F3E1 73	; INSER REST: RS1:	PUSH PUSH PUSH CALL XCHG LXI DAD MVI XCHG DCX MOV DCX MOV	H D PSW MEMSIZ H.10 SP B.4 H M.D H M.E	GET THE MONITOR'S STACK LOCATION GO UP 10 BYTES IN THE STACK TO SKIP OVER TEMP REGISTER SAVE PICK OFF THE REGISTER VALUES SAVE IN WORK AREA
F 3E 2 D1 F 3E 3+10F 9 F 3E 5 C 1 F 3E 6 0B F 3E 7 F 9 F 3E 8 212500 F 3E 8 39 F 3E C D5 F 3E D 1602 F 3E F 7E F 3F 0 91 F 3F 1 23 F 3F 2 7E F 3F 3 98 E 2E # 2806	RS2:	POP DJNZ POP DCX SPHL LXI DAD PUSH MVI MOV SUB INX MOV SBB JRZ	SP D	;GET THE BREAKPOINT,LOCATION ;SET THE MONITOR STACK ;SET UP TO RESTORE BREAKPOINTS 3 ;LOOP CONTROL FOR N BREAKPOINTS ;SEE IF A SOFTWARE TRAP ;MAYBE, TRY REST OF ADDRESS ;FOUND ONE, JUMP TO RESET IT
F3F4+2806 F3F6 23 F3F7 23 F3F8 15	RS3:	INX INX DCR JRNZ	H H D RS2	;NOT FOUND, TRY NEXT ONE

F3F9+20F4

CP/M MACRO ASSE	M 2.0	#016	DISK MO	SS 2.2 MONITOR
F3FB 03 F3FC 212000 F3FF D1 F400 39 F401 73 F402 23 F403 72 F404 C5 F404 C5	RS4: RS5:	INX LXI POP DAD MOV INX MOV	B H.LLOCX D SP M.E H M,D	;NONE FOUND ;STORE USER (H,L)
F404 C5 F405 0E2A F407 CD09F0		PUSH MVI CALL	B C,'*' CONOUT	;SAVE (B,C) ;TYPE THE BREAK INDICATION
F40A D1 F40B 3EF4 F40D BA		POP MVI CMP JRZ	D A,RS9/29 D RS6	;REGET THE BREAKPOINT LOCATION 56 ;SEE IF A RET BREAKPOINT
F40E+2809 F410 23 F411 23 F412 73 F413 23 F414 72 F415 EB F416 CDE 1F5		INX INX MOV INX MOV XCHG CALL	H H M,E H M,D LADR	;RESTORE USER PROGRAM COUNTER ;PRINT THE BREAKPOINT LOCATION
F419 212500 F41C 39 F41D 010002	RS6:	LXI DAD	H,TLOCX SP	
F41D 010002 F420,5E F421 71 F422 23 F423 56 F423 71 F424 71 F425 23 F426 7B F427 B2	RS7:	LXI MOV MOV INX MOV INX MOV ORA	B,NBKPTS E,M M,C H D,M M,C H A,E D	RESTORE BREAKPOINTED LOCATIONS RESET SYSTEM BP SAVE AREA
F428+2802 F42A 7E F42B 12 F42C 23	RS8:	JRZ MOV STAX INX	RS8 A,M D H	;DO NOTHING IF ZERO ;SAME THING FOR OTHER
F42D+10F1	NO0.	D.INZ	RS7	; BREAKPOINT
F42F+08		EXAF		;NOW SAVE THE Z-80 UNIQUES
F430+D9 F431 E5 F432 D5 F433 C5 F434 F5	E5	EXX PUSH PUSH PUSH PUSHIX	PUSH D B PSW	Н
F435+DDE5		PUSHIY		
F437+FDE5 F439+ED57		LDAI		
F43B 47		MOV LDAR	В,А	
F 43C+ED5F F 43E 4F F 43F &5 F 440 C 313F 1 F 443 E5 F 444 CF	RS9:	MOV PUSH JMP PUSH RST	C,A B WINITA H 1	RETURN TO MONITOR RET BREAKPOINT ENCOUNTERED, ADJUST DO THE BREAKPOINT
F445 C1	EXIT:	POP	В	

CP/M MACRO ASSEM 2.0 F446 79	#017 MOV STAR	DISK MOSS 2.2 MONITOR A,C
F447+ED4F F449 78 F44A+ED47 F44C+DDE1	MOV STAI POPIX POPIY	А, В
F44E+FDE1 F450 F1 F451 C1 F452 D1 F453 E1 F454+08	POP POP POP POP EXAF	PSW B D H
F455+D9 F456 D1 F457 C1 F458 F1 F459 E1 F459 E1 F458 00 F45C 210000 F45F C30000 F462 = ENDX:	EXX POP POP POP SPHL DB LXI JMP EQU	D B PSW H O ;PLACE FOR EI H,O 0 \$
;	HANDLER THREE T ERROR; ERRORS THE ERR A UNIQUI INITIAL	
F462 AF F463 320300 F466 216CF4 F469 C3B5F6	XRA STA LXI JMP	A ;SET IOBYTE TO DEFAULT VALUE IOBYTE H,IOMSG ;GET ADDRESS OF I/O ERROR MSG COMERR ;GO PROCESS IT
F46C 492F4F2045IOMSG: F473 44534B2045DERMSG: F47E 2054AD F481 2053AD F484 2043AD F487 2045AD F487 2045AD F48A 0D8A F48C 3F3F3FBF QMSG: F490 4D4F535320LOGMSG: F49D 0D8A	DB DB DB DB DB DB DB DB DB DB DB	'I/O ER', 'R'+80H 'DSK ERR: U','-'+80H ' T','-'+80H ' S','-'+80H ' C','-'+80H ' E','-'+80H CR, LF+80H 'MOSS VERS 2.2' CR, LF+80H
ELE 825 AND	MENT. T O. AS WE NO PART	N CODE FOR THE 8250 ASYNCHRONOUS COMMUNICATI HIS CODE WILL INITIALIZE THE BAUD RATE OF TH LL AS THE WORD FORMAT. 8 DATA BITS, 1 STOP TY ARE SELECTED. EITHER 2 OR 3 CARRIAGE RET ERED TO ESTABLISH THE CORRECT BAUD RATE.
F49F 3E0F	MVI OUT LXI	A,OFH ;SET UP THE 8250 SMDMCT D,40H ;SET UP TO TIME THE START BIT

CP/M MACRO ASSEM 2	2.0	#018	DISK MOS	SS 2.2 MONITOR
F4AA A3	8250A:	MOV MOV IN ANA JRZ	H,D L,D SMDMST E I8250A	;MAKE (H,L)=0 ;WAIT FOR START BIT
F4AF 23 F4B0 A3 F4B1 A3 F4B2 C2ADF4 F4B5 E5 F4B6 29 F4B7 5C F4B8 19 F4B8 19 F4B8 29 F4BB 29 F4BB 29 F4BB 29 F4BC 29 F4BC 29 F4BC 29 F4BF 28 F4BF 28 F4C0 7D F4C1 B4 F4C2 C2BDF4 F4C2 C2BDF4 F4C5 E1	3250C: 3250D:	INX ANA ANA JNZ PUSH DAD DAD DAD DAD DAD DAD IN DCX MOV ORA JNZ POP	SMDMST H E E I8250B H H E H B SDATA H A,L H SDATA H A,L H I8250C H A,83H SLCTRL A,H SINTEN A,L SINTEN SLSTAT TTYIN 7FH ODH H E,L D H D IV2 D IV2 D H I8250D	;NOW, TIME THE START BIT DURATION ;SAVE COUNT IN CASE OF 4 MHZ PREPARE THE 2 MHZ DIVISOR SET UP THE FUDGE FACTOR ;APPLY THE FUDGE FACTOR ;SAVE FOR LATER USE ;WAIT FOR 8 BIT TIMES ;WASTE SOME TIME ;REGET 2 MHZ DIVISOR ;SET DIVISOR REGISTER ACCESS ;SET THE DIVISOR ;SET DATA REGISTER ACCESS ;DISABLE INTERRUPTS ;AND RESET ERROR FLAGS ;GT A CHARACTER ;STRIP OFF ANY PARITY BIT ;SET THE STACK STRAIGE RETURN ;SET THE STACK STRAIGER ;SET THE STACK STRAIGER ;SET THE STACK STRAIGER ;SO, COUNT=COUNT*5/4 ;GO SET THE NEW DIVISOR
F4EE B7 DI F4EF 7C F4F0 1F F4F1 67 F4F2 7D F4F3 1F F4F3 1F F4F4 6F F4F5 C9	IV2:	ORA MOV RAR MOV MOV RAR MOV RET	A A,H H.A A,L L,A	CLEAR THE CARRY BIT DO A 16-BIT RIGHT SHIFT
F4F6 3E01 ŘE F4F7	EAD: RITE:	MVI ORG XRA	A,1 \$-1 A	;SET THE READ/WRITE FLAG ;SAVE A BYTE HERE ;RESET THE READ/WRITE FLAG

CP/M MACRO ASSE	M 2.0	<i>‡</i> 019	DISK MOS	SS 2.2 MONITOR
F4F8 324B00 F4FB 218000 F4FE 224900 F501 CDA4F6 F504 D5 F505 3A4B00 F508 B7	RW 1:	STA LXI SHLD CALL PUSH LDA ORA	RWFLG H,80H LUNIT EXLF D RWFLG A	;SAVE THE FLAG ;FORCE A READ ADDRESS COMMAND ;GET THE START, STOP ADDRESS ;SAVE THE LIMIT ;SEE IF READ OR WRITE
F509+2008 F50B 224C00 F50E CDEBF6		JRNZ SHLD CALL JR	RW2 HSTBUF DWRITE RW3	;JUMP IF READ ;SET THE WRITE SOURCE BUF ;ELSE, DO THE WRITE
F511+1803 F513 CDE7F6 F516 D1	RW2: RW3:	CALL POP JRNZ	DREADH D DERROR	;DO THE READ ;JUMP IF ERROR
F517+2067 F519 3A4400 F51C 47 F51D DB31 F51F B7		LDA MOV IN ORA	SPT B,A DŤRCK A	GET THE SECTORS PER TRACK SAVE IT SEE IF ON TRACK OO
F520+200B F522 061A F524 3A4A00 F527 E610		JRNZ MVI LDA ANI JRNZ	RW 4 B,26 CUN IT 10H RW 4	;JUMP IF NOT ;ELSE, SET THE SECTORS PER TRK OO
F529+2002 F52B 0612 F52D E5 F52E 214200 F531 7E F532 B8	RW4:	MVI PUSH LXI MOV CMP	B,18 H H,SECTOF A,M B	MINI DRIVES SAVE THE DMA ADDRESS SET UP MEMORY POINTER GET NUMBER OF SECTORS SEE IF TRACK OVERFLOW
F533+381B F535 3A4500 F538 B7		JRC LDA ORA	RW5 TWOSID A	;JUMP IF NOT ;SEE IF DOUBLE-SIDED
F539+280B F53B 3A4300 F53E FED0		JRZ LDA CPI JRNZ	RW7 SIDE ODOH RW7	;JUMP IF NOT ;YES, SEE IF NEXT SIDE OR TRACK NEE ;NEXT TRACK, JUMP
F540+2004 F542 3E90		MVI JR	A,90H RW8	;ELSE, SET NEXT SIDE
F544+1805 F546 3ED0 F548 2B F549 34 F54A 23	RW7:	MVI DCX INR INX	A,ODOH H M H	;ELSE, UPDATE THE TRACK
F54A 23 F54B 324300 F54E 3600 F550 34 F551 E1 F552 2B F553 CD9CF3 F556 D5	3600         MVI           34         RW5:         INR           E1         POP           2B         DCX           CD9CF3         CALL           D5         PUSH	STA MVI INR POP DCX CALL	SIDE M,O H H HILOX D RW1	; AND THE SECTOR POINTER ;RESTORE THE DMA ADDRESS ;SEE IF DONE ;CONTINUE IF CONTROL RETURNED
F557+18AC	ROUTI	NE DINIT DURING CONTROL	CHECKS T INITIALIZ	THE 2422'S AUTO-BOOT CONTROL BIT ATION. IT THEN TRANSFERS OR THE MONITOR OR THE BOOTSTRAP,

CP/M MACRO ASSEM	1 2.0	#020	DISK MOS	SS 2.2 MONITOR
F559 DB34 F558 E640 F55D C0	DINIT:	IN ANI RNZ	DCNTL 40H	;SEE IF AUTO-BOOT WANTED ;NO, RETURN TO MONITOR INITIALIZATI
	ROUTI	DRIVE O TRANSFE	O INTO LO RS PROGRA CTS THE I	THE FIRST TWO SECTORS OF DCATIONS 80H-17FH, THEN AM CONTROL TO LOCATION 80H. DOS LOADER TO BE ON THESE
F561 224000 F564 2101D0 F567 224200 F56A 218000 F56D 224900	BOOT:	LXI SHLD LXI SHLD LXI SHLD	H,0 DÍSKNO H,0D001H SÉCTOR H,TBUF LUNIT	FORCE A DISK DETERMINATION
F570 CDE7F6		CALL JRNZ	DREADH DERROR	GO GET A SECTOR QUIT IF AN ERROR ENCOUNTERED
F573 <b>+</b> 200B F575 3E02 F577 324200 F57A CDE7F6		MVI STA CALL	A.2 SÉCTOR DREADH	;GET SECTOR 2, ALSO
F57D CA8000	:	JZ	TBUF	;GO TO THE LOADER
F580 2173F4 F583 CD95F6 F586 3A4000 F589 CDA1F5	DERROR:	LXI CALL LDA CALL	H, DERMSC PRTWD DISKNO DERR1	G ;ADDRESS OF DISK ERROR MESSAGE ;START THE MESSAGE ;DO THE UNIT ASSIGNMENT
F58C 3A4100 F58F CDA1F5		LDA CALL	TRACK DERR 1	;AND THE TRACK
F592 3A4200 F595 CDA1F5 F598 3A4800		LDA CALL	SECTOR DERR1	AND THE SECTOR
F598 3A4800 F59B CDA 1F5 F59E 3A4700		LDA CALL LDA	CMND DERR1 STATUS	AND THE COMMAND
F5A1 CDE6F5 F5A4 C398F6	DERR1:	CALL JMP	HEX1 PRTWA	OUTPUT IT IN HEX CONTINUE THE MESSAGE
	SET D	TO BE E	NTERED FI NIT NUMBI	DUTINE EXPECTS THREE PARAMETERS ROM THE CONSOLE. THESE PARAMETERS ER (0-3); SECTORS PER TRACK; D SWITCH (0 OR NON-0). JMBER IS CHECKED FOR ERRORS.
	, , ,			ST BE CALLED BEFORE USE OF EITHER R WRITE ROUTINE.
F5A7 CD86F3 F5AA 7D F5AB B7 F5AC FA09F1 F5AF FE04	Ρ̈́A RM :	CALL MOV ORA JM CPI	EXPR3 A,L A QPRT 4	GET THE THREE PARAMETERS ERROR CHECK THE UNIT ASSIGNMENT
F5B1 D209F1 F5B4 324000 F5B7 6B F5B8 61 F5B9 224400 F5BC C9		JNC STA MOV SHLD RET	QPRT DISKNO L,E H,C SPT	SET THE UNIT SELECT MOVE THE SECTORS PER TRACK OVER AND THE TWO-SIDED SWITCH STORE THEM
	ROUTI	CASE, TI SET. TI	HE DESIRE HESE PARA	TS CERTAIN DISK PARAMETERS. IN THIS ED START TRACK, SIDE, AND SECTOR ARE METERS NEED ONLY BE SET PRIOR TO TH SS, OR WHEN A NON-CONTIGUOUS DISK AC

CP/M MACRO ASSE	CM 2.0	#021	DISK MO	SS 2.2 MONITOR
	, , ,	DISK AC	CESSES,	THE PARAMETERS ARE NOT RESET BETWEE THE DATA TRANSFER WILL OCCUR TO/FROM LLY SEQUENTIAL DISK LOCATIONS.
F5BD CD86F3 F5C0 61 F5C1 224100 F5C4 7B F5C5 B7 F5C5 3ED0	ϕ́PARM:	CALL MOV SHLD MOV ORA MVI JRZ	EXPR3 H,C TRACK A,E A A,ODOH QPARM1	GET THE THREE PARAMETERS MOVE OVER THE START SECTOR STORE THE TRACK AND SECTOR GET THE SIDE INDICATOR SEE IF SINGLE-SIDED SIDE O SELECT BITS JUMP IF SO
F5C8+2802 F5CA 3E90 F5CC 324300 F5CF C9	QPARM1:	MVI	A,90H SIDE	
	HEXN	ROUTINE		
	THIS R	OUTINE A UNSIGNE CONSOLE	D NUMBER	SUBTRACTS TWO HEXADECIMAL 16 BIT S AND DISPLAYS THE RESULTS ON THE
F5D0 CDA4F6 F5D3 E5 F5D4 19 F5D5 CDFBF5 F5D8 E1 F5D9 B7	ΉΕΧΝ:	CALL PUSH DAD CALL POP ORA DSBC		GET THE TWO NUMBERS SAVE IT FOR THE SUBTRACT ADD THEM OUTPUT THEM REGET THE FIRST NUMBER CLEAR THE CARRY BIT
F5DA+ED52		DSBC	D	DO THE SUBTRACT
F5DC+1803		JR	LADR	GO OUTPUT THE RESULT
	ROUTI	CURRENT	CONSOLE	HE CONTENTS OF (H,L) ON THE , EITHER AT THE START OF A NEW A) OR AT THE CURRENT LOCATION (EP
F5DE CDA9F6 F5E1 7C F5E2 CDE6F5 F5E5 7D F5E6 F5 F5E7 0F F5E8 0F F5E9 0F	LADRA: LADR: HEX1:	CALL MOV CALL MOV PUSH RRC RRC RRC	CRLF A,H HEX1 A,L PSW	START A NEW LINE GET HIGH TWO DIGITS PRINT THEM GET LOW TWO DIGITS SAVE THE LOW DIGIT PUT HIGH NIBBLE INTO BITS 0-3
F5EA OF F5EB CDEFF5 F5EE F1 F5EF CD6EF3 F5F2+180C	HEX2:	RRC CALL POP CALL JR	HEX2 PSW CONV CO	GO PRINT SINGLE DIGIT REGET THE LOW DIGIT GO INSERT ASCII ZONE DO THE CHARACTER OUTPUT
	ROUTI	NE DASH	TYPES A	DASH ON THE CURRENT CONSOLE DEVICE.
F5F4 CDE6F5 F5F7 0E2D F5F9+1805	DASH1: DASH:	CALL MVI JR	HEX1 C.'-'	FIRST, PRINT ACCUM AS TWO HEX DIGI GET AN ASCII DASH GO TYPE IT
	IOBYT	E HANDLE	RS	

F5FB F5FB	CDDEF5	, LADRB:	ORG CALL	MOSS+5F LADRA	BH ;OUTPUT	(H,L)	AS	4 ASCII	DIGITS	

CP/M MACRO ASSE	M 2.0	#022	DISK MO	SS 2.2 MONITOR
F5FE OE20	BLK:	MVI	C,''	;OUTPUT A BLANK
F600 3A0300 F603 E603 F605 CADEF6 F608 FE02 F60A FA62F4 F60D C262F4	ċo:	LDA ANI JZ CPI JM JNZ	IOBYTE 3 TTYOUT 2 CRTOUT CUSO 1	ISOLATE CONSOLE ASGT TTY DEVICE ACTIVE CRT ACTIVE USER CONSOLE 1 ACTIVE
F610 3A0300 F613 E6C0 F615 CADEF6 F618 FE80 F61A FA62F4 F61D CA62F4 F620 C362F4	Lo:	LDA ANI JZ CPI JM JZ JMP	IOBYTE OCOH TTYOUT 80H CRTOUT LPRT LUSE1	ISOLATE LIST ASGT TTY DEVICE ACTIVE CRT ACTIVE LINE PRINTER ACTIVE USER PRINTER 1 ACTIVE
F623 3A0300 F626 E603 F628 CAC6F6 F628 FE02 F62D FA62F4 F630 C262F4	ĊSTS:	LDA ANI JZ CPI JM JNZ	IOBYTE 3 TTST 2 CRTST CUST1	ISQLATE CONSOLE ASGT TTY ACTIVE CRT ACTIVE USER CONSOLE 1 ACTIVE
F633 3A0300 F636 E60C F638 CAC6F6 F63B FE08 F63D FA62F4 F640 CA62F4 F643 C362F4	BATST:	LDA ANI JZ CPI JM JZ JMP	IOBYTE OCH TTST 8 PTRST RUST 1 RUST2	ISOLATE BATCH ASGT TTY ACTIVE PAPER TAPE READER ACTIVE USER READER 1 ACTIVE USER READER 2 ACTIVE
F646 3A0300 F649 E603 F64B CACEF6 F64E FE02 F650 FA62F4 F653 C262F4	ċı:	LDA ANI JZ CPI JM JNZ	IOBYTE 3 TTYIN 2 CRTIN CUSI1	ISOLATE CONSOLE ASGT TTY DEVICE ACTIVE CRT ACTIVE USER CONSOLE 1 ACTIVE
F656 3A0300 F659 E60C F65B CACEF6 F65E FE08 F660 FA62F4 F663 CA62F4 F666 C362F4	ŘI:	LDA ANI JZ CPI JM JZ JMP	IOBYTE OCH TTYRDR 8 PTRIN RUSI1 RUSI2	ISOLATE BATCH ASGT TTY ACTIVE PAPER TAPE READER ACTIVE USER READER 1 ACTIVE USER READER 2 ACTIVE
F669 3A0300 F66C E6C0 F66E CAD6F6 F671 FE80 F673 FA62F4 F676 CA62F4 F679 C362F4	LSTAT:	LDA ANI JZ CPI JM JZ JMP	IOBYTE OCOH TTOST 80H CRTOST LPRST LUST1	;ISOLATE THE LIST DEVICE ASSIGNMENT
F67C 3A0300 F67F E630 F681 CADEF6 F684 FE20 F686 FA62F4 F689 CA62F4 F68C C362F4	Р́о: ;	LDA ANI JZ CPI JM JZ JMP	IOBYTE 30H TTPNCH 20H HSP PUSO1 PUSO2	ISOLATE PUNCH ASGT TTY ACTIVE HIGH SPEED PUNCH ACTIVE USER PUNCH 1 ACTIVE USER PUNCH 2 ACTIVE

.

CP/M MACRO ASSEM	12.0	<b>#</b> 023	DISK MOS	SS 2.2 MONITOR
	; ROUTI	NE CONI I PARITY I		E CONSOLE AND STRIPS OFF THE ASCII
F68F CD46F6 F692 E67F F694 C9	CONI: RTS:	CALL ANI RET	CI 7FH	GET THE NEXT CHARACTER STRIP OFF THE PARITY BIT
	ROUTI	THE STRI LAST CHA A NEW LI	ING MUST Aracter (	AN ASCII STRING ONTO THE CONSOLE. BE TERMINATED BY BIT 7 SET IN THE DF THE STRING. THE STRING WILL STAR = PRTWD) OR CONTINUE ON THE SAME A)
F695 CDA9F6 F698 C5 F699 4E F69A CD00F6 F69D 23 F69E 79	PRTWD: PRTWA: PRTA:	CALL PUSH MOV CALL INX MOV	CRLF B C,M CO H A,C	START A NEW LINE SAVE (B,C) GET NEXT CHARACTER FROM MEMORY OUTPUT IT INCREMENT MEMORY POINTER
F69F 07		RLC JRNC	PRTA	;TEST FOR BIT 7 DELIMITER ;NO DELIMITER, GO DO NEXT CHARACTER
F6A0+30F7 F6A2 C1 F6A3 C9	PRTB:	PO P RET	В	;RESTORE (B,C)
	ROUTI	D.E AND	READS TWO H,L REGI ED SEQUEN	D PARAMETERS, PUTS THEM INTO THE SSTERS, THEN DOES A CARRIAGE RETURN, NCE.
F6A4 CDD9F0 F6A7 D1 F6A8 E1	ĖXLF:	CALL POP POP	EXPR D H	;GO GET TWO PARAMETERS
	ROUTI	SEQUENC IT INCL	E ON THE UDES TWO	S A CARRIAGE RETURN, LINE FEED CURRENT CONSOLE TO START A NEW LINE NULL CHARACTERS FOR TTY TYPE HEAD MOVEMENT TIME.
F6A9 E5 F6AA 21C2F6 F6AD CD98F6 F6B0 E1 F6B1 C9	ĊRLF: CRLFA:	PUSH LXI CALL POP RET	H H,CRMSG PRTWA H	SAVE THE CONTENTS OF (H,L) ADDRESS OF CR,LF MESSAGE OUTPUT IT RESTORE (H,L)
F6B2 21BBF6 F6B5 CD95F6 F6B8 C30000	RSTER: COMERR:	LXI CALL JMP	H,RSTMSC PRTWD WSVEC	G ;GET ADDRESS OF RESTART ERROR MSG ;PRINT IT ON NEW LINE ;GO TO WARM BOOT
F6BB 5253542049 F6C2 0D0A0080	GRASTMSG: CRMSG:	DB DB	'RST ER' CR,LF,O,	','R'+80H 80H
	I/0 D	RIVERS F	OR THE 82	250 ASYNC COMM ELEMENT
F6C6 DB25 F6C8 E601 F6CA C8 F6CB C6FE F6CD C9	ŤΤSΤ:	IN ANI RZ ADI RET	SLSTAT 1 OF EH	GET 8250 LINE STATUS SEE IF RECEIVE DATA AVAILABLE RETURN IF NOT FLAG THAT DATA IS AVAILABLE
F6CE DB25 F6D0 1F	TTYIN:	IN RAR	SLSTAT	GET 8250 LINE STATUS MOVE RX DATA READY BIT INTO CARRY
F6D1+30FB F6D3 DB20		JRNC IN	TTYIN SDATA	;LOOP UNTIL DATA IS IN ;READ THE DATA

CP/M MACRO ASSEM 2.	0 #024	DISK MOS	SS 2.2 MONITOR
F6D5 C9	RET		
F6D8 E620 F6DA C8	OST: IN ANI RZ	SLSTAT 20H	GET 8250 LINE STATUS ISOLATE TX BUFFER EMPTY BIT RETURN IF NOT EMPTY
F6DB C6BF F6DD C9	ADI RET	OBFH	FLAG THE EMPTY STATE
	OUT: CALL JRZ	TTOST TTYOUT	GET 8250 LINE STATUS
F6E1+28FB F6E379 F6E4D320 F6E6C9	MOV OUT RET	A,C SDATA	;MOVE THE DATA OVER ;OUTPUT THE DATA
;	QUATES FOR A	DDITIONAL	. CONSOLE DEVICES
F 462 = CR1 F 462 = CR1 F 462 = CR1 F 462 = CUS F 462 = CUS F 462 = CUS	TIN: EQU SOUT: EQU SST: EQU OST: EQU II1: EQU OI: EQU TI1: EQU	IOER IOER IOER IOER IOER IOER IOER	UNASSIGNED CRT OUTPUT STATUS UNASSIGNED USER CONSOLE (INPUT) UNASSIGNED USER CONSOLE (OUTPUT)
,	EQUATES FOR	ADDITIONA	L PAPER TAPE PUNCH DEVICES
F462 = HSF F462 = HSF F462 = PUS	PNCH: EQU EQU ST: EQU 01: EQU 02: EQU	TTYOUT IOER IOER IOER IOER IOER	UNASSIGNED TELETYPE PUNCH UNASSIGNED HIGH SPEED PUNCH UNASSIGNED HIGH SPEED PUNCH STATUS UNASSIGNED USER PUNCH 1 UNASSIGNED USER PUNCH 2
;	EQUATES FOR	ADDITIONA	AL LIST DEVICES
	ST: EQU	IOER IOER IOER IOER	UNASSIGNED LINE PRINTER UNASSIGNED LINE PRINTER STATUS LIST DEVICE 1 UNASSIGNED LIST DEVICE 1 STATUS
	EQUATES FOR	ADDITIONA	L PAPER TAPE READER DEVICES
F 462 = PTF F 462 = PTF F 462 = RUS F 462 = RUS F 462 = RUS	RDR: EQU IIN: EQU ST: EQU III: EQU TI: EQU ST1: EQU ST2: EQU	TTYIN IOER IOER IOER IOER IOER IOER	UNASSIGNED TELETYPE PAPER TAPE REA UNASSIGNED HIGH SPEED PAPER TAPE R UNASSIGNED HS PTR STATUS UNASSIGNED PAPER TAPE READER 1 UNASSIGNED PAPER TAPE READER 1 (ST UNASSIGNED PAPER TAPE READER 2 UNASSIGNED PAPER TAPE READER 2 (ST
I	IN ALL IF THE THESE R DISK TY	CASES, ON DISK HAS OUTINES W	DO THE PRIMITIVE DISK ACCESSES. NE SECTOR OF DATA IS TRANSFERRED. NOT BEEN PREVIOUSLY ACCESSED, VILL AUTOMATICALLY DETERMINE THE 5"), SINGLE OR DOUBLE DENSITY,
9 9 9 9 9 9 9	BEFORE TRACK I SET, TH	THE DESIR S SEEKED EN THE AC	ED DATA IS TRANSFERRED, THE DESIRED OUT, THE DESIRED SECTOR AND SIDE IS TUAL DATA TRANSFER.
, , ,	UP TO T TRANSFE	EN TRIES R IS ABOR	WILL BE ATTEMPTED BEFORE THE DATA TED. ON RETURN TO THE CALLING

CP/M MACRO ASSEN	4 2.0	#025	DISK MOS	S 2.2 MONITOR
	, , ,	OPERATION SUCCESSI	ÓN WAS SU FUL. THE	REGISTER WILL CONTAIN A ZERO IF THE JCCESSFUL, OR NON-ZERO IF NOT E FLAG REGISTER WILL NOT NECESSARILY THE A REGISTER CONTENT.
	, , , , ,		OUTINES A OF THE H	ARE CP/M COMPATABLE, AND MAY BE USED BIOS.
F6E7 224C00 F6EA 3E01 F6EB	DREADH: DREAD:	SHLD MVI ORG	HSTBUF A,1 \$-1	;SAVE THE DMA ADDRESS ;SET READ FLAG ;SAVE A BYTE HERE
F6EB AF F6EC 324B00	DWRITE:	XRA STA	Á RWFLG	SET WRITE FLAG SAVE IT FOR LATER USE
F6EF 060A F6F1 C5 F6F2 CD3BF7 F6F5 CCFDF6	AGN:	MVI PUSH CALL	B,10 B SEEK	NUMBER OF RETRIES
F6F5 CCFDF6 F6F8 C1 F6F9 C8	READ3:	CZ POP RZ DJNZ	RDWR B AGN	
F6FA+10F5 F6FC C9		RET		
F6FD 5F F6FE 3A4B00 F701 B7	ŘDWR:	MOV LDA ORA	E,A RWFLG A	;SAVE COMMAND
F702 7B F703+2810		MOV JRZ	A,E WRDAT	REGET THE COMMAND WRITE IF ZERO
F705 324800 F708 D330	RDAT: READ1:	STA OUT IN IR	CMND DCMMD	;DISK COMMAND PORT
F70A+EDB2 F70C 15		DCR JRNZ	D READ 1	
F70D+20FB F70F CD2EF7 F712 E69C F714 C9		CALL ANI RET	EOJ 9CH	;ISOLATE READ ERROR BITS
F715 F620 F717 324800	WRDAT:	ORI STA	20H CMND	;ADD WRITE COMMAND
F71A D330 F71C+EDB3	WRT1:	OUT OUT IR	DCMMD	DISK COMMAND PORT DO THE OUTPUT
F71E 15		DCR JRNZ	D WRT 1	;IN CASE > 256 BYTES
F71F+20FB F721+180B		JR	EOJ	
F723 0608	EOJB:	MVI	B.8	BASIS OF RESTORE COMMAND
F725 3A4600 F728 B0 F729 324800 F729 D330	EOJA:	LDA ORA STA	SŤPRAT B CMND	GET THE STEP RATE BITS ADD ON THE COMMAND
F72C D330 F72E DB34 F730 1F	EOJ:	ŎŪŤ IN RAR JRNC	DCMMD DFLAG EOJ	DO THE COMMAND DISK FLAG PORT
F731+30FB F733 DB30 F735 324700 F738 E6FC	EOJ1:	IN STA ANI	DSTAT STATUS OF CH	GET THE DISK STATUS

1 2.0	#026	DISK MOS	SS 2.2 MONITOR
•	RET		
ŠEEK: SEEK1:	CALL CNZ RM LDA OUT IN MOV LDA CMP	IDRD EOJB SECTOR DSCTR DTRCK C, A TRACK C	INSURE HEADER HAS BEEN READ RESTORE THE DRIVE IF ERROR DONE IF NO DRIVE SET THE SECTOR DISK SECTOR PORT DISK TRACK PORT SAVE IT GET DESIRED TRACK
RDWRT:	OUT MVI CALL ANI RNZ IN ORA LXI JRZ	DDATA B, 1CH EOJA 98H DTRCK A H, 40H RDWRTO	;JUMP IF NO SEEK NEEDED SET THE SEEK TRACK BUILD THE SEEK COMMAND DO THE SEEK SEEK ERROR MASK DONE IF SEEK ERROR CHECK FOR TRACK OO BUILD SECTOR BYTE COUNT JUMP IF TRACK OO
	DCR JP PUSH MVI CALL IN ANI MVI	IDSV+3 H A RDWRTO H C.80H SETUP DFLAG 20H A.4	GET SECTOR SIZE DOUBLE (H.L) LOOP CONTROL AUTO-WAIT BIT DISK FLAG PORT SEE IF HEAD IS LOADED
RDWRT1:	XRA	A 88H HSTBUF D B,E D D	;JUMP IF NOT ELSE, RESET THE HEAD LOAD FLAG BUILD A READ SECTOR COMMAND GET THE DMA ADDRESS GET THE BYTE COUNT SET UP FOR Z-80 I/O SEE IF 128 BYTE SECTOR ;JUMP IF NOT
RDWRT2:	INR MVI CMP RET	D C,DDATA A	;CLEAR THE FLAGS
İDRD5: IDRD: IDRD1:	MVI CALL HLD MOV CMP RZ MVI CALL CALL RM PUSH LXI LXI MVI MVI	B,600H+D D.1	;BUILD A STEP-IN COMMAND GET THE CUNIT VALUE SEE IF SAME AS LUNIT RETURN IF SO SET THE AUTO-WAIT BIT INSURE A DRIVE IS THERE ERROR IF NOT SAVE POINTER SET UP TO READ ADDRESS DDATA ;READ ADDRESS COMMAND
	ŠEEK: SEEK1: RDWRT: RDWRT0: RDWRT1: RDWRT1: IDRD5: IDRD5: IDRD:	RET SEEK: CALL CNZ RM SEEK1: DA OUT NOV LDA OUT NVI CALL ANI RNZ RDWRTC: DA DAD DCR JRZ OUT VI CALL ANI RNZ NN VI CALL ANI RNZ SER VI CALL ANI NN VI CALL ANI NN VI CALL ANI NN VI CALL ANI NN VI CALL ANI NN VI CALL ANI NN VI CALL ANI NN VI CALL ANI NN VI CALL ANI NN VI CALL ANI NN VI CALL ANI NVI CALL ANI NVI CALL IN NN VI CALL IN NN VI CALL IN NN VI CALL IN NN VI CALL IN NN VI CALL IN NN VI CALL IN NN VI CALL IN NN VI CALL IN NN VI CALL IN NN VI CALL IN NN VI CALL IN NN VI CALL IN NN VI CALL IN NN VI CALL IN NN VI CALL IN NN NN VI CALL IN NN NN VI CALL IN NN NN VI CALL IN NN NN VI CALL IN NN NN VI CALL IN NN NN NN NN NN NN NN NN NN	RET SEEK: CALL CNZ RM SEEK1: LDA SEEK1: LDA SECTOR OUT NOV LDA CAL ANI PURT: DA CAL ANI RDWRT: DA RDWRT: DA RDWRT: DA RDWRT: LDA CALL ANI RDWRT: DA CALL ANI RDWRT: DA CALL ANI ANI SECTOR DTRCK ANI SECTOR DTRCK ANI SECTOR DTRCK ANI SECTOR DTRCK A ANI SECTOR DTRCK A ANI SECTOR DTRCK A ANI SECTOR DTRCK A ANI SECTOR DTRCK A ANI SECTOR DTRCK A A SETUP DDATA B, 1CH EOJA 98H RDWRTO DA A A A SETUP DDATA B, 1CH EOJA 98H RDWRTO DA A A A SETUP DDATA B, 1CH EOJA A A A A A A A A SETUP DDATA B, 1CH EOJA A A A A A A A A A A A A A

CP/M MACRO ASSEM	1 2.0	<b>#</b> 027	DISK MOS	S 2.2 MONITOK
F7A8 CD05F7 F7AB E1		CALL POP JRZ	RDAT H IDRD2	RESTORE POINTER JUMP IF GOOD READ
F7AC+2808 F7AE 3E40 F7B0 BE		MVI CMP	А,40Н М	;SEE IF DDEN IS SET
F7B1 D8 F7B2 B6 F7B3 77		RC ORA MOV	M M,A	TAKE THE ERROR IF SO ELSE, TRY DDEN
F7B4+18D8	•	JR	IĎRD	
F7B6 DB32 F7B8 D331 F7BA B7	İDRD2:	IN OUT ORA JRZ	DSCTR DTRCK A IDRD5	GET THE TRACK NUMBER SET THE TRACK REGISTER INSURE NOT ON TRACK O JUMP IF NOT OKAY
F7BB+28CC F7BD 7E F7BE 324900 F7C1 AF F7C2 C9		MOV STA XRA RET	A,M LÜNIT A	REGET SELBITS UPDATE LAST USED UNIT RESET ERROR FLAGS
F7C3 214A00 F7C6 7E F7C7 B7	SET UP SETUP:	DRIVE NU LXI MOV ORA JRNZ	JMBER H,CUNIT A,M A SUO	SEE IF DRIVE HAS BEEN ACTIVE GET THE SELBITS SEE IF SET UP YET YES, SKIP INIT CODE
F7C8+2025	•	ONNE		,110, 0411 1411 0000
F7CA 3A4000 F7CD 47 F7CE 04 F7CF AF F7D0 37 F7D1 17	ŠETIT: SET1:	LDA MOV INR XRA STC RAL DJNZ	DISKNO B,A B A SET1	GET THE DESIRED DRIVE SAVE IN WORK REGISTER PREPARE TO CONVERT TO SELBITS ZERO TO A DRIVE SELECT BIT SHIFT BIT INTO POSITION LOOP TIL BIT IS IN POSITION
F7D2+10FD F7D4 F620 F7D7 D334 F7D7 D334 F7D2 3E03 F7DE 12 F7DF CD23F7 F7E2 F8 F7E3 DB04 F7E5 1F		ORI MOV OUT LXI STAX CALL RM IN RAR JRNC	20H	ADD ON MOTOR ON BIT SAVE IT SELECT THE DRIVE SET INITIAL STEP RATE TO SLOWEST POSSIBLE RESTORE THE DRIVE DONE IF DRIVE NOT READY READ THE MINI TRKOO BIT ISOLATE IT JUMP IF MINI DRIVE
F7E6+3007 F7E8 3E10 F7EB 77 F7EC 3E02 F7EE 12 F7EF DB31 F7F1 B7 F7F2 7E	SUO:	MVI ORA MOV STAX IN ORA MOV JRNZ		;ELSE, ADD ON MAXI BIT ;SET MAXI STEP RATE ;ELSE, SEE IF TRACK ZERO ;REGET THE SELBITS
F7F3+2002 F7F5 E6BF F7F7 B1 F7F8 D334 F7FA 3A4300 F7FD D304 F7FF C9	SU1:	ANI ORA OUT LDA OUT RET	OBFH C DCNTL SIDE 4	INSURE DDEN IS RESET ADD ON AUTOWAIT BIT OUTPUT THE SELBITS SET THE SIDE SELECT

# APPENDIX D: TECHNICAL INFORMATION

#### D.1 SYSTEM BUS INTERFACE

BUS	SIGNAL	SIGNAL
PIN	NAME	DESCRIPTION
=========		
Inputs		
79-87	A0-A15	Address lines AO-A15.
29-34		
37 35 <b>-</b> 36	D00-D07	Data Out lines (output from CPU).
38–40 88–90		
96–90 96	SINTA	Interrupt Acknowledge status signal.
45	SOUT	Indicates the current bus cycle is an output cycle.
46	SINP	Indicates the current bus cycle is an input cycle.
76	pSYNC	Indicates the beginning of a machine cycle.
78	pDBIN	CPU or other bus master input strobe.
77	pWR*	Indicates data bits on DOO-DO7 are valid.
75	RESET*	CPU reset signal.
54	SLAVE CLR*	Bus slave reset signal.
68	MWRT	Active with pWR* during memory write cycle.
Outputs		
41-43 91-95	DIO-DI7	Data In lines (input to CPU).
72 72	RDY	Synchronizes data transfer between bus slave and master by indicating slave's readiness.
67	PHANTOM*	Disables normal memory when Phantom memory is active.
73	INT*	Requests interrupt service from CPU.
12	NMI*	Requests nonmaskable interrupt (i.e. one that cannot be software-disabled).
4–11	VIO-VI7*	Vectored Interrupt lines 0-7.
Power		
1,51	+8 Volts	Unregulated +8 Volts from power supply.
2	+16 Volts	Unregulated +16 Volts from power supply.
50,100	GND	Ground.

C I R C U I T S I D E

	r	1.
+8V 1		51 +8V
+16V 2		52
3		53
		54 SLAVE CLR
		55
<u>⊽12</u> ● 6 <del></del> ▼13 ● 7	旧	56
VI3 • 7 VI4 • 8		57 58
VI4 • 8 VI5 • 9		59
VI6 •10	日日	60
VI7 •1 1		61
NMI ●12		62
13		63
14		64
15	E	65
16	1	66
17	비비비	67 PHANTOM
18 19		68 MWRITE
20	HE	69 70
21		71
22	E	72 RDY
23		73 INT
24		74
25		75 RESET
26		76 pSYNC
27		77 pWR
28		78 pDBIN
A5 29	IHE	79 A0
A4 30 A3 31		80 A1 81 A2
A15 32		82 A6
A12 33	H	83 A7
A9 34		84 A8
DO1 35		85 A13
DOO 36		86 A14
A10 37		87 A11
DO4 38	E	88 DO2
DO5 39		89 DO3
DO6 40 DI2 41		90 D07
DI3 42	旧티	91 DI4 92 DI5
DI7 43	HR	93 DI6
44	日日	94 DI1
sOUT 45		95 DIO
sINP 46		96 SINTA
47		97
48		98
49	E	99
GND 50	$ \square \square$	100 GND
	Ш	
	L	1
_		

Figure D-1 System Bus Pinouts

#### TOP VIEW


Jumper-enabled signals


COMPONENT SIDE

D.2 DRIVE BUS INTERFACE

Not all the signals available on the 2422's drive interface are implemented on every drive. The left hand column in Table D-2 notes whether or not the signal is available on all drive types, 8" drives only, or PerSci drives only.

	Table D-2 Drive Bus Signals					
=						
ł		SIGNAL	SIGNAL			
ł	BY	NAME	DESCRIPTION			
=	========					
l		Inputs				
	1					
	All	DS1-DS4	Drive Select lines 1 through 4.			
l	All ¦	MOTOR ON*	Turns the motor on to all drives accepting			
	l		the signal. Not used by some 8" drives.			
1	All	STEP*	Each negative pulse steps the Read/Write			
ł			Head forward or backward one track.			
	All	DIRC	Determines the direction the R/W head steps.			
- 1			The head steps to the diskette center if			
ł			DIRC high; to the perimeter if DIRC low.			
ł	All ¦	WRITE GATE*	When active, write operations are enabled.			
	All	WRITE DATA*	The combined clock and data pulses written			
	ł		to the diskette.			
1	All	SIDE SELECT	Indicates which side of a two-sided diskette			
			is selected. High = side 0; Low = side 1.			
İ	8"	TRACK > 43*	When low, causes the write current to be			
Ì			reduced by 20%. Not used by all 8" drives.			
İ						
i		Outputs				
i		•				
i	All J	INDEX*	Pulses low when an index hole is detected.			
i	All	TRK 00*	Indicates the Read/Write Head is positioned			
i			over TRK 00.			
i	A11 .	WRPT*	Goes low when a write-protected diskette is			
i			detected.			
i	All	READ DATA*	The intermingled clock and data pulses from			
i			the drive. Each recorded flux transistion			
i			results in a negative pulse.			
i	8"	HLD*	Loads the Read/Write Head.			
1	8"	READY*	Indicates the drive is ready for operation			
i	0		(drive door closed and drive up to speed).			
ł	8"	TWO_SIDED*	Indicates a two-sided diskette is in the			
	· · ·		currently selected drive.			
ļ	PerSci!	SEEK COMPLETE*	·			
1	10.001		When low, indicates seek is finished.			
- 1	PerSci!	REMOTE EJECT*	Causes the diskette in the currently			
1	101001		selected drive to be ejected.			
- -	ا ========					





• These signals appear on the 8" drive bus in both configurations.

### D.3 USER REPLACEABLE PARTS

Please use CCS part numbers when ordering spares or replacements.

QTY	REF NO.	DESCRIPTION	CCS PART NO.*
Capac	itors		
~	<b>64</b> 640		
2 14	C1,C13	56pF 500V 10% Mica	42215-55605
14	C2-4,8-11,14-18 21,22	.1uF 50V 20% Monolythic	42034-21046
4	C5,6,19,20	4.7uF 35V 20% Tantalum	42804-54756
1	C7	.47uF 50V 20% Monolythic	42034-24746
1	C12	10pF 500V 10% Mica	42215-51005
Integ	rated Circuits		
1	U1	7805, +5V Regulator	32000-07805
1	U2	78L12, +12V Regulator	32000-17812
2	U3,30	74LS123	30000-00132
5	04,18,31,38,42	74LS74	30000-00074
1	U5	74LS38	30000-00038
2	U6 <b>,</b> 14	74LS14	30000-00014
2	U7,20	74LS00	30000-00000
1	U8	FD1793-02	31900-01793
1	U9,41	7407	30200-07407
3	U10,11,27	7406	30200-00006
1	U12	74LS175	30000-00175
1	U13	74LS273	30000-00273
1	U15	74LS197	30000-00197
1	U16	74LS153	30000-00153
1	U17	74LS164	30000-00164
1	U19	74LS165	30000-00165
1	U21 (optional)	5623 ROM, I/O memory map	
1	U22	5623 ROM, programmed I/O decode	94000-00001
1	U23	5623 ROM, programmed ROM decode	94000-00002
1	U24	2316 ROM, MOSS 2.2 Disk Monitor	93601-00001
6	U25,26,36,37 39,40	74LS244	30000-00244
2	U28,29	74LS04	30000-00004
1	U33	74LS10	30000-00010
4	1101	RUT 0100	20000 00120

Resistors

U34

U43

U44

U32,35

1

2

1

1

3	R1,2,3	220 ohm, 1/4W, 5%	40002 <b>-</b> 02215
1	R4	7.5K, 1/4W, 5%	40002-07525

74LS132

74LS32

74LS08

74LS139

30000-00132

30000-00032

30000-00008

30000-00139


QTY	REF NO.	DESCRIPTION	CCS PART NO.*
1	R5	1K, 1/4W, 5%	40002-01025
1	RĠ	150 ohm, 1/4W, 5%	40002-01515
1	R7	220K, 1/4W, 5%	40002-02245
1	R8	11K, 1/4W, 5%	40002-01135
1	R9	4.7K, 1/4W, 5%	40002-04725
2	R10,11	2.7K, 1/4W, 5%	40002-02725
1	Z1	150 ohm x 7 20% SIP Network	40930-71516
3	Z2,3,4	2.7K x 7 20% SIP Network	40930-72726

Sockets

9	XU3,12,16,19, 21-23,30,44	16-Pin I	IC Sockets	58102-00160
24	XU4-7,9-11,14 15,17,18,20, 27-29,31-35,38, 41-43	14-Pin ]	IC Sockets	58102-00140
1	XU8	40-Pin ]	IC Socket	58102-00400
7	XU13,25,26 36,37,39,40	20-Pin ]	IC Sockets	58102-00200
1	XU24	24-Pin 1	IC Socket	58102-00240

Miscellaneous

3	CR1-3	LEDs, Rectangular Red	37400-00001
1	J1	Connector, Right Angle 2 x 17-Pin	56005-02017
1	J2	Connector, Right Angle 2 x 25-Pin	56005 <b>-</b> 02025
1	W 1	Header Strip, 1 x 2-Pin	56004-01002
1	Y 1	16 MHz Crystal DIP	48321-60003
1	-	Heatsink, TO-220, .5"	60022-00001
1	-	Berg jumper plug	56200-00001
1	-	Screw, 6-32 x 3/8"	71006-32061
1	-	Nut, Hex Kep 6-32	73006-32001
2	-	PCB Extractor, Non-locking	60010-00001
2	-	Roll Pin Extractor Mounting	60010-00000



## D.5 SCHEMATIC

.

