

CONTROL DATA® CENTRAL PROCESSING UNIT

AB107-A/AB108-A, BA201-A/B, BT148-A BU120-A, GD611-A

AB107-C/D AB108-C/D BT148-C/D

GENERAL DESCRIPTION
OPERATION
INSTALLATION AND CHECKOUT
THEORY OF OPERATION
DIAGRAMS
MAINTENANCE
PARTS DATA
APPENDIX
WIRE LIST

	REVISION RECORD
REVISION	DESCRIPTION
02	Released Class B, ECO CK 456
10 Jan 74	Obsoletes all previous editions.
03	ECO's CK 522 and CK 748
25 Oct 74	Completely revised, obsoletes all previous editions.
04	Manual revised, ECO CK 1117. Pages added: 6-15.1, 6-15.2.
20 Mar 75	Pages changed: iii, 1-2, 3-5, 3-7, 3-11, 4-5, 4-41, 4-43
	5-4, 5-5, 5-8, 5-9/5-10, 5-20, 5-23, 5-27, 5-29, 5-32, 5-36, 5-45, 5-47, 5-48, 5-49, 5-50, 5-51, 5-52,
	5-55/5-56, 5-57, 5-60, 5-61, 5-65, 5-66, 5-83, 5-84, 5-85, 5-86, 5-90, 5-91, 5-94, 5-96, 5-99, 5-105,
	5-106, 5-110, 5-111, 5-112, 5-113, 5-114, 5-115, 5-117, 5-121, 5-122, 5-123, 5-124, 5-129, 5-130,
	5-169, 5-225, 5-248, 5-263, 5-275/5-276, 5-281, 5-292, 5-293, 5-295, 5-297/5-298, 5-299, 5-301, 5-302,
	5-305/5-306, 5-309, 5-313, 5-317, 5-321, 5-325/5-326, 5-329, 5-380/5-381, 5-382, 5-383, 5-387, 5-388,
	5-389, 5-393, 5-395, 5-397/5-398, 5-399, 5-400, 5-401, 5-402, 5-403/5-404, 6-13, 6-14, 6-15, 6-18,
	8-1.
Ä	Released Class A, ECO CK 1312.
27 Aug 75	Obsoletes all previous editions.
В	Manual Revised: Pages 2-5, 2-6, 3-13, 3-19, 5-7, 9-1, 9-147 and xv replaced. ECO CK 1347.
31 Oct 75	
С	Manual Revised: Includes Field Change Order 1415, 1422, 1431 Pages revised: ii, iii, iv, v, vi, vii,
12 Jan 76	viii, ix, x, xi, xii, xiii, xiv, xv 3-13, 4-45, 4-46, 4-56, 5-39, 5-87, 5-145/5-146, 5-151/5-152,
	5-155/5-156, 5-159, 5-259, 5-379, 5-380, 5-381, 5-382, 5-383/5-384, 5-385/5-386, 5-389, 5-393,
	5-397/5-398, 5-403/5-404, 5-408, 5-409, 5-414 to 5-420, 5-421, 5-430, 6-4, 8-1, 8-2, 9-2, 9-26,
	9-36, 9-37, 9-40, 9-45, 9-49, 9-55, 9-57, 9-63, 9-7, 9-80, 9-85, 9-88, 9-89, 9-90, 9-93, 9-98,
	9-147/9-148.
	Pages added: 3-13A, 3-13B, 5-160 through 5-166, 5-410, 5-411, 5-412, 5-413, 5-422, 9-2A/9-2B
	Released by ECO CK 1421.
D	Manual Revised by ECO CK 1559. With references to ECO CK 1526 and CAR's LJL 043, 158, 173 and 174.
22 Jul 76	1.00.00.00.00.00.00.00.00.00.00.00.00.00
E	ECO CK1830 answered the following CAR's: LJL046/268, LJL072/383, Internal CAR 406, LJL386/505,
(July 1977)	LJL199/515, LJL203-381/517, LJL206/519, LJL207/520, LJL211/524. ECO's were incorporated: CK1054,
(3019 13777	CK1436, CK1588, CK1788 and FCO CK676. Pages added: 3-29, 3-30, 8-3. Pages deleted: 9-2A/9-2B
	Pages revised: iii, iv, v, vi, viii, xii, xiii, xiv, xv, xvi, xvi
	9-8, 9-43, 9-61. Updated: Manual-to-Equipment Correlation sheets and Parts Data.
F	ECO CK1996 Incorporated Models C and D. See ECO CK1996, CAR LJL209/522, CAR LJL216/531.
	200 CK1330 Intollyolated models C and D. See 200 CK1330, Chil 202209/322, Chil 202210/331.
(Nov 1977)	
Publication No. 89633300	

Page ii

© 1974, 1975, 1976, 1977 by Control Data Corporation Printed in the United States of America Address comments concerning this manual to: Control Data Corporation Publications and Graphics Division 4455 Eastgate Mall La Jolla, California 92037

or use Comment Sheet in the back of this manual.

MANUAL TO EQUIPMENT LEVEL CORRELATION SHEET

SHEET.	.1. of2	EQUIPMENTS					
MANUAL REV	FCO ECO	SERIES AB107-	FCO/ECO (CK)	SERIES AB108-	FCO/ECO (CK)	SERIES BT148-	
02	0573 0677 0705 0736	A04 A05 A06 A07	0263 0677 0705 0736	A04 A05 A06 A07	0668	A04	CPU TYPE IDENT IFIER
03	0840	A08	0840	A08	0677	A05	Α
04	1063 1011 0922 1241	A09 A10 A11 A12	1063 1011 0992 1241	A09 A10 A11 A12	1063	A06	
Α	1109	A13	1109	A13	0906	A07	, ,
С	1272 1416 1415 1431	A14 A15 A16 A17	1273 1416 1415 1431	A14 A15 A16 A17	1415	A08	
D,E,	1448 1526	A18 A19	1448 1526	A18 A19	1415	A08	
F	1491 1502 1562 1931	SERIES AB107- CO1 S/N 1501 CO2 S/N 1573 CO3 S/N 1801 CO1 -CO3	1491 1502 1562 1931	SERIES AB108- CO1 S/N 1601 CO2 S/N - CO3 S/N 1632 CO1-CO3	1491 1842	SERIES BT148- CO1 S/N 401 CO3 S/N 501	CPU TYPE IDENT- IFIER C
F	1909 1931	AB107- D01 S/N 2001 D01 S/N 2001	1909 1931	AB108- DO1 S/N 1701 DO1 S/N 1701	1909	BT148- D01 S/N 601	CPU TYPE IDENT- IFIER D

MANUAL TO EQUIPMENT LEVEL CORRELATION SHEET

SHEET.	2. OF2	EQUIPMENTS					
MANUAL REV	FCQ ECO	SERIES BA201-A	FCO/ECO (CK)	SERIES BA201-B	FCO/ECO (CK)	SERIES BU120-A	
02	0652 0673	A03 A04	0457 0673	A03 A04	0705	A03	CPU TY P E
03					0939	A04	IDENTI- FIERS
04					0992	A05	A, C, D
Α	0978	A05	0978	A05	1241	A06	
С	, ,			÷	1272	Á07	
D,E F					1588	A08	
				·			,
02,03 04 A,B C,D E,F	0245	SERIES GD611-A AO2					
		·					
٠.			,				
							·
L							

PREFACE

This manual provides customer engineering information for the CONTROL DATA $^{\rm R}$ AB107 and AB108 with memory and supporting equipment. The AB107 and AB108 computers are physically compact and are designed for high computation and input output speeds. They feature a semiconductor memory with a basic size of 4096 (4K) 18-bit words which is field expandable in 4K word increments to 65K words.

NOTE: Equipments identified without type identifier A,C,D refer to all three.

The following Control Data publications may be useful when installing and maintaining this equipment.

Control Data Publication	<u>Pub. No.</u>
1784 Computer System Reference Manual	89633400
1784 Key to Logic Symbols	89723700
System Maintenance Monitor Manual (SMM17)	60182000
AB107/AB108 Execution Charts	89723800
1784 Computer Input-Output Specification Manual	89673100
CDC Mini-Computer System Site Preparation Manual, section 2	60437000

1784 Computer System Peripheral Equipment Hardware Maintenance Manuals: (HR/M means combined Hardware Reference/Maintenance Manual)

AF108 Paper Tape Reader/Punch Controller	HR/M 89865200
AT310 TTL A/Q DSA Bus Expander	89758600
DJ815 Asynchronous Communications Controller	HR/M 89600054
FA442 ICL Magnetic Tape Transport Controller FA446 LCTT Magnetic Tape Transport Controller	89637700 89637700
FA716 Cartridge Disk Drive Controller	89638100
FC106 Key Entry Station Controller GN109 Key Entry Distribution Unit	89672200 89672200
FEll9 Card Reader Controller	HR/M 89637500
FE203 Card Punch Controller	89910800
FF524 Line Printer Controller	89637300
FJ505 Binary Synchronous Communication Controller	89934100
FJ606 Synchronous Communications Controller	89638500
,	

(Continued on next page)

PREFACE (Continued)

Control Data Publication	Pub. No.
FV497 ICL Phase Encoding Formatter FV618 LCTT Phase Encoding Formatter	89796100 89796100

The following list includes the documents associated with the conversational display terminal:

Title	<u>Publication No.</u>
713-10 Operator's Guide	62037900
713-10 Reference Manual	62033400
713-10 On-Site Maintenance Manual	62048500
713-10 Installation Instruction	62048700

Following is a list of documents relating to the non-impact printer station:

Title	<u>Pulication No.</u>	
713-11 Operator's Guide	62149600	
713-11 Reference Manual	62149700	
713-11 Installation Instructions	62149800	
713-11 On-Site Maintenance Manual	62149900	

Other Publications

For 33 ASR/KSR teletypewriters:

Teletype Bulletin 310B, Volume 1
Teletype Bulletin 310B, Volume 2
Teletype Bulletin 1184B, Parts Schematic package WDP0316 includes
document Nos. 11805D, 9334WD, 9335WD, 9336WD, 4970WD, 7887WD,

For 35 ASK/KSR teletypewriters:

181821, 183079, 183087.

Teletype Bulletin 281B, volume 1
Teletype Bulletin 281B, Volume 2
Teletype Bulletin 1201B, Parts Schematic Package.

CONTENTS

- SECTION		Page
1.	GENERAL DESCRIPTION	
	Introduction	1-1
	Physical Characteristics	1-4
	Environment	1-5
	System Power	1-5
2.	OPERATION AND PROGRAMMING	
	Programming	2-1
	Operation	2-1
	Switching On	2-1
	Initial Conditions and Operation	2-4
	Battery Operation	2-5
3.	INSTALLATION AND CHECKOUT	
	Introduction	3-1
	Uncrating	3-1
	Inspection and Preparation	3-2
	Mechanical Inspection	3-2
	Electrical Inspection and Preparation	3-5
	Installation	3-14
	Initial Operation	3-14
	Installation/Removal of the Battery	3-19
	Installation of the Battery	3-19
	Removal of the Battery	3-21
	Procedure to Install External Shielded Cable Assemblies	3-22
	Teletypewriter (TTY)	3-24
	Models 33 ASR/KSR	3-24
	Models 35 ASR/KSR	3-25
	35 ASR/KSR I/O Cable Connections	3-25
	Conversational Display Terminals (CDT)	3-27

CONTENTS	(continued)
----------	-------------

SECTION	CONTENTS (CONTENTACE)	Page
4.	THEORY OF OPERATION	
	Introduction	4-1
	Basic Computer	4-1
	The Central Processing Unit (CPU)	4-4
	Data Path	4-4
	Main Registers	4-4
	Control and Timing Section	4-8
	Memory System	4-12
	Introduction	4-12
	Memory Control System	4-12
	Principles of The Dynamic Semiconductor Memory Chip	4-15
	Detailed Operation of The Memory Unit	4-26
	Refresh Time	4-29
	Chip Select	4-29
	Power Supply Levels	4-29
	Input Clock Amplitudes	4-30
	System Considerations	4-30
	Memory Module	4-31
	The Memory Module Block Diagram	4-32
	Auxiliary Circuit Functions	4-34
	Low Power Data Retention (LPDR) Mode	4-36
	Power Back-Up	4-36
	Programmer's Console	4-38
	Input/Output	4-39
	The Teletypewriter (TTY) Controller	4-40
	Direct Storage Access (DSA)	4-40
	A/Q Channel	4-45
	Interrupts	4-51
	Power Supply	4-55
	Electrical	4-55
	Mechanical	4-57
	General Description and Block Diagram	4-57

89633300 D

SECTION		Page
5.	DIAGRAMS	
	Introduction	5-1
	Key to Logic Symbols	5-3
	Signal Flow	5-3
	Logic Diagram Revision Correlation Sheet	5-8
	Memory System	5-19
	Memory Module	5-21
	Protection Against Catastrophic Failure	5-30
	Memory Address	5-45
	Kiloword Selector	5-49
	Row Selector	5-52
	Column Selector	5-57
	Module Selector	5-60
	Data In	5 -65
	Data In: Parity and Protect Bits	5-68
	Memory Control	5-81
	Low Power Data Retention (LPDR)	5-83
	Memory Control Access Selector	5-90
	Memory Control Timing	5-99
	Memory Control Basic Control Signals	5-105
	Basic Control Signals	5-107
	Write Control Signals	5-115
	Memory Control Data Output Lines	5-121
	Memory Control Bank Address	5-129
	The Central Processing Unit	5-141
	Programmer's Console	5-143
	Register Selectors	5-147
	Data Bit Selectors	5 -152
	Control Switches and Indicators	5-155
	Switches and Output Signals	5- 155
	Indicator Lights and Input Signals	5-156

SECTION		Page
5. (Cont'd.)	DRAWINGS	
	Arithmetic and Logic Unit (ALU)	5-168
	Addend Registers and Gates	5-178
	Augend Registers and Gates	5-182
	Arithmetic and Logic Operations	5-190
	Shifter	5-193
	Interrupt Logic	5-202
	Decoder	5-211
	Instruction Register and First Level Decoders	5-215
	Addend Gate Controls	5-220
	Augend Gate Controls	5-225
	Controls for ALU and Addressing	5-228
	Register Clock Controls	5-232
	Timing	5-241
	State Equations	5-242
	Typical Timing Sequences	5-245
	Oscillator and Phase Generator	5-249
	Counter	5-258
	Interrupt Timing, Y Register Control Logic	5-265
	Main Sequence Flip-Flops	5-270
	Auxiliary Sequence Flip-Flops	5-277
	Input/Output (I/O) Interface	5-291
	A/Q Channel Control	5-294
	Memory Request Logic	5-299
	Index (i) Address and Write Enable Controls	5-302
	Decoder for Fl Field	5-307
	Augend Controls and X Register Clock Control	5-310
	Controls for Shifter and A/Q Channel Direction	5-314
	Main Sequence Flip-Flop Controls	5-318
	Overflow Logic	5-322
	Enable-Interrupt Logic	5-327

SECTION	CONTENTS (continued)	
SECTION		Page
5.	DRAWINGS	
(Cont'd)	Console Interface	5-337
	Start/Stop Sequence Flip-Flops	5-339
	Program Protect Logic	5-345
	Test Mode and Autorestart	5-352
	ALU Logic	5 - 357
	Enter Interrupt Logic	5-364
	Skip Logic	5-369
	Teletypewriter (TTY) Controller PWA 89967400	5-374
	A/Q Channel Data Path	5-374
	Controller/Teletype Interface	5-379
	Oscillator- Baud Rate Selector	5-382
	Address Decoding- Reply/Reject Logic	5-386
	Control and Interrupt Logic	5-390
	Breakpoint Logic	5-396
	Teletypewriter (TTY) Controller PWA 89947600	5-402
	A/Q Channel Data Path	5-404
	Controller/Teletype Interface	5-405
	Oscillator- Baud Rate Selector	5-406
	Address Decoding- Reply/Reject Logic	5-407
	Control and Interrupt Logic	5-408
	Teletypewriter (TTY) Controller PWA 89984700	5-410
	A/Q Channel Data Path	5-412
	Oscillator- Baud Rate Selector	5-413
	Breakpoint Logic	5-414
	Teletypewriter (TTY) Controller PWA 89976400	5-416
	Oscillator- Baud Rate Selector	5-418
	Enclosure Power Input	5-421
	The Power Input Circuit	5- 422
	Power Supply Unit	5- 423
	Power Supply Wiring Diagrams	5-426
	High Power (HP) and Control Assembly	5-437
	Low Power Circuit Assembly	5- 446

SECTION		Page
6.	MAINTENANCE	
	Tools and Special Equipment	6-1
	Calibrate Power Supply Levels	6-3
	Check Battery	6-5
	Inspection or Replacement of Printed Wiring Board	6-7
	Inspection or Replacement of the Power Supply Unit	6-9
	Check Programmer's Console Controls and Indicators	6-12
	Inspection or Replacement of Programmer's Console and	6-15
	Components On It	
	Inspection or Replacement of Cooling Blowers	6-22
	Power On: Procedure For Switching On Power	6-26
	Power Off; Procedure For Switching Off Power	6-27
	Emergency Shut-Down	6-27
	Regular Shut-Down	6-27
	Diagnostics and Margin Tests	6-28
7.	MAINTENANCE AIDS	
	TTL Circuit Operation	7-1
	MOS Circuit Operation	7-3
	The MOS Process and Silicon Gate Technology	7-3
	Precautions in Handling the Memory Modules	7-9
	Protection Against Catastrophic Damage	7-9
8.	PARTS DATA	8-1
9.	WIRE LISTS	9-1

89633300 F xiii

LIST OF TABLES

Section	Table		Page
1	. 1-1	Equipment Description	1-1
4	4-1	Basic Computer Functional Units	4-2
	4-2	Basic Timing Specifications of the Memory Units	4-25
	4-3	DSA Channel Pin Assignments	4-41
	4-4	A/Q Channel Pin Assignments	4-48
	4-5	Interrupt Access Pin Assignments	4-52
	4-6	Summary of Regulated Power Supply Circuits	4-63
			4-63
6	6-1	Power Supply Levels and Tolerances	6-4
9	9-1a	TTY Internal Cable P/N 89684200	9-2
	9-1b	TTY External Shielded Cable P/N 89642300	9-2
	9-2	Memory Expansion BU120-A08 External Cable Assembly (P1) AWG 28 P/N 89658101 (3 sheets)	9-3
	9-3	Memory Expansion BU120-A08 External Cable Assembly (P2) AWG 28 P/N 89658501 (3 sheets)	9-6
	9-4(a)	AB107/AB108 Backplane Wiring-Signal Name Order	9-9
	9-4(ь)	AB107/AB108 Backplane Wiring Card Slot Order	9-51
	9-5	BT148 Backplane Wire List	9-138
	9-6	CDT External Cable Assembly Wire List	9-147

LIST OF FIGURES

FIGURE		Page
2-1	AC Power Switch and Connection	2-3
2-2	Computer Front View	2-7
3-1	Card Placement Slot Assignment: Main Computer Enclosure	3-3
3-2	Card Placement Slot Assignment: Expansion Enclosure	3-4
3-3	Power Supply Heat Shield and Retaining Screws	3-6
3-4	Inside of Main Enclosure Front Door	3-8
3-5	Power Supply Connector Panel	3-8
3-6	AC Power Switch and Connection	3-9
3-7	Rear of Enclosures	3-12
3-8	General View and Dimensions of Main Enclosure: Type Ident. A	3-15
3-9	External Dimensions of Main Enclosure: Type Identifiers A,C,D	3-16
3-10	Rear Cover With Battery	3-20
3-11	Installation Kit Part No. 89986600 For External Shielded Cable	3-23
4-1	Computer System Simplified Block Diagram	4-3
4-2	CPU Block Diagram	4-5
4-3	Memory Address System and Data Flow	4-13
4-4	The Memory Cell	4-17
4-5	Memory Unit (a) Block Diagram and External Connections (b) Detailed Block Diagram (c) Circuit Details (d) Circuit Details	4-19 4-20 4-21 4-22
4-6	Memory Timing (a) CPU and DSA Cycles (b) Refresh Cycles	4-23 4-24
4-7	Memory Module Block Diagram	4-33
4-8	DSA Channel Timing	4-42
4-9	A/Q Channel Timing	4-49
4-10	A/Q Channel Input/Output Lines	4-50
4-11	Power Supply: Simplified Block Diagram	4-58
4-12	AC-to-DC Converter and Protection Circuits: Block Diagram	4-60
4-13	Power Supply Regulator and Control Circuits: Block Diagram	4-64
4-14	Switching Regulator: Basic Circuit and Waveforms	4-66

89633300 F xv

LIST OF FIGURES (continued)

FIGURE		Page
6-1	Computer Backplane Showing the Power Supply Test Points	6-6
6-2	Use of Board Extractor and Board Extender	6-8
6-3	Power Supply Heat Shield and Retaining Screws	6-8
6-4	Power Supply Adjustments and Fuses	6-11
6-5	Power Supply Terminals and Retaining Screws	6-11
6-6a.	Inside of Computer Enclosure Front Door	6-19
6-6b.	Inside of Computer Enclosure Front Door	6-20
6-7	Blower Assembly in Top of Enclosure (All type identifiers)	6-21
6-8	Exposed View of Two Lower Fans and Electrical Connections	6-25
7-1	Diode AND Gates	7-2
7-2	TTL AND Gates	7-2
7-3	Typical Logic Level Margins for TTL Micrologic	7-2
7-4	Typical MOS Characteristic	7-6
7-5	MOS Inverter Circuits	7-6
7-6	MOS Inverter With Output Booster	7-7
7-7	MOS Transmission Gate	7-7

LIST OF FIGURES (continued)

Figure		Page
6-1	Computer Back Plane Showing the Power Supply Test Points	6-6
6-2	Use of Extractor Tool and Extension Board	6-8
6-3	Location of Power Supply Unit and Heat Shield	6-8
6-4	Power Supply Unit: Location of Adjustment and Fuses	6-11
6-5	Power Supply Terminals and Retaining Screws	6-12
6-6a.	Inside of Computer Enclosure Front Door	6-19
6-6b.	Inside of Computer Enclosure Front Door	6-20
6-7	Blower Assembly	6-21

7-1	Diode AND Gates	7-2
7-2	TTL AND Gates	7-2
7-3	Typical Logic Level Margins for TTL Micrologic	7-2
7-4	Typical MOS Characteristic	7-6
7-5	MOS Inverter Circuits	7-6
7-6	MOS Inverter with Output Booster	7-7
7-7	MOS Transmission Gate	7-7

SECTION 1 GENERAL DESCRIPTION

(

GENERAL DESCRIPTION

INTRODUCTION

The CONTROL DATA AB107 and AB108 computers are small, stored program parallel mode digital computers with semiconductor memory of a basic 4096 (4K) 18-bit words, field expandable to 65K words in 4K word increments. The main computer enclosrues houses the first 32K words (32,768) memory bank, the second bank (memory expansion) being accommodated in the BT148 Expansion Enclosure. The main computer and the expansion enclosures also house the peripheral controllers. The following table lists the equipment which make up the AB107 and AB108 computers. Equipment described in this manual (see preface for CE Manuals of associated equipments).

TABLE 1-1. EQUIPMENT DESCRIPTION

Equipment Number	Description
AB107-A	 The central processing unit performs the following functions: a. Arithmetic and logical operations required by the stored program. b. Control operations to execute and synchronize operations within the central processor, in the memory and for input/output. c. Interrupt processing for one internal and fifteen external priority interrupts. d. Program protection to protect one set of programs in the memory from the effect of other programs. The equipment combines with up to eight BA201-B Memory Modules housed in the computer enclosure to provide a bank of 32,768 (32K) words of semiconductor memory storage with a cycle time of 900 nanoseconds.

AB107-A (cont'd)

The memory may be expanded by up to eight BA201-B Memory Modules to provide a second bank of 32K words housed in the BT148-A Expansion Enclosure with the BU120-A Memory Expansion Controller to give a total of 65,536 (65K) words memory.

The memory is inherently volatile. It may be made non-volatile within an enclosure by installing the optional GD611-A Memory Hold Battery in the enclosure.

The equipment includes the following, in addition to the central processing unit:

- a. Front panel Programmer's Console carrying all the system controls.
- Non-buffered input/output channel based on the A and the Q register (A/Q channel).
- c. Direct Storage Access (DSA) channel for the buffered data transfers from peripheral control equipment housed in the main computer enclosure or external to it.
- d. Controller for the standard input/output Teletypewriter.

 The Teletypewriter to be used is the Teletype Corp.

 Models ASR/KSR 33/35.
- e. Wiring, power supplies and enclosure for the AB107-A equipment circuits and in addition, for the following circuits:
 - * FA716-A Cartridge Disk Drive (CDD) Controller
 - * FA442-A/FV497-A Magnetic Tape Transport (MTT) Controller
 - * peripheral controllers, up to four on the A/Q channel and up to three on the DSA channel
 - * FA446-A/FV618-A Magnetic Tape Transport (MTT) Controller
 - * GD611-A Memory Hold Battery (optional)

The equipment works from 110 vac 50/60 Hz line voltage, and can be field converted to 220 vac, 50/60 Hz.

EQUIPMENT DESCRIPTION (cont'd)

AB108-A	Equipment identical to the AB107-A except in that it combines with BA201-A Memory Modules to provide a memory cycle time of 600 nanoseconds. The Input/output operations (A/Q and DSA channels) are correspondingly faster in this computer but the input/output equipment used is the same as in the AB107-A. The equipment works from 110 vac 50/60 Hz line voltage, and can be field converted to 220 vac, 50/60 Hz.
BA201-A	Semiconductor storage module containing 4096 (4K) 18-bit words.
BA201-B	The unit is designed to operate with the AB107 and AB108 computers and uses control logic provided by them to execute read and write operations. The storage read/write cycle durations are: BA201-A controlled by AB108-A: 600 nanoseconds BA201-B controlled by AB107-A: 900 nanoseconds
BT148-A	Expansion enclosure houses (but does not include) a) a bank of up to eight BA201-A or BA201-B Memory Modules to provide a memory expansion of up to 32,768 18-bit words for the AB107/AB108 computers.
	b) the BU120-A Memory Expansion Controller (similar to the Memory Controller of the AB107/AB108).
	 c) peripheral controllers for I/O expansion. (Note that this requires TTL A/Q-DSA Bus Expander, equipment AT310-A in the main computer enclosure). The equipment includes the cabinet wiring and power supplies. It works from 110 vac 50/60 Hz line voltage and can be field-converted to 220 vac, 50/60 Hz.

EQUIPMENT DESCRIPTION (cont'd)

GD611-A

The AB107/AB108 can utilize an optional Memory
Hold Battery, equipment GD611-A, which can be housed
in the computer enclosure. On failure of the
main power the equipment switches automatically
to the battery. This will supply power for
retaining the memory content in the full memory
of 32 kilowords for at least eight hours, but will
not provide the equipment with normal operating
capability. The battery is recharged automatically
during power-on periods, and is fully charged in
not more than 32 hours. The GD611-A equipment
can also be installed in the BT148-A Expansion
Enclosure so as to preserve the contents of the
memory expansion of up to, another, 32 kilowords.

PHYSICAL CHARACTERISTICS

Dimensions (approximate)
each enclosure:

Width 19 inch, 483 mm

Height $15^3/4$ inch, 400 mm

Depth 20 inch, 508 mm

Weight:

The basic complete enclosure weighs

about 80 lbs, 36.4 kg.

ENVIRONMENT

Operating Temperature 40°F to 12°C to 90% Storage and Shipping Temperature -40°F to 10°C to 100% Storage and Shipping Humidity 0 to 100% Storage Stora

40°F to 120°F (5°C to 50°C)
10% to 90% non-condensing
-40°F to 160°F (-40°C to 70°C)
0 to 100% RH non-condensing

NOTE

Extremes of temperature and humidity must not occur together.

SYSTEM POWER

Power input

104 - 127 vac, 49 - 60.6 Hz, single phase, 600 VA or
198 - 264 vac, 49 - 60.6 Hz, single phase, 600 VA

Note: the equipment can be field-converted from one voltage range to the other (see Section 3).

Equipment ground

The equipment chassis is connected to the third (ground) lead in the line cord. It must be connected to a good ground (refer to Site Preparation Manual, publication No. 60437000).

The logic ground of the equipment is isolated from the chassis. It should be connected to the general logic ground of the installation.

89633300 A 1-5

SECTION 2 OPERATION AND PROGRAMMING

OPERATION AND PROGRAMMING

PROGRAMMING

For programming information refer to the 1784 Computer System Reference Manual, Publication number 89633400.

OPERATION


This part describes the switching on and operation of the computer using the controls and indicators on the Programmer's Console (front panel). The console is illustrated in Figure 2-2, the controls and indicators are described in section 6 of the 1784 Computer System Reference Manual, Publication number 89633400.

SWITCHING ON PROCEDURE

After the computer has been installed, checked and the initial operation procedure carried out (Section 3), the computer may be switched on by performing the following steps:

1. Connect the main computer enclosure (equipment AB107/AB108) to the power outlet by means of the power cord and apply the power by switching on the AC POWER switch at the top of the enclosure rear panel (Figure 2-1).

ENCLOSURE REAR PANEL




2. Switch ON the dc POWER switch on the Programmer's Console front panel (see Figure 2-2). The indicator above the switch should light.

WARNING

If the indicator does not light or if any other fault is suspected, the computer must be switched off immediately by turning off the AC POWER switch at the top of the rear panel. Refer to Section 6 for further procedures.

EXPANSION ENCLOSURE FRONT PANEL



3. If an expansion enclosure (equipment BT148) is connected, carry out steps (1) and (2) above for the expansion enclosure. The controls on the expansion enclosure are in the same relative positions as those on the main computer enclosure.

WARNING

Should it become necessary to switch off the computer always switch off the expansion enclosure first at the rear panel AC POWER switch.




Figure 2-1. AC Power Switch and Connection

INITIAL CONDITIONS AND OPERATION

NOTE

The manual controllers and indicators on the Programmer's Console (front panel) are shown in Figure 2-2 and are described in Section 6 of the 1784 Computer System Reference Manual, Publication number 89633400.

Set up <u>initial conditions</u> by the following procedure (use the controls on the Programmer's Console).

- 1. The installation has up to 32K word memory:
 - 1.1 Press MASTER CLEAR pushbutton.
 - 1.2 Set Mode switch (65K/32K) to 32K.
 - 1.3 Set ENTER/SWEEP switch to ENTER.
 - 1.4 Set INSTRUCTION/CYCLE switch to its central (COMPUTE) position.
 - 1.5 Set PARITY FAULT STOP switch to the central (off) position.
 - 1.6 Set SELECTIVE STOP and SELECTIVE SKIP switches to the down (off) position.
 - 1.7 Press the GO pushbutton.
 - 1.8 Press MASTER CLEAR pushbutton.
- 2. The installation includes memory expansion (equipments BU120-A and BA201-A or BA201-B) in the expansion enclosure (equipment BT148) and therefore has more than 32K (but less than 65K) words memory:
 - 2.1 Press MASTER CLEAR pushbutton on the main computer.
 - 2.2 Set Mode switch (65K/32K) to 65K on the main computer.
 - 2.3 Set ENTER/SWEEP switch to ENTER
 - 2.4 Set INSTRUCTION/CYCLE switch to its central (COMPUTE) position.

- 2.5 Set PARITY FAULT STOP switch to the central (off) position.
- 2.6 Set SELECTIVE STOP and SELECTIVE SKIP switches to the down (off) position.
- 2.7 If the full complement of eight memory modules is installed in the expansion enclosure: set P register to FFFF₁₆.
- 2.8 Press the GO pushbutton on the main computer.
- 2.9 Press the MASTER CLEAR pushbutton on the main computer.

The computer may now be operated.

NOTE

Do not switch SELECTIVE SKIP or PROGRAM PROTECT switch when computer is in RUN operation.

BATTERY OPERATION

Introduction

On failure of the external ac power the computer automatically switches to the Low Power Data Retention (LPDR) mode of operation, and so connects the optional Memory Hold Battery, equipment GD611-A. In this mode, the battery (if installed) supplies the power to retain the memory content in the full memory of 32 kilowords, but the equipment does not have normal operating capability. The battery, when installed, provides power for LPDR operation for at least eight hours when fully charged. It is recharged automatically during normal operation and reaches full charge in not more than 32 hours.

89633300 F 2-5

Memory Expansion

The Memory Expansion Controller, equipment BU120-A, and the BT148 Expansion Enclosure provide the same facilities for power failure to the memory expansion. Thus with a Memory Hold Battery, equipment GD611-A, installed in the expansion enclosure, the full memory content can be retained for eight hours after failure of the external ac power.

Operation

Failure of the external ac power is shown by the POWER indicator light and all other indicators going dark during operation. If this happens, check the external ac supply. If this failed because of no voltage or voltage reduced under allowed tolerances (see section 1, System Power) this is indicated by "brown out" of illumination. The battery will conserve the contents of the memory for eight hours. Operation of the computer may be resumed as soon as ac power returns. If the ac power appears to be in order but the front panel indicators are still dark, switch off the AC POWER switch at the top of the computer rear panel (figure 2-1) and refer to section 6.

WARNING

Do not switch off the front panel DC POWER switch.




Figure 2-2. Computer Front View. (Programmer's Console, Controls and Indicators).

SECTION 3

INSTALLATION AND CHECKOUT

INSTALLATION AND CHECKOUT

INTRODUCTION

This section provides installation procedures for the AB107/AB108 computers. To install peripheral equipments refer to the appropriate Customer Engineering or Installation manuals. Refer also to Control Data Mini Computer Systems, Site Preparation Manual, publication No. 60437000.

UNCRATING

INSPECTION

The equipment is packed in cartons with adequate packing material in the carton to isolate it from shocks in transit. A preliminary inspection of the carton must be made before uncrating. Evidence of damage must be noted and reported immediately (refer to Field Procedures Guide).

UNPACKING

To unpack the equipment lay each carton in turn on a clean smooth flat surface. Cut the sealing tape of the carton, open out the flaps, remove the packing material on top and sides of the equipment and lift out the equipment onto the clean surface beside the carton. Check the contents of each carton against packing (consignment) list and inspect each item for transit damage (dents, scratches, signs of breakage). Note and report damaged or missing parts (refer to Field Procedures Guide).

CRATING INFORMATION

Consult Control Data procedure 8.504.00 in the Customer Engineering Field Procedures Guide.

89633300 A 3-1

INSPECTION AND PREPARATION


Inspect the main computer enclosure and the expansion enclosure BT148 (if ordered) as follows:

a. Mechanical inspection

- * Inspect the enclosure for superficial damage, loose cables and screws
- * Open the enclosure
- * Check the Identification Plates on the right hand side of the enclosure (inside the door). Make sure that the equipment supplied corresponds to the Customer's order
- * Check that all the printed wiring assemblies corresponding to the equipments shown on the Identification Plates are inserted in their proper slots (see Figures 3-1, 3-2) If necessary insert them and stick the corresponding Identification Plate on the right side of the enclosure interior.
- * Check that the computer enclosure corresponds to the Memory Modules supplied:

Enclosure		Computer Cycle Time	Memory Module	
main	expansion		, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
AB107 AB108	BT148 BT148	900 nsec 600 nsec	BA201-B BA201-A	

- * Check that each printed wiring assembly is properly seated
- * Note serial number and part number of equipments supplied for future reference. This information is written on the Identification Plates.




PWA's part of equipment AB107/AB108

NOTES

- 1. The Memory Control board and the Memory Address board together form the Memory Controller.
 This is similar to equipment BU120-A in the Expansion Enclosure.
 - 2. Memory modules must be installed sequentially from slot 29. For instance, if equipment contains 16K, four modules are installed in slots 29 through 32.
 - 3. See section 1 for definition of equipments.

Figure 3-1. Card Placement Slot Assignment: Main Computer Enclosure



NOTES

- 1. The Memory Control board and the Memory Address board together form the Memory Expansion Controller, equipment number BU120-A.
- 2. Memory modules must be installed sequentially from slot 29. For instance, if equipment contains 16K, four modules are installed in slots 29 through 32.
- 3. See section 1 for definition of equipments.

Figure 3-2. Card Placement Slot Assignment: Expansion Enclosure

- b. Electrical inspection and preparation
 - * Check the ac line voltage available
 - * The equipment can accommodate one of the following nominal line voltages:

```
either 110 vac, 50-60 Hz, single phase or 220 vac, 50-60 Hz, single phase
```

Note: the exact specifications are given in Section 1.

- * Check the enclosure Identification Plate for the line voltage of the enclosure. If this coincides with the one available, skip the next paragraph and proceed to the one after; if the enclosure line voltage is not the same as that available, proceed with the modification as described in the next paragraph.
- * To modify the enclosure (main or expansion) to allow it to accommodate a line voltage (110 vac or 220 vac nominal) other than it is connected for, proceed as follows:
 - make sure that the enclosure is not connected to line voltage
 - remove the power supply heat shield by removing its retaining screws on the inside of the enclosure front cover (refer to Figure 3-3).




Figure 3-3. Power Supply Heat Shield and Retaining Screws

- connect the shorting links on TB2 of the power supply connection panel according to the supply voltage available. See figures 3-4 and 3-5.

NOTE: The view in figure 3-4 is exact for series Al2 and down. Three areas, marked PC, PS, MH in figure 3-4, were physically altered in series Al3 and up, including type identifiers C and D.


PC: The soldered connections of the programmer's console cable to the programmer's console card were replaced by two horizontal connectors, which are mounted in the same area and are marked J20 and J21 on the nearby enclosure wall.

This change affects the procedure for removing the console card.


PS: The three soldered connections to the power supply were replaced by a single vertical connector. This change affects the procedure for removing the console card.

MH: The route of the main harness to the backplane under the cardfile was shifted away from the enclosure wall towards the center.

This change does not affect the procedure for removing the card.








SHORTING LINKS FOR 220VAC INPUT

NOMINAL INPUT VOLTAGE	SHORTING LINKS ON TB2 TERMINALS	INPUT TO TERMINALS
110 vac	1-2, 3-4-5, 6-7-8, 9-10	3, 7
220 vac	2-3, 5-6, 8-9	3, 7






Figure 3-5. Power Supply Connector Panel

- * As a further check inspect the power supply connections as follows:
 - make sure that the enclosure is not connected to line voltage
 - remove the power supply heat shield by removing its retaining screws on the inside of the enclosure front cover (unless already removed).

 Refer to figure 3-3 and to figure 3-4.
 - inspect the shorting links on TB2 of the power supply connection panel and make sure that they are in their correct position. Refer to figures 3-4 and 3-5.

* Check fuses:

Fuse designation	Function	Current	Speed (blow)	Location	Location refer to
Fl	ac power	8 A for 110 vac 4 A for 220 vac	-	 Input unit	Figure 3-6
F2	battery	1 A	slow] """	
F3 F4	dc power dc aux	5 A 100 mA	fast slow	Power Supply	Figure 3-3




Figure 3-6. AC Power Switch and Connection

- * If the system includes the memory back up power source, battery equipment GD611-A, check:
 - proper installation of the equipment in each enclosure (refer to installation procedure)
 - voltage at the battery terminals (nominal 28 vdc; for exact specification refer to Section 1)

If the battery has to be changed refer to battery installation information at the end of this section.

- * Check for electrical short circuit between conductors on the equipment power supply cable connector, also between each conductor and logic ground (do not forget the third conductor). Use highest resistance scale on the multimeter and make sure that the AC POWER switch at the top of the equipment rear panel is OFF (Figures 3-6 and 3-7).
- * Check all connections for tightness.
- * Reinstall the power supply heatshield by replacing its retaining screws (refer to Figures 3-3 and 3-4).
- * If the system includes a BT148 Expansion Enclosure, check that the equipments match by checking the identification plates on the enclosure, on the two assemblies of the Memory Expansion Controller and on each of the memory modules (refer to the table on page 3-13).

Make sure that the main computer and the expansion unit match.

12. If the system includes memory expansion (equipments BU120 and BA201-A or BA201-B) in the BT148 Expansion Enclosure and therefore has more than 32K words memory, carry out the following:

Switch off the dc POWER on both enclosures. Install the expansion enclosure cables (refer to Figure 3-7). Switch on the dc POWER on both enclosures.

- 12.1 Press STOP switch on main computer.
- 12.2 Make sure that the main computer and expansion equipment have the same memory cycle time (see page 3-13).
- 12.3 Perform steps 1 and 2 above for the enclosure.

NOTE

All control switches (except the dc POWER ON switch of the Expansion Enclosure) are located on the main computer front panel.

- 12.4 Press MASTER CLEAR switch.
- 12.5 Set Mode switch (32K/65K) to 65K.
- 12.6 Set ENTER/SWEEP switch to ENTER.
- 12.7 Set INSTRUCTION/CYCLE switch to its central (COMPUTE) position.
- 12.8 Set PARITY FAULT STOP switch to its central (off) position.
- 12.9 Set SELECTIVE STOP and SELECTIVE SKIP switches to their down (off) positions.
- 12.10 If the full complement of eight memory modules is installed in the expansion enclosure: set P register to FFFF₁₆.
- 12.11 Press the GO pushbutton.
- 12.12 Press MASTER CLEAR pushbutton.
- 12.13 Perform steps 12.4, 12.5, 12.6 above.

Cable	Part Number	Connections		
		Computer	Expansion	
1	89658100	33P1	31P1	
2	89658100	31P1	33P1	
3	89658500	33P2	31P2	
4	89658500	31P2	33P2	
5	89802800	23P1A07 23P1B11 (GND)	27P2A23 27P2B21 (GND)	

Figure 3-7. Rear of Enclosures

	Equipment Number		
Memory Cycle		ry Expa	nsion
nsec		Controller	Memory Module
900	BT148	BU120-A	BA201-B
600	BT148	BU120-A	BA201-A

Note power supply requirements: Initial Operation paragraph 4

Insert the Memory Expansion Controller assemblies (2) and the memory module assemblies in the slots of the expansion assigned to them and make sure that they are well seated. (Figure 3-2)

Connect the five cables of the Memory Expansion Controller (refer to Figure 3-7 and Section 9). Note that the Memory Expansion Controller (slots 27,28) are wired to slots 31 and 33 through the back plane.

The flat cables plug into slots 31,33.

* Connect on each enclosure a length of insulated wire of adequate crossection to the enclosure ground and one to the logic ground lug (refer to Figure 3-7); make sure the wire is long enough to connect the computer (or expansion enclosure) to the nearest logic ground outlet in the installation.

Adequate crossection for this ground-wire is considered to be

110 vac line voltage: AWG 12 220 vac line voltage: AWG 16

INSTALLATION

Ensure that there is no obstruction to free air circulation around either enclosure and that there is enough room to insert connectors and open the rear cover. See figures 3-8, 3-9 for the necessary clearance dimensions around the enclosure.

Ensure that the equipment is properly grounded by performing the following for each enclosure:

- * check that the third pin (ground) of the power cord (chassis ground) connects to a good ground
- connect the logic ground of each enclosure to the system logic ground
 (refer to Figure 3-7 and the paragraphs on preparation of the equipment)
- * connect the chassis ground to the system ground.

Refer to the Mini Computer Site Preparation Manual, CDC publication number 60437000.

Hook up the power by plugging the equipment line cord to the enclosure rear panel (J1: Figures 3-6 and 3-7) and then to the utility outlet.

INITIAL OPERATION

The equipment has been fully tested in the factory before despatch. The following procedure checks the equipment on first installation on site and prepares it for operation. It is assumed that it has been checked as detailed in the previous paragraphs and any discrepancies corrected.

The computer main enclosure is set up first; only when that is prepared is the expansion enclosure prepared, if it is part of the installation.




Figure 3-8. General View and Dimensions of Main Enclosure: Type Identifier A




Figure 3-9. External Dimensions of Main Enclosure: Type Identifiers A,C,D

TO END OF SWITCHES

INITIAL OPERATION - Continued

The Programmer's Console (front panel) controls used in the following are described in Section 6 of the 1784 Computer System Reference Manual, publication number 89633400. The console is shown in figure 2-2 of this manual.

- Open the front cover of the enclosure and pull out all the printed wiring assemblies from their connectors but leave them in their slots.
- Turn on the AC POWER switch at the top of the rear panel (see figures 3-6 and 3-7). Examine the enclosure to see that all blowers work.
 NOTE: The number of blowers is four or six, depending on the type identifier. Refer to Maintenance Section 6.
 If there is no airflow, or some other fault is detected, switch off the equipment immediately using the emergency shut-down procedure on page 6-3. Location of the air inlets and outlets is shown in figures 3-8 and 3-9.
- 3. Turn on the DC POWER switch on the operator's console (enclosure front panel - refer to figure 2-2). The indicator above the switch should light.

WARNING

If the indicator does not light, or if any other fault is suspected, the equipment must be switched off immediately by turning off the AC POWER switch at the top of the rear panel. See page 6-3 for the emergency shut-down procedure.

- 4. Check the power supply voltages (see section 6). Check that the value of V_{SS} is correct for the memory modules installed: BA201-A or BA201-B. See table 6-1 for power supply voltages.
- 5. Switch off the DC POWER switch on the Operator's Console and re-insert the printed wiring assemblies. Make sure that they are well-seated.
- 6. Repeat step 3 in this procedure.

INITIAL OPERATION - Continued

7. If the Expansion Enclosure, equipment BT148, is part of the installation, repeat steps 1 through 6 for it.

Set up initial conditions by the following procedure:

- 8. The installation has up to 32K word memory:
 - 8.1 Press MASTER CLEAR pushbutton.
 - 8.2 Set Mode switch (65K/32K) to 32K.
 - 8.3 Set ENTER/SWEEP switch to ENTER.
 - 8.4 Set INSTRUCTION/CYCLE switch to its central (COMPUTE) position.
 - 8.5 Set PARITY FAULT STOP switch to its central (off) position.
 - 8.6 Set SELECTIVE STOP and SELECTIVE SKIP switches to their down (off) positions.
 - 8.7 Press the GO pushbutton.
 - 8.8 Press MASTER CLEAR pushbutton.
- 9. Check all registers by entering data in each one. Note that this check also serves as a lamp test for the indicators associated with the registers and the data input keys.
- 10. Enter a pattern into memory and correct any problems.
- 11. Sweep the memory to check for parity error.

NOTE

In steps 8 and 9 refer also to 1784 Computer System Reference Manual, publication 89633400.

INSTALLATION/REMOVAL OF THE BATTERY (Figure 3-10)

The optional power back-up source, rechargeable battery equipment GD611-A is normally packed separately. In operation, the battery is housed in the rear cover of the enclosure. To install the battery follow the outline procedure given below.

Installation of the battery

- If the battery is new, install the battery, starting from step 4.
 If the battery is not new, or if there is some doubt about its state of charge, go on to the next step.
- 2. Check the open circuit voltage of the battery.
- 2.1 Connect a voltmeter/multimeter of 20,000 ohms per volt or more across the terminals of the battery.
- 2.2 Measure the open-circuit voltage to be 24.2 vdc or more.
- 2.3 If not, replace the battery by a fully-tested one. If yes, go on to the next step.
- 3. Check the full load voltage of the battery.
- 3.1 Connect two 60 ohm, 5%,10 Watt resistors in parallel across the terminals.
- 3.2 Connect the voltmeter.
- 3.3 Measure the full load voltage to be 24.2 vdc or more.
- 3.4 If not, replace the battery by a fully-tested one.

 If yes, disconnect the multimeter and resistors and install the battery, starting from step 4.




Figure 3-10. Rear Cover With Battery

- 4. Remove rear cover of the enclosure by undoing the two thumb-screws at the top of the rear cover, tilting the cover back and sliding it out of its slots.
- 5. Fix the battery to the rear cover (Figure 3-10) using the four screws and corresponding nuts and washers provided.
 - 6. Install the battery cable provided as follows:
 - 6.1 connect the cable shoes under the nuts on the battery terminals, the red lead to the positive (+) terminal
 - 6.2 slide the rear cover (with the battery fixed to it) into its slots and support it by hand
 - 6.3 connect the other end of the cable to connector JO on the enclosure, inserting the red lead to the lower pin of the connector
 - 6.4 close the rear cover onto the enclosure and tighten the two thumbscrews
 - 7. Check the battery fuse (refer to Figure 3-6).

If the equipment is newly installed or has not been used with a battery before perform also the following steps:

- 8. Load the memory with a pattern and check the pattern under normal operating conditions. Record the pattern.
- 9. Turn off the equipment power supply (Power Off Procedure, section 6)
- 10. After a few minutes turn on the power again (Power On Procedure, Section 6) and check that the pattern in the memory has been retained.

If the pattern has been retained, proceed with normal operation. If the pattern has not been retained recheck the battery (see step 1 above). If battery is in order proceed to memory diagnostics.

Removal of the battery: Do steps 6, 5, 4, in that order.

PROCEDURE TO INSTALL EXTERNAL SHIELDED CABLE ASSEMBLIES (Figure 3-11)

The ground screw to which the external shielded cable is to be attached may or may not have a cable already attached to it.

Ground Screw Without Cable Attached

- 1. On the interior surface of the rear connector panel, scrape off a 0.5 inch (12.7 mm) diameter circle of paint around each of the three lower holes.
- 2. Open Installation Kit Part No. 89986600 that contains all the attachment parts needed.
- 3. Slide the external tooth lock washer onto the screw.
- 4. Insert the screw and external tooth lock washer into the hole of the rear connector panel.
- 5. Mount the spring lock washer.
- 6. Mount the plain washer.
- 7. Mount one of the two hexagonal nuts.
- 8. Slide the flat-locking terminal of the cable onto the screw.
- 9. Mount the other hexagonal nut. Secure the cable into place.


Ground Screw With Cable Attached

- 1. Remove the securing nut and save it.
- 2. Slide the flat-locking terminal of the cable onto the screw.

CAUTION

Do not mount more than four external shielded cables onto the same screw.

3. Mount again the nut that was removed in step 1.
Secure the cable into place, making sure there is proper electrical contact with the cables already attached.






Figure 3-11.Installation Kit Part No. 89986600 For External Shielded Cables

13. Teletypewriter (TTY)

NOTE: In the following refer to the Teletype Corportation instruction manual for the Teletypewriter in the system. Carry out all procedures and checks listed there. In addition, carry out the procedure outlined below.

- * Inspect the teletypewriter for superficial damage, loose cables and screws.
- * Check the teletypewriter wiring:
 - loop-current must be 20 milliamperes
 - connect for full-duplex operation
 - wiring changes as detailed below.

Models 33 ASR/KSR

Modifications to run full duplex with a 20 ma current loop. The changes are noted on the diagram for the customer interface (TTY 9336WD-B2) on terminal strip BL (x). Also, see Note 9 on 9336WD-A1.

Instructions for conversion:

- 1. Move the purple wire on BL(X)-8 to BL(X)-9.
- 2. Move the White-Blue Wire on BL(X)-4 to BL(X)-5.
- 3. Move the Brown-Yellow wire on BL(X)-3 to BL(X)-5.
- 4. Ref. diagram 9336WD-Bl
 Move wire on AC(R-1) tab 3 to R-1 tab 4. Blue wire.

Facing the rear of the unit, the terminal strip BL is located on the lower left side near the cable entry.

13. Teletypewriter (TTY) Continued

R-1 is located on the left side midway to the front, a large brown resistor with 4 tabs.

Models 35 ASR/KSR

This type of TTY does not have the same jack/connector configuration as the 33 KSR/ASR teletypewriter, so it does not utilize the connector on the TTY external cable assembly. The connector must be cut off and terminal lugs should be installed on the wires.

Remove the terminal strip cover of the terminal strip located in the place normally occupied by the I/O connectors. Remove the shorting brackets from TB 5, 6, 7, and 8, if they exist.

Connect the TTY external cable wires to TB5, 6, 7 and 8. Then replace the terminal strip cover and close the TTY to cover.

35 KSR/ASR Teletypewriter I/O Cable Connections

66-PIN CONTINENTAL CONNECTOR PIN AT CPU END	TB PIN
Pin 47	5
Pin 43	6
Pin 49	7
Pin 45	8

* The teletypewriter normally operates from a power line with a nominal voltage of 110 volts. Check the teletypewriter and the available line voltage. If they match, hook up the power to the teletypewriter by plugging the line cord into the utility outlet.

- 13. Teletypewriter (TTY) Continued If the power line voltage is 220 volts a transformer will have to be used. To determine the power rating of the transformer, consult the teletypewriter instruction manual.
- * The 33 KSR/ASR TTY's come equipped as either 60 Hz or 50 Hz devices.

 Both units require single phase 120 vac.
- * The 35 MSR/ASR teletypewriters are shipped with a 50 Hz mechanical conversion kit (see Section 10.2). When installed, these TTY's will accept 50 Hz, 120 vac. Install this kit if applicable. The kit contains the necessary instructions to accomplish the change.
- * It may be necessary to replace the male connector of the TTY primary power cord to make it compatible with the customer power source.
- * Check the teletypewriter operation by performing the following:
 - set power switch to LOCAL ON
 - press a number of characters on the keyboard and check that the printer prints them correctly.
 - press LINE FEED and CARRIAGE RETURN (LF CR) buttons on the keyboard.
- * Check the teletypewriter in conjunction with the computer by perforing the following:
 - switch off the AC POWER switch on the expansion enclosure and on the computer rear panel.
 - connect the external data cable from the teletypewriter to the main computer enclosure (refer to figure 3-7); check that the internal cable (P14 to slot 20) is correctly seated.

13. Teletypewriter (TTY) Cont'd

- make sure the baud select on the TTY controller is properly installed, (Baud rate 110 is selected with Jumper on TTY Controller).
- Switch on the AC POWER switch on the computer rear panel and the DC POWER switch on the Programmer's Console.
- Set teletypewriter power switch on ON LINE
- press a character a number of times in succession: the teletypewriter should print the character twice (and twice only) showing presence of the TTY Controller board in the comcomputer enclosure.
- press the MASTER CLEAR switch on the computer Programmer's Console.
- press again a character on the keyboard a number of times in succession: the teletypewriter should again print the character twice.
- run the applicable diagnostics as detailed in the System Maintenance Monitor (SMM) for the TTY.

14. Conversational Display Terminal (CDT)

- * Inspect the Conversational Display Terminal for superficial damage, loose cables and screws.
- * The CDT normally operates from a power line with a nominal voltage of 110 volts. Check the CDT and the available line voltage. If they match, hook up the power to the teletypewriter by plugging the line cord into the utility outlet. If the power line voltage is 220 volts a transformer will have to be used. To determine the power rating of the transformer, consult the CDT instruction manual.

14. Conversational Display Terminal (CDT) Cont'd

- * The CDT can be utilized as a 50 Hz/60 Hz 120 vac device without any internal changes. It may be necessary to change the connector on the primary power cord before connecting it to the customer power source.
- * Check the CDT operation by performing the following:
 - set power switch to ON
 - ensure local switch is in the OFF position.
 - press a number of characters on the keyboard and check that the printer prints them correctly.
 - press clear to see if screen is cleared of all characters.
- * Check the CDT in conjunction with the computer by performing the following:
 - switch off the AC power switch on the expansion enclosure and on the computer rear panel.
 - connect the external data cable from the CDT to J14 in the main computer enclosure. Check that the CDT/TTY internal cable (P14 to slot 20), is correctly seated.
 - If the Non-Impact Printer (NIP) is part of the system, install cable assembly P/N 62078801 between the CDT and the NIP. The printer daisy chain output on the NIP must be terminated with terminator assembly P/N 62078900.
 - make sure the baud select on the TTY controller board is properly installed. Baud rates are 110, 300, 1200, and 9600 only. Maximum baud rate for NIP Printer is 300. Use of NIP Printer at baud rate greater than 110 will require software restrictions to prevent lost characters after a carriage return.

- 14. Conversational Display Terminal (CDT) Cont'd
 - Odd or even parity operation of the CDT may be required by specific applications. In that event, changes will have to be made on the TTY controller board.
 - To select even parity and seven data bits per character, add a wire between P2-B22 and U53-7. To select odd parity and seven data bits per character, add another wire between P2-B28 and U52-7.
 - Install wires, if required, on the component side of the TTY controller board.
 - Switch on the AC POWER switch on the computer rear panel and the DC POWER switch on the Programmer's Console.
 - set CDT switch to ON.
 - Run the applicable diagnostics as detailed in the System Maintenance Monitor (SMM) for the TTY.
- Install all peripheral controllers according to appropriate
 Customer Engineering manual. Refer to delivery note/equipment
 order for list of peripheral controllers and to Figures 3-1,3-2. Make
 sure that the appropriate internal and external cables are connected
 (refer to the cable list of the peripheral Customer Engineering
 manual). The preface to this manual lists the Customer Engineering
 manuals of the peripheral controllers.

WARNING

Before attempting to insert any controller make sure that the enclosure dc POWER switch is off.

16. Install all interconnecting cables between the main computer enclosure and the expansion enclosure (if part of system).

Conversational Display Terminal (CDT) Continued

- 17. Make all interrupt connections according to system requirements on the computer main enclosure back plane using the interrupt cable assembly number 89724702. For interrupt pin assignments on the CPU refer to Table 4-5.
- 18. Make all DSA scanner connections according to system requirements. Refer to AB107/AB108 Computer Input/Output Specification Manual, publication number 89673100 as well as the CE manuals for specific controllers. The preface to this manual has a complete list.
- 19. Run diagnostics (SMM 17).

SECTION 4

THEORY OF OPERATION

THEORY OF OPERATION

INTRODUCTION

This section presents general and detailed functional descriptions of the equipment, using aids such as overall and detailed block diagrams and timing diagrams. Descriptions are keyed to the detailed logic diagrams in the Diagram Section (Section 5) and afford a basis to understand the detailed description of the specific circuit in that section.

NOTE

It is assumed that the reader is familiar with Control Data equipment and with the programming characteristics of the Computer as described in the 1784 Computer System, Reference Manual, Publication No.89633400.

BASIC COMPUTER

The AB107/AB108 with the memory and other supporting equipment is a stored program parallel mode digital computer. The computer word contains 18 bits; the 16 least significant bits (bits 00 through 15) contain data and instructions, bit 16 is the parity bit, bit 17 is the program protect bit.

The simplified block diagram of the computer system is given in Figure 4-1. It shows the principal functional units of the computer with an indication The interconnection between the units is shown of their equipment numbers. both within an equipment and between the main computer enclosure (equipment or AB108) and the expansion enclosure (BT148). The main computer equipment houses up to eight memory modules (equipment BA201-A/B). houses the optional Memory Hold Battery (equipment GD611-A) and provides slots and wiring for peripheral equipment controllers on the A/Q and Direct Storage The expansion enclosure (equipment Access (DSA) input/output channels. BT148) similarly houses the whole of the memory expansion system and the Memory Hold Battery and provides slots and wiring for peripheral equipment controllers on the two input/output channels. The equipment is listed and described in Section 1 of this manual; detailed circuit, logic and interconnection diagrams are given in Section 5. Functional block diagrams are given in this section.

89633300 F 4-1

Most of the circuitry of the computer is accommodated on 50-PAK printed wiring boards. The power supply forms a separate component unit within the computer enclosure. Table 4-1 lists the units of the basic computer, their slot allocation within the computer enclosure is shown in Figure 3-1.

TABLE 4-1. BASIC COMPUTER FUNCTIONAL UNITS

			
Subsystem	Unit designation	Slot	Assembly/Mounting
CPU	Timing	23	single P.W.A.
	Decoder	24	single P.W.A.
	Arithmetic and Logic Unit (ALU)	25,26	two identical P.W.A.'s
	Console Interface	21	single P.W.A.
	I/O Interface	22	single P.W.A.
	Teletypewriter Controller (TTY)	20	single P.W.A.
	Programmer's Console	-	enclosure front panel
Memory System	Memory Module (900 nsec)BA201-B (600 nsec)BA201-A	29÷36	one to eight P.W.A.'s (BA201-A or BA201-B)
	Memory Address Assy)Memory	28	single P.W.A.
	Memory Control Assy Controller	27	single P.W.A.
Power Supply	Power Supply Unit	-	Unit mounted on front
			door of enclosure
			1
Battery	Equipment GD611-A	-	Mounted on rear cover
(optional)			of enclosure




FIGURE 4-1 COMPUTER SYSTEM SIMPLIFIED BLOCK DIAGRAM

Figure 4-1. Computer System Simplified Block Diagram

THE CENTRAL PROCESSING UNIT (CPU)

DATA PATH

The block diagram of Figure 4-2(a) shows the main circuits in the arithmetic and control portion of the 1784 computer. The input/output (I/O) and memory interfaces are indicated.

As shown, the CPU consists of the ALU/Shifter network, control circuits and registers. In general, the registers contain operators and data for some period of time. When the register contents require an arithmetic, logical, or transfer operation, they are transmitted through the ALU/Shifter network. The ALU/Shifter network combines these quantities in a logical or arithmetic operation, operates on them independently as in a shift, or simply serves as a path to transfer the contents of one register to another. Thus the ALU/Shifter serves as the main path for all arithmetic, logical or interregister transfer operations.

The AB107/AB108 instruction Execution Charts (publication number 89723800) give details of the contents of the computer circuits at the various stages of execution of the program commands.


MAIN REGISTERS

X Register

The 16 bit data (X) register temporarily stores all data words read from the memory by the CPU. This register holds one of the parameters in most arithmetic operations.

Y Register

The 16 bit address (Y) register temporarily stores incomplete addresses during address modification (indirect addressing). It stores the final effective address when modification is complete. It is also used to store temporarily a data word whose protect bit is being modified during set/clear protect bit instructions; or one whose data content (16 bits) is increased by +1 during Replace-Add-One instruction.



- Errata: 1. Zone D-7: input to ALU block should be "S" CONTROL (not "S" CONTROL)
 - 2. Zone B-4: input should be "ENABLE INTERRUPT" INSTRUCTION (missing quotation marks).
 - 3. Zone D-3: INTERRPUT SEQUENCE TIMING should be INTERRUPT SEQUENCE TIMING (spelling).
 - 4. Zone D-3: in block of SAVE OVERFLOW etc. INTERRUPUT should be INTERRUPT (spelling).

Figure 4-2. CPU Block Diagram

A Register

This 16 bit register is the principal arithmetic register in most arithmetic and logical operations. The sixteenth bit in the register is the sign bit. The register is also used as a temporary store for data received or transmitted on the A/Q channel.

Q Register

The 16 bit Q register serves as the auxiliary register in most arithmetic and logical operations. It is also used to hold address codes of peripheral devices operating on the A/Q channel; it also serves as index register No. 1.

P Register

The program address (P) register contains 15 bits in the 32K mode and 16 bits in the 65K mode (operation with memory expansion). It holds the program address of the instruction currently being executed. In the later stages of execution of most instructions the P register is advanced by adding +1 through adder/shifter network for referencing the next instruction. The P register may be decremented by adding -1 during some interrupt sequences.

M Register

The 16 bit mask (M) register stores the interrupt mask bits. Each bit in the mask register corresponds to a particular interrupt line. For the computer to recognize an interrupt when it occurs, the corresponding bit of the mask register must be active (high).

B Register

The 16 bit breakpoint (B) register holds data for address comparison during breakpoint mode of operation. This register can be accessed only manually through the Programmer's Console front panel controls.

Instruction Register

The 16 bit instruction register stores those words read from the memory which are to be treated as instructions. These bits, when decoded, direct the execution of the instructions.

I Register

Storage location $00FF_{16}$ serves as index register No. 2 for indirect addressing; index register No. 1 is the Q register.

Addend/Augend Gates

These gates serve as the input gate control for the ALU/Shifter. In most arithmetic, logical and register transfer operations one input is selected by the addend gates and one by the augend gates.

The gates can select signals as follows:

Gate	can select	
addend	- output of X, P, M, Q registers	
augend	 output of X, Y, A registers lower 4 bits of X register (other bits equal 0) lower 8 bits of X register (other bits sign-extended) lower 8 bits of X register (other bits equal 0) constants ±1 and ±0 	

The constant +1 is used to increment the P register at the end of most instructions.

The constant ${\hbox{-l}}$ is used during enter interrupt sequence to decrement the P register.

The constants +0 and -0 are used to sign-extend the Δ field of the instruction register.

The lower four bits of the X register are used during skip instructions.

ALU/Shifter

The ALU/shifter is used for the following operations:

- arithmetic and logical operations on the contents of registers
- transfer of A/Q channel input data, Programmer's Console input data and the Interrupt Trap Address into the CPU data path
- calculation of memory address

It also serves as the transfer path for all interregister transfer operations.

CONTROL AND TIMING SECTION

This section generates the basic timing and control signals for the computer. Figure 4-2 (b) gives its block diagram.

Programmer's Console

The equipment front panel serves as the programmer's console: it carries the switches and indicator lights which enable the operator to control and monitor the computer manually.

The controls and indicators are described in the 1784 Computer System Reference Manual, publication no. 89633400. Their layout is shown in Figure 2-2 of this manual. The circuitry associated with the programmer's console consist of three groups of circuits:

- * register selectors
- * data bit entry circuit
- * control switches and indicators

These circuits are described in detail in Section 5 of this manual. They interface with the computer control circuits through the console interface.

Clock

The oscillator and phase generator together form the clock. The oscillator generates crystal controlled symmetrical clock pulses. Different crystals are used to produce the frequencies needed for the two versions of the computer:

Equipment	Cycle time	Oscillator frequency	Phase Generator Repetition Rate
AB107	900 nsec	12.222 MHz	81.8 nsec
AB108	600 nsec	18.333 MHz	54.5 nsec

The phase generator converts the oscillator signal to pulse trains on five clock lines (PHI through PH5). The timing diagram is given in Section 5 for the Timing unit. The repetition rate for the pulses is given in the table above. A CPU cycle consists of a series of five pulses, one each on the phase generator output lines.

Main Sequence Control and Even/Odd Cycles

The sequence control circuit controls the mode of operation for the execution of a given instruction. There are four modes of operation controlled by four state flip-flops:

- Read Next Instruction (RNI)
- Address (ADR)
- Operand (ØP)
- Operand 2 (ØP2)

In addition every CPU cycle is defined as either an even or an odd cycle. The even and odd flip-flops determine the state of the machine. Usually even and odd cycles will alternate so that one flip-flop will be set and the other reset on the first cycle, and both flip-flops will change state on each following cycle. In some cases the odd state remains for two successive cycles. In such a condition a third flip-flop, called ØDD2 will be set during the second odd cycle. The ØDD2 flip-flop is set by the signal EXT from the I/O interface board and resets itself after one cycle.

The RNI state is active at the beginning of each instruction during both the EVEN, and the ØDD CPU cycle. Some interregister instructions and skip instructions are completed during RNI so that the RNI state remains active during the whole instruction.

In memory reference instructions the RNI state is usually followed by the Operand 1 or Operand 2 (\emptyset P, \emptyset P2) states. These are also used in register reference instructions.

The ADR state is active following RNI in memory reference instructions while the effective address is being calculated. The ADR state lasts from 2 to 6 CPU cycles if there is no multi-level indirect addressing (65K mode). Otherwise it remains high until addressing is completed (32K mode). The ADR state is followed by ØP or ØP2 except in jump instructions.

The entire effective address can be calculated during the RNI ODD cycle and the ADR state is not needed. This is referred to as SHort ADDRessing (SHADR). Double addressing is explained in the part of Section 5 describing the ALU circuits.

The other control signals and timing diagrams are given in Section 5 facing the Timing circuits (sheets 2, 5).

Counter

* shift:

The binary 5-bit count-down counter is used in three operations:

(shifting distance)

* multiply/divide: it counts the number of iterations necessary to complete

it counts the number of times a word is to be shifted

the operation

* address: it controls the execution of address calculations

MEMORY SYSTEM

INTRODUCTION

The AB107/AB108 equipment contains the Memory Controller of the memory system. The Memory Controller together with the Memory Modules, equipment BA201-A/B, constitutes the main computer memory system. Up to eight memory modules, equipment BA201-A/B may be accommodated in the main computer enclosure. Each memory module carries 4096 (4K) 18-bit words.

The Expansion Enclosure, equipment BT148, can house the memory expansion system consisting of the Memory Expansion Controller, equipment BU120-A and up to eight memory modules, equipment BA201-A/B.

The memory system housed in the main computer enclosure together with the memory expansion system form the computer memory system having up to 16 memory modules and thus up to 65,536 (65K) 18-bit words.

The memory system will be described in the following paragraphs. The description falls in two parts: the control and access circuits (Memory Control System) are described briefly, followed by a description of the Memory Module, equipment BA201-A/B and the memory unit it is based on. As the AB107/AB108 uses a semiconductor memory, the theory of operation of the memory module is explained in greater detail than that of other circuits. A detailed circuit description of the control circuits is given in Section 5. The memory system is accessed from the CPU (A/Q channel) or from peripheral devices through the Direct Storage Access (DSA) channel. Refer to the paragraphs on input/output in this section.

MEMORY CONTROL SYSTEM

The memory control system is made up of two printed circuit wiring assemblies: the Memory Address and the Memory Control.

Figure 4-3 is a block diagram showing the memory address system and data flow.




Figure 4-3. Memory Address System and Data Flow

All the memory locations are defined and accessed through the memory address assembly in the following steps:

Step	Selection of-	Defines
1.	Memory bank	- main memory/expansion memory
2.	Memory module	- any one of installed modules
		(up to eight in main enclosure,
		up to eight in expansion enclosure)
3.	Kiloword	one of four kilowords on selected
		memory module
4.	Row and column	- word location within the kiloword
		(bit within the memory unit)

In addition to accessing operations the memory address circuits define the origin of memory access. The following table defines the different memory access cycles:

	Designation	Data flow to/from
1.	Refresh cycle	Internal to memory system
2.	DSA cycle	Direct Storage Access channel (DSA)
3.	CPU cycle	Central Processing Unit

Data input (16 bits) to the memory is through the memory address circuits, which also generate the parity and protect bits, that make up the 18-bit computer word.

Data output is through the memory control circuits to either the CPU or the DSA channel. The control circuits also produce the timing and control signal for the memory system, under command of the CPU and synchronously with the CPU clock.

PRINCIPLES OF THE DYNAMIC SEMICONDUCTOR MEMORY CHIP

Introduction

The memory module (equipment BA201-A/B) of the AB107/AB108 Computer uses dynamic 1024 bit ("one kilobit") random access memory units, built on semiconductor chips using silicon gate MOS technology. They are Large Scale Integrated (LSI) networks, and perform several system functions on the same chip.

Device Operation

The memory unit is a 1024-bit, fully decoded read-write Random Access Memory (RAM). Each bit of information is held in capacitive cells as a stored charge. Because of charge leakage, each bit must be regularly refreshed (recharged). The memory is organized in a matrix of 32 rows by 32 cells. The row and column address select one unique bit from the 1024 storage bits on the chip. Each time a bit is read from or written into a memory cell, all 32 bits of its particular row address are automatically refreshed.

The circuit of each memory cell is shown in Figure 4-4. An array of 1024 of these are mounted in an 18 lead dual in-line package. Figure 4-5(a) shows the block diagram of the circuit package, together with pin connections. A more detailed logic diagram is shown in Figure 4-5(b). The following paragraphs describe the operation of the memory cell and the integrated circuit package in greater detail.

The Memory Cell

The dynamic MOS memory cell circuit is shown in Figure 4-4.

NOTE

"High" and "Low" refer to signal level change with respect to the MOS substrate.

Data is stored as charge on the parasitic capacitance C_S associated with the gate of Q_2 and the junction of Q_1 connected to it. Data may be written into this capacitance via the transmission gate formed by transistor Q_1 . The data to be written is placed on the WDATA line and WSEL is activated (made high). To read from the cell, the RDATA line with its associated capacitance (or amplifier input) is initially charged high through the external gate by activating the P (Precharge) signal. To complete the reading operation the RSEL line is activated and the RDATA line is recharged only if the capacitor C_S is charged high; the RDATA line remains high only if C_S contains a low. Thus after the reading operation the RDATA line carries the logical complement of the cell data.

Although the read-out operation from the cell is non-destructive, the leakage associated with the junction of Q₁ eventually may result in the loss of the charge stored in C_S. To maintain the data stored in the cell, it is periodically refreshed through feedback of the cell content to the WDATA line during every memory cycle. This is accomplished by reading the contents of the cell onto the read RDATA line, inverting the resulting signal in the refresh amplifier and applying it to the WDATA line, and writing it back into the cell by activating the WSEL line. For the RAM of equipment BA201-A regeneration has to take place every 2 milliseconds, (1 millisecond in equipment BA201-B). During normal operation of the computer refresh cycles are generated automatically, interleaved with CPU and DSA access cycles. Refresh cycles take priority. Special refresh cycles are generated when no access cycles occur.

The dynamic cells are laid out in a two dimensional array on the chip. One entire row of cells is refreshed (or accessed) at one time, one refresh amplifier being provided for each column of cells in the array. To refresh the entire memory, each row of cells must be individually refreshed.




Figure 4-4. The Memory Cell

Organization

General block diagrams of the memory unit are shown in Figures 4-5 (a) to (d). The memory is organized in a matrix of 32 rows by 32 cells Five row address lines, AO through A4, are decoded to select one each. When accessed, the contents of the selected row are transferred to a row of 32 refresh amplifiers. In the course of a memory cycle, whether read or write, the data is regenerated and written back into the selected row of cells. Address bits A5 through A9 are decoded to select one refresh amplifier for communication with the data input and output terminals, through the Read/Write Column Gates. Activation of the write-clock (Read/Write signal) effectively disconnects the refresh amplifier and so causes new data to be written into the cell. Data output is sensed as a current through the common data output gate (DATA out gives zero current output for DATA high, about 0.9 milliamperes for DATA low).

Timing

Figure 4-6 shows the basic timing of the chip memory cycle.

The cycle timing is established by the three clock signals: Precharge, Cenable (Chip Enable), and Write. Initially (prior to execution of a memory cycle) all clocks are at their high state, at a voltage approximately equal to the supply voltage, V_{SS} . Access begins t_{AC} before the negative transition of Cenable. During this period Precharge is active, and the address becomes stable in both row and column decoders. After the Cenable transition the contents of the 32 cells along the selected row are written into the 32 on-chip refresh amplifiers. At the positive transition of the Precharge the contents of the refresh amplifiers are written back into their respective columns and the output appears t_{PO} later. A delay of t_{PW} after the positive edge of the Precharge, new data on the data input line may be written into the selected cell using a read/write pulse (minimum duration t_{WP}).




Figure 4-5. Memory Unit.
(a) Block Diagram and External Connections.







Figure 4-5. Memory Unit.
(b) Detailed Block Diagram.





Address Inverters




A: Ao through A9

Α	Р	Ā
L	L	Н
L	Н	H
Н	L	L
Н	Н	value of
		previous state

H: High L: Low

Figure 4-5. Memory Unit. (c) Circuit Details.

Refresh Amplifier VDD R VDD P' VSS WDATA LINE RDATA LINE







Figure 4-5. Memory Unit.
(d) Circuit Details.






Figure 4-6. Memory Timing. (b) Refresh Cycles

The memory unit described here has two versions differing in their basic cycle times:

- * the BA201-B module allows a computer cycle time of 900 nanoseconds in the AB107 equipment
- * the BA201-A module allows a computer cycle time of 600 nanoseconds in the AB108 equipment

One type of memory module (BA201-A or BA201-B) may be accommodated in the enclosures (computer enclosure and expansion enclosure, equipment BT148) at any one time. The memory controller and memory expansion controller are suitable for both types and only the enclosure supply voltage (V_{SS}) has to be changed. This is done at the time of installation of the first memory module in the enclosure.

The basic timing specifications of the memory units are given in Table 4-2.

TABLE 4-2. BASIC TIMING SPECIFICATIONS OF THE MEMORY UNITS

		Chip used in BA201-B Module		Chip used in BA201-A Module		
Symbol	Period	MIN	MAX	MIN	MAX	UNIT
t _{REF}	Time between refresh		2		1	ms
^t AC	Address to Cenable setup time	115		30		nsec
^t ovL	Precharge & Cenable overlap,			•		
	low	25		-10		nsec
^t ovн	Precharge & Cenable overlap,					
	high		140		85	nsec
^t PW	Precharge to Read/Write delay	165	500	115	500	nsec
^t wP	Read/Write pulse width	50		40		nsec
t _{P0}	End of Precharge to					
	output delay		120		75	nsec
^t ACC1	Address to Output Access	300		135		nsec
^t ACC2	Precharge to Output Access	310		165		nsec

DETAILED OPERATION OF THE MEMORY UNIT

To begin a cycle, Precharge is brought low, to approximately V_{DD} potential. This operation activates the row and column decoders, and also charges all read and write data lines negatively, i.e., to the equivalent of a logic "high" state for the P-channel MOS. (In the discussion which follows, clocks, etc. are considered "on" at V_{DD} level, and "off" at V_{SS} level. "High" and "Low" refer to the change with respect to the MOS substrate.)

The decoder circuitry is somewhat faster than the line charging circuitry, so addresses need not be stable until somewhat after Precharge is applied. Address data may be provided before Precharge is turned on.

After Precharge and address data have been present long enough for the data lines to charge and the row and column decoders to stabilize (time t_{AC} after Precharge is low) the Cenable clock is turned on - i.e., dropped to its low state. At this time, the desired read-select line is activated and the read-data line charging circuits are disabled. This initiates the writing of the contents of the 32 cells along the selected row into the 32 on-chip refresh amplifiers, one amplifier for each column in the array. The data lines begin to discharge selectively, with the signals on them approaching values corresponding to the complements of the data stored in the selected row of cells.

As the read-data lines selectively discharge, the Precharge signal is turned off, i.e., raised high to $V_{\rm SS}$. Following this the contents of the refresh amplifiers are written back into their respective columns; and after the period $t_{\rm PO}$ the output appears. This is accomplished by the removal of the charging signal on the write-data lines, and closing a path to selectively discharge these lines. The cell contents are restored by activating the write-select line corresponding to the selected read-select line. The signal level on the write-data line is a function of the overlap time between Precharge

4-26

and Cenable. If this overlap is too short, the read-data lines will not have discharged sufficiently when the discharge path from the refresh amplifiers to the write-data lines is closed. As a result, high (negative) levels written into the cells may be reduced.

If, however, the overlap time is excessive, weak lows within the cells may result in some discharge of the read lines before closure of the write-back path. Thus cells with weak lows have higher levels (even weaker lows) written back into them, eventually resulting in lows changing to highs. This problem is somewhat aggravated by the small but unavoidable capacitive coupling between the data and select lines and the cell storage capacitor. Provision is made for controlling the overlap time in the Memory Control and Memory Address units.

When Cenable is turned on, a current path from V_{SS} to the output is established, for one column decoder is enabled and all write-data lines have been charged high (negative). If the selected cell (the cell at the intersection of the selected column and selected row) contains a low, the write-data line will discharge after Precharge is removed and the output current will be cut off. If, however, the selected cell has been negatively charged (high), the output current will continue to flow.

Cenable must remain present for a sufficient time after Precharge turn-off to allow the contents of the selected row of cells to be refreshed. Even after Cenable is turned off (raised to V_{SS}) the addresses must remain present for about 20 nanoseconds to allow completion of internal operations. Precharge will not be applied again until Cenable has been off for at least 85 nanoseconds (see Memory Control operation).

To write new data into the selected cell, with or without a read operation, all sequences proceed as above. However, the write line is activated before Cenable is removed and t_{PW} after the positive edge of Precharge; this allows the write-data lines to stabilize. As a result, the read

data lines are discharged, effectively disconnecting the refresh amplifiers from the write data lines. A path from the data-input line is also enables into the selected write data line. Thus, a direct path from the data input to the selected cell is established. A signal on this input will then overwrite the contents of the cell.

The timing specifications for operating the unit are shown in Table 4-2. All the time values listed, except t_{P0} , t_{ACC1} are generated by the memory system. The time designated t_{P0} refers to the time delay observed between the turn-off of Precharge and the availability of data at the chip output terminals, and is a characteristic of the unit.

The two access times, t_{ACC1} and t_{ACC2} represent a combination of system operating parameters and characteristics of the chip. Thus the stated "minimum" values represent the shortest access times which can be guaranteed when the unit is operated within the limits specified and with rise and fall times of 20 nanoseconds. System access times will exceed these values because of the additional delays and tolerances introduced by the rest of the system.

REFRESH TIME

The maximum time interval between accesses to memory cells (t_{REF}) is specified as 2 milliseconds for units on the BA201-B module, 1 milliseconds for units on the BA201-A module. To guarantee that data is retained within the memory, at least one read or write cycle must be executed for each row of cells within this refresh interval. As the rows are selected by address inputs A_0 through A_4 at least 32 memory cycles, one for each state of address lines A_0 through A_4 must be executed in each refresh interval. These cycles may result from normal accessing, as in a sequential-access mode of operation of the memory. In other cases special refresh cycles must be executed. In the Memory System (AB107 equipment) the cells are refreshed every 1.5 millisecond, in the Memory System (AB108 equipment) every 1.0 millisecond.

CHIP SELECT

In operation, the Cenable clock also acts as a chip (memory unit) select. That is, Precharge and write signals may be applied at their normal times in the cycle, but if Cenable is not applied, the unit will neither deliver current to the output terminal nor will the contents of any cell be altered; no refreshing of memory content takes place during such a cycle.

POWER SUPPLY LEVELS

Signal and power supply levels are important to the proper operation of the unit. Speed is a function of both the V_{SS} level and clock amplitudes. In general, higher amplitudes or voltages result in faster operation. Substrate bias V_{BB} also has an effect on performance. This bias improves noise immunity and prevents parasitic interaction within the device.

INPUT CLOCK AMPLITUDES

To guarantee operation of the memory chip over the full temperature range at the speeds specified the clock amplitudes must be maintained at the specified values. These are:-

High:
$$V_{SS}^{+1V} \ge V_{HIGH} \ge V_{SS}^{-0.7V}$$
 at 70° C to $V_{SS}^{-1.0V}$ at 0° C

Low:
$$V_{SS}^{-15.0V}$$
 at 70° C to $V_{SS}^{-14.7V}$ at 0° C \geqslant V_{LOW} \geqslant V_{SS}^{-17V}

The value of the supply voltage (V_{SS}) determines that of the bias voltage V_{BB} (refer to Figure 4-13 of the Power Supply Regulator and Control Circuits).

SYSTEM CONSIDERATIONS

The memory units are used in a rectangular 18×4 array to provide storage units of 4096 (4K) words of 18 bits each. Such an array with its supporting circuitry is called a Memory Module, with the main addressing and control circuits for up to eight modules carried on the Memory Address and Memory Control units. These are described in other parts of this section and in Section 5.

Maintenance and safety precautions relating to the Memory Modules and to the memory units are given in Section 7.

The contents of the memory unit has to be refreshed periodically as it is a basically volatile store. The memory system, however, is made non-volatile for at least 8 hours with the use of a battery and a special Low Power Data Retention (LPDR) mode of operation. This is also described in other parts of this section.

MEMORY MODULE

The Memory Module is the basic unit of the AB107/AB108 memory system. It consists of a 4x18 array of memory units to give 4096 (4K) 18-bit words together with immediate supporting circuitry, all accommodated on a single 50-PAK printed wiring board. The block diagram of the Memory Module is given in Figure 4-7. The memory units are described in previous paragraphs. The following paragraphs give the description of the block diagram followed by the function of the auxiliary circuits listed in the table.

Circuit	Function
Level Shifters	adapt TTL logic levels to MOS levels
Cenable-Precharge delay	regulates the overlap $(t_{OVL},\ t_{OVH})$
Auxiliary logic	generates internal control signals from available control signals
LPDR circuit	generates the switched supply (Vccs) used in Low Power Data Retention operation
Data Out Sense Amplifiers	convert the signals appearing on the open- collector of the memory unit data out lines to TTL signals (current to TTL logic conversion)

A description of these circuits is given in Section 5 (Memory Module).

THE MEMORY MODULE BLOCK DIAGRAM

The memory matrix provides the actual storage location within the memory system. It is an array of four rows of 18 memory units, forming four thousand words of 18 bits each.

The data flow to and from the memory matrix is on the 18 data-in and 18 data-out lines corresponding to the 18 bits of each kiloword. The data-in lines of the memory units of corresponding bits in the four rows are connected together in a wired-OR and the same is true of the data output lines. A level shifter is incorporated in each of the 18 data-in lines to adapt the TTL levels from the CPU to the MOS logic levels needed in the memory matrix. Similarly the data out lines from the memory matrix are buffered and level converted in the sense amplifiers.

Selection of a particular location in the matrix is achieved in two stages: first one of the four rows of 18 memory units (one kiloword) is selected by the corresponding kiloword selector signal (1KO through 1K3). This allows the memory control signals (Precharge, Cenable) to reach the memory units of that word. In the second stage the row and column address signals, through the address level shifters, select a particular 18 bit word within the selected kiloword.

The memory control and timing signals perform functions as follows:

Cenable	Selects memory unit
R/W	Read or Write
Strobe	Strobes output data
MDX	Chooses memory module

4-33

18 Data In Lines

AUXILIARY CIRCUIT FUNCTIONS

Level Shifters: TTL to MOS

TTL logic levels are 0.7 volts (low) and 2.0 volts (high). MOS levels are approximately zero volts to V_{SS} (17 volts). A level shifter is needed to match the two kinds of logic circuits.

The following signals use identical control signal level shifters:

- Precharge
- Read/Write (R/W)
- Address
- The Cenable signals use the same level shifter but with two components added. See page 5-23.

Level shifters are also used on the 18 data-in lines to adapt the TTL logic levels of the incoming signals to the MOS level of the memory circuits.

The Overlap Circuit (Cenable - Precharge Delay)

There is an overlap delay circuit in the precharge line of each kiloword unit on the Memory Module. It regulates the overlap timing t_{OVL} and t_{OVH} in the memory units (see Table 4-2 and the Detailed Operation of the Memory Unit), and consists of a diode switching network controlling RC delay circuit.

Low Power Data Retention

During power failure the computer reverts to Low Power Data Retention (LPDR) mode. During refresh cycle bursts in this mode none of the TTL logic circuits receive power. This circuit controls the $\rm V_{\rm CC2}$ supply to produce the switched logic ($\rm V_{\rm CCS}$) supply, provided the optional power back-up sources battery equipment GD611-A is installed. This arrangement preserves the memory content for up to eight hours (see next subsection).

Data-Out Sense Amplifiers

The open collector outputs of the corresponding bits of the four kilowords on the module are wire-ORed to form 18 lines. These are amplified in and gated by the sense amplifiers to form the 18 TTL-compatible output lines of the memory module.

LOW POWER DATA RETENTION (LPDR) MODE

POWER BACK-UP

The memory chips are volatile: they will lose their stored charges if they are not refreshed periodically. To make the memory system non-volatile, it is designed to switch over to battery operation automatically in case of power failure. A back-up battery, optional equipment GD611-A when installed can supply power for the retention of the full memory contents for a period of up to eight hours.

When the utility power fails, the voltage on the dc power supplies begins to drop. The power supply senses this voltage drop, and raises the signal RGPWR to the Memory Control. Due to large storage capacitors in the power supply, the voltages remain in the uncritical region for at least one millisecond and the memory continues to function.

When the Memory Control receives the raised RGPWR signal, it continues to operate normally for half a millisecond. During this time the CPU performs a special interrupt subroutine. At the end of this one-half millisecond period the Memory Control switches to the back-up mode.

To retain the memory content in the back-up mode the Memory Control will not perform CPU or DSA cycles, but immediately performs a burst of 32 row refresh cycles in rapid succession and so refreshes the whole memory. The power supply switches to battery operation. All circuits which require constant power, such as the memory chips, continue to operate from the battery. All circuits that do not require power, such as the CPU, are allowed to fail as the utility power fails. All circuits which need power only during refresh burst, such as address drivers, are power switched by the Memory Control during refresh burst. Since 32 row refresh bursts require

only 14 microseconds to perform, and refresh bursts are performed once every 1024 microseconds, the power switched circuits are off for a considerable time, conserving a significant amount of power. In the back-up mode the memory chips use most of the power.

When the power supply senses that utility power has returned, it switches to utility power, and drops the RGPWR signal. The Memory Control performs one more refresh burst, and then switches to normal mode operation.

During LPDR operation the Memory Hold Battery (optional equipment GD611-A) supplies power. During normal operation the battery is recharged from the power supply.

PROGRAMMER'S CONSOLE

The equipment front panel serves as the Programmer's Console: it carries the switches and indicator lights which enable the operator to control and monitor computer operations.

The front panel controls and indicators are described in the 1784 Computer Reference Manual, publication number 89633400. Their layout is shown in Figure 2-2 of this manual.

The circuits on the Programmer's Console can be grouped in three functional areas:

- * Control switches and indicators and associated circuits;
- * Register selectors;
- * Data-bit selection circuit.

These circuits are described in Section 5 of this manual.

INPUT/OUTPUT

Any peripheral controller that uses the A/Q channel or the DSA channel may be accommodated in the AB107/AB108 equipments. The following table is a partial list. See the preface for more information.

CONTROLLER EQUIPMENT No.	CONTROLLER DESIGNATION
Part of AB107/AB108	Teletypewriter (TTY)
FA716-A	Cartridge Disk Drive Controller (CDDC)
FA442-A	ICL Magnetic Tape Transport Controller (MTTC-ICL)
FV497-A	ICL Phase Encoding (PE) Formatter
FA446-A	LCTT Magnetic Tape Transport Controller(MTTC-LCTT)
FV618-A	LCTT Phase Encoding (PE) Formatter

The Teletypewriter (TTY) Controller forms part of the ABI07/ABI08 equipment; the other controllers are separate equipments and are accommodated in prewired slots within the main enclosure (ABI07/ABI08 equipment). Other controllers may be connected to the computer through one of the two access channels, the non-buffered AQ channel using the A and Q registers and the Direct Storage Access (DSA) channel.

In the following a short functional description of the TTY controller is given as well as the pin assignment and timing diagrams for the AQ and DSA channels. The TTY controller logic circuit diagrams are given and are described in detail in Section 5. Refer to the 1784 computer Input-Output Specification Manual, publication number 89637100 and appropriate peripheral controller manuals for further information.

THE TELETYPEWRITER (TTY) CONTROLLER

The TTY Controller can interface the computer CPU with a Teletypewriter Terminal and with a Conversational Display Terminal (CDT). It provides for communication at 9600, 1200, 300 or 110 bauds. The baud rate is selected by inserting a jumper plug in the appropriate location on the board.

DIRECT STORAGE ACCESS (DSA)

The DSA channel provides fast external access to the computer (equipment AB107/AB108). Access connections are available on identical pins of preassigned slots of the main enclosure (equipment AB107/AB108) and of the expansion enclosure, equipment BT148 (refer to Figures 3-1 and 3-2) Printed wiring boards conforming to 50-PAK specifications can be accommodated in these slots. Figure 4-8 shows the timing of the signals on the DSA channel. The pin assignment for the slots allocated to controllers using the DSA channel is given in Table 4-3.

DSA Circuit Connections

The DSA channel is designed to be used with TTL 2-input NAND buffers (IC 7438, PN62031200). Each DSA line is terminated by a 270 ohm pull-up resistor (to $V_{\rm CC}$) in the CPU. Each input to the CPU loads the line with up to 20 TTL load units. DSA output lines should be loaded with one TTL load unit or less.

Scanner conditions are not prewired and should be made at the time of installation (refer to customer engineering manual for appropriate controller). See the list in the preface.

TABLE 4-3. DSA CHANNEL PIN ASSIGNMENTS

	P ₁	
		D.
А		В
SD05	1	SD01
SD06	1 2 3 4 5 6 7 8 9	SD02
SD00	3	SD07
SD12	4	SD08
SD11	5	SDO9
SD03	6	SD10
SDO4	7	
	8	
MC		SD13
	10	SD14
	11	
SRSM	12	SS
	13	
	14	SPI
SRQ	15	SRI
	16	SCRØM (SRØ)
PEL	17	SVIO
SD16	18	AUTOLOAD
SFI	19	SCFØM (SFØ)
SD17	20	SWRITE
32kW	21 22	SWITTE
SA08	23	SA30
SA09	24	SA00
SA10	25	SA02
SAII	26	SA02 SA03
SA12	27	SA04
SA13	28	SA05
GND	29	
SA14	30	SA06
SA15	31	SA07

	P ₂	
А		В
GND	1 2 3 4 5 6 7 8 9 10 11 2 3 14 15 16 17 18 19 20 22 23 24 25 29 30 30 30 30 30 30 30 30 30 30 30 30 30	GND
Vcc	31	

NOTES:

- 1. Signal polarity Address bits (SA00:SA15) are active high. Data bits (SD00:SD15) are active high for DSA transfers from the computer (Write). Data bits (SD00:SD15) are active low for DSA transfers to the computer (Read). All other signals on the DSA bus are as indicated (overlined: active low).
- 2. Power Supply $V_{cc} = +5V$.

Total usage of all controllers on A/Q and DSA buses should not exceed 30 amperes in each enclosure.

3 GND = logic ground.

NOTES to Figure 4-8.

1. Signal names:

TAC: DSA Access Time

SRQ: Memory Access Request from DSA channel.

2. Timing

	1	784-1		1	784-2	Remarks	
	minimum (nsec)	typical (nsec)	maximum (nsec)	minimum (nsec)	typical (nsec)	maximum (nsec)	Reliarks
Α.	-	-	70	-	-	110	
В.	50	-	175	50	-	200	
c.	-	-	120	-	-	245	
D.	-	-	60	-	-	60	
E.	390	440	490	605	655	705	
F.	-	600	-	-	900	-	
G.	110	-	-	190	-	-	
н.	70	-	· -	120	-	-	
J.	-	-	10	-	-	10	
κ.	0	-	, -	0	-	-	
L.	150	-	-	210	-	-	
N.	0	-	215	0	-	320	
s.	-	-	285	-	-	470	at maximum DSA access rate
TAC	220	-	855 1455	330	-	1240 2140	with DSA Priority without DSA Priority

NOTES to Figure 4-8 (Cont'd.):

3. Refresh cycle time:

490 nsec once every 32 microseconds (600 nsec Memory) 735 nsec once every 48 microseconds (900 nsec Memory)

4. Modes of Operation

Worst Case

The maximum DSA access time (T_{AC}) occurs when the memory system performs CPU access cycles and successive Refresh cycles.

DSA Priority signal active

The memory system cannot perform CPU cycles. The DSA access time (T_{AC}) is minimum; it is increased by the regular occurrence of Refresh cycles.

Successive DSA requests

The memory system cannot perform CPU cycles on the memory bank addressed by the equipment on the DSA channel. The DSA cycle time is equal to the memory cycle time (600 nsec or 900 nsec). The DSA cycle time will be increased by the Refresh cycles. Note that on single-bank operation no CPU access can occur if the DSA requests are generated fast enough.

A/Q CHANNEL

This is the non-buffered bi-directional input/output (1/0) channel for the computer (equipment AB107/AB108). It utilizes the 16-bit A and Q registers of the CPU. The Q register contains the address of the peripheral equipment; the A register contains the data equipment status and director functions. Access connections are available on identical pins of preassigned slots of the main enclosure (equipment AB107/AB108) and of the expansion enclosure equipment BT148 (refer to Figures 301a, 301b). Printed wiring boards conforming to 50-PAK specifications can be accommodated in these slots (refer to AB107/AB108 Computer Input-Output Specification Manual, publication number 89637100).

Output on A/Q Channel

A single word is output from the A register whenever an output instruction is executed by the computer. The presence of the output data is signified by the active state of the write line. The peripheral equipment whose address is in the Q register should respond with a Reply or a Reject signal within 4 microseconds. The computer generates an internal Reject and reinitiates execution of instructions if no response is received from the device within 12.8µsec (AB108) or 19.2µsec (AB107). If a Reply is received by the computer, the next instruction executed is the one following the output instruction (P+1). If an external Reject is received, the next instruction executed is located at P + 1 + Δ , where Δ is the lowest eight bits of the output instruction, the highest bit of Δ being a sign bit. If an internal Reject is generated the next instruction executed is located at P + Δ . P is the address of the output instruction.

Input on A/Q Channel

A single word is input to the A register whenever an input instruction is executed by the computer. The request for data by the computer is signified by the active state of the read line. The peripheral device whose address is in the Q register responds with a Reply when data is available to the A register.

If no data is available, the peripheral device responds with a Reject. In either case, the peripheral device must respond with a Reject Reply within 4 microseconds. If no response is obtained in 12.8 μ sec (AB108) or 19.2 μ sec (AB107), the computer generates an internal Reject. Reply causes the computer to go to address P + 1, where P is the address of the input instruction. An external Reject causes the computer to go to address P + 1 + Δ , where Δ is the lowest 8 bits of the input instruction, the highest bit of Δ being a sign bit. Internal Reject causes the computer to go to address P + Δ .

Status on A/Q Channel

Each peripheral device must have one or more codes which can be loaded into the Q register. When the computer executes an input instruction the status of that device will be loaded into the A register. All devices must respond to status requests with a Reply since the status must always be available within 4 microseconds. If a no response is received by the computer, it generates an internal Reject after 6.4 μ sec (AB108) or 9.6 μ sec (AB107).

A/Q Channel Access

A/Q Channel accesses are available on identical backplane pins of prewired card slots of the equipments. Table 4-4 lists pin assignments for the various signals.

A/Q Channel Timing

Figure 4-9 describes timing restrictions of the A/Q channel. In addition to the signals shown, a timing pulse is generated 135 nsec (± 40 nsec) before a Read or Write signal can appear on the A/Q channel. The timing pulse is active for 75 nsec (± 20 nsec). For more detailed signal description and timing, refer to I/O Specification manual number 89673100.

A/Q Channel Loading Rules

Each signal (data or control), transmitted from a peripheral controller to the CPU in the A/Q channel, must be driven by an open-collector NAND buffer (IC Type 7438, CDC PN62031200). Each input line is terminated at the input to the receiver on the CPU by a 180 ohm pull-up resistor (to $V_{\rm cc}$). The input loads the line with 20 TTL loading units.

Each device on the A/Q channel is allowed to load any line from the CPU by one TTL load unit. The data bus (A register) is bi-directional. Figure 4-10 gives examples of typical input, output and bi-directional lines.

TABLE 4-4. A/Q CHANNEL PIN ASSIGNMENTS

P ₁			
Α		В	
A05 A06 A00 A12 A11 A03 A04 TP A15 Q00 Q02 Q04 Q06 Q08 Q10 Q12 Q14 WEZ READ REPLY PRTM	1 2 3 4 5 6 7 8 9 10 11 2 13 4 15 6 17 8 9 10 11 2 13 4 15 6 21 2 23 24 25 6 27 8 29 30 31	A01 A02 A07 A08 A09 A10 CMI A13 A14 GND Q03 Q05 Q09 Q11 Q13 Q15 WRITE REJECT MC	

P ₂			
A		В	
GND	12345678901123145678901232456789031	GND	

Notes: 1) Q00:Q15 are active high; all other signals are active low.

- 2) Vcc = +5V. Total usage of all AQ and DSA controllers should not exceed 30 amps in each enclosure.
- 3) GND = logic ground





Figure 4-9. A/Q Channel Timing



NOTE: 146 can be replaced by any TTL logic circuit gate providing that the line is loaded by only one load unit.

Figure 4-10. A/Q Channel Input/Output Lines

INTERRUPTS

There are 15 external interrupt positions provided, each brought out on an individual backplane pin. These are used to interrupt the computer program on specified conditions arising in the peripheral devices. The computer program determines the interrupt priorities, that is, the order in which the interrupt requests are dealt with in the computer. The program acts through the computer mask (M) register. Should two interrupts occur simultaneously, the hard-wired order of interrupts will determine priorities (refer to table 4-5).

Interrupt Access

The 15 external interrupts are accessible on the backplane pins of the main enclosure. A single wire (part number 89724702) is required to connect an interrupt source to the appropriate interrupt level. Table 4-5 lists the pin assignments for the interrupt levels. Interrupt signals are active low. See section 3 for the installation procedure of the interrupt cable. For the interrupt connections for controllers installed in the BT148 expansion enclosure, refer to Hardware Maintenance Manual publication number 89758600 of the AT310 TTL A/Q-DSA Bus Expander.

89633300 F 4-51

TABLE 4-5. INTERRUPT ACCESS PIN ASSIGNMENT

Line	AB107/AB108 Card Slot	Pin
0	-	-
1	25	P1B10
2	25	P1A07
3	25	P1B07
4	25	P1A05
5	25	P1A06
6	25	P1 B06
7	25	P1B05
8	26	P1A10
9	26	P1B10
10	26	P1A07
11	26	P1B07
12	26	P1A05
13	26	P1A06
14	26	P1B06,
15	26	P1B05

NOTE: Interrupt priority levels are in reverse order of interrupt line numbers.

Timing Considerations for Two Bank Operation

The computer can have one or two memory banks (see paragraphs on Memory System in this section), each with a maximum of 32K words. The two banks work independently. Any memory request using an address of $7FFF_{16}$ or less will access the lower bank. Any memory request using an address of 8000_{16} or above will access the upper bank. The two banks have identical control logic.

Each bank can perform three types of memory cycles: refresh cycle, DSA cycle or CPU cycle. The DSA has priority over the CPU and refresh cycles have priority over the other two. DSA and CPU cycles are initiated by external signals while refresh cycles are initiated by internal timing logic.

If the CPU accesses one bank, the DSA can simultaneously access the other bank. In this case, the CPU and DSA can work at maximum speed subject to refresh cycle requirements.

If the CPU and DSA access the same bank, then memory cycles are shared between them. If the CPU requests a memory access while a DSA cycle is in progress, it must wait until the DSA cycle is finished. If a refresh cycle is pending when the DSA cycle ends, the CPU must also wait for that refresh cycle to be completed.

Similarly, if the DSA requests access while a CPU cycle is in progress, it must wait until the CPU cycle is finished. If a refresh cycle is pending when the CPU cycle ends, the DSA must also wait for that refresh cycle to be completed.

Successive DSA cycles: if a DSA cycle is followed by another one within the maximum delay specified after the start of RESUME (see Figure 4-8, note 2) and the CPU is waiting to reference the memory, then the second DSA request will be taken and the CPU forced to wait. This is because the memory system gives the DSA priority over the CPU. Thus the DSA can obtain continuous memory cycles and block CPU memory accesses by sending memory requests at a high enough rate. This does not apply in two bank operation because the CPU can access the upper bank while the DSA sends a request to the lower bank. If the DSA then tries to access the upper bank it has to wait until the CPU access ends.

The DSA can unconditionally block all CPU memory accesses with the signal PRIORITY. This allows the DSA to access both banks at maximum speed, except when it has to wait for a refresh cycle.

Note that the speed of data transfer is a function of the computer clock in the Timing circuits. This clock is 1.5 times faster in the AB107 equipment than in the AB108 allowing proportionally faster DSA access.

4-54 89633300 A

POWER SUPPLY

The following paragraphs describe the functions and organization of the power supply unit. The power supply unit is part of the main computer enclosure (equipment AB107/AB108) and the expansion enclosure (equipment BT148)

Detailed circuit and connection diagrams are given in Section 5 of this manual.

ELECTRICAL

The power supply receives the main line-voltage through the three-conductor flexible power cord which plugs in the socket at the rear of the enclosure. The AC POWER switch and input fuse are located adjacent to the input socket (Figure 2-1). The power supply unit provides all the operating supplies for the equipment within the enclosure, including the charging and protection circuits for the backup source, Memory Hold Battery, equipment GD611-A.

The supplies, with brief characteristics, are listed in Table .6-1. The input ac line specifications are as follows:

104 - 127 vac, 49 - 60.6 Hz, single phase, up to 600 VA or 198 - 264 vac, 49 - 60.6 Hz, single phase, up to 600 VA

Note: the equipment is normally supplied for nominal 110V operation. It can be field converted to nominal 220V (refer to Section 3).

MECHANICAL

The power supply unit is mounted on the hinged front door of the computer and expansion enclosures (Figure 3-2). Access to it may be obtained by opening the front door of the enclosure. It is cooled by a blower mounted immediately beneath it (in the door). The power supply may be field calibrated (refer to Section 6).

The memory hold battery (equipment GD611-A) when installed, is situated on the inside of the equipment rear cover. The battery fuse is part of the input circuit situated at the rear of the enclosure (Figure 2-1).

WARNING

The power supply does not use a main isolating line-transformer at its input; its circuits between the ac line input and the isolating networks are therefore at line voltage. Do not handle the power supply unit while the computer line cord is connected to the ac supply.

GENERAL DESCRIPTION AND BLOCK DIAGRAM

The power supply unit is described below, the explanation being based on the simplified block diagram of Figure 4-11. More detailed block diagrams follow. Detailed circuit diagrams are given in Section 5.

The ac input power is taken to the computer enclosure through the power line cord. This plugs into the ac power socket of the Input Unit mounted at the top rear of the computer enclosure (Figure 2-1, 3-5). The Input Unit contains the computer main circuit breaker (AC POWER switch), the input fuse (F1), the battery fuse (F3) and the line filter. Note that the input unit is not part of the power supply unit.

The computer chassis (frame) is connected to the third conductor of the line cord; the conductor must be connected in turn to the ground (refer to Control Data Mini Computer Systems, Site Preparation Manual, publication number 60437000). The logic ground is brought out on a separate pin and should be connected to the logic ground of the installation (refer to Section 3).

The equipment is switched on in two stages: first the ac line power is applied to the power supply unit of the enclosure by switching ON the AC POWER switch on the rear panel (part of the Input unit); in the second stage the power supply unit is activated by turning on the dc POWER switch on the Programming Console.

89633300

⋗

The main source of dc power is the ac-to-dc converter. This provides the main unregulated logic supply of the computer (V_{cc}) and the internal auxiliary supplies (+35V, +25V, -7V). The circuit uses a high frequency switching regulator to generate V_{cc} . This circuit serves as preregulator for the other supplies which are derived from the +35V supply through the regulator section.

Closely associated with the converter are the overvoltage and overcurrent protection circuits which switch off the whole of the unit, should preset fail conditions be exceeded on any one of the supplies. One of the auxiliary independent supplies (+25V) provides the voltage for the reference generator of the regulators to aid in operation of the circuits on switching on.

On failure of the ac line power the +35V internal supply fails and the backup power source, optional memory hold battery equipment GD611-A (if installed), supplies the regulators througn an isolating diode, connecting it to the +35V line. In this case the computer switches to Low Power Data Retention (LPDR) mode of operation and only the memory power supplies are active. The LPDR operation is described in paragraphs on the operation of the Memory in this section and in Section 5. Note that the front panel DC POWER switch must remain ON during LPDR operation.

The battery charge circuit charges the memory hold battery during normal operation of the equipment. The battery is protected by its fuse both against excessive charging current and against overload. The battery fuse is blown also through the battery crowbar (SCR) circuit when an overvoltage is detected on any one of the power supplies used during emergency (LPDR) operation. The front panel dc POWER switch controls the power supply: with the rear panel AC power ON, the DC POWER switch disables the power supply circuits when off and enables them when on.

The AC-to-DC Converter and Protection Circuits

Figure 4-12 shows the block diagram of the main dc generator circuits with their controls and the power supply protection circuits.

89633300 A 4-59




Figure 4-12. AC-to-DC Converter and Protection Circuits: Block Diagram.

A feature of the power supply main power path is that the main isolating transformer works at a frequency of about 20 kHz. Its bulk is therefore drastically reduced compared to the input transformer of a more conventional solution working at 50Hz. The line rectifier is connected directly to the ac input line and its slightly filtered dc output taken through a voltage regulator to a 20kHz inverter. The isolating transformer can handle substantial powers in a small volume because of its high frequency of operation.

This frequency allows also high efficiency final filtering with comparatively small components, resulting in a dc output with very small ripple-content.

The technique of employing an isolator removed from the direct input makes it necessary to employ small isolators in the control paths. Signal transformers serve in the alternating and interrupted current paths, and an optical coupler is used where the coupling signal is dc (switching regulator curcurrent sense circuit).

The main switching regulator regulates the logic supply (V_{cc}). Its control circuit compares the V_{cc} reference voltage from the reference generator to the V_{cc} voltage sensed at the computer circuits. The regulator therefore compensates both for input and for load changes on the V_{cc} line. As this carries typically 35 amperes, the load regulating feature with remote sensing is particularly important. The remote sensing points (+ SENSE, - SENSE) are at the backplane of the enclosure.

The switching regulator serves as a preregulator for the +35V and -7V internal dc supplies, though load changes on the $V_{\rm cc}$ supply will show as regulation noise on these. As they feed the final regulators, this noise does not appear on the power supplies, except the +30V unregulated supply.

An auxiliary supply (+25V) is generated by a conventional line transformer and rectifier filter directly from the ac line input. This supply is used in the reference generator and the regulators which get their supply from the +35V line: when the ac line is applied to the computer (AC POWER switch on the rear of instrument) this connection allows the regulators to stabilize before the front panel dc POWER switch enables the circuits in the main power path. The auxiliary supply is protected by a separate fuse (F2: 100mA).

89633300 F 4-61

The Low Power Data Retention (LPDR) mode of operation is initiated when the main logic supply ($V_{\rm CC}$) fails, due to any one of several conditions (see Protection circuits below). The failure of the $V_{\rm CC}$ supply is sensed in the Power Failure Detector by the absence of the switching signal to the $V_{\rm CC}$ switching regulator while the front panel dc POWER switch is ON. During LPDR operation, only the circuits are supplied which are needed to retain the content of the memory within the enclosure, provided the power back-up source (memory hold battery, equipment GD611-A) is installed (refer to paragraphs on memory operation in this section). To avoid hunting on momentary recovery of the ac supply, the power recovery delay allows the computer to return to normal operation only when the ac supply has been established for some seconds. Note that the power fail detector is actuated also by failure of the switching regulator control circuit: when the duty cycle of the switching regulator tends to 100% (continuous current) the power fail detector initiates an LPDR signal.

Protection Circuits

The power supply is protected against both overvoltage and excess current. Over-current occurring on any one of the supplies, the whole power supply shuts down. When an overcurrent condition occurs in the main power path, the main voltage regulator (switching regulator for $V_{\rm cc}$) is shut down. This is done by stopping its switching signal through the overcurrent protection circuits. Should the overcurrent condition last for more than one second, the overcurrent latch reduces the voltage of the switching regulator and so activates the power fail circuit. The overcurrent latch is set also if any of the circuits in the regulator section detect an overcurrent condition. In this case, the LPDR mode of operation is initiated.

If the overcurrent protection circuit fails to shut down the main power path, the crowbar drive is activated directly through its isolating transformer and so fires the SCR of the main crowbar circuit. This in turn blows the main fuse (F1). Each of the supply voltages is connected to the overvoltage detector. Should a preset voltage be exceeded on any one of the supplies, the detector actuates the crowbar circuits, which in turn blow both the main fuse (F1) and the battery fuse (F3).

4-62 89633300 F

Regulators and Control Circuits

The computer supplies, other than the main logic supply (V_{CC}) , have individual control and regulator circuits. Table 4-6 summarizes these.

Supply Designation	Type of Regulator	Overcurrent Detector	Supply from
V _{cc2}	switching	yes	+35V dc
v _{ss}	switching	yes	+35V dc
V _{BB}	series	no	+35V dc
-12V	series	no	35V ac
- 5V	series	yes	-7V dc
+30V	none	yes	+35V dc

TABLE 4-6. SUMMARY OF REGULATED POWER SUPPLY CIRCUITS

Figure 4-13 is a block diagram showing these circuits. All regulators receive their reference voltage from the reference generator, except the V_{SS} supply, whose reference is a tap of a potentiometer divider on the V_{BB} supply. The reason for this arrangement is that the memory unit bias and supply voltages must be applied together and at a definite differential between them to avoid possible overheating of the unit. Note that the +30V supply has no regulator but relies on the regulation from the V_{CC} regulator acting on the +35V internal supply.

The reference generator uses the sense line (the remote computer logic ground, -SENSE) as its reference ground, thus compensating for current in the ground circuit between the power supply and the computer. The reference generator is actuated as soon as the AC power switch on the rear panel is switched on. It is thus stabilized whenever power is applied to the computer and is ready for operation as soon as the front panel dc POWER switch is thrown ON.

89633300 F 4-63




Figure 4-13. Power Supply Regulator and Control Circuits: Block Diagram (see also page 5-448)

The Switching Regulator

figure 4-14 illustrates the basic principles of the voltage conversion circuit which is at the heart of the switching regulator. Transistor Ql is a switching transistor in the main load path. It is switched on and off by a pulse waveform generated in the switching network.

The voltage and current waveforms are shown in part b of Figure 4-14. This voltage is smoothed by the LC filter to give dc output with very little ripple. Diode Dl is a catching diode to complete the inductor circuit when the transistor is off.

The output voltage of this circuit is thus the average of the switched waveform \mathbf{V}_{D} :

$$v_{out} = v_{in} \frac{t_{on}}{T}$$

and it is substantially independent of the load current. The dissipation in the transistor is determined by the difference in input and output voltages and the load current, as in a series regulator, but is reduced by the duty cycle factor (t_{on}/t_{off}) compared with the conventional series regulator. The output voltage can be changed for a particular input by varying the duty cycle of the switched waveform.




Figure 4-14. Switching Regulator: Basic Circuit and Waveforms.

SECTION 5
DIAGRAMS

SECTION 5

INTRODUCTION

This section carries the explanation of the detailed logic and circuit diagrams relating to equipments AB107/AB108 and BT148. These equipments are described in Section 1 of this manual; their theory of operation is given in Section 4.

The explanation is grouped in functional units, as follows:

Functional Group	Circuit/Board	Page
Memory System	-	5-20
	Memory Module (equipment	
	BA201-A or BA201-B)	5-21
	Memory Controller	
	Memory Address	5-45
	Memory Control	5-81
Central Processing		,
Unit (CPU)	-	5-141
	Programmer's Console	5-143
	Arithmetic and Control Unit (ALU)	5-167
	Decoder	5-211
·	Timing	5-241
	Input/Output (I/O) Interface	5-291
	Console Interface	5-337
	TTY Controller	5-373
Power Input Circuit	-	5-424
Power Supply Unit	_	5-427
, char supply office	High Power (HP) and Control	5-436
	Low Power (LP) Board	5-461

Notes:

- 1. All units, except the Power Supply assembly and Programmer's Console, are mounted in slots in the main body of the enclosure (refer to card placement slot assignment, pages 5-6, 5-7). The order of the explanation follows the reverse order of slot assignments.
- The Memory Controller, (consisting of the Memory Address and Memory Control boards) as equipment BU120-A is installed in the BT148 enclosure.
- 3. The calibration of the Power Supply unit is different in the AB107 and the AB108 equipments. The following table gives a summary:

EQUIPMENT	CALIBRATION	
AB107 and BT148 connected to it	$V_{SS} = +16.7 \text{ V}$	
AB108 and BT148 connected to it	$V_{SS} = +19.7 \text{ V}$	

This information is given in other parts of the manual as required. See the Diagnostics and Margin Tests on page 6-7.

The diagrams, together with their latest revision status, are listed in the Revision Correlation Sheet. The diagrams themselves are not bound in this manual, but are packaged separately.

An explanation of symbols used in the diagrams is given in the Key to Logic Symbols and Signal Flow.

KEY TO LOGIC SYMBOLS

Publication 89723700 (Key to Logic Symbols) or equivalent, lists the symbols used in the logic diagrams in this manual and gives a short description of the functions they represent. The symbols conform generally to Control Data usage (Microcircuit Handbook, publication number 15006100), using the polarity logic convention.


The following paragraphs describe the signal flow conventions used.

SIGNAL FLOW

Input signals are drawn coming from the left or above; output signals are drawn going to the right or down.

The signal lines are sometimes interrupted to allow logical grouping of components and to avoid long lines. At each such interruption one of the following indicators is used:

On-Sheet Continuation Reference Symbols




These symbols when used with the logic symbols in the following diagrams indicate that a connection exists between two points on a sheet. The arrows attached to each circle point from signal origin to signal destination. The letters, C, H, I, O and P are not used inside the circles, since they bear special significance on logic diagrams.

(ON SHEET 2)



(ON SHEET 6)




OFF-SHEET			SHE	ET	
REFERENCE LETTER		2	3	4	5
Α	BIT3	D-1♥			
В	BIT2	C-1			!
С	BITI	B-1			
D	віто	A-1 ▼			ļ
E	PTADD	D-2	D-2		
F	QTADD	D-2	D-1		
G	KTADD	D-2	D-2		
	MTADD	A-2	D-2		

Off-Sheet Continuation Reference Symbols


These symbols when used with the logic symbols in the following diagrams indicate two sheets in a series of related drawings. These symbols point from output to direction of input as shown in the illustration. The number(s) next to each hexagon indicate the sheet(s) that the signal is continued from or on. For instance, the numbers 3.6 refer to sheets 3 and 6, while 2.3 refers to sheets 2 and 3. It should be noted that the referenced sheet number(s) is always placed opposite the line extending from the hexagon.

The interconnections are listed in an Off-Sheet Reference table in the logic diagrams. This table gives the location of the off-sheet reference on each sheet and generally indicates the signal on which the signal originates (▼). The signal name at the interconnection is also generally given in the table when available.



Test Points

The test point symbol on the logic diagram shows the connections of a test point on the printed wiring board (PWB). The number adjacent to the symbol refers to the test point position on the PWB at the edge opposite the connectors. Only test point number one is labeled on the edge of the PWB, the other test points are numbered sequentially.





Connecting and Non-Connecting Lines
Lines connected to a common point or at a
junction point are shown in the upper part
of this illustration. No more than three
lines are normally connected to a common
point in the diagrams.

Lines crossing but not connected are shown in the lower part of this illustration.

Connectors


All PWB connectors are sockets (female) and are shown as such. The name of the signal is placed in the open end of the connector symbol (shown below), using the full name of the signal or the common abbreviation applicable to logic diagrams. The connector number, pin row and pin numbers are located above the line extending from the connector symbol. Refer to Input/Output specification manual publication number 89673100 for an explanation of the mechanical location of connector pins.





NOTES

- 1. The Memory Control assembly and the Memory Address assembly together form the Memory Controller. This is similar to equipment BU120-A in the Expansion Enclosure.
- 2. See Section 1 for definition of equipments.



- NOTES 1. The Memory Control assembly and the Memory Address assembly together form the Memory Controller, equipment number BU120-A.
 - 2. See section 1 for definition of equipments.
 - 3. Slot 25 is provided with an additional connection to logic ground at 25P1A03. Slot 26 is provided with an additional connection to logic ground at 26P2B06.

DIAGRAM REVISION CORRELATION SHEET

The following is a numerical list of the logic diagrams (prefix LD) and the wiring diagrams (prefix WD) included in section 5, with the revision status for revision F of this manual. See the table of contents.

NUMBER-REVISION	NAME
WD 89601601 - A	Power Supply Wiring
LD 89614300 - A	Arithmetic Logic Unit (ALU)
LD 89614900 - A	Decoder
LD 89615200 - A	Memory Address
LD 89615502 - E	Memory
LD 89616400 - J	TTY Controller
LD 89616400 - H	TTY Controller
LD 89616400 - G	TTY Controller
LD 89616400 - F	TTY Controller
LD 89617000 - A	Timing
LD 89618800 - B	Console Interface
LD 89619100 - C	Memory Control
LD 89619700 - A	Input/Output (I/O) Interface
LD 89640500 - B	Programmer's Console
LD 89640501 - A	Programmer's Console
LD 89640502 - A	Programmer's Console
LD 89640800 - D	LP Card - Power Supply
LD 89657700 - B	HP Control Unit
WD 89762200 - 05	Power Supply Input-Output Wiring
WD 89911800 - B	Power Supply Wiring
WD 89942600 - A	Power Supply Input-Output Wiring
LD 89982800 - A	Anti-Bounce Circuit

"Pages 5-9 to 5-18 are unassigned."

89633300 F 5-9/ 5-18

MEMORY SYSTEM

The memory system consists of the printed wiring assemblies (PWA's) listed in the following table:

Designation	Slot Location	Remarks
Memory Module	29 through 36	Equipment BA201-A or BA201-B
Memory Address	28))Memory Controller System PWA's
Memory Control	27)

Notes:

- 1. The slot allocation is identical in equipments AB107/AB108, BT148.
 - 2. The Memory Controller system in the expansion enclosure is equipment BU120-A. It is similar to the Memory Controller used in equipments AB107/AB108.

The memory timing is shown in figure 4-6 and in the timing diagram associated with sheet of the Memory Control assembly.

•			
			İ
			T.
			ı

MEMORY MODULE

3

The Memory Module circuits are accommodated on a single 50-PAK printed wiring board. The logic circuit diagrams are given in drawing number 89615502, sheets 1-8.

The equipments, BA201-A and BA201-B are both designated Memory Modules. The difference in function between the two equipments is their speed of operation expressed in terms of the memory read/write cycle time, as follows:


Memory Module Equipment	Cycle Time	Accommodated in Equipment
BA201-A	600 nsec	AB108, BT148
BA201-B	900 nsec	AB107, BT148

The memory module, as part of the memory system is described in Section 4 of this manual.

The principles of operation and circuit configuration of the two equipments are identical. The component memory units they utilize are similar and differ only in their speed of operation (refer to Section 4'of this manual for detailed operation and timing). Changes in the values of other components between the two equipments are noted on sheet 1 of drawing 89615502.

The memory module block diagram is described in Section 4 of this manual. Detailed circuit diagrams are given here. The circuits are repetitive and for bits I through 16 they are identical. Only one circuit diagram is given therefore and it is supplemented by tables defining each component.

The level shifters and other circuits which make up the memory module are described in the following. The memory unit is described in detail in Section 4. Its terminal functions are summarized in the following diagram.



SUPPLIES

SUPPLY	VOLTAGE	TERMINAL
Vec	+19.7V(BA201-A)	17
V\$ S	+16.7V (BA201-B)	17
VBB	VSS +3V	10
VDD	GROUND	11

Memory Unit External Connectors

MEMORY MODULE (drawing 89615502, sheet 5)

Level Shifters: TTL to MOS


TTL logic levels are 0.7 volts (low) and 2.0 volts (high). MOS levels are approximately zero volts to V_{SS} (16 volts). A level shifter is needed to match the two kinds of logic circuits. The following signals use identical level shifters:

Precharge, Read/Write (R/W) and Address

These level shifters are common emitter push-pull inverting amplifiers, using four transistors. They accept TTL input and provide an output to drive MOS circuitry, that is, they drive a 300 pf load in 45 nanoseconds. Two capacitors are used to speed up the operation. The use of -5V and +28V power supplies improves delay and rise-fall times. See page 4-34.

The Cenable 0, 1, 2, 3 signals use the above type of level shifter, but with two components added: a 470-ohm resistor and a type 1N4151 diode. The resistor and diode are connected for the Cenable level shifters only. To indicate this, they are drawn in dashed lines in the circuit diagram below.

In logic drawing 89615502 sheet 5, the 470-ohm resistor is marked RE and the type 1N4151 diode is marked CRB.




TTL to MOS Logic Level Shifter Circuit Diagram

89633300 F 5-23

MEMORY MODULE (drawing 89615502, sheet 7)

Data-In Level Shifters

The level shifters for the data input to each memory unit is an open collector inverter with a l Kilohm pull-up resistor to V_{SS} . The DATA IN (DIN) lines are normally low. When a DATA-IN line becomes active (high) during a write cycle, the information on it is immediately valid. The outputs of the data-in level shifters have a fast fall time, but a comparatively slow rise time, making them suitable for this signal polarity.



Data-In Level Shifter and Clamp


MEMORY MODULE (drawing 89615502, sheets 5,8)

The Overlap Circuit (Cenable - Precharge Delay)

One overlap delay circuit is in the precharge line of each kiloword unit on the Memory Module. It regulates the overlap timing $t_{\rm OVL}$ and $t_{\rm OVH}$ in the memory units (see Table 4-2 and the Detailed Operation of the Memory Unit), and consists of a diode switching network controlling an RC delay circuit.

The circuit is snown below. In normal operation Cenable at the output of a level shifter is high, blocking diode DI and so allowing a voltage of about 2 volts to develop on the delay network (CI, R2). This voltage enables the precharge output gate.

When the Cenable line is activated (gone low), diode D1 conducts and blocking diodes D2, D3 isolate the delay circuit. The voltage to the precharge unit decays with the time constant of the delay circuit so ending the precharge signal.




Overlap (Cenable-Precharge Delay) Circuit: Circuit Diagram

MEMORY MODULE (Drawing 89615502, sheet 8)

Low Power Data Retention

Between refresh cycle bursts in the Low Power Data Retention (LPDR) made during a power failure, none of the TTL logic circuits receive power. This circuit ensures that the Precharge and Cenable signals do not activate as the $V_{\rm CC}$ is switched "on". It achieves this by keeping the enabling inputs of the Precharge output gates low (at U9/6).



Switched Supply (V_{CCS}) and LPDR Circuit

The circuit senses that the switched logic supply (V_{CCS}) dropped, and, with a short delay, holds U9/6 low; when V_{CCS} rises, the circuit releases U9/6, after a short delay. The attack time of the circuit (the time allowed between V_{CCS} dropping and U9/6 being held low) is 10 milliseconds. The release time is determined by the Disable signal: Disable will not go active (low) for 1.6 milliseconds after \overline{MPWR} is active (that is V_{CCS} is active, thus the circuit has 1.6 milliseconds before it must release U9/6.

MEMORY MODULE (drawing 89615502, sheet 8, cont'd)

The main logic supply (V_{CC}) may fail during normal operation. This will not affect memory operation if the optional back-up source, battery equipment GD611 is installed. In this case the computer switches to Low-Power Data Retention (LPDR) mode and to conserve power the following TTL circuits are connected to the switched logic supply (V_{CCS}):

- Column address (A5 A9)
- Data-in level shifters
- Data-out sense amplifiers

During intercycle refresh bursts, all circuits not directly involved are switched off by V_{CCS} . The outputs level of the shifters to precharge, Cenable and R/W continue, however, to remain high.

Address Level Shifters

To avoid long transmission paths on the memory module assembly five of the addresses, located far from the connector, have two TTL inverters instead of the usual one.

89633300 A 5-27

MEMORY MODULE (drawing 89615502, sheets 3,4)


Sense Amplifiers

The data output (terminal 14) of the memory units appears on an open collector. The output pins of corresponding bits of the four kilowords on the module are wire-ORed to form the 18 output lines of the Memory Module. Each wired-OR is taken through a 330 ohm resistor to ground which converts the current source output of the memory unit to a voltage level. This voltage level is fed to a differential sense amplifier (receiver unit 162C) whose output is the DØUT line. The other input of the receiver is connected to a reference voltage. This reference voltage is determined by the two resistors acting as a divider on $V_{\rm CC}$ using Q92. The value of the reference voltage (VREF) differs in the high speed and low speed units:

- BA201-A: VREF = 110 mV
- BA201-B: VREF = 50 mV

The data output is activated by the cell enable (Cenable) signal to the memory unit.

The output of the sense amplifier is not enabled unless the $\overline{\text{STROBE}}$ is low (during clocks 5 - 10) and the module was selected ($\overline{\text{MDX}}$ low). When the sense amplifier is not enabled, its output is high. Pull-up resistors located on the Memory Control assembly pull the DØUT lines to V_{CC} .



Note:		E quipment			
_		BA201-B	BA201-A		
	R161	56.2 ohms ± 2%	27.4 ohms ± 2%		
•	VREF	50 mV	110 mV		

Data-Out Sense Amplifier Circuit Diagram

MEMORY MODULE (drawing 89615502)

PROTECTION AGAINST CATASTROPHIC FAILURE

Capacitive coupling circuit

The MOS-level signal, after the level shifter, is fed to the precharge line on all memory modules. This line includes a capacitive coupling circuit, which protects the memory chips from catastrophic damage. Power dissipation in the chip is a function of precharge duty cycle. If a precharge driver fails or remains active (low output) for too long, the memory units may overheat and be destroyed. However, with the capacitive coupling circuit, the precharge is pulled up even if the level shifter output continues to remain low. The capacitive coupling circuit does not slow down the precharge signal in operation.

A series termination resistor (22 ohm) connects the MOS-level signals to the memory chips, after the capacitive coupling circuit. The signals run down the 18-bit kiloword bus, connecting to each memory chip. The address lines branch into 4 groups, each running down a separate 18-bit kiloword line. A clamping diode is connected at the end of each line to V_{SS} to prevent the signal from exceeding V_{SS} . There is one diode for each kiloword line, that is, a total of 4 diodes are located on the address lines.

For bit 17 (protect bit), the one physically closest to the level shifters, the precharge signal is connected directly after the capacitive coupling device without series termination. This decreases precharge overlap time due to line reflections, and thereby decreases data output time for bit 17.


MEMORY MODULE (drawing 89615502)


Power supply considerations


Between V_{SS} and V_{BB} the memory unit presents the equivalent of a silicon junction diode, which is reverse biased under normal operating conditions. During power supply turn on, V_{BB} should rise at least as fast as V_{SS} and during operation V_{BB} should not fall below V_{SS} . To insure proper V_{BB} regulation and to guarantee these turn-on characteristics, V_{BB} is generated by regulating V_{SS} at 3-4V below V_{BB} . Because the memory unit draws very little current from V_{BB} protective series resistance used; V_{BB} is adequately bypassed to V_{SS} at the unit, and level shifters connected to V_{BB} are connected to the power supply side of the series resistance.


89633300

3









"Pages 5-40 to 5-44 are unassigned"

5-40/5-44


MEMORY ADDRESS

The Memory Address circuits receive the address buses from the DSA channel and from the CPU and generate the addressing signals for the whole memory system. They also generate the data parity and protect bits. The memory data input is routed through this assembly, it also accommodates the switching circuit for the switched +5V supply (V_{CCS}) used during LPDR (Low Power Data Retention) operation.

This page lists the principal blocks of the Memory Address. Its block diagram is given on the next two pages.


THE MAIN FUNCTIONAL BLOCKS

Designation	Shown on sheet
Kiloword selector	2
Row selector	2
Column selector	3
Module selector	4
Data in: 16 bit data and parity generators	5
Data in: parity and protect bits	6




The Memory Address circuits are accommodated on a single 50-PAK printed wiring board. The logic circuit diagram is given in drawing number 89615200, (sheets 1-5). These pages show the principal blocks making up the Memory Address together with the main input and output signals. Both the circuit and the signals are described in detail on pages associated with corresponding sheet of the circuit diagram.


(diagram continued on next page)



Memory Address Block Diagram

MEMORY ADDRESS






Address and Control
Lines to Memory

Module Address
Lines

Description

Decodes the memory module address and selects one of eight memory module assemblies.



Generates the parity and protects bits for data into the memory.

KILOWORD SELECTOR

Function

This circuit selects one of four kilowords on a memory module.

Inputs

SIGNAL	SIGNAL SOURCE/	FUNCTION	ľ	ATION
ALUOO ALUOI SAOO SAOI CXP SXP HØLDW RXA	P1B12 P1A11 P2A24 P2B25 P2B26 P2B28 P2A19 P2B27	CPU address bits DSA address bits CPU cycle selector DSA cycle selector Latch hold (Kiloword) Refresh cycle selector	2 	D4 C4 D4 C4 B4 A4 C4
CRI	U42/12	00FF ₁₆ Address from CPU	3	D3
Outputs TKO TKI TK2 TK3	P2A28 P2B30 P2A26 P2A27	Kiloword Selector Signals to Memory Module	2 2 2 2 2	D2 D2 C2 C2

Description

U19 and U3 select and latch the first two DSA or CPU address bits. This is achieved as follows (for timing diagram - clocks - refer to Figure 4-6) and to the timing diagram associated with sheet 4 of the Memory Control circuits.

Between clocks 1 and 2.5 either

 $\overline{\text{SXP}}$ (for a DSA cycle) or $\overline{\text{CXP}}$ (for a CPU cycle) will be active low while HØLDW remains low.

This allows \$A00, \$A01 (for a DSA cycle) or ALU00, ALU01 (for a CPU cycle) to pass through U19 and U3. At outputs U19/8 and U3/8 the signal is inverted. The signals are re-inverted and fed back into U19/1 and U3/1 in separate AND gates U34/1, 2 and U34/13, 12 forming a latch. At clock 2.5 HØLDW goes high, allowing U19/1 and U3/1 to pass through to the output (thus, the address is latched). After clock 2.5 SXP and CXP will be high so that their corresponding addresses can change without affecting the address that is latched. At clock 11 HØLDW goes down, losing the address-latch. The address is no longer needed after clock 10 because the Disable signal blocks the kiloword selector on the memory module assembly. Dropping the HØLDW signal at clock 11 decreases through-put time for a new address. The address selector must be stable by clock 1.5 of the next cycle when the Disable signal does not block the kiloword selector on the memory assembly.

The signal CRI is inverted and ANDed into the CPU address lines (refer to sheet 3). When this signal is active (high) and $\overline{\text{CXP}}$ is active (low) and blocked, ALU00 and ALU01 appear low; CRI is a signal used by the CPU to automatically address location (00FF)₁₆ in the memory (second Index Register).

All inputs to UI9 and U3 are active high. This implies that SA00, SA01 are active high.

Outputs U19/8 and U3/8 are used by the one-out-of-four decoder (U17, U50) to select one kiloword of the memory module (1KO through 1K3). The kiloword selector output is active low. If the memory system is performing a refresh cycle, all the kilowords of the module are activated.

The following tables summarize the operation of these circuits (in tables; H = logic high, L = logic low).

DSA Cycle (SXP low)

Inp (Active SAO1	ut e High) SA00	Output (Active Low) 1KO 1K1 1K2			1 K3
L	L	L	Н	H	Н
L	H	Н	L	Н	Н
н	L	Н	Н	L	Н
н	Н	Н	Н	H	L

CPU Cycle (CXP low)

(Activ	out ve Low) ALU00	1 KO	Output (Active Low) 1KO 1K1 1K2 1K3		
L	L	Н	Н	Н	L
L	Н	Н	Н	L	Н
Н	L	н	L	H	Н
Н	Н	<u> </u>	<u> </u>	Н	H
CRI (High)	L	Н	Н	Н

Refresh Cycle (RXA high)

Input RXA	1K0	Outp (Active 1K1	ut Low) 1K2	1K3
Н	L	L	L	L

The kiloword selector must be stable at clock 1.5 so that only one kiloword will be activated by the Disable signal on the Memory module. Note that the critical kiloword selector circuits use super-high speed TTL circuits.

MEMORY ADDRESS

ROW SELECTOR

<u>Function</u>: To select and latch the memory row address for DSA, CPU and Refresh cycles.

Input

SIGNAL	SIGNAL SOURCE/ CONNECTOR PIN	FUNCTION		ATION SQUARE
ALU02	P1B10	`	2	В4
ALU03	PIA10			В4
ALU04	P2A17	Memory Address lines		D2
ALU05	P2A15	from CPU		C2
ALU06	P2A12	ر ا		B2
SA02	P1B01	h		В4
SA03	P1A06			В4
SA04	P1B09	Memory Address lines		D2
SA05	P1A09	from DSA		C2
SA06	P1A21)		B2
CXP	P2B26	CPU cycle selector		В4
SXP	P2B28	DSA cycle selector		A4
HØLD	P2A25	Latch hold (row, column, module)	2	В4
CRI	P1B22	00FF ₁₆ Address from CPU	3	D4
RXA	P2B27	Refresh cycle selector	2	D3
LØADRA	P2A29	Load Refresh Address	2	A3
ADVANCE	P2B14	Advance refresh address counter	2	A3
<u>Outputs</u>				
ARAO	P2B15	1	2	B2
ARAI	P2B22			В2
ARA2	P2A23	Memory Row Address		D1
ARA3	P2A21	Signals		C1
ARA4	P2B23			B1
BRWRA	P2B29	32nd Refresh Address count	2	Al

MEMORY ADDRESS (drawing number 89615200, sheet 2, cont'd.)

Functional Description

The row latch selects and latches the DSA or the CPU addresses. The outputs of this latch, through the Refresh address Selector (ARAO through ARA4), are sent without decoding to the memory unit row address inputs (AO through A4). The memory address inputs are arbitrarily wired. However CPU and DSA addresses must correspond, i.e., the CPU address must select the same location in memory as the DSA address. That is

ALU02	must	${\tt correspond}$	to	SA02
ALU03	11	П	11	SA03
ALU04	11		**	SA04
ALU05	11	П	11	SA05
ALU06	11	11	11	SA06

The DSA addresses are active high; the CPU addresses are active low. When CRI is active (high) the ALU address output appears as all zeros. Although no decoding is performed, (the 5 to 32 conversion is performed in the memory unit) the latch does go through a Refresh Selector. When a refresh cycle is being performed, it is not the latch information that goes to the memory row address but the refresh row address from the refresh address counter (U33).

Circuit Description

The row refresh address is stored in a five bit binary counter circuit U33.

ADVANCE (P2B14) advances the counter just before a refresh cycle is performed.

LØADRA (P2A29) presets the counter so that BRWRA (P2B29) goes active (low) on the 32nd count advance after LØADRA. BRWRA remains low only during the 32nd count. The outputs of the counter are arbitrarily wired with one exception. The memory units save power if the memory row address bit A4 goes low to high after the last Cenable was inactive.

89633300 A 5-53

MEMORY ADDRESS (drawing number 89615200, sheet 2, cont'd.)

This is very desirable for LPDR (Low Power Data Retention) operation. Thus, ARA4 is wired so that it will often be low on the 32nd rapid refresh cycle, and high after the 32nd rapid refresh is completed.

The row address information is taken through the Refresh Selector gates (AND-OR gates U36/8, U35/8, U35/6, U51/8, U51/6). The control inputs (U36/1 and U36/10 for ARAO and corresponding terminals on the other gates) are driven from RXA and its inverse; RXA active selects a refresh cycle row address, $\overline{\text{RXA}}$ selects the outputs of the DSA/CPU address latches. This arrangement avoids spikes on the row address lines (ARAO \div ARA4) when changing from a DSA or CPU cycle to a refresh cycle.

Row, Column and Module Selector Latching

The row, column and module selector register share a common latching system. This is described here.

The signals SXP, CXP and HØLD from the memory control assembly are designed so that spikes will not occur on the row, column or module selectors. By overlapping signals so that SXP (U1/8) and HØLD on a DSA cycle or CXP (U2/6,8) and HØLD on a CPU cycle are never zero at the same time, the selectors will not generate unnecessary spikes by blocking all the information lines. HØLD overlaps with CXP (SXP) at the beginning of the cycle so that the new address can be fed into the latch before the old one is finished. CXP (SXP) overlaps with HØLD at the middle of the cycle assuring that the address is latched before it is blocked.

REVISION RECORD

DESCRIPTION

DRFT DATE CHKD APP

REV ECO

MEMORY ADDRESS (drawing num

(drawing number 89615200, sheet 3)

COLUMN SELECTOR

Function: To select and latch the memory column address to the memory card.

SIGNAL	SIGNAL SOURCE/	FUNCTION	LOCAT	
	CONNECTOR PIN		SHEET	SQUARE
Inputs:				
ALU07	P2A09	\	3	D4
ALU08	P1A28	Memory Address Lines		С4
ALU09	P1A22	From CPU		C4
ALU10	P1A27			В4
ALU11	P1B28	,		A4
SA07	P1B23)		D4
SA08	P1B30			C4
SA09	P1B29	Memory Address Lines	;	В4
SA10	P1A26	from DSA		В4
SAll	P1B21			A4
CRI	P1B22	00FF ₁₆ address from CPU	3	D4
CXP	[U2/8]	CPU cycle selector	2	Α4
HØLD	P2A25	Latch hold (row,column, module)	2	В4
Outputs:				
ACA5	P2B19		3	DI
ACA6	P2B17			C1
ACA7	P2B24	Memory Column Address Signals		B1
ACA8	P2A18			B1
ACA9	P2B20) 	3	A1

Circuit Description

Note: This circuit is similar to the Row Selector.

The column latch selects and latches the memory address from either CPU or DSA address. The output of this latch is sent without decoding to the memory chip column address inputs (A5-A9). The memory address inputs are arbitrarily wired.

MEMORY ADDRESS (drawing number 89615200, sheet 3, cont'd.)

However, CPU and DSA addresses must correspond. The CPU address must select the same location in the memory as the DSA address for that location.

Thus:


ALU07	mus t	correspond	to	SA07
ALU08	11	н	• •	SA08
ALU09	11	11	11	SA09
ALU10	11	11	11	SA10
ALU11	11	. 11	11	SA11

The DSA address inputs are active high. The CPU address inputs are active low.

When $\overline{\text{CRI}}$ is active (high) ALU07 appears as low, and ALU08-ALU11 appear as high.

During a refresh cycle there is no special information on the column address. However, the lines are held stable during this time to reduce system noise.

The latching circuit is similar for the row, column and module selectors. It is described opposite sheet 2.



MEMORY ADDRESS

(drawing number 89615200, sheet 4)

MODULE SELECTOR

Function:

To select one of eight memory module cards.

SIGNAL	SIGNAL SOURCE/	FUNCTION	LOCATION		
	CONNECTOR PIN	FUNCTION	SHEET	SQUARE	
Inputs					
ALU12	P2A16	l _i	4	В4	
ALU13	P2B09	Memory Module Address		D4	
ALU14	P2B16	from CPU		C4	
ALU15	P2B13			Α4	
SA12	P1B27			В4	
SA13	P1A31	Memory Module Address		D4	
SA14	P1A30	from DSA	4	C4	
CRI	[AG]	00FF ₁₆ address from CPU	3	D4	
CXP	[AF]	CPU cycle selector	4	D4	
SXP	[AE]	DSA cycle selector		D4	
HØLD	[AH]			C4	
DXI	P2A01			D3	
DX2	P2B01	!		В4	
DX3	P1B31	Memory Module		A4	
DX4	P2B11	Presence Indicators		Α4	
DX5	P2B06	,		A4	
DX6	P2B05			A4	
DX7	P2A05		4	A4	
Outputs					
MDX0	P2B03	h	4	Dl	
MDX1	P2A02	11		Cl	
MDX2	P2A04	ii .		C1	
MDX3	P2B02	Memory Module		Cl	
MDX4	P2B04	Selector Signals		C 1	
MDX5	P2B07			B1	
MDX6	P2A07	1		B1	
MDX7	P2A08	,		B1	
CAA15	P1B19	μ	4	A1	

MEMORY ADDRESS (drawing number 89615200, sheet 4, cont'd.)

Description

The module selector selects the address of one of eight memory modules according to either the DSA address or CPU address, and latches it. The CPU lines are active low, the DSA lines are active high. The selector outputs are active low. If a memory module assembly is installed in the computer, it pulls the $\overline{\rm DX\#}$ signal corresponding to its location to ground. Otherwise the $\overline{\rm DX\#}$ signal remains high. CPU and DSA addresses must correspond to each other. That is

ALU12 must correspond to SA12 ALU13 " " SA13 ALU14 " SA14

 $\overline{DX1}$ refers to module 1 (the second memory assembly location) and $\overline{MDX1}$ activates memory module 1. The sign # (DX#) represents one of the memory location numbers (1 \div 7). The first memory assembly location is always occupied.

No information is on the module selector during refresh cycles. The REF signal activates all the memory modules during a refresh cycle, so decoding of the module selector is not necessary. However, the module selectors remain stable during a refresh cycle and no spikes occur on them. This is a safeguard and not strictly necessary since the REF signal provides timing on the memory modules for the module selectors.

If all eight memory modules are installed the module addressed is the one that is used. If less than eight memory modules are available the module that is used is selected by the storage-wrap around table, built according to

- a) how many modules are available
- b) which module is addressed.

Formulas for this are given below: 12, 13 and 14 refer to address bits ALU12, ALU13 and ALU14 or SA12, SA13 and SA14. The wrap-around table resulting is also shown.

```
MEMORY ADDRESS
```


(drawing number 89615200, sheet 4, cont'd.)

```
MDXO
             (\overline{DX1.12}) (\overline{DX2.13}) (\overline{DX4.14})
                    12) (\overline{DX2.13}) (\overline{DX4.14})
MDX 1
MDX2
             (DX3.12) (
                                13) (\overline{DX4.14})
MDX3
                    12) (
                                13) (\overline{DX4.14})
MDX4 =
             (DX5.12) (DX6.13) (
                                             14)
MDX5
                    12) (DX6.13) (
                                             14)
MDX6 =
             (DX7.12)
                                13) (
                                             14)
MDX7 =
                    12) (
                                13) (
                                             14)
```

Storage Addressing Wrap-Around

STORAGE SIZE (K WORDS)			SI	O	RA	GE	М	OI	נטפ	ĿE	ΑI	DF	ES	SE	D			
	0	1	2	3	4	5	6	7	8	9	A	В	C	D	E	F		
4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
8	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	1 1	
12	0	1	2	2	0	1	2	2	0	1	2	2	0	1	2	2	11	
16	0	1	2	3	0	1	2	3	0	1	2	3	0	1	2	3	1 1	
20	0	1	2	3	4	4	4	4	0	1	2	3	4	4	4	4	1 1	
24	0	1	2	3	4	5	4	5	0	1	2	3	4	5	4	5	11	
28	0	1	2	3	4	5	6	6	0	1	2	3	4	5	6	6	1 1	EFFECTIV
32	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	1 1	. MODELLE
36	0	1	2	3	4	5	6	7	8	8	8	8	8	8	8	8		MODULE
40	0	1	2	3	4	5	6	7	8	9	8	9	8	9	8	9	1 1	ADDRESSE
44	0	1	2	3	4	5	6	7	8	9	A	A	8	9	A	A	11	
48	0	1	2	3	4	5	6	7	8	9	A	В	8	9	A	В	1 1	
52	0	1	2	3	4	5	6	7	8	9	A	В	C	C	C	C		
56	0	1	2	3	4	5	6	7	8	9	A	В	C	D	C	D	11	
60	0	1	2	3	4	5	6	7	8	9	A	В	C	D	E	E		
65	0	1	2	3	4	5	6	7	8	9	A	В	C	D	E	F	1 1	

For example, if the computer has 16K (16,384 $_{10}$) words of storage, the highest permissible address is 3FFF $_{16}$. If the program attempts to address location 5040 $_{16}$ (located in a nonexistent storage module 5), it actually references location 1040 $_{16}$ in module 1.



MEMORY ADDRESS (drawing number 89615200, sheet 5)

DATA IN: 16 BIT DATA AND PARITY GENERATORS


<u>Function</u>: To select data from the CPU or DSA lines and transmit this data to the memory.

SIGNAL	CONNECTOR PIN	FUNCTION	LOCA"	TION SQUARE
Inputs	7 110		SILLI	SQUARE
SDOO ÷ SD15 ALUOO ÷ ALU15 SXA DE CMDR	P2A20 P2B18 P2A06	DSA bus ALU (CPU) bus DSA cycle selector Data Enable	55 6	B3 B4 B4
Outputs DINOO ÷ DIN15	[U45/6] [U41/6] [U31/6] [U27/6]	Data Input to memory Parity Generator Outputs	5	C4 C3 C2 C1


Circuit Description

The CPU data enters the memory system on the ALU (ALU00:ALU15) lines. These lines, buffered and inverted, go to the address latches. Because their polarity is wrong for data to the memory, they must be inverted again.

The ALU lines must be buffered because they may otherwise be overloaded, especially if the ALU lines are connected to both the lower and upper memory banks. The double buffered ALU lines enter data latches. These latches are opened if $\overline{\text{SXA}}$ (P2A20) is high and $\overline{\text{CMDR}}$ (P2A06) is low. Thus, data can enter the data latch during clocks 4 - 8 of a CPU or Refresh cycle. On clock 9 the latches are



5-67



MEMORY ADDRESS (drawing number 89615200, sheet 6)

DATA IN: PARITY AND PROTECT BITS

<u>Function</u>: This circuit generates the parity and protect bits for data into the memory. The Power Switch Circuit for LPDR operation is also shown here.

SIGNAL	CONNECTOR	FUNCTION	LOCA	TION
SIGNAL	PIN	FUNCTION	SHEET	SQUARE
Inputs				
U45/6	[K]		5	C4
U41/6	[M]	Parity Generator Outputs		C2
U31/6	[F]			C3
U27/6	[L]	Ų		C1
SXA	[A]			B2
DE	[D]		5	В4
P16	P2A14		6	C4
DØUT17	P2B10	Protect bit output		Α4
CPBM	PIB13			C4
SPBM	P1A12			С4
CMDR	P2A06			В4
В	P2B08		6	Α4
Outputs				
DIN16	P2B12	Parity bit	6	C 2
DIN17	P2A10	Protect bit		A2
D16	P2A22			D2
D17	P2A13			A2
PAR	P2A11			B2
PBC	P1A13		6	B2

Functional Description

DIN16 and DIN17 are the parity bit and protect bit into the memory respectively. Their outputs are always low if \overline{DE} is high. The purpose of DIN17 is to rewrite the protect bit during write cycles. The protect bit read from memory (DØUT17 line) is stored into register U18/5, 6. The negative edge of B (P2B08) clocks this register on clock 7.5. On clock 8 of a write cycle, DIN17 will be the same polarity as DØUT17 was on clock 7.5.

MEMORY ADDRESS (drawing number 89615200, sheet 6, cont'd.)

The protect bit can be modified on special CPU write cycles. During SXA high (non-DSA cycle) and CMDR low (clock 4 - 8) CPBM or SPBM active will override the DØUT17 line: if CPBM is active (low), DIN17 will be low after clock 8 of a CPU write cycle; if SPBM is active (low), DIN17 will be high after clock 8 of a CPU write cycle; if either CPBM or SPBM are active, a signal PBC (active high) is sent to the Memory Control (MC) assembly, between clocks 4 and 8.

Another special signal, D17 is generated. This signal becomes MX17 on the MC assembly and informs the CPU of the present status of the protect register. D17 is the opposite polarity of D1N17, that is, if the protect bit is set, D17 is low. If the protect bit is cleared, D17 is high. D17 does not include any timing while D1N17 does: it is simply the content of the protect register, buffered.

Circuit Description

The 16-bit parity is generated and stored in latch U21/8.

The 8 bit CPU parity, U45/6 (or U41/6), and the 8 bit DSA parity U31/6 (or U27/6) are ANDed in AND and a NAND gates (U4/8,11, U5/6,8). Since undesired outputs will always be high (that is, the 8-bit parity generators are their own selectors) only the correct parity passes through the AND and NAND gate. The outputs of the AND and NAND gate represent complementary 8 bit parity from the desired parity generator. The 8 bit AND outputs and their complementary NAND outputs are exclusively - ORed into U21. When P16 (P2A14) is low between clocks 7 - 9, the 16 bit parity passes through U21/8. Since output U21/8 is inverting it is reinverted and fed back into U21/3. On clock 9, P16 goes high and U21/2 latches the 16 bit parity.

Shortly afterward the 16 bit parity generator inputs are blocked, preventing the parity from changing. The 16 bit parity is transmitted to the MC assembly by PAR. PAR is active high when the ALU lines (carrying data to the memory) contain an even number of ones. PAR is transmitted to the CPU via MPRY on the MC assembly, so that the CPU can check the parity of the data it sent to the memory.

89633300 A 5-69


MEMORY ADDRESS

(drawing number 89615200, sheet 6, cont'd.)

DIN16 is the 16 bit parity exclusively ORed with the protect register. DIN16 is wired so that when active (when $\overline{\text{DE}}$ is active) the total number of ones on DIN00-DIN17 will be odd.

Power Switch Circuit

When the signal $\overline{\text{MPWR}}$ goes active (low) on power failure, the switched logic supply (V_{CCS}) becomes active.




"Pages 5-72 to 5-80 are unassigned".

MEMORY CONTROL

The Memory Control circuits are accommodated on a single 50-PAK printed wiring board. The logic circuit diagram is given in drawing number 89619100 sheets 1-6.

This page gives the designation and functions of the principal blocks of the circuit. Both the circuit and the signals are described in detail on pages facing the corresponding sheet of the circuit diagram.

Designation	Description	sheet
Low Power Data Retention	Guarantees proper memory refreshing for data retention during power fail conditions	2
Access Selector	Selects one of three possible memory cycles: Refresh, DSA or CPU	3
Timing	Provides all the timing signals within the memory system	4
Control Signals	Provides all control signals to the memory, memory address, CPU and DSA devices	4
Data Out Lines	Transmits the data to the DSA and the CPU	5
Bank Address	Determines which memory bank (main or expansion) the CPU or the DSA is addressing.	6



MEMORY CONTROL

LOWER POWER DATA RETENTION (LPDR) (Drawing 89619100, sheet 2)

Function:

This circuit ensures that even under power fail conditions the data stored in the memory is retained, provided a power back-up source (battery equipment GD611-A) is connected to the equipment.

Input

SIGNAL	SIGNAL SOURCE/ CONNECTOR PIN	FUNCTION		ATION SQUARE
BRWRA	P2B22	Active on 32nd cycle	2	C4
RGPWR	P2B29	Power fail	2	В4
	P2A29	Permanent high	2	Α4
AP5	[U37/13]	Clock 2.5	2	B2
RX	[u36/9]	Refresh cycle select		
ØSC	[U36/6]	Basic timing signal	2	D3
ØSC	P2A23	Basic climing signal	3	D4
Outputs LOADRA	P2A26	Load Refresh Address	2	Bl
P4M	P2A15	Øsc/8	2	Al
NØRMAL	P2B11	\ ''Normal''	2	Al
N .	[U3/9]	Normal	2	В3
32M	P2B30	ØSC/512	2	D2
ADVANCE	P2B25	Address register Advance	2	В1
RXA	P2A25	CPU cycle processed	2	В1
MPWR	P2B31	Master Power switch	2	C1
RRQ	[U36/15]	Refresh request	2	D2
RGPWR	P2B28	Regular power	2	С4

89633300 A

MEMORY CONTROL (Drawing number 89619100, sheet 2, cont'd).

Principles of Operation

Under power fail conditions the circuits essential to retaining the data stored in the memory may be operated from a battery (optional equipment GD611-A). This makes it essential to conserve the power used under such operation. The memory contents is retained by refreshing it periodically. The period is different for the 600 nanosecond cycle time and the 900 nanosecond cycle time and the 900 nanosecond cycle time memory options. To refresh the memory contents, all 32 row addresses must be refreshed within a specified period (1 millisecond for 600 nsec option, 2 milliseconds for 900 nsec option). During normal operation this is accomplished by refreshing one row address once every 512 clock oscillator periods.

This avoids long delays in DSA or CPU access time by performing short Refresh cycles at given intervals. During LPDR operation all 32 rows are refreshed sequentially every millisecond. Since it only takes 288 Oscillator periods (15.7 µsec for 600 nsec option, 22.0 µsec for 900 nsec option) to refresh 32 rows sequentially (called rapid refreshing), unnecessary control circuits can be turned off for about 98% of the time, conserving battery power. For this reason there are four separate supply lines on the memory control, memory address and memory cards.

These are:

- $m V_{CC}$ +5 volts during normal operation only. Those I.C. packages which do not need power at all during LPDR operation are connected to $\rm V_{CC}$.
- V_{CC3} +5 volts under all operating conditions. Those I.C. packages which need power at all times, including LPDR operation are connected to V_{CC3} . V_{CC3} is V_{CC2} less a 0.7 volt transistor drop.
- $V_{\rm CCS}$ ($V_{\rm CCS1}$, $V_{\rm CCS2}$) +5 volts switched. Those I.C. packages which do not need power between LPDR rapid refreshing are connected to $V_{\rm CC}$ switched. Both $V_{\rm CCS}$ supplies are $V_{\rm CC2}$ less a 0.7 volt switching transistor drop.
- $^{
 m V}_{
 m CC2}$ +5.3 volts under all operating conditions. $^{
 m V}_{
 m CC2}$ provides the power for $^{
 m V}_{
 m CC3}$ and $^{
 m V}_{
 m CCS}$.

5-84

MEMORY CONTROL (Drawing number 8961900, sheet 2, cont'd).

Detailed Description of LPDR Circuit

The memory system is self-starting. When the computer is first switched on, the memory system will be in the LPDR mode. It performs rapid refresh, tests the power supply status and depending on this, returns to LPDR or starts normal operation.

Transition from LPDR to Normal Operation:

Transients on the monostable MM input (U55/1,2) activate MM (U55/13 high) for a period determined by the RC delay at U55/14,15. After this period MM deactivates and the rising edge on U55/14,15 activates the monostable MP (U55/5: high), for a period determined by the RC delay at U55/6,7. Monostable MP (U55/12) clears MM (U55/3: low) preventing MM from reactivating. Some time during the active period of MP $\overline{\text{RXI}}$ (U37/2), MP (U37/1), and $\overline{\text{APS}}$ (U37/13) go high activating $\overline{\text{LØADRA}}$ (P2A26). When LØADRA is active (low), the following happen:

- 1. Normal register (U3/13) is cleared and put in normal operation:
- 2. PWRREG (U3/4) is preset to be active (U3/5 high)
- 3. Refresh Access Selector (U24/2 on sheet 3) is cleared to be inactive;
- 4. Disable signal (U41/13 on sheet 6) is forced high preventing memory cycles occurring in the memory.
- 5. The contents of the refresh address register on the memory address (MA) assembly is loaded to a particular address.

RXI is the RX register contents delayed one clock cycle.

BRWRA is a signal from the MA assembly. It is active (low) only on the 32nd refresh address after LØADRA was active.

If RX1 (U22/5) is low, (as it must be since \(\overline{L\temperator} \) ADRA clears RX), and Normal is inactive (22/1 high: it must be since \(\overline{L\temperator} \) ADRA clears Normal at U3/13); then U36/2 is cleared, and RRQ (Refresh Request: U36/15) is active (high). RRQ is synchronized by U35/13, and requests a refresh cycle to the access selector. After its period monostable MP deactivates. MM cannot reactivate at this time because register N, (U3/9 to U4/2) is inactive, and \(\overline{PWRREG} \) (U3/6 to U4/5) is also inactive. \(\overline{L\temperator} \) ADRA deactivates when MP deactivates, and a refresh cycle is performed. Because \(\overline{BRWRA} \) is inactive, (U22/13 high) RRQ continues requesting refresh cycles and rapid refresh occurs, refreshing all memory locations.

One clock after RX activates, RXI activates. U36/3 is cleared (low) forcing U36/14 high. U36/14 was previously low because U36/2 was preset (low).

MEMORY CONTROL (Drawing number 89619100, sheet 2, cont'd)

When a flip-flop is simultaneously preset and cleared, both the Q and \overline{Q} outputs will be active (high). When the refresh cycle is completed, $\overline{RX1}$ will go high, and U36/14 will go low. It is the negative edge of \overline{RRQ} at U36/14 that advances the row address counter on the memory address assembly. If ADVANCE (P2B25), goes negative and LØADRA is inactive, the row address advances. On the 32nd row address, \overline{BRWRA} goes low. After the 32nd refresh cycle begins, RX1 activates. Because \overline{BRWRA} is low, Preset (U36/2) is not active, but Clear (U36/3) is ative, and thus RRQ (refresh request) ceases to be active, terminating the rapid refresh.

Also on the falling edge of \overline{BRWRA} , the s atus of the power supply \overline{RGPWR} is stored in the PWREG FF, U3/5,6. If there is a power-failure, \overline{RGPWR} (P2B29) is high, otherwise RGPWR is low.

One clock after the 32nd refresh cycle finished, RXI inactivates, and RRQ FF preset (U36/2) activates while clear (U36/3) deactivates. The refresh address is advanced once more, and \overline{BRWRA} goes high. The rising edge of \overline{BRWRA} has two different conditions:

Condition 1: Power Failure

If the PWREG FF is active (U3/5 low, U3/6 high) when BRWRA rises, U55/1 falls and monostable MM is activated. The combination of $\overline{\text{MM}}$ (U55/4 low) and Normal (U3/9 low) is ORed into the master power switch and MPWR rises. When $\overline{\text{MPWR}}$ is high, V_{CCS} is off, conserving battery power. A switching circuit on Normal (U3/9 Q2) assures that this line will remain low when V_{CCS} switches off.

After the active period of $\overline{\text{MM}}$, U55/4 rises, and $\overline{\text{MPWR}}$ falls, V_{CCS} switches on. The RC on U37/5 assures that $\overline{\text{LØADRA}}$ is active. The entire cycle from $\overline{\text{LØADRA}}$ active will repeat itself.

Condition 2: Regular Power

If the PWREG FF is active U3/5 high, U3/9 (Normal) activates. Because RRQ was active before this happened one more refresh cycle is immediately performed.

(Drawing number 89619100, sheet 2, cont'd.)

Normal Refreshing:

MEMORY CONTROL

A divide-by-64 counter (U20, U1, U19) divides the $\overline{\emptyset}SC$ frequency between P2A23 and U19/6. A divide-by-nine counter (U35) further divides $\overline{\emptyset}SC$ between U19/6 and 32M (P2B30). The signal 32M is thus $\overline{\emptyset}SC$ divided 576 times. It is used by the CPU as a counter for a power failure condition. The falling edge of 32M also activates RRQ (U36/15 high) and advances the refresh address (U36/14 low). When the refresh cycle begins, U36/3 is cleared by RX1, and the refresh request ceases to be active.

Normal to LPDR Transition:

If during Normal operation a power failure occurs, the memory system has about one millisecond to process CPU and DSA requests before the memory system goes into LPDR operation. When a power failure occurs during normal operation, $\overline{\text{RGPWR}}$ (P2B29) rises, and U55/1 falls, activating monostable MM for 1 millisecond. However, because the Normal register is active (U3/9 high) $\overline{\text{MPWR}}$ remains Low, and V_{CCS} (switched supply) remains "on". At the end of one millisecond monostable MM falls, and monostable MP activates; MP clears monostable MM so that it will not reactivate. If the memory system is not in the middle of a memory cycle, or has not finished a refresh cycle on the previous clock, $\overline{\text{LØADRA}}$ is activated (through U37/3). The refresh cycle not being active previously is an important condition, because if $\overline{\text{LØADRA}}$ should activate too soon, the refresh address will change too soon, and memory unit specifications will not be met destroying the contents of the previous refresh address. It is permissible to activate $\overline{\text{LØADRA}}$ before $\overline{\text{CE}}$ is active (clock 4). The entire cycle from $\overline{\text{LØADRA}}$ active will repeat itself.

The Refresh Request is self starting and operates as follows:

If the memory system is in normal operation, a refresh request (RRQ) must occur every 576 clock cycles. If the memory system is in LPDR operation, monostables MM and MP will eventually become inactive. The RRQ must be active when this state occurs unless BRWRA is low. But BRWRA is low only on the 32nd refresh cycle. Because LØADRA must be active when the power is first initiated, BRWRA cannot then be low too. BRWRA can be low only during a series of rapid refresh cycles.

89633300 C 5-87

MEMORY CONTROL

(Drawing number 89619100, sheet 2, cont'd.)

Signal P4M, (P2A15) is the oscillator (ØSC) divided 8 times. It is a timing signal to the CPU (front panel strobe).

Normal, (P2BII) is the status of the memory system to the CPU. It is wired-OR (open collector) from both memory banks. If either memory bank is not in normal operation (LPDR), this signal is low.

RXA (P2A25)


This active high signal informs the memory address card that a REFRESH cycle is being processed. It is active in LPDR operation, as well as from the beginning of a refresh cycle until one clock after RX deactivates.

High (P2A29)

Used for Manufacturing Testing of Memory Control Card, synchronizes the divide-counters. In use this line is always high and does not affect the counters.

Timing relationship between RRQ and ADVANCE:

RRQ (U36/15): active high; ADVANCE (P2/25): active high



REVISION RECORD 89633300 E REV ECO DESCRIPTION DRFT DATE CHKD APP P2A29 REPLACES H3 AT USG-PROTECTION CIRCUIT ADDED WITH R62, C25 (46) VCC3 R 62 RRQ . C25 500 U35 TERMINATION RESISTOR VCC2 > P2A30 R47 33.2k ±2 % C20 100nF ±10% T CR2 Q3 2N2222 (H5)-(+6) P2831 CRI TIN4151 R 61 560 vcc3 H R3 470 R38 2.2K -**(K)3,6** 175 P2829 PWA P/N P2B25 ADVANCE (H8) C24 89949000, (H8)-U37 8 140 U22 470nF 3.4 M VCCS 227 - 0 L R27 - 0 8 P2A25 LOGIC REVIC UZI ZONE B-3, P2A26 LOADRA UI-6/U57-12,13 REPLACES UI-2/U57-12,13 P2AI5 ISCNTR 500 U I (NOT CON) 8 204-U27 P2811 NOR MAL ELBIT COMPUTERS LTD C DETAILED LOGIC DIAGRAM 89619100 MEMORY CONTROL CONTROL DATA SHEET 2

MEMORY CONTROL

MEMORY CONTROL ACCESS SELECTOR (Drawing number 89619100, sheet 3)

Function: To select one of three possible memory cycles; Refresh, DSA (Direct Storage Access) or CPU (Central Processing Unit).

Input

SIGNAL	SIGNAL SOURCE/ CONNECTOR PIN	NAME OF SIGNAL		ATION SQUARE
ØSC	P2A23	0scillator	3	D-4
SRQ	P2A28	DSA request	3	A-4
ISA	P2B15	DSA address input	3	B-4
SS	P2A19	DSA priority	3	A-4
32 KWE	P2A13	32KW External	3	A-4
ICA	P2B13	CPU address input	3	A-4
CRQ	P2A09	CPU cycle request	6	D-3
P	[u45/8]	End of cycle	4	A-4
LØADRA	P2A26	Load Refresh Address	2	B-2
NØRMAL	P2B11	\ ''Normal''	2	A-1
N	[U3/9]	J	2	B-3
RRQ	[U36/15]	Refresh request	2	D-2
PBC	P2A22		3	A-2
PRTSW	P2B01		3	A-1
SWRITE	P1 B3 1		3	C-2
WE	P1A30		3	C-2
PRTM	P1B30		3	D-2
SPT	P1 B29		3	D-2

<u>Outputs</u>

SIGNAL	SIGNAL SOURCE/ CONNECTOR PIN	NAME OF SIGNAL		ATION SQUARE
RX	U24/8	Refresh cycle	3	D3
RX SX	U24/6 U6/8) DSA cycle	3	C3
SX	U6/6	DIA CYCLE		C)
cx cx	u7/8 u7/6	CPU cycle	3	В3
ØSC	U56/6,8	Oscillator buffered	3	D4
BUSY	U38/12	Active of access selectors	3	C1
OSCA	U38/6	Oscillator buffered	3	Cl
MSXA	P2A14	DSA cycle bank selector	3	A4
R/W	P2A20		3	C2
CXP	P2B16		3	C2

MEMORY CONTROL

Description of Operation

The basic units of this circuit are the three cycle selectors/registers RX, SX, and CX (U24, U6, U7). These correspond to Refresh cycle, DSA cycle, and CPU cycle respectively. Only one may be active at any time. After the cycle is over, all of the selectors must be inactive for at least one clock cycle. To assure this operation, all the registers are activated and deactivated synchronously (through their J or K inputs). The active low clear inputs of these registers are used for clearing them during LPDR (Low Power Data Retention on power failure) operation. The active low preset input on the CX register is used for LPDR operation and to assure that the CX register will not activate during a Refresh or a DSA cycle.

If simultaneously more than one access cycle is initiated at the beginning of an access cycle, only the one with the highest priority is selected.

The order of priorities for the different cycles is as follows:

Refresh has the highest priority.

DSA has the next highest priority.

CPU has the least priority.

Because there can be two 32 kiloword memory systems, one in the main and one in the expansion enclosure, communication between these two units is essential. The signal MSXA prevents the DSA selector from being active simultaneously on both banks. The CPU selectors on both banks may be active simultaneously, but the improperly addressed bank may not reactivate until the next CPU is sent. The signal SRQE tells the CPU selector that the DSA request has been accepted by one of the memory banks and that the DSA address is no longer valid due to transients.

The DSA priority signal blocks the CPU access selector. The 32KWE signal blocks the CPU selector only on the upper bank if the CPU is in 32KW operation (a switch on the AB107/AB108 front panel). When the 32KW switch is active, the CPU never addresses the upper bank. Blocking the CPU access selector assures the DSA that its access time to the memory will not be delayed because the CPU selector is active.

On the lower memory bank in the main computer enclosure 32KWE is not connected to the 32KW switch. Instead it is permanently wired to ground so as to make it inactive.

MEMORY CONTROL
Signal Functions

(Drawing number 89619100, sheet 3, cont'd.)

RX Selector Flip-flop (U24)

- J inputs activate RX, K input deactivate RX
- J inputs to RX

RX (U24/5)

RRQ1(U24/3) Synchronized refresh request.

BUSY (U24/4) The memory system is not busy with a DSA or CPU cycle (or redundantly with a Refresh cycle). Synchronized (with the clock).

K inputs to RX

F(U24/9, 10,11) End of cycle. Synchronized.

- Clear input to RX Active low
 LOADRA(U24/2) Master clear signal to deactivate RX before
 going into LPDR operation.
- Q output from RX RX (U24/8) Refresh cycle
- \overline{Q} output from RX \overline{RX} (U24/6) Not a Refresh cycle.
- Clock input to RX

Clock(U24/12) Falling edge triggered clock connected to the Oscillator.

(Drawing number 89619100, sheet 3, cont'd).

MEMORY CONTROL

SX Selector Flip-flop (U6)

J inputs activate SX, K inputs deactivate SX

J inputs to SX

MSXA(U6/4) The other memory bank is operating on a DSA request.

Ignore DSA requests on this memory bank. Synchronized.

ISA(U6/3) Correct DSA address to this memory bank.

(U6/5) Conditional Activate SX if:

1) U40/1,2: Refresh Synchronized cycle is not requested. The double connections ensure that the condition is held when it occurs (\overline{RRQ}) and one clock after $(\overline{RRQ1})$.

and 2) U40/4: The memory system is not busy with a Refresh, DSA or CPU cycle. Synchronized.

and 3) U40/5: The DSA request was activated during the last clock cycle. This allows the DSA address lines to stabilize so that the SX selector will activate only on the correct memory bank. Synchronized.

K inputs to SX

U6/9,10, 11: F End of cycle. Synchronized.

Clear input to SX (active Low):

U6/2 Normal: When the memory system is in LPDR operation, the SX register is constantly deactivated.

Q output from SX

SX(U6/8): DSA cycle

Q output from SX

 $\overline{SX}(U6/6)$: Not a DSA cycle

Clock input to SX

Clock(U6/12): Falling edge triggered clock connected to the oscillator.

CX Selector Flip-flop (U7)

K inputs to CX activate CX, J inputs deactivate CX

K input to CX (U7)

This is a 2,2 AND/OR input gate.

U7/9,10 are grounded, reducing it functionally to a 2 input AND gate.

U7/12: Synchronized CPU request.

U7/11: Conditional activate CX if:

- 1) U5/9, 10 A (Sychronized) Refresh cycle is not requested.
- or 2) U5/2,3 The (Synchronized) DSA priority or 32KW are not blocking the CX selector.
- or 3) The CPU address is not valid and did not address this memory bank:
 - a) U5/1: CPU request delayed 2 clock cycles. Sychronized.
 - and b) U5/3: Incorrect CPU address to this memory bank
- or 4) A DSA cycle is not desired:
 - a) U5/6: DSA request was activate for at least
 2 clock cycles to allow time for the DSA address
 lines to stabilize. Synchronized.
 - and b) U5/4: Correct DSA address to this memory bank.

J input to CX

F(U7/1,2) End of cycle

or U7/3.4 Conditional

The CPU address is valid and it is found that the CPU did not desire usage of this memory bank:

- 1. U8/1: CRQ2 CPU requests delayed two clock cycles. Synchronized.
- and 2. U8/2: CRQ CPU request. Synchronized.
- and 3. U8/13: Incorrect CPU address to this memory bank.

MEMORY CONTROL (Drawing number 89619100, sheet 3, cont'd.)

Preset input to CX (Active Low)

U7/5: Conditional deactivate CX if:

- 1) U38/10: RX is active
- 2) U38/11: SX is active
- 3) U38/9: LPDR operation.

Clock input to CX

U7/13: Clock falling edge triggered clock connected to the oscillator.

Q output from CX

U7/8: CX CPU cycle

Q Output from CX

U7/6: \overline{CX} not a CPU cycle.

Indicating output signals

BUSY (U41/6): One of the 3 access selectors is active

ØSC (U56/6,8): Oscillator buffered. Usually used to clock falling edge

triggered flip-flops.


ØSCA (U38/6) : Oscillator buffered. Usually used to clock rising edge

triggered flip-flops.

Because the \$SC line is long, it is double buffered and terminated

Auxiliary Circuits

The signal at P2A29 is always high because a pull-up resistor R2 is attached to the line and the line is never connected in the computer. This line is used during manufacturing testing to pre-synchronize certain signals.



MEMORY CONTROL TIMING

(Drawing number 89619100, sheet 4)

<u>Function</u>: To provide all timing signals within the memory system.

<u>Inputs</u>


SIGNAL	SIGNAL SOURCE/ CONNECTOR PIN	NAME OF SIGNAL		ATION SQUARE
ØSC	[U56/6,8]	Clock	3	D4
ØSCA	[u38/6]	Oscillator buffered	3	C1
BUSY	[U38/12]	One of access selectors active	3	Cl
RX	[U24/8]	Refresh cycle selector	3	D3
Outputs				
Α	[09/5]	Clock phase 1	4	D2
Ā	[U9/6]	S Clock phase i	4	D2
AP5	[U9/9]	Clock 2.5	4	C2
AP5	[U9/7])	4	C2
В	[U10/9]	Clock phase 2	4	C2
\overline{B}	[U10/7]	} orock phase 2	4	B2
C	[U10/5]	Clock phase 3	4	C2
\overline{c}	[U10/6]	}	4	C2
D	[011/5]	Clock phase 4	4	D2
\overline{D}	[U11/6]	}	4	B2
E	[U11/9	Clock phase 5	4	B2
Ē	[U11/7]	}	4	B2
F	[U45/8]	Tend of cycle	4	В4
F	[U45/6]	1 2.13 3. 3,610	4	Α4
1P5	[U42/6]	Clock 1.5	6	A2
			1	


Description of Operation

The heart of the memory timing circuit is a five stage ring counter (flip-flops contained in U9, U10, U11. This gives the main timing signals (A,B,C,D, and E). The counter is cleared by the BUSY signal (active low). The clock cycle is selected by the Access Selector when the BUSY signal goes high. This frees the counter which starts generating the clock pulses. The pattern of pulses is shown in the following two figures.

2 yd ctood

MEMORY CONTROL TIMING






(Drawing number 89619100, sheet 4)


MEMORY CONTROL TIMING

Control Signal Diagram for DSA Cycles



OSA

Control Signal Diagram for Refresh Cycles



Refresh

The advantage of the full ring counter is that only one of the five major timing signals (A, B, C, D, or E) can clock a cycle. Any timing sequence can be chosen from this pattern by simply ANDing or ORing one or two timing signals since only one timing signal can change at any time.

On clock 10 of DSA and CPU cycles register F (End of cycle) activates. This deactivates the Access Selector one clock later, and the Busy signal will fall, clearing the timing circuit.

There are two special purpose timing signals, IP5 and AP5. Both of these timing signals activate on half clocks (in between usual clock edge triggering) instead of full clocks. Both of them are cleared by the Busy signal. IP5 activates between clock 1 and 2 (referred to as clock 1.5). AP5 activates during clock 2 and 3 (referred to as clock 2.5).

For a Refresh cycle, the timing sequence is shortened two clock cycles. A Refresh cycle is shorter because data is neither read nor written during this cycle, so time need not be allowed for data from the memory to stabilize. The Refresh cycle is shortened by activating register F (End of cycle) on clock 8 instead of clock 10. When the Busy signal falls during the next clock, all timing signals are cleared.

The J input activates the Timing circuit registers. The K input or clear deactivates them.

A hazard may arise in the Refresh cycle timing sequence as registers D and E are asynchronously cleared. Any timing function combining registers D and E may have spikes in it. Care was taken not to use function D and E (or their inverses or combinations) in places where spikes might impair the behavior of the system.

Detailed Circuit Description

The BUSY signal clears the five-stage ring-counter (U9, U10, U11). When this signal goes high the counter is free to run. Flip-flop A (U9/5) will be the first to toggle because outputs E and \overline{E} are inversely connected to the J and K terminals of the A flip-flop relative to the other J and K connections. The ripple-through process shifts the toggling along the counter on the appearance of each clock pulse. The counter is clocked by the \emptyset SC signal, the flip-flops being triggered on the negative going edge of the signal. The J input activates the flip-flops, the K input and the Clear input (Busy signal) deactivates them.


The K input activates Register F (U45). During DSA or CPU cycles, this register activates after inputs U45/11 (\overline{C}) , and U45P12 (D) are activate. However, during Refresh cycles this register activates two clock cycles after inputs U45/9 (RX) and U45/10 (\overline{A}) and B) are active. The J inputs are grounded, so only the Preset input U45/5 (BUSY) can deactivate the Register. The clock U45/13 is connected to the \emptyset SC and is negative edge-triggered.

Half of U9 (U9/7,9) is not part of the ring counter; it generates the timing signal AP5. It is activated on the half clock after the J input U9/11 is active. The K input (U9/12) is grounded, so this register can only be deactivated by the clear input U9/14 (BUSY). This register is negative-edge triggered, but because it is connected to $\overline{\text{OSCA}}$ it operates between clock cycles.

The IP5 register consists of two NAND gates wired as on R-S flip-flop. When inputs U42/1,5 are high, the flip-flop holds its state. Both inputs will never be low at the same time because the BUSY signal is common to both of them but inverted in U42 5. After an access register activates, U42/1 (BUSY) goes high. On the half clock after the access register went high, U42/12 (ØSC) goes high, and U42/13 (BUSY) is high. U42/5 goes low, activating the IP5 flip-flop. At the end of the timing sequence, the BUSY signal (U42/1) goes low, deactivating the flip-flop. Since IP5 is connected to ØSCA and activates when ØSCA is high,

the IP5 activates during a half-clock.

All the register, A, B, C, D, E, F, AP5 and IP5 are super high speed Schottky TTL devices to meet specifications in the high speed (600 nsec) memory system.



(Drawing number 89619100, sheet 3,4,6).

MEMORY CONTROL

MEMORY CONTROL BASIC CONTROL SIGNALS

Function: To provide all control signals to the memory, memory address, CPU and DSA devices.

Note: The following signal lists include a number of signals not directly connected to the circuits described here.

Inputs

SIGNAL	SIGNAL SOURCE/	FUNCTION		ATION
	CONNECTOR PIN		SHEET	SQUARE
PRTSW	P2B01		3	A-1
PRTM	P1B30		3	D-2
SP1	P1 B29		3	C-2
WE	P1A30		3	D-2
SWRITE	P1B31		3	C-2
ØSCA	U38/6	Oscillator buffered		
CRQ	P2A09	CPU cycle Request	6	D-3
ICA	P2A08		6	D-3
PBC	P2A22		3	A-2

<u>Outputs</u>

SIGNAL	SIGNAL SOURCE/ CONNECTOR PIN	FUNCTION		ATION SQUARE
GØM1	P2B09	ICA·CRQ + CX·B·E	6	D-1
GØM2	P2B07		6	D-1
DISABLE	P2B10	LOADRA .F . BUSY . 1P5	6	B 1
SXA	P2B08	DSA active (\overline{SX})	3	A-2
R/W	P2A20	Read/Write	3	C-2
CXP	P2B16	CX•SX•HØLD•AP5	3	C-2
HØLDW	P2A24	AP5	3	C-2
HØLD	P2B14	AP5 [SX + CX]	3	B-2
SXP	P2A11	SX.HOLD.AP5	3	C-2
SRSM	P2B18	SX•[D + B] DSA Synchronizing signal	4.	B-1
REF	P2A07	RX [B + E]	4	B-1
CE	P2B27	$\overline{\overline{E \cdot C}} = C + E$, (Cenable)	4	C-1
DE	P2B17	Data-line Enable	4	A-1
P16	P2A17	A-C	4	D-4
В	P2B12	Second Counter stage	. 4	B-1
STRØBE	P2A12	Timed by D $(=\overline{D})$	<u>.</u> 4	B-3
CMDR	P2B02	B·E	4	B-1
CVIOI	P1A28	(See sheet 5)	4	A-3
		Militarian qui ama vitin a via mana na mana na mana a via na mana na via na via na via na via na via na via na) 	

(Drawing number 89619100, sheet 4,6, cont'd.)

Introduction

The Control unit processes a collection of control signals and can be divided into two parts:

1. Basic Control Signals

Control signals necessary for all types of memory cycles, i.e., read or write cycles in protected or unprotected locations.

2. Write Control Signals

Control signals for write memory cycles used with the protect system.

Note: For timing signals refer to Memory Control Timing (sheet 4).

BASIC CONTROL SIGNALS

DISABLE (L) P2B10

The falling edge of this signal activates the precharge signal in the memory. The falling edge starts at clock 1.5, giving the memory system half a clock period to select one of four kilowords on each memory card. As each kiloword has its own control signals (precharge, cenable, R/W) only one kiloword will be activated. Since the precharge signal consumes most of the memory power delaying the disable until clock 1.5 conserves power consumption without imposing critical set-up or hold time restrictions on other memory signals. The rising edge of the disable signal deactivates the cenable (cell enable signal) in the memory. This occurs at clock 10 for DSA and CPU cycles, and clock 8 for Refresh cycles.

(Drawing number 89619100, sheet 4,6, cont'd.)

CE (L) P2B27 (Cenable)

The falling edge of this signal at clock 4 activates the cenable signal in the memory. Also, within the memory, the canable signal forces the precharge signal to deactivate. The crossover of the cenable-active precharge-inactive is performed on the memory card (rather than the memory control card) because of critical overlap times required by some memory chip manufacturers. The CE signal deactivates at clock 11 for DSA and CPU cycles, and clock 9 for Refresh cycles. It is important to have the CE signal deactivate one clock after the Disable signal deactivates. If the CE signal deactivates earlier, the precharge signal may reactivate at the end of a memory cycle.

REF (L) P2A07

The REF signal blocks the module selector (MDX#) within the memory card. During Refresh cycles the REF signal is always activate low because a Refresh cycle must refresh all of the memory modules. During DSA and CPU cycles, this is low during clock 1 to 3 because the module selector decoding is slow and not stable during this time. The REF signal goes high between clock 3-11. For all unselected memory modules during this time, the precharge signal deactivates one clock before the Cenable signal, and the cenable with the memory card never activates. Only in the one memory module selected by the module selector does the precharge-cenable sequence continue.

STRØBE (L) P2A12

This signal is active low between clocks 5-10 for DSA and CPU cycles, and clock 5-9 for Refresh cycles. It enables the data out sense amplifiers within the memory card. It also deactivates the Read/Write (R/W) signal (see R/W signal later in this section) slightly faster than the cenable signal, helping meet an end of cenable - end of R/W specification for the memory chip of some manufacturers. This signal performs no useful function during refresh cycles.

(Drawing number 89619100, sheet 4,6, cont'd.)

MEMORY CONTROL

Circuit description:

DISABLE (L) P2B10

Disable activates (low) when 1P5 (U41P10) goes high at clock 1.5. Disable deactivates when \overline{F} (U41P12) goes low. One clock after \overline{F} goes low, BUSY (U41P9) goes low. Then \overline{F} goes high. When the next access selector activates, BUSY goes high. If LØADRA (U41P13) is low, Disable is inactive. LØADRA is used for LPDR operation.

CE (L) P2B27

This signal falls at clock 4 when register \overline{C} falls, and rises when register \overline{E} rises.

REF (L) P2A07

This is a 2-2 AND-OR gate. REF is low during refresh cycles because U61P1,13 is connected to RX. REF is low for DSA and CPU cycle until clock 3 when register \overline{B} (U61P10) falls, and REF remains high until clock 11 when register \overline{E} (U61P9) rises.

STROBE (L) P2A12

This signal is the inverse for register D.

Because Disable and CE are critical timing signals going to eight memory modules, they employ extra powerful buffers to be less noise susceptible. STRØBE is extra powerful because each of eight memory modules uses 2.5 TTL logged units from this signal.

(Drawing number 89619100, sheet 4,6 cont'd).

MEMORY CONTROL

Basic Control signals during refresh cycles.

SXA (L) P2B08

This active low signal informs the Memory Address (MA) assembly that a DSA cycle is being processed. It is the inverse of SX, active between clocks 1-11.

P16 (L) P2A17

Active low signal opens the 16 bit parity latch on the MA assembly; activates at clock 7 when \overline{A} (U23/2) rises until clock 9 when C (U23/1) falls.

B (L) P2B12

Active low signal clocks the protect bit (bit 17) register on the MA assembly. Activates at clock 7.5 when ØSC rises. Deactivates at clock 8 when ØSC falls. B cannot activate during other time intervals.

CMDR (L) P2B02

Active low signal provides timing to the MACPU data in memory latch. CMDR activates at clock 4 when E (U63/5) goes high and activates at clock 8 when B (U63/4) goes low.

CXP (L) (P2B16)

SXP (L) (P2A11)

HØLD

(H) (P2B14)

These three signals provide initiate and hold signals for the selector/latches on the memory address assembly.

Before a memory cycle begins, HØLD is High to hold the old memory address. SXP and CXP are also high. When the CX access selector activate at clock 1, CXP goes low, which allows a new ALU address into the MA address selectors. The CXP signal is also fed into U23/10, so U23/8 goes high and HØLD (U42/8) goes low. This overlap of CXP and HØLD is important, because it allows the outputs of the MA address selector/latches to change only once. On clock 2.5 the signal AP5 (U58/4,5) goes low and HØLD goes high. This holds the address in the MA address selector/latches. The HØLD signal and AP5 are fed into a NAND gate whose output (U23/11) causes CXP to go high. This overlap of HØLD and CXP prevents the MA address selector/latch from changing during this transient period. In other words, CXP and HØLD behave like the Q and \overline{Q} of an R-S flip-flop; except HØLD is \overline{Q} inverted.

For a DSA cycle, SXP behaves like the CXP signal during the CPU cycle. During the DSA cycle, CXP always remains high.

HØLDW (H) (P2A24)

The MA address selector/latches for the kiloword decoder do not have the same requirements as the other address bits. This decoder can have transients when the Disable signal is inactive between clocks 1 - 1.5. However, it is desirable to have the kiloword decoders completely decoded before the Disable signal activates at clock 1.5. For this reason, a special hold signal called HØLDW is used for the MA kiloword decoder. It is the signal AP5 inverted, and is active high between clocks 2.5 - 11. No time is wasted in the kiloword decoder when CXP goes low at clock 1 because HØLDW is already low on clock 1.

Basic control signals to the CPU

GØM1 (H) P2B09

The CPU and memory are both synchronous devices using the same oscillator. However, the memory system is not always ready for the CPU because it may be performing DSA or Refresh cycles. When this happens, it is important to stop the CPU.

The CPU is a two pass machine. During pass 1 the ALU calculates address information and holds this information at the end of pass 1. During pass 2 the ALU calculates or receives data information and holds or accepts this information at the end of pass 2. Both ALU passes are 5 clocks long; therefore pass 1 and pass 2 together take 10 clocks. This causes a discrepancy, because the CPU memory cycle is 11 clocks long. When the CPU is performing a memory request, it must be stopped for one clock so that both the CPU and CPU memory cycle will have the same number of clocks, namely 11.

The CPU is stopped by the memory system with the signal GØM1. If this signal is low at the end of CPU memory request pass 1 or pass 2, it will stop at the end of that pass. Further, the memory system requires address information between CPU memory cycle clocks 1-3 and data information between clocks 3-9. The three conditions for lowering the GØM1 signal can now be defined.

1) The memory system is busy with a DSA or Refresh cycle. The combination of the following three conditions define this:

if the memory is not processing a CPU cycle ($\overline{\text{CX}}$: U60/5), the CPU requested memory access (CRQ: U60/6), the address is in this memory bank (ICA: U60/4).

2) The memory system is processing the CPU request, but has not yet reached clock 3. The combination of the following conditions define this:

the CPU requested memory CRQ (U60/1) for this memory bank ICA (U60/11, 12),

the memory cycle has not passed clock 2 because register A (U60/13) is active.

5-112


MEMORY CONTROL (Drawing number 89619100, sheet 4,6, cont'd).

3) The memory system is processing the CPU request, but has not yet reached clock 0. The combination of the following conditions define this: the memory is processing a CPU cycle between clock 6-11 (U60/10), and has not yet passed clock 8 because register B (U60/9(is active.

Two memory systems are used in systems having more than 32K word memories. A second signal (GØM2: P2B07) is employed in the expansion memory system; it is basically identical to GØM1 in its function.

Further explanation of the CPU memory request system.

Schottky TTL circuits are employed in this system because timings must remain synchronized with the oscillator. The CPU transmits the CPU request signal CRQ between its clock 2-5 of pass 1 only. Also, the signal GØM1 must be high for one clock at the end of a CPU pass, which is why GØM1 is released before memory system clocks 3 and 9. The timing relationships are shown below.



(Drawing number 89619100, sheet 4,6, cont'd).

Basic Control signals to the DSA

SRSM (L) P2B18

The SRSM synchronizes the DSA with the memory. Because the DSA is an asynchronous device, the SRSM does not have to be a fast signal. The SRSM appears at an open collector gate, and can be used as a wired-OR function. In multibank memory operation the SRSM of both lower and upper banks are connected together. This is an active low signal; normally the line will be high. When one of the memory systems wants to activate the SRSM line, it merely activates its own SRSM signal. The entire SRSM is then forced low until this same bank deactivates its SRSM signal.

When SRSM is high, at the beginning of a DSA cycle, it informs the DSA device that the memory has not accepted the DSA address, and that the DSA should continue to transmit the address.

When SRSM falls, it informs the DSA device that it has accepted the DSA request and address. The DSA should immediately clear the DSA request and address lines, and it can send a new DSA request and address if desired.

Further, for a DSA write-into-memory cycle, the low SRSM signal informs the DSA that the memory has not yet accepted data, and that the DSA should continue transmitting data to the memory.

Also, for a DSA read-from memory cycle, the rising edge of the SRSM signals informs the DSA device that data from the memory is now valid.

The SRSM is low between DSA cycle clocks 3-11.

Refer to DSA Timing Specification in Section 4 and the Input/Output Specification Manual.

WRITE CONTROL SIGNALS

Function

The memory system includes a protect system. The primary purpose of this feature is to protect the program in foreground from being destroyed by careless programming, or faulty memory operation. The protect feature is part of the write system within the memory.

The read/write and protect status of the memory cycle is determined by multiplexer-selector U64. The following table shows its input and output signals.

Input	Controls	<u>Outputs</u>		Cycle Selected
RX	SX	WRITE cycle	Unprotected Instruction	
(Pin 3)	(Pin 13)	(Pin 2)	(Pin 15)	
L	L	WE	PRTM	CPU cycle
L	н.	SWRITE	SPI	DSA cycle
Н	L	Low	Low	Refresh cycle
Н	Н	irrelevant	irrelevant	

Signal Description

The following paragraphs describe each signal in detail: the signal name heads each paragraph together with the integrated circuit and pin number where it appears. The letter (H) and (L) indicate whether the signal at the corresponding pin is active High or active Low.

WRITEREG[(H) U12/5, (L) U12/6]

This register is positive edge triggered. On clock 6 it stores both during a read cycle (pin 5 low) and a write cycle (pin 5 high). Pin 6 is the inverse of pin 5. U12/4 (active low) is preset (pin 5 goes high) on clock 4. This is to prevent unnecessary spikes on the data out lines to the DSA and CPU lines.

MEMORY CONTROL (Drawing number 89619100, sheet 4, cont'd.)

PROTECTREG (H) U29/8, (L) U29/9

This register is positive-edge triggered. On clock 6 it stores whether the cycle is a protected instruction (U29/8 high) or an unprotected instruction (U29/8 low). P9 is the inverse of pin 8. U29/13 (active low) is cleared (P8 goes high) when the PRTSW (Protect Switch, P2BO1) is low. In this case (protect switch low) all instructions appear as protected within the memory system. The protect switch is situated on the programmer's console (front panel)

INHIBITREG [(L) U29/5]

This register is positive edge triggered. On clock 6 it stores provided either one of two conditions occurred:

The first condition is that a parity error occurred on either memory bank while the instruction was unprotected.

The second condition is that during a CPU cycle a parity error occurred in the selected memory location and that the SPB or CPB (Set or Clear Protect Bit) is activated on this memory cycle.

The two conditions may be summed up: when an attempt is made to execute CPB or SPB instructions when a parity error exists in the selected memory location.

The procedure for recognizing condition 2 works because before CPB or SPB, the program must read from the location in memory, and immediately afterward perform the CPB or SPB in that same location.

If the INHIBITREG register recognizes either condition 1 or condition 2 or both conditions, U29/5 will go low. Otherwise U29/5 is high.

U29/4 (active low) is preset [U29/5 goes high when the PRTSW (Protect Switch, P2BO1) is low]. When the protect switch is low, the protect feature of the system appears to be disabled.

(Drawing number 89619100, sheet 3, cont'd).

R/WREG [(H) U44/8]

MEMORY CONTROL

This register provides timing to the Read/Write (R/W) signal in memory. It also determines if the R/W signal should be activated.

This register is negative edge tirggered and is connected to the \emptyset SC (U44/13). It is activated on clock 8 (U44/8 goes high) only if one or both of the AND-OR K inputs is active on clock 7. U44/10, 11 is active only on clock 7. If the instruction from the PROTECTREG is protected (U44/9 high), or if the protect bit from the memory location addressed was inactive (U44/12 high), then U44/8 can activate on clock 8. Thus, a write cycle will not occur if the location in memory is protected and the instruction is unprotected. The only other condition necessary for the R/WREG to activate is that the WRITEREG (U44/5) indicate that the memory cycle is a write cycle. If the memory cycle is a read cycle, the R/WREG is preset, (U44/5 is active low) and U44/8 will remain low on clock 8. If the R/WREG activated on clock 8, it will deactivate on clock 11 after \overline{D} (U44/3, 4) activates the J input between clock 10 - 5. The J and K inputs can never be active simultaneously because of this timing.

Read/Write: R/W [(L) P2A20]

The R/W signal activates the R/W signal within the memory. If activated the R/W signal will go high between clocks 8 - 11 (U59/10 high). The R/W signal cannot activate if the INHIBITREG is active (U59/9 low), or if the system is in LPDR operation (Normal, U59/13 low).

DE [(L) U57/6]

 $\overline{\text{DE}}$ activates the data-in lines on the Memory Address assembly. These lines transmit data to the memory on write cycles. It is desirable to activate these lines by clock 8 because these lines may create noise on the data out lines from the memory and interfere with parity checking on a Read/Write cycle. $\overline{\text{DE}}$ goes low on clock 8 when (U57/4) goes high. $\overline{\text{DE}}$ goes high on clock 12 which is approximately 50 nanoseconds after

89633300 A 5-117

MEMORY CONTROL (Drawing number 89619100, sheet 4, cont'd.) register \overline{E} went low as determined by the RC delay on U57/3.

The $\overline{\text{DE}}$ signal needs to be active until after the R/W signal within the memory has completely deactivated. If the WRITEREG register indicates that the memory cycle is a read cycle (U57/5 is low), $\overline{\text{DE}}$ will not activate.

140H U23

3 P2AIT (PIG

3,5 (AT)

R33 VCC 270 T

R32 270 PZAIB SDI7

REVISION RECORD

DRFT DATE CHKD APP

DESCRIPTION

REV ECO

					É
					(
					1
					(
					(
					(
					ĺ
)			ţ,
					Ĺ
					(
					· · · · · · · · · · · · · · · · · · ·
					*
					ß
					(v
					C
,					, de
					Æ

MEMORY CONTROL DATA OUTPUT LINES (Drawing number 89619100, sheet 5)

Function:

To transmit data to the CPU and to the DSA

SIGNAL	SIGNAL SOURCE/ CONNECTOR PIN			ATION SQUARE
Ē	[U11.7]			5 (5)
B	[U10/7]	Clock signals		
CMDR	P2B02	E•B	4	B-1
clock 6	[U63/11]		5	D-2
GPEC	P2B23		5	A-3
D16	P2B06		3	B-1
D17	P1B27		4	D-4
PAR	P1B28	Parity	4	D-4
cx	[U7/8]			
RX	[U24/6]			
F	[U45/6]	End of cycle (clock signal)		
clock 7	[U28/2]			
DOUTOO+DØUT17	18 locations	Memory data output	•	
Outputs				
CCPE	P2A10	CPU cyclic parity error	: 5	A-1
PEL	P2B26	General parity error	5	A-1
CPEC	P1A31		5	A-3
DELEØ	P2B20	$MX00 \cdot MX01 \cdot MX02 \dots MX07 = 0$	5	A-4
DFEO	P2B19	$MX12 \cdot MX13 \cdot MX14 \cdot MX15 = 0$	5	A-4
MPRY	P1A27	Parity information to CPU	4	D-3
MX17	P1A26	Protect bit status to CPU	4	D-3
CV101	P1A28	Protect fault	. 4	A-3

89633300 A 5-121

Outputs (cont'd)

(Drawing number 89619100, sheet 5, cont'd).

SIGNAL	SIGNAL SOURCE/ CONNECTOR PIN	FUNCTION	1	ATION SQUARE
SD16	P2A21	Parity bit for DSA data	4	D-2
SD17	P2A18	Protect bit for DSA data	4	D-2
SVIØ	P2B24	Protect fault on DSA cycle	4	D-2
MX00-MX15	16 locations	Data to CPU		
SD00-SD15	16 locations	Data to DSA on read cycles		

Circuit Description

All the Data lines are open collector. Corresponding bits are connected to the same bus line for multi-bank operation.

Parity Error Checking is performed on CPU and DSA read and write cycles. If a parity error is detected, it is an indication that the memory is not working correctly. Parity error is detected when the summation of DØUT00-DOUT17 (data out bits 00-17) is not an odd number.

There are two types of indicators for parity error detection.

1. PEL [P2B26]

General parity error: a parity error was detected. The J - K register (U48) continues to be active until U48/3 is cleared by the CPU signal GPEC (P2B23). The J input, U48/4 will detect a parity error, excluding the refresh cycle (RX U30/9 is not low) if U32/8 is high at clock 10. The clock (U44/1) is negative edge triggered at clock 10 by the F-register (U45).

2. **CCPE** [P2A10]

CPU Cyclic Parity Error: a parity error was detected on the last CPU cycle. The J - K register (U48) continues to be active until CPEC(P1A31) (a multibank output) clears U48/8 on clock 7 on the next CPU cycle. The J input, U48/9 will detect a parity error only on a CPU cycle (CX U30/12 is high if U32/8 is high at clock 10. The clock (U48/1) is negative edge triggered at clock 10 by the F-register output.

MEMORY CONTROL (Drawing number 89619100, sheet 3, 5, cont'd).

Parity error is indicated by the data registers and parity checker circuit.

Because the DØUT lines are stable on clock 8, and because DØUT may change after clock 8 on a write cycle, the data must be stored on clock 8.

Between clocks 6 - 8 the data latches U33, U34 are opened. The first 16 bits of data pass through these latches during this time, and enter the parity checker. The parity checker for the first 16 bits (U16, U51, U32) is relatively slow (100 nsec). It requires stable data to be present before clock 8 and to continue until clock 10 in order to allow the parity checker to be stable by clock 10.

Bit 16, (DØUT16), the Parity bit, and bit 17 (DØUT17), the Protect bit, are stored in D-flip-flops (U15) on clock 8. The outputs from U15/8, 9 and U15/5, 6 do not have to stabilize until after clock 8 because the parity checker is relatively fast (50 nsec) for these two bits.

The parity checker is designed so that if the binary sum of DØUTOO÷DØUT17 is even, the parity checker output U32/8 will be high indicating a parity error. Otherwise U32/8 will be low (i.e. parity error did not occur).

The DØUT lines come from the open collector sense amplifier outputs on the memory modules. The pull-up resistors are located on the DØUT lines in the MC assembly. Only one of the possible eight memory modules sense-amplifier outputs can be active, as determined by the module selector MDX and the signal STRØBE.

Protect Fault [(H) U28/6] - refer to sheet 3

Protect fault [condition 1] occurs when an unprotected instruction (U28/5) attempts to write (U28/3) into a protected location (U28/4). Protect fault U28/6 is active high. The protect register is preset (U15/4 low) on clock 5 to deactivate U28/4. This prevents unnecessary spikes between clocks 6 - 8 when the other two inputs are stable and CXD or SXD are stable. It also prevents unnecessary spikes on SD17, the DSA protect bit. Protect fault is valid between clocks 8 - 5 after the protect register is stable.

89633300 A 5-123

MEMORY CONTROL (Drawing number 89619100, sheet 5, cont'd).

Note that the memory system recognizes protect fault condition 1 only. Conditions 2 and 3 are conditions within the CPU and are not related to the memory or DSA operations.

Both the parity flip-flop clock (U15/11) and the protect flip-flop clock U15/3) are positive edge triggered on clock 8.

Data to the CPU (MX) and to the DSA bus (SD) is transmitted by high speed open collector 2-input NAND gates. Pull-up resistors for these signals are located in the CPU. These NAND gates are opened by the signals, CXD (CPU) or CSRD (DSA). All data to the CPU is valid at clock 9.

CXD (U31/6,8) CXRD [U13/6,8] - signal origin: sheet 4.

These signals are active high between clocks 6-10 for CPU cycles only. They are to gate the memory data for CPU cycles.

MX00-MX15 (H)

These signals are derived from the DØUT lines gated by CXRD. They transmit buffered memory data to the CPU during read cycles. The true state of this data is active high.

DELEØ [(L) P2B20]

This signal is sent to the CPU on a read cycle only. The signal is low when MX00÷MX07 are all at logic low.

DFEØ [(L) P1B20]

This signal is sent to the CPU on a read cycle only. The signal is low when MX12-MX15 are all logic low.

MPRY [P1A27]

This signal is PAR (PIB28) from the Memory Address assembly gated by CXD. It is a special parity bit to the CPU on write cycles (bit 16). If the sum of the 16-bit data sent from the CPU to the memory is even, MPRY is low. Otherwise it is high. Information on MPRY during CPU read cycles is meaningless and is not used by the CPU.

MX17 [P1A26]

This signal is connected to CXD and D17 from the Memory Address card (P1B27). It sends the status of the protect bit to the CPU on read and write cycles. If the CPB signal is active, MX17 will be low. If the SPB signal is active, MX17 will be high. If the CPB and SPB signals are inactive, and the memory location is unprotected, MX17 will be low. If the CPB and SPB signals are inactive, and the memory location is protected, MX17 will be high. For MX17 truth table see table at end of this part.

CVI01 [(L) P1A28]

This signal is connected to CXD and Protect Fault. When a protect fault occurs during a CPU cycle, this signal is low, otherwise it is high. The signal is high during a read cycle because protect fault only occurs on write cycles.

SXD [U20/7]

This signal is active high for 5 clocks of a DSA cycle, beginning at clock 8.

SXRD [U21/6, 8]

This signal is active high for 5 clocks of a DSA read cycle only, beginning at clock 8.

SD00-SD15 (H)

These signals are connected to SXRD and the data out latches after DØUT lines. They transmit stored-buffered memory data to the DSA on read cycles only. The true state of this data is active high.

Data to the DSA is transmitted by powerful open collector 2-input NAND buffers. Pull-up resistors are located on the DSA lines. These NAND gates are opened by one of two signals, SXD or SXRD. All data to the DSA lasts for 4 clocks beginning at clock 9.

SD16 (odd) [P2A21]

This signal indicates the parity of data read from or written into memory of the DSA lines. It is connected to SXD and a parity selector U14/6.

MEMORY CONTROL (Drawing number 89619100, sheet 5, cont'd.)

SD16 is active such that the sum of the data on SD00-SD17 (18 bits) will be odd. During a read cycle, SD16 is determined by the parity register U15/8. During a write cycle, SD16 is determined by D16 P2B06 from the Memory Address card.

SD17 [(L) P2A18]

This signal indicates the status of the protect bit during a DSA read or write cycle. It is connected to SXD and the protect register U15/6. If the location in memory is protected, SD17 is low, otherwise SD17 is high.

SVIØ [(L) P2B24]

This signal is connected to SXD and the Protect Fault. When a Protect Fault occurs during a DSA cycle, this signal is low, otherwise it is high. This signal is high during a read cycle because protect fault can only occur during write cycles.

TRUTH TABLE FOR MX17

СРВ	SPB	LOCATION PROTECTED	MX17
Н	X	х	L
Х	Н	х	Н
L	L	L	L
L _.	L	H	н

NOTES: H = High, L = Low, X = irrelevant.

SHEET 5

CONTROL DATA

2 1	•				
		<u>~</u>			

MEMORY CONTROL BANK ADDRESS (Drawing number 89619100, sheet 6)

<u>Function:</u> To determine which memory bank the CPU or DSA is addressing.

SIGNAL	SIGNAL SOURCE/ CONNECTOR PIN	NAME OF SIGNAL		ATION SQUARE
SA15	P2A01	DSA address Line 15	6	C-3
EDX	P2A05	More than 32K of memory are available	6	B-3
CRI	P1B26	CPU Index address OOFF	6	C-3
CAA 15	P1A25	CPU address line ALU15		
32KW	P2A06	32KW Switch on Mainframe front panel.	6	B-3
CRQ	P2A09		6	D-3
ICA	P2A08	·	6	D-3
<u>Outputs</u> :				
ICØ	P2B03	Lower-bank uru address correct	6	C-1
ICØ	P2A02	Lower-bank CPU address incorrect	6	B-1
ISØ	P2A04	Lower-bank DSA address correct	6	C-1
TSØ	P2B04	Lower-bank DSA address incorrect	6	C-1

Description of Operation

The outputs of this circuit are connected via the back-plane of the computer enclosure to the appropriate CPU and DSA address function. The circuit decodes the CPU and DSA address information to determine if the memory bank is correctly addressed.

89633300 A 5-129

Signal Functions

(Drawing number 89619100, sheet 6, cont'd).

SIGNAL	SIGNAL SOURCE/ CONNECTOR PIN	FUNCTION		ATION SQUARE
ICØ	U66/6	Lower-bank CPU address correct If any of U66/6 inputs are Low, the CPU requests access to the lower memory bank. Otherwise the memory request access to the upper memory bank.	6	Cl
īcø	u6/8	Lower-bank CPU address incorrect. The inverse of ICØ.	6	Cl
ISØ	U63/3	Lower-bank DSA address correct. If any of U63/3 inputs are Low, the DSA requests access to the lower memory bank. Otherwise the memory requests access to the upper memory bank.		Cl
ISØ	U62/10	Lower-bank CPU address incorrect. The inverse of ISØ.	6	Cl

Interconnections:

The Bank address is connected to the Access Selector via the back-plane wiring as follows:

Lower-memory bank:

ICØ ---- ICA

TCØ ---- TCA

ISØ ---- ISA

ISØ --- NOT CONNECTED

Upper-memory bank:

ICØ ---- TCA

TCØ ---- ICA

ISØ ---- NOT CONNECTED

TSØ ---- ISA

THE CENTRAL PROCESSING UNIT

The Central Processing Unit (CPU) consists of the printed wiring boards (PWB) listed in the following table:

Designation	Remarks
Programmer's Console	Carries the front panel controls
Arithmetic and Logic Unit (ALU)	Two identical PWB's
Decoder	
Timing	
Input/Output (I/O) Interface	
Console Interface	
TTY Controller	Breakpoint Logic is also accommodated on this card.

Note:

The whole of the CPU is part of the AB107/AB108 equipment.

PROGRAMMER'S CONSOLE

Controls and Indicators

The Programmer's Console circuits are on a single printed wiring board which also carries the controls and indicators of the computer. In type identifiers C and D, a set of 29 pushbutton switch caps, part number 89764900, is a spare part for the console.

Anti-Bounce Circuit

All PWA's require anti-bounce circuitry for the GO and MANUAL INTERRUPT pushbutton switches. The anti-bounce circuit includes two one-shots and associated resistors, capacitors, and inverters. PWA's P/N 89985400 and 89602068 have anti-bounce in the printed circuit. See logic drawing 89640500 sheet 4, zones D-4 and C-2 on page 5-157.

PWA's P/N 89987600 and 89987700 have no anti-bounce circuit on the board. They therefore use a separate small PWA P/N 89982800 for anti-bounce, which is mounted piggy-back and connected to the Console by four wires. Note that the encircled numbers 1,2,3,4 in the Anti-Bounce PWA on page 5-159 indicate connections to the GO switch and to the MANUAL INTERRUPT switch in logic drawing 89640501 sheet 4 on page 5-163 and in logic drawing 89640502 sheet 4 on page 5-167.

Cables

PWA P/N 89640300 (series Al2 down) has an integral cable assembly which is soldered to the board. This is also true of PWA P/N 89987600. All other PWA P/N's connect to the CPU circuits through a plug-in cable assembly P/N 89893800.

TYPE IDENTIFIER (AB107,AB108,BT148)	CONSOLE PWA	LOGIC DRAWING	PAGE NUMBER
A ·	P/N 89985400	LD 89640500-B	5-145
Α	P/N 89987600	LD 89640501-A	5-159
Α	P/N 89987700	LD 89640502-A	5-164
С	P/N 89602068	LD 89640500-B	5-145
D	P/N 89602068	LD 89640500-B	5-145

The description of the logic applies to all the above PWA part numbers.

89633300 F 5-143

The following table gives the designation and function of the principal blocks of the circuit. The circuit and the signals are described in detail on pages facing the corresponding sheet of the logic diagram. The control switches and indicators are described in the computer reference manual.

THE MAIN CIRCUIT BLOCKS

Designation	Description	Shown on sheet
Pushbutton switches	The seven pushbutton switches allow the selection of one of the six internal registers or the Breadpoint register	2
Data-bit selectors	Allow manual data input to each of 16 bits of the computer from the programmer's console when the computer is stopped	3
Control switches and Indicators	These are the programmer's means of manual communication with the computer. They are described in the Reference Manual for the Control Data 1784 Computer System, publication number 89633400.	4

PROGRAMMER'S CONSOLE (Sheet 2)

REGISTER SELECTORS

Function

The seven pushbutton switches (S1 through S7) allow the selection of one of the six internal registers or the Breakpoint (B) register. When a register has been selected, the corresponding front panel indicator lamp lights. The circuits are actuated on pressing the pushbutton.

Pushbutton Switches

PANEL DESIGNATION	CIRCUIT DESIGNATION	FUNCTION
М	S1	Selects register M
P	S2	Selects register P
Y	\$3	Selects register Y
X	S4	Selects register X
Α	S5	Selects register A
Q	S6	Selects register Q
В	S7	Selects register B

Inputs

SIGNAL	ACTIVE	FUNCTION	LOCA SHEET	ΓΙΟΝ SQUARE
SEN	н	Active when computer stopped (from TTY Controller)	2	D-2
P4M	Н	Clock from Memory Address	2	B-2
CLREG	Н		3	A-4

89633300 F 5-147

PROGRAMMER'S CONSOLE (sheet 2, cont'd)

Output

	SIGNAL	ACTIVE	FUNCTION	LOC SHEET	ATION SQUARE
	CSM	L		2	B-1
	CSP	L	·	2	B-1
	CSY	L		2	B-1
	CSX	L	Register control signals	2	B-1
	CSA	L		2	C-1
	CSQ	L	·	2	C-1
	CSB	Н		2	D-1
	CLRB	L	Clears B Register	2	A-1
1	BCK	Н	B Register clock	2	A-1
	CSCK	Н		2	B-1
	CLREG	L	Clears selected register	2	C-1
	PCL	L	Clears all CPU timing flip-flops when P Register is cleared	2	C-1

5-148

PROGRAMMER'S CONSOLE (sheet 2, cont'd)

Circuit Description

The switches are connected to the corresponding register control lines through input network and gating circuits. The input network also ensures that only one register at a time may be selected.

The input network consists of a set-reset flip-flop in each selector line; the set input of the flip-flop is taken from the switch through a pull-up resistor and delay capacitor, the reset input from the inverted output of an 8-input NAND gate whose inputs are also taken directly from the switches. When any one switch is pressed, its line is grounded and all the register select flip-flops are held reset, including the one selected. When the pushbutton switch is released, all flip-flops remain reset except the one selected; this is set by the signal (ground) conserved on the delay capacitor at its set input.

The indicator lamp drivers are actuated from the selector flip-flop output and cause the indicator to light when the flip-flop corresponding to it is set.

The register control signals are obtained by ANDing the output of the corresponding selector flip-flop with the signal SEN in AND and NAND gates. This prevents manual operation of the computer while it is running under program control.

89633300 A 5-149

PROGRAMMER'S CONSOLE (sheet 2, cont'd)

The other output signals are as follows:

Signal	Equation	Function/Remarks				
CLRB	CSB •CLREG	Clears the B register				
CLREG		Clears selected internal register				
PCL	CSP • CLREG	Resets all CPU timing flip-flops when P register is cleared				
CSCK	SEN•P4M•C	Clocks data into one of the six internal registers. It is produced when any one of the data bit or clear pushbutton switches is pressed [condition C (U26,10)] and is active only when the computer is stopped (condition SEN). The frequency of the clock is that of P4M.				
		$\underline{P4M}$ - clock signal from Memory Control; repetition rate approximately 0.44 μ sec for AB108, 0.65 μ sec for AB107.				
вск	P4M•CSB•C	Clocks the B register. It is produced when any one of the data bit or the clear pushbutton switches is pressed (condition C) and has the frequency of P4M.				

PROGRAMMER'S CONSOLE (sheet 3)

DATA BIT SELECTORS

Function

The circuit allows data input to each of 16 bits of the computer from the programmer's console when the computer is stopped. The indicators associated with each bit allow monitoring the contents of each bit location, both on manual operation and when the computer is running under program control. The clear pushbutton and its circuitry are included here.

Pushbutton Switches

PANEL DESIGNATION	CIRCUIT DESIGNATION	FUNCTION	ASSOCIATED SIGNAL
0	\$23)	SET 00
. 1	\$22		SET 01
2	\$20		SET 02
3	\$21		SET 03
4	\$19		SET 04
5	\$18	Sets data bit	SET 05
6	\$17	in selected	SET 06
7	\$16	register;	SET 07
8	\$15	corresponding	SET 08
9	\$14	indicator lights	SET 09
10	\$12	·	SET 10
11	\$13	·	SET 11
12	\$11		SET 12
13	\$10		SET 13
14	\$9		SET 14
15	\$8		SET 15
CLEAR	\$24	Clears selected registers (sheet 2)	CLREG

PROGRAMMER'S CONSOLE

Input

See switches and notes on output signals.

Outputs

SIGNAL	ACTIVE	FUNCTION	LOCATION SHEET SQUARE
CNS OL thru CNS 7L	L	Main data path	3 { A-2 B-2
CNS OM thru CNS 7M	L	Main data path	3 (C-2 3 (D-2

- Notes: a. these signals are bidirectional when computer is operated from the front panel.
 - these signals are inputs when computer runs under program b. control.

Circuit Description

Each pushbutton switch is connected through a pull-up resistor and an inverter to an open collector NAND gate used as an inverter. The open collector outputs drive the CNS lines corresponding to the switch pressed.

When the computer runs under program control the main data path signals appear at the pins carrying the CNS signals.

The indicator lights corresponding to the bit locations are lit according to the signal on the appropriate CNS line.

Two auxiliary signals are produced as follows (these are used on sheet 2):

Condition C: active high when any one of the pushbuttons in this

5-153

circuit is pressed.

CLREG: Clear Register

PROGRAMMER'S CONSOLE

CONTROL SWITCHES AND INDICATORS

SWITCHES AND OUTPUT SIGNALS

PANEL DESIGNATION	CIRCUIT	SWITCH TYPE Pushbutton (P) Toggle (T)	SIGNAL OUTPUT
AUTOLOAD	S25	Р	AUTOLOAD
MANUAL INTRPT.	S26	Р	M.I.
STOP	S27	Р	STØP CS
MASTER CLEAR	S28	Р	MCCS
GO	S29	Р	GØCSW
POWER	S 30	Т	PWR. SW
BREADPOINT STORE			
BREAKPOINT	S31	Т	
PARITY FAULT STOP			
AUTORESTART	S32	Т	AUTØRSW
PROGRAM PROTECTS			PRTSW
TEST MODE	S33	T	TMSW
32K			32KW
65K	S34	Т	(32KW)
ENTER			ENTER
SWEEP	S35	Т	SWEEP
SELECTIVE SKIP	S36	Т	SLK
SELECTIVE STOP	S37	Т	
INSTRUCTION			INSTEP
CYCLE	S38	Т	STØPCS

NOTE:

The signal PRGST is transmitted to the console interface board. It is used to stop the computer under certain conditions.

- 1. When the cyclic parity error signals CCPE is active and the PE stop switch is set.
- 2. When the BEAC signal is active and the Breakpoint stop switch is set. BEAC is active when the contents of the Breakpoint register equals the CPU memory address.

89633300 p 5-155


PROGRAMMER'S CONSOLE (Cont'd)

- 3. When the BEAC and $\emptyset PST$ signals are active and the Breakpoint store switch is set.
- 4. When the SLSE signal is active and the selective stop switch is set.

INDICATOR LIGHTS AND INPUT SIGNALS

PANEL DESIGNATION	CIRCUIT	INPUT SIGNAL
INTERPT ENABLED	DS1	EINTB
PROG. PROTECT	DS2	PRT BIT
OVERFLOW	DS3	ØVFL
PROTECT FAULT	DS4	PRFIND
PARITY FAULT	DS5	PEIND
CPU ĮNACTIVE	DS6	SEN
INSTRUCTION	DS7	RNIB
INDIRECT ADR.	DS8	ADDR
INDEX	DS9	RIND
OPERAND	DS10	ØPIND
POWER	DS34*	PWRIND .
-	-	CCPE
- ,	_	Ø PST
-	-	BEAC
·	-	SLSE
-	-	PWRSW

^{*} Indicates dc power switch on.



	REFERENCE


OFF SHEET	SHEET LOCATION					
REFERENCE LETTER	2	3	4			
Α	A-1	A-3				
В	B -I	A-2				
D	D-2		C-4			

E CHIE	47
in /h	X
	7
- 1	
	1 1
1	
- 1	
	1
1	
ı	
- 1	
- 1	
1	

NOTES:

- I. CI C7 ARE In F.
- 2. ALL RESISTORS ARE 0.25 WATT 5%.

- 2. ALL RESISTORS ARE U.25 WATT 5%.
 3. RI- RI7, R34+R50 AND R97+R103 ARE 180 ØHMS
 4. R18-R33 ARE 330 ØHMS.
 5. R51-R96 ARE 1000 ØHMS.
 6. R104-R110 ARE 560 ØHMS.
 7. LD 89982800 REFERENCED ON SH.4 IS LOGIC DIAGRAM FOR ANTI- BOUNCE CIRCUIT SUB-ASSEMBLY
 8. LOGIC FITS P/N 89640300 REWORKED TO P/N 89987600 BY FCO CK1431



FOR PWA P/N 89987600

89640400	LISTS	DMENSION TO 3 PLACE 1 ±	RWISE SPECIFI ARE IN INCHES LERANGES E PLACE ±	ANGLES ±	A. 8 0 0	ROLDATA LIONA Z.	•		DETAILED LO		's co	CONSOLE	
AW 896		MATERIAL			CHKD	HAIM IO		104.7.73 106.9.79			COOE JOENT C		89640501
			and and a second		Ĺ	L			SCALE				SHEET OF 4

89633300

71

 \Box

89640501


C


SHEET 3


DETAILED LOGIC DIAGRAM

PROGRAMMER'S CONSOLE


CONTROL DATA







89633300 D



ARITHMETIC AND LOGIC UNIT (ALU) (drawing 89614300)


The ALU circuits are accommodated on two identical 50-PAK printed wiring boards. The logic circuit diagram for the board is given in drawing number 89614300 (sheets 1-10).

Two ALU assemblies are used to accommodate the 16 bits of the computer word (without parity or protect bits), the circuitry of one board being sufficient for eight bits only. One board, designated LSB, operates on the least significant bits (bits 00 through 07), the other board (MSB) operates on the most significant bits (bits 08 through 15). Circuitry common to both boards is accommodated on the Console Interface board, timing signals are generated on the Timing board.

This page lists the principal blocks making up one ALU board and gives the input and output signals. Both the circuits and the signals are described in detail on pages facing the corresponding sheet of the circuit diagram.

MAIN FUNCTIONAL BLOCKS

Designation/Description	Shown on sheet
Addend Registers and Gates	2,3
Augend Registers and Gates	4,5
Arithmetic and Logic Operations	6,7
Shifter	6,7
Interrupt logic	8



ALU (drawing 89614300)

Inputs

	Signal Source/		Location		
Signal Active		Connector Pin	Function	Sheet	Square
MCK	ј н	P2A13	M register clock	2	D4
QCK	Н	PIA14	O register clock	2	C 4
PCK	Н	PIB13	P register clock	2	В4
CLRQ	Н	PIA13	Clear Q register	2	C4
PTADD	Н	P1A12		2	D2
QTADD	Н	P2A26	Controls for transferring addend	2	D2
XTADD	Н	P1A09	register content to	2	D2
MTADD	Н	P1B14	ALU	2	C 2
32KW	; H	P2A29	Memory mode selector	3	D4
ØVFW	t L	P2B27		3	D4
XE <i>7</i> .	Н	PIA18	X register content zero	Iş.	D4
MX03	Н	PIA16	•	4	D4
MX02	Н	PIBI5	Data from Memory Control	Į,	D4
MXOI	Н	PIA19		4	D4
MXOO	Н	P1B18		4	C 4
YCK	!H	P1A20	Y register clock	4	C4
ACK	Н	P1B19	A register clock	4	В4
XCK	Н	PIA15	X register clock	4	D3
CLRX	Н	P1B20	Clear X register	4	D3
XTAUG	н	P2A25		4	D2
ATAUG	Н	P2A21	Controls for transferring	5	D2
YTAUG	Н	PIB17	augend register content to ALU	5	D2
DELTAUG	Н	P2B16		5	C2
SF	Н	P1B22		L;	B2
SG	н	P1A22	\ugend gate controls	5	D2
SI	Н	PIA17	(5	D2
MX07	Н	P2B19	•	5	D4
мх06	Н	P2A18	. ate from Memory Control	5	D4
MX05	Н	P2B20	, are from homory control	5	D4
MX04	Н	P2A20		5	D4

<u>ALU</u> (drawing 89614300)

Inputs (cont'd.)

·		Connector/		Loca	ition
Signal	Active	Pin	Function	Sheet	Square
мс	н	P2B30	Master Clear	5	C4
AQC	L	P2A30	A/Q channel control signal	5	Α4
Z01	Н	P2A09		7	Α4
Z03	Н	P2A04		6	Α4
Z05	Н	P2A06		6	В4
MCN	н	P1A07	, Carry signals	7	В4
LCN	н	P1B26	Source, organics	6	В4
SHB	Н	P2B05		6	A4
1 TA00	L	P2B06	7	6	A4
ITA02	L	P1A25		6	C2
ITA03	L	P1A24	Trap address bits	6	D2
ITA04	L	P2B10		7	D4
1 TA05	L	P2A12	7	7	С4
coo	Н	P1B23	7	7	Α4
COI	Н	P2A10	Selector lines	7	D4
C02	Н	P1A01		7	D4
€03	`H	P2B31	٦	7	D4
М	н	P2B07	ALU mode control input	7	С4
S03	Н	P1B25		7	С4
S02	Н	P1A26	ALU function select inputs	7	С4
S01	Н	P2B09		7	В4
S00	Н	P2A08	7	7	В4
AUG07	Н	P2B08		7	
ADD07	н	P2A14		7	В4
CLREG	L	P1A28	Clear Register	7	Α4
ѕно -	н	P2B11		7	Α4
INTCK	Н	P1B03	Interrupt clock	8	D4

ALU (drawing 89614300)

Inputs (cont'd.)

Signal	Active	Connector/ Pin	Function	Loca Sheet	ation Square
INTOO	L	P1A10	7	8	В4
INTOI	L	P1B10		8	В4
INTO2	L	P1A07		8	В4
INT 03	L	P1B07		8	В4
INT 04	L	P1A05		8	С4
INT 05	L	P1A06	Interrupt Lines	8	C4
INT 06	L	P1B06	·	8	С4
INT 07	L	P1B05		8	C4
EI	L	P1A03		. 8	В3
+5 v		P2A31	^V сс	8	В2
GND		PIBII		8	A2
GND		P1A29	Logic Ground	8	A2
GND		P2A03		8	A2
GND		P2B21		8	A2

<u>ALU</u> (drawing 89614300)

<u>Outputs</u>

gayagangang Paula		Connector/	and the second s	Loca	ation
Signal	Active	Pin	Function	Sheet	Square
Q30	Н	P1B08	Q00 • Q01 • Q02	2	C2
Q00	Н	P1B12		2	B2
Q0 1	н	PIAII	·	2	B2
Q02	Н	P1A08		2	B2
Q03	н	P1B09	Q register bits	2	B2
Q04	н	P2A24		3	B2
Q05	н	P2B28		3	B2
Q06	н	P2B25		3	B2
Q07	Н	P2A28	J	3	B2
WEZ	L	P2B29	Q03+Q04+Q05+Q06+Q07	3	C2
XGQ	Н	P2A17	{D} < {X}	3	D2
XSQ	Н	P2B18	{X} < {Q}	3	D2
ØAOO	Н	P2A05	7	4	B2
ØA01	Н	P1B02		4	B2
ØA02	Н	P1A30		4	B2
ØA03	н	P2B04	Gated	4	A2
ØA04	н	P2A23	A register outputs	5	B2
ØA05	н	P2B24		5	B2
ØA06	Н	P2A22		5	B2
ØA07	н	P2B22		5	B2

ALU (drawing 89614300)

Outputs (cont'd.)

Signal Active		Connector/ Pin	Function	Loca Sheet	ation Square	
A00	L	P2A27	Least significant bit of A register	5	A3	
AUG07	H	P2B08	·	5	DI	
AEZ	H	PIBI6 7	A00 • A01 • A02 • A03 • A04 • A05 • A06 • A0	7 4	А3	
XSEL07	H H	P2A19	X selector output bit 7	5	D2	
SHA	H	P2B26		6	С3	
A07	н	P2B23		6	C3	
Q7A	Н	P2B01		6	A4	
CNSOO	L	P1B31		6	B2	
CNSOI	Į L	P1A31		6	B2	
CNS.02	L	P1B29		6	B2	
CNS 03	L	P1B28	CNS data bus bits	6	C2	
CNS 04	L	P2B12		7	C2	
CNS 05	L	P2A11		7	C2	
CNS 06	L	P2B13		7	A2	
CNS 07	L	P2B14	ال	7	A2	
GM	н	P2B03		7	В3	
PM	Н	P2A01	Carry generate	7	В3	
GL	н	P1B21	and propagate	6	B2	
PL	Н	P1A23]]	6	B2	

<u>ALU</u> (drawing 89614300)

Outputs (cont'd.)

		Connector/		Loca	ation
Signal	Active	Pin	Function	Sheet	Square
TA02	L	P1B04		8	C1
TA01	L	P1A04		8	B1
TA00	L	P1B02		8	B 1
GS	L	P1A02		8	B1
ΕØ	L	P1B01		8	B1
ALU00	н	P1B24		7	
ALU01	н	P1B30		7	
ALU02	н	P1B27		7	
ALU03	н	P1A21		7	
ALU04	Н	P2B17	ALU signals to bus	7	D4
ALU05	н	P2A16		7	C4
ALU06	н	P2A15		7	C4
ALU07	н	P2B15		7	Α4
ALU07A	н	P2B02		7	Α4
ALU0A	Н	P1A27			

ØFF - SHEET REFERENCE

REVISION RECORD

REDRAWN PER CDC STD. LK. 29.1173 114

DRFT DATE CHKD APP

DESCRIPTION

SHEET REVISION STATUS 1 9 2 3 4 5 6 7 8 REV ECO

89633300

 \triangleright

(C SNTI	3 4 D-2 D-2 D-3	5 D-1 C-1 B-1 A-1 2 D-2 D-2 D-2 D-2	6	7 B-4 B-4 B-4	8			REV	ECO		SION RECO		ATE CHKD	APP
(C SNTI	3 4 D-2 D-3 D-3	5 D-1 C-1 B-1 A-1 2 D-2 D-2 D-2 D-2		B-4 B-4 B-4	8			[75.7]		DESCR		,		
2 3	D-2 O-2 D-3 D-3	D-I C-I B-I A-I 2 D-2 2 D-2 2 D-2	6	B-4 B-4 B-4	8									
	D-2 O-2 D-3 D-3	D-I C-I B-I A-I 2 D-2 2 D-2 2 D-2		B-4 B-4 B-4										
	0-2 0-2 0-3	C-I B-I A-I 2 D-2 2 D-2 2 D-2		B-4 B-4										
	0-2 0-2 0-3	B-I A-I 2 D-2 2 D-2 2 D-2		B-4										
	0-2 0-2 0-3	A-I 2 D-2 2 D-2 2 D-2												ľ
	0-2 0-2 0-3	D-2 D-2												1
	D-2	D-2	ļ											ı
	D-:													
														1
														ı
1 1	D-:		ļ											ŀ
	A-:		ļ											ı
	D-3	D-3	ļ											ı
	D-3	D-3		<u> </u>										
- D			 	ļ										ı
			├	 										1
			 	1-0										Į,
			 	6.1					4		-	T 7 1	•	ľ
-+			 	L C-1		CII				- 5				- 1
 			 	Δ-1										- 1
			 											- 1
- -														ı
			 						B-2		C-1	 		L
			†	A-I							C-2	C-3		1
				B-I					B-3	A-3				- 1
				C-I		DB					D-2	D-2		- 1
		B-2		D-I		DC					A-I	A-3		- 1
В	B-3		B-4			DD					D-2	D-2		- 1
	Α-		8-3			DE					D-2	D-3		- 1
	В-		B-3								D-2	D-2		- 1
			B-3							A-3		L		ı
			B-3	ļ		LDY		Li			D-1	D-3		- 1
\rightarrow				ļ	\square									- 1
					——									- 1
	B-2	-	+	—	——									- 1
- -	 _	- 	C-3											Ţ
		D-3 C-4 D-3 C-4 B-4 C-4 D-3 C-4 D-3 A-1 B-1 B-1 B-2 B-2	D-3	D-3	D-3	D-3	D-3	D-3	D-3	D-3	D-3	D-3	D-3	D-3

ALU (drawing 89614300, sheets 2,3)

ADDEND REGISTERS AND GATES

Function

This section contains the following circuits:

- the addend registers Q, P, M;
- the X register which is used both as an addend and augend register;
- the addend gates and the comparator for comparing the X and Q register contents.

Description

NOTE

As in the rest of the ALU, one board accommodates the circuitry sufficient for eight bits and therefore two boards are used. In the following the numbers refer to the lower eight bits 00 through 07 (ALU slot location 25): for the board dealing with the upper eight bits (08 through 15) increment the bit number by eight.

The Q, P and M registers store the information selected by the shifter (refer to sheets 6,7). Each one is timed by a separate clock signal (QCK, PCK, MCK) generated on the Timing board.

The P and M registers are reset by the Master Clear ($\overline{\text{MC}}$) signals, the Q register by its own clear signal (CLRQ). The Q register outputs supply the A/Q channel bus through open collector buffers U36, U48. The three least significant bits of the Q register are also sent, in complement form, to a three-input AND gate (U49/6) to produce the signal Q30 = $\overline{\text{Q00} \cdot \text{Q01} \cdot \text{Q02}}$. This signal leaves the board through an open-collector driver.

ALU (drawing 89614300) sheets 2, 3, cont'd.

The five higher bits of the Q register (the W field) are used to produce the function $\overline{\text{WEZ}} = \overline{\text{Q03} \cdot \text{Q04} \cdot \text{Q05} \cdot \text{Q06} \cdot \text{Q07}}$ at U35/8. The signal, from the most significant ALU board, is sent to the A/Q channel through the console interface board. The $\overline{\text{WEZ}}$ and Q30 signals from both ALU boards are used to sense when the contents of the Q register is zero (see Console Interface sheet 6).

The X register and its associated selector are described on pages facing sheets 4, 5 of the ALU circuit. The comparator U54, U62 compares the outputs of the Q register with the complement of the X register. This comparator produces the signals XSQ and XGQ (X<Q, X>Q) which are sent to the console interface card. This comparator is used only during divide instruction. Because the absolute values of X and Q must be compared and the X register content is always negative during the divide instructions, the complement of the X register content is input to the comparator.

The addend selector gates select the outputs of one of the addend register for transfer to the ALU under control of the signals QTADD, PTADD, MTADD and STADD.

89633300 A 5-179

DETAILED LOGIC DIAGRAM

ALU

CONTROL DATA


DRFT DATE CHIED APP

89614300

SHEET 2

89633300

 \triangleright



ALU (drawing 89614300, sheets 4, 5).

AUGEND REGISTERS AND GATES

Function

This circuit contains the augend registers A, Y and the augend gates; as well as the X register, which is used both as an augend and addend register.

Description

NOTE

As in the rest of the ALU, one board accommodates the circuitry sufficient for eight bits and therefore two boards are used. In the following the numbers refer to the lower eight bits 00 through 07 (ALU slot location 25); for the board dealing with the upper eight bits 08 through 15) increment the bit number by eight.

The A and Y register store the information selected by the shifter (refer to sheets 6, 7). Each one is timed by a separate clock signal (ACK, YCK) generated on the Timing board. The X register stores either the shifter outputs or the MX outputs of the memory control board. The choice between the two inputs is made in the X selector (U53, U61) under control of the signal XEZ from the I/O interface circuit.

The MX data from the memory control board is the memory output during a read memory reference cycle: MX00 through MX07 for the ALU board dealing with the least significant bits, MX08 through MX15 for the ALU board dealing with the most significant bits.

The MX data lines are terminated in 330 ohm pull-up resistors on the ALU boards

The A and Y registers are reset by Master Clear (\overline{MC}) whereas the X register has its own clear signal (CLRX).

ALU (drawing number 89614300) sheets 4, 5, cont'd.


The outputs of the A, Y and X registers form some of the inputs of the augend selector gates. The outputs of any one register are transferred to the augend gates under control of the signals ATAUG, YTAUG.

The other control inputs to the augend selector gates are SG, SI, SF and DELTAUG.

The following figure shows the augend gate control signal connections.

Notes (to Augend Gate Control Signals):

- 1. j are bits 01 ÷ 03 on the LSB, bits 09 ÷ 11 on the MSB.
- 2. i are bits $04 \div 07$ on the LSB, bits $12 \div 15$ on the MSB.



ALU (drawing 89614300) sheets 4, 5, cont'd.

The augend selector gates can, with the aid of the above signals, transfer the content of the A register, Y register, or X register to the ALU. These gates can also transfer part of the content of the X register with the upper bits zero, as follows:

Transfer Signal	X Register Bits transferred	Remarks Remaining X-Register bits:
DELTAUG	00 ÷ 03	l2 bits recognized as zero
DELTAUG	00 ÷ 07	8 bits recognized as zero
	00 ÷ 07	<pre>8 bits sign-extended according to bit X07</pre>

The output of the augend gates is active low.

The following table summarizes the selection of the constants:

Control Signal	Constant Selected
SI·SF	+1
SI-SG	-1
SI.SF.SG	-0
ATAUG.YTAUG.XTAUG.SI	+0

<u>ALU</u> (drawing 89614300) sheets 4, 5, cont'd.

The following truth tables show the augend gate control signal configurations for both ALU boards and the corresponding augend gate outputs.

AUGEND SELECTOR - MOST SIGNIFICANT BOARD (MSB)

		Gate Con respondin	trol and g Signal)			· · · · · · · · · · · · · · · · · · ·	Augend Gate Output (active low)
ATAUG (ATAUG)	YTAUG (YTAUG)	XTAUG (XTAUG)	DELTAUG (H)	SF (SE)	SG (SSE)	SI (IM)	
Н	L	L	н	L	L	XÖ7	A register
L	Н	L	Н	į L	L	X07	Y register
L	L	H	н	L	L	X07	X register
L	L	L	Н	Н	н	X07	Extended sign bit of Δ
L	L	L	H	L	L	X07	⁰⁰ 16
L	L	L	н	Н	Н	Н	FF ₁₆

AUGEND SELECTOR - LEAST SIGNIFICANT BOARD (LSB)

	Augend (Cor	Augend Gate Output (active low)					
ATAUG (ATAUG)	YTAUG (YTAUG)	XTAUG (XTAUGL)	DELTAUG (DELTAUG)	SF (SFL)	SG (SGL)	SI (SIL)	
Н	L	L	Н	Н	L	L	A register
L	н	L	Н	Н	L	L	Y register
L	L	н	Н	Н	L	L	X register
L	L	. Н	L	Н	L	L	lower 4 bits of X, "O" extended
L	L	L	Н	н	L	Н	⁰¹ 16
L	L	L	Н	L	Н	Н	FE ₁₆

The signals ATAUG, XTAUGL, XTAUGM, and SIL are produced on the decoder board. The signals YTAUG and SGL are produced on the timing board. The signals SFL, IM, SE, and DELTAUG are produced on the I/O interface board.

H = active high, L = active low

ALU (drawing 89614300) sheets 4,5, cont'd.

The A register outputs supply the A/Q channel bus through open-collector NAND gates. The outputs of these gates are controlled by the A/Q channel control signal, AQC, from the I/O interface.

The A register outputs are wire-ANDed after inversion in U13 and U3 to produce the signal AEZ. This indicates whether the content of the A register is zero.

This circuit includes a flip-flop (U51/6) which stores the least significant bit of the A register. The input to the flip-flop is the least significant bit of the shifter. It is clocked by the A register clock and cleared by Master Clear (MC). Its output is used during multiply instructions where this bit must be stable early in the cycle.

89633300 A 5-187

3

P

ELBIT COMPUTERS LTD

CONTROL DATA

DETAILED LOGIC DIAGRAM

ALU

C

89614300

SHEET 4

A

ALU (drawing 89614300) sheets 6, 7

ARITHMETIC AND LOGIC OPERATIONS

Function

The ALU microcircuits U57, U59 form the heart of the ALU board. They perform the nine arithmetic and logical functions used in the computer.

Description

NOTE

As in the rest of the ALU, one card accommodates the circuitry sufficient for eight bits and therefore two boards are used. In the following, the numbers refer to the lower eight bits 00 through 07 (ALU slot location 25); for the board dealing with the upper eight bits (08 through 15), increment the bit number by eight.

The outputs of the addend and augend gates are combined in the ALU microcircuits, the four lower bits going to U59, the four upper bits to U57. The control inputs (S00 through S03, M) are generated in the Decoder board. The carry look-ahead function is provided in the Console Interface circuit which produces the four carry signals for the ALU boards.

The ALU microcircuit outputs (ALU00 through ALU07) form the inputs to the shifter and feed the ALU bus through 33 ohm series termination resistors.

The ALU bus carries CPU memory address and memory data to the memory address card of both the internal and the optional expansion memory banks.

The CNS data gates, (U56, U58) are open collector NAND gates which transfer ALU data to the bi-directional CNS data bus. The CNS data gates are controlled by the signal CLREG from the programmer's console.

ALU (drawing 89614300) sheets 6,7, cont'd.

The ALU Microcircuit (509)

The Arithmetic Logic Unit (ALU) microcircuit is a commercial I.C. package (509 or 74181/9341 described in the Key to Logic Symbols, Control Data publication number 89723700 (or equivalent) and in manufacturer's specifications. Its salient features are repeated here and its specific use in the computer ALU circuit is described.

The parallel ALU is controlled by the four Function Select inputs (S0,S1,S2,S3, having binary designation 1,2,4,8) and the Mode Control input (M). It can perform all the 16 possible logic operations or 16 different arithmetic operations on active high or active low operands. In this computer it operates on active low data because the addend and augend selector gates complement the data.

When the Mode Control input (M) is high, all the internal carries are inhibited and the device performs logic operations on the individual bits. When the Mode Control input is low, the carries are enabled and the device performs arithmetic operations on the two, 4-bit words. The device incorporates full internal look-ahead carry and provides for either ripple carry between devices using the signals PL (carry propagate) and GL (carry generate). PL and GL are not affected by carry in. When speed requirements are not stringent the 74181 can be used in a simple ripple carry mode by connecting the carry out 16 (pin 16) signal to the carry input (C) of the next unit. For high speed operation the 74181 is used in conjunction with the 74182 carry look-ahead circuit. One carry look-ahead package is required for each group of four 74181 devices.

<u>ALU</u> (drawing 89614300) sheets 6,7, cont'd.

The computer ALU circuits utilize nine of the possible 32 functions of the ALU microcircuit. The functions and the control signals are shown in the following table.

MODES OF OPERATION OF ALU MICROCIRCUIT (509)

	ı	NPUT	 S		FUNCTION		DESCRIPTION
М	\$3	S2	\$1	S0			
H	L	L	L	L	AUGEND	1.	Complements the register selected by the Augend.
Н	L	L	L	Н	ADDEND • AUGEND	2.	NAND function
Н	L	Н	L	Н	ADDEND	3.	Complements the register selected by the Addend
Н	L	Н	Н	L	ADDEND & AUGEND	4.	Transfers register content (except Q) through the ALU when the computer is stopped.
Н	L	Н	Н	Н	AUGEND • ADDEND	5.	Transfer the Q register content through the ALU when the computer is stopped. (In this case Augend is zero).
Н	Н	L	L	Н	ADDEND 0 AUGEND	6.	Exclusive-OR function
Н	Н	Н	Н	L	ADDEND - AUGEND	7.	AND function
L	L	Н	Н	L	AUGEND MINUS ADDEND	8.	Subtraction
L	Н	L	L	н	AUGEND PLUS ADDEND	9.	Addition

H = logic high, L = logic low

ALU (drawing number 89614300) sheets 6,7

SHIFTER

Function

The shifter outputs determine which data is valid at the input of the CPU registers at the end of a cycle.

Description

NOTE

As in the rest of the ALU, one card accommodates the circuitry sufficient for eight bits and therefore two boards are used. In the following the numbers refer to the lower eight bits 00 through 07 (ALU slot location 25); for the board dealing with the upper eight bits (08 through 15) increment the bit number by eight.

The circuit consists of eight-input selectors (505), one for each bit of a computer word, and a flip-flop. Each selector is controlled by three selector lines (three of CO through C3) which select one of the eight input signals. The table following the next paragraph is the truth table for the shifter, together with the operation of the ALU circuits. The circuit functions are explained in the paragraphs following the table.

Shift Flip-Flop

In addition to the selectors, the ALU board carries the Shift flip-flop and associated gating (U51/8,9 and U26, U3/8,10, U18/2,4,10, U19/8). The flip-flop, located on each ALU board, stores information during the first step of a double-word long shift. The information stored is from the ALU board itself or generated in the current cycle on another board. It is stored here so that it should not be lost at the end of the cycle, as it may be needed during the second step of the long shift. During the first step of a long shift or during a short shift the content of the flip-flop is never used. It is sometimes used in the second step of a long shift.

SHIFTER CIRCUIT OPERATION

Co	ontro	ol Sig	gnals	Selects				0	UTPUTS	
C	3 C2	2 C1	CO	Bits j	Bits i	Bit 7 (15)	Bit i	Bit 0	Input of flip-flop	Operation
	L	L	L	0	0	ALU06	ALU;-1	23	-	Short left shift
L	L	L	Н	1	0	ALU06	ALU;-1	SHB	Z 5	First step of long left shift; used only during divide instruction. This code used also during second step of any long left
L	L	Н	L	2	2	SHC	ALU _{i+1}	ALU01	ALU00	Second step of any long right shift
. L	н	L	L	4	4	ALU07	ALUi	ALU00		Direct transfer ALU data
L	Н	Н	L	6	6	z1	ALU _{i+1}	ALU01	ALU00	Short right shift or first step of any long right shift
Н	L	Ľ	н	1	1	ALU06	ALU _{i-1}	SHB	Q	First step of cyclic long left shift in shift instruction.
н	L	Н	н	3	3	н	ITA;	ITAO		Transfer trap address
, н	н	L	н	5	5	QA07	QA;	QA00	·	Transfer A/Q data
Н	н	Н	н	7	7	CNS07	CNS	CNSOO		Transfer CNS data

NOTES:

89633300

⋗


- . i = 01 through 06, j = 00, 07 for ALU board in slot 25 (LSB) 09 through 14, j = 08, 15 for ALU board in slot 26 (MSB).
- . for i = 01, 06, $10 \div 13$ connected to H.
- . High= logic high; L=logic low

3. Control inputs are connected as follows:


	Con	trol	sig	nals
Bits	СО	C1	C2	C3
i : i	_	В	С	Α
j	Α	В	Α	-
bearing the second of the seco				

ALU (drawing 89614300) sheets 6,7, cont'd.

The connections to the shifter selectors and flip-flop are summarized in the following figure.



SHIFTER SELECTORS



SHIFT FLIP-FLOP

ALU (drawing 89614300) sheets 6,7, cont'd.

Shift Operations

NOTE

Timing diagrams for shift operations are given in the first sheet for the Timing circuits in section 5.

<u>During a short left shift</u>, each output of the shifter receives the next lowest bit of the ALU. The lowest bit of the shifter (SHOO) receives the signal Z3.


The signal Z3 of each ALU board is wired to the most significant bit of the ALU output on the other ALU board. Thus the shift is cyclic.

The first step of a long left shift is similar to a short shift. During the first step of a long left shift during divide, the SH00 bit is connected to SHB. During this time, the signal QSX is stored in the shift flip-flop. QSX is equivalent to the end-around-borrow resulting from substracting the X register from the content of the Q register (X from Q). In the MSB, SHB is connected to ALU07 of the LSB. In the LSB, SHB is connected to SHA of the MSB. During the first step of a long left shift, the signal QTADD is high so that SHA becomes bit AO7 of the MSB.


During the second step, QTADD is low so that SHA becomes the bit that was previously stored in the shift flip-flop.

The first step of a cyclic long left shift differs from a long left shift in that the bit stored in the Shifter/register is Q07 of the MSB. The execution of a long left shift is shown below.

ALU (drawing 89614300, sheets 6,7, cont'd.)



1. First step of double word left shift.



2. Second step of double word left shift.

ALU (drawing 89614300) sheets 6,7, cont'd.


The short right shift may also be used as the first step of a long right shift. During the operation each bit is shifted one place to the right. The least significant bit ALUO is stored in the shift flip-flop. The most significant bit of the shifter receives Z1. In the LSB Z1 is connected to ALUO of the MSB. In the MSB Z1 is connected to the function.

$$(ALU07 \text{ of MSB}) + (F = 2)$$


This causes the resulting word to be sign-extended, except during multiplication, when a positive sign is assumed.

The second step of a long right shift is the same as the first except that SHO7 receives the input SHC. On the LSB, SHC is connected to ALU00 of the MSB while on the MSB it is connected to SHA of the LSB.

The execution of a long right shift is shown below.



1. First step of double word right shift.



2. Second step of double word right shift.

<u>ALU</u> (drawing 89614300) sheets 6,7, cont'd.

The signals which are used during double word shifts to control the end bits in the shift flip-flop are connected as follows:

INPUT	SIGNAL	
	Most significant board	Least significant board
Zl	ZITSH = $(F = 2)+(ALU00 \text{ of MSB})$	ALU00 of MSB
Z 3	ALU07 of LSB	ALU07 of MSB
Z 5	QSX	QSX
SHB	ALU07 of LSB	SHA of MSB
SHC	SHA of LSB	ALU00 of MSB

89633300

>

ALU

SHEET 7

5-201

ALU (drawing number 89614300) sheet 8

INTERRUPT LOGIC

Function

This circuit accepts the signals on the interrupt lines and processes them to produce outputs according to the content of the mask (M) register and the predetermined interrupt priority.

Description

NOTE

As in the rest of the ALU, one card accommodates circuitry sufficient for eight bits and therefore two boards are used. In the following the numbers refer to the lower eight bits 00 through 07 (ALU slot location 25): for the board dealing with the upper eight bits (08 through 15) increment the bit number by eight.

The interrupt signals are stored in the interrupt register (U16, U17). This is clocked by the interrupt clock (INTCK) from the Timing board and reset by Master Clear (\overline{MC}) . The signals on the interrupt lines are active low.

ALU (drawing number 89614300) sheet 8, cont'd.

The outputs of the register are gated through to a priority encoder (U65) under control of the content of the M register. The priority signals coinciding with a logic high in the M register are allowed to pass, and are considered active.

The priority decoders on the two ALU boards are connected in cascade to detect the highest priority interrupt which is active at any time. The interrupts have ascending priority from INT15 to INT08 and from INT07 to INT00, the interrupts on the board dealing with the least significant data bits (LSB) having priority.

The following table shows the operation of the priority encoder:

				INP	UTS					OUT	PUTS			Norman (T and T
ΕI	0	.]	2	3	Ļ	5	6	7	GS	TA2	TAI	TAO	ΕØ	1
											• ,			,
1	X	X	X	X	X	X	X	X	Н	H	Н	Н	Н	r
0	Н	Н	Н	Н	Н	Н	H	Н	Н	Н	Н	H	Н	
0	X	X	X	X	X	X	X	L	L	L	L	L	Н	H = Logic High
0	X	X	X	X	X	X	L	Н	L	L	L,	Н	Н	L = Logic Low
0	X	Χ	X	X	X	L	Н	Н	L	L	Н	L	Н	X = irrelevant
0	X	X	X	X	L	Н	Н	Н	L	L	Н	Н	H .	
0	X	X	X	L	Н	Н	Н	Н	L	Н	L	L	H	
0	X	X	L	Н	Н	Н	Н	Н	L	H	L	H	Н	
0	X	L	Н	Н	Н	Н	Н	Н	L	Н	Н	L	Н	
0	L	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	

The input EI on the LSB is connected to ground while EI on the MSB is connected to EØ on the LSB.

The signal GS from both ALU boards go to the console interface card. GS from the MSB is connected to ITA5 of the LSB.

The outputs TAO, TAI, and TA2 of both ALU boards go to the console interface and are used to produce the trap address bits (ITA2, ITA3, and ITA4) which are connected to the LSB of the ALU (see console interface sheet 7).

-		

ALU

SHEET 8

5-205

. .

"Pages 5-206 to 5-210 are unassigned".

5-206/5-210

89633300 A

DECODER

The Decoder circuits are accommodated on a single 50-PAK printed wiring board. The logic circuit diagram of the unit is given in drawing number 89614900, sheets 1-6.

The Decoder circuits include the instruction register with its decoder and other CPU control circuits. This page lists the functional blocks accommodated on this board. The circuits and signals are described in detail on pages facing the corresponding sheets of the circuit diagram.

MAIN FUNCTIONAL BLOCKS

Designation	Shown on sheet
Instruction Register	2
First Level Decoders	2
Addend Gate Controls	3
Augend Gate Controls	4
Controls for ALU and Addressing	5
Register Clock Controls	6

							SHEET REVISION STATUS REVISION RECORD
							I 2 3 4 5 6 7 REV ECO DESCRIPTION DRFT DATE CHICA
		A:					03 03 03 03 03 03 03 03 CK 325 REDRAWN PER CDC STD. Augus 1:12.75 5 12
		PFF - SH	IEET REFE	ERENCE			OdOdOdOdOdOdOd Od CK 421 ADDITION OF TAGS TO FUNCTIONS AND CORRECTION 17.174.
FF SHEET EFERENCE	SIGNALS			T LOCATI			OF DRAWING ERRORS
ETTER	TOT	2	3	4	5	6	06050406040404 X 05 CK 474 LOGIC CHANGES FOR PWB REV 4 09. R2 PLUS LOGIC REV 04 09. R2 PLUS LOGIC REV 04 07.0704070707040707 07.044 09. R2 PLUS LOGIC REV 04 09. R2 PLUS
<u> </u>	DEL	D-4	C-3	B-4			A A A A A A A A A A CONTROL OF DWG.
В	DEL	D-3 B-4	C-2	B-3	C-1 B-2		ERRORS. SH2: U63-9, U41-14, U59-4
P	17						U44. SH3:T.P57 SH5:T.P50, U2I-I
<u> </u>	17	B-3			A-4		
F	RI	B-3	C-2		B-1		UI2 - 6
<u> </u>	RZ	B-4		C - 4	D-4	ļ	06 CK 703 U35-II AND U35-I2 Ang -23 (EXPANDERS FROM UI7-6,8)
<u>J</u>	R4	B-4		C-4	B-2		MOVED FROM U35 -2.3.4.5.6
K		B-3	C-2	C-4			TO U35-1,3,8,9,10
	R3	B-3	D-4		C-1		O7 CK785 CORRECT DWG ERRORS COMMENT OF THE PROPERTY OF THE PRO
M	R2	A-3	D-4		D-4	D-2	A CKII75 RELEASED CLASS A. M. L. 253.75 Made
N	R3	A-4			D-4	D-2	FITS ALSY 80334400-A. W
9	R4	A-4	C-4		D-4	D-2	4
R	T3	C-2	B-4		ļ		4
S .	TI	B-2	B-4	B-2		C-1	4
	T4	B-2	B-4	<u> </u>	<u> </u>	D-3	4
U	FI=0	B-3		<u> </u>	C-I		-
	T3	D-2		B-3	B-3	D-3	
w	FI*A	A-3		C-4			4
X	TI	C-1		B-2	L		63
Y	16	B-3	D-3		B-3	B-4	j
Z	16	B-3		D-2	A-3		+5V>
AA	15	C-4		C-3			
AB	15	B-3	D-3	A-3	A-3	B-4	D2403
AD	14	C-4	B-3		A-4		GND > FEAUS 104
AE	14	C-4	C-3				GND P2B21 1
AF	13	D-3	B-3		A-4		GND PIAZ9
AG	13	D-4	C-4		A-3		GND > PIBII
AJ	12	C-3			A-4		<u>=</u>
AK	12	C-4				C-3	1
AL	74	C-3			A-4		1
AM	I 1	C-4				B-3	1
AN	10	D-3		D-3		B-4	RI.
AQ	10	C-3			A-3	B-2	H)—W—IVCC
AR	165	B-3		D-2]
AS	123	B-3			C-2]
AT	F 1:6	B-3	A-4				
AU	F1=7	B-3	A-4				NOTE: ALL UNMARKED RESISTORS ARE 0.25 WATT 5%
AV	F1=8	B-2			A-4		⚠ ELEMENT IDENTIFIER IS PENDING
AW	F1=C	A-3		C-4		B-3	UNLESS OTHERWISE SPECIFED FIRIT COMPITTES LTD FIRST USED ON TITLE
AX	F1=D	A-2		C-4	A-4	B-3	TOLERANCES A SUBSIBIABLE OF ABIOT-A DETAILED LOGIC DIAGRAM
AY	F1=F	A-3	A-4				
AZ	F1=D	A-2	D-3				1
BA	F=0	C-1	C-4				DO NOT SCALE DRAWING DWN NEOMY P. 14.11.73
BB	F=2	B-I				D-3	ON ON THE MATERIAL CHIED AUGUST KAGAN 9.12.ES CODE IDENT DRAWING NO
	BLE CONT		SHEET	7			DO NOT SCALE DRAWING DWN NEOMY P. 14.11.73 CHICO AUGUST REGAN 9.12.53 CODE IDENT DRAWING NO BORN DAY 10 WE155 DEC. 9.73 FINISH MFG DW VI.1 06. 70 W2 127 1/3.01 CODE IDENT DRAWING NO B9614900
	,	•					66 66 FINISH MFG NW 1/13 06 / 26/02/12/14/30
							N/A APPR 11. 10.5 PM (1) 1/3/5 SCALE N/A HNA: 89628600 SHEET OF 0
							1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

Þ

(CONTINUED			
ØFF – SH	IEET F	REFERENCE	Œ

OFF-SHEET REFERENCE	OIONAL C	SHEET LØCATIØN				
LETTER	SIGNALS	2	3	4	5	6
BC	F=3	B-I	 			D-3
BO.	F=5	C-1	B-2	A-3		
BE	F=6	B-1	0-2	A-4		
~						
- BF	F=7	B-I		A-4	<u> </u>	
BG	F=8	B-1		ļ	£-3	· · · · · · · · · · · · · · · · · · ·
BH	F*B	B-1			B-3	
BJ	F=D	A-1		8-3	ļ	
BK	F•E	A-1	ļ		<u> </u>	B-3
BL	F*F	A-1	ļ	ļ	B-3	B-3
BM	FI≠I	B-2	L		ļ	C-2
BN	FI≠8	B-2	A-3	C-I		
BP	FI *9	B-2			B-4	D-4
BQ	FI=2		8-4			C-3
BR	FI=0	A-2		D-3		
BS	FI=A	A-3				C-3
BT	FI=E	A-2	B-3	C-3		
BU	F ≠ 0	C-I	A-4	C-3		C-4
BV	F≠9	C-1			C-3	
BW	F≠A	C-1			C-2	
вх	F#Y	C-1	D-3			
BY	F ≠ 5	C-I	B-3			
ВZ	F# 7	B-I		B-3		D-3
CA	F≠C	B-I	T			D-3
CB	F≠D	A- I	C-3		<u> </u>	
CC	F≠F	A-1	B-2	C-3		
CD	REIF		D-4	C -2	 	B-4
CE	ITR		D-4	C-2	 	A-4
CF	Ø 16		D-3	<u> </u>	<u> </u>	A-4
CG	RNI 21		D-4	D-4	A-3	C-3
CH	ØPE		D-3	A-3	<u> </u>	C-3
	CSM		B-4	1	···	B-2
CJ	FI≠6+7+F		A-4	C-3		B-2
CK CL			C-3	 	D-4	C -4
	RI,R2,R3,R4		 	B-4		
CM	RNI 12		C-3		D-3	-
CN	RNI II		A-3	B-4	B-4	D-4
CP	F#QFI=23		B-4	C-3	 	D-4
CQ	ØPO		A-3	C-3	<u> </u>	
CR	RNI22		B-2	C-3	C-3	C-3
cs	MDSE		D-2	D-4	L	A-3
CT	MDSE		D-1	ļ	C-4	<u> </u>
CU			D-1		C-3	ļ
CV	CPS		B-1	L	L	C-2
CW	ENI 2E		B-1	B-2	C-4	
CX	ØDD 2		A-2	D-4	<u> </u>	
CY	ØDD 2		A-2	B-3		
CZ	ØDD		A-3	D-4		D-4
DA	ØDD.		A-2	A-3		C-3

	REVISION RECORD		
REV ECO	DESCRIPTION	DRFT DATE	CHKD APP

ØFF - SHEET REFERENCE	SIGNALS		SHEE	T LØCATIO	ÓΝ	
LETTER	SIGNALS	2	3	4	5	6
DB	ENI 20		A-1	B-2	B-4	
DD	RE 18		C-4	C-3	D-3	B-3
DE	MDS1			D-3		D-4
DF	FIE 23			B-4	B-4	D-1
DH				D-3	A-4	
DG	DELTAUG			A-4	C-4	
DJ	IO+SHI			C-2		B-4
DK				C-1		B-2
DL				C-2	C-4	
DM	SIL			B-I		D-2
DN	II+CNTE2			B-I		B-3
DP				C-1		C-2
DQ	CSA			C-1		B-2
DR	MD21				C-4	A-4
DS	MDI				C-4	A-4
DT	CSQ				C-4	B-2
DU	SHI				A-2	B-4

ELBIT COMPU		
CONTROL	DA	TA

DETAILED LOGIC DIAGRAM DECODER CODE IDENT C DWG NO 89614900 A

DECODER (drawing 89614900) sheet 2

INSTRUCTION REGISTER AND FIRST LEVEL DECODERS

Function

This circuit consists of the instruction register and the first level of decoding logic.

Inputs

		CONNECTOR		LOCATION	
SIGNAL	ACTIVE	PIN	FUNCTION	SHEET	SQUARE
MDEL	н	P1B20	Δ field zero from memory	2	D4
IRCK	н	P1A21	Instruction Register Clock		D4
MX00	н	P1B16	7		С4
MX01	н	PIA16			C4
MX02	H.	P1A18			D4
MXO3	н	P1A20			D4
MXO4	Н	P2B19	Data read from memory		С4
MX05	Н	P2B17			В4
MX06	Н	P2A19			С4
MX07	Н	P2A18			В4
80XM	Н	P1A25			В4
MX09	Н	P1A23			В4
MX10	Н	P1B14			A4
MX11	н	P1B15			A4
MX12	Н	P2B05			C2
MX13	н	P2A08			C2
MX14	н	P2B08			C2
MX15	н	P2A05	7		C2
CLRIR	Н	P1A31	Clear Instruction Register	2	Α4

NOTE: An alternative notation, emphasizing the significance of the bits of data read from memory employs the letters L (less significant) and M (more significant). Thus the following pairs are identical:

MX00 - MX0L, MX07 - MX7L, MX08 - MX0M, MX15 - MX7M.

<u>Outputs</u>

	and the second s	CONNECTOR		i .	ATION
SIGNAL	ACTIVE	PIN	FUNCTION	SHEET	SQUARE
RI	Н	P1B27		2	A3
R2	Н	P1A28	F1 field of instruction		А3
R3	Н	P1A24	register		А3
R4	Н	P1B28			A3
10	Н	PIB13)		D3
11	Н	P1B05	·		D3
12	Н	P1B10			D3
13	Н	PIA10	Instruction Register bits		C3
14	Н	P2B26	7-am	A SO SECURITY SECURIT	C3
15	Н	P2B24			C3
16	Н	P2B23			C3
17	L	P2A23] .		C 3
DEL	L	PIA14	Δ field zero (stored)		D3
DEL2	Н	PIA15	see text		D2
TI	Н	P2A06			C1
T2	Н	P2B09	F - field outputs		DI
Т3	Н	P2A09	Trefu outputs		D1
Т4	Н	P2B06			Dl
01	L	P1B30	F - field content is l		В1
02	L	P1B31	F - field content is 2		B1
03	L	P2B01	F - field content is 3		В1
ŌD	L	P2A01	F - field content is D ₁₆		Al
165	Н	P2A22	16.15.	2	B2

DECODER

(Drawing 89614900) sheet 2, cont'd.

Description

The instruction register is a 16 bit register. Its input is the data read from memory through the memory control board (signals MX00 through MX15). The register is clocked by the IRCK from the timing board and cleared by CLRIR from the console interface.

The register itself uses two types of components. The F1 field of the instruction register are high speed dual D-type flip-flops (U45, U46). These are used because the F1 field must be decoded early in the execution of the instruction. The F field and Δ field are stored in quad D-type flip-flops (U39, U41, U47) like those used in the ALU registers. The outputs of the F field and the F1 field are decoded in two four-to-sixteen decoders (U57, U58) each having sixteen active low outputs, one for each possible input code. Four outputs from F-field decoder $(\overline{01}, \overline{02}, \overline{03}, \overline{00})$ which are active when F = 1, F = 2, F = 3, and F = D respectively, (hexadecimal notation) are outputs of the Decoder assembly.

The DEL flip-flop, (U60/8), stores the signal MDEL from the memory control assembly This signal indicates when the delta (Δ) field is equal to zero. The flip-flop is clocked by IRCK and cleared by CLRIR. The output of this flip-flop is an output of the assembly, through an inverter, as \overline{DEL} ($\Delta \neq 0$).

The outputs of the instruction register fields are summarized in the following table:

FIELD	OUTPUTS	BITS
F	Т1, Т2, Т3, Т4	12 ÷ 15
Fl	R1, R2, R3, R4	18 ÷ 11
Δ	10 through 17	60 ÷ 7

DECODER

(Drawing 89614900) sheet 2, cont'd.


The signal DEL2 is produced by decoding MX data lines. Its equation is:

DEL2 =
$$MDEL \cdot \overline{MX11} \cdot MX10 \cdot \overline{MX09} \cdot MX08 = (F1=5) \cdot (\Delta=0)$$

It is used by the interrupt logic to sense the inhibit interrupt instruction and prevent an enter interrupt sequence under certain conditions (see Console Interface sheet 5).

The signal $123 = 17 \cdot \overline{16}$ is produced by U38/3

The signal $165 = 16 \cdot 15$ is produced by U38/8. It is used on the I/O Interface.



DECODER (drawing 89614900) sheet 3

ADDEND GATE CONTROLS

Function

This circuit contains the logic gates which generate the signals to control the addend gates of the ALU (refer to ALU, sheets 2, 3).

Inputs

·		CONNECTOR		LOCA	ATION
SIGNAL	ACTIVE	PIN	FUNCTION	SHEET	SQUARE
ØPE	L	P2B28		3	D4
REIF	Н	P2B15			D4
ITR	н	P2A15	•		D4
RNI21	L	P2A29			D4
RNI12	L	P2B30			C4
N41	Н	P2B14		·	C4
NO ·	н	P2A14			С4
RE18	L	P2A27		4	С4
CSM	L	P2A04			В4
RP	н	P1A08			В4
RN 1 2 2	L	P1A05			В4
RNIII	L	P1808			Α4
ØP0	L	P1A06			Α4
Ø16	L	P2B16			D3
MDSE	Н	P1B01			D2
ADR	` L	P1807			A2
ØDD2	H	P1A02			A2
ØDD	L	P1B09			А3
CSP	L	P1B03			В1
ENI2E	L	P1B18			B1
ENI20	L	P1A07		3	A1

DECODER

Outputs (cont'd.)

	Maryanta de La Maryanta de la Carta de La	CONNECTOR	The second secon	LOCA	ATION
SIGNAL	ACTIVE	PIN	FUNCTION	SHEET	SQUARE
MTADD	H	P1A17	; }	3	С3
QTADD	Н	P2B22	Addend gate	3	Dl
PTADD	Н	PIA19	gating signals	3	В1
XTADD	Н	P1A09	IJ	3	Al

Description

The logic gates receive signals from the decoder, (logic shown on sheet 2) as well as timing signals from the Timing assembly. The resulting signals, QTADD, PTADD, XTADD and MTADD, determine which register, if any, is gated through the addend gates during each CPU cycle.

The equations of these signals are as follows:

```
XTADD = ENI2·ØDD + ADR·ØDD·\overline{\emptyset}DD2

+ \emptysetP·\emptysetDD·[(F=0)·(F1=2,3)·\overline{RP} + (F=5)]

+ \emptysetP·\overline{E}VEN·[(F=D) + (F=0)·(F1=6,7)]

+ \overline{RN}1·\overline{E}VEN·(F=0)·(F1=8)·\overline{15}·\overline{14}

+ \overline{RN}1·\overline{E}VEN·(F=0)·(F1=9)

+ \overline{RN}1·\overline{E}VEN·(F=8,9,A,B,C,E)

+ \overline{RN}1·\overline{\emptyset}DD·(F=0)·(F1=E)

PTADD = CSP + ENI2·\overline{E}VEN + \overline{\emptyset}P·\overline{E}VEN (F=5)

+ \overline{\emptyset}P·\overline{\emptyset}DD·[(F=0)·(F1=2,3)·\overline{RP} + (F\overline{\neq}0)·(F\overline{\neq}5) + (F=0)·(F1=6,7,F)]

+ \overline{RN}1·\overline{\emptyset}DD·(F\overline{\neq}0)·[DEL + \overline{R4}]

+ \overline{RN}1·\overline{\emptyset}DD·(F=0)·(\overline{R2}-\overline{R3} + \overline{R1}-\overline{R4})
```

QTADD =
$$CSQ + MDS \cdot EVEN + MD21 + MD1 + ADR \cdot \emptyset DD2$$

+ $(F \neq 0) \cdot N41 \cdot N0 + ITR \cdot \overline{\emptyset 16} \cdot 15$
+ $RNI \cdot EVEN \cdot (F=0) \cdot (F1=F) \cdot \overline{16}$
+ $RNI \cdot EVEN \cdot (F=0) \cdot (F1=8) \cdot 14$
+ $\emptyset P \cdot EVEN \cdot (F=4)$
+ $RNI \cdot EVEN \cdot (F=F)$
+ $RNI \cdot EVEN \cdot (F=0) \cdot (F1=D)$
+ $RNI \cdot \emptyset DD \cdot (F\neq 0) \cdot (F1=2) \cdot \overline{DEL}$
+ $RNI \cdot \emptyset DD \cdot (F=0) \cdot (F1 = 6,7)$

 $MTADD = CSM + RNI \cdot EVEN \cdot (F=0) \cdot (F1=8) \cdot 13$

The signal $\overline{\emptyset16}$ = EVEN• $\overline{16}$ (see Timing, sheet 2).

5-223/5-224

DECODER (drawing 89614900) sheet 4

AUGEND GATE CONTROLS

Function

This circuit contains the logic gates which generate the control signals for the augend gates of the ALU (see ALU sheets 4,5).

Inputs

Tiputs		and an interest of the second second			
SIGNAL	ACTIVE	SIGNAL SOURCE/ CONNECTOR PIN	FUNCTION	SHEET	ATION SQUARE
ENI	Н	P1B02		4	D4
MDS 1	н	PIA13			D4
FS	L	P1A03			С4
DELTAUG	L	P2B10			A4
CSX	L	P2A21			Α4
PRY	Н	P1B06			В3
MDS2	Н	P2B04			А3
ĪRJ	L	P1B17			С3
EI5	L	P2B18		7	C2
CSA	· L	P2B20			C2
QSX	Н	P2B02			B2
AO	Н	P2A02			В2
CNTE2	L	P2A30		4	B2

0u	tputs

XTAUGM	P2A20	4	Α4
XTAUGL	P2B31		Α4
ATAUG	P2A24		Cl
SIL	P1B19	4	B1

DECODER

(Drawing 89614900) sheet 4, cont'd.

Description

The logic gates combine the decoded instruction with timing signals to produce the control signals XTAUGM, XTAUGL, ATAUG, and SIL. The equations of these signals are as follows:

```
XTAUGM = CSX + ENI \cdot \emptyset DD2 + MDSI \cdot \overline{\emptyset}DD
                     + MDS·EVEN (T1 \cdot QSX + T1 \cdot A0)
                     + ØP • ØDD • (F=0) • (F1=E)
                     + RNI · EVEN · (F=0) \cdot (F=8) \cdot \overline{15}
                     + RNI·EVEN·(F=F)
                     + RNI • EVEN • (F=0) • (F1=0,A,C,D)
          XTAUGL = XTAUGM + DELTAUG
                     + RNI·ØDD·(F≠0)·DEL
                     + RNI \cdot ØDD \cdot (F=0) \cdot (F1=2,3)
          ATAUG = CSA + MDS2 \cdot ØDD + ITR \cdot E15 \cdot 16
                     + \emptyset P \cdot EVEN \cdot (F=6.7)
                     + RNI·EVEN·(F=0)·(F1=F)·[15·16·(\overline{KO} + 10) + 16·(\overline{10}+SHI)]
                     + RNI · EVEN · (F=0) · (F1=8) · 15
                     + RNI · EVEN · T3
                     + RNI • EVEN • (F=0) • (F1=9)
               KO = \overline{11} \cdot \overline{12} \cdot \overline{13} \cdot \overline{14}
where
             SHI = K0 \cdot (10+15+16) - see Decoders
             \overline{E15} = \overline{EVEN} + 15
                                              - see Timing 2.
             SIL = EN12 + \emptyset P \cdot EVEN \cdot (F=5, D)
                     + \emptyset P \cdot \emptyset DD \cdot [F \neq 0) + (F1 = 6, 7, F) + (F = 0) \cdot (F1 = 2, 3) \cdot \overline{IRJ}
                     + RNI · EVEN · (F=7) · PRY
                     + RNI ·ØDD · (F≠0) · DEL
                     + RNI • ØDD • (F=0) • ØDD2 • FS • (R4+R2)
              IRJ (Internal Reject) comes from the I/O interface assembly.
where
              PRY (Parity) comes from the Console Interface assembly.
```

⋗

DECODER (drawing 89614900) sheet 5

CONTROLS FOR ALU AND ADDRESSING

Function

This circuit generates the following signals:

- ALU control signals SO, S1, S2, S3 and M (refer to ALU circuits, sheets 6,7).
- Counter preset signals AD1, AD2 used on the Timing assembly to preset the counter at the beginning of the effective address calculation (refer to timing circuit, sheet 3).
- The signal SHI.

Inputs

		CONNECTOR			ATION
SIGNAL	ACTIVE	PIN	FUNCTION	SHEET	SQUARE
W9A	L	P2B13		5	D4
GØCS	н	P2B25			D4
MD21	L	P2B12			С4
MD1	L	P2A11			С4
CSQ	L	P2A10			С4
ADY		P2B07		5	В3
Outputs					
		•			
М	Н	P2A07		5	В3
S0	Н	P2A12			D2
S1	Н	P2A18	ALU Controls		C2
S2	Н	P2A17	ALO CONCIONS		C2
S3	н	P2A13			D2
123	Н	P2A25			C2
SHI	Н	P2B11	11.12.13.14.(10+15+16)	According to	A2
ADI] н	P1824	Counter preset signals		В1
	1	· · · · · · · · · · · · · · · · · · ·			

DECODER

(Drawing 89614900) sheet 5, cont'd.

Description

The signal SHI is used both on the decoder and I/O interface boards. Its equation is:

$$SHI = K0 \cdot (\overline{10} + \overline{15} + \overline{16})$$

where

$$KO = \overline{11} \cdot \overline{12} \cdot \overline{13} \cdot \overline{14}$$

This signal is valid during shift instructions. Its significance is as follows:

Signal KO, and therefore SHI, is active when the instruction calls for a shift of zero or a register shift of one place. In this case the entire shift operation is carried out in the RNI state and the ITR state is not used.

The equations for SO, SI, S2, S3, M, ADI and AD2 are as follows:

$$SO = \overline{W9A} + CSQ + MD21 + MD1 + RNI \cdot EVEN \cdot (F=0) \cdot (F1=8) \cdot 16$$

$$S1 = \overline{GØCS} + RNI \cdot EVEN \cdot (F=0) \cdot (F1=8) \cdot 17 \cdot \overline{16}$$

$$S2 = \overline{GØCS} + CSQ + MD21 + MD1$$

$$S3 = \overline{W9A} + RNI \cdot EVEN \cdot (F=0) \cdot (F=8) \cdot 17 \cdot \overline{16}$$

$$\overline{M} = ADY + SIL + DELTAUG + MDSE$$

+ RNI
$$\cdot$$
ØDD \cdot (F \neq 0) \cdot [(F1=2) + R4]

where \overline{ADY} is produced on the Timing Card - see Timing sheet 3.

W9A is produced on the Timing Card - see Timing sheet 5.

DECODER (Drawing 89614900) sheet 5, cont'd.

AD1 = R1 \oplus R3 \oplus [(F1 \neq 0) \cdot (R4 \cdot R3) \cdot DEL]

AD2 = R1 ·R3 + R1 ·R3 · [(F1 \neq 0) · (R4 · $\overline{R3}$) ·DEL]

DECODER (drawing 89614900) sheet 6

REGISTER CLOCK CONTROLS

Function

This circuit generates the register clock controls WP, WA, WQ, WM, WXL1; the bit bucket signal (BB) and the signal F1E23.

The WP, WA, WQ, WM signals are used on the Timing circuit to generate clock pulses for their respective registers (refer to timing circuit, sheet 3). The WXLl signal is part of the condition for writing into the X register. It is transmitted to the I/O interface board where it generates the signals WXL, WXM.

Inputs

		CONNECTOR/			ATION
SIGNAL	ACTIVE	PIN	FUNCTION	SHEET	SQUARE
PEF	L.	P1A27		6	D4
DBB	н	P1B21			D4
BBCK	н	P1A22			D4
WRQ	Н	PIAII			D4
WE	L	P1B12			D4
BX15	Н	P2A28			С4
MDSØ	н	P2B27			В4
Q15	Н	P1B28			A4
CRQ	Н	P1B26			C2
JRNI	L	P1A04			C2
X15	Н	P1B22		6	C2
<u>Outputs</u>					
WXL1	L	P1A12	,	6	С3
ВВ	Н	P1B25			DI
WP	Н	P1B04			C1
WA	н	P2A26			B1
WM	Н	P2B03			B1
WQ	н	P1B29	,		B1
F1E23	Н	P2B29	(F1=2)+(F1=3)	6	D1

DECODER Description

(Drawing 89614900) sheet 6, cont'd.

The BB flip-flop (U60/5) stores DBB from the console interface. This signal is used during multiply and divide instructions (see Console Interface, sheet 7). The flip-flop is clocked by the signal BBCK from the Timing assembly. The output is used on the Decoder assembly and is also transmitted to the I/O interface.

The signal FIE23 = (FI = 2) + (FI = 3) is produced by the AND gate U13/8. It is used on this assembly and also transmitted to the I/O interface.

The equations of the register clock control are as follows:

$$WP = JRNI + CSP + CRQ \cdot SIL + RNI \cdot \emptyset DD \cdot (F=0) \cdot (FI=1)$$

where

CRQ is generated in the timing circuit and is active during the first part of a CPU memory cycle. This is an ØDD cycle in which data is sent from the CPU to memory. SIL is active whenever the P register is changed (incremented or decremented) by one.

```
WM = CSM + RNI·EVEN·(F=0)·(F1=8)·10

WQ = CSQ + MDI·BX15 + MD21·Q15
+ MDS·EVEN·(CNTE2 + T1)
+ ITR·016·15
+ RNI·EVEN·(F=0)·(F1=C,D)
+ RNI·EVEN·(F=0)·(F1=8)·11
+ RNI·EVEN·(F=0)·(F1=F)·15·16·(SHI + 10)

WA = CSA + MDS·ØDD·(CNTE2 + T1) + MDS1·ØDD·BX15
+ ITR·EI5·16 + ØP·EVEN·(F=0)·(F1=2)
+ RNI·EVEN·(F=0)·(F1=F)·[15·16·(KO + 10) + 16·(10 + SHI)]
+ RNI·EVEN·(F=0)·(F1=8)·12
+ RNI·EVEN·(F=0)·(F1 = 9,A)
+ RNI·EVEN·(F≠0)·[T4·T3 + (F=C) + (F=7)·PEF + (F=2,3)·BB]
```

DECODER


(Drawing 89614900) sheet 6, cont'd.

WXL1 = WRQ·WE + MDSI·
$$\overline{\emptyset}DD$$
·(X15 + T1)
+ RNI· \emptyset DD·(F=0)·(F1=2,3,8)

where

- WRQ is produced on the Console Interface and is high during the second pass (EVEN) of each CPU memory cycle
- WE is produced on the I/O interface and is high during a CPU memory read cycle.

Thus the term WRQ·WE clocks data read from the memory into the X register.



"Pages 5-236 to 5-240 are unassigned."

5-236/5-240 89633300 A

TIMING

The Timing circuits are accommodated on a single 50-PAK printed wiring board. The logic circuit diagram is given in drawing number 89617000, sheets 1-6.

The Timing circuit provides the main timing control signals for the CPU. This page shows typical timing sequences, gives state equations and lists the functional blocks making up the Timing assembly. The circuit and signals are described in detail on pages facing the corresponding sheets of the circuit diagram.

MAIN FUNCTIONAL BLOCKS

Designation	Shown on Sheet
Clock (oscillator and phase generator)	2
Even, odd flip-flops	•
Counter	3
Interrupt timing, Y register control logic	4
Main sequence flip-flops	5
Auxiliary sequence flip-flops	6
Register clocks	6

<u>TIMING</u> (drawing 89617000)

STATE EQUATIONS

The following signals are produced by J-K flip-flops clocked by the signal JKCK.

EVEN: $JEVEN = \emptyset DD2 + \overline{EXT}$

KEVEN = 1

CLEARED BY MPC

 $\emptyset DD : J\emptyset DD = 1$

 $KØDD = ØDD2 + \overline{EXT}$

CLEARED BY SGI AFTER DELAY OF 2 CLOCK PULSES

 $\emptyset DD2: J\emptyset DD2 = \emptyset DD \cdot EXT$

KØDD2 = ØDD2

CLEARED BY MPC

RNI : JRNI = $\emptyset P \cdot \emptyset DD + EAD \cdot (F=1) + ENI20$

KRNI = RNI $\cdot \emptyset$ DD $\cdot (F=0) \cdot [(F1 = 2,3,6,7) + \emptyset$ DD2 $\cdot (F1 = E)$

 $+ \overline{SHI} \cdot (FI = F)$

+ RNI $\cdot \emptyset$ DD \cdot (F \neq 0) [(F \neq 1) + SHADD + ENI3] $\cdot \overline{\text{KENI}}$

PRESET BY MPC

```
<u>TIMING</u> (drawing 89617000)
         JADR = RNI • ØDD (F \neq 0) • SHADR
ADR:
         KADR = \emptysetDD • (COUNTER = 0) • [(F1 = 4,6,C,E) • 32KW • X<sub>15</sub>]
         CLEARED BY (MPC + ENI)
         J\emptyset P = RNI \cdot \emptyset DD \cdot (F = 0) \cdot [(F1 = 2,3) + \emptyset DD2 \cdot (F1 = E)]
ØP:
                + EAD • (F \neq 1) • (F \neq D) + \emptyset P2 • \emptyset DD + KITR + MDI
         K \not OP = \not OP \cdot \not ODD + \not OP \cdot EVEN \cdot (F = 2,3)
         CLEARED BY (MPC + ENI)
ØP2:
         J\emptyset P2 = RNI \cdot \emptyset DD (F = 0) (F1 = 6,7) + EAD \cdot (F=D)
         K\emptyset P2 = \emptyset DD
         CLEARED BY (MPC + ENI)
ITR:
         JITR = RNI \cdot ØDD \cdot (F = 0) \cdot (F1 = F) \cdot SHI
         KITR = ITR • EVEN •[(COUNTER=2)•SHI + COUNTER ≤ 1]
         CLEARED BY MPC
ENI : JENI = [(RNI · EPS + INDIND) · (GSM + GSL) · WRQ · EINT] ·
         ·[RNI·MX17A·MX17·PRFA]·
```

KENI1: ENI2 • ØDD + ENI • RNI • GSL • GSM

CLEARED BY MPC

• [RNI •MX17A •MX17 • DFEO • DEL2]

· [RNI · PRTSW · DFEO · DEL2]

TIMING (drawing 89617000)

EN12: JEN12 = EN1 • \emptyset DD2 KEN12 = EN12• \emptyset DD

CLEARED BY MPC

MD21: NOTE: - This signal is produced with simple logic gates

 $MD21 = \emptyset DD \cdot (F = 2,3) \cdot (COUNTER = 21)$

MDS1: JMDS1 = MD21

 $KMDS1 = MDS1 \cdot ØDD$

CLEARED BY MPC

MDS: JMDS = MDS! • ØDD


 $KMDS = \emptyset DD \cdot (COUNTER = 2)$

CLEARED BY MPC


MD1 : MD1 = \overline{ADR} · (F = 2,3) · (COUNTER = 1)

TIMING
TYPICAL TIMING SEQUENCES (drawing 89617000)

Register Reference Instructions:





Storage Reference Instructions



TIMING

Timing for Shift Instructions (drawing 89617000)






For notes refer to next page

TIMING

Timing for Shift Instruction (drawing 89617000)


LONG SHIFT - 5 PLACES



NOTES:

- 1. Q shifted on condition (EVEN·IS + 16·15)
 A shifted on condition (ØDD·16 + 15·16)
- Q shifted on condition
 [15•16. (One place or EVEN number of places)]
 A shifted on condition
 [15•16. (One place or EVEN number of places + 15•16. (One or more places)]

Timing for Input/Output Instructions



>

			RECORD		T		_	-	-	ET REVISION	-									
CHICO		DRF T		E SC 4:PT (ECO	[1	++-	•	1111	-						NCE	REFERE	SHEET	ØFF ·
IZ	- h	340			REDRAWN	CK 239	-	100		4040404 60604060						FIGN	T LØCA	SHEE		OFF SHEET
12.	7.5 M	Same.	8 TO	I OF TAG CTIONS	ADDITION	CK 421	5	Ho	1	ninal name	m				6	5	4	3	2	EFERENCE LETTER
1.	26,}		ISES TOFIT	VG. CHAR	LOGIC DW	CK 653	26	□o	06	7040406	Del						D-3	C-1		A
	10	1/	/ ATOR		PL AND	CK 786	٠,	1		706 06 06 06							D-3	C-3		. 8
1.	26.7	احوم	NS ON	FOR 900	CIRCUIT I	UN 700	7	Ц°′	<u>~</u>	0 10 06 10 1	10				A-2		C-1	_		D .
4	54	1.1	-2,3)NES A MF DISCI	SMT 2, ZO		1		7	47171	l ^a t				B-4				D-1	Ε
1	l	4	DISCONNECTE	OHMS &	RIO, 180		1	- 1		1111	+ 1				8-2	B-3				F
╁┈	40.7				C15,47 P	CK 722	1		1	1111					A-4			8-3		G
K£	26.7	17	,ZONE B-2 4 - (2) to +54	IOM US	ADDED FR	UN 122	٦,	١٠	•	11	1 1				C-2	8-2	C -3	8-2	8-2	K
1	79		900 REVO	Y 8976	FOR ASS		1	-							A-4		D-5		C-3	L
 		1			ASSY. A		+	-							D-1			A-2		M.
	4		V 08 PLUS	GIC RE	USES LO			1.							C-5	8-3	C-2	B-2	B-2	N
14	18.00		E U26-1,10			CK 815	7	09							C-3			8-1		Ρ
₩		1-	,10 % @loo #b				+	\vdash							C-3	C-4	C-3	A-3	C-4	R
1	l	4	MCELLED .	479 00	BCO CK	cx 1067	•	10					R3 IK		C-4	D-4	B-4	C-4	B-4	S
5.0	Au, 24	اسد آ	too, or pea	777782	AND OS SHI REF.		1	-				1 VCC	<u> </u>			C-3	B-3	C-4		T
1	~]'	ADDED. REMSED.	LTR W	SHI : REF. REF			-				-	R4			D-5	C-2	B-3		U
1			REPL. H	: MA16	9#1 D-1		1	- 1				1	9)				C-3		C-3	V .
I		4 1	U19 - M, 10, 9	': EATE {, DELET	SH2, D-4		-	1				_	6)—— [;] ,			.		D-3	D-3	w
1			L. UH-8 AT	BOY REP	رم - 190		١	-				- 1	RI		A-4	D-3	C-2			×
1		1 1	SB - 5,6 cor	, ING .	5 ML L		1	1					6) ^K			C-1		D-1		Y
l		1 1	SHE, C-1. PER WAE S	i: SUMI	542, A-1		-	-					<i></i>		B-2	8-3				Z
į			MBLS OF		CU, 47			1								C-4	0-3	B-4		AA
ļ .			ETED FROM	: 6 DEL	548 , 2-3		1						RIS			B-4	0-4			AB
l		1 1	ADDES FAMO	LTR W			-						2)IK			C-4	C-4			AC
l		1 1	- 13 on 345	70 # 24	427-10		ı						R20				D-4	B-I		AD
l		1 1	MENT INDIT	- 90 845	CAEP LTA		١	-				Vec 3	B			C-2 B-2	8-1	D-4		AE AF
		1 I	127 -H, b				ı	1					_			8-2	B-!			AG
		1 - 1			DELETER		1	1							 			C-1		AK
1			PL, RAI LD Edoca	: 70 F/T MS) ADB	SHC,8-2 (470 980		١								0-2	C-4	C-3	B-4 D-4		AL
l				PI 801.	+ 50 70		1	- 1							10-5	8-4		8-2		AL
l		۱ ۱	U 36-5,3€	1 . 00 TE	DELETED		-								C-4	C-2		B-4		AN
•		i 1	Po) Auto cas	: R19 (1)	S#6. e-1		ı	-						NOTES:	H	- C-Z	C-3	B-3		AP
l			153 - 5	4 -10 AT	REPL; U		-	-				55	TMR ARE 1/4 WATT,		 	D-1	D-I			AO
l			PERR AT	24 - 12 'A	# 58-6 U		1						39773200 Y1 IS 1	2.FØR AS		D-2		C-4		AR
	8.17.75	10110	HOTE AND			CK 1176	٦,	4					89778201 Y1 IS 1	Δ	C-4	D-3	B-4	C-4	B-4	AS
		,]		re vec.	ALL TOV 1			- 1"		SEMBLY) FOR A	EET 2, JUNE 8-2	LAT ∮ R CIRCUIT (S⊩ HAS •	23 THE #5	D-4			C-1		AT
												TED	7 F IS HØT CØNNEC		D-4			C-2		AU AU
												ECTED	OIMS IS NOT COM	P10 -	D-4			D-4	D-1	AV
1		, 1	1					-					F IS SHORT - CIRC	A	8-3	8-4	C-3			AW
l	l 1.	1 (/45140.	43 ARE	יי . פוזנט AND U	DENT <u>I</u> FIER ARE PEN	A)ELEMEN		_ ·	D-3	C-3		AX
						ON TITLE	1	5T US	1 HE	OMPUTERS LTD		Tara and		ПП	$\overline{}$	C-2	C -2			AY
M	GRA	DIA	LOGIC	AILED	DET	1		107 - A	محدا	00,041	_		*** ** ** ** *** *** *** *** *** *** *		-	D-2		8-4		AZ
			MING	Ŧ		1	Ā	108 -A	AB IO	ROL DATA	LUN	F 455 F1	\$8,200 126,7	1111	C-1			A-3		АН
				•		-		·	Щ.,	241441		C ODAWING	1 manage 1		C-1	C-2				AJ
								1	4	DAIAN	500	E DRAWING		[2 8 3]						
b./1				(ENT	7 2	`.	<i>i</i>	1	L.	1 2 4 4			MATERIA.	100 W 40 I		1 1				
	Awwa			LIVENT	JDE	7	14		.,.	F. m	EN'A		MATERIA.	78 201 78 300						
		896	С	LIVENT	JOE	7		*** ***		E	- ``			88778200 89778300						

TIMING (drawing 89617000 sheet 2)


OSCILLATOR AND PHASE GENERATOR

Function

The oscillator and phase generator form the basic clock of the CPU and therefore of the computer. The basic oscillator frequency is determined by crystal Y1. This frequency differs in the two versions of the computer as shown in the table:

Equipment	Memory Cycle Time	Basic Clock Frequency
AB107	900 nsec	12.222 MHz
AB108	600 nsec	18.333 MHz

The oscillator circuit itself is a resonant circuit using the crystal YI as the frequency determining element in the base-collector circuit of transistor QI; the simplified circuit diagram shows this clearly. The output of the comparator acting on the threshold of the logic circuits in the feedback path ensure that the oscillator output signal is a symmetrical square wave. Transistor Q2 and the common emitter resistor R13 stabilize Q1 of the oscillator; series stabilizing transistor Q3 isolates the $V_{\rm CC2}$ supply line from the oscillator signals.



Oscillator Simplified Circuit Diagram

TIMING - (Drawing Number 89617000, sheet 2, cont'd.)

Inputs:

(· · · · · · · · · · · · · · · · · · ·				LOCA	TION
SIGNAL	ACTIVE	CONNECTOR	FUNCTION	SHEET	SQUARE
VIØ	L	PIA06	Program Protect Violation	2	D-4
GØAQ	L	PIB16	Hold CPU during I/O operation	2	D-2
GØM 1	L	P1 A08	Hold CPU on busy Memory (bank 1)	2	D-2
GØM2	L	P1 A05	Hold CPU on busy Memory (bank 2)	2	D-2
CSPR	Н	P1A04	Clocks registers to enter data from Programmer's Console	2	D-2
				2	D-2
SGI	L	P2B22	Set Go	2	B-4
SSI	Н	PIA19	Set Stop	2	D-4
EXT	н	P1B27	Extended odd CFU cycle (compare ØDD2)	2	C-4
STPCK	Н	P1B07	Stop Clock	2	B-3
EXCK	н	P1802	External Clock	2	A-2
CLREQ	н	P2A15	Clear Request	2	C-2
MMRQ	н	P1B03	Memory request	2	B-2

Λ	_	_		•	_	_
0u	L	D	u	L	s	•

SIGNAL	ACTIVE	CONNECTOR	FUNCTION	LOCA SHEET	TION SQUARE
PHI	Н	PIA15		2	C-2
PH2	Н	P1 B08	Phase generator outputs	2	C-2
PH3	Н	P1A22	Thase generator outputs		C-2
PH4	Н	P1B25		2	D-1
JKCK	Н	P2B05	Phase 5 of Phase generator	2	C-1
GØCS	Н	P1 B2 1	Computer running	2	D-3
EVEN	Н	P2A18	Even CPU cycle	2	B-1
ØDD	L	P2B19	Odd CPU cycle	2	B-1
ØDD2	Н	P1B22		2	C-3
ØDD2	L	P2B11	Two consecutive odd CPU cycles	2	B-3
CRQ	Н	P1 A03	CPU cycle request to Memory	2	B-1
CRQ	L	P1B19	Control card	2	B-1
ØSC	L	P1A07	Clock to Memory system	2	A-1
DCK	Н	P1 B06	Not connected	2	D-1

Description

The output at U66/6,8 provides the clock signal to the memory system ($\overline{ØSC}$); the output at U48/8 ($\overline{ØSC}$) drives the phase generator.

The oscillator is stopped by a low on signal STPCK. In this case an external clock signal may be connected at EXCK.

The oscillator output drives the five-phase generator (PG). This consists of three-stage counter PG1, PG2, PG3 (U17, U18) and associated gates forming a five-state machine. The equations of the phase generator outputs are as follows:

$$PH1 = \overline{PG1} \cdot \overline{PG2} \cdot \overline{PG3}$$


 $PH2 = PG1 \cdot PG2$

 $PH3 = PG1 \cdot PG2$

 $PH4 = \overline{PG1} \cdot PG2 \cdot \overline{V10}$

PH5 = JKCK = PG3

The output waveforms of the oscillator and phase generator are shown below. Note that the waveforms are the same for the two equipments AB107 and AB108, the time scale shown applies to the AB108. To obtain the timing for the AB10 (900 nsec memory cycle), multiply the figures by 1.5.



The fifth phase of the clock (JKCK) is the last phase of the CPU cycle. Its trailing edge forms the main timing data for all state flip-flops.

The signal VIO causes the phase generator to jump directly from PH4 to PH1, avoiding the JKCK clock. This occurs during program protect violation (types 2, 3) (see program protect: 1784 Reference Manual, publication number 89633400, pages 4-9, 4-10, 5-3, 6-4, 6-7).

The signal GØAQ stops the phase generator while waiting for the Reply or Reject in an I/O operation.

The CSPR is active when the computer is not running. It enables D-type clocks used for setting bits in registers of Programmer's Console, while J-K clocks are avoided. In this circuit it gates flip-flop PG3.

The signals GØM1 and GØM2 are generated by the Memory Control (upper and lower banks) and are used to hold the CPU on phase five; this occurs in two cases:

- 1) When a CPU Memory Request arrives while the memory is busy with a DSA request (CPU held just before end of an odd cycle);
- 2) When the CPU is waiting for data or sending data to the memory (CPU held just before end of even cycle).

Computer Active/Inactive

The GØCS flip-flop (U61) indicates whether the computer is running or not; its output (GØCS) is connected to the CPU INACTIVE indicator on the programmer's console (computer not running). The GØCS signal also stops the computer on phase 1 (PHI) of the phase generator, just after the beginning of an odd cycle.

The GØCS flip-flop is set by signal SG1 and is cleared by SS1, both from the console interface board. The flip-flop is synchronized by the clock output (ØSC); flip-flop U61/14,15 acts as a synchronizing buffer for the GØCS flip-flop.

Even - Odd Circuit


Every CPU cycle is defined as either an even or an odd cycle. The even and odd flip-flops (U4) determine the state of the machine. Usually even and odd cycles will alternate so that one flip-flop will be set and the other reset on the first cycle, and both flip-flops will change state on the following cycle. In some cases the odd state continues for two successive cycles. In such a condition a third flip-flop, called ØDD2 (U8) will be set during the second odd cycle. The ØDD2 flip-flop is set by the signal EXT from the I/O Interface board and resets itself after one cycle.


The flip-flops EVEN, ØDD and ØDD2 are clocked by JKCK. The input equations are as follows:

Flip-flop	SET	RESET	J	К
EVEN	H	MPC	ØDD2 + EXT	H
ØDD	SG1	GØCS	H	ØDD2 + EXT
ØDD2	H	MPC	ØDD•EXT	ØDD2

The RQ flip-flop (U17) produces a timing signal for CPU memory requests. It is set at PH3 on odd CPU cycles and cleared at the end of the cycle. The output of this flip-flop is multiplied by V10 and by the signal MMRQ from the I/O Interface to product CRQ which is transmitted to the Memory Control Card.

A timing diagram for typical CPU Memory Cycles is shown below. Note that the JKCK signal is extended in the even part of the cycle when the CPU is stopped by the GØM1 or GØM2 signals, the timing of the CRQ signal is determined by the RQ flip-flop. The timing shown is for the 600 nsec memory cycle. To obtain the timing for the 900 nsec memory cycle multiply the figures by 1.5.





TIMING (Drawing number 89617000, sheet 3)

COUNTER

Function:

The 5-bit binary count down counter is used for the following:

- 1. During shift instructions it is used to count the number of times a word is shifted.
- During Multiply/Divide instruction it is used to count the number of iterations necessary to complete the operation.
 In this case it is loaded with the number 10110₂.
- 3. During any memory reference instruction it may be used to count the number of memory reference cycles needed to calculate the effective address of the operand. In this case it may be loaded with either 00000₂, 00010₂, 00100₂, or 00110₂.

Inputs

SIGNAL	ACTIVE	CONNECTOR/ PIN	FUNCTION	LOCATION SHEET SQUARE	
MPC	L	[AS]	Master clear or clear-to-P-register	3	C4
ENI	L	[т]	CPU in interrupt state		C4
JKCK	н	[s]	Clock from phase generator(sheet 2)		C4
10	н	P1B17		1	D4
111	Н	P1B18	Least significant bits of		D4
12	Н	P1A17	 		D3
13	н	P1B05			D2
14	Н	P1B24			D2
15	. н	P2A10			Α4
16	Н	P2B10			Α4
JITR	L	P2B09	Set ITR flip-flop	!	Α4
PH4	Н	[AV]	Clock phase generator (sheet 2)		В4
F23	н	[AN] see [Y]	Instruction register F=2 or F=3		
PG2	Н	[w]	Second stage of phase G		D3
AD1	н	P1A16			D4
AD2	Н	P1B2O			D3
Outputs NO		ı P1B28 ;	Least significant bit of counter		В3
CNTE2	L		_		B1
N41	_	P2A09	Counter content = 00010 ₂		
	Н .	P2B07	Counter content ≤ 00001 ₂		B1
Ø16	L	P2A16	ØDD+16		B1
E15	Н	P2A17	EVEN-15	1	A1
MDI	L	P2B01	N4·N3·N2·N1·NO·ADR·F23	3	В3

TIMING

(Drawing number 89617000, sheet 3, cont'd.)

<u>Description</u>

The counter itself is made up of five flip-flops; NO, N1, N2, N3 and N4 (U13, U14, U12). The most significant bit is N4 and the least significant is NO. All the flip-flops are clocked by phase 5 of the clock (JKCK) and they are cleared by either the clock signal MPC or by signal ENI. MPC is active when the CPU receives a Master Clear signal or a Clear to the P register. ENI is active when the CPU goes into an interrupt state.

The counter is loaded through the set (S) input of each flip-flop, as follows:-

For <u>Shift instructions</u> the counter is loaded with the five least significant bits of the instruction register, 14, 13, 12, 11, 10. The setting of the flip-flops is enabled by the signal JITR•PH4 which is produced at U58/11.

For <u>Multiply/Divide instructions</u> the counter is loaded with the number 10110_2 . The flip-flops are set by the signal $\emptyset P \cdot EVEN \cdot PG2 \cdot F23$. The signals $\emptyset P \cdot EVEN$ and PG2 define a specific time period while F23 is active, that is, when the F field of the instruction register is decoded as F = 2 or F = 3.

For <u>Memory Reference instructions</u> the counter is set by the signals AD1 and AD2. These signals are produced on the Decoder assembly. They determine whether the counter will be preset to 00000₂, 00010₂, 00100₂, or 00110₂. The setting of the flip-flops is enabled by the signal RNI·ØDD·FEO·PH4, where RNI, ØDD and PH4 define a specific time period and FEO is active when the F field of the instruction register is not equal to zero.

Each flip-flop changes state on JKCK when its J and K inputs are high. This occurs on the signal transmission (high-to-low) when the previous flip-flop changes state. Thus the counter counts down.

TIMING

(Drawing number 89617000, sheet 3, cont'd.)

The least significant flip-flop (NO) changes state on every JKCK clock except when one of the following conditions is true (signal at U45/6):

1. (Counter = 0) \cdot RNI12 \cdot (AD1 + AD2) at U44/8.

This function enables the counter to decrement immediately on loading the memory reference instruction.

Note that the function N41· $\overline{\text{NO}}$ determines that the (Counter = 0) and that this situation exists most of the time.

Here N41 = $\overline{N4} \cdot \overline{N3} \cdot \overline{N2} \cdot \overline{N1}$

2. ADR · (Counter = 2) [(F1 = 5, 7, D, F) · $32 \text{KW} \cdot \text{X} \cdot \text{X} \cdot \text{I} \cdot \text{5} + \text{EVEN}$].

This occurs during multi-level indirect addressing, when the counter is not decremented until the last level is reached.

3. JITR

This occurs when the counter is loaded at the beginning of a shift instruction.

4. MDS · EVEN

This occurs during multiply/divide instructions, when the counter is decremented only on odd cycles.

5. ITR • ØDD • 15 • 16

This occurs during Double Word Shift operations, when the counter is decremented only on EVEN cycles.

A simplified diagram of the loading and decrementing counter is given on page 5-264.

TIMING (Drawing 89617000, sheet 3, cont'd.)


Three signals derived from the counter are also used on other assemblies of the CPU. These are:

Signal	Connector/pin	Counter content
CNTE2	P.2A9	000102
N41	P2B7	00000 ₂ or 00001 ₂
NO	P1B28	odd number

The following signals produced on the Timing assembly are used by the Decoder:

- 1. MD1, (at U10/8), is active during multiply/divide instructions when the counter is at 00001_2
- 2. $\overline{\emptyset 16} = \overline{\emptyset DD} + \overline{16}$
- 3. $\overline{E15} = \overline{EVEN} + \overline{15}$

 $\overline{\emptyset16}$ and $\overline{E15}$ are used during Shift Instructions.



TIMING (Drawing number 89617000, sheet 4)

INTERRUPT TIMING, Y REGISTER CONTROL LOGIC

Function:

This circuit includes timing signals which control the transition into the interrupt state and logic for controlling the Y register in the ALU.

Inputs

		CONNECTOR			CATION
SIGNAL INO	ACTIVE H	PIN P1A21	FUNCTION	SHEET 4	SQUARE D3
1N41	Н	P1A25	(F1=4)+(F1=C)	1	ט D4
IN32	н	P2A07	(F1=6)+(F1=E)		C4
JENI	н	P2A13	Sets ENI		С4
KENII	L	P1A20	Resets ENI		В4
R2	Н	P2B12	Bit 9 of IR		C4
R3	Н	P2A28	Bit 10 of IR		D4
R4	Н	P2B18	Bit 11 of IR		D4
CSY	L	P1B29	Programmer's Console selects Y-register		D2
32KW	Н	[AC]	See sheet 5		
N41	Н	[AD]	See sheet 3		
MPC	L	[AS]	See sheet 5		
		[AK]	RN112 · (AD1+AD2) · NO·N1·N2·N3·N4		
		[AP]	$N0 \cdot \overline{N1} \cdot \overline{N2} \cdot \overline{N3} \cdot \overline{N4} = N0 \cdot N41$		
ØDD	L	[K],[R]	See sheet 2		
NO	Н	[A]	See sheet 3		
ØDD02	Н	[v]			
		[AP]	N41 • NO		
GØCS	Н	[L]			
ADR	н	[v]			
EAD	L	[AY]			
ØP2	Н	[AQ]	See sheet 5		
RNI	Н	[x]	See sheet 5		
EVEN	Н	[N]	See sheet 2	4	

TIMING

(Drawing number 89617000, Sheet 4, cont'd.)

Outputs

SIGNAL	ACTIVE	CONNECTOR PIN	FUNCTION	LOC/ SHEET	ATION SQUARE
ENI	Н	P2B15	Enter interrupt	4	A3
EN103	Н	P2B16	ENI·IN12·GØCS		A3
ENIO2	Н	P2A06	ENI · ØDD2		В3
EN120	L	P2A21	ENI2.ØDD		A2
ENI2E	L	P2A20	ENI2·EVEN		B1
ØP2Ø	L	P2A24	ØP2•ØDD		Dl
YTAUG	н	P1A3.0	Controls output of Y register		C1
SGL	Н	P2A14	-1 or -0 to Augend gates		B1
ADY	L	P1A24	Add Y register	4	DI

Description

The Enter Interrupt Sequence is initiated by the signal JENI from the Console Interface card. This signal causes the ENI flip-flop (U7/15) to be set. The flip-flop is clocked by phase 5 of the timing chain, JKCK (see Timing, sheet 2) and is reset by MPC (see Timing, sheet 5). The output of the flip-flop is at U24/2. At the end of time ENI·ØDD2 the ENI2 flip-flop (U7/11) is set. This flip-flop is also clocked by JKCK and cleared by MPC. The output of the ENI2 flip-flop is ANDed with EVEN and ØDD (see Timing, sheet 2) to produce ENI2E and ENI2O respectively. ENI2O is used to reset the ENI and ENI2 flip-flops. This is the normal end of the enter interrupt sequence and is followed by the setting of the RNI flip-flop (see Timing, sheet 5).


The Enter Interrupt Sequence may be aborted prematurely by the signal KENII which resets the ENI flip-flop and prevents the RNI flip-flop from resetting.

TIMING

(Drawing number 89617000, sheet 4, cont'd.)

Other signals produced by this logic circuit are:

Timing diagram for this logic circuit is shown below.



NOTE: RNI may or may not be active at this time.

ALU Y register control

The signal YTAUG is produced in this section. This signal allows the output of the Y register to be enabled through the augend gates to the adder in the ALU circuit. The logic equation of this signal is as follows:

$$YTAUG = CSY + \emptyset P20 + ADY$$

where

$$ADY = ADR \cdot GØCS \cdot N1 \cdot R1 \cdot (\overline{R4} + R3) \cdot N0 \cdot IN0 \cdot \overline{N0} \cdot N41 \cdot (IN4 + IN32 \cdot 32KW \cdot X15)$$

The first two terms of ADY are GØCS (see Timing, sheet 2) and ADR (see Timing, sheet 5). This restricts the YTAUG to situations where the computer is in the addressing state, and is running.

The remaining terms of ADY define specific cycles of the addressing state where the YTAUG signal is not active. The signals NO, N1, and N4, are produced by the counter (see Timing, sheet 3). The signals R1, R3 and R4 are equivalent to bits 08, 10, and 11 respectively of the instruction register. Signals INO, IN32, and IN41 are produced on the I/O Interface and are decoded from the F1 field of the instruction register. The signal X15 is the most significant bit of the X register which is stored in a flip-flop (see Timing, sheet 6); the signal 32KW is connected to the 65K/32K mode switch on the programmer's console. In addition, the terms CSY and ØP2O produce a YTAUG signal when the Y register is selected by pushbutton on the Programmer's Console or when the ØP2O timing signal is active.

The signal WY at the output of U24/12 is the decoded condition for writing in the Y register. It is transmitted to the Timing circuit (sheet 6) where it is ANDed with a clock signal to produce the Y register clock. The logic equation of this signal is:

$$WY = EAD + CSY + RNI \cdot \emptyset DD + \emptyset DD \cdot (COUNTER \neq 0) + (COUNTER = 1) \cdot R2$$

The signal EAD (End of Address or End of effective Address) is generated in the Timing circuit (sheet 5). It is active on the last CPU cycle of the addressing sequence for the memory reference instruction. CSY is active when the computer is stopped and the Y register is selected on the programmer's console.

The signal RNI- \emptyset DD is active during the first CPU cycle of each instruction. The signal R1 is active when the counter is at 1 and bit 9 of the instruction register is such that F1 = 2, 3, 4, 7, A, B, E, or F.

TIMING (Drawing number 89617000, sheet 5)

MAIN SEQUENCE FLIP-FLOPS

Function:

This section contains four of the main sequence flip-flops;

Signal	Flip-Flop/Output Pin
RNI	U22/11
ADR	U8/15
ØP2	U41/15
ØP	U41/11

One of these flip-flops is usually set except during multiply/divide, shift instructions or the enter interrupt sequence (refer to Timing, sheet 4). No more than one of these flip-flops may be set during any one cycle.

Inputs

CONNECTOR		CONNECTOR/	Charles to the second of the contract of the c		ATION
SIGNAL	ACTIVE	PIN	FUNCTION	SHEET	SQUARE
JRNI	L	P2A24	J input to RNI flip-flop	5	D4
KRNI	н	P2B25	K input to RNI flip-flop		D4
MPC	н	P1A26	Master clear, clear P register		C4
ØDD	Н	[R],[K]			
EVEN	н	[N]			
32KW	Н	P2B08	Main/Expansion memory selector		C4
FIEF	Н	P2B20			Α4
INR	н	P2A27			A4
R3	Н	[AB]	See sheet 4		
X15	Н	[AW]	See sheet 6	; ; 1	
SHADR	Н	P2B13	Short Address = [(F1=0)+(F1=2,8) • (△≠0)]		D3
JØP	Н	P2B04			D1
JØP2	Н	P2A05			D2
F23	н	[AN]		* : *	
N4	н	[AG]		5	No.

TIMING (Drawing number 89617000, sheet 5, cont'd.)

MAIN SEQUENCE FLIP-FLOPS

Outputs

SIGNAL	ACTIVE	CONNECTOR PIN	FUNCTION	LOC SHEET	ATION SQUARE
RNI	Н	P2A29	Read Next Instruction	5	D3
RNIII	L	P2B27	RNI•ØDD•(F=0)		C2
RNI12	L	P2B28	RNI•ØDD•(F≠0)		B2
RN121	L	P2B26	RNI·EVEN·(F=0)		B2
RN 1 22	L	P2A25	RNI·EVEN·(F=0)		B2
ADR	L	PIA31	Multicycle addressing		C 1
REIF	Н	P2A19	RNI•EVEN• (Shift)		B2
RE18	L	P2A26	RNI • EVEN • (F=0) • (F1=8)		A2
EAD	L	P2B14	(Effective Address, End of Address		C I
ØР	н	P1A27	Operand 1		C 1
ØPIND	Н	P1 B23	Operand Indicator		B1
ØPØ	Н	P2B06	ØP•ØDD		В1
ØPE	н	P2A04	ØP • EVEN	5	B1

TIMING (drawing 89617000, sheet 5, cont'd.)

Description

The RNI state exists in every instruction. Each instruction begins with an RNI·ØDD cycle and ends with an RNI·EVEN cycle (refer to Timing, sheet 2 for an explanation of the signals ØDD and EVEN).

The ADR flip-flop is active in memory reference instructions while the effective address is being calculated. In some cases the entire effective address can be calculated during the RNI·ØDD cycle so the ADR state is not needed. This is referred to as SHort ADDRessing (SHADR).

The <code>PP flip-flop</code> is usually active in memory reference instructions after addressing. It is also used in some register reference instructions. The <code>PP2 flip-flop</code> is active before the <code>PP flip-flop</code> during three instructions: RAO, SPE and CPB.

TIMING (drawing 89617000, sheet 5, cont'd.)

Circuit Description

The RNI, ADR, \emptyset P2 and \emptyset P flip-flops are all type J-K and are all clocked by JKCK (refer to Timing, sheet 2). ADR, \emptyset P2 and \emptyset P are reset by (\overline{MPC} + \overline{ENI}) where:

 $\overline{\mbox{MPC}}$ is active during master clear and P register clear.

ENI is active during the enter interrupt sequence.

Thus when the computer enters an interrupt, the main sequence flip-flops are immediately cleared, except for RNI which is usually cleared later in the sequence.

RNI is set by $\overline{\text{MPC}}$ and therefore the RNI state already exists after master clear or P register clear, when the computer is set in operation.

The inputs of the RNI flip-flop, JRNI and KRNI are produced on the I/O Interface and the Console Interface assemblies.

The J input of the ØP2 flip-flop, JØP2, is produced on the I/O Interface assembly. The K input is connected to the signal ØDD. The J input of the ØP flip-flop, JØP, is also produced in the I/O Interface.

Thus the RNI, ADR and ØP2 states always finish at the end of an odd cycle while the ØP state can also terminate after an even cycle during multiply/divide instructions.

The J input of the ADR flip-flop is the signal:

The K input is the signal:

$$KADR = \emptyset DD \cdot (Counter = 0) \cdot [\overline{(F1 = 4,6,C,E) \cdot 32KW \cdot X15}]$$

Thus the ADR state is entered after an RNI·ØDD cycle for memory reference instructions, as long as short addressing is not called for. The counter (Timing, sheet 4) is loaded during the RNI·ØDD cycle and decrements on following cycles.

TIMING (drawing 89617000, sheet 5, cont'd,)

When the counter reaches zero and ØDD is active, the ADR state will be terminated unless the computer is performing indirect addressing, or an interrupt sequence is entered during indirect addressing.


The signal EAD is active during the last cycle of addressing. It is used on Timing, sheet 4 and is also transmitted to the I/O Interface card Its equation is:

$$EAD = ADR \cdot KADR + SHADR \cdot RNI \cdot \emptyset DD \cdot (F \neq 0)$$

The signal <code>ØPIND</code> goes to the <code>OPerand INDicator</code> on the programmer's console. It is active during the following:

- operand and ØP2
- memory reference cycles of multiply/divide instructions (MD21)
- enter interrupt sequence (no main sequence flip-flop active).

The remaining signals in this section are produced by combining the main sequence signals with EVEN and ØDD and with signals decoded from the output of the instruction register.



TIMING (Drawing number 89617000, sheet 6)

AUXILIARY SEQUENCE FLIP-FLOPS

Function:

This section includes the flip-flops MDS, MDS1, ITR, X15 and FEO and generates the corresponding signals.

Inputs

SIGNAL	ACTIVE	CONNECTOR PIN	FUNCTION	LOC/ SHEET	ATION SQUARE
WXM	Н	P1B15	e de la transferio de la comprese del la comprese de la comprese de la comprese de la comprese del comprese del la comprese del la comprese del la comprese de la comprese del la comp	6	В4
WXL	H	P1B10			В4
WA	Н	P1A14	Register clock selection		A4
WM	Н	P2B23		1	A4
WQ	н`	P1B12			В3
WP	Н	P1A13		:	В3
F23	н	P2B02	F = 2,3	:	С4
CHI	н	P2B31		1	Α4
Ø 3	н	P2A30	F ≠ 3		В4
ØDD	н	[K],[R]	See sheet 2	1	
EVEN	н	[N]	See sheet 2		
XSEL7M	н	P1A02			С4
GØCS	н	[L]		•	
PG3(JKCK)	н	[E]	Phase 5 of clock		В3
CLRIR	н	P1A23	Clear Index Register		В3
DFEO	Н	P1B01	· ·	4	В3
CNTE2	н ;	[P]	(Counter = 2)		
KITR	н	P2A23	i		D2
JITR	н	[AL]		:	
MDI	н :	[G]	(Counter=1) • (multiply) • ADR	. 6	•

<u>Outputs</u>

SIGNAL	ACTIVE	CONNECTOR PIN	FUNCTION	LOCA	TION SQUARE
MDC		A A STATE OF THE S	,	6	C1
MDS	Н	P2B30			
MDSO	Н	P2A08	Timing during		C1
MDSE	Н	P2B03	<pre>> multiply/divide instructions</pre>		C1
MDS1	Н	P2A02	Instructions		D3
MDS2	Н	P1A28	· •		D3
MD21	L	P1B31			С4
W9A	L	P2A01			A3
X15	Н	P1B26			В3
BBCK	н	P1B30	Bucket clock		D3
ITR	Н	P2B29	Timing for shift		DI
FEO	Н	P2B17	F = 0		- В1
QCK	н	PIAII .)		В1
YCK	н	P1A12			Al
PCK	н	PIB13			A1
MCK	Н.	P2A22	Register clocks		Al
ALCK	н	P1B14			A1
AMCK	н	P2A11			A1
XLCK	Н	PIA10			В3
XMCK	Н	P1B09			В3
	İ			6	B3
IRCK	H	P1A09		0	ره

TIMING (drawing 89617000, sheet 6, cont'd.)

Description

Signals MDS and MDS1 are active during multiply/divide instructions. During the ØP•EVEN cycle of multiply/divide, the counter (Timing, sheet 4) is loaded with 10110₂ (22₁₀). On the next cycle, the ØP state is not active, the counter decrements to 21₁₀ and the signal MD21 defines the timing. MD21 is the J-input of the MDS1 flip-flop. MDS1 is active for the following two cycles and its K input is connected to the function MDS1 •ØDD. The MDS flip-flop becomes active immediately after MDS1 and remains active for 34 cycles. The K input is connected to the function CNTE2•ØDD where CNTE2 means "counter equals 2₁₀".

The MD21 signal is also combined with the fourth clock phase, signal PH4, to produce BBCK which is a clock to the bit bucket on the decoder card. The bit bucket is used to restore the sign of the result in multiply/divide instructions.

The ITR flip-flop (U22) is active during shift instructions. Its J and K inputs are produced on the I/O interface board. The flip-flops MDSI, MDS and ITR are all clocked by the fifth phase clock signal JKCK and reset by MPC.

The X15 flip-flop (U64) always holds the most significant bit of the X register except during multiply/divide. Its D input is XSEL7M which is the input to the X register taken from the ALU assembly. Its clock is PG3·WXM·MDS1

The FEO flip-flop (U64) stores the signal DFEO which is active when the F field of a word read from the memory is equal to zero. The predecoding for DFEO is on the Memory Control assembly. The clock to this flip-flop is:

IRCK = RNI·EVEN·PG3

TIMING (drawing 89617000, sheet 6, cont'd.)

IRCK is also used to clock the instruction register. The flip-flop is set by the signal CLRIR which clears the instruction register. Thus this flip-flop indicates whether the F field of the instruction register is zero.

Register Clocks


Clock signals for the registers in the ALU are produced in this section.

The clock signals of the various registers are produced by multiplying JKCK (phase 5 of the clock) (Timing, sheet 2) with the appropriate signals (W):

Register	Q	Р	Υ	М	Α	х
Signals for clock generation	, MG	WP	WY	WM	WA	WXM

The signal AMCK which clocks the most significant 8 bits of the A register can be blocked by the CHI signal. This is used by peripheral devices which transfer only 8 bits of data on each input on the A/Q channel.

The signal W9A is transmitted to the decoder card ALU/shifter. Its equation is:



"Pages 5-282 to 5-290 are unassigned."

5-282/5-290 89633300 A

INPUT/OUTPUT (I/O) INTERFACE

The I/O Interface circuits are accommodated on a single 50-PAK printed wiring board. The logic circuit diagram of the unit is given in drawing number 89619700, sheets 1-10.

The I/O Interface circuits generate control signals for the main inputoutput (A/Q) channel and for the circuits commanding the peripheral controllers. It also generates control signals for the CPU. This page lists the functional blocks accommodated on this board. The circuits and signals are described in detail on pages facing the corresponding sheets of the circuit diagram.

MAIN FUNCTIONAL BLOCKS

Designation	Shown on Sheet
A/Q channel control	. 2
Memory request logic	3
Index (i) address and write enable controls	4
Decoder for Fl field	5
Augend controls and X register clock control	6
Controls for shifter and A/Q channel direction	7
Main sequence flip-flop controls	8
Overflow logic	9
Enable-Interrupt logic	10

REVISION RECORD

DRFT DATE CHKD APP

R.S. Nev 15

DESCRIPTION

SHEET REVISION STATUS 2 3 4 5 6 7 8 9 10 11 REV OFF SHEET

W. W.E.	L			911001	500×11011				
REFERENCE LETTER	2	3	4	5	6	7	8	9	10
AV			8-4				C-4		
AW			B-4		A-3				8-3
AX		C-4	8-4						
AY:			A-4	D-3					
AZ	A-3			C-2					
BA	8-4								C-2
88			0-3	C-4					
BD			A-3				C-2		
ÐE				D-2					C-3
BF				C-4	B-4	1	1		
86			i e	C-4	C-4				
BJ		1	A-4	C-3		1			1
BK				8-3		C-3			C-4
BL				D-2	C-4				
BM	1			D-2					8-3
BQ				0-2				A-3	C-2
BR				A-I			C-3		
BS		D-3				C-3			
BT					8-3	C-2			
BU					D-3	B-3	1	B-4	
BV					C-2	C-3			
BW					B-2		B-4		
BX					D-2	B-2	D-4	B-4	
BY						B-4		A-2	
8Z				1		C-3	8-4	Ī	C-2
DA				Ī		A-2	D-2		
DB					Ī	B-3	D-4		
DD					C-3		A-4		
DE		1					D-4	D-2	T
						T	T	T T	
DG	1	D-2			B-2	C-4	B-3	T	1
DH			C-2			B-4	D-3	B -4	1
DS					B-3	C-4	T .		
EA			D-3	C-4	İ				1
DP DP			1	1	T	B-2	D-3		1

OFF SHEET REFERENCE

SHEET LOCATION

ELBIT COMPUTERS LTD	DETAILED LOGIC DIAGRAM	CODE IDENT	С	DWG NO 896197	00	REV A
<u>CONTROL DATA</u>	I/O INTERFACE	}		SHEET II		

REVISION RECORD

DRFT DATE CHKD APP

REV ECO

5-293

INPUT/OUTPUT (I/O) INTERFACE (drawing 89619700, sheet 2)

A/Q CHANNEL CONTROL

Function

This circuit controls the A/Q data channel. The A/Q data channel is used to transfer data, controller status, or controller instructions between a peripheral controller in the computer and the A register. The Q register defines the address of the peripheral controller.

This circuit transmits two control signals (READ, WRITE) to the peripheral controllers via the A/Q channel bus and receives one of two responses (REPLY, REJECT) from the controller addressed.

Inputs

	Connector/			ation
Active	Pin	Function	Sheet	Square
н	P2A21		2	D4
L	P2A23			D4
L	P2A24			C4
L	P2B25			C4
н	P1 B20	· ·		В4
н	P2A19		2	В4
	L L H	Active Pin H P2A21 L P2A23 L P2A24 L P2B25 H P1B20	Active Pin Function H P2A21 L P2A23 L P2A24 L P2B25 H P1B20	Active Pin Function Sheet H P2A21 2 L P2A23 L P2A24 L P2B25 H P1B20

Outputs

RP	Н	P2A22	,	2	B2
ĪRJ	L	P2A25			C1
READ	L	P2B02			B1
WRITE	L	P2B01			В1
GØAQ	L	P2A26		2	A1

(1/0) INTERFACE (drawing number 89619700, sheet 2 continued)

Description

The A/Q input/output sequence is initiated by the signal RNIII•FIE23•JKCK (U2/12). This clears the A/Q flip-flop (U1/10) and clears the reply latch (U2/6, U2/8).

The output of the A/Q flip-flop gates the signal P4M through U3/8 to the count-up of the internal reject counter (U19). This is a four-digit binary up/down counter with a carry output. P4M is a clock signal generated on the memory control board with a repetition rate of approximately 0.88 μ sec for the AB108, 1.30 μ sec for the AB107.

The output of the A/Q flip-flop is ANDed with OP·EVEN·JKCK·FEO to generate $\overline{GØAQ}$ at U51/8. Its function is to stop the basic timing chain in the $\overline{ØP\cdot EVEN}$ state, with phase 4 and JKCK of the phase generator both high (see Timing sheet 2). $\overline{GØAQ}$ is also used to set the READ/WRITE latch (U20/3, U20/6). The output of the latch gates the output buffer-gates (U27/3, U27/11) to generate either a \overline{READ} or a \overline{WRITE} signal according to the code (R1 through R4) present on decoder U58 (refer to sheet 5). The \overline{READ} , \overline{WRITE} signals control the direction of data flow in the A/Q channel.

The read/write latch (U20/3) gates the response signal (REPLY or REJECT) from the peripheral controller in reply to the signal READ or WRITE.


The timing chain remains stopped until a REPLY or REJECT is received from the channel. If no REPLY or REJECT is received within 12.8µsec in equipment AB108 (19.2 µsec in equipment AB107) of the Read or Write signal, an Internal Reject signal (IRJ) is generated at the carry output of the internal reject counter (P2A25).


89633300 E 5-295

(1/0) INTERFACE (drawing number 89619700, sheet 2, continued)

IRJ is transmitted to the Decoder and is also used to preset the A/Q flip-flop and clear the reply latch. The signal $\overline{\mathsf{GØAQ}}$ goes high, allowing the timing chain to continue running. As the timing chain continues, the read/write latch is cleared by $\mathsf{GØCS} \cdot \overline{\mathsf{ØDD}}$ and both $\overline{\mathsf{READ}}$ and $\overline{\mathsf{WRITEgo}}$ high. The computer increments the P register according to the state of signals $\overline{\mathsf{IRJ}}$ and $\overline{\mathsf{RP}}$ (both sent to the decoder). In the next CPU cycle, the internal reject counter (U19) is cleared by $\overline{\mathsf{RNI}} \cdot \overline{\mathsf{WRQ}}$. The timing diagram of the sequence is shown below.

- If a REJECT signal is received before the internal reject (IRJ) is generated, then REJECT resets reply latch U2, causing signal RP to go low. REJECT is also gated through U3/6 to set the A/Q flip-flop, which is clocked by P4M. Therefore, the input/output sequence terminates synchronously, as described above.
- If a REPLY signal is received before the internal reject (IRJ) is generated, then REPLY is gated through U3/6 to set the A/Q flip-flop. The input/output sequence terminates as described above.





INPUT/OUTPUT (I/O) INTERFACE (drawing number 89619700, sheet 3)

MEMORY REQUEST LOGIC

Function

This circuit generates the memory request signal (MMRQ) to initiate the CPU memory cycle by way of the signal CRQ on the Timing assembly.

Inputs

		Signal Source	na anaka jandaran au anaka karastan karasta n erita eritar erikan unkuru kan a kan a kan demendurukan kan 	•	tion
Signal	Active	Connector Pin	Function	Sheet	Square
ØP20	L	PIA06		3	D4
ØDD2	н	P1A28	Second Odd Cycle		D4
EN120	L	P1A05			D4
N4 I	н	P1B05			D4
ØP	н	P1B14			С4
ADR	L	P2B22	Multicycle addressing		C4
ØDD	L	P1B12	Odd Cycle		C4
FIE23	н	P1A20			В4
FEØ	L	PIA18			В4
GØCS	н	PIAII			В4
RNI12	L	P2A06	RNI•ØDD•(F≠0)		A4
RNIII	L	P2B04	RNI • ØDD • (F=0)		A4
EN13	L	P1A08		3	D2
<u>Outputs</u>					
MMRQ	Н	PIA07	Memory Request	3	Ç1
FIEF	Н	PIB18		3	В1

(1/0) INTERFACE (drawing number 89619700, sheet 3, cont'd.)

Description

The MMRQ signal is generated by high speed gates (series 74H) to conform to the constraints of the memory access time. The equation of the signal is as follows:

 $MMRQ = ADR [N41 \cdot (F=2,3,8,9,A,B,C,E,F) \cdot (F1=1,2,3) \cdot DEL]$

- + ØP·ØDD
- + ØDD2
- + ØP2·ØDD
- + EN12.ØDD
- + RNI ØDD (F \neq 0) (FI=A) ($\Delta \neq$ 0)
- + RNI $\cdot \emptyset$ DD \cdot (F = 0) \cdot (FIEF) \cdot SHI
- + $(F=0) \cdot \overline{F1} = 1,2,3,E,F \cdot \overline{EN13}$

CONTROL DATA

I/O INTERFACE

SHEET 3

INPUT/OUTPUT (1/0) INTERFACE (drawing number 89619700, sheet 4)

INDEX (i) ADDRESS AND WRITE ENABLE CONTROLS

Function

This circuit generates control signals for an index (i) address operation and Write Enable involving:

- a. the second index register (location $00FF_{16}$)
- b. the memory write cycle (signals WE, SPBM, CPBM, ØPST)

Inputs

Signal	Active	Signal Source/ Connector Pin	Function	Loca Shee t	Square
X15	н	P2B17		4	D4
DEL	L	PIA15			D4
CNTE2	L	PIA17	·		C4
MPC	н	P2B15			C4
Т3	н	P1A14			C4
T4	н	P1B16			C4
<u>90</u>	L	P1B10			В4
ENTER	н	P2B11			В4
EN12E	L	P1B15		1 4	В4

Outputs

•	· · · · · · · · · · · · · · · · · · ·	1		i - i		
-	RIND	Н	P2A17		4 D1	
-	INDIND	L	P2A08		CI	1
-	CRI	L	P1A12	Index Register Address Control	C1	
-	ØPST	Н	P1A19		. C1	ı
	WE	L	P1B25		B1	
1	SPBM	L	P1A25	Set Protect Bit Indicator		1
	CPBM	L	P1B17	Clear Protect Bit Indicator	4	

(1/0) INTERFACE (drawing number 89619700, sheet 4, cont'd.)

Description

The signal CRI is defined by:

$$\overline{CRI} = ADR \cdot CNTE2 \cdot (F1 = 5,7,D,F) \cdot \overline{X15 \cdot 32KW}$$

$$+ [ADR \cdot CNTE2 \cdot DEL + RNI \cdot \emptyset DD \cdot (F \neq 0) \cdot \overline{DEL}] \cdot [F1 = 1,3,9,B]$$

It is used on the Memory Address board to force the current memory reference to be made to the second index register (memory location 00FF₁₆) rather than the address specified by the ALU lines (indirect addressing).

The output of the index flip-flop (RIND) controls the INDEX indicator on the Programmer's Console. It is active during the second pass of a CPU memory cycle in which the index location is addressed.

The signal INDIND = $ADR \cdot \overline{RIND}$ controls the INDIRECT ADDRESS indicator on the programmer's console. It is also used on the Console Interface board to determine the timing in which an interrupt is accepted (see JENI, console interface).

The signal $\overline{\text{WE}}$ is active when a CPU memory write cycle must be performed. It acts on circuits on the memory control board. Its equation is:

(1/0) INTERFACE (drawing number 89619700, sheet 4, cont'd.)

The signals SPBM and CPBM indicate that the computer is executing a "set protect bit" or "clear protect bit" instruction respectively. These signals are used on the memory address card to determine the polarity of the protect bit written back in the specified location. Their equations are as follows:

$$\overline{SPBM} = \emptyset P \cdot G\emptyset CS \cdot \overline{\emptyset} DD \cdot FEO \cdot DEL \cdot (F1 = 6)$$

$$\overline{CPBM} = \emptyset P \cdot G\emptyset CS \cdot \overline{\emptyset DD} \cdot FEO \cdot DEL \cdot (F1 = 7)$$

The signal <code>@PST</code> is used by the breakpoint stop logic on the Programmer's Console to allow the computer to be stopped when executing a memory write cycle to a specified location. Its equation is:

$$\emptyset PST = ENTER + ENIZE + \emptyset P \cdot (F = 4,5,6,7,D)$$

89619700

SHEET 4

DETAILED LOGIC DIAGRAM I/O INTERFACE

			1

INPUT/OUTPUT (1/0) INTERFACE (drawing number 89619700, sheet 5)

DECODER FOR F1 FIELD

Function

This circuit decodes the Fl field of the instruction register on the Decoder assembly (R1, R2, R3, R4), and generates control signals using these decoded signals.

Inputs

		Connector/			etion
Signal	Active	Pin	Function	Sheet	Square
R4	н	P1B22		5	D4
R3	н	P1B19	F1 field		D4
R2	н	PIA23			D4
R1	н	PIA24			D4
ENI4	L	PIAIO	Enter Interrupt indicator	5	В4
IE	H	P1A22		5	D1
<u>Outputs</u>	: 11 4	D1400			2.1
INR	н	P1B23			DI
INO	н	P1B27			Cl
IN32	н	P1B29			C1
I N41	н	P1A30			В1
SLS	н	P1B24	Selective Stop		В1
SHADR	н	P2A16	Short Address		Al
AQC	L	P1A21	Q channel control (see sheet 7)	5	Cl

(1/0) INTERFACE (drawing number 89619700, sheet 5, cont'd.)

Description

The decoder's (U58) 16 active-low outputs correspond to the instruction register F1 field codes (R1, R2, R3, R4). The following signals are generated with their aid and are transmitted to other boards:

The signal SHADR is active during memory reference instructions in which one CPU cycle (RNI·0) is enough to calculate the effective address (and therefore the ADR timing is not needed). It is used on this assembly as well as the Timing assembly to produce the control signals for the RNI and ADR flip-flops. Its equation is:

SHADR =
$$(F1 = 0) + \overline{DEL} \cdot (F1 = 2.8)$$


<u>The signal SLS</u> is sent to the programmer's console and stops the computer if the SELECTIVE STOP switch is set. Its equation is:

SLS = RNI·EVEN·(F = 0)·(F1 = 0)·
$$\overline{EN14}$$

The signal ENI4 is produced on the Console Interface and is used to prevent the first cycle after an enter-interrupt from being interpreted as a selective stop. It is used here to generate SLS.

Other signals are:

$$IE = (F1 = E)$$
 $INR = FE0 \cdot (F1 = 8)$
 $INO = (F1 = 2,6,E)$
 $IN32 = (F1 = 6,E)$
 $IN41 = (F1 = 4,C)$



INPUT/OUTPUT (1/0) INTERFACE (drawing number 89619700, sheet 6)

AUGEND CONTROLS AND X REGISTER CLOCK CONTROL

Function

This circuit generates:

- a. augend controls not included on the Decoder assembly (DELTAUG, SE, IM, SFL)
- b. X register clock controls (WXL, WXM)

Inputs

		Connector/		Loca	ation
Signal	Active	Pin	Function	Sheet	Square
WRQ	н	P2A10		6	D4
FIEI	- Н	P1A27	F1 = 1		C4
SKT	н	P2A30	Skip condition		C4
CSX	L	P1A31			В3
WXLT	L	P1 B28			В3
MDS2	Н ;	PIB13		6	D2

Outputs

XEZ DELTAUG	H	P2A05 P2B30	(X = 0)	6	C3 C3
CLRQ	L	P1807	Clear Q register		DI
WXM	н	P2A07) v p		C1
WXL	н	P2A15	X Register clock controls		C1
SE	н	P2A04	ľ		B1
SIM	Н	P2A09			B1
SFL	·H	P2B05		6	Al

(1/0) INTERFACE (drawing number 89619700, sheet 6, cont'd.)

Description

The augend gate controls are described together with the augend gates (ALU circuit, sheets 4,5). Their equations are as follows:

$$\overline{DELTAUG} = \overline{RNI \cdot \emptyset DD \cdot \emptyset DD2 \cdot (F = 0) \cdot (FI = 1) \cdot SKT}$$

This function is active during skip instructions when the skip condition (SKT) is met.

The X register clock control signals are used on the Timing assembly to produce clocks for the two ALU boards (WXL is associated with the ALU LSB, WXM with the ALU MSB). Their equations are as follows:

WXL = CSX + WXL1 + EAD + ENI3
WXM = WXL + RNI
$$\cdot$$
ØDD \cdot (F = 0) \cdot [(F1 = E) + R4 \cdot 17]

where

WXLI comes from decoder (sheet 7)

EAD is produced on the timing card (see Timing, sheet 4)

and is active during the last cycle of the address calculation.

The signal XEZ is transmitted to the ALU circuit and controls the X register selector. When this signal is high, the X register receives memory data from the Memory Control board; when it is low, the X register receives data from the shifter. The equation is as follows:

$$XEZ = WRQ + RNI \cdot \emptyset DD \cdot (F = 0) \cdot (FI = 0, 1, 4, 5, 8, 9, A, C, D)$$


(1/0) INTERFACE (drawing number 89619700, sheet 6, cont'd.)

The following signals are decoded from the Fl field of the instruction register:

FIE1 = (F1 = 1), used in Console Interface circuit FIEF = $R1 \cdot R2 \cdot R3 \cdot R4$, used in timing circuit

The signal CLRQ is transmitted to the ALU assemblies to clear the Q register. Its equation is:

It is active during Master Clear and when the computer is running; it clears the Q register at the beginning of the multiply instruction execution.



INPUT/OUTPUT (1/0) INTERFACE (drawing number 89619700, sheet 7)

CONTROLS FOR SHIFTER AND A/Q CHANNEL DIRECTION

Function

This circuit generates:

- a. control signals for the shifter circuit (CO,Cl,C2,C3,ZITSH)
- b. signal AQC to control the direction of data flow on the A/Q channel.

Inputs

		Connector/	The state of the s	ę.	ation
Signal	Active	Pin	Function	Sheet	Square
165	Н	P1B02		7	D4
17	L	PIAOI			C4
ITR	Н	P1A02			C4
MDS	Н	P1A03		7	В4
ZITSH	н	P2B23		7	В3
AQC		P1A21	A/Q channel Control	5	C1
CO	Н	P1A04	.	7	C1
Cl	н	P1B09	Shifter Controls		B1
C2	н	PIBOI			B1
С3	н	P1B04		1 7	C1

(1/0) INTERFACE (drawing number 89619700, sheet 7, cont'd.)
Description

The shifter control signals are described with the ALU circuits (sheets 6,7). Their equations are as follows:

CO = MBS
$$\cdot$$
 (F \neq 2) \cdot EVEN \cdot CNTE2

- + GØCS
- + $MDS \cdot \emptyset DD \cdot (F \neq 2)$
- + ITR-17-16-15
- + EN13-ØDD2
- + ØP·EVEN·FEO·F1E23
- + RNI \emptyset DD $\overline{\emptyset}$ DD2 (F = 0) (FI = E)
- + RNI EVEN (F = 0) (FI = F) 17 16 15

$$C1 = \overline{GØCS} + ENI3\overline{00D2}$$

- + MDS \cdot (F \neq 3) + ITR \cdot 17
- + RNI \emptyset DD $\overline{\emptyset}$ DD2 (F=0) (F1=E)
- + RNI EVEN (F=0) (F1=F) 17

$$C2 = RNI \cdot EVEN \cdot (F=0) \cdot (FIEF) \cdot (\overline{16} \overline{15}) \cdot \overline{17}$$

- + ITR-17-ØDD-15-16
- + [ITR + MDS•ØDD + MDS•EVEN•(F ≠ 2)•CNTE2 + ENI3•ØDD2 + RNI•EVEN•(F=0)•(F1EF) + RNI•ØDD•(F=0) (F1=E) ØDD2]

$$C3 = \overline{GØCS} + ITR \cdot EVEN \cdot 17 \cdot 16 \cdot 15$$

- + ØP EVEN (F=0) (F1E23)
- + EN13-ØDD2
- + RNI ØDD (F=0) (F1=E) ØDD2

$$ZITSH = ALU7M + (F=2)$$

$$= ALU15 + (F=2)$$

(1/0) INTERFACE (drawing number 89619700, sheet 7, cont'd.)

The signal AQC controls the direction of data flow from the ALU to the A/Q data bus or from the A/Q data bus to the ALU. Its equation is:

$$AQC = \emptyset P \cdot FEO \cdot (F1 = 3)$$

INPUT/OUTPUT (1/0) INTERFACE (drawing number 89619700, sheet 8)

MAIN SEQUENCE FLIP-FLOP CONTROLS

Function

This circuit generates control signals for the main sequence flip-flops of the Timing circuit.

Inputs

Signal	Active	Connector/ Pin	Function	Loc Shee t	ation Square
02	ere oraniserences; eser bereigte gestelementer.	D1 P0 2		0	D4
	_	P1B03		l °	ν 4
01	L	P2B16			C4
EAD	L	P1A26			В4
MDI	L	P2A11			D2
SHI	н	P1B06		8	С3

Outputs

JOP2	н	P2A18		8	B2
KITR	н	P2B13		1	DI
JOP	Н	P2B12	Main Sequence flip-flop		DI
KRNII	Н	P2B14	control		C1
JITR	L	P2A13	Į) ,		C1
JRNI	L	P2B10			B1
EXT	Н	P1B08			В1
F23	н	P2B08	(F=2)+(F=3)	8	D3

(1/0) INTERFACE (drawing number 89619700, sheet 8, cont'd.)

Description

The control signals for the main sequence flip-flops determine the state of the computer. They are described with the Timing circuits (sheets 5,6).

Other main sequence flip-flop controls are generated on the Timing and the Console Interface assemblies. The equations of the signals generated on this board follow:

The signal KRNII is transmitted to the Console Interface to produce the final RNI flip-flop signal, KRNI (refer to Console Interface sheet 5). Its equation is as follows:

KRNII = RNI·ØDD·(F = 0)·[(F1 = 2,3,6,7) + ØDD2·(F1=E)] + JITR +
+ RNI·ØDD·(F
$$\neq$$
 0)·SHADR·(F=1)
+ ENI3

The signal EXT is high when the ØDD state is to be extended for double cycle operation (ØDD•ØDD2, refer to Timing sheet 2). It is also employed during instructions which use an immediate operand for a memory reference. In this case the ØDD state is extended while the ØP state goes high, thus avoiding the ØP•EVEN state when this is not needed as the CPU does not have to wait for the operand from memory.

(1/0) INTERFACE (drawing number 89619700, sheet 8, cont'd.)
The equation of EXT is:

EXT = EN13 + RNI • ØDD • (F = 0) • (F1 = 1, E)
+ RNI • ØDD • (F
$$\neq$$
 0) • (F1 = A) • \overline{DEL}
+ EAD • DEL • (F1 = 1,2,3) • (F = 8,9,A,B,C,E,F)

The signal F23 is transmitted to the timing board. Its equation is:

$$F23 = (F = 2) + (F = 3)$$

I/O INTERFACE

SHEET 8

INPUT/OUTPUT (1/0) INTERFACE (drawing number 89619700, sheet 9)

OVERFLOW LOGIC

Function

This circuit generates the overflow signal (ØVFL), for arithmetic operations in the computer.

Inputs

Signal	Active	Connector/ Pin	Function	Loc Sheet	ation Square
KØVF	н	P2B19	Overflow flip-flop, K input	9	C4
ВВ	н	P2A27			В4
A7M	н	P2A20			В4
03	L	P2B07			В4
32KW	н	P2A02			A4
SO	Н	P2B26	Addition/Subtraction control		В3
ADD7M	н	P2B28			В3
AUG7M	н	P2A28			В3
ALU7AM	н	P2A29			A3
М	н	P2B03			C2
PTADD	l _H I	P2B24		ا 9	D3
Outputs	<u>.</u>				
BX15	Н	P2B27		9	C3
ØVFL	н	P2A12			Dl
		,			

(1/0) INTERFACE (drawing number 89619700, sheet 9, cont'd.)

Description

The state of the overflow flip-flop (U39/15) determines the overflow signal. Its output (ØVFL: U41/2) is transmitted to the Programmer's Console (OVERFLOW indicator) and to the Console Interface.

The J input to the flip-flop is connected to the signal JØVFL (U38/8):

$$JØVFL = \overline{MMRQ \cdot \emptyset DD \cdot ADR \cdot (F = 2) \cdot (F = 3) \cdot PTADD \cdot M}$$

$$\cdot (AUG7M \oplus ALU7M) \cdot (SO \oplus AUG7M \oplus ADD7M)$$

This restricts overflow to instructions in which arithmetic sums occur ADD, SUB, RAQ, ADQ, INQ and INR. The signal SO controls addition (high) and subtract (low) in the ALU. Thus during addition an overflow will occur according to the function:

Thus on overflow the two numbers being added have the same sign while the sum has the opposite sign.

During subtraction an overflow will occur according to the function:

Thus the two numbers being subtracted have opposite signs; the subtrahend and difference also have opposite signs.

The K input, KØVF, is produced on the console interface card and is active during skip-on-overflow and skip-on-no-overflow instructions. The preset is connected to the signal (U40/6):

$$\emptyset P \cdot \emptyset DD \cdot FEO \cdot (FI = E) \cdot 32KW \cdot X15 + [\emptyset P \cdot \emptyset DD + MDS \cdot CNTE2] \cdot (F = 3) \cdot A7M \cdot JKCK$$

(I/O) INTERFACE (drawing number 89619700, sheet 9, cont'd.)

Thus the overflow flip-flop is set during an exit-from-interrupt instruction when the computer is in 32K mode (Operator's Console switch 32K/65K) and the sign bit of the X register is set. The flip-flop is also set during a divide instruction if the quotient is too large for the A register.

The overflow flip-flop is cleared by the signal (U55/12):

$$MC + \emptyset P \cdot \emptyset DD \cdot FEO \cdot (F1 = E) \cdot 32KW \cdot \overline{X15}$$

Thus the flip-flop is cleared under the conditions for setting it, except that the sign bit of the X register is not set. It is also cleared by Master Clear (MC).

The signal BX15 is also generated in this circuit. It is transmitted to the decoder and is used during multiply/divide instructions. Its function is:

 $BX15 = BB \oplus X15$

INPUT/OUTPUT (1/0) INTERFACE (drawing number 89619700, sheet 10)

ENABLE-INTERRUPT LOGIC

Function

This circuit generates the Enter-Interrupt signal (EINT).

Inputs

Signal	Active	Connector/ Pin	Function	Loca Sheet	ation Square
RN 1 2 1	L	P1B26	·	10	C4
PH3	н	P2B20		10	C2
PH2	Н	P2B29		10	С3

Outputs

EINT	Н	P2B18	10	B1

Description

When signal EINT is active high it indicates that the interrupt system is enabled. It is transmitted to the Console Interface assembly and to the Programmer's Console (INTRPT ENABLE indicator). The signal is generated by the two EINT flip-flops (U53) and associated gates. The EINTI flip-flop (U53/15) is set after the RNI·EVEN cycle of the EIN instruction. It is controlled by the signal of its J-input:

 $JEINT1 = RNI \cdot EVEN \cdot (F = 0) \cdot DEL \cdot (F1 = 4)$

(1/0) INTERFACE (drawing number 89619700, sheet 10, cont'd.)

The equation for its K input is:

$$KEINT1 = RNI \cdot WRQ$$

The EINT2 flip-flop (U53/10) is set by EINT1·RNI·WRQ·PH2. Thus EINT becomes active during the last CPU cycle of the instruction that follows the EIN instruction.


The J input of the EINT2 flip-flop is connected to the signal

$$RNI \cdot \emptyset DD \cdot (F = 0) \cdot (FI = E)$$

Thus the interrupt system is enabled immediately after an exit interrupt instruction. The K input is connected to:

RNI • EVEN • DEL •
$$(F = 0) \cdot (F1 = 5)$$

Thus the interrupts are disabled immediately after an EIN instruction. The EINT flip-flops are clocked by PH3 and cleared by Master Clear and EN12·EVEN. This inhibits the interrupt system when the computer enters the interrupt state.



"Pages 5-330 to 5-336 are unassigned." $\,$

-5-330/5-336

CONSOLE INTERFACE

The Console Interface circuits are accommodated on a single 50-PAK printed wiring board. The logic circuit diagram of the unit is given in drawing number 89618800, sheets 1 to 7.

The Console Interface accommodates the circuits which interface the Programmer's Console and the CPU. It also generates some of the auxiliary controls for the CPU. This page lists the functional blocks accommodated on this board. The circuits and signals are described in detail on pages facing the corresponding sheets of the circuit diagram.

MAIN FUNCTIONAL BLOCKS

Designation	Shown on sheet
Start/Stop sequence flip-flops	2
Program protect logic	3
Test mode and autorestart	4
ALU logic	5
Enter interrupt logic	6
Skip logic	7

89633300 A 5-337

								SHEET REVISION STATUS REVISION RECORD
								1 2 3 4 5 6 7 REV ECO DESCRIPTION DRFT DATE CHK
		ØFF -	- SHEET	REFEREN	CE-			01 06 06 06 06 06 06 06 06 06 06 06 06 06
								OST TO THE TAX OF THE STATE OF
	SHEET	2	3	SHEET 4	LØCATIØN 5	6	7	9090903 00009/ ERRORS:
NET CHE	A			 	D-2	 	B-3	
 	B				D-2	 	B-3	
	D		C-2	 	+	 	C-3	FITS PUB R98 34400 REV 01 \ W.
	E			-	 	C-3	D-2	
	F	C-2	D-4			•	C-2	GATE U33-1,2,4,5,6 ADDED P
	G			<u> </u>	 	D-3	C-4	AN WAS \$9618700; AY WAS \$9618000
	ĸ	8-1	C-4	D-4	†	D-3	C-3	IO CK 785 CORR DWG ERRORS TO LAUGHT WELL
	L		A-1		<u> </u>	A-2	C-3	A CKIITS RELEASED CLASS A pal. 3 pal. 3 for the same of the same o
	M	D-3		D-4	 	B-3	D-4	1
	N		B-2		1		D-3	B CK 1528 ADD CIO, INF 46 25-346
	Р		C-3				D-4	FROM P2A04 TO GND
	Q	D-3	A					
	R	B-3	C-3					
	S	A-2	D-3					
	Τ.	C-2				C-3		
	U	C-4				B-2		
	٧	D-2				C-3		
	W	B-4	A-2					63
	X	D-2		C-4				+aV) 92A3I
	Y		C-3			A-3		
	Z	D-4	C-4			A-3		
	M	C-4		C-4				C2÷C9
	AB	D-4		B-1				GenF 十 33JµF十 IK N IK N IK N IK N IK N IK N IK N IK
	AC	C-4		C-4	ļ <u> </u>			
	AD	A-4		C-1				
	AE		D-4		ļ	A-3		
	AF		A-4			C-3		BLAGO
	AG AH		C-4 A-2			B-3 C-3		GND PIA29
	AK		D-2			A-3		eno > P1811
	AL		8-3			A-3		
	AM		D-4		 	D-2		GND > P2A03
						-		9ND> P2821
 					<u> </u>			•ND)
 								,

485

CONSOLE INTERFACE (drawing 89618800, sheet 2)

START/STOP SEQUENCE FLIP-FLOPS

Function

This circuit works in conjunction with the Timing board. It produces the signals for starting and stopping timing sequences under control of signals from the Programmer's Console and from other computer control circuits.

Inputs

Signal	Active	Connector/ Pin	Function	Sheet	ation Square
RNI	Н	PIAI7	Read Next Instruction	2	D4
INT-SW	L	P1B16			D4
STØPCS	L	PIA16			D4
PRGST	Н	PIA18			D4
MCCS	L	P2B27			C4
GØCS	Н	P2A05			C4
NØRMAL	i H	P2A11	Normal/Power fail		C4
PCL	L	P2A22	indicator		C4
ØDD.	L	P1B13	Odd cycle		В4
JKCK.	Н	P2B18	Last phase of clock		В4
CRQ	L	P1B25			Α4
MPRY	Н	P2A12	Parity signal		Α4
GØCSW	L	P2A04		2	A4

CONSOLE INTERFACE

(Drawing 89618800, sheet 2, cont¹d.)

Outputs

Signal	Active	Connector/ Pin	Function	Location	
				Sheet	Square
MC	L	P2A27	Master Clear	2	DI
MC	Н	P2B29	Master Clear	1	DI
SSI	Н	P1B15		,	DI
SGI	L	P2A13	Start timing chain		C1
FS	L	P1A27			Cl
MPC	Н	P2B22			C1
TP .	Н	P2B28			B1
WRQ	Н	PIAII	Memory Request		B1
PRY	Н	P2B25		2	Al

Description

The Timing chain is started by the signal SGI (see Timing sheet 2). SGI is generated in the GØ flip-flop (U22/5). This is set by the positive edge of its clock input. This signal may be produced by $\overline{\mathsf{GØCSW}}$ from the Programmer's Console or by the test mode logic (sheet 4). Two clock pulses after the $\overline{\mathsf{SGI}}$ signal is received by the Timing assembly, the $\mathsf{GØCS}$ signal becomes active. This resets the $\mathsf{GØ}$ flip-flop. Alternatively the $\mathsf{GØ}$ flip-flop can also be reset by MPC = MC + PCL.

CONSOLE INTERFACE (Drawing 89618800, sheet 2, cont'd.)

The timing chain, and therefore the computer, is stopped by the signal SSI produced by the stop flip-flop (U23/8). The stop flip-flop is set by the following signals:

where

WRQ is active during the second CPU memory cycle (see below).
 This flip-flop is clocked by the signal PH3 from the Timing assembly phase-generator.

According to this equation the flip-flop is set (and the computer stops)

- at the beginning (Phase I of RNI•ØDD) of the next instruction with the instruction stop switch set
- at phase I of the ØDD that follows the first WRQ with the CYCLE step or the STOP pushbutton set
- when the PRGST signal from the Programmer's Console is active
- at phase I of the first ØDD cycle after the master clear is pressed
- or when a signal is received from the test mode logic.

The stop flip-flop is cleared by MPC and preset by the NORMAL signal from the Memory Control assembly.

The First Step signal (FS: U23/5) is active high during

- the first memory cycle after a master clear or P register clear
- after P clear
- after an aborted enter-interrupt sequence, (see sheet 5).

CONSOLE INTERFACE (Drawing 89618800, sheet 2, cont'd.)

The signal is preset by MPC + KENII·JKCK and clocked by EVEN·PH3. This signal causes the CPU to request the memory according to the address P (instead of P + 1) in the following cases:

- while reading first instruction when starting to operate program
- when first enter/sweep is executed
- when the ENI sequence is aborted and the CPU has to call again on the instruction located in address P.

The Master Clear signal MC (U30/6). Its equation is:

$$MC = NØRMAL + (MCCS + MCT) \cdot GØCS$$


The Master Clear is active when

- the NØRMAL signal from Memory Control is low
- the computer is not running and the master clear button on the Programmer's Console is pressed
- Master Clear signal is received from the test mode logic
- when the computer is running and the Master Clear button is pressed, the computer is first stopped by the stop flip-flop and then cleared. The signal NØRMAL is active high unless the computer is in power fail mode.

The signal WRQ (U26/11) shows an EVEN cycle occurring after an ØDD cycle in which a request to memory was made. Its data input is CRQ which is produced on the Timing assembly. It is clocked by JKCK and is cleared by MPC.

The WRQ2 flip-flop (U26/15) is active during the odd cycle that follows the

The parity flip-flop, PRY (U5/5) is clocked by WRQ. It stores the parity of each 16 bit word written into the memory by any store-type instruction being executed in the CPU. PRY (Parity) is high when the number of I bits in the 16 bit word is even. The output of the flip-flop, PRY is transmitted to the Decoder assembly and used in the execution of the SPA instruction. The parity of the word written into memory is generated in the Memory Address assembly.



CONSOLE INTERFACE (drawing number 89618800, sheet 3)

PROGRAM PROTECT LOGIC

Function

This circuit includes most of the logic used by the program protect system of the computer. It detects two of the four types of program protect violations:

- An attempt to execute a protected instruction after a non-protected one.
- b. An attempt to execute an unprotected instruction which can affect the protect system.

The other two types of violation are detected in the Memory Control. They are transmitted to the Console Interface by means of a single signal (CVIOI).

Inputs

Signal	Active	Connector/ Pin	Function	Loca Sheet	ation Square
PRTSW	Н	P2A14	Protect switch	3	D4
MX17	н	P2A19			C4
IRCK	н	P1A20			С4
FEO	L	P2A10			С4
ØDD2	L	P2B11			В4
INR	н	P2A29			В4
10	Н	P2B23			В4
IF	н	P2B19			В4
R3	Н	P2B06			В4
R4	Н	P1A30		3	В4

89633300 A 5-345

CONSOLE INTERFACE

(Drawing number 89618800, sheet 3, cont'd.)

Inputs (cont'd.)

Signal	Active	Connector/ Pin	Function	Location	
				Sheet S	quare
RGPWR	н	P1B22		3	В4
SWEEP	L	PIB17			Α4
ENTER	L	P1B18			Α4
PEL	L	P1806		-	C3
CVIOI	L	P2B04	!		В3
PH3	Н	P2B05	Clock phases		А3
PHI H	Н	PIAI4	VIOCK PILASES	3	А3

Outputs

Signal	Active	Connector/ Pin	Function	Location Sheet Square
PRT BIT	Н	P1A25	Parity Bit	3 D1
PRTAQ	L	P2A 2 8		D1
PRTM	L	P2B24		Cl
INTOO	L	P2B07		C1
PEF	L	P2A09		C1
VIØ	L	P2B15		B1
PFIND	н.	P2B13	Protect Fault	B1
CLREQ	н	P2B12	Indicator (PRFA) Clear RQ flip-flop	A1
CLRXM	н	P2A29		, 3 D1
	Andrea Constitution of the	теритетический на мерене и «Метенений» принятической подавлений подавлений подавлений подавлений подавлений по		ny rate jak, pangyang-antangganan samangganggan pantan kemban ananggan di kangunggan, pang i singggangganggan

CONSOLE INTERFACE

(Drawing number 89618800, sheet 3, cont'd.)

Description

An illegal instruction sequence is detected by the flip-flops MX17 (U48/5,8). The MX17A flip-flop (U48/5) is clocked by IRCK. Its data input is MX17. The first half of the flip-flop (MX17A) stores the protect status of the current instruction. Its output clocks MX17B (U48/9). When a protected instruction follows a non-protected one, the output of MX17A goes high causing the $\overline{\mathbb{Q}}$ output of MX17B to go high.

The MX17A flip-flop is set by the signal $\overline{\text{MCI}}$ +ENI + $\overline{\text{PRTSW}}$. Thus the first instruction after a master clear or after an enter-interrupt sequence may be protected without causing a protect violation. When the protect switch is NOT set, every instruction is considered protected. The MX17A flip-flop is cleared by $\overline{\text{ENTER}}$ + $\overline{\text{SWEEP}}$ + $\overline{\text{PRFB}}$. PRFB is active when a protect violation caused by an illegal instruction is sensed. Such an instruction is executed as a non-protected selective stop. The enter and sweep modes are also non-protected. The output of MX17A is also used on the Memory Control assembly and by the A/Q and DSA busses.

The flip-flop MX17B is preset by:

This blocks a protect violation when the protect switch is not set and allows a protect violation to be cleared by the master clear signal or by the enter interrupt sequence. It also causes the flip-flop to be preset after a protect fault is detected. The MX17B is cleared by PRFB to ensure correct timing.

The protect bit flip-flop (U24/6) stores the protect bit of every word read from the memory. The data input is MX17 and it is clocked by WRQ (see sheet 2). The output, PROTECT-BIT is displayed on the Programmer's Console.

CONSOLE INTERFACE (Drawing number 89618800, sheet 3, cont'd.)

The flip-flops PRFA (U35/15) and PRFB (U35/11), are set when a protect fault is detected on the console interface card. The clock is PH3 and data input to both flip-flops is the following function:

 $VIØ = PRTSW \cdot MX17B + PRTSW \cdot MX17A \cdot RNI \cdot ØDD \cdot (F=0) \cdot (INR \cdot IO + IE + R3 \cdot R4)$

This signal is active when the protect switch is set and an illegal sequence is detected; or when the switch is set, the current instruction is not protected, and one of the following instructions has been read: EIN, IIN, SPB, CPB, EXIT, or INR (Inter Register). Here the M register is a destination register. The flip-flop J-input is $\overline{\text{VIO}}$. It is also used by the Timing assembly to block the memory request signal CRQ and to avoid the clock JKCK when one of these violations occurs (see Timing, sheet 2).

The PRFA flip-flop may also be set, through its preset input, by the signal CVIOI from the Memory Control assembly. This signal becomes active when the memory control detects protect violations during a memory cycle, caused by the CPU.

 $\overline{\text{CVIOI}}$ also sets a latch made up of two NAND gates (U8/8,11). This latch is reset by the signal:

ØDD+ØDD2+PH3+ENTER+SWEEP+RNI

The signal PEF is active when the latch is set or when the signal PEL·MX17A is active. PEF is sent to the decoder and is used to avoid changing the A register during the SPA instruction in case the memory write cycle was aborted due to protect fault or parity error.

The PRFA flip-flop is cleared by the signal MC·PRTSW. It may also be reset by KPF which is produced on the **Console** Interface (sheet 7). It is active during skip-on-protect-fault or skip-on-no-protect-fault instructions.

CONSOLE INTERFACE (Drawing number 89618800, sheet 3, cont'd.)

The output of the PRFA flip-flop (PFIND) is connected to the PROTECT FAULT indicator on the Programmer's Console.


It is also wire-ORed through open collector inverter (U47/8) to be part of the signal $\overline{\text{INT00}}$ which is hard-wired to the zero level interrupt on the ALU least significant board (LSB). The equation of INT00 is:

INTOO = PEL • RGPWR • PFIND

The PRFB flip-flop is cleared by PH1. It produces the signal CLREQ which is sent to the Timing assembly to clear the RQ flip-flop. This prevents any memory request signal even after the $\overline{\text{VIO}}$ signal has become inactive. The CLREQ signal also clears the instruction register so that the instruction is executed as a non-protected selective stop (see Console Interface, sheet 5).

5-349

The timing diagram for the protect fault detect sequence is shown below.



CONSOLE INTERFACE (drawing number 89618800, sheet 4)

TEST MODE AND AUTORESTART

Function

This is the circuit which executes the commands from the TEST MODE and the AUTORESTART positions of toggle switches on the Programmer's Console. Both features cause the computer to start running after a master clear.

Inputs

Signal	Active	Connector/ Pin	Function	Loc Sheet	ation Square
OPST BEA AUTRSW TMSW 32M	H H L L	P2B09 P2B31 P2A08 P2A24 P2B26	Breakpoint signal Autorestart switch Test Mode switch	4 4	D4 D4 B4 B4
Outputs			·		·
BEAC	Н	P2A30	BEA controlled	4	Cl

CONSOLE INTERFACE (Drawing number 89618800, sheet 4, cont'd.)

Description

The test mode feature is activated either by the TEST MODE switch or the AUTORESTART switch, both on the Programmer's Console. These switches produce the signals TMSW and AUTRSW respectively, which clock the test mode flip-flop (TM1, TM2: U17) with the signal

32M · (TMSW + AUTRSW · AUTØRS)

where

- 32M is a clock of about 32 μsec period generated on the memory control board.
- AUTØRS is the output of flip-flop U5/8 (see below).

The outputs of two-stage counter formed by TM1 and TM2 are decoded as $\overline{\text{MCT}}$ (U44/3) and $\overline{\text{GØT}}$ (U20/6). These signals generate a Master Clear ($\overline{\text{MC}}$) and then a clock pulse to the GØ flip-flop. The latter starts the computer running (see sheet 2).

<u>With the AUTORESTART switch set</u> the computer is master cleared and starts running on restoration of line power after a power failure.

When a power failure occurs, the signal NØRMAL from the Memory Control assembly goes low. When power is restored, NØRMAL goes high, clocking the AUTØRS flip-flop (U5/8). If the AUTORESTART switch is set, the test mode flip-flops are activated, causing Master Clear (MC), and clocking the GØ flip-flop. The GØ flip-flop produces the signal $\overline{\text{SGI}}$ (see console interface sheet 2) which resets AUTØRS thus clearing the test mode flip-flops and allowing the computer to run.

CONSOLE INTERFACE (Drawing number 89618800, sheet 4, cont'd.)

The AUTØRS flip-flop also resets a latch (U6/3, 11) which blocks the breakpoint signal (BEA). This latch is cleared by Master Clear.

The gates U3/6 and U34/6 produce sync pulses when the contents of the breakpoint register and that of the memory address register are equal. These pulses may be used for hardware debugging.

CONSOLE INTERFACE (drawing number 89618800, sheet 5)

ALU LOGIC

Function

This circuit performs arithmetic and logic functions in conjunction with the two ALU boards of the CPU.

These functions are:

- carry generation
- calculation of the trap address
- QSX: (contents of Q register) < (contents of X register)
- DBB: that bit of the bit bucket register which is used to generate the sign bit for the result of multiply/divide operations.

NOTE

Two ALU assemblies are used to accommodate the 16 bits of the computer word (without parity or protect bits). One assembly designated LSB, operates on the least significant bits (bits 00 through 07), the other assembly (MSB) operates on the most significant bits (08 through 15). Signals associated with the LSB are labelled L, those associated with the MSB are labelled M, these letters being appended to the signal name.

89633300 A 5-357

CONSOLE INTERFACE

(Drawing number 89618800, sheet 5, cont'd.)

Inputs

Signal	Active	Connector/Pin	Function	1	tion square
TA2M	H	P2A21		5	D4
TA2L	, н	P2B26			D4
TAIM	Н	P2A17	Trap address generators		D4
TAIL	н	P2B17			D4
TAOM	^ H	P2B16			D4
TAOL	н	P2A15			D4
GMM	Н	P2B03	ALU Carry generate (bits 12 ÷ 15		C4
PMM	Н	P2A02	ALU Carry propagate (bits 12 ÷ 15		C4
GLM	н	P1B20	ALU Carry generate (bits 8 ÷ 11		C4
PLM	н	P1A21	ALU Carry propagate (bits 8 ÷ 11		C4
GML	н	P1B31	ALU Carry generate (bits 4 ÷ 7		C4
PML	н	P2B01	ALU Carry propagate (bits 4 ÷ 7		C 4
GLL	н	P2B02	ALU Carry generate (bits 0 ÷ 3		C4
PLL	н	P2A01	ALU Carry propagate (bits 0 ÷ 3		C 4
A7M	н	P1B08			D2
X15	Н	P1A08			D2
Q7M	н	P1809			D2
03	L	P1B07	F = 3		C2
XGQL	н	P1AO3	{X} > {Q} on LSB		C2
XSQM	н	P1B02	{X} < {Q} on MSB		C2
XGQM	н	P1A02	{X} > {Q} on MSB	5	C2

CONSOLE INTERFACE

(Drawing number 89618800, sheet 5, cont'd.)

Outputs

Signal	Active	Connector/Pin	Function	Loca	tion
		·		sheet	square
TTA4L	L	P2A26		5	D3
ITA3L	L	P2A18	Trap Address		D3
TTA2L	L	P2A16			D3
MCNM	Н	P1B30	Carry output to MSB		С3
LCNM	Н	P1B29	- " -		C3
MCNL	Н	P1A31	Carry output to LSB		С3
LCNL	Н	P1A23	_ !! _		В3
DBB	Н	P1A06	Bit bucket sign bit	Sergedaria	C1
QSX	Н	P1B03	{Q} < {X}, over 16 bits	, 5	C1

CONSOLE INTERFACE (Drawing number 89618800, sheet 5, cont'd.)
Description

NOTE

The two ALU boards will be refered to as follows:

MSB: Board dealing with eight most significant bits; LSB: Board dealing with eight least significant bits.

The carry generator of the ALU is the look-ahead microcircuit, U49. It accepts the carry propagate (P) and carry generate (G) outputs of the ALU microcircuits (74181) from the ALU circuit (sheets 2,3), and returns four carry inputs. Each group of four bits of the ALU produces a G and a P signal, the suffixes specify the group of bits. The following table is a key to these suffixes.

Board	Group of bits	Bit Nos.	Suffix
LSB	lower	0 ÷ 3	LL
LSB	higher	4 ÷ 7	ML
MSB	lower	8 ÷ 11	LM
MSB	higher	11 ÷ 15	мм

CONSOLE INTERFACE (Drawing number 89618800, sheet 5, cont'd.)

The logic equations for the output signals are:

The signal LCNL is generated in the super-high speed AND-OR-INVERT gates U50, U36/6. The output signals are returned to the ALU board designated in the last letter of the signal name: LNCL and MCNL to the LSB, LCNM and MCNM to the MSB.

The trap address is calculated from the TAO, TAI, TA2 signals of the two ALU boards, the corresponding signals from the two boards being ANDed together to form the trap address signals (TTA2L, TTA3L, TTA4L) which are returned to the LSB.

Comparison of the contents of the X and Q registers is performed on each ALU board for the bits on that board. The following signals are generated and sent to this circuit as inputs:

Signal	Origin	Significance
XGQL	LSB	{X} > {Q}
XGQM	MSB	{X} > {Q}
XSQM	MSB	{X} < {Q}


Note: $\{X\}$ signifies "content of register X over the eight bits of the board".

The output of this circuit is QSX which is active when the content of register Q is smaller than the content of register X, over all 16 bits. Its equation is: $QSX = XGQM + XGQL \cdot \overline{XSQM}$

The bit bucket, located on the decoder card, is used to store a bit at the beginning of multiply and divide instructions. In multiply instructions the bit stored is A7M \bigoplus X15 where A7M is the sign bit of the A register and X15 is the sign bit of the X register.

In division the bit stored is $Q7M \oplus X15$ where Q7M is the sign bit of the Q register. Thus the bit will be set if numbers of different signs are multiplied or divided. The bit bucket is set by the signal DBB generated at U54/8, from signals of the A, Q and X registers on the MSB:

DBB =
$$(A15 \oplus X15) \cdot \overline{03} + (Q15 \oplus X15) \cdot 03$$



CONSOLE INTERFACE (drawing number 89618800, sheet 6)

ENTER INTERRUPT LOGIC

Н

Н

P1A28

P2A25

Function

This logic circuit controls the initiation of the enter interrupt sequence. (see Timing, sheet 4).

Inputs

		Connector/		Location	
Signal	Active	Pin	Function	Sheet	Square
ENI	н	P1A15		6	D3
ENI20	L	P1B24			C3
KRN I 1	н	P1B28			C3
GSL	L	P1A22	Masked Interrupt detected		В3
GSM	L	P1A24	naskoa (neori ape accesso		В3
INDIND		P1B23	Indirect Address indicator		В3
EINT	Н	PIA19	Interrupt System Enabled		В3
DEL2	Н	P2A20		-	В3
DFE0	Н	P2B08		6	А3
<u>Outputs</u>					
ØVFW	L	PIB12	ENI•ØVFL	6	DI
ENI4	L	P2B14			C1
CLRIR	н	P2B10	Clear Instruction Register		C 1
KRNI	Н	P2A06			B1

B1

Αl

KENII

JENI

CONSOLE INTERFACE (Drawing number 89618800, sheet 6, cont'd.)

Description

The ENI flip-flop on the timing card is set by the signal JENI. This signal is:

where

- EPS is active during enter of sweep mode EPS = ENTER + SWEEP
- GSM and GSL are generated by the ALU boards and are active when any interrupt line is active and its corresponding bit in the M register is set
- INDIND is generated by the I/O interface and is active when the computer is doing indirect addressing
- EINT is produced by the I/O interface and is active when the interrupt system is enabled.

The JENI signal becomes active during RNI or in indirect addressing in the CPU cycle following a memory request if the interrupts are enabled and a masked interrupt is detected. However the JENI signal will be blocked if one of the following conditions exists:

- a. The next instruction is IIN and the protect switch is OFF.
- b. The next instruction is a protected IIN and the present instruction is protected.
- c. The next instruction will cause an illegal instruction sequence (because of a protected instruction following a non-protected one) and a protect fault does not already exist.

89633300 A

CONSOLE INTERFACE (Drawing number 89618800, sheet 6, cont'd.)

The signal KENII is used to abort the enter interrupt sequence when the M register is changed just before the sequence has begun and the interrupt is therefore no longer masked. The equation of KENII is:

KENII = GSM•GSL•RNI•ENI

KENII is used to block the KRNI signal which allows the RNI state to remain active. It is also used to preset the FS flip-flop (see Console Interface sheet 2).

The signal CLRIR is used to clear the instruction register. It is active during:

- RNI ENI which is the first CPU cycle of the enter interrupt sequence (at U20/13);
- ENI2. ØDD (timed by PH3 during sweep or enter) at the end of the sequence;
- CLREQ (see Console Interface sheet 3) at U20/9 and Master Clear at U20/12.

The signal ENI2. ØDD sets the ENI4 flip-flop (U24/9). The output of this flip-flop prevents the first RNI cycle after the enter interrupt sequence from being interpreted as a selective stop. This is necessary as the instruction register is cleared at the time of that sequence.

The signal $\emptyset VFW = ENI \cdot \emptyset VFL$ is used to set bit 15 of the P register with the status of the everflow bit during enter-interrupt when the computer is in 32K mode (32K/65K mode switch on Programmer's Console).

CONSOLE INTERFACE (drawing number 89618800, sheet 7)

SKIP LOGIC

Function

This circuit carries the logic used in executing the skip instruction.

Inputs

		Computer/		Loca	ation
Signal	Active	Pin	Function	Sheet	Square
32 KW	Н	PIA12		7	D4
15	Н	PIAOI	Bit 5 of Instruction Register	mpa dimensional para relation	D4
FIEI	Н	PIA09		and the contract of the contra	D4
ØVFL	L	PIBIO		and the second	C4
14	Н	PIBOI	Bit 4 of Instruction Register	tight generalise	C4
SLK		PIA07		and Scott	C4
АМ	Н	PIA26	Contents of A register 200	Sept. Company	C4
AL	Н	PIB26		gritten en	C4
WEZM	L	PIA13	W field of Q-register equals zer	0	В4
QEZI	Н	PIB27		ertitle d'avrille	В4
WEZL	L	P2A07		(RIGHAP)	В4
16	Н	P1B05	Bit 6 of Instruction Register		В4
17	L	P1A05	Bit 7 of Instruction Register	7	В4

KØVF	Н	PIA10	1	7	DI
CGPE	L	P1B21			C1
SKT	Н	P1B04	Skip Condition		C1
WEZ	L	P2B30	WEZ = WEZM (logically)	7	Al

CONSOLE INTERFACE (Drawing number 89618800, sheet 7, cont'd.)

Description

The signal SKT is active when the conditions for a skip exist. Its equation is:


where

- 14, 15, 16, 17 are bits $4 \div 7$ of the instruction register,
- AL and AM are produced by the ALU boards and are active when the contents of the A register is zero
- A7M and Q7M are the sign bits of the A and Q registers
- the signal WEZM·WEZL·QEZl is high when the Q register is zero
- SLK is low when the selective skip switch is set
- the signals ØVFL, PEL and PFIND are active during overflow, parity error, and protect fault, respectively.

The signal CGPE is used by the Memory Control assembly to clear the general parity error flip-flop. It is active during skip-on-parity-error and skip-on-no-parity error instructions and also during master clear.

The signal KØVF is used by the I/O Interface assembly to clear the overflow. flip-flop. It is active during skip-on-overflow and skip-on-no-overflow instructions and also when the computer enters an interrupt while in 32K mode (programmer's console switch 32K/65K).

The skip logic also produces a signal (U27/8) which clears the protect fault indicator during a skip-on-protect-fault or skip-on-no-protect-fault instruction.



TELETYPEWRITER (TTY) CONTROLLER

The Teletypewriter (TTY) Controller circuits are accommodated on a single 50-PAK wiring board. The logic circuit diagrams and descriptions cover four different printed wiring assemblies (PWA) in the field. The relevant pages are indexed in the lower table on this page.

The TTY Controller interfaces the computer CPU with a Teletypewriter Terminal or with a Console Display Terminal (CDT). It provides for communication at 9600, 1200, 300 or 110 bauds. The baud rate is selected by inserting a jumper plug in the appropriate location on the board (see circuit description, sheet 4. This page lists the functional blocks accommodated on this board. The circuits and signals are described in detail on pages facing the corresponding sheets of the circuit diagram.

This board also carries the Breakpoint Logic.

MAIN FUNCTIONAL BLOCKS

Designation	Shown on sheet
A/Q channel data path	2
Controller/Teletype interface	3
Oscillator - Baud rate selector	4
Address decoding - Reply/Reject logic	5
Control and interrupt logic	6
Breakpoint logic	7, 8

PWA PART NO.	PAGE
89967400	5-374
89947600	5-402
89984700	5-410
89976400	5-416

TTY CONTROLLER (PWA 89967400, Logic Diagram 89616400, Rev. J)

A/Q CHANNEL DATA PATH (sheet 2)

Function:

This circuit receives parallel data from the CPU and converts it into serial form for transmission to the teletypewriter. It also receives serial data from the teletypewriter, converts it into parallel form, and transmits it to the CPU.

Inputs

SIGNAL	SIGNAL SOURCE/ CONNECTOR PIN	FUNCTION		ATION SQUARE
80A	P2B23	A register bus bits	2	D-4
A13	P2A11	A register bus bits	ΙĪ	D-4
RDA	[U22/18]	Reset Data Available		D-4
SDIN	[U22/20]	Serial Data Input		B-4
СР	[U22/17]	Clock Pulse		C-4
EPS	P2A28	Even Parity Select		D-2
PARITYSEL	P2A22	Parity Select		D-2
-12V	P2A23	Supply voltage	2	B-4

Bi-directional Signals

A00	P2A20			2	A-1
A01	P2B20	Busy Status			A-1
A02	P2B19	Interrupt Status		,	A-1
A03	P2A17	Data	or data		B-1
A04	P2A21	End-of-Operation	bits		B-1
A05	P2B22	Alarm Status	to/from		B-1
A06	P2B18	Lost Data Status	A-register		B-1
A07	P2A19	Parity Error Status			B-1
A09	P2B24		J		A-1
A10	P2B26			2	A-1

Outputs

All	P2B28		2	D-4
SPOUT	[U22/25]	Serial Data Output	1 T	C-1
TBMT	[U22/22]			C-1
EØC	[U22/24]	End-of-Operation Status		C-1
ØR	[U22/15]			.A-4
DA	[U22/19]	Data Available		A-4
PE	[U22/13]		2	A-4

TTY CONTROLLER (drawing 89616400, sheet 2, cont'd)

Description

Lines A00 through A07, A09 and A10 communicate with the CPU and serve both as input and output lines. Lines A08 and A13 are served as inputs to the controller. Signal A11 is an output from the controller. The input signals are buffered and converted. They are used as director function bits and are input to the Universal Asynchronous Receiver/Transmitter (UAR/T) U22, and other parts of the controller.

The circuit is built around the Universal Asynchronous Receiver/Transmitter (UAR/T). In its receive portion, this accepts serial data from the teletype-writer (SDIN) and converts it to data on eight parallel lines (terminals 5 through 12) timed by the clock pulses (CP) from the oscillator baud rate selector (sheet 4). In its transmit portion, the UAR/T accepts parallel data on eight lines (terminals 26 through 33) and transmits it to the teletype-writer as SDØUT under the action of the same clock (CP).

The control inputs to the UAR/T are XR, DS, CP, RDA, PARITYSEL, and even parity:

- XR resets the internal registers of the UAR/T
- DS is a strobe for parallel input (transmitter)
- CP is the clock input
- RDA resets the data available signal DA (receiver)
- PARITYSEL is used to select the parity option,
- EPS: selects whether even or odd parity is used.

The following table summarizes the action of the parity selector signals:

SIGNAL	LOG!C LEVEL	FUNCTION
EPS	High	Even parity generated in UAR/T
EPS	Low	Odd parity generated in UAR/T
PARITYSEL	Low	Enables parity in UAR/T (7 data + parity bit)
PARITYSEL	High	No parity generation (8 bits from CPU)

89633300 E 5-375

TTY CONTROLLER (drawing 89616400, sheet 2, cont'd)

The control outputs are PE, ØR, DA, TBMT and EØC signals.

- PE is active when the parity option is selected and a parity error is detected in the serial data input.
- ØR is active when a new character is received on the SDIN input, and the DA output has not yet been reset.
- DA is active when a character has been received on the SDIN input and is stable on the parallel data outputs.
- TBMT is active when a new character is transmitted in the SDØUT and remains active until the start of transmission of the next character.

The data flow from the CPU to the teletypewriter is thus from the common input/output lines of the controller (A00 through A07, A09, A10) with parallel data, to the single line serial data (SDØUT), according to the baud-rate clock and according to the control signals.

The data flow to the CPU is selected by multiplexers U23, U37. The outputs of these multiplexers are either the eight data bits from U22 or the eight status bits: Busy, Interrupt, Data EOP, Alarm, Lost Data and Parity Error. One status bit is always "1". The data selectors are controlled by signal DSEN which comes from the address decoding and reply/reject logic. Bits $\overline{A00}$ to $\overline{A07}$ are strobed by the signal (DSEN+RDA+READ) which comes from the receiver/transmitter control logic. This signal is active when the controller sends data or status to the CPU. The status bits are strobed by signal DSEN. They are used as follows: $\overline{A09}$: read mode $\overline{A11}$: manual interrupt

NOTE


Sheet 2 on page 5-378 differs from some older revisions in the following areas:

- * zone B-4: U22/20 is not connected to U22/21(zone C-1)
- * zone C-3: AND-gate type 140 is U7/9,10-8
- * zone A-2: AND-gate U68/1,2,13-12 is type 213S

5-376 89633300 E

S
1
ω
7
7

A-4 B-3 B-4 C-2												_											1		
SHET LOCATION 4 5 6 7 8									S	HEE	T	RE	VIS	310	N	ST	ATU	s 📜						1	S
A			ØFF SHE	ET REFER						12	3	4	5	6	7	8	3	7/7	+	_				DATE	CHRU
B-1	OFF SHEET			SHEET	LØCATI				_	1.			-	-	\rightarrow	_	1	414	 		SEL F	100.	<u> </u>	┼	_
A-3	REFERENCE LETTER		3		5	6	7	8		A	IA	A	Α	A	AL	AL		١١_	1	.				1	1
B-I	Α	B-4_		B-1	<u> </u>				Ic.	IR	A	R	R	Δ	RI	AΙ		71	``	V					
A-4	В	B-4			 	A-3			1	_	+	-		_	_	_	+	- ∤	1		F			1	1
A-4 B-3 B-4 C-2 B-4 C-2 D-4 B-5 B-6	D	B-4			B-1		ļ		<u> </u>	12	D	B	R	וע	R	AL		11	ł	ł	14		1	1	
B-3	F	B-4	C-3		ļ				IF	F	D	R	R		D	ΔF	-	71	1				1	1	1
C-1 A-4 C-3 C-4 A-3 C-3 C-2 B-1 C-3 C-4 A-3 C-3 C-4 A-3 C-3 C-2 B-1 C-3 C-4 A-3 C-3 C-4 A-4 C-3 C-4 A-4 B-3 C-2 C-2 C-2 C-3 C-3 C-4 B-4 C-3 C-4 B-4 C-3 C-4 B-4 B-5 C-4 B-5 C-2 C-4 B-5 B-2 C-4 B-5 B-5 C-5 B-1 D-3 C-4 B-5 B-2 C-5 B-1 D-5 C-5 B-5 C-5 C-5 C-5 B-5	G	Α-4	ļ		ļ		<u> </u>		_	_	-							-11					- 1	1	
C-1	J	C-I	 		ļ		_		上	1	U	F	R	느	上	AII		11	l						1
C-3	<u>к</u>	A-4					 		G	IF	D	10	2	E	F		2	Ш		- 1			}	1	
C-4	L	C-3	├ ──	ļ		A-4			-	+	-	+		_	+		_	- 					1	1	
A-3	<u>M</u>	C-4	ļi	 	C-3	-	-		LH	<u> H</u>	U	141	3	ㅁ	H	All	$\{1$	Ш	1	- 1				1	
C-2 B-1	N P	C-3 B-3	ļ	ļ			 		[.]	1.1	I,T	1.71	T	T.	uП			71	1	- [ļ	į į
C-2 B-1			ļ	-	ļ		 		L	19	<u></u>	191	<u> </u>	9	η_1	7710	<u>, </u>	ا لـ	•	1			1	1 .	J
D-1	Q R	B-3 B-3	 	 	C-2		 																		
AV D-1 D-3 C-1 AX C-3 B-4 AY C-3 B-4 AY C-3 C-1 AX C-1 AX C-1 AX C-1 AX C-1 C-1 C-1 AX C-1 AX C-1 C-1 C-1 C-1 C-1 C-1 C-1 C-1 C-1 C-1	<u> </u>	B-3	 	 	1		 								1	2			T-	<u> </u>			7 7		
AX	<u>5</u>	A-3	1	 	 		 						Δ.//	,			-+						+	+-*	<u>'</u>
C-3	<u>'</u>	A-3	 	 			 				-						\dashv		+-	_'_	+		+	+	\dashv
AZ B-2 D-4 BA D-2 B-2 BB BB C-3 B-2 BB BB C-2 D-3 BB BB BB BB BB BB BB BB BB BB BB BB BB	V	C-3	 	 	C-3		 												+-		+		+	+	\dashv
BA D-2 B-2 BB C-3 B-2 BB C-2 D-3 BB C-2 D-3 BB C-2 D-3 BB C-2 D-3 BB C-2 D-3 BB C-2 D-3 BB C-2 D-3 BB C-2 BB C-2 D-3 BB C-2 BB C	v	C-3	 	 	+	C-4	 				-						-+		+				 	+	-
BB	×	C-3	C-3		 		1										-+		+-				 	+	\dashv
BD C-2 D-3 BF C-1 C-1 C-1 BF C-2 D-3 BF C-2 D-3 BF C-2 D-3 BF C-2 D-3 BF C-1 C-1 C-1 BG B-1 D-3 B-2 BK B-1 D-4 B-1 D-4 B-1 D-4 B-1 D-3 BC BC BC BC BC BC BC BC BC BC BC BC BC	Ŷ	D-2	B-4		C-2		 				-								+				+	+	-
C-2 D-4 C-2 D-3 BG B-1 BH A-4 B-3 BK B-1 B-1 D-4 B-1 D-4 B-1 D-5 BM C-4 BN B-4 B-3 B-4 B-4 B-3	Z	C-2	B-4		 	 	t										-		+				 	+	
BG B-I D-3 BH A-4 B-3 BH BH BH BH BH BH BH BH BH BH BH BH BH BH BH BH BH BH BH BH BH BH BH BH BH BH BH <td>AA</td> <td>C-2</td> <td> </td> <td></td> <td>1</td> <td>D-4</td> <td><u> </u></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>-+</td> <td></td> <td>+</td> <td></td> <td>+</td> <td></td> <td>†</td> <td>+</td> <td></td>	AA	C-2	 		1	D-4	<u> </u>										-+		+		+		†	+	
B-2 BH A-4 B-3 B-1 D-4 BB B-1 D-3 BB BB B-1 D-3 BB BB BB B-1 B-1 B-1 BB B-1 BB BB BB BB BB BB BB BB BB BB BB BB BB	AB	C-2			-		t										-		1				1	1	\neg
B-2 BL B-1 D-3 C-4 B-3 C-2 BN B-4 B-3 C-2 D-4 BP D-3 D-2	AC	C-1					†						ВН			A -	1		1			B-3	1		
BM . C-4 B-3 C-2 BN B-4 B-3 C-2 D-4 BP D-3 D-2	A D	C-1			B-2	i	1						ВК						1		B-1	D-4	1		
BM . C-4 B-3 C-2 BN B-4 B-3 C-2 D-4 BP D-3 D-2	AF	B-I			B-2								BL				$\neg \uparrow$				B-1	D-3	1	+	
C-2 D-4 BP D-3 D-2	AG	B-1	C-2		D-2	l							ВМ	1							1		- C-4	В-	3
	AJ	B-I			C-2								BN)									B-4	8-	3
	AK	B-I			C-2	D-4							ВР		-		_		1		1		D-3	D-	2
	AL	C-I			1	C-1							BQ)									B-2	c-	. []
	AM	C-I	D-3																				A-2	_	
B-2 BS A-2 C-1	AN	C-I				B-2							BS				1_						A-2	c-	. [
	AP	A-4				B-4							ВТ										A - 4	Α-	3
B-4 BT A-4 A-3			B-4		B-2						L						\bot		A	3	A-2]
BT A-4 A-3 BU A-3 A-2	AQ		B-3		B-I	A - 2					. L		BV			A	1				D-3]
BT A-4 A-3 B-2 BU A-3 A-2	AR	1 1									• [-		,					D_3			
BT A-4 A-3 B-2 BU A-3 A-2 BV A-4 D-3 BV A-4 D-3	AR AS		C-3	L		A-4	ļl				- 1		BW		- 1	A-	5		1		1 '	B-3			- 1
BR BR	AK AL AM AN	B-I C-I C-I	B-4		C-2 B-2	C-I B-2 B-4					•		BP BQ BR BS BT BU						A	3		0-3	F	B-2 A-2 A-2	D-3 D- B-2 C- A-2 C- A-2 C-
		+				B-2													T				+	_	
	AP	A-4	1 !		L	B-4	1				\vdash			market Print of the					+ ,		+,-		1 A - 4	+ 4-	-
B-4 BT A-4 A-3	Δ0	+				Δ-2	-				\vdash					Δ	1		+			L	+	+-	\dashv
BT A-4 A-3 B-2 BU A-3 A-2			ו כטן		 '		 				• -								+		10-5		+	+	
BT A-4 A-3 B-2 BU A-3 A-2 BV A-4 D-3	AR	+	C-3																1						
BT A-4 A-3 B-2 B-1 A-2 BV A-4 BW A-3 B-3 B-3	AR		C-3	 			 				Ļ										1	B-3	<u> </u>		



TTY CONTROLLER

(Drawing number 89616400, sheet 3)

CONTROLLER/TELETYPE INTERFACE

Function:

This circuit acts as an interface for serial data input and output (SDIN, SPØUT) between the controller and the teletypewriter or the Console Display Terminal (CDT).

Inputs

SIGNAL	SIGNAL SOURCE/ CONNECTOR PIN	FUNCTION	LOCATION SHEET SQUARE
ттү-кв	P2A25	Signal from Teletypewriter	3 C-4
CDT TRANS	P2A27	Signal from CDT	C-4
V _{CC}	P2A31	>	A-4
+19V	P2B27	Supplies	B-2
-12V	P2A24	\	3 A-2

<u>Outputs</u>

TTY PR	P2B30 } P2A26 }	Teletypewriter signal indicator Signal to Teletypewriter (driver output)	3 D-1 C-1
MØTØR ØN	P2B29		C-1
MØTØR ØN	P2A29		C-1
CDT-REC	P2A30	Signal to CDT	3 C-1

NOTE

Sheet 3 on page 5-381 differs from some older revisions in the following areas:

^{*} zone B-3: the TTS flip-flop is U5-14, type 242H.

^{*} zone C-4: the signal at P2A10 is identified as TEST IN.

TTY CONTROLLER

Description

The controller input signal from the teletypewriter keyboard (TTYTB) enters the controller through the optical coupler U20 and is passed to the A/Q channel data path circuit (sheet 2) as signal SDIN. Alternatively when the CDT peripheral is connected, its output (CDTTRANS) is taken to the coupler through transistors Q1, Q2. The optical coupler provides isolation between the controller logic circuits and possible high voltages appearing on the peripherals. Resistors R31, R18 in the input circuit provide matching for the CDT signals; R31 and catching diode CR1 also isolate and protect the transistors.


Both the controller output signal (SDØUT from the UAR/T on the A/Q channel data path circuit, sheet 2) and the controller input signal (SDIN) are passed for display (TTYPR, CDTREC) through the data output circuit. The two signals are combined at U42/8 and gated to the output circuit as follows:

Data Signal	Gating Signal	Conditions
SDØUT	WMØDE	Write mode
		CRead mode
SDIN	RMØDE·LOST DATA·TTS	
		CTTS flip-flop set

The TTS flip-flop is selected by the signal DFEN. It is set by A13 ($\overline{A13}$ active low) and cleared by either A10 (active high) or by $\overline{\text{MC} \cdot \text{CONT}}$ from the address decoding and reply/reject circuit (sheet 5).

The controller data output circuit transmits the serial data (SDIN, SDØUT) to the teletypewriter printer (TTYPR) through transistors Q3 and Q4 and to the CDT peripheral through driver U1/3 (CDTREC).

The MØTOR ØN signal is transmitted through driver output U1/6, it is set by A05 and cleared by $\overline{\text{MC CONT}}$. When set it is clocked by DFEN in U14. The signal is available as an indicator with opposite polarity.



TTY CONTROLLER

(Drawing number 89616400, sheet 4)

OSCILLATOR - BAUD RATE SELECTOR

Function:

The Oscillator-Baud Rate Selector Circuit generates the clock signals required to operate the controller at four different rates: 9600, 1200, 300 and 110 baud. The three higher rates are used only with the CDT.

The circuit consists of a clock section and a group of programmable counters forming the rate selector.

SIGNAL	SIGNAL SOURCE/ CONNECTOR PIN	FUNCTION	1	ATION SQUARE
EXTCLK	P2A09	External Clock		D-4
STPCLK	P2B09	Clock Stop Enable		D-4
BAUD SEL	P2A08	Programmed Selector Enable		B-4
<u>Outputs</u>		ı		
СР	[U7/11]	Clock pulses	4	B-1
1.3μs	[U15/3]	1.3 µsec clock	4	D-1

TTY CONTROLLER (drawing 89616400, sheet 4, cont'd.)

The Clock Section

The main oscillator consists of U45, U68, Q5, Q6 and a 12.2222 MHz crystal. The output of this oscillator is divided by 10 (programmable counter U31 and flip-flop U14). The resulting signal of 1.2222 MHz goes to divide-by-16 counter (U15). One output of U15 (Pin 3), is a clock with a 1.3 microsecond period used in other parts of the control logic. The output at U15 (Pin 6) is a 152.8 kHz clock which goes to the Baud Rate Selection Circuit.

The Rate Selector

Baud rate selection is accomplished by changing the preset inputs to programmable counters U10 and U11. These process the 152.8 kHz clock signal according to the preset input lines coming from multiplexor U12. This chooses between two groups of four signal lines: BAUDSEL active selects four hard-wired logic levels as inputs to the selector, setting the programmable counter to the 1200 baud rate; BAUDSEL inactive selects four programmable lines from location U13 as inputs to the selector. A removable jumper plug at this location selects one of the baud rates as follows:

Baud rate	Jumper plug in position U13 terminals
110	10 - 7
300	11 - 6
1200	12 - 5
9600	13 - 4

89633300 E 5-383

TTY CONTROLLER (drawing 89616400, sheet 4, cont'd.)

The action of this circuit is now described.

When the 9600 baud is selected, the jumper plug at U13/10 - 7 forces U12/4 to logic low while the other outputs remain high. This clears flip-flop U9, blocking the output from counter U10, and gates the 152.8 kHz clock through U8/3 and U5/6. The resulting clock pulse (CP) goes to the clock input of U22 in the A/Q channel data path logic.

When 1200 baud is selected, pin U12/12 becomes low while the other outputs are high. This causes the data inputs of programmable counter U11 to be 1011_2 and the data inputs of programmable counter U10 to be 0000_2 . The circuit composed of U9, U10 and U11 thus behaves as a divide-by-8 counter and the clock frequency signal (CP) becomes 19.1 kHz.

Similarly, when 300 baud is selected, the counter divides by 32 to produce a frequency of 4.77 kHz. When 110 baud is selected the counter divides by 87 to produce a frequency of 1.76 kHz.


Note that the jumper plug for baud rate selection in location Ul3 has to be inserted at the time of installation.

NOTE

Sheet 4 on page 5-385 differs from some older revisions in the following areas:

- * zone C-4: two capacitors (C18, 0.47NF and C20, 47PF) and 180-ohm resistor R62 are not mounted in the oscillator circuit.
- * zone C-3: AND-gate U68/11,9,10-8 is type 213S.
- * zone B-1: AND-gate type 140 is U7/12,13-11.

5-384



5-385

TTY CONTROLLER (drawing 89616400, sheet 5)

ADDRESS DECODING - REPLY/REJECT LOGIC

Function

This circuit decodes the A/Q channel address bits from the Q register of the CPU as well as the $\overline{\text{READ}}$ and $\overline{\text{WRITE}}$ signals. It decides on the response ($\overline{\text{REPLY}}$ or $\overline{\text{REJECT}}$) to the CPU based on these signals and on the status of the controller itself. The circuit also generates control signals used in other parts of the controller.

Inputs

SIGNAL	' ACTIVE	, CONNECTOR ;	FUNCTION	, LOCA SHEET	TION SQUARE
		FIN		JILLI	JOHNE
WEZ	L	P2A15		5	C-4
Q00	Н	P2A05			B-4
Q04	Н	P2B07			C-4
Q05	Н	P2B15			C-4
Q06	H	P2A14			C-4
Q07	Н	P2A06			C-4
80 <i>9</i>	Н	P2B14			C-4
Q09	Н	P2A16			C-4
Q10	Н	P2B16			C-4
READ	L	P2A04			B-4
WRITE	L	P2B06			B-4
MC	L	P2B08		5	A-4
utputs					
REJECT	L	P2B13		5	D-1
REPLY	L	P2B12		5	D-1

Description

The CPU addresses the TTY controller through the signals WEZ, Q04 through Q10. When WEZ, Q10, Q09, Q08, Q06, Q05 are at logic low and Q04, Q07 are at logic high, the TTY controller is selected and the logic high at the output of the address decoder (U44/12: TADR) opens the decoder gates (U30, U44/6). The decoder gates produce four signals, which are active according to the information and data flow (under CPU command):

Note: TADR is active high at U44/12 when the TTY controller is addressed.

Terminal	Signal	Equation	Information/ Data Flow
U30/12 U30/6 U30/8	RDEN WDEN DSEN	TADR.READ.QOO TADR.WRITE.QOO TADR.READ.QOO	Data from TTY to CPU (Read Data Enable) Data from CPU to TTY (Write Data Enable) Status of controller to CPU (Director Status)
U44/6	DFEN	TADR.WRITE.Q00	Director function from CPU to controller

The strobe flip-flops provide the timing for the controller outputs (REPLY, REJECT). They are clocked by the 1.3 microsecond pulse train from the oscillator/baud selector circuit (sheet 4) and cleared (stopped) unless either the READ or WRITE command is active.

The controller gives a REPLY or REJECT output to the CPU during strobe pulses. The REPLY signal is active when the output control gate (U39/6) is high. This occurs when any one of its inputs is low. The following table summarizes the input conditions to the output control gate.

89633300 E

. A

TTY CONTROLLER (drawing 89616400, sheet 5, cont'd.)

Terminal	Input Signal	REPLY Active
U39/1	DSEN	Read Status, Reply always
U39/2	DS-WRITE	Transmission of character from controller to TTY complete
U39/4	RDA•READ	Character from TTY in controller and ready for transmission to CPU
U39/5	Decoder output (U58/8)	Director function sent from CPU to controller when expression in note is high

NOTE

*zone D-2: U57/9, R/R CLOCK, is connected to U5/9 (zone A-4)

*zone D-2: TP12 is connected to U57/9.

TTY CONTROLLER (drawing 89616400, sheet 6)

CONTROL AND INTERRUPT LOGIC

Function

This circuit generates an interrupt signal for the End-of-Operation (E \emptyset P), ALARM, DATA and Manual interrupt conditions.

It also contains a number of control flip-flops and generates the associated signals:

Flip-flop	Signal
READ/WRITE, MØDE	WMØDE, RMØDE
DATA READ, LØST DATA	RDA, LØST DATA(LD)
MECH BUSY	BUSY, EØP, DATA,
	MECH · BUSY

Inputs

SIGNAL	ACTIVE	CONNECTOR PIN	FUNCTION	LOCATION SHEET SQUAR	
MNL • I NTRPT	L L		Manual Interrupt from Programmer's console	6 6	C-4

Outputs

CHT	L	P2B25	Character Input	6	A-3
INTIL	L	P2A12	Interrupt (EØP)	6	D-1

NOTE: Sheet 6 on page 5-395 differs from some older revisions in the following areas:

^{*} zone C-3: the Manual Interrupt flip-flop is U5/11, type 242H

^{*} zone C-4: 68NF capacitor C16 is not connected between signal MNL INTRPT at P2A13/P1A05 and ground.

TTY CONTROLLER

The Interrupt Circuit

Each of the interrupt conditions (DATA, EØP, ALARM) is set by the corresponding director function (AO2, AO3, AO4) together with the signal DFEN, and is latched in the corresponding D-type flip-flop (part of U2). The interrupt conditions are reset by the Clear Interrupt (CLEAR). The latches (U2) are clocked by DF = WRITE·MC. When the latch output (interrupt enable) coincides with the corresponding signal, an interrupt signal is produced at the output of U6. The Manual Interrupt signal (from the MANUAL INTERRUPT pushbutton on the Programmer's Console) sets the manual interrupt flip-flop (U5) and also sets the interrupt signal through U6. The following table summarizes the action of this circuit:

Interrupt	Director	Gate	Latch
Condition	Function		Terminals
Data EØP ALARM Manual	A02 A03 A04	U36/6 U21/8 U21/6 U5/11	U2/4,3 U2/12,11 U2/5,6

Note: ALARM INTERRUPT = PE.DATA.READ + LØST DATA

that is when a parity error is detected on input data or data is lost.

The output of gate U6 is used as the interrupt status bit in the A/Q channel data path logic circuit (sheet 2); its inverse (U56/II) is transmitted to the CPU.

Control flip-flops

The Read/Write gate (U36/8) forms a latch with U2/13, 14 to produce the clocked mode signals WMØDE and RMØDE used in the control and teletype interface circuit (sheet 3). It is set by the director function A08, ANDed with EØP and DFEN and reset by RESET from the address decoding and reply/reject circuit (sheet 5).

TTY CONTROLLER (drawing 89616400, sheet 6, cont'd.)

The Data Read flip-flop (U43) stores the information showing that a character has been received from the peripheral device. It is preset by the function

DA · RMØDE · LD · MECHBUSY

Where

- RMØDE means that the controller is in Read Mode
- DA is an output of U22 in the A/Q channel data path logic
- LØST DATA, (LD) is an output from flip-flop U9 and means that a character has been received by the controller and not transferred to the CPU
- MECHBUSY (output from flip-flop U43) means that the controller is sending a character to the peripheral device.

The data read flip-flop is cleared by the rising edge of the signal from U28 and it is asynchronously cleared by CCØN+MC or LØST DATA at R.

The flip-flop Lost Data (U9) is clocked by the rising edge of the signal.

DATAREAD.MECHBUSY.ØR

(output of U29), where $\emptyset R$ comes from the UAR/T of the A/Q channel data path logic.

The flip-flop is cleared asynchronously by CCØN+MC or RMØDE (U60/8).

The signal LØST DATA (LD) is used as a status bit in the A/Q channel data path logic.

The MechBusy flip-flop (U43) is set while data is transmitted to the controlled peripheral and is cleared when the transmission has been completed and the $\overline{\text{WRITE}}$ signal is no longer active.

Its actuating signals are as follows:

Set: by TBMT from the UAR/T to the A/Q channel data path (sheet 2)

Preset: CCØN+MC

Clear: by rising edge of EØC·TBMT·RDEN·WDEN


(Drawing number 89616400, sheet 6, cont'd)

TTY CONTROLLER

Miscellaneous output signals are produced using the signals of the above flip-flops. These are:

Signal	Equation	Description/Remarks	Origin
RDA	LOST DATA + CHI	to UAR/T of A/Q channel data path (sheet 2)	U29/6
снт	READ • DATAREAD	Character Input prevents the most significant field of the CPU A register from being changed during a read data operation	U52/8
BUSY	MECHBUSY + DA•RMØDE	Status bit	U59/11
ΕØΡ	BUSY	Status bit (End-of-Operation interrupt)	U24/12
DATA	EØP·WMODE + DATAREAD	Status bit (data interrupt)	U42/6
PARITY ERROR	PE · DATAREAD	Status bit (data interrupt)	U8/11
ALARM	PARITY ERROR	Status bit (alarm interrupt)	U8/6
DS WRITE	EØP•WMØDE•WDEN	Active after transmission of character used in the UAR/T of the A/Q channel data path (sheet 2) timed by 1.3 µsec signal.	U28/6

NOTE: $\overline{DS} = E \not DP$ WMODE WDEN + DATAIN RMODE MECHBUSY (1.3 µsec) at U27/8.



TTY CONTROLLER (drawing number 89616400 sheets 7,3)

BREAKPOINT LOGIC

Function

The breakpoint logic generates the signal BEA when the data sent to the memory address register is identical to the data stored in the breakpoint register. This circuit also contains logic for buffering signals between the CPU and the Programmer's Console.

Inputs (sheet 7)

SIGNALS	ACTIVE	CONNECTOR FUNCTION	EUNCTION	LOCA	LOCATION	
SIGNALS	ACTIVE	PIN	FUNCTION	SHEET	SQUARE	
				_	5 L	
CNS08	L	PIA14		7	B-4	
CNS09	L	P1B15			B-4	
CNS10	Ŀ	P1B14			B-4	
CNS11	L	PIA15			B-4	
CNS12	L	P1B03			D-4	
CNS13	L	P1A03			D-4	
CNS14	L	P1A04			D-4	
CNS15	L	P1B05	,		D-4	
CSB	Н	PIB16			B-4	
CRQ	L	P2B05			B-4	
32 KW	-	P1B04			A-4	
SGI	L	P2B01			B-1	
GØCS	Н	P2B02			B-1	
PEL	L	P2A07			A-1	
RNI	L	P2B04		7	A-1	

<u>Outputs</u>	(sheet 7)			
BEA	Н	P1A02	7	C-1
SEN	н	PIA19		B-1
PEIND	н	PIA17		A-1
RNIB	Н	P1B20	7	A-1
			•	

TTY CONTROLLER (drawing number 89616400 sheets 7,8 cont'd.)

BREAKPOINT LOGIC

Inputs (sheet 8)

SIGNALS	ACTIVE	CONNECTOR PIN	FUNCTION	LOC/ SHEET	ATION SQUARE
ВСК	Н	P1B02		8	D-4
CLRB	L	PIA16		Ĭ	D-4
CNS00	L	P1B17			B-4
CNSÕ1	L	P1B19			B-4
CNS02	L	P1A18			B-4
CNS03	·L	P1A20			B-4
CNS04	L	P1A07			D-4
CNS05	Ł	P1A06			D-4
CNS06	Ļ	P1B13			D-4
CNS07	L	P1A13			D-4
INDIND	L	P2A18			B-1
ØVFL	L	P2A01			A-1
EINT	Н	P2B03		8	A-1

Outputs (sheet 8)

ADDR	Н	P1A12	8	B-1
ØVFL	Н	P1B21	8	A-1
EINTB	Н	P1B18	8	A-1

TTY CONTROLLER (drawing number 89616400 sheets 7, 8 cont'd)

BREAKPOINT LOGIC

Description

The inputs CNS00 through CNS15 are passed to two registers. One is an address register (latches U34 and U35). This register is enabled by the signal CRQ. The other one is the breakpoint register. This is made up of four-bit D type flip-flops, U50, U49, U48 and U33 clocked by BCK and cleared by CLRB. The active high outputs of the breakpoint register are gated by CSB in open-collector NAND gate buffers (U67, U47, U65 and U32).

The outputs of these open-collector NAND gates are fed back to the inputs of the breakpoint register. This circuit allows the contents of the breakpoint register to be set from the front panel switches. The contents of the breakpoint register and the address latches (U35 and U34) are compared by the comparators (U16, U17, U18 and U19). If all 16 bits of the two registers are equal, the comparators generate the signal BEA.


NOTE


Sheet 7 on page 5-399 differs from some older revisions in the following area:

* zone A-3: AND-gate U68/3,4,5-6 is type 213S.

Sheet 8 on page 5-400 does not differ from older revisions.

5-398 89633300 E





89633300

	REVISION RECORD											
	REV	ECO	DESCRIPTION DRFT DATE CHKD APP									
	06		REDRAWN PER CDC STDS									
		CK612										
	1	CK638	e									
		CK 765	. " 1 2									
	09	CK 784 CK 785	FACSIMILE									
		CK858	Ł K									
		CK1179	RELEASED CLASS A. ALL +5V REPL. BY VCC.									
	В	CK 1228	OFF-SHEET REF "BV" ADDED, SH2 "AP" REPL BY U68 U68 WAS 213H. FITS ASSY 89942700.									
	C	CK1241	CK1228 CANCELLED. COMBINED WITH CK1241, SAME CHANGES THAT APPEAR IN CK1228 APPEAR IN CK 1241.									
	D	CK828	REVERSE CHANGES TO U5 & U7 IN ECO 612.									
	E	CK1268	U22-19/U60-4 REPLACES U22-19/U68-1,2; U29-8/ U68-1,2 REPLACES U29-8/U46-9; U68-12/U46-9 REPLACES U68-12/U60-4.									
	F	CK1422	FITS PWA 89976400.INCORPORATES REWORK OF CK1268 & DELETES OSCILLATOR REWORK OF CK858. U68 is 74411.									
	G	CK1446	FITS PWA 89984700. INCORPORATES REWORK OF CK1268, U68 IS 74HII.									
	Н		REVISION RECORD: UGB WAS 213H, FITS PWA 89947600.									
	J	CK1448	SH2, C-3: U7-8,9,10 REPLACES U5-1,23. SH3, B-3: U5 74H106 REPLACES U7 SH4, B-1: U7-11,12,13 REPLACES U5-4,5,6 SH5, A-4: CONN. U45-9/U39-6 REPL. BY U45-9/U56-5 SH6, C-3: U5 7400 REPL. BY U5 74H106 C-4: CI6 DELETED									
		D LOGIC	LLER 03010400 J									
IA T. T.			SHEET 9									

TTY CONTROLLER (PWA 89947600, logic diagram 89616400, revision H)

The logic diagrams and logic descriptions for PWA 89947600, logic revision H, pages 5-402 through 5-409, are basically the same as for PWA 89967400, logic revision J, pages 5-374 through 5-401.

The sheets of logic revision H are located on the following pages of this manual:

sheet	1	2	3	4	5	6	7	8	9
page	5-403	5-404	5-405	5-406	5-407	5-408	5-399	5-400	5-409

PWA 89947600, logic revision H, differs from PWA 89967400, logic revision J in the following areas:

Sheet 1: Revision H matches P/N 89947600

Sheet 2: *zone B-4: U22/20 is connected to U22/21 (zone C-1) *zone C-3: AND-gate type 140 is U5/2,1-3

Sheet 3: *zone B-3: the TTS flip-flop is U7/11, made up of two type-140 gates. *zone C-4: the signal at P2A10 is not identified.

Sheet 4: *zone B-1: AND-gate type 140 is U5/5,4-6

Sheet 5: *zone C-4: U39/6 is connected to U5/9 (zone A-4) *zone C-4: TP12 is connected to U39/6


Sheet 6: *zone C-3: the Manual Interrupt flip-flop is U5/11, made up of two type-140 gates

*zone C-4: 68NF capacitor C16 is connected between signal MNL INTRPT at P2A13/P1A05 and ground.

Sheet 9: revision record H


The logic descriptions for revision J also apply to revision H.

							10	u	TE 1	- 4	2 = \	/ (-	ATU	cT			RE	VISION RE	CORD			
		ØFF SH	ET REFER	RENCE			12			11		$\frac{1}{2}$			러	P1 /	ECO	01.9	CHIPTION		DRF T	DATE	CHK
OFF SHEET	T		SHEET	LØCATI	ØN	-	+	16	3	7	5 (_	43	3 9	_	H		SEE P	AGE	9			l
REFERENCE LETTER	2	3	4	5	6	7. 8	A	IA	IAI	Αl	AlA		A I	4 I I									\vdash
Α	B-4		B-1				C	B	A	В	B	A]	B,	A		11				l	Ì		ĺ
В	B-4				A-3			1	+	_			_							1			i
D	B-4			B-1			1D	ID	D	B	B_{I}	D I I	B۱	A		1				1			ĺ
F	B-4	C-3					E	E	D	_				AE						l	- 1	1	ĺ
G	A-4				A-4				-				_		_					l	- 1		ĺ
J	C - I				B-3		F	F	D	F	B	EH	Fl	٩F	- 1					l			l
K	A-4				B-4		G	F	D	_		_	_		7					Į			l
L	C-3			C-1	A-4			+	+			_	_		_								l
M	C-4		ļ	C-3		·	H	H	D	H	Bl	Elt	HI	4 H		1				- 1			l
N	C-3				C-4		است.	1	1-1		<u>U 1.</u>	=+		*1 * * 1		1							l
Р	B-3	ļ	ļ	ļ	A-3											1 1	i			- 1	1	ı	1
<u> </u>	B-3	 		<u> </u>	C-3	 																	
R	B-3	ļ		C-2	B-1	 							_					т _				_	
S	B-3	 	 	 	D-1	+								2	1	3	4	5	6	- 7		8	
	A-3	ļ			D-1				-		AV				 		D - I	D-3	C - I				
U V	A-3	ļ			B-1	 			-		AX							C - 3	B-4				
w v	C-3		ļ	C-3	C-4				\vdash		AY		+		├			C-3 B-2	C-I D-4			-	
x	C-3	C-3		 	B-4	+			-		BA				+								
Ŷ	D-2	B-4		C-2	B-4	 			-		BB				┼			D-2 C-3	B-2				
z	C-2	B-4		C-2		 - 			-		BD				+			C-2	D-3				
AA	C-2			C-2	D-4				-		BF		\dashv		\vdash			C-1	C-1		-		
AB	C-2			C-2	D-3	+			-		BG				+			B-1	D-3				
AC	C-1	 		B-2		t			-		BH		- +	A-4	Ť			 _ ` ` 	B-3				
AD	C-1			B-2		† · · · · · · · · · · · · · · · · · · ·					ВК				<u> </u>			B-1	D-4				
AF	B-1			B-2					-		BL		$\neg \dagger$		†			B-1	D-3				_
AG	B-1	C-2		D-2							ВМ				 			1	†	, c-	-4	B-	3
AJ	B-I			C-2							BN		$\neg \dagger$		†			 	†	В-	-4	8-	3
AK	B-I			C-2	D-4					-	ВР	<			1			1	1	D-	-3	D-:	2
AL	C -I				C-1						BQ				1				†	В-	2	c-	
AM	C-I	D-3									BR							1		Α-	-2	C-	
AN	C-1				B-2						BS		- 1		1				I	Α-	-2	C-	1
AP	A-4				B-4						ВТ				I				I .	Α-	- 4	Α-	3
AQ		B-4		B-2							BU						A - 3	A-2	1				
AR		B-3		B-I	A-2					_	BV			A-4				D 3	l		l		
AS		C-3			A-4	ļ ļ					BW			A-3					B-3				
AT		C - 3		١.	C-I	l			NØT	E A	LL UN	MARK	(ED I	RESISTØR	S ARI	E 025	WATT	5%	•				
AU	7	D-2		<u> </u>	C-2														D /\	0.0	~ l		_
R5 I K		rcc (H	R12		c (H ⁷)	RI4 IK VVVCC													P/N	899	94,	60	0
R4	0	(R3			R8		٠.	. 4 - 4			FLE	BIT CON	PUTERS LTD	1 4 1	ISE	A TILE						
(H2		rcc (H	5)— ××	vc	с (Н 8)—	√× — vcc O			- A - A				ONTO	01 0074	AB 10	27.4		DETAIL	ED LO	GIC D	IAGF	RAM	
RIS	9		R3	5	$\overline{}$	RI6	LISTS	- 4 +		•	45.4		ناليك	OL DATA	AB IC)8-A		T.	T.Y CO	ONTRO	LLE	R	
(H3)		/CC (H		vc	C (H9)	ik	ئے ت	OO N	OT SCA	LE DE			4 V T	1:40	1		\dashv						
			RI			8 - K 8 - K	H V	Z. EBIV		51			\ \	i v. Sekrik∯	<u>.</u>			1 :4	ENT I	<u> </u>	н,	awin :	41.
		(H	⊙~ ~\?`	~~~ vc	C (HII)	-vcc :	SETACHE							4. î. ` ` î	1"" 5		7			: -			
					_	68	5 -	, SH				┦ ᠈		•	, [.]			6	301	640	J
						A Y						-	[HAIM J.	J. [May 2					5,,, 6	1	,r C
												Q.	+				1						`



89633300

ш



OSCILLATOR/ BAUD RATE SELECTOR

ELBIT COMPUTERS LTD

CONTRUE DATA


DETAILED LOGIC DIAGRAM


T.T.Y CONTROLLER

89616400

OF

C





89633300

L			REVISION	RECOR	D							
R	ΕV	ECO		RIPTION	2.340	DRFT	DATE	CHKD	APP			
		CK410	REDRAWN PER	LEDRAWN PER CDC STDS								
17	1	CK612										
11		CK638			. E							
		CK 765		٠,	MILE							
		CK 784		دلاري	•							
1 1		CK 785		ζ.								
<u> </u>		CK858										
_		CK1179	RELEASED C	LASS A	. ALL	+5V R	KEPL. BY	YVCC				
	В	CK 1228	OFF-SHEET R U68 WAS 213	EF "BV" H. FITS	'ADDE ASSY	D. SH2 89942	2700,	EPL 1	3Y 068			
	С	CK1241	CK1228 CANC CHANGES THA 1241.	ELLED.	COMBII AR IN	CK 122	ITH CK	(1241,. AR IN	SAME I CK			
	D	CK828	REVERSE CHA	NGES T	0 U5 &	U7 IN	ECO 6	12.				
	E	CK1268	U68-1.2 REPL	U22-19/U60-4 REPLACES U22-19/U68-1,2; U29-8/ U68-1,2 REPLACES U29-8/U46-9; U68-12/U46-9 REPLACES U68-12/U60-4.								
-	F	CK1422	FITS PWA 89976400.IN CORPORATES REWORK OF CK1268 & DELETES OSCILLATOR REWORK OF CK858, U68 is 74411.									
	E	CK1446	FITS PWA 89 CK1268, U68			RPORA	TES R	EWOR	K OF			
	Н	CK 1447	REVISION RE 89947600.	CORD:	168 W	AS 213	H. FIT	s PW	Ά			
							P/N 89	94 760				
	TAILED LOGIC DGM.			IDENT	C 89		400)	REV H			
					SHE	^{ET} 9						
	ere director.											

5-409

W.

TTY CONTROLLER (PWA 89984700, logic diagram 89616400, revision G)

The logic diagrams and logic descriptions for PWA 89984700, logic revision G, pages 5-410 through 5-415, are basically the same as for PWA 89947600, logic revision H, pages 5-402 through 5-409.

The sheets of logic revision G are located on the following pages of this manual:

sheet	1	2	3	4	- 5	6	7	8	9
page	5-411	5-412	5-405	5-413	5-407	5-408	5-414	5-400	5-415

PWA 89984700, logic revision G, differs from PWA 89947600, logic revision H, in the following areas:

Sheet 1: Revision G matches PWA 89984700.

Sheet 2: *zone A-3: AND-gate U68 is type 213H


Sheet 4: *zone C-3: AND-gate U68 is type 213H

Sheet 7: *zone A-3: AND-gate U68 is type 213H

Sheet 9: revision record G

The logic descriptions for revisions J and H also apply to-revision G.

REVISION RECORD



89633300

		REVISION RECORD
REV	ECO	DESCRIPTION DRFT DATE CHKD APP
06	CK410	REDRAWN PER CDC STDS
107		
11	CK638	
	CK 765	FACSIMILE
1	CK 784	, cs1m,
	CK 785	ξ N°
111	CK858	
A	CK1179	RELEASED CLASS A. ALL +5V REPL. BY VCC.
В	CK 1228	OFF-SHEET REF "BY" ADDED. SH2 "AP" REPL BY U68 U68 WAS 213H. FITS ASSY 89942700.
С	CK1241	CK1228 CANCELLED. COMBINED WITH CK1241, SAME CHANGES THAT APPEAR IN CK1228 APPEAR IN CK 1241.
D	CK828	REVERSE CHANGES TO U5 & U7 IN ECO 612.
E	CK1268	U22-19/U60-4 REPLACES U22-19/U68-1,2; U29-8/ U68-1,2 REPLACES U29-8/U46-9; U68-12/U46-9 REPLACES U68-12/U60-4.
F	CK1422	FITS PWA 89976400.IN CORPORATES REWORK OF CK1268 & DELETES OSCILLATOR REWORK OF CK858. U68 is 74411.
G	CK1446	FITS PWA 89984700.INCORPORATES REWORK OF CK1268, U68 IS 74HII.

P/N 89984700

DETAILED LOGIC DGM. T.T.Y. CONTROLLER	CODE IDENT	DWG NO 8961640	00	REV G
		SHEET 9		

89633300 E

TTY CONTROLLER (PWA 89976400, logic diagram 89616400, revision F)

The logic diagrams and logic descriptions for PWA 89976400, logic revision F, pages 5-416 through 5-419, are basically the same as for PWA 89984700, logic revision G, pages 5-410 through 5-415.

The sheets of logic revision F are located on the following pages of this manual:

sheet	1	2	3	4	5	6	7	8	9
page	5-417	5-412	5-405	5-418	5-407	5-408	5-414	5-400	5-419

PWA 89976400, logic revision F, differs from PWA 89984700, logic revision G, in the following areas:

Sheet 1: Revision F matches PWA 89976400.

Sheet 4: *zone C-4: The oscillator circuit contains 47 picofarad capacitor C20 and 180 ohm resistor R62 in the path of crystal Y1, and 0.47 nanofarad capacitor C18 to ground, on the input line to the base of transistor Q6.

Sheet 9: revision record F.

Except for the change in the oscillator circuit on sheet 4 described above, the logic descriptions for revisions J, H, and G also apply to revision F.

OFF SHEET

REFERENCE LETTER

D

G

1

R

U

٧

W

Υ Z

AA

AB

AC

A D

ΑF

AG

ΑJ

AK

AL

AM

AP

AQ

AR

AS

AT

ΑU

B-4

B-4

B-4

A-4

C - I

C-3

C-4 C-3

B-3 B-3

B-3

B-3 A-3

A-3

C-3

C-3

C-3

D-2

C-2

C-2

C-2

C-1

C-1

B-1

B-1

B-1

C-I

C-1

C-1

A-4

R40

R19

C-3

C-3

B-4

C-2

D-3

B-4

B-3

C - 3

C - 3

D - 2

(H6)-

ØFF SHEET REFERENCE

B - I

SHEET LOCATION

B-1

C-1

C - 2

C-3

C-2

C-2

C-2

C-2

8-2

B-2

B-2

D-2

C-2

C-2

B-2

B-1

R36

R35

-~~

6

A-3

A-4

B-3 B - 4

A-4

C-4 A-3

C-3

B-1 D-1

8-1

C-4

B-4

D-4

D-3

D-4

C-J

B-2

B-4

A - 2

A - 4

C - 2

REVISION RECORD

89633300 1

and the second

6 6

	REVISION RECORD								
REV	ECO		DESCRIPTIO	N .	C	RFT	DATE	CHKD	APP
06	CK410	REDRAW	N PER COC	STDS					
17.	CK612 CK638								
	CK 765			SIMILE					
1	CK 784 CK 785		EAC'	214.					
	CK858		•						
Α	CK1179	1	ED CLASS						
В	CK 1228	OFF-SHE	EET REF "I S 213H. FI	TS AS:	DED. SY 89	SH2 1942	"AP" (REPL 1	37 068
С	CK1241	CHANGE	CANCELLE S THAT AP	PEAR	IN CK	< 122	8 APP	EAR IN	SAME J CK
D	CK828		E CHANGES						
E	CK1268	1068-1.2	UGO-4 REP REPLACES LES UGB-12	U29-8	3/U46	19/U -9;	68-1,2 U68-1	2/U46	-8/ -9
F	CK1422		NA 899764 & DELETES 74411.						
-									
-									
						ı	P/N 89	976400)
	D LOGIC		CODE IDENT	C	DWG 1		400	O	REV
. I. C	JON 1 ROL	ione bear box []		A	SHEET	q			X

ENCLOSURE POWER INPUT

The power supply and power input wiring of the main computer enclosure (equipments AB107/AB108) and that of the expansion enclosure (equipment BT148) are identical.

A Power Supply Input-Output Wiring Diagram shows the input power distribution in the equipment. The power line enters the enclosure through the line filter unit and is taken to the power supply unit (PSU) and the blowers through the PSU terminals. The PSU generates all internal supplies for the equipment.

The power supply wiring diagrams in this section apply to the following different equipments:

DRAWING NO.	PAGE NO.	EQUIPME	NTS
89762200	5-429	AB107-A04 to A09 AB108-A04 to A09	Part of BT148-A06 BT148-A05 and down
89942600 *	5-431	AB107-A12 and up AB108-A12 and up	Part of BT148-A06
89911800 *	5-433	AB107-A10 to A15 AB108-A10 to A15	BT148-A07
89601601	5-435	AB107-A16 and up AB107-C AB107-D	AB108-A16 and up BT148-A08 up AB108-C BT148-C BT148-D

The wire lists in section 9 give details on the interconnections.

The line filter unit and the power supply unit are described later in this section.

Note also that all series have one forced-air blower in the power supply and three axial fans installed in the top of the enclosure. Type identifiers C and D have two more fans, installed in the bottom of the enclosure.


89633300 F 5-421

^{*} In using wiring diagram 89911800 for the programmer's console connections in series Al2, Al3, Al4, Al5, substitute the programmer's console connections of wiring diagram 89942600.

THE POWER INPUT CIRCUIT

The input circuit of the enclosure (Line Filter Unit) is mounted at the top center of the rear panel. See figure 3-7 and the detail on this page. The following table summarizes the components and their functions.

DESIGNATION	NAME	FUNCTION
Jl	Line power socket	Accommodates the line power cord
Fl	Input fuse	Line protection
F2	Battery fuse	Battery protection
S 1	AC line switch (on/off)	Applies ac line power to the equip- ment
FL1, FL2	Line filters	Isolate the equipment from surges and noises on the ac line
J2	Margin test socket	Used in the Margins test (Refer to section 6)



POWER SUPPLY UNIT (PSU)

The PSU is an autonomous assembly mounted at the top of the front door of the AB107/AB108 main computer enclosure and in the same place in the BT148 expansion enclosure. The PSU is part of the equipment which it supplies.

This sheet summarizes the circuit diagrams showing the power supply unit; the diagrams themselves are given in the following pages, together with a brief description of the circuit functions. All connectors for connecting the PSU to the rest of the AB107/AB108 or the BT148 equipment are brought out on the power supply connector panel on four terminal strips: TB1,TB2,TB3,TB6. These terminal strips are shown in a figure on one of the following pages.

The interconnection (wiring) diagrams show the interconnections between the main units of the power supply, including terminal strips, for all series of computers in the field.

The power supply unit receives the main line power through the input circuit mounted at the rear of each enclosure. This input circuit, as well as the general power input connections to the enclosure, have already been presented.

The block diagrams of the PSU and their descriptions appear in section 4 of this manual. The diagrams are repeated in the following pages for convenience. Most of the circuitry of the PSU is mounted on two printed circuit boards within the power supply assembly, as follows:

BOARD DESIGNATION	DRAWING NO.	ASSOCIATED CIRCUITS			
High Power (HP) and Control	89657700	Ac-to-dc converter, V _{cc} regulator, +35V preregulator, Protection and control circuits (except individual current limits)			
Low Power (LP) 89640800		Regulators, individual current limit circuits, reference voltage generator, battery charge circuit			

WARNING

The power supply does not use a main isolating line-transformer at its input. Its circuits between the ac line input and the isolating networks are therefore at line voltage. Do not handle the PSU while the computer line cord is connected to the ac supply.

89633300

П

POWER SUPPLY BLOCK DIAGRAM

POWER SUPPLY UNIT (continued)

COMPUTER DC SUPPLIES

Supply No.	Designation	Nominal voltage volts	Nominal Current		Remarks	
1.	Vcc	+5	35	Α	R	
2.	V _{cc2}	+5.3	3	Α	R,M	
3.	v _{ss}	+16.7	5	Α	AB107/BA201-B,R,M	
	v _{ss}	+19.7	5	Α	AB108/BA201-A,R,M	
4.	v _{BB}	V _{SS} + 3.5	40	mA	R, M	
5.	-12V	-12	100	mA	R,	
6.	-5V	- 5	1	A	R	
7.	+30V	+30	300	mA	unregulated, M	
8.	battery charger		200	mA	current regulated	
Internal	Internal supplies					
9.	+35V	+35			preregulated	
10.	auxiliary no. l	+25			unregulated	
11.	auxiliary no. 2	- 7			unregulated internal supply	

NOTES:

R : regulated supply

M : supply to the memory only

The tolerance on all regulated voltages is $\stackrel{+}{-}$ 0.5 percent.

The maximum permissible ripple is $\frac{+}{2}$ percent of each regulated voltage.

See also table 6-1.

POWER SUPPLY WIRING DIAGRAMS

These drawings show the circuits of the complete power supply units for all computer series. The circuits accommodated on the two main printed circuit boards are shown on separate circuit diagrams. High Power and Control (HP) drawing number 89657700 and Low Power (LP) drawing number 89640800.

Terminal connector strips TB1, TB2, TB3, and TB6 on the power supply connector panel provide the connections between the power supply unit and the other circuits of the computer. A following figure and figure 3-5 show the connector panel. The following table lists the connections.

	TABLE OF TERMINAL STRIP CONNECTIONS						
Connection	Designation	Connection/Function					
TB-1/1	ON/OFF	Connection to programmer's console dc POWER on/off switch; controls power supply operation.					
/2	+ SENSE	Sensing wire from +V _{CC} connection on enclosure back-plane (Figure 3-7).					
/3	RGPWR	Power fail indicator signal for Low Power Data Retention (LPDR) operation (to Memory Control board).					
/4	-SENSE	Sensing wire from logic ground on enclosure back-plane (Figure 3-7).					
/5	-12V	-12V regulated supply output					
/6	-5V	-5V regulated supply output					
/7	+30V	+30V unregulated supply output					
/8	V _{BB}	V _{BB} regulated supply output to Memory system					
/9	V _{ss}	V _{SS} regulated supply output to Memory system					
/10	V _{CC2}	V _{CC2} regulated supply output to Memory system					


continued

POWER SUPPLY WIRING DIAGRAMS (continued)

TABLE OF TERMINAL STRIP CONNECTIONS (continued)

Connection	Designation	tion Connection/Function				
TB-2/1 /2 /3 /4 /5 /6 /7 /8 /9 /10		Main line voltage inputs from Input circuit: Nominal Input to Shorting links (terminals) 110V 3, 7 1-2, 3-4-5, 6-7-8, 9-10 220V 3, 7 2-3, 5-6, 8-9				
TB-3/1 /2 /3 /4	V _{CC} MARG V _{BB} MARG + 30 V	Connections for margin-tests on V _{CC} and V _{BB} (refer to section 6)				
TB-6/1		Ground for margin circuits				
	+BAT	Battery positive terminal				
/2		not used				
/3		not used				
/4	TEST					

POWER SUPPLY WIRING DIAGRAMS (continued)




Power Supply Connector Panel (See also figure 3-5)

The main logic supply (V_{cc}) and logic ground are brought out on two separate terminals. A heavy gauge wire, suitable for carrying the high current of this supply (nominal 35 amperes), connects these terminals to the backplane of the enclosure. The cabling of the other supplies also terminates on the backplane, as shown in figure 3-4.


Power supply internal connections are made on terminal strips TB4 and TB5, mounted inside the power supply unit on the frame carrying the output filter and capacitors. Other components are shown on these drawings grouped according to the mounting positions within the power supply assembly. They are shown in their functional relation to the rest of the circuitry in circuit diagram 89657700 for the High Power and Control Unit (HP) and in circuit diagram 89640800 for the Low Power (LP) Card. They are described in the following pages.


For instructions and explanation of enclosure grounding, refer to the installation instructions in section 6 and to the maintenance aids in section 7 of this manual. Refer also to the Site Preparation Manual, publication number 60437000.

5-428 89633300 F




5-431/5-432









NOTES, I ARROWS SHOW DIRECTION OF POWER FLOW OR DIRECTION OF CONTROL.

THE MAIN POWER FLOW IS INDICATED BY THICK LINES.

2 | ISOLATING TRANSFORMERS (1.1)

3 SINGLE LINE SIGNAL - FLOW REPRESENTATION IS USED IN THIS DIAGRAM, EXCEPT FOR THE CIRCUITS AT LINE VOLTAGE

SHORTING JUMPER

POWER SUPPLY DETAILED BLOCK DIAGRAM

HIGH POWER (HP) AND CONTROL ASSEMBLY (Drawing number 89657700)

WARNING

The power supply does not use a main isolating line-transformer at its input; its circuits between the ac line input and the isolating networks are therefore at line voltage. Do not handle the power supply unit while the computer line cord is connected to the ac supply.

Function

The HP assembly is part of the power supply assembly. It carries the circuits in the main power path as well as protection and control circuits.

The circuits in the main power path are:

- main line rectifier and filter
- main fuse (F1) and crowbar
- switching regulator for $V_{\rm cc}$ with its control circuit and current limit detector
- inverter (chopper) and main isolating transformer (T1)
- rectifiers and output filters

The protection and control circuits are:

- inverter start circuit (associated with the inverter-chopper in the main power path)
- switching control circuit, associated with the V switching regulator in the main power path
- current limit, overcurrent latch and crowbar driver
- power fail detector and recovery relay

These circuits are described in the following paragraphs; the block diagram on the next page may be referred to as an aid in understanding the interrelation of the circuits.

POWER SUPPLY UNIT (continued)

HIGH POWER (HP) AND CONTROL ASSEMBLY (drawing 89657700, continued)

Main Line Rectifier and Filter

The ac line voltage from the Input Circuit is applied to the rectifier bridge CR8. When working from 220V line input, the capacitors associated with the rectifier act as a filter, with the resistors aiding to divide the dc voltage across them evenly. When working from 110V line input, the line voltage is also applied to the junction between the two capacitors (refer to the wiring diagrams) which now act as a voltage-doubler and filter combined. As a result of this configuration, a dc voltage of about 350V is generated at the output of the circuit with either 110V or 220V line input.

Main Fuse and Crowbar

The power supply unit is protected by the main fuse F1 in the high voltage dc line at the main rectifier and filter output. It is blown when the SCR-type crowbar CR7 is gated-on by the Crowbar Drive circuit (see below).

Switching Regulator For V_{cc}

The main logic voltage $V_{\rm cc}$ is regulated in the switching regulator, consisting of main switching transistor Q1, filter inductor L1, catching diode CR1. None are mounted on the HP board assembly. Refer to section 4 for a description of the principles of operation of switching regulators. The Q1 emitter-base feedback path through two windings of pulse transformer T3 sustains oscillations in the circuit. The third winding of T3 is driven from the regulator control circuit output, which both initiates and controls the frequency of the switching.

The V Regulator Control Circuit

Output circuit Q3,Q4,Q5 provides a drive pulse to pulse transformer T3 when a negative-going pulse appears on the base of transistor Q4. It prevents oscillations by shorting the T3 winding when transistors Q5,Q6 saturate (positive pulse at their base). Note that transistor Q3 extends the voltage

HIGH POWER (HP) AND CONTROL ASSEMBLY (drawing 89657700, cont'd.)

range of the output circuit. Transistors Q7, Q8, Q9, drive the output circuit, the point of control for the switching regulator being at the base input to Q9.

This point is driven normally by controlled pulses from comparator U4 through buffer Q13 and oscillator Q10, Q11. This circuit compares the $\rm V_{\rm CC}$ voltage at the enclosure backplane (+SENSE) with the $\rm V_{\rm CC}$ reference from the reference generator. The duty cycle of oscillations and therefore that of the switching regulator depends on the difference between these signal levels, thus closing the regulator feedback loop. Transistor Q14 and associated components control the rise and fall times at the comparator output.

The control signal at the input to the switching regulator driver (09 base line) is subject to control by the overcurrent circuits actuated from the overcurrent detectors of the various supplies, except that in the main power path (see below).

Note that transformer T3 provides voltage isolation between the regulator (at high voltage) and its control circuit.

Resistor RI (mounted outside the HP board) in the main current path is connected to the current limit circuit. It is also connected to the crowbar to blow the fuse in case the current limit fails.

89633300 A 5-439

HIGH POWER (HP) AND CONTROL ASSEMBLY (drawing 89657700, cont'd.)

Inverter and Main Isolating Transformer

The dc power from the $V_{\rm CC}$ regulator is inverted to 20 KHz ac in the chopper circuit of transistors Q2, Q3 (mounted off the HP board). The primary of transformer T1 is an essential part of the chopper; it also provides the isolation from the line voltage in the main power path. One pair of windings of transformer T3 is used for current-feedback in the chopper circuit, the other pair is for driving it.

The chopper is not self-starting. Phase shift oscillator Q15 is provided to drive it through output stage Q16, Q17 and the driver coils of transformer T3. This circuit is used as a starting oscillator for the chopper on initial switching on and during start-up after power failure. Once the chopper gives an output voltage the circuit provides a feedback path through transformer T2, resistor R55 and transformer T3. Note that the change in function of the circuit comes about because of the low impedance of R55 and the path through T2 as compared with the impedance of the resistor chain (R57 through R60) in the phase shift circuit.

The main isolating transformer is Tl. It has three center-tapped output windings. One winding feeds the rectifiers and filters for the main logic supply V_{CC}. Another winding provides 35 vac to the LP board and also feeds the rectifiers for the internal +35 vdc supply. The third one (shown in the wiring diagrams) provides 7 vac to the LP board.

Note that the logic ground is not defined at the center tap of the winding supplying the main logic voltage $V_{\rm cc}$, but is defined at the output of the filter for this supply.

POWER SUPPLY

HIGH POWER (HP) AND CONTROL ASSEMBLY (drawing 89657700, contid.)

Rectifiers and Output Filters

The main logic supply voltage ($V_{\rm CC}$) is derived from one winding of the isolating transformer (T1) through full wave rectifier CR5, CR6 and its output filter (C3, C14, L2, T3; all mounted on the filter chassis off the HP board). Note that a comparatively simple filter network provides a dc supply with very low ripple content as the frequency of the alternating supply is high (20KHz) compared to line frequency.

Current Limit, Overcurrent Latch and Crowbar Driver Circuits

The power supply is protected against overcurrent by overcurrent detectors in a number of circuits. These detectors act through the current limit circuit, and the overcurrent latch, or directly on the crowbar driver circuit.

When the crowbar driver circuit is actuated, it blows the main fuse (FI); when the current limit circuit is activated it inhibits the $V_{\rm CC}$ regulator control circuit and activates the power fail detector and alarm.

The various current limit modes are as follows:

- if the current limit is exceeded in any one of the protected supplies on the LP board, a signal appears on the overcurrent bus which is an input to the current latch circuit;
- if the current limit is exceeded in the main power path, the current limit resistor associated with the V regulator (RI, mounted off the HP board) actuates the Crowbar Driver circuit;
- if the current limit is exceeded in the main power path, the current limit resistor (RI) in the V_{CC} switching regulator also actuates the overcurrent circuit through optical coupler UI.

HIGH POWER (HP) AND CONTROL ASSEMBLY (drawing 89657700, cont'd.)

In addition to the overcurrent protection, the power supply is protected against the voltage exceeding the preset maximum value on any one of the regulated supplies on the LP assembly. The overvoltage detectors situated there are ORed together and actuate the crowbar circuit through transformer T1.

The crowbar driver consists of three firing circuits for the crowbar SCR (UR7). When the crowbar is fired it blows the main power supply fuse (FI). The three circuits are described here.

One circuit consists of transistors Q1, Q2 connected in a Silicon-Controlled-Rectifier (SCR) configuration. When the voltage across the main power path current limit resistor (R1, off the HP board) exceeds the base-emitter "on" voltage of transistor Q1, the compound connected transistors short the crowbar SCR (CR7) anode to its gate through resistor R7, thus firing it.

As a further precaution against a short circuit, the voltage across the main power path current limit resistor (R1, off the HP board) is applied to the crowbar gating circuit, through diodes CR2, CR3, thus firing it almost directly. This precaution is included in view of the high currents in the main power circuits. This circuit comes into operation only if other parts of the drive fail.

The overcurrent circuit receives its input from the current limit resistor in the main power path (R1, mounted off the HP board) through optical coupler U1.

The signal from the optical coupler acts through amplifier Q18, Q19, Q20; should the instantaneous current exceed the preset value, Q18 applies a

HIGH POWER (HP) AND CONTROL ASSEMBLY (drawing 89657700, cont'd.)

positive voltage to the ${\rm V}_{\rm CC}$ regulator control circuit and cuts the pulse controlling the regulator.

The overcurrent latch consists of transistors Q22, Q23 connected as a Silicon Controlled Rectifier (SCR) and associated components. A signal from the overcurrent bus from the LP card fires this and so stops the pulse train in the $V_{\rm cc}$ regulator control circuit. As an additional precaution this SCR may be fired through comparator U5. The comparator is actuated when the overcurrent signal from transistor Q19 has been present for about one second (time-constant C33, C32, R67).

The latch is reset by the signal from the POWER on/off switch on the Programmer's Console acting through the LP card.

The power fail detector (U2, U3), when activated, generates the power fail signal (RGPWR). This is transmitted to the Memory Control board and initiates the Low Power Data Retention (LPDR) mode of operation.

This circuit is activated in the following cases:


- when the V_{cc} regulator control circuit is stopped
- when the overcurrent latch circuit has been activated.

HIGH POWER (HP) AND CONTROL ASSEMBLY (drawing 89657700, cont'd.)

Comparators U2, U3 are connected as Schmitt-triggers and generate the output signal as soon as activated. To avoid hunting, capacitors C16, C17 act to delay the resetting of the circuit and the removal of the power fail condition.

This circuit, as the rest of the power supply protection circuits, receives its supply from the +35 vdc internal supply bus. Note that this bus is also connected to the +25 vdc auxiliary supply. Thus if the power supply as a whole fails, these circuits remain active, provided the main line voltage has not been removed.

5-444



REVISION RECORD: REVISION B, ECO CK1475, ZONE D-7: CONNECTION R11/CIRCLE 2 REPLACES C7/CR5/CIRCLE 2

LOW POWER CIRCUIT ASSEMBLY (drawing number 89640800)

Function

The Low Power circuit assembly is part of the power supply assembly and carries the following circuits:

- regulated voltage supplies and associated over-voltage detectors (except V_{CC} supply)
- reference voltage generator
- current limit for +30V supply
- battery charging circuit with battery fuse crowbar
- general current limit crowbar driver
- auxiliary on/off sensor
- auxiliary internal supplies: +25V, -7V

These circuits are described in the following paragraphs. The block diagram on the next page may be referred to as an aid in understanding the interrelation of the circuits.


The +30V unregulated supply is derived directly from the +35 vdc internal preregulated supply through resistors (R62, R63) of the current limit circuit. The current limit detector is a conventional circuit: when the current taken from the supply causes a voltage drop across the resistors equal or greater than the turn-on voltage of the transistor (Q29), the transistor saturates and applies the +35V bus to the over-current bus at terminal 11, through resistor R67.

LOW POWER CIRCUIT ASSEMBLY (drawing number 89640800, cont'd.)

The -12V regulated supply is derived from a half-wave rectifier on the 35 vac winding of transformer T1. It is regulated by a conventional series regulator circuit working between this voltage and the +35V bus. The two inputs of the regulator differential amplifier are remote ground (-SENSE) and the general voltage reference (VREF) from the reference generator. The output voltage of the regulator can be adjusted by means of potentiometer RV4 in the reference voltage divider chain. The potentiometer is accessible through the top cover of the power supply unit (refer to Figure 6-4). The supply is connected to the over-voltage detector through transistor Q23 (see below); its current is limited by resistor R58 in the emitter circuit of the series regulating transistor (Q28).

The -5V regulated supply is derived from the full wave rectifier (diodes CR12, CR13) on the 7 vac winding of transformer T1. It is regulated by a conventional series regulator circuit working between this voltage and the +35V bus. The two inputs of the regulator differential amplifier are remote ground (-SENSE) and the general voltage reference (VREF) from the reference generator. The output voltage of the regulator can be adjusted by means of potentiometer RV5 in the reference voltage divider chain. The potentiometer is accessible through the top cover of the power supply unit (refer to Figure 6-4). The supply is connected to the overvoltage detector through transistor Q22 (see below). The current in this supply is limited through the general overcurrent bus; the conventional detector (R28, Q19) saturates transistor Q29 when the supply current exceeds a preset value; Q29 in its turn applies the +35V bus to the overcurrent bus (terminal 11), through resistor R67. Note that Q29 and the Q16, Q17 pair are common to this circuit and the +30V supply.

89633300 F 5-447



Power Supply Regulator and Control Circuits: Block Diagram

LOW POWER CIRCUIT ASSEMBLY (drawing 89640800, cont'd.)

The V_{BB} regulated supply is derived from the +35V internal supply. It is regulated by a conventional series regulator using transistor Q30 as the series element and the differential amplifier in the reference voltage generator package (U3) as the comparator. The two inputs of this comparator are the general voltage reference (VREF) through R79 and the tap on the voltage divider The output voltage of the regulator can be adjusted by chain on the output. means of potentiometer RV3 in the output voltage divider chain. potentiometer is accessible through the top cover of the power supply unit (refer to Figure 6-4). Note that this adjustment affects the value of V_{cc} directly - see V_{SS} supply below. The supply is connected to the overvoltage detector through diode CR34; its current is limited by the conventional circuit of Q31, R77, which cuts off the series regulator on occurrence of overcurrent. The regulator output voltage (and therefore V_{SS}) can be changed by loading the output voltage divider chain and through it one of the comparator inputs through the V_{RR} MARGIN terminal (refer to Section 6 for Margin Tests).

The V_{SS} regulated supply is derived from the +35V internal supply, and is regulated by a switching regulator (see Section 4 for the principles of operation of switching regulators). The switching element in this circuit is transistor Q44 with Q9 as predriver and Q8, Q33 as parallel drivers. The main output filter capacitors are located on the filter board in the power supply assembly. See the relevant power supply wiring diagram.

The regulator is driven at about 22 KHz by emitter-coupled oscillator Q11, Q13. The duty-cycle of this oscillator (and therefore the proportional regulation of the circuit) is determined by the ratio of emitter currents of the two transistors. This in turn is controlled by the differential amplifier Q10, Q12 sharing the current source Q39, Q40. One input of the differential amplifier is the V_{SS} reference voltage derived from the V_{BB} supply through driver transistor Q34. To avoid sudden changes in the inductor current (and therefore large voltage spikes on the inductor) a rise-time limiter integrator (R101, C47 and Q45) is included in the reference line of the regulator.

89633300 F 5-449

LOW POWER CIRCUIT ASSEMBLY (drawing 89640800, cont'd.)

Overcurrent in this circuit is detected by the voltage developed on R98 acting as the gating voltage on transistors Q14, Q15 connected as a Silicon Controlled Rectifier (SCR). This is driven by the oscillator output and is therefore reset on every cycle of the switching inverter. When an excess current flows through the switching transistor, +35V is connected to the overcurrent bus through transistor Q15. This supply is connected to the overvoltage detector and crowbar circuit through diode CR33.

The V_{CC2} regulated supply has a similar circuit to that of the V_{SS} supply. It receives its reference voltage through a reference voltage divider chain and its output voltage can be adjusted by potentiometer RV2. Access to RV2 is obtained through the power supply assembly cover (refer to Figure 6-4).

The reference generator utilizes the reference portion of the voltage regulator package U3 (see the circuit diagram below) to supply the reference voltage to the regulated power supplies. Its supply is referred to the remote enclosure ground (-SENSE); it is switched through from either the auxiliary supply or battery by transistor Q32, under control of the dc POWER on/off switch on the Programmer's Console.


The overvoltage detector and crowbar input circuit utilize the comparator in the voltage regulator U1 to turn on the transistors Q24, Q25 connected in a Silicon-Controlled-Rectifier (SCR) configuration when an over-voltage occurs on any one of the regulated supplies (-12V, -5V, $V_{\rm cc2}$, $V_{\rm SS}$, $V_{\rm BB}$, $V_{\rm cc}$). The positive supplies are ORed to the inverting input through common base level shifters Q22, Q23. The comparator thus changes state when the absolute voltage on any one of the supplies increases over the value preset by the voltage divider on each supply. The inputs to the comparator are biased from the reference source in U1.

5-450 89633300 F

LOW POWER CIRCUIT ASSEMBLY (drawing 89640800, cont'd.)

VOLTAGE REGULATOR (µA723C)

CIRCUIT AND TERMINAL ASSIGNMENTS



89633300 F 5-451

LOW POWER CIRCUIT ASSEMBLY (drawing 89640800, cont'd.)

Thus when UI turns on transistors Q24, Q25, they apply the switched battery or auxiliary supply to the crowbar bus. This signal turns on the battery crowbar (SCR Q46) and actuates the crowbar circuit on the HP assembly (drawing 89657700), which in turn blows the main supply fuse (F1), and the battery fuse (F2).

The following text relies on HP assembly drawing 89657700 and on the relevant power supply wiring diagram.

The on/off dc POWER switch on the Programmer's Console controls the supply to the crowbar input circuit (just as it controls the supply to the reference generator). When it is on, transistor Q32 switches on the battery or the auxiliary supply through to the supply line of the crowbar circuit.

The auxiliary on/off sensor (U2) is a voltage regulator package connected as a Schmitt-trigger. The on/off dc POWER switch of the Programmer's Console controls its output frequency which forms the input signal of the power fail detector on the HP board.

Two auxiliary supplies are generated on the LP board. The -7V supply (feeding the -5V regulated supply) is generated by full-wave rectifier CR12, CR13 from the 7 vac output winding of the main transformer T1.

The +25V supply is generated by the rectifier bridge (CR21, CR22, CR23, CR24) from the separate auxiliary mains transformer T2. This supply feeds the auxiliary supply line while the main power circuit and isolating power transformer T1 do not reach their normal voltage. This may occur when the equipment is first switched on, or when it recovers from power failure.


5-452

LOW POWER CIRCUIT ASSEMBLY (drawing 89640800 cont'd.)

With the main power circuit supplying full voltage, the 35 vac winding on the main transformer (T1) takes control of the auxiliary line through halfwave rectifier CR30.

The battery charging circuit charges the Memory Hold Battery (equipment GD 611-A) from the +35V internal supply. When this supply is on, transistors Q20, Q21 form a current source which feeds the battery through current amplifier Q43 (terminal 17).

The battery supplies power to the +35V bus and through it to the equipment through isolating diode CR31 when the +35V supply fails (power fail condition: Low Power Data Retention (LPDR) mode of operation).



SECTION 6

MAINTENANCE

MAINTENANCE

This section applies to the equipment listed in Section 1 of this manual.

TOOLS AND SPECIAL EQUIPMENT

The following is a list of maintenance tools for the equipment.

Part Number	Part Description	Quantity
12210275	Tweezer Fine Point	1
12210314	Iron Soldering 15W Miniature	1
12210315	Tip Soldering Iron .046 In. Spade	2
12210433	Stripper Wire 20-20 Ga	1
12210437	Solder 60/40 24 Ga. (.022 In)	1
12210849	Tool Wire Removal 20-26 Gauge	1
12210436	Desoldering Tool	1
89688700	Board Extender	2
89980600	Board Extractor	1
	Oscilloscope (Tektronix 453 or Equivalent)	1
	Voltmeter (20,000 ohm/V min)	1
	Load Resistor 60 ohm, 5%, 10 watt	2
	Isopropyl Alcohol	

The publications listed below are applicable to the equipment.

	<u>Publication Number</u>
Mini Computer Site Preparation Manual	60437000
1784 Reference Manual	89633400
1784 I/O Specification Manual	89673100
1700 Computer System Codes Manual	60163500
Teletypewriter C.E. Manual	60163700
System Maintenance Monitor (SMM 17)	60182000

Refer also to Preface of this Manual.

CALIBRATE POWER SUPPLY LEVELS

This calibration applies to both main and expansion enclosures.

Check/Condition

System power on, system not operational.

Action

- 1. Open the enclosure rear cover.
- 2. Connect the voltmeter (multimeter) to the test point (TP) for the main logic supply (V_{CC}); location of the test point is shown in Figure 6-1.

<u>Check</u> the value of the V_{CC} supply (see Table 6-1).

Yes
Go to next step

- a. Adjust the V_{cc} supply voltage by screwdriver control located as shown in Figure 6-4.
- b. Repeat check.
- Repeat 2 with the computer running under test.
- 4. Repeat 2 and 3 for the following supplies: -12V, -5V, +30V (see Table 6-1).
- System ac power switch OFF,
 front panel dc POWER switch ON,
 memory hold battery installed.
 Repeat 2 above for the
 following supplies:
 V_{cc2}, V_S, V_B (see Table 6-1).

TABLE 6-1 - COMPUTER DC SUPPLIES

Supply	Designation	Nominal voltage volts	Nominal Current	Řemarks
1.	V _{cc}	+ 5.0	35 A	R
2.	V _{cc2}	+ 5.3	3 A	R, M
3.	v _{ss}	+16.7	5 A	AB107/BA201-B, R, M
	v _{ss}	+19.7	5 A	AB108/BA201-A, R, M
4.	v _{BB}	v _{ss} + 3.5	40 mA	R, M
5.	-12V	-12.0	100 mA	R,
6.	- 5V	- 5.0	1 A	R
7.	+30V	+30.0	300 mA	unregulated, M
8.	battery charger		200 mA	current regulated

. !	Internal	supplies		
	9.	+35V	+35V	preregulated
	10.	auxiliary no. l		unregulated
	11.	auxiliary no. 2	- 7	unregulated internal supply
	:			

NOTES: 1. R: regulated supply M: supply to the memory only

- 2. The tolerance on all regulated voltages is less than $\frac{1}{2}$ 1/2 %.

 The maximum permissible ripple is 2 % of each regulated voltage.
- 3. All power supply levels are generated in the power supply unit (terminal configuration shown in Figure 6-5).
- 4. All power supply levels are to be measured on the computer backplane at the test points (TP) shown in Figure 6-1.

CHECK BATTERY (Optional power back-up source, equipment GD611-A)

Check/Condition

Action

- 1. System power off.
- Make sure the battery is fully charged.
 Note: the battery is fully charged if it
 is charged 32 hours. If the battery is not
 fully discharged a shorter period of charging
 may be sufficient.

Disconnect the battery from its terminals in the enclosure; refer to Figure 3-7. Connect the voltmeter (multimeter) across the battery.

WARNING

Do not short battery,

Check the battery voltage (> 24.2V).

Correct? No —

Change battery (refer to instructions in Section 3).

Yes ↓ Go to next step

2. Connect two 60 ohm 5% 10 watt resistors across the battery in parallel.

Connect the voltmeter (multimeter) across the resistors.

Check the battery
voltage (> 24.2V).

Correct? No _____

Change battery (refer to instructions in Section 3).

Reconnect battery

Go to next step.

3. Switch off all power and close the enclosure rear cover.




Figure 6-1. Computer Backplane Showing the Power Supply Test Points

INSPECTION OR REPLACEMENT OF PRINTED WIRING BOARD

Should it be deemed necessary to remove or inspect any of the printed circuit assemblies in the enclosure, proceed as follows:

NOTE

Make sure that system is not operational before switching off system power.

Do not remove any circuits with the enclosure power on.

WARNING

- System power off.
 (Power off Procedure, refer to page 6-27).
- 1. Open enclosure front door.

NOTE

When removing a printed wiring assembly note its slot number carefully for future reference.

- In a system including the expansion enclosure its power must be switched off before the main enclosure.
- 2. Remove the suspected printed wiring assembly from its place in the enclosure using the card extractor tool (part 89670300) as illustrated in Figure 6-2.

WARNING

Memory Module assemblies (equipments BA201-A, BA201-B) require special handling: refer to Section 7, Protection Against Catastrophic Damage.

- Replace a suspected PWA into its slot only
 if it is not faulty. Otherwise substitute
 a fully tested similar PWA.
- 4. Close front door of enclosure.




Figure 6-2. Use of Board Extractor and Board Extender

INSPECTION OR REPLACEMENT OF THE POWER SUPPLY UNIT

Should it be deemed necessary to remove or inspect the power supply unit in the enclosure, proceed as follows:

NOTE

The power supply unit should not be repaired in the field. In case of a fault the unit should be replaced as a whole.

- System power off.
 Open the enclosure front door.
 (Power off procedure, refer to page 6-27).
- In a system including the expansion enclosure, its power must be switched off before the power of the main enclosure.

WARNING

The power supply does not use an input isolating transformer and parts of its circuits are at line voltage during operation. Do not touch the power supply unit while the line cord is plugged in.

- Remove the power supply heat shield by removing its retaining screws on the inside of the enclosure front door (refer to Figure 6-3).
- Remove all connections from power supply connector panel (refer to Figure 6-4).
- 4. Remove the power supply unit by removing its retaining screws (refer to Figure 6-5).
- Reconnect the power supply after repair and testing or reconnect another one by reversing the procedures under 3 and 4 above.
- 6. Recalibrate the power supply voltages as described earlier in this section.
- 7. Replace the power supply heat shield by reversing procedure in 2 above).
- 8. Close enclosure front door.




Figure 6-3. Power Supply Heat Shield and Retaining Screws

POWER SUPPLY HEAT SHIELD




Figure 6-4. Power Supply Adjustments and Fuses




Figure 6-5. Power Supply Terminals and Retaining Screws

CHECK PROGRAMMER'S CONSOLE CONTROLS AND INDICATORS

NOTE

Section 2 describes the controls and indicators of the Programmer's Console. These tests relate only to the main computer enclosure after its proper installation.

Action Check/Condition 1. Press MASTER CLEAR switch 1. System power on Check that all lights corresponding to register positions (except the Breakpoint register) on the front panel are extinguished. a. Take appropriate action Yes No -Repeat check Press the M register selector and the data enter pushbutton switches (0 through 15) Check that all indicators corresponding to the switches pressed light Take appropriate action Yes Repeat check Press CLEAR button Check that all data enter indicators are extinguished

Yes

No :

Go to next step

Take appropriate action (2)

Repeat check

Notes: refer to next page.

- 4. Repeat 2, 3 for registers P, Y, X, A, Q, B
- 5. Actuate each of the following switches in turn: AUTOLOAD, MANUAL INTRPT., STOP, MASTER CLEAR, GO All pushbutton switches

Check if the switches operate
 correctly (refer to Section 2
 and the SMM manual).




- a. Take appropriate action (3)
- b. Repeat check

Controls and Indicators checked.

Notes:

- The CLEAR and MASTER CLEAR functions are defined in the Computer System Reference Manual (publication number 89633400). The signals may be traced with the aid of the Programmer's Console basic diagram (refer to Section 5) and the back-plane wire list (refer to Section 9).
- To replace an indicator lamp, carry out the appropriate procedure outlined in the following pages.
- 3. To replace a pushbutton switch, carry out the appropriate procedure outlined in the following pages.



Bottom View of Programmer's Console Pushbutton Switch Part No. 89652300 (See also CDC Specification 89652300)

INSPECTION OR REPLACEMENT OF PROGRAMMER'S CONSOLE

Should it be deemed necessary

- to inspect or remove the Programmer's Console printed wiring assembly;
- to inspect or replace a pushbutton switch or indicator lamp,
 proceed as follows:

NOTE

Make sure that system is not operational before switching off system power.

- Switch off system power according to Power Off procedure below.
- 1. Open the enclosure front door.
- 2. Remove the power supply heat shield by removing its retaining screws on the inside of the computer enclosure front door (refer to Figure 6-3).
- 3. Remove two screws holding cover of front panel from the rear of the front door (refer to Figure 6-6a).
- 4. Remove two small front covers (carrying names of switches and indicators) from the front of the door.
- 5. Remove three screws from each of the two edges of the front panel as shown on Figure 6-6b.

WARNING

Do not remove the other four screws on the (hinge side) edge of the front door, as these secure the door to the enclosure.

SYSTEM 17 PROGRAMMERS CONSOLE PUSH BUTTON SWITCH INSTALLATION

SCOPE 1.

These instructions detail requirements for installing push button switch P/N 89652300, used on System 17 Programmer's Console P/N 89640300.

APPLICABLE DOCUMENTS 2.

CDC SPEC 89652300 - Push Button Switch, SPST.

REQUIREMENTS


- 4. Premounting Preparations
- 5. Switch Preparation - Switch mounting base shall be free from burrs, as outlined in Figure 1, and other undesireable projections. Note, the Rohdium alloy contacts project 0.0035 inches below the mounting base. A smooth, projection free, mounting base is imperative for proper switch operation.
- 6. Printed Wiring Board Preparation - Cleaning

The switch is sensitive to cleaning solvents. Safe cleaning solvents to use are trichlorethylene, methyl denatured alcohol or isopropyl alcohol. PWB's shall be cleaned and dryed before mounting the switch and not afterwards.

WARNING

Do not use Freon TMC. It will eat away at the plastic material. Freon TF will distort the silcone rubber tube.

- 7. Mounting Requirements
- 8. Switch Placement Switches shall be seated flat on board and held firmly in place with a mechanical jig or other method while screws are tightened.
- 9. Mounting Torque Switches shall be mounted with a driving torque of 1 lb.-inch. Any higher may strip the plastic threading and cause the swithc to loosen.



6-15B

 To replace a pushbutton switch perform steps 6:9.

(Pushbutton switch: CDC P/N 89652300)

- 6. Locate and remove the faulty pushbutton switch: unscrew the two screws that hold it to the assembly and lift it off. (Do not lose the screws!).
- 7. Prepare the assembly and replacement switch as follows:
 - a. Switch preparation

Switch mounting base shall be free from burrs and other undersireable projections. Note, the rhodium alloy contacts project 0.0035 inches below the mounting base. A smooth, projection free, mounting base is imperative for proper switch operation.

b. Printed Wiring Board Preparation - Cleaning

The switch is sensitive to cleaning solvents. Safe cleaning solvents to use are methyl denatured alcohol or isopropyl alcohol. PWB's shall be cleaned and dried before mounting the switch and not afterwards.

WARNING

Do not use Freon TMC. It will eat away at the plastic material. Freon TF will distort the silicone rubber tube.

- 8. Mount the replacement switch on the PWB with the aid of the two screws from step 6.
 Observe the following mounting requirements:
 - a. Switch Placement Switches shall be seated flat on board and held firmly in place with a mechanical jig or other method while screws are tightened.
 - b. Mounting Torque Switches shall be mounted with a driving torque of 1 lb.inch. Any higher may strip the plastic threading and cause the switch to loosen.

- 9. Check the pushbutton switch (refer to previous subsection).
- 3. To replace an indicator lamp on the Programmer's Console assembly, perform steps 10:13.

(Indicator lamp: CDC P/N 8963700)

10. Locate and remove the faulty indicator lamp: unsolder the two legs of the lamp and remove it. To remove unwanted solder use suitable copper braid.

WARNING

Do not use suction to remove unwanted solder, suction may lift off printed conductors from the board.

- 11. Clean the printed wiring board with methyl denatured alcohol or isopropyl alcohol.
- 12. Mount the replacement indicator lamp by inserting its two legs in the freed holes until the lamp is seated flat against the board. Carefully solder the two legs to the printed wiring pads. Remove unwanted solder and clean the area using the materials of step 11.
- 13. Check the indicator lamp (refer to previous subsection).

89633300 A

- 4. To replace the 14.

 Programmer's Console

 assembly

 follow steps 14 through 16.
 - Console by the following procedure:

Proceed in removing the whole Programmer's

NOTE:

Steps noted by asterisks apply to series Al2 and down. For other series, see the notes at the bottom of this page.

- -* unsolder the power supply connection at bottom right hand corner of the assembly (looked at from the inside of the front door of the enclosure: refer to Figure 6-6a)
- -*open rear cover of enclosure, remove the connector of the assembly (refer to Figure 6-1) and slide the cable and connector through under the card nest to the front of the enclosure
- remove the printed wiring assembly by removing 10 screws around its periphery.
- 15. To reconnect the printed wiring assembly after repair or with another, good one, reverse the order of procedures 1 through 5 and 8.
- 16. Check all Programmer's Console indicators and switches according to the instructions (refer to previous subsection).
- * This step in the procedure applies only to series Al2 and down.
 For series Al3 and up, including models C and D, this instruction reads:
 - remove the power supply connector at bottom right hand corner of assembly (looked at from the inside of the front door of the enclosure). Refer to figure 6-6a.
 - * This step applies only to series Al2 and down. For series Al3 and up, including models C and D, this instruction reads as follows:
 - disconnect the two connectors on the programmer's console card which attach the main harness. They are marked J20 and J21 on the enclosure.

Figure 6-6a. Inside of Computer Enclosure Front Door

Note: This view does not apply to all series. See the note on page 3-7.





Figure 6-6b. Inside of Computer Enclosure Front Door.



INSPECTION OR REPLACEMENT OF COOLING BLOWERS

Each enclosure of type C or D is cooled by six centrifugal blowers. Three blowers are housed in the top of the enclosure (figure 6-7), two in the bottom of the enclosure (not installed in type A, see figure 6-7), and one blower is in the front door of the enclosure. (figure 6-6a). The blower in the front door cools the power supply unit mounted above it. The blowers in the enclosure (three on top and two on bottom) supply cooling air to the printed wiring assemblies in the main body of the enclosure.

Should it be deemed necessary to inspect or remove one or more of the blowers, follow the appropriate procedure outlined below.

WARNING

The computer must not be operated or switched on with the blowers outside the enclosure, or otherwise not operational. Note that free access of air around the enclosure must be maintained.

Inspection of the blower in the front door

Provided proper care is exercised system power need not be switched off.

- 1. Open the enclosure front door.
- 2. Inspect the blower visually. To check the airflow a sheet of paper may be placed momentarily on the air inlet: with proper airflow the paper will be sucked close to the body of the blower.
- 3. If the blower does not function switch off the power to the enclosure immediately (refer to Power Off Procedure), check wiring continuity according to appropriate wiring diagram (see Section 5) and if necessary, remove the blower. Otherwise close the enclosure front door and proceed with normal operation or further checks.
 89633300 F

Inspection of blowers in the enclosure

To inspect the three blowers in the top of the enclosure and the two blowers in the bottom, they have to be slid out from the body of the enclosure.

 Make sure that the system is not operational and switch off the system power according to Power Off Procedure.

CAUTION

In step 2, do not let the blower box that is mounted in the bottom of the enclosure fall freely after its four mounting screws have been removed. Support it by hand or some other way, to prevent strain and possible damage to the two connectors.

- Undo the screws holding the blower box (two screws on either side of the enclosure: refer to Figure 6-7). See Caution.
- 3. Open the enclosure front door.
- 4. Slide out the blower box carefully and inspect the blowers and the wiring. To check the airflow of the blowers, prepare a sheet of paper, switch on the power to the enclosure for a very short time and place the sheet of paper across the inlet of each blower momentarily; with proper airflow the paper will be sucked close to the body of the blower.
- 5. If one of the blowers does not function, check wiring continuity according to appropriate wiring diagram (refer to Section 5) and if necessary, remove the blower according to outline procedure below. Otherwise slide back blower box carefully, replace the four screws holding it, close the enclosure front door and proceed with normal operation or further checks.

89633300 F 6-23

Removal and replacement of a blower

NOTE

Make sure that the system is not operational before switching off system power.

Before removing a blower inspect it (see two previous subsections) and make sure that its removal is necessary.

- 1. Undo electrical connection of the blower:
 - a. the wire of the blower in the front door is part of the cable form of the door; to remove the blower connection cut the lacing of this cable, cut the heat-shrinkable tubing over the blower connection and cut the wires (Figure 6-6a);
 - b. the blowers in the top part of the enclosure are wired through a terminal block (refer to Figure 6-7); to disconnect a blower its wire has to be removed from this terminal block.
- 2. Remove the blower bodily by undoing the three screws holding it (refer to Figures 6-6a, 6-7).

WARNING


Do not operate or switch on the computer without one of the blowers.

3. Ensure that replacement blower is in good working order. Install it by reversing the procedure of paragraphs 2 and 1 above.

After installation inspect the blowers and close the enclosure (refer to previous subsections).

ADDENDUM:

c. the blowers in the bottom part of the enclosure are wired to individual connectors (figure 6-8). To disconnect a blower, pull out its plug.



POWER ON: PROCEDURE FOR SWITCHING ON POWER

To apply power to the computer (equipment AB107/AB108) and the Expansion Enclosure (equipment BT148), proceed as follows:

NOTE

It is assumed that the equipment has been installed and is operational. For Power On Procedure on first installation refer to Section 3 of this manual.

1. Make sure all the power switches of the computer are off. The switches are listed in the following table:

Equipment	Switch Designation	Location
AB107/AB108	AC POWER DC POWER	Rear Panel Front Panel
BT148	AC POWER DC POWER	Rear Panel Front Panel

- 2. Make sure that the power cord of each enclosure is connected to a utility outlet.
- 3. Switch on the power to the utility outlets.
- 4. Turn on the equipment switches in the following order.On turning on the DC POWER, the associated indicator should light.

Step	Equipment	Switch Designation	Location
1.	AB107/AB108	AC POWER	Rear Panel
2.	AB107/AB108	DC POWER	Front Panel
3.	BT148	AC POWER	Rear Panel
4.	вт 148	DC POWER	Front Panel

POWER OFF: PROCEDURE FOR SWITCHING OFF POWER

To remove the power from the computer (equipment AB107/AB108) and associated Expansion Enclosure (equipment BT148) proceed according to the following instructions:

EMERGENCY SHUT-DOWN

In case of emergency (suspected burning in the computer and associated equipment) perform any one or all of the following steps (the steps are given in order of preference):

Step	Action	Location
1.	Switch off circuit breaker of installation	Depends on installation
2.	Switch off AC POWER switch on each equipment	AB107 AB108 rear BT148 panel
3.	Pull power cord(s) from .utility outlet	Utility outlet(s)

REGULAR SHUT-DOWN

To shut down the computer proceed as follows:

- 1. Make sure that the system is not being operated.
- 2. Turn off the equipment switches in the following order:

Step	Equipment	Equipment Switch Locat Designation	
1.	BT148	DC POWER	Front Panel
2.	ВТ148	AC POWER	Rear Panel
3.	AB107/AB108	DC POWER	Front Panel
4.	AB107/AB108	AC POWER	Rear Panel

DIAGNOSTICS AND MARGIN TESTS

TEST PROGRAMS

SMM17 Memory, Command and Random Protect Tests.

TEST CONDITIONS (See also table 6-1)

CONDITION	VCC	VSS	NOMINAL DC VOLTAGES
1	+5%	+5%	VCC: +5.0 VDC
2	-5%	+5%	VCC2: +5.3 VDC
3	-5%	-5%	VSS: +16.7 VDC (AB107) VSS: +19.7 VDC (AB108)
4	+5%	-5%	VBB: VSS + 3.5 VDC -12 -12.0 VDC - 5 - 5.0 VDC

Operational Tests

At nominal voltages, run several passes of each SMM test. No errors on any test are allowed.

Run several passes of each test at each of the 4 conditions listed above.

Return the supply to its nominal values, and re-run the tests. Shock testing is not recommended, but very light tapping should not produce errors.

SECTION 7 MAINTENANCE AIDS

MAINTENANCE AIDS

TTL CIRCUIT OPERATION

The transistor-transistor logic (TTL) is analogous to diode-transistor logic (DTL) in certain respects. As shown in Figure 7-1 a low voltage at inputs A or B will allow current to flow through the diode associated with the low input, and no drive current will pass through diode D_3 . If inputs A and B are raised to high voltage, drive current will pass through diode D_3 .

In TTL circuitry the multiple-emitter transistor performs the same function as the diodes in DTL (see Figure 7-2). However the transistor action of the multiple-emitter transistor causes transistor Q_1 to turn-off more rapidly thus providing an inherent switching-time advantage over the DTL circuit.

Although one-volt dc noise margins are typical for TTL circuits, an absolute guarantee of 400 millivolts is given for every unit by manufacturers.


Each output is tested to ensure that the logic high output voltage will not fall below 2.4 volts. This is done with full fan-out, lowest $V_{\rm cc}$ and 0.8 volt on the input: 400 mV more than the logical low maximum.

Each output is tested to ensure that the logic low output voltage will not exceed 0.4 volt. This is done with full fan-out, lowest $V_{\rm CC}$ and 2 volts on the input: 400 mV less than the logic high minimum.

In actual system operation, the majority of circuits do not experience worst-case conditions of fan-out, supply voltage, temperature, and input voltage simultaneously. In addition the threshold voltage of the TTL circuits is about 1.5 volts. These characteristics allow a larger voltage change on an input without false triggering. This typical noise margin is shown in Figure 7-3.

Another important feature of the design is the output configuration which both supplies current (in the logical high state) and sinks current (in the logical low state) from a low impedance. Typically logical low output impedance is 12 ohm and logical high output impedance is 70 ohm. This low output impedance in either state rejects capacitively coupled pulses and ensures small R-C time constants which preserve wave-shape integrity.

89633300 A 7-1






Figure 7-1. Diode AND Gate.

Figure 7-2. TTL AND Gate.




Figure 7-3. Typical Logic Level Margins for TTL Micrologic

MOS CIRCUIT OPERATION

THE MOS PROCESS AND SILICON GATE TECHNOLOGY

The memory unit is realized with silicon gate metal-oxide-silicon (MOS) technology. This technology offers a number of advantages over aluminum gate MOS technology; some of these are listed:

- a. Gate oxide is protected immediately on formation in the silicon gate process.
- b. The self-aligned gate of the silicon gate device permits the construction of a smaller device with less gate-to-drain capacitance than is possible with aluminum technology. Faster, more compact circuits are made possible.
- c. The silicon layer can be used for interconnections, permitting reduced chip area per function. This is an important factor in large scale integrated (LSI) circuits where interconnection area affects cost even more than active component area.
- d. Improved reliability of the silicon gate devices due to the number of layers above the gate.
- e. Lower threshold voltage due to the use of silicon rather than aluminum as the gate material.

89633300 A 7-3

Static and Dynamic MOS Circuits

The characteristics of the MOS field-effect-transistor (MOSFET) permit the construction of a wide variety of logic circuits with a large device and function density while giving good reliability and yield. An example of the application of these circuits is the memory unit of the computer, a 1024-bit random access, fully decoded read-write memory unit, accommodated on a single semiconductor chip.

In general the MOS device may be used as an active amplifier or as a load resistor. Typical characteristics of a MOSFET device are shown in Figure 7-4, together with a curve corresponding to it used as a load resistor with a 12 volt supply. The curves show drain current (I_D) versus drain-to-source voltage (V_{DS}) with gate-to-source bias voltage (V_{GS}) as a parameter. The substrate is assumed to be at source potential. The load resistor curve is approximate as substrate bias effects have been neglected. In the following discussion on the various circuits high and low refer to the relative magnitude of the voltage with respect to the substrate voltage level (V_{SS}). Polarities are taken as correct for a p - channel device, i.e., all voltages negative with respect to the substrate. Note that the supply voltage for MOS devices is typically -15 to -18 volts; the logic high and low signals to the memory unit are typically as follows:

	min.	max.
input low voltage	V _{SS} - 17	V _{SS} - 14.5
input high voltage	V _{SS} - 0.7	V _{SS} + 1

Four types of MOSFET inverter stages are shown in Figure 7-5. In Figure 7-5a two MOS devices (Q1, Q2) are wired as a static inverter. When input is sufficiently high, Q2 turns on and the output is low. If the input is low it causes Q2 to be off and Q1 pulls the output high. This circuit requires that for equivalent bias, Q2 should have much higher conductance than Q1 to get reasonable noise margins; the two devices have therefore radically different geometries. This is shown in Figure 7-5a by representing Q1 as a resistor and Q2 as a FET. As a result of the low conductance of Q1, current available from it to charge load capacitances is quite limited in this inverter and low-to-high transitions are rather slow.

The circuit of Figure 7-5b is similar to that in Figure 7-5a when the clock is active. By making the clock voltage higher than V, a more consistent high output level is established. Once the output level is established, the clock may be switched off to save power. This technique is used in the low power data retention mode of operation (LPDR) to conserve battery and may be used also to give improved noise margins.

The circuit of Figure 7-5c behaves as an inverter when the clock is active (high). This circuit may be used to drive relatively large capacitive loads through the high conductance of Q1, though it may consume relatively large amount of power while both the input and the clock are active (high).

In the circuit of Figure 7-5d the capacitive load is charged when the clock input C is high and is discharged when C goes low, provided that the input is high. This circuit draws current only to charge and discharge the load and there is no dc drain. The load capacitance is, however, reflected back into the clock driver.

The circuits of Figures 7-5b, c, d make use of temporary retention of data on the load capacitance and are therefore said to be dynamic, while that of Figure 7-5a is dc-stable and therefore static.

89633300 A 7-5




Figure 7-4. Typical MOS Characteristic




Figure 7-5. MOS Inverter Circuits




Figure 7-6. MOS Inverter with Output Booster




Figure 7-7. MOS Transmission Gate

Larger capacitive loads may be driven by static inverters only if a booster stage is added. A loss of high level is introduced unless bootstrap techniques are used. A booster stage is shown in Figure 7-6.

A transmission gate is shown in Figure 7-7. The load capacitance C_L is charged towards the voltage on the input capacitor C_S when the clock C is high. When the clock input is returned low it switches off QI and C_L retains the voltage it was charged to.

The circuit of Figure 7-7 may be driven from a number of different source circuits. When the source is dynamic the transmission gate clock C should be kept high during the entire period when C_S and C_L are being charged and discharged, otherwise improper voltages may result. For example if C_S is initially charged and C_L initially discharged, they will share their charge when the transmission gate is opened by the clock being made active. The voltage on the capacitors will thus be a function of the relative values of the two capacitors. Unless the circuit is designed to operate with such intermediate voltage levels incorrect operation will result.

Such circuits make up the memory unit (Section 4) which work together with auxiliary and control circuits in the memory module, memory address and memory control circuits.

PRECAUTIONS IN HANDLING THE MEMORY MODULES

The memory banks are arrays of memory units mounted on the Memory Modules. The memory units are MOSFET circuits characterized by very high impedances and some special precautions should be observed while handling them both in and out of circuit.

PROTECTION AGAINST CATASTROPHIC DAMAGE

As with any semiconductor component, the memory units can be damaged by misuse, or misapplied voltages. The component should be protected from such misuse during shipment, handling, and when installed in the system.

MOS circuits are characterized by high impedances, and therefore are capable of being charged to high voltages by static charges. The gate circuits of MOS transistors are subject to destructive breakdown if excessively charged. The memory unit has an effective gate protection circuit for all input connections, and requires no elaborate precautions in normal use. However, some environments are subject to extreme build up of static charge, and are capable of releasing sufficient amounts of energy to damage any semiconductor component. MOS components in particular should be protected from these static charges. Some precautions which are easy to implement and yet which are quite effective are:

- Carry components and memory unit cards in conductive trays, such as metal or foil-lined pans.
- b. Personnel must touch ground, the chassis or the carrier tray before picking up components and memory unit cards. Avoid high static materials and fabrics in work areas.

89633300 A 7-9

SECTION 8
PARTS LIST

æ (

PARTS DATA (sheet 1 of 3)

The parts listed below provide the identification and ordering data for the "field-replaceable" electrical and hardware parts.

DESIGNATION/ASSEMBLY	PART	N.	U M. B E R.		NOTES
	AB107-A/C/D	AB108-A/C/D	BT148-A/C/D	BU120-A	1
ALU	89614100	89614100			
Timing	89778200	89778201			(1)
Decoder	89934400	89934400			
I/O Interface	89791300	89791300			(1)
TTY Controller	89967400	89967400			(6)
Console Interface	89600043	89600043	•	1	
Memory Address	89615000	89615000		89615000	
Memory Control	89949000	89949000		89949000	
Programmer's Console	89602069	89602069			(234)
Console Cable Assembly	39893800	89893800			(2,5)
Power Supply Unit	9997700د ا	89997700	89997700		(7)
Fuse, 5A, fast blow	92371016	92371016	92371016		
Fuse, 100mA,slow-blow	93419306	93419306	93419306		
Fuse, 8A, slow-blow	92383005	92383005	92383005		
Fuse, 1A, slow-blow	93419222	93419222	93419222		
Blower (in door)	89637100	89637100	89637100		
Blower (in enclosure)	89840300	89840300	89840300		
Lamp, indicator bulb	89637000	89637000			
Switch, pushbutton	89652300	89652300		•	(3)
Switch, pushbutton	89690200	89690200			(4)
Connector, plug	53397915	53397915	*		(5)
Contact, socket	53397918	53397918			(5)
Connector	93947009	93947009			(2)
Contact, socket	51788834	51788834			(2)
Switch, DPDT (AC input)	97030200	97030200	97030200		

89633300 F 8-1

PARTS DATA (sheet 2 of 3)

DESIGNATION/ASSEMBLY	PART	NUM	BER	NOTES
	AB107-A/C/D	AB108-A/C/D	BT148-A/C/D BU120-A	
Lamp,mini,6V(power on)			89818700	
Switch,toggle,2 posit. 7201/J2-CB	89640901	89640901	89640901	
Switch,toggle,3 posit. 7203/J2-CB	89640904	89 64 0904		
Lens,power on lamp, red			89780201	
Lens,lamp,white	89633100	89633100		
DESIGNATION/ASSEMBLY	enciĝio enciĝio decivição deliziolojio deliziolojio	P.	ART NUMBER	
Equipment BA201-A (Me	mory 600 nsec)	89876300	
Equipment BA201-B (Me	mory 900 nsec)	89876600	
Equipment GD611-A (Me	mory Hold Bat	tery)	89650100	

NOTES:

- (1) The Timing PWA(89778200 or 89778201) and the I/O Interface PWA(89791300) must both be used at the same time. Do not replace one without replacing the other.
- (2) Programmer's Console PWA (89640300 and 89987600) includes an integral cable assembly and is used on A04-A12 series. Programmer's Console PWA (89881800 and 89987700) does not include cable assembly (89893800) and is used on A13 and higher series. Console PWA (89881800 and 89987700 and 89985400) may be installed in A04-A12 series provided cable assembly (89893800) is installed at the same time along with using connector (93947009) and (4) socket contacts (51788834) on the power supply wire harness assembly (P22).
- (3) Pushbutton switch (89652300) is used on A04-A12 series with Console PWA 89640300.
- (4) Pushbutton switch (89690200) is used on Al3 and higher series with the Console PWA. It uses switchcap P/N 89764900.
 - (5) Plug connector (53397915) and contact sockets (53397918) are parts of Console Cable Assembly (89893800).

See sheet 3 for the continuation of the notes.

PARTS DATA (sheet 3 of 3)

NOTES (continued)

- (6) TTY Controller PWA part number 89967400 is one of four valid TTY Controller part numbers in the field. See page 5-373 for the details.
- (7) Four power supply wiring diagrams are provided in section 5 to cover Power Supply Unit part number 89997700 and the other valid units in the field.

89633300 F 8-3/ 8-4

SECTION 9

WIRE LISTS

Ġ
A
Ć
·
<u> </u>
\
. (
\(\lambda\)
7
<u>\</u>
· · · · · · · · · · · · · · · · · · ·
Ć
(¹
A Company
(L
4
\ ₃

WIRE LISTS

Table 9-la gives the wire list for the TTY Internal Cable.

Table 9-1b gives the wire list for the TTY External Shielded Cable.

Tables 9-2 and 9-3 are the wire lists for the Memory Expansion Cables, which form part of equipment BU120-A. Refer to Figure 3-4 for placement details of these cables.

Table 9-4(a) and 9-4(b) give the backplane wiring of the AB107/AB108 in, respectively, signal name order and card slot order. These tables incorporate the wiring for the CPU, Memory System, A/Q and DSA buses and that for the slots preassigned to equipments FA716, FA442, FA446, FV497 and FV618. For slot assigned allocation refer to page 5-6.

Table 9-5 gives the backplane wiring of the BT148 Expansion Enclosure in signal name order. For slot assignment allocation refer to page 5-7.

Table 9-6 supplies the CDT external cable assembly wire list.

Note:

The signal names shown in the wiring lists may differ slightly from those listed in Section 5. Equivalents of typical signal names are given below.

Signal n Section 5	ame in - Section 9	Notes
ACA05 DØUT07 ALU00 : : ALU07 ALU08 : : ALU15 MC	ACAS DOUT7 ALUOL ALU7L ALU0M ALU7M MC*	Double/single digit representation of numbers under 10 16 signals to the two ALU assemblies: suffix L: least significant suffix M: most significant Inverse signal: overline/asterisk

TABLE 9-1a. TTY INTERNAL CABLE P/N 89684200

CON- DUCTOR I DENT.	COLOR	ORIGIN (1)	DESTINATION (2)	REMARKS/ SIGNAL NAME
1	RED	P2A03	P _. 1 - 24	GROUND
2		A08	13	BAUD SEL
3		A13	23	M. I.
4		B21	58	GROUND
5		A22	41	PAR.SEL
6		A23	43	-12V
7		A24	45	-12V
8		A25	47	TTY-KB
9		A26	49	TTY-PR
10		A27	51	CRT-TRANS
11		A28	53	EVEN PARITY
12		A29	55	MOTOR ON
13		, A30	57	CRT-REC
14	RED	P2A31	P1-08	VCC

(1) Origin: 66-hole connector shell plug.(2) Destination: 62-hole connector block.

TABLE 9-1b. TTY EXTERNAL SHIELDED CABLE P/N 89642300

CON- DUCTOR I DENT.	COLOR	ORIGIN (1)	DESTINATION (2)	REMARKS/ SIGNAL NAME
1	BLK	5	43	-12V
2	RED	7	45	-12V
3	GRN	6	47	TTY-KB
4	WHT	8	49	TTY-PR
5	BRN			NOT USED
6	BLU			NOT USED
7	ORN			NOT USED
8	YEL			NOT USED

(1) Origin: Molex type.(2) Destination: Continental type.

TABLE 9.1A TTY EXTERNAL CABLE (P/N 89642300)

CONDUCTOR IDENTITY	COLOR	ORIGIN MOLEX	DESTINATION CONTINENTAL	REMARKS SIGNAL NAME
1	BLK	5	43	-12V
2	RED	7	45	-12V
3	GRN	6	47	ТТҮ-КВ
4	WHT	8	49	TTY-PR
5	BRN			
6	BLU			
7	ORNG			
8	YEL	ī		
			·	
				·

TABLE 9-2. MEMORY EXPANSION BU120-A08 EXTERNAL CABLE ASSEMBLY (P1) AWG 28 PART NUMBER 89658101 (sheet 1 of 3)

CONDUCTOR	COLOR	ORIGIN	DESTINATION	REMARKS/SI	 I GNAL NAME
IDENTITY		(1)	(2)	SLOT 31	SLOT 33
1	GRN-WHT	GND	GND		
2	BLK	P1B01	P1B01 -	MXOL	SD1
3	GRN-WHT	GND	GND		
4	GRN-WHT	GND	GND		
5	BRN	P1B02	P1B02	MX1L	SA2
6	GRN-WHT	GND	GND		
7	GRN-WHT	GND	GND		
8	RED	P1B04	P1B04	MX2L	SD0
.9	GRN-WHT	GND	GND		
10	GRN-WHT	GND	GND		
11	ORN	P1B06	P1B06	MX3L	SD2
12	GRN-WHT	GND	GND		
13	GRN-WHT	GND	GND		
14	YEL	P1B08	P1B08 🛩	MX4L	SD3
15	GRN-WHT	GND	GND		
16	GRN-WHT	GND	GND		
. 17	GRN	P1B09	P1B09	MX5L	SD7
18	GRN-WHT	GND	GND		
19	GRN-WHT	GND	GND:		
20	BLU	P1A10	P1A10	ALU3L	SA3
21	GRN-WHT	GND	GND		
22	GRN-WHT	GND	GND		
23	VIO	P1B10	P1B10	ALU2L	SD6
24	GRN-WHT	GND	GND		
25	GRN-WHT	GND	GND		
26	GRA	PIAII	PIAII	ALU1L	SD5
27	GRN-WHT	GND	GND		
28	GRN-WHT	GND	GND		
29	WHT	P1A12	P1A12	ALUOL	SD4
30	GRN-WHT	GND	GND		
Numbers er	nclosed in p	erentheses	indicate notes.	See sheet 3.	

89633300 E 9-3

TABLE 9-2. MEMORY EXPANSION BU120-A08 EXTERNAL CABLE ASSEMBLY (P1) AWG 28 PART NUMBER 89658101 (sheet 2 of 3)

CONDUCTOR	COLOR	ORIGIN	DESTINATION	REMARKS/S	IGNAL NAME
IDENTITY		(1)	(2)	SLOT 31	SLOT 33
31	GRN-WHT	GND	GND		
32	BLK	P1B12	P1B12	MX6L	SA5
33	GRN-WHT	GND	GND		
34	GRN-WHT	GND	GND		
35	BRN	P1A13	P1A13	MX7L	SA4
36	GRN-WHT	GND	GND		
37	GRN-WHT	GND	GND		
38	RED	P1B13	P1B13	MXOM	SPBM
39	GRN-WHT	GND	GND		
40	GRN-WHT	GND	GND		
41	ORN	P1B14	P1B14	MX1M	CPBM
42	GRN-WHT	GND	GND		·
43	GRN-WHT	GND	GND		1
44	YEL	P1B15	P1B15	MX2M	SD8
45	GRN-WHT	GND	GND		
46	GRN-WHT	GND	GND		
47	GRN	P1A16	P1A16	МХЗМ	SD11
48	GRN-WHT	GND	GND	•	
49	GRN-WHT	GND	GND		
50	BLU	P1B17	P1B17	MX7M	SD9
51	GRN-WHT	GND	GND	•	
52	GRN-WHT	GND	GND		
53	VIO	P1B18	P1B18	MX4M	SD14
54	GRN-WHT	GND	GND		
55	GRN-WHT	GND	GND		
56	GRA	P1B21	P1B21	MX6M	SD13
57	GRN-WHT	GND	GND		
58	GRN-WHT	GND	GND		
59	WHT	P1A22	P1A22	MX5M	SD10
60	GRN-WHT	GND	GND		
Numbers en	closed in pa	rentheses	indicate notes.	See sheet 3.	

9-4

TABLE 9-2. MEMORY EXPANSION BU120-A08 EXTERNAL CABLE ASSEMBLY (P1) AWG 28 PART NUMBER 89658101 (sheet 3 of 3)

CONDUCTOR IDENTITY	COLOR	ORIGIN	DESTINATION (2)	REMARKS/SI SLOT 31	GNAL NAME SLOT 33
61	GRN-WHT	GND	GND		
62	BLK	P1B22	P1B22	ALU1M	SA6
63	GRN-WHT	GND	GND		
64	GRN-WHT	GND	GND		
65	BRN	P1A23	P1A23	ALU2M	SA11
66	GRN-WHT	GND	GND		
67	GRN-WHT	GND	GND		
68	RED	P1B23	P1B23	ALUOM	CRI
69	GRN-WHT	GND	GND		
. [-				

(1) Origin: 62-contact connector

(2) Destination: 62-contact connector

TABLE 9-3. MEMORY EXPANSION BU120-A08 EXTERNAL CABLE ASSEMBLY (P2) AWG 28 PART NUMBER 89658501 (sheet 1 of 3)

CONDUCTOR	COLOR	ORIGIN	DESTINATION	REMARKS/SI	GNAL NAME
IDENTITY		(1)	(2)	SLOT 31	SLOT 33
1	GRN-WHT	GND	GND		
2	BLK	P2B02	P2B02 -	ALU3M	SD12
3	GRN∸WHT	GND	GND		
4	GRN-WHT	GND	GND		
5	BRN	P2B03	P2B03	MX17	SA7
6	GRN-WHT	GND	GND		
7	GRN-WHT	GND	· GND		
8	RED	P2B04	P2B04	MPRY	SD15
9	GRN-WHT	GND	GND		
10	GRN-WHT	GND	GND		
- 11	ORN	P2B05	P2B05	CV101	SA10
12	GRN-WHT	GND	GND		
13	GRN-WHT	GND	GND		
14	YEL	P2B06	P2B06 /	WE	SA12
15	GRN-WHT	GND	GND		
16	GRN-WHT	GND	GND		
.1.7	GRN	P2A09	P2A09 *	PRTM	SA9
18	GRN-WHT	GND	GND		
19	GRN-WHT	GND	GND		
20	BLU	P2B 09	P2B09	CPEC	SA14
21	GRN-WHT	GND	GND		
22	GRN-WHT	GND	GND		
23	VIO	P2A10	P2A10	SPI	SA8
24	GRN-WHT	GND	GND		
25	GRN-WHT	GND	GND		
26	GRA	P2B10	P2B10	S WRITE	SA13
27	GRN-WHT	GND	GND		
28	GRN-WHT	GND	GND ~		
29	WHT	P2A11	P2A11	CRQ	EDX
30	GRN-WHT	GND	GND		
Number	s inside par	entheses in	sicate notes. Se	e sheet 3.	L

TABLE 9-4.a WIRE LIST AB 107/AB 108 BACKPLANE (in signal name order)

FROM	T 0	SIGNAL-NAME	W.L.	FR .LEV	TO.LEV
20P2A23	20P2A24	-12V	89879100	1	1
10P2A25	08P2A01	A NOENV(1)	89879100	2	2
10P1A24	08PLA31	A POSTAMBLE	89379100	2	2
10P2B07	08P1B30	A POSTAMBLE	89879100	1	1
10P2B30	08P2A11	A READY F	89879100	1	ī
10P2A04	08P2B11	A REACY G	89879100	2	2
10P2B06	08P2B08	A.SKEWOVF F	89879100	1	ī
10P1B26	08P2A07	A .SKEWOVF G	89879100	2	2
13P2B13	1291806	A/D	89879100	2	2
14P2B12	13P2B13	A/D	89879100	1	1
12P1B06	1191831	A/D	89879100	1	1
16P1831	15P2A18	A/Q CLEAR	89879100	2	2
1491817	13P1A13	A= B	89879100	2	2
09P2A06	08 PL A11	AB CLOCKOUT	89379100	2	2
10P2A06	09P2A06	AB CLCCKOLT	89879100	1	1
10P2A26	09P2A26	AB DATA	89879100	1	1
09P2A26	08PLA19	AB DATA	89879100	2	2
10P1A04	09P1A04	AB DEN	89879100	2	2
09 PL A0 4	08P2A16	AB DEN	89379100	ī	ī
10P1A28	09P1 A28	AB DOT	89879100	ī	ī
09P1A28	08P1B29	AB DOT	89879100	2	2
10P1 A11	09PLA11	AB LOZ	89879100	2	2
09P1A11	08P1A22	AB LOZ	89879100	1	ī
09P2A13	08P2B06	AB PARITY	89879100	ĩ	ī
10P2A13	09P2A13	AE PARITY	89879100	2	2
09P1A18	08P2A09	AB PRESET	89879100	2	2
10P1A18	09P1A18	AB PRESET	89879100	1	1
10P1B30	09P1 B30	AB RENABLE*	89879100	ī	i
09P1B30	08P1A14	AB RENABLE*	89879100	2	2
09P2A22	08P1A12	AB TOG	89879100	2	2
10P2A22	09P2A22	AB TOG	89879100	ī	ĩ
10P1A17	09P1A17	ABONE	89879100	i	i
09P1A17	08PL 406	ABONE	89879100	2	2
10P2B09	09P2B09	ABWRES(5)	89879100	2	2
09P2B09	08P1812	ABWRES(5)	89879100	ì	ī
29P2B26	28P2B19	ACA5	89879100	2	2
34P2B26	35P2B26	ACA5	89879101	2	2
32P2B26	33P2B26	ACA5	89879101	2	2
30P2B26	31 P2 B26	ACA5	89879101	2	2 2
35P 2B26	36P2B26	ACA5	89879101	ī	1
33P2B26	34P2B26	ACA5	89879101	ī	ī
31P2B26	32P2B26	ACA5	89879101	ī	ī
29P 2B 26	30P2B26	ACA5	89879101	ī	ī
29 P2 B2 3	30P2B23	ACA6	89879101	ī	ī
33P2823	34P2B23	ACA6	89879101	i	i
31P2B23	32P2B23	ACA6	89879101	î	i
35P2B23	36P2B23	AC A6	89879101	i	ī
32P2B23	33P2B23	ACA6	89879101	2	2
30P2B23	31P2B23	ACA6	89879101	2	2
34P2B23	35P2B23	ACA6	89879101	2	2
29P2B23	28P2B17	ACA6	89879100	2	2

	FROM	TO	SIGNAL-NAME	W.L.	FR.LEV	TO.LEV
	28P2B24	29P2A23	ACA7	89879100	2	2
	30P2A23	31P2A23	AC A 7	89879101	2	2
•	34P2A23	35P2A23	ACA 7	89879101	2	2 2 2
	32P2A23	33 P2 A23	AC A7	89879101	2	2
	29P2A23	30P2A23	ACA7	89379101	1	1
	33P2A23	34P2A23	ACA7	89879101	1	1
	31P2A23	32P2 A23	ACA7	89879101	ī	ī
	35P2A23	36P2A23	ACA7	89879101	1	1
	29P2B22	30P2B22	ACA8	89879101	1	1
	33P2B22	34P2 B22	ACA8	89879101	1	1
	31P2B22	32P2B22	ACA8	89879101	ī	1
	35P2B22	36P2B22	AC A8	89879101	ī	i
	34P2B22	35P2B22	ACA8	89879101	2	2
	32P2B22	33P2B22	ACA 8	89879101	2	2
	30P2B22	31 P2 B22	AC A8	89879101	2	2
	29P2B22	28P2A18	ACA8	89879100	2	2 2
	29P2A27	28P2B20	ACA9	89879100	2	2
	30P2A27	31 P2 A27	AC A9	89879101	2	2
	34P2A27	35P2A27	ACA9	89879101	2	2
	32P2A27		ACA9	89879101	2	2
	29P2A27	33P2A27 30P2A27		89879101	1	1 ,
			ACA9			
	35P2A27	36P2A27	ACA9	89879101	1	1
	33P2A27	34P2 A27	AC A9	89879101		1
	31P2A27	32P2A27	ACA9	89879101	1	1
	10P2B02	08P2A17	AC1*	89879100	2	2
	10P2A02	08 P2 A15	AC2	89879100	1	1
	19P1B09	15P2A29	ADDR ERR	89879100	1	1 2
	19P1 A05	1792418	ADDR . CKWD=0	89879100	2	2
	16P1B22	15P2B30	ADDR.ERR*	89879100	1	1
	19P2B25	16P1B24	ADDRESS ECP	89879100	1	1
	19P2B30	17P2B24	ACDRESS 12*	89879100	1	1
	19P2B16	17P2A05	ADDRESS*	89879100	1	1
	19P2B17	18P1B30	ADDT INDEX*	89879100	2	2
	26P2A14	22P2B28	ADD7M	89879100	1	1
	22P2B22	23P1A31	ADR*	89879100	1	1
	23P1A31	24P1B07	ADR *	89879100	2	2
	28P2B14	27 P2 B25	ADV ANCE*	898 79 100	2	2
	24P2B07	23P1A24	ADY*	89879100	1	1
	24P1B24	23P1A16	AD1	89879100	1	1
	24P1 A26	23P1B20	AD2	89879100	2	2
	10P2A24	08P2B05	AENV(1)	89879100	1	1
	10P2A09	08P2A02	AENV(2)	89879100	2	2
	10P1B03	08P2 A04	AENV(4)	89379100	1	1 1
	10P1A26	08P1B26	AENV(5)	89879100	2	2
	25P1B16	21P1B26	AL	89879100	2	2
	25P1B19	23PLB14	ALCK	89879100	1	1
	25P2A09	25P2B11	ALUOAM	89879100	2	. 2
	26P1 A27	25P2 A09	ALUCAM	89879100	. 1	1
	28P1B12	25P1B24	ALUOL	89379100	2	2
	28P1A28	26P1B24	ALUOM	89879100	2	. 2
	31P1A12	28 P1 B12	ALUOL	89879100	1	1

FROM	TO	SIGNAL-NAME	W.L.	FR .LEV	TO.LEV
31P1B23	28P1A28	ALUOM	89879100	1	1
31P1A11	28PLA11	ALUIL	89879100	1	1
28P1A11	25P1B30	ALUIL	89879100	2	2
28P1A22	26P1B30	ALUIM	89879100	2	2
31P1B22	28 PL A22	ALUIM	89879100	1	1
31P1B10	28P1B10	ALU2L	89879100	1	1
28P1B10	25P1B27	ALU2L	89879100	2	2
28P1 A27	26P1 B27	ALU2M	89879100	2	2
31P1A23	28P1A27	ALU2M	89879100	1	1
31PLA10	28P1A10	ALU3L	89879100	1	1
28PL AL 0	25P1 A21	ALU3L	89879100	2	2
28P1B28	26P1A21	ALU3M	89879100	2	2
31P2B02	28 P1 B28	ALU3M	89879100	1	1
31P2A18	28P2A17	ALU4L	89879100	1	1
28P2A17	25P2B17	ALU4L	89879100	2	2
28P2A16	26P2B17	ALU4M	89879100	2	2
31P2B16	28P2A16	ALU4M	89879100	1	1
31P2B15	28P2A15	ALU5L	89879100	1	1
28P2A15	25P2A16	ALU5L	89879100	2	2
28P2B09	26P2A16	ALU5M	89879100	2	2
31P2A13	28P2B09	ALU5M	89879100	1	1
31P2B13	28P2A12	ALU6L	89879100	1	1
28P2A12	25P2A15	ALU6L	89879100	2	2 2
28 P2 B16	26P2A15	ALU6M	89879100	2	2
31P2B17	28P2B16	ALU6M	89879100	1	1
26P2A04	25P2B02	ALUTAL	89879100	1	1
26P2A04	26P2B05	ALUTAL	89879100	2	2
26P2B02	25P2A04	ALU7AM	89879100	1	1
25P2A04	22P2A29	ALU7AM	89879104		
31P2B12	28P2 A09	ALU7L	89879100	1	1
28P2A09	25P2B15	ALU7L	89879100	2	2
28P2B13	26P2B15	ALU7M	89879100	2	2
31P2B14	28P2B13	ALU7M	89879100	1	1
13P2B22	12P1B16	ALl	89879100	2 2	2
13P2A21	08 P2 A24	AL2	89879100		2
26P1B16	21P1A26	AM	89879100	1	1
26P1B19	23P2A11	AMCK	89879100	2	2
10PL A07	08P2A12	ANODROPOUT	89879100	1	1
10P2A10	08P1A23	ANDENV(2)	89879100	1	1
10P1A16	08P1B25	AND ENV(3)	89879100	2	2
10P1 A03	08P2B04	ANDENV(4)	89879100	1	1
10P1825	08P1B27	ANDENV(5)	898 79 10 0	2	2
25P2A27	24P2A02	AO*	89879100	2	2
10P2A29	08P2B19	ACNEF*	89879100	2	2
10P2B05	08P2A19	ACNEG*	89879100	1	1
25P2A30	22P1 A21	ACC*	89379100	2	2
26P2A30	25P2A30	AQC*	89879100	1 2	1 2
28P2B15	29P2A25	ARAO	89879100	1	1
33P2A25	34 P2 A25	ARAO ARAO	89879101 89879101	1	1
31P2A25	32P2A25	ARAC	89879101	1	1
29 P 2 A 2 5	30P2A25	ARAO	02012101	Ţ	

89633300 A

FROM	. TO	SIGNAL-NAME	W.L.	FR .LEV	TO.LEV
35P2A25	36P2A25	ARAC	89879101	1	1 .
34P2A25	35P2A25	ARAC	89879101	2	2
32P2A25	33P2A25	ARAO	89879101	2	2
30P2A25	31P2A25	ARAO	89879101	2	2
30P2A29	31P2A29	ARA1	89879101	2	2
34P2A29	35P2 A29	ARA1	89879101	2	2
32P2A29	33P2A29	ARA1	89879101	2	2
29 P2 A29	30P2A29	ARA1	89879101	1	1
33P2A29	34P2A29	ARA1	89879101	1	1
31P2A29	32P2A29	ARA1	89879101	1	1
35P2A29	36P2A29	ARA1	89879101	1	1
28P2B22	29P2A29	ARA1	89879100	2	2
29P2A28	28P2A23	ARA2	89879100	2	2
29 P2 A2 8	30P2A28	ARA2	89879101	1	1
33P2A28	34P2A28	ARA2	89879101	1	1
31P2A28	32P2A28	ARA2	89879101	1	1
35P2A28	36P2 A28	ARA2	89879101	1	1
32P2A28	33P2A28	ARA2	89879101	2	2
30P2A28	31P2A28	ARA2	89879101	2	2
34P2A28	35P2A28	ARA2	89879101	2	2
30P2B25	31P2B25	ARA3	89879101	. 2	2
34P2B25	35P2B25	ARA3	89879101	2	2
32P2B25	33P2B25	ARA3	89879101	2	2
31P2B25	32P2B25	ARA3	89879101	1	1
33P2B25	34P2B25	ARA3	89879101	1	1
29P2B25	30P2B25	ARA3	89879101	1	1
35P2825	36P2B25	ARA3	89879101	1.	1
28P2A21	2 9P2 B25	ARA3	89879100	2	2
28P 2B 23	29P2B28	ARA4	89879100	2	2
29P2B28	30P2B28	ARA4	89879101	1	1
33P2B28	34P2B28	ARA4	89879101	1	1
31P2B28	32P2B28	ARA4	89879101	1	1
35P2B28	36P2B28	ARA4	89879101	1	1
34P2B28	35P2B28	ARA4	89879101	2	2
32P2B28	33P2B28	ARA4	89879101	2	2
30P2B28	31P2B28	ARA4	89879101	2	2
19P2B04	18P1A14	ARCUR CWA*	89879100	2	2
18P2B07	16P2B02	ARCUR-CA*	89879100	1	1
08P2B13	1 OP2 A11	ASYNC121	89879104		
10P1A27	08P2A13	ASYNC (4)	89879100	- 1	1
26P2A21	25P2A21	ATAUG	89879100	2	2
25P2A21	24P2A24	ATAUG	89379100	1	1
26P2B08	22P2A28	AUG 7M	89879100	2	2
10P1B20	05P1B18	AUTOLOAD	89379100	2	2
16P2B08	10P1B20	AUTOLGAD	89879100	1	. 1
20P1A01	1001819	AUTOLOAD	89879100	. 1	1
04P1B18	05P1B18	AUTOLGAD	89879102	2	1
03P1B18	04P1B18	AUTOLOAD	89879102	-1	1
10P1B19	05P1B18	AUTOLOAD	89879100	3	-3
17P1 B2 9	16 P2 B05	AUTOLOAD2*	89879100	1	1
19P2B12	1791829	ALTOLGAD2*	898 79100	2	2

FROM	TO	SIGNAL-NAME	W.L.	FR.LEV TO.LEV
21 P2 A08	20P1 A09	AUTRSW*	89879100	. 1 1
10P2A05	08P1A17	AWRES(1-4)	89879100	1 1
18P1A25	17P2A04	AO	89879100	1 1
17P2A04	15P2 A14	AO	89879100	2 2
16P1B21	15P2A28	A CAF+MC*	89879100	2 2
19P2B03	17P1B09	AOAF+MC+	89879100	2 2
17P1B09	16P1B21	AOAF+MC*	89879100	1 1
17P2B03	15P2B15	A1	89879100	1 1
19 P2 A1 O	18P1B29	A1	89879100	1 1
18P1B29	17P2B03	A1	898.79100	2 2
17P2A21	15P2A16	A 10	89879100	2 2
18 P1 B2 O	17P2A21	A10	89379100	1 1
18P1B24	17P2B20	A11	89879100	1 1
17P2B20	15P2A13	A 1 1	89879100	2 2
17P2B19	15P2B13	A12	89879100	2 2
18P1A30	17P2B19	A12	89879100	1 1
18P1A28	17P2A17	A13	898 79 10 0	1 1
17P2A17	15P2A12	A13	89379100	2 2
17P 2A16	15P2B12	A14	89879100	2 2
1891827	17P2A16	A14	89879100	1 1
18P1B13	17P2A15	A15	89879100	1 1
17P2A15	15P2B14	A15	89879100	2 2
17P2B02	15P2A22	A2	89879100	2 2
19P2A19	18P1A26	A2	89879100	2 2
18P1A26	17P2B02	A 2	89879100	1 1
19P2B28	18P1 B26	A3	89879100	1 1
17P2A06	15P2A23	A3	89879100	1 1
18P1B26	17P2A06	A 3	89879100	2 2
19P2A27	18P1 A23	Δ4	89879100	2 2
17P 2B 1 2	15P2B17	Δ4	89879100	2 2
18P1A23	17P2B12	A4	89879100	1 1
18P1B18	17P2A10	Δ5	89879100	1 1
18P1A24	17P2A09	A 6	89879100	2 2
17P2A08	15P2B16	Δ7	89879100	2 2
13P1A18	12P2B07	Δ7	89879100	2 2
18P1819	17P2A08	A 7	89879100	1 1
14P2B08	12P2B07	A7	89879100	1 1
21P1B08	22P2A20	A 7M	89879100	2 2
22P2A20	26P2B23	A 7M	89879100	1 1
18P1B23	17P2B14	A8	898 79 10 0	1 1
17P2B14	15P2B05	8 A	89879100	2 2
17P2B13	15P2A15	49	89879100	2 2
18P1A20	17P2B13	Δ9	89879100	1 1
27P 2B12	28P2B08	8	89879100	1 1
09 P2 A25	08P1 A30	B NOENV(1)	89879100	2 2
09P2A10	08P2B03	B NCENV(2)	89879100	2 2
09P1A16	08P2B02	B NOENV(3)	89879100	2 2
09P1A03	08P2B01	B NCENV(4)	89879100	2 2
09P2B07	08P1B31	B POSTABLEF	89879100	2 2
09P2B30	08P2A10	B READY F	89879100	2 2
09 P 2 B 0 6	08 P2 B07	B SKEWOVF F	89879100	2 2

89633300 A 9-15

FROM	TO	SIGNAL-NAME	W.L.	FR.LEV	TO .L EV
09P2A05	08P1A28	B WRES(1-4)	89879100	2	2
24PLB25	22P2A27	88	89879100	1	1
24P1A22	23P1B30	BBCK	89879100	2	2
13P2A14	1191417	BCD	89879100	2	2 2 2 2
09 P2 B0 2	08 P2 B17	8C1*	89379100	2	2
09P2A02	08P2B15	BC2	89879100	2	2
21P2B31	20P1 A02	BEA	89879100	1	1
21P2A30	2 OP1 B26	BEAC	89879100	1	1
18P1A13	17P1A30	BL-BORROW*	89879100	1	1
18P1A27	1791817	BL-LOAD*	89879100	2	1 2
18P2A07	16P1 A23	B1>CYL	89879100	2	2
17P1A14	16P1A08	BL=0	89879100	1	1
15PLA31	16PLA08	BL=0	89879104		
09P2A29	08P2B20	BCNEF*	89379100	2	2
14P2B19	13P2B01	BOT	89879100	1	1
28P2B29	27P2B22	BRWRA#	89879100	1	1
09P2A01	08P2B14	B S1 *	89879100	2	2
14P1B14	13P1B14	BUF 1/0*	89879100	1	ī
13P1B14	12P1820	BUF I/0*	89879100	Ž	2
1791815	16P1A16	BUFF1-BUFF2	89879100	2	2 2 1
18 P2 B2 3	16P1 415	BUFF1EUFF2*	89879100	ī	ī
1791818	16P1815	BUFF2 FULL*	89879100	1	1
12P1B09	08P1A15	BUFF2FL*WMO	89879100	i	ī
14P2 A07	12P2B10	BUSY	89879100	ī	· 1
13P1B28	12P2B10	BUSY	89879100	2	2
19P2A30	15P2A07	BUSY RR*	89879100	ī	ī
24P2A28	22P2B27	BX15	89879100	2	2
28P1B19	27P1A25	CAA15	89879100	ī	ī
19P1 A31	18P1A15	CAC WA O	898 79 10 0	2	2
19P2 A04	18P1 B14	CACWAI	89879100	ī	1
19P1B13	18P1A12	CACWA10	89879100	2	
19P1A12	18P1B12	CACWA11	89879100	1	2
19P1A11	18P1A16	CACWA12	89879100	2	2
19P1A08	1891815	CACWA13	89879100	ī	1
19PLA06	18P1B17	CACWA14	89879100	2	2
19P1B04	1891418	CACWA15	89879100	1	ī
19P1B21	18P1B16	CACWA2	89879100	2	2
19P1B20	18P1A17	C ACWA3	89879100	1	ī
19P1A21	18P1A21	CACWA4	89879100	2	2
19P1819	1891821	CACWA5	89879100	· 1	ī
19P1 A18	18P1 A22	CACWA6	89879100	2	2
1991815	1891822	CACWA7	89879100	ĩ	ī
19P1B14	18P1B10	CACWA8	89879100	2	2
1991810	18PLA10	CACWA9	89879100	1	1
17P1B10	16P1A09	CAL-SHIFT*	89879100	2	2
14P1 A17	1391817	CARCURAD*	89879100	2	2
19P2B05	18P2A06	CARST*	89879100	ī	ī
17P1A24	16P1B13	CAU SHIFT*	89879100	ī	ī
1992429	17P1 A24	CAU SHIFT*	89879100	2	2
18P2B09	16P2B25	CALJ*	89879100	ī	ī
18P2B11	16P2B27	CA12*	89879100	ī	ī
		U-1-E	0.0.,200	-	-

FROM	T O	S IGNAL-NAME	W-L-	FR.LEV TO.LEV
18P2A08	16P2B20	C A1 3*	89879100	1 1
18P2A10	16P2B28	CA15*	89879100	i i
18P2B08	16P2B31	C A16*	89879100	1 1
18P2A05	16P2B29	CA17*	89879100	1 1
18P2A01	16P2B30	CA18*	89879100	1 1
18P2A04	16P2B14	CA19*	89879100	1 1
18P1A05	16P2B15	C A2 0*	89879100	1 1
18P2A22	15P2A08	CA6	89879100	2 2
18P2B06	15P2A17	C A65M*	89879100	2 2
18P2B06	16P2B19	CA65M*	89879100	1 1
18P2A09	16P2B18	CA7*	89879100	1 1
27P2A10	30P1B23	CCPE*	89379100	2 2
30P1B23	20P1A28	CCPE*	89879100	1 1
31P2B11	27P2A10	CCPE*	89879100	1 1
35P2A26	36P2A26	CE*	89879101	1 1
33P2A26	34P2A26	CE*	89879101	ī ī
31P2A26	32P2A26	CE*	89879101	1 1
29P2A26	30P2A26	CE*	89879101	1 1
32P2A26	33P2A26	CE*	89879101	2 2
30P2A26	31 P2 A26	CE*	89879101	2 2
34P2A26	35P2A26	CE*	89879101	2 2
27P2B27	29P2A26	CE*	89879100	2 2
15P1B07	1291821	CHI*	89879100	1 1
23P2B31	20P2B25	CHI *	89879100	1 1
20P2B25	15P1B07	CHI*	89879100	2 2
12P1821	C7P1B07	CHI*	89879100	2 2
0291807	06P1B07	CHI*	89879103	2 2
06P1B07	07 P1 B07	CH1*	89879103	1 1
0191807	0291807	CHI*	89879103	i i
26P1A03	25P1B01	10	89879100	2 2
19P1B29	17P1B06	CKWD SHIFT	89879100	2 2
19P2A05	17P1B24	CKWD11	89879100	2 2
1992413	17PLA18	CLEAR CKWD*	89879100	1 1
19P2B06	16P2 B05	CLEAR CONTR	89879100	i i
18P2B17	17P1B22	CLEAR-SHIFT	89879100	i i
13P2A02	12P1 A05	CLR LOWER*	89879100	2 2
26P1 A2 8	25P1 A 28	CLREG*	89879100	2 2
25P1A28	20P1B07	CLREG*	89879100	î î
23P2A15	21P2B12	CLREQ	89879100	2 2
23P1A23	24P1A31	CLRIR	89879100	2 2
21P2B10	23P1 A23	CLRIR	89879100	1 1
22P1B07	25P1 A13	CLRO*	89879100	i, i
25P1A13	26P1A13	CLRO*	89879100	2 2
26P1B20	21P2A29	CLRXM	89879100	1 1
28P2A06	27P2B02	CMDR*	89879100	2 2
25P1B31	20P1B17	CNSOL*	89879100	1 1
26P1831	20P1 A14	CNSCM*	89879100	i i
25P1A31	20P1B19	CNS1L*	89879100	î î
26P1A31	20P1815	CNS1E+	89879100	i
25P1B29	20P1 A18	CNS2L*	89879100	i i
26P1B29	20P1B14	CNS2M*	89879100	i i
T. W. S. W. S.		· · - · · ·		**

89633300 A

FROM	TO	SIGNAL-NAME	W.L.	FR.LEV TO.LEV
25P1B28	20P1 A20	CNS3L*	89879100	1 1
26P1B28	20P1 A15	CNS3M*	89879100	ī ī
25P2B12	20P1A07	CNS4L*	89879100	1 1
26P2B12	20P1 B03	CNS4M*	89879100	1 1
25P2A11	20P1A06	CNS5L*	89879100	1 1
26P2A11	20P1 A03	CNS5M*	89879100	1 1
25P2B13	20P1 B13	CNS6L*	89879100	1 1
26P2B13	20P1A04	CNS6M*	89379100	1 1
25P2B14	20P1 A13	CNS7L*	89879100	1 1
26P2B14	2 OP1 B05	CNS7M*	89879100	1 1
22P1A17	23P2A09	CNTE2*	89879100	1 1
23P2A09	24P2A30	CNTE2*	89379100	2 2·
25P1B23	22P1 A04	CO	89879100	2 2
26P1B23	25P1B23	CO	89879100	1 1
19P2A12	17P1B16	CCMPARE	89879100	2 2
14P1A28	12P2A06	CENTACT	89879100	2 2
13P2A01	12P2A02	CONTACT*	89879100	2 2 1 1 2 2 2 2 2 2 2 2
28P1B13	22 P1 B1 7	CPBM*	89879100	2 2
33P1B14	28P1B13	CPBM*	89879100	1 1
31P2B09	27P1 A31	CPEC*	89879100	1 1
12P1A31	11P2B30	CRCC STATE*	89879100	1 1
27P 1826	28P1B22	CRI*	89879100	2 2 1 1
33P1B23	28P1B22	CRI*	89879100	
22P1A12	27P1B26	CRI*	89879100	1 1
23P1A03	24P1B26	CRO	89879104	
31 P2 A1 1	27 P2 A09	CRO	89879104	
24P1B26	27P2A09	CRO	89879104	_+
25P1B03	23P1B19	CRQ*	89879100	1 1
21P1B25	20P2B05	CRO*	89379100	1 1
26P1B03	25P1B03	CRO*	89879100	2 2
23P1B19	21P1B25	CRQ*	89879100	2 2 1 1
24P2B20	2 OP1 B27	CSA*	89879100	
24P2A04	20P1B12	C SM#	89879100	1 1
24 P1 B0 3	20P1 A25	CSP*	89879100	1 1
23P1A04	20P1B10	CSPR	89879100	1 1
24P 2A10	20P1A27	CSQ*	89879100	1 1
22PLA31	20P1B31	CSX*	89879100	1 1
24P2A21	22P1A31	C S X*	89879100	2 2
23P1B29 16P1A26	20P1B29 15P2B31	CSY*	89879100	1 1 1
19P2A08	16P1A26	CTRLR BUSY	89879100 89879100	
31P2B05	27P1 A28	CTRLR BUSY CVIO1*		2 2 1 1
27P1 A28	21 P2 B04	CVIO1+	89879100 89879100	2 2
18P1B28	17P1A08	CWA-CCUNT*	89879100	2 2
18P1B28	1991825	CWA-COUNT*	89879100	1 1
27P2B16	28P2B26	CXD*	89879100	1 1
22P1B09	25P2A10	Cl	89879100	i i
25P2A10	26P2A10	Cl	89879100	2 2
25P1A01	22P1B01	C2	89879100	2 2
26P1A01	25P1B01	C 2	89879100	1 1
22P1B04	25P2B31	C3	89879100	iii
	C)1 CUJ1	43	J, J, I, I, I	• . •

FROM	το	SIGNAL-NAME	W.L.	FR.LEV	TO .L EV
25P2B31	26P2B31	C 3	89879100	2	2
19P1B17	17P1A10	D.NO.COMP.	89879100	ī	ī
18P2B13	17P1B14	DATA	89879100	2	2
13P2B14	12P1A03	DATA	89879100	2	2
24P1B21	21 PL A06	088	89879100	1	1
27P2B17	28P2B18	DE*	89879100	1	1
24PLA14	22P1415	DEL *	89879100	2	2
22P2B30	24P2B10	DELTAUG*	89879100	2	2
24P2B10	25P2B16	DELTAUG*	89879100	1	1
24PLA15	21P2A26	DEL 2	89879100	1	1
19P2A24	15P2A05	DF-GATED	89879100	2	2
27P2B19	21P2B08	DFEO	89879100	2	2
21 P2 B08	23P1B01	DFEO	89879100	1	1
31P2B18	27P2B19	DFEO	89879100	1	1
29P1B03	28P1A02	DINO	89879100	2	2
32P1B03	33P1 803	DINO	89879101	2	2
30P1803	31P1803	DINC	89879101	2	2
34P1B03	35P1803	DINO	89379101	2	2
35P1B03	36P1B03	DINO	89879101	1	1
33P1B03	34P1B03	DINO	89879101	1	1
31P1B03	32P1803	DINO	89879101	1	1
29P1B03	30P1B03	DINO	89879101	1	1
29P1A03	30P1A03	DIN1	89879101	1	1
33PLA03	34P1 A03	DINI	89879101	1	1
31P1A03	32P1A03	DIN1	89879101	1	1
35P1A03	36P1 403	DIN1	89879101	1	1
30P1A03	31 P1 A03	DINI	89879101	2	2
34P1A03	35P1A03	DIN1	89879101	2	
32P1A03	33P1403	DINI	89879101	2	2 2 2 2 2
29P1A03	28P1B02	DINI	89879100	2	2
29P1A28	28P1417	DIN10	89379100	2	2
34P1A28	35P1 A28	DIN10	89879101	2	2
32P1A28	33P1A28	DIN10	89879101	2	2 2
30P1A28	3191428	DIN10	89879101	2	2
35P1 A28	36 P1 A28	DIN10	89879101	1	1
33P1A28	34P1A28	DINIO	89879101	1	1
31P1A28	32P1A28	DIN 10	89879101	ı	1
29P1 A2 8	3 OP1 A28	DIN10	89879101	1	1
29P1A27	30P1A27	DIN11	89879101	1	1
33P1A27	34P1 A27	DIN11	89879101	1	1
31P1A27	32P1 A27	DIN11	89879101	1	1
35P1A27	36P1A27	DIN11	89879101	1	1
30PLA27	31PLA27	DIN11	89879101	2	2
34P1A27	35P1A27	DIN11	89879101	2 2	2
32P1A27	33P1A27	DIN11	89879101		2 2 2
29PLA27	28P1B16	DIN11	89379100	2	2
28P1B24	29P1B25	DIN12	89879100	2	2
34P1825	35P1B25	DIN 12	89879101	2	2
32P1 B2 5	33 P1 B25	DIN12	89879101	2	2
30P1B25	31P1B25	DIN12	89879101	2	2
29P1B25	30P1 B25	DIN12	89879101	1	1

89633300 A

9-19

FROM	TO	SIGNAL-NAME	W.L.	FR .LEV	TO.LEV
33P1B25	34P1B25	DIN12	89879101	1	1
31P1B25	32P1B25	DIN12	89879101	. 1	1
35P1B25	36P1B25	DIN12	89879101	1	. 1
29P1B27	30P1B27	DIN13	89879101	1	1
33P1B27	34P1B27	DIN13	89879101	1	1
31P1 B2 7	32 PL B27	DIN13	89879101	. 1 :	1
35P1B27	36P1B27	DIN13	89879101	1.	. 1
30P1B27	31P1B27	DIN13	89879101	2	2
34P1B27	35P1B27	DIN13	89879101	2	2
32P1B27	33P1827	DIN13	89879101	2	2
29P1B27	28P1B26	DIN13	89879100	2 2	2 .
29P1B28	28P1A25	DIN14	89879100	2	2
32P1828	33P1B28	DIN14	89879101	2	2
30P1B28	31 P1 B28	DIN14	89879101	2	2
34P1B28	35P1B28	DIN14	89879101	2	2
29P1B28	30P1B28	DIN14	89879101	1	1
33P1 B2 8	34PL B28	DIN14	89879101	1	1
31P1B28	32P1B28	DIN14	89879101	1	1
35P1B28	36P1B28	D IN 14	89879101	. 1	1
29P1B26	30P1B26	DIN15	89879101	1	1
33P1B26	34P1B26	DIN15	89879101	1	1
31P1B26	32P1B26	DIN15	89879101	1	1
35P1B26	36P1B26	DIN15	89879101	1	1
30P1B26	31P1B26	DIN15	89879101	2	2
34P1B26	35P1 B26	DIN15	89879101	2	
32P1B26	33P1B26	DIN15	89879101	2	2 2 2 2 2 2
29P1B26	28P1B25	DIN15	89879100	2	2
28P2B12	2 9P2 A 04	DIN16	89379100	2	2
34P2A04	35P2A04	DIN16	89879101	2	2
32P2A04	33P2A04	DIN16	89879101	2	2
30P2A04	31 P2 A 04	DIN16	89879101	2	2
35P2A04	36P2A04	DIN16	89879101	1	1
33P2A04	34P2A04	DIN16	89879101	1	1
31P2A04	32P2A04	DIN16	89879101	1	1
29P2A04	30P2A04	DIN16	89879101	1	1
35P2 A05	36 P2 A05	DIN17	89879101	1	1
33P2A05	34P2A05	DIN17	89879101	1	1
31P2A05	32P2A05	D IN 17	89879101	1	1
29P2A05	3 OP2 A05	DIN17	89879101	1	1
30P2A05	31P2A05	DIN17	89879101	2	2
34P2 A05	35P2A05	DIN17	89879101	2	2
32P2A05	33P2A05	DIN17	89879101	2	2
28P2A10	29P2A05	DIN17	89879100	2	2
29P1 A05	28P1 A04	DIN2	89879100	2 2 2	2
32PLA05	33P1A05	DIN2	89879101	2	2
30P1A05	31P1A05	DIN2	89879101	2	2
34PL A05	35P1 A05	DIN2	89879101	. 2	2
29P1A05	30P1A05	DIN2	89879101	1	1
33P1A05	34P1 A05	DIN2	89879101	1	1
31P1A05	32P1 A05	DIN2	89879101	1	1
35P1A05	36P1A05	DIN2	89879101	1	1

FROM	T 3	SIGNAL-NAME	W.L.	FR.LEV	TO.LEV
29P1B07	30 P1 B0 7	D IN3	89879101	1	1
33P1B07	34P1B07	DIN3	89879101	ī	ī
31P1B07	32P1B07	DIN 3	89879101	1	1
35P1B07	36PLB07	DIN3	89879101	1	1
30P1B07	31P1807	DIN3	89879101	2	2
34P1B07	35P1B07	DIN3	89879101	2	2
32P1B07	33PL807	DIN3	89879101	2	2
29P1B07	28P1A03	DIN3	89879100	2	2
29PL A07	28P1 A08	DIN4	89879100	2	2
34P1A07	35P1A07	DIN4	89879101	2	
32P1407	33P1A07	DIN4	89879101	2	2 2 2
30P1A07	31 P1 A07	DIN4	89879101	2	2
29P1407	30P1AC7	DIN4	89879101	1	1
33P1A07	34P1 A07	DIN4	89879101	1	1
31P1A07	32P1 A07	DIN4	89879101	1	1
35P1A07	36P14G7	DIN4	898 79101	1	1
29P1B16	30P1B16	DIN5	89879101	1	1
33P1B16	34P1B15	DIN5	89879101	1	1
31P1B16	32P1B16	DIN5	89879101	1	1
35P1B16	36P1B16	DIN5	89379101	1	1
30P1B16	31P1816	DIN5	89879101	2	2
34P1B16	35P1B16	DIN5	89879101	2	2
32P1B16	33P1B16	DIN5	89879101	2	2
29P1B16	28P1A07	DIN5	89879100	2	2 2
29P1A15	28P1A16	DIN6	89879100	2	2 2
32P1A15	33P1 A15	DIN6	89879101	2	2
30P1415	31P1A15	DIN6	89879101	2	2
34P1 A15	35P1A15	DIN6	89879101	2	2
29P1A15	30P1 A15	DIN6	89379101	1	1
33P1A15	34P1A15	DIN6	89879101	1	1
31P1A15	32P1A15	DIN6	89879101	1	1
35P1A15	36P1A15	DIN6	89879101	1	1
29P1A18	30P1418	DIN7	89879101	1	1
33P1 A18	34P1 A18	DIN7	89879101	1	1
31P1A18	32P1A18	DIN7	89879101	1	1
35P1A18	36P1A18	DIN7	89879101	1	1
30P1A18	31P1 A18	DIN7	89879101	2	2
34P1A18	35P1A18	DIN7	89879101	2	2
32PLA18	33P1A18	DIN7	89879101	2	2
29P1 A1 8	28P1B17	DIN7	89879100	2	2
2921819	28P1A14	DIN8	89879100	2	2
34P1819	35 P1 B19	DIN8	89879101	2	2
32P1B19	33P1B19	DIN8	89879101	2	2 2 2 2
30°1819	31P1B19	DIN8	89879101	2	
29PLB19	30P1B19	DIN8	89879101	1	1
33P1B19	34P1B19	DINS	89879101	1	1
31P1B19	32P1B19	D IN 8	89879101	1	1
35P1B19	36P1B19	D I N8	89879101	1	1
29P1B20	30P1B20	DING	89879101	1	1
33P1B20	34P1B20	DIN9	89379101	1	1
31P1B20	32P1B20	DIN9	89879101	1	1

FROM	TO	SIGNAL-NAME	W.L.	FR.LEV	TO .L EV
35P1820	36P1B20	DIN9	89879101	1	1
30P1820	31P1B20	DIN9	89879101	2	2
34P1B20	35P1B20	DIN9	89879101	2	2
32P1B20	33P1B20	DIN9	89879101	2	2
29P1B20	28P1 A18	DIN9	89879100	2	2
27P2B10	29P2A21	DISABLE	89879100	2	2
30P2A21	31P2A21	DISABLE	89879101		2
34P2A21	35P2A21	DISABLE	89879101	2 2 2	2
32P2A21	33P2A21	DISABLE	89879101	2	2
35P2A21	36P2A21	DISABLE	89879101	1	1
33P2A21	34P2A21	DISABLE	89879101	1	1
31P2A21	32P2A21	DISABLE	89879101	1	1
29 P2 A2 1	30P2A21	DISABLE	89879101	1	1
19P2B08	18P1B31	DOF	89879100	1	1
18P1B31	17P1A16	DOF	89879100	2	2
19P2A09	17P1 A15	DOF-LA	89879100	1	1
19P1B30	16P1A28	DOF-LA-AUTO	89879100	2	2
27P1B01	29P1 402	DOUTO	89879100	2	2
29P1 A02	30PLA02	DOUTO	89879101	1	1
33P1A02	34P1A02	DOUTO	89879101	1	1
31 P1 A0 2	32P1 A02	DOUTO	89879101	1	1
35P1A02	36P1A02	DOUTO	89879101	1	1
34P1A02	35P1A02	DOUTO	89879101	2 .	2
32P1 A02	33P1 A02	DOUTO	89879101	2	2
30P1402	31P1A02	DOUTO	89879101	2	2
30P1 A04	31P1A04	DOUTI	89879101	2	2
34PL A04	35P1 A04	DOUTL	89879101	2	2
32P1A04	33P1A04	DOUT1	89879101	2	2
29Pl A04	30P1 A04	DOUTI	89879101	1	1
33P1 A04	34P1 A04	DOUT1	89879101	1	1
31P1A04	32P1A04	DOUT1	89879101	1	1
35 PL A04	36P1 A04	DOUT1	89879101	1	1
27P1A02	29P1A04	DOUTL	89879100	2	2
29P1B24	27P1A16	DOUT10	89879100	2	2
35P1B24	36P1B24	DOUT10	89879101	1	1
33P1B24	34P1B24	DOUTL C	89879101	1	1
31P1B24	32P1824	DOUT10	89879101	1	1
29P1B24	30P1 B24	DOUT10	89879101	1	1
34P1B24	35P1B24	DOUTL C	89879101	2	2
32P1B24	33P1B24	DOUTLO	89879101	2	2
30P1B24	31P1B24	DOUT10	89879101	2	2
30P1A30	31P1A30	DOUTLI	89879101	2	2
34 PL A30	35P1 A30	DOUT11	89879101	2	2
32P1A30	33P1A30	DOUT11	89879101	2	2
29P1A30	30P1A30	DOUT11	89879101	1	1
33PL A30	34PL A30	DCUT11	89879101	1	1
31P1A30	32P1A30	DOUTL1	89879101	1	1
35PLA30	36P1A30	DOUT11	89879101	l	1
29PL A3 0	27P1 A17	DCUT11	89879100	2	2
29P1A31	2791421	DOUTL2	89879100	2	2
29P1 A31	30P1 A31	DOUT12	89879101	1	1

FROM	To	SIGNAL-NAME	W.L.	FR.LEV TO.LEV
33P1A31	34P1A31	DOUT12	89879101	1 1
31P1A31	32P1A31	DOUT12	89879101	ī ī
35P1A31	36P1 A31	DOUT12	89879101	ī ī
34P1A31	35P1A31	DOUTL2	89879101	2 2
32P1 A31	33P1 A31	DOUT12	89879101	2 2
30PLA31	31 P1 A31	DOUT12	89879101	
30P1B29	31P1B29	DOUT13	89879101	2 2 2 2 2 2
34P1B29	35P1B29	DOUT13	89879101	2 2 2 2
32P1B29	33P1B29	DOUT13	89879101	2 2
29P1B29	30P1B29	DOUT13	89879101	1 1
33P1B29	34P1B29	DOUT13	89879101	1 1
31P1B29	32P1B29	DCUT13	89879101	1 1
35P1B29	36P1B29	DOUT13	89879101	1 1
29P1B29	27P1 A24	DOUT13	89879100	2 2
29P1B30	27P1B24	DOUT14	89879100	2 2
29P1B30	30P1B30	DOUT14	89879101	1 1
33P1830	34P1 B30	DOUT14	89879101	1 1
31P1B30	32P1B30	DOUT14	89879101	1 1
35P1B30	36P1B30	DOUT14	89879101	1 1
32P1B30	33P1B30	DOUTL4	89879101	2 2
30P1830	31P1B30	DOUT14	89879101	2 2
34P1830	35P1B30	DOUT14	89879101	2 2
30P1B31	31P1B31	DOUTL 5	89879101	2 2
34P1B31	35P1B31	DOUT15	89879101	2 2
32P1831	33P1B31	DOUT15	89879101	2 2
29P1B31	30P1B31	DOUT15	89879101	1 1
33P1B31	34P1B31	DOUT15	89879101	1 1
31P1831	32P1 B31	DOUT15	89879101	1 1
35P1B31	36P1B31	DOUT15	89879101	1 1
29PLB31	27P1B25	DOUT15	89879100	2 2
29P2A01	27P2A16	DOUT16	89879100	2 2
29P2A01	30P2A01	DOUT16	89879101	1 1
33P2A01	34P2 A01	DOUT16	89879101	1 1
31P2A01	32P2A01	DOUTL 6	89879101	1 1
35P2A01	36P2A01	DOUT16	89879101	1 1
32P2A01	33P2 A01	DOUT16	89879101	2 2
30P2A01	31P2A01	DOUTL 6	89879101	2 2
34P2A01	35P2A01	DOUT16	89879101	2 2
30P2A02	31 P2 A02	DOUT17	89879101	2 2
34P2A02	35P2A02	DOUT17	89879101	2 2
32P2A02	33P2A02	DOUT17	89879101	2 2
29P2A02	30P2A02	DOUT1 7	89879101	1 1
33P2A02	34P2A02	DOUT17	89879101	1 1
31P2A02	32P2A02	DOUT17	89379101	1 1
35P2A02	36P2A02	DOU 11 7	89879101	1 1
27P2B05	28P2B10	DOUT17	89879100	1 1
28 P2 B10	29P2 A02	DCUT17	89879100	2 2
29P1A06	27P1B04	DOUT2	89879100	2 2
29P1 A06	30P1 A06	DOUT2	89879101	1 1
33P1A06	34PLA06	DOUT2	89879101	1 1
31P1A06	32P1A06	DOUT2	89879101	1 1

89633300 A 9-23

FROM	T 0	SIGNAL-NAME	W.L.	FR.LEV	TO.LEV
2501 407	2/01/40/				
35P1 A06	36P1 A06	DOUT2	89879101	1	1
32P1A06	33P1A06	DOUT2	89879101	2	2
30P1A06 34P1A06	31P1A06	DOUT2	89879101	2	2
	35 P1 A 06	DOUT2	89879101	2	2
30P1A08	31P1A08	DOUT3	89879101	2	2 2
34P1 A08	35P1 A08	00013	89879101	2	2
32P1 A08	33PLA08	DOUT3	89379101	2	2
29P1A08	30P1A08	DOUT3	89879101	1	1
33P1 A08	34P1 A08	DOUT3	89979101	1	1 -
31P1A08	32P1A08	DOU T3	89879101	1	1
35P1A08	36P1 AOR	DOUT3	89379101	1	1
29P1 A08	27 P1 B05	DCUT3	89379100	2	2
29P1A09	27P1B07	DOUT4	89879100	2	2
29P1A09	30P1A09	DOUT4	89379101	1	1
33P1 A09	34 P1 A09	DOUT4	89879101	1	1
31P1A09	32P1A09	DOUT4	89879101	1	1
35PL A09	36P1 A09	DOUT4	89879101	1	1
34P1A09	35P1 A09	DOUT4	89879101	2	2
32P1A09	33P1A09	DOUT4	89879101	2	2
30P1 A09	31P1 409	DOUT4	89879101	2	2 2
30P1A14	31P1A14	DOUT5	89879101	2	2
34P1A14	35P1A14	DOUT5	89879101	2	2
32 P1 A1 4	33 P1 A1 4	DOUT5	89879101	2	2
29P1A14	30P1A14	DOUT5	89879101	1	1
33P1A14	34P1 A14	DOUT5	89879101	1	1
31P1A14	32 P1 A14	DOUT5	89879101	1	1
35P1A14	36P1 A 14	DOUT5	89879101	1	1
29P1 A14	27P1 B09	DOUT5	89879100	2	2
29P1A17	27P1B10	DOUT6	89879100	2 ,	2
29P1A17	30P1A17	DOUT6	89879101	1	1
33PLA17	34P1 A17	DOUT6	89879101	1	. 1
31P1A17	32P1A17	DOUT6	89879101	1	1
35PLA17	36P1417	DOUT6	89879101	1	1
32P1 A17	33 P1 A17	DOUT6	89879101	2	2
30P1417	31P1417	DOUT6	89879101	2	2
34P1A17	35P1417	DOUT6	89879101	2	2
30P1A19	31 P1 A1 9	DOUT7	89879101	2	2
34P1A19	35P1A19	DOUT7	89879101	2	2
32P1A19	33P1A19	DOUT7	89879101	2	2
29P1A19	30P1A19	DOUT7	89879101	1	- 1
33P1A19	34P1A19	DOUT7	89879101	1	1
31P1A19	32P1A19	DOUT7	89879101	1	1
35P1A19	36P1A19	DOUT7	89879101	1	1
29P1A19	27P1B12	DOUT7	89879100	2	2
29P1A20	27P1 A13	DCUT8	89379100	2	2
29P1A20	30P1A20	DOUT8	89879101	1	1
33PLA20	34P1 A20	DOUT8	89879101	1	1
31P1A20	32P1 A20	DOUT8	89879101	ĩ	ī
35P1A20	36P1A20	DCUT8	89879101	1	ī
34P1A20	35P1 A20	DGUT8	89879101	2	2
32P1A20	33P1 A20	DOUT8	89879101	2	2
		J	J.J., 7.44 &	-	-

9-24 89633300 A

FROM	TO	SIGNAL-NAME	W.L.	FR.LEV	TO.LEV
30P1A20	31P1A20	DOUT8	89879101	2	2
30P1A25	31 P1 A2 O	DCUT9	89879101	2	2
34P1A25	35P1 A 2 O	DOUT9	89879101	2	2
32P1 A25	33P1 420	DOUT9	89879101	2	2
29P1 A2 5	3 OP1 A20	DOUT9	89879101	1	1
33P1A25	34P1A20	DOUT9	89879101	1	1
31 P1 A25	32P1 A20	DOUT9	89879101	1	1
35P1A25	36P1A20	DOUT9	89879101	1	1
29P1A25	27P1B15	DOUT9	89879100	2	2
19P2B23	16P2B23	DRIVE FAULT	89879100	1	1
19P2A20	16P2B11	DRIVE RD*	89879100	1	1
19P2A25	16P2B24	DRIVE SE*	89879100	1	L
19PLA24	16 P1 B 07	DSA CONNECT	89879100	2	2
13P2A20	1291423	DSA WREN*	89879100	2	2
14P2B30	13P2A20	DSA WREN*	89379100	1	1
18P2B04	16PLA07	DSA-BUFF1*	89379100	2	2
30P2B01	28P2A01	DX1*	89879100	1	1
31P2B01	28P2B01	DX2*	89879100	1	1
32P2B01	28P1B31	D X3*	89879100	1	1
33P2B01	28P2B11	DX4*	89879100	1	1
34P2B01	28 P2 B06	DX5*	89879100	1	1
35P2B01	28P2B05	D x6*	89879100	1	1
36P2B01	28P2A05	DX7*	89379100	1	1
28P2A22	27P2B06	016	89879100	1	1
28P 2A13	27P1B27	D17	89879100	2	2
23P2B14	22P1 A26	EAD*	89379100	2	2
13P2B10	12PLA11	EARLY WDS	89879100	2 1	2 1
33P2A11	27P2A05	EDX*	89879100 89879100	2	2
22P2B18 22P2B18	20P2B03 21P1A19	E INT E INT	89879100	1	1
	23P2A17	EI5*	89879100	2	2
24P2B18 13P2B20	12P1 B28	ENA*	89879100	2	2
14P2B29	13P2B20	ENA*	89879100	1	1
21P1A15	24P1802	ENI	89879100	2	2
21P1A15	23P2B15	ENI	89879100	î	ī
22P1B15	24P1B18	ENI2E*	89879100	ĩ	i
23P2A20	24P1B18	ENI2E*	89879100	2	2
21P1B24	22P1 A05	EN120*	89879100	2	2
22P1A05	24P1A07	ENI 20*	89879100	1	ī
21P1B24	23P2A21	EN120*	89879100	ī	1
22P1A08	23P2B16	ENI3*	89879100	2	2
22P1A10	21P2B14	ENI 4*	89879100	1	1
21PLBL8	20P1 A24	ENTER*	89879100	1	1
22P2B11	21P1B18	ENTER*	89879100	2	2
13P1A31	1291425	EOG*	89379100	2	2
14P2A27	13P1 A31	EOG*	89879100	1	1
14P2B01	13P2A13	E OP	89879100	1	1
12P2A08	11P2B03	EOP	89879100	1	1
19P1 A2 O	16P1 B30	EOP	89879100	2	2
13P2A13	12P2A08	EOP	89579100	2	2
19P1B31	16P1B29	EOPMCT BSY*	89879100	2	2

FROM	TO	SIGNAL-NAME	W.L.	FR .LEV	TO.LEV
16P1B29	15P2B03	ECPMCT BSY*	89879100	1	1
12P1A24	11P2B16	EOR S	89879100	ī	ī
17P1 A06	16P1B25	EOS	89379100	ī	ī
				_	_
14P2B27	13P2B23	EOT*	898 79100	1	1
19P1B03	15P2A19	ECU.NUM.MAT	89879100	1	1
23P1B27	22P1B08	EXT	89879100	1	1
21P2A10	23P2B17	FEO*	89879100	2	2
21P2A10	22P1A18	FEO*	89879100	1	1
23P2B20	22P1B18	FIEF	89879100	2	2
14P2B03	11 PL B28	FILL	89879100	1	1
13P2B18	11P2B15	FM/TM	89879100	1	1
14P1B24	12P2A17	FM/TM	89879100	1	1
14P1B24	13P2B18	FM/TM	89879100	2 .	2
24P1A03	21P1A27	FS*	898 79100	1	1
22P1 A27	21P1A09	F1E1	89879100	2	2
22P1 A2 O	24P2B29	F1E23	89879100	1	1
23P2B02	22P2B08	F 23	89879100	1	1
14P2B28	13P2B25	GAP CLOCK	89879100	1	1
14P2B26	12P2B17	GC128	89879100	1	1
08P1B22	12P2B17	GC128	89879104		
25P1821	21P2B02	GLL	89879100	2	2
26P1B21	21P1B20	GLM	89879100	1	1
25P2B03	21P1B31	GML	89879100	1	1
26P2B03	21 P2 B03	GMM	89879100	2	2
09P1A01	09P1B11	GND	89879104		
23P1B11	27P2B21	GND	89879104	_	_
22P2A26	23P1B16	GOAQ*	89879100	1	1
20P2B02	23P1B21	GOCS	89879100	1	1
21 P2 A05	24P2B25	GOCS	89879100	1	1
22P1A11	23P1B21	GOCS	89879100	2	2
20P2B02	21P2A05	GOCS	89879100	2	2
21 P2 A04	20P1828	GOCSW*	89879100	1	1
27P2B09	23P1A08	GOM1	89879104		
33P2B11	23P1 A05	GOM 2	89879104	,	1
31P2B20	27P2B23	GPEC*	89879100	1	1
27P2B23	21P1821	GPEC*	89879100 89879100	2	2
25PLA02	21P1 A22	GSL*	89879100	2 2	2
21P1A24 21P1A24	25P2A12 26P1A02	GSM* GSM*	89879100	1	2 1
26 PL A25	26P1 A24	HIGH	89879100	1	1
26P2B10	26P2A12	HIGH	89879100	ì	1
25P2B06	26P2B16	HIGH	89879100	i	i
26P2B16	26P2B10	HIGH	89879100	2	2
26P2A12	26P1A25	HIGH	89879100	2	2
27P2B14	28P2A25	HOL D	89879100	2	2
27P2A24	28P2 A19	HOLDW	89879100	ī	ī
27P2B13	27P2A02	ICA*ICO*	89879100	2	2
27P2 A08	27P2B03	ICA-ICO	89879100	2	2
14P2B14	08P1 A24	IC ABORT*	89879100	ī	ī
14°1830	13P2B03	ILLUSCODE	89879100	2	2
- ·				****	

FROM	מד	SIGNAL-NAME	W.L.	FR.LEV	TO.LEV
13P1B18	12P1 B08	INCCA*	89879100	2	2
18P1A31	16P1B23	INCR TA	89379100	2	2
16P1B23	15P2B23	INCR TA	89879100	1	1
19P2A26	18P1A31	INCR TA	89879100	1	1
18P2A02	17P2B01	INCR. SECTOR	89879100	2	2
19P2A17	16P2B09	INDEX GATED	89879100	1	1
22P2A08	21P1B23	INDIND*	89879100	1	1
22P2A08	20P2A18	INDIND*	89379100	2	2
17P2A14	16P1B10	INHIBIT NEE	89879100	1	1
19P2A21	1791417	INIT	89879100	2	2
19P1B28	1691827	INIT Q	89879100	2	2
23P1 A21	22 P1 B27	INO	89879100	ī	ī
19P1B23	1791428	INPUT CKWD	89879100	2	2
23P2A27	22P1B23	INR	89879100	2	2
23P2A27	21P2A23	INR	89879100	ī	ī
13P2B15	12P2B16	INT	89879100	2	2
21P1B16	20P1 A30	INT .SW*	89879100	ī	ī
21P2B07	25P1A10	INTOL	89879100	1	ī
2571810	20P2A12	INT1L*	89879100	i	ī
23P2A07	22P1B29	IN32	89879100	2	2
23P1A25	22P1A30	IN41	89879100	1	ī
23P1B17	21P2B23	10	89879100	i	i
24P1B13	23P1B17	10	89879100	2	2
2191420	23P1A09	IRCK	89879100	2	2
23P1A09	24P1A21	IRCK	89879100	1	1
24P1B17	22P2 A25	IRJ*	89379100	2	2
27P2B15	27P2A04	I SA I SO	89879100	1	1
12P1B05	11P2B12	ISTSP	89879100	1	i
25P1A25	21P2A16	ITA2L*	89879100	i	i
25P1A24	21P2A18	I TA 3L	89879100	2	2
25P2B10	21P2A10	ITA4L*	89879100	1	1
	24P2A15		89879100	2	2
22P1A02 23P2B29		ITR	89879100	1	1
	24P2A15	ITR	89879100	1	i
24P1B05	23P1B18	I 1		2	2
24P1B10	23P1A17	12	89879100		_
24P1A10	23P1 B05	13	89879100	1 1	1
23P1B24	21 P1 B01	I 4	89879100	2	1 2
24P 2B 26	23P1B24	I 4 I 5	89879100 89879100	2	2
21PLA01	23P2A10	15 15	89879100	1	1
23P2A10	24P2B24		89879100	i	i
23P2B10	24P2B23	I 6	89879100	2	2
21PLB05 22P1B02	23P2B10	16	89879100	2	2
	24P2A27	I 65	89879100	1	1
22P1A01	21P1A05	I 7*	89879100	2	2
24P2A23	22P1 A01	[7*			1
2192425	23P2A13	JENI	89879100	1	
23P2B09	22P2A13	JITR*	89879100	2	2 2
21P2B18	22 P2 A1 9	JKCK	89879100	2	
22P2A19	23P2B05	JKCK	89879100	1	1 1
23P2B04	22P2B12	10b3	89879100 89879100	1 2	2
23P2A05	22P2A18	JOP2	070 17100	4	4

89633300 A 9-27

FROM	TO	SIGNAL-NAME	W.L.	FR.LEV	TO.LEV
24P1 A04	23P2A24	JRNI*	89879100	2	2
23P2A24	22 P2 B10	JFNI*	89879100	1	ī
23P1A20	21P1A28	KENI1*	89879100	1 .	. 1
23P2A23	22P2B13	KITR	89879100	1	1
22P2B19	21PLA10	KOVF	89879100	1	ī
23P2B25	21P2A06	KRNI	89879100	2	2
22P2B14	21P1B28	KRNI1	89879100	2	2
19P2A28	15P2B07	LA	89879100	2	2
19P2A28	16P2B01	LA	89879100	1	1
1992811	16P2826	LA CLEAR*	89879100	1	1
16P2B04	15P2B02	LA DIFF=C*	89879100	ī	ĭ
14P1B13	12P1A09	LAST WORD	89879100	2	2
19P2 A06	17P1 A09	L BL *	89879100	2	2
25P1B26	21P1A23	LCNL	89879100	2	2
26P1B26	21P1B29	L CNM	89879100	2	2
13P1B09	12P2B19	LDLWA*	89879100	2	2
14P1A09	13P1B09	LDL WA*	89879100	1	1
14P1B31	1292812	L FGCC	89879100	2	2
14P2B10	12P2A07	LEGCF	89879100	ī	ī
14P2B22	12P2A04	LEGMF	89879100	i	ī
13P2B02	12P2A12	LEGUS	89879100	2	2
19P1425	17P2A24	LOAD CKWD I	89879100	1	ī
18P2A15	16P1B19	LOAD SHIFT*	89879100	2	2
28P2A29	27P2 A26	LOADRA*	89879100	ī	ī
14P2A14	1291410	LOCKOUT*	89879100	ī	ī
19 P2 A18	16P1 A22	LOST DATA	89879100	î	ī
13P2A12	12P1 B04	LOST CATA	89879100	2	2
13P2A23	1291416	LOST DATA*	89879100	2	2
13P1 A02	12P1 A04	LOWX1*	89879100	2	2
12P1A26	11P2A18	LRCC STATE	89879100	ī	ī
25P2B07	24P2 A07	M	89879100	2	2
24P2A07	22 P2 B03	M	89879100	ī	ī
26P2807	25P2B07	M	89879100	ī	ī
22P2A23	25P2B30	MC	89879100	ī	ī
18P1 B2 5	17PL A22	MC	89879100	2	2
16P1A19	15P2B18	MC	89879100	2	2
17P1A22	16P1A19	MC	89879100	ī	ī
25P2B30	26P2B30	MC	89879100	2	2
21P2B29	22P2A23	MC	89879100	2	2 2
14P2 A04	13P2A09	MC*	89879100	ī	ī
18P2B20	16P1B28	MC*	89879100	ī	î
15P1B23	16P2B07	MC*	89879100	ī	ī
25P1B20	20 P2 B08	MC*	89879100	1	
19P2B26	18P2B20	MC*	89879100	$\bar{2}$	Ž
13P2A09	12P2B02	MC*	89879100	2	2
20P2B08	21 P2 A27	MC*	898 79 10 0	ž	1 2 2 2
15P1B23	07P1B23	MC*	898 79100	2	2
03P1A09	01P1B23	MC*	89879100	2	2
02P1B23	06P1823	MC*	89879103	2	2
06P1B23	07P1B23	MC*	89879103	ī	ī
01P1B23	02P1B23	MC*	89879103	ĩ	ī
		•		-	_

FROM	TO	SIGNAL-NAME	W.L.	FR .LEV	TO.LEV
25P1B20	15P1823	MC*	89879100	3	3
21P2A27	13P2B11	MC*	89879100	3	3
03PLA09	04P1 A09	MC*	89879102	1	1
04P1A09	05P1A09	MC*	89879102	2	1
21P2B27	20P1B08	MCCS*	89879100	1	1
25P2A13	23P2A27	MCK	89879100	2	2
26P2A13	25P2413	MCK	89879100	1	1
25P2A07	21P1 A31	MCNL	89879100	1	1
26P2A07	21P1B30	MCNM	89879100	2	2
27P2B20	24P1B20	MDFL	89879100	2	2
31P2A19	27P2B20	MDEL	89879100	1	1
22P1A03	23P2B30	MDS	89879100	1	1
23P2B03	24P1B01	MDSE	89879100	1	1
24P2B27	23P2A08	MDSO	89879100	1	1
24P1A13	23P2A02	MDS1	89879100	1	1
24P1A13	22P1B13	MDS1	89879100	2	2
23P1A28	24P2B04	MDS2	89879100	2	2
29P2A06	28P2B03	MDXO*	89879100	1	1
30P2 A06	28 P2 A02	MDX1*	89879100	1	1
31P2A06	28P2A04	MDX2*	89879100	1	1
32P2 A06	28P2B02	MDX3*	89879100	1	1
33P2A06	28P2B04	MDX4*	89879100	1	1
34P2A06	28P2B07	MDX5*	89879100	1	1
35P2 A06	28P2 A07	MDX6*	89879100	1	1
36P2 A06	28P2A08	MDX 7*	89879100	1	1
22P2A11	23P2B01	MD1*	89879100	1	1,
23P2B01	24P2A11	MD1*	89879100	2	2
24P2B12	23P1B31	MD21*	89879100	2	2
23P1B03	22P1A07	MMRQ	89879100	2	2
13P2A15	11P2B31	MCDESEL*	89879100	1	1
22P2B15	21P2B22	MPC	89879100	1	1
23P1 A26	22P2B15	MPC	89879100	2	2
27P1 A2 7	21P2A17	MPRY	89879100	2	2
31P2B04	27P1A27	MPRY	89879100	1	l
27P2B31	28P2B31	MPWR*	89379100	1	1
34P2B30	35P2B30	MPWR*	89879101	2	2
32P2B30	33P2B30	MPWR*	89879101	2	2
30P2B30	31P2B30	MPWR*	89879101	2	2
29P2B30	30P2B30	MPWR*	89879101	1	1
35P2B30	36P2B30	MPWR*	89879101	1	1
33P2B30	34P2B30	MPWR*	89879101	1	1
28P2B31	29P2B30	MPWR*	89879100	2	2
33P2B14	27P2A14	M SXA*	89879100	1	1
25P1B14	26P1 B14	MTADD	89879100	1	1
24P1A17	25P1B14	MTADD	89379100	2	2
25P1BL8	27P1B02	MXOL	89879100	2	2
24P1 B1 6	25 P1 B1 R	MXOL	89879100	1	1
31P1B01	27P1B02	MXOL	89879100	1	1
24P1A25	26P1B18	MXOM	89879100	1	1
26P1B18	27P1 A14	MXCM	89879100	2	2
31P1B13	27P1A14	MOKM	89879100	1	1

89633300 A 9-29

FROM	TO	SIGNAL-NAME	W.L.	FR.LEV	TO.LEV
31P1B02	27P1 B03	MX1L	89879100	1	1
24P1A16	25P1A19	MX1L	898 79100	1	1
25P1 A19	27P1B03	MX1L	89879100	2	2
26P1A19	27P1A15	MX1M	89879100	2	2
24P1A23	26P1A19	MXIM	89879100	1	1
31P1814	27P1 A15	MX1M	89879100	1	1
31P2B03	27P1A26	M X1 7	89879100	1	1
21P2A19	27P1 A26	MX17	89879100	2	2
25P1B15	27 P1 A04	MX2L	89879100	2	2
31P1B04	27P1A04	MX2L	89879100	1	1
24P1A18	25P1B15	M X2L	89379100	1	1
24P1814	26P1B15	MX2M	89879100	1	1
31P1815	27P1B17	M X2 M	898 79100	1	1
26P1 B15	27P1B17	MX2M	89379100	2	2
25P1A16	27P1 A05	MX3L	89879100	2	2 .
31P1B06	27P1A06	MX3L	89879100	ī	1
24P1 A20	25P1 A16	MX3L	89379100	1	1
24P1B15	26P1A16	M X3 M	89879100	1	ī
31P1A16	2791819	M X 3 M	89879100	ĩ	ī
26P1A16	27P1B19	MX3 M	89879100	2	2
2791808	25P2A20	MX4L	89379100	ž	2 2
31P1808	27P1808	MX4L	89879100	1	1
25P2A20	24 P2 B1 9	MX4L	89879100	1	ī
26P2A20	24P2B05	MX4M	89879100	ì	ī
31P1B18	27P1B21	MX4M	89879100	1	ī
27P1B21	26 P2 A20	MX4M	89879100	2	2
27P1A09	25P2820	MX5L	89879100	2	2
31P1809	27P1 A09	MX5L	89379100	ī	ī
25P2B20	24P2B17	MX5L	89879100	1	ī
26P2B20	24P2A08	M X 5 M	89879100	ì	ì
31PLA22	27 P1 A23	MX5 M	89879100	1	ī
27P1A23	26P2B20	M X 5 M	89879100	2	2
25P2A18	2791411	MX6L	89879100	2	2
31P1B12	27PL ALI	MX6L	89879100	1	1
24P 2A 19	25P2A18	MX6L	89879100	i	ī
31P1821	2791A22	MX6M	89379100	î	ī
26P2A18	24P2B08	MX6M	89879100	1	î
27P1A22	26P2A18	MX6M	89879100	2	2
27P1B13	25 P2 B19	MX7L	89379100	2	2
25P2B19	24P2A16	MX7L	89879100	1	ī
31P1A13	27P1B13	MX7L	89879100	ì	i
31P1B17	27P1810	MX7 M	89879100	1	ī
26P2B19	24P2A05	MX7M	89879100	i	ī
27P1B20	26P2B19	M×7M	89879100	2	2
24P2A14	23P1 B28	NO	89879100	2	2
10P 2B 0 1	10P1B28	NODROPOUT	89879104	٤.	F.,s.
33P2B13	27P2B11	NORMAL	89879100	1	1
27P2B11	21P2A11	NORMAL	89879100	2	2
23P 2B 0 7	24P2B14	NGREAL N41	89879100	2	2
22P1B05	23P2B07	N41	89879100	1	1
0291403	06P1A03	040*	89879103	2	2
UCLIACO	UDPLAUS	TUAUT	07017103	~	4

FROM	то	SIGNAL-NAME	W.L.	FR.LEV	TO.LEV
06P1 A03	07P1A03	DAO*	89879103	1	1
01P1A03	02P1 A03	0 A O *	89879103	1	1
15P1A03	13P1829	0A0*	89879100	1	1
17P2B04	19P1 A30	040*	89879100	1	1
25P2A05	20P2A20	NAO *	89879100	1	1
19P1A30	15P1A03	0A0*	89879100	2	2
20P2A20	17P2 304	OAO*	89879100	2	2
13P1B29	07P1A03	OAO*	89879100	2	
13P1A30	07P1B01	041*	89879100	2	2 2 2
19P1B26	15P1B01	GA1 *	89879100	2	2
20P2B20	17P2A02	0A1*	89879100	2	2
25P2A02	20P2B20	OA1*	89879100	1	1
15P1B01	13P1 A30	OA1*	89879100	1	1
17P2A02	1991826	OA1*	89879100	1	1
06P1B01	07P1B01	OA1*	89879103	1	1
01P1801	02 P1 B01	OA1*	89879103	1	1
02P1B01	06P1B01	OA1*	89879103	2	2
02P1B06	06 P1 B06	0A10*	89879103	2	2
06P1B06	07P1B06	OA1 0*	89879103	1	1
01P1B06	02P1B06	OA10*	89879103	1	ī
26 P1 A30	20P2B25	0A10*	89879100	1	1
15P1806	14P1B20	NA1 0*	89879100	1	1
17P2B22	19P1 A14	OA10*	89879100	1	1
1991414	15P1B06	OA10*	89879100	2	2
20P2B26	17P2B22	0A10*	89879100		2
14P1B20	07P1B06	0A10*	89879100	2 2	2 2
14P1A20	07P1 A05	0411*	89879100	2	2
1991812	15P1A05	OA11*	89879100	2	2
20P2B28	17P2 A20	OA11*	89879100	2	2
15PLA05	1491420	OA11*	89879100	1	1
17P2A20	1991812	OA11*	89879100	1	1
26 P2 B04	20P2B28	OA11*	89879100	1	1
06P1A05	C7P1A05	OA11*	89879103	1	1
01P1A05	02P1 A05	OA11*	89379103	1	1
02PL A05	06P1 A05	OA11*	89879103	2	2
02P1A04	06P1A04	OA12*	89879103	2	2
06 PL A0 4	07PLA04	OA12*	89879103	1	1
01P1A04	02 P1 A 04	DA12*	89879103	1	1
15P1A04	14P1B19	OA12*	89879100	1	1
17P2A19	19P1B08	OA12*	89879100	1	1
1991808	15P1A04	OA12*	89879100	2	2
26P2A23	1792419	OA12*	89879100	2	2
14P1B19	07PLA04	OA12*	89879100	2	2
1491418	C7P1809	OA1 3*	89879100	2	2 2 2 2
19PLA07	15P1B09	OA13*	89879100	2	2
20P2A11	17P2B17	OA13*	89879100	2	2
1591809	1491418	OA13*	89879100	1	1
17P2B17	19P1 A07	DA13*	89879100	1	1
06P1B09	07 PL B09	OA13*	89879103	1	1
01P1B09	02P1B09	OA13*	89879103	1	1
02PLB09	06PLB09	OA13*	89879103	2	2

89633300 A 9-31

FROM	TO	SIGNAL-NAME	W.L.	FR .LEV	TO.LEV
26P2B24	20P2A11	OA13*	89879100	1	1
02P1B10	06P1B10	OA14*	89879103	2	2
06P1B10	G7P1B10	OA14*	89879103	ī	ī
01P1B10	02P1B10	NA14 *	89879103	1	i
15P1B10	14P1B18	0A14*	89879100	ī	ī
17P2B16	1 9P1 A01	OA14*	89879100	ī	ì
19P1A01	15P1B10	OA14*	89879100	2	2
26P2A22	17P2B16	OA14*	89879100	2	2
14P1B18	C7P1B10	OA1 4*	89879100	2	2
14PLA19	07P1A11	DA15*	89379100	2	2
19PLB07	15P1 A11	OA15*	89879100	2	2
26P2B22	17P2B18	OA1 5*	89879100	2	2
15P1A11	14P1A19	0A15*	89379100	1	ī
17P2B18	1 9P1 B07	OA15*	89879100	i	ī
06P1A11	G7P1A11	0A15*	89379103	i	i
OIPLALL	02P1A11	0A15*	89879103	i	ì
0291411	06P1A11	0A15*	89879103	2	2
02P1802	06P1B02	UA2*	89879103	2	2
06P1B02	07P1B02	CA2*	89379103	1	1
01P1B02	02P1B02	042*	89879103	1	i
15P1B02	13P1A21	0A2*	89879100	1	1
17P2A01	19P1 B24	0A2*	89879100	i	1
25P1A30	20P2B19	0A2*	89379100	1	1
1991824	15P1B02	OA2*	89879100	2	2
20P2B19	17P2 A01	042*	89379100	2	2
13P1A21	C7P1B02	0A2*	89879100	2	2
13P1B21	07P1A06	0A3*	89879100	2	2
19P1 A2 6	15P1 A 06	OA3*	89379100	2	2
20P2A17	17P2B06	Π Δ3 *	89879100	2	2
25 P2 B04	20P2A17	0A3*	89879100		1
15P1A06	13P1B21	OA3*	89879100	1	1 1
17P2B06	1991426	Π Δ3 *	89879100	1	
06 P1 A0 6	07PLA06	043*	89879103	1	1
01P1A06	02P1A06	0A3*	89879103	1	1
02P1A06	06P1406	0A3*	89879103	2	2
02PLA07	06P1 A07	044*	89879103	2	2
06P1A07	C7P1A07	0A4*	89879103	1	1
01P1 A07	02P1 A07	044*	89879103	1	1
15P1 A07	13PLA20	0.44*	89879100	1	1
17P2A11	1991818	0A4*	89879100	1	1
25 P2 A2 3	20P2A21	0.44*	89879100	1	1
19P1B18	15P1A07	0A4*	89879100	2	2
20P2A21	17P2A11	0A4*	89879100	2	2
13PL A2O	07 P1 A07	0 44*	89879100	2	2
13P1B19	C7P1A01	0A5*	89879100	2	2
19P1A19	1591401	0.45*	89379100	2	2
20P2B22	17P2B10	Π Δ5 *	89379100	2	2
25P2B24	20P2B22	OA5*	89879100	1	1
15P1A01	13P1B19	0 A5 *	89379100	1	1
17P2B10	19P1 A19	() A5 *	89379100	1	1
06P1A01	07P1A01	OA5*	89879103	1	1

89633300 A

FROM	TO	SIGNAL-NAME	W.L.	FR.LEV	TO.LEV
01PL A01	02P1 A01	O A5 *	89879103	1	1
02P1A01	06P1A01	NA5*	89879103	2	2
02P1 A02	06P1A02	0A6*	89879103	2	2
06P1A02	G7P1 AO2	O A6 *	89879103	1	1
01P1A02	02P1A02	0A6*	89879103	1	1
15PLA02	13P1A19	0 A6 *	89879100	1	1
17P2B09	19P1A17	OA6*	89879100	1	1
25P2A22	20P2B18	OA6*	89879100	1	1
19P1A17	15P1 402	O 46 *	89879100	2	2
20P2B18	17P2B09	0A6 *	898.79100	2	2
13P1A19	07P1A02	0 A6 *	89879100	2	2 2
13P1B20	07P1B03	ΠΑ7 *	89879100	2	2 2
19P1B16	1591803	0A7*	89879100	2	2
20P2A19	17P2808	0 A7*	89879100	2	2
25P2B22	20P2 AL9	0 47*	89879100	1	1
15P1B03	13P1B20	0A7*	89879100	1	1
17P2B08	1991816	0A7*	89879100	1	1
06P1B03	07P1B03	0A7*	89879103	1	1
01P1B03	0291803	0A7*	89879103	ì	1
02P1B03	06P1B03	0A7*	89879103	2	2
02P1B04	06P1B04	*8AO	89879103	2	2
06P1B04	07P1B04	0 A8*	89879103	1	1
01P1B04	02P1B04	0 A8 *	89879103	1	1
26P2A05	20P2B23	0A8*	89879100	1	1
15P1B04	1491829	0A8*	89879100	1	1
17P2A13	19P1 A15	CA8*	89879100	1	1
19P1A15	15P1B04	0A8*	89879100	2	2
20P2B23	17P2A13	0A8*	89879100	2	2
14P1B29	07P1 B04	0 48 *	89879100	2	2 2
14P1822	C7P1805	0A9*	89879100	2	
19P1A13	15P1805	049*	89879100	2	2 2 2
20P2B24	17P2A12	0A9*	89879100	2	2
15P1B05	14P1B22	0A9*	89879100	1	1
17P2A12	19P1 A13	0 49*	89879100	1	1
26P2A02	20P2B24	OA9*	89879100	1	1
06P1B05	07P1B05	NA9*	89879103	1	1
01P1B05	02PL 805	0 49 *	89879103	1	1
02P1B05	C6P1B05	OA9*	89879103	2	2
22P1B10	24P2401	O D*	89879100	2	2
21PLB13	23P2B19	ODD*	89879100	2	2
22P1B12	24P1B09	ODD*	89879100	2	2
21P1B13	22P1B12	0 CD*	89879100	1	1
24P1A02	23 P1 B 22	ODD2	89879100	1	1
23P1B22	22P1A28	0DD 2	89879100	2	2
21P2B11	23.P2B11	0002*	89879100	1	1
24P2B16	23P2A16	016*	89879100	1	1
17P2B05	16P2B03	ON CYL	89879100	1	1
19P2A22	17P2B05	ON CYL	89879100	2	2
23P1A27	22P1B14	OP	89879100	1	1
23P2A04	24P2B28	OPE*	89879100	1	1
23P1B23	20P1 B23	OPIND	89379100	1	1

89633300 A

FROM	TO	SIGNAL-NAME	W.L.	FR.LEV	TO.LEV
23P2B06	24P1A06	0P0*	89379100	2	2
22P1 A19	20P1 A22	OPST	89879100	1	1
2291419	21P2B09	OPST	89879100	2	2
22P1A06	23P2B24	OP20*	89879100	1	1
23P1A07	27 P2 A23	OSC*	89879104		
22P2A12	20P2A01	OVFL*	89879100	2	2
22P2A12	21P1810	OVFL*	898 79 10 0	1	ī
26P2B27	21P1812	DVFW*	89879100	1	ī
10P1A31	09P1431	01*	89879100	2	2
09 P1 A3 1	08P2 A22	01*	89879100	ī	ī
24P1830	22P2B16	01*	89879100	2	2
09P1B24	08P1A26	012	89879100	1	ī
10P1824	09P1B24	012	898-79100	2	2
10P1A30	09P1A30	02*	89879100	2	2
09P1A30	08P2B26	02*	89879100	ī	ī
27P1B28	28P2 A11	PAR	89879100	2	2
13P2A18	11P2B17	PAR ERR.	89879100	ī	ī
1491823	13P2A18	PAR ERR.	89879100	2	2
28P1A13	27P2 A22	PBC	89879100	2	2 2
13P2B07	1001401	PC 1600*	89879100	2	2
09P2B01	1071401	PC 1600*	89879104	2	2
26P1B13	25P1B13	PCK	89879100	1	1.
25P1B13	23P1B13	PCK	89879100	2	2
21P2A22	20P1 A26	PCL*	89879100	1	1
1001801	0991801	PC2	89879100	i	i
1391831	08P1A03	PE ENABLE	89879100	2	2
14P2A01	08P2A18	PE EOP*	89879100	1	1
13P1B30	08P2B09	PE LOST DAT	89879100	2	2
11P1B29	08P2A05	PE PARERR*	89879100		2
14P2B23	13P2 B06	PE START	89879100	2 1	2 1
1291825	08P1B02	PE START	89879104	•	•
1392806	08P1B02	PE START	89879100	2	2
13P2B08	08P2B12	PE WORNING	89879100	2	2
	08P2A14	PECHARCLK	89879100	2	2 2
13P2A29 13P2A30	08P1B13	PECLOCK*	89879100	2	2
		PEF#	89879100		
24P1A27	21P2A09 05P1A17		89879102	2 2	2
04P1A17		PEL* PEL*	89879102	1	i
03P1A17	04P1 A17		89879100	2	2
1291801	05P1A17	PEL*	89879100	2	2 2
21P1B06	1991410	PEL*	898 79 100	2	2
27P2B26	2 OP2 A07	PEL*	89879100	1	1
19P1A10	12P1B01	PEL*			
20P2A07	21P1B06	PEL*	89879100	1	1
31P2A22	27P2B26	PEL* PH1	89879100	1 2	1 2
21P1A14	23P1A15		89879100	1	
22P2B29	23P1 B08	PH2	89879100	1	1
22P2B20	23P1A22	PH3	89879100 89879100	2	
21P2B05	22P2B20	PH3			2
25P1A23	21 P2 A01	PLL	89879100	1 1	1
26P1A23	21P1A21	PLM	89379100		2
25P2A01	21p2B01	PML	89879100	2	2

PRTY GN B3*

GN

PRTY

PRY

P4*

89879100

89379100

89879100

89879100

2

2

1

2

2

1

09P2A08

09P1A13

09P1B02

24P1B06

C8P2B30

08P2A30

08P2B16

21P2B25

	FROM	TO	SIGNAL-NAME	W.L.	FR.LEV	TO.LEV
	11 P2 A01	08 P2 A08	PSFM*	89879100	. 1	1
	25P1A12	26P1A12	PTADD	89879100	2	2 2
	22P2B24	24P1 A19	PTADD	89879100	2	2
	24P1 A19	25P1 A12	PTADD	89879100	1	1
	19P2B24	16P2B12	PUR*	89879100	1	1
	11P1A16	10P1 A05	PWDIN O	89879100	2	2 2
	11P1 A09	10P1 A20	PWDIN 1	89879100	2	2
	11P1B16	09P1A05	PWDIN 2	89879100	2	2 2
	1191810	09P2B12	PWDIN 3	89879100	2	2
	1191415	09P1 A20	PWDIN 4	89879100	2	2
	1191817	10P2A27	PWDIN 5	89879100	2	2
	1191819	09P2A27	PWDIN 6	89879100	2	2 2 2
	1191418	10P2B12	PWDIN 7 PWDINP	89879100 89879100	2 2	2
	11P1B18 14P2A30	10P2B03 08P1A07	PWID	89879100	1	1
	11P2B09	10P1A02	PWOUT O	89879100	i	i
	11P2B08	10P1B23	PWOUT 1	89879100	1	ì
	11P2B13	09P1 A02	PWOUT 2	89879100	î	i
	11P2A13	09P2B10	PWOUT 3	89879100	i	ī
	11P2B20	09P1B23	PWOUT 4	89879100	ĩ	ī
	11P2818	1 OP2 B23	PhOUT 5	89879100	ī	ī
	1192824	09P2B23	PHOUT 6	89879100	1	ī
	11P2B22	10P2B10	PWOUT 7	89879100	ī	ī
	1192823	1 OP2 BO8	PHOUTP	89879100	1	1
	11P2B26	08P1A10	PWRESET	89879100	ī	1
	12P1 A28	08PLA02	PWRQ	89879100	2	2
	1291812	08P1A13	PWRQSHIFTED	89879100	2	2
	28P2A14	27P2A17	P 16	89879100	1	1
	22P2A21	20P1 B25	P4M	89879100	1	1
	27P2A15	22P2A21	P4M	89879100	2	2
	25P1A14	26P1 A14	QCK	89879100	2	2
	23P1 A11	25P1 A14	QCK	89879100	1	1
	20P2A05	19P1A28	90	89879100	1	1
	25P1B12	20P2 A05	Q O	89879100	2	2
	24P2B02	25P2A06	QSX	89879100	2	2
	21P1B03	24P2B02	QSX	89879100	1	1
	25P2 A06	26 P2 A06	OSX	89879100	1	1
	24P2B22	25P2A26	QTADD	89879100	1	1
	25P2A26	26P2A26	Q TADD	89879100	2	2
	15P1 A12	1291831	00	89879100	1	2 1 2 2 1
	1991428	15P1A12	00	89879100	2	2
	12P1B31	07P1A12	Q 0	89879100	2 1	2
	06P1 AL 2	07P1 A12	00	89879103		1
	01P1A12	02P1A12 06P1A12	Q 0 Q 0	89879103	1 2	1
	02P1A12 19P2B02	12P2B01	01	89879103 89879100	2	1 2 2 2
	15P1B12	07P1B12	01	89879100	2	2
	12P2B01	15P1B12	01	89879100	1	1
SEE	, 25P1A11	19P2B02	Q1	89879100	i	1
BELOW	> 12P2B22	15P1 A17	010	89879100	î	i
	20P2B16	15P2 A10	010	89879100	ī	
	> 02P1B12	06P1B12	Q 1.	89879100	2	1 2 1
	> 06P1B12	07P1B12	Q I. Q I	89879100	ī	1
	> 01P1B12	02P1B12	Q I	89879100	1	1
	OTT TOTAL	JEI IDIE	of 1			

FROM	T 0	SIGNAL-NAME	W.L.	FR .L EV	TO .L EV
15P1A17	07P1A17	Q10	89879100	2	2
15P2A10	12P2B22	Q10	89879100	2	2
26P1 A08	20P2B16	010	89879100	2 2 2	2
02P1A17	06P1A17	010	89879103	2	2 2 2 2
05 P1 A1 7	07PLA17	010	89879103	1	1
01P1A17	02P1A17	910	89879103	1	1
02P1B17	06P1B17	Q11	89879103	2	2
06P1B17	07P1B17	011	89879103	1	1
01P1B17	02P1B17	011	89879103	ī	1
1591817	07P1B17	011	89879100	2	2
26P1 B09	15P1BL7	011	89879100	1	1
26P2A24	15P1A18	012	89879100	1	ī
15P1 A18	07P1A18	012	89879100	2	2
02P1A18	06P1A18	012	89879103	2	2 2
06P1A18	07P1A18	912	89879103	ī	ī
01PLA18	02P1 A18	012	89879103	1	1
02P1B18	06P1B18	013	89879103	2	2
06P1B18	07P1B18	013	89879103	ī	ī
01P1B18	02P1 B18	013	89879103	ī	ĩ
1591818	07P1B18	013	89879100	2	2
26P2B28	15P1B18	013	89879100	ĩ	ī
26P2B25	15P1 A19	014	89879100	ī	ī
15P1A19	07P1A19	014	89879100	2	2
02PLA19	06P1A19	014	89879103	2	2
06P1A19	07P1A19	014	89879103	1	ī
01P1A19	02P1A19	014	89879103	i	i
02P1B19	06P1B19	015	89879103	2	2
06P1B19	07P1B19	015	89879103	1	1
0191819	07F1819	015	89879103	1	ì
24P1B28	26P2 A28	015	89879100	i	î
15P1B19	07P1B19	Q15	89879100	2	2
26P2B01	15P1B19	015	89879100	1	1
21P1 B09	24P1 828	015	89879100	2	2
19P2B01	15P1A13	02	89879100	1	1
15P1A13	07P1A13	02	89879100	2	2
25P1 A08	19P2B01	02	89879100		
02P1A13	06P1A13	Q2	89879103	2 2	2 2
	07P1A13	02	89879103	1	1
06PLAL3		02	89879103	i	1
01P1A13	02P1A13	03	89879103	1	1
06P1B13	07P1B13 02P1B13		89879103	1	1
01P1B13		03	89879103	2	2
02P1B13	06P1B13	03		2	2
15P1B13	07P1B13	03	89879100	1	2 1
25P1809	15P1B13	Q3	89879100		
26P1B08	25P1B08	Q30	89879100	2	2
25P1B08	21P1B27	030	89879100	1	1
02P1A14	06P1A14	04	89879103	2	2
06P1A14	07P1A14	04	89879103	1	1

89633300 C

FROM	TO	SIGNAL-NAME	W.L.	FR.LEV	TO.LEV
01P1A14	02 P1 A1 4	04	89379103	1	1
15P1A14	C7PLAL4	04	89379100	2	2
25P2A24	20P2807	04	89879100	2	1 2 2
20P2B07	15P1A14	04	89879100	1	1
20P2B15	15P1B14	05	89879100	1	1
25P2B28	20P2B15	05	89879100	2	2
15P1B14	C7P1B14	05	89879100	2	2
06P1B14	07P1814	05	89879103	1	1
01P1314	02 P1 B1 4	05	89879103	ī	1
02P1B14	06P1B14	05	89879103	2	2
02P1A15	06P1A15	06	89879103	2	2 2
06P1AL5	07P1 A15	Q6	89879103	1	1
01P1A15	02P1A15	Q6	89879103	1	1
15 P1 A1 5	07PLA15	Q6	89879100	2	2
25P2B25	20P2A14	06	89879100	2	2
20P2A14	15P1A15	96	89879100	1	. 1
12P2A24	15P1B15	07	89879100	1	ī
20P2A06	15P2B09	07	89879100	1	1
25P2A28	20P2A06	07	89879100	2	2
15P1B15	C7P1 B15	07	89879100	2	2 2
15P2B09	12P2A24	07	89879100	2	2
06P1B15	C7P1B15	07	89879103	1	1
01P1B15	02 P1 B15	07	89879103	ĺ	1
0291815	C6P1B15	07	89379103	2	2
02P1 A16	06P1A16	08	89879103	2	2
06P1A16	07PLA16	08	89879103	1	1
01P1A16	0291416	08	89879103	1	1
15P1 A16	07P1A16	Q8	89879100	2	2
15P2A09	12P2B23	0.8	89879100	2	2 2 2 1
26P1B12	20P2B14	Q8	89879100	2	2
20 P2 B1 4	15P2 A09	08	89879100	1	
12P2B23	15P1A16	Q8	89879100	1	1
12P2A23	15P1B16	09	89879100	1	1
20P2AL6	15P2B10	09	89879100	1	1
26P1A11	20P2A16	09	89879100	2	2
15P1B16	07P1B16	09	89879100	2	2
15P2B10	12P2A23	09	89879100	2	2
06P1B16	07P1B16	09	89879103	1	1
01P1B16	02PLB16	09	89879103	1	1
02P1B16	06P1B16	99	89879103	2	2
19P2B07	17P2B07	R+C+CC	8987910C	2	2
19P2B09	18P2 A11	R+W+C	89879100	2	2
18P2A11	1791411	R+W+C	89879100	1	1
17P2A27	16P2B13	R +W+C+CC	89379100	1	1
19P2B27	17P2A27	R+W+C+CC	89879100	2	2
27P 2A20	29P2B27	R/h	89879100	2	2
35P2B27	36 P2 B27	R/W	89879101	1	1
33P2B27	34P2B27	R/W	89879101	1	1
31P2B27	32P2B27	R/W	89879101	1	1
29 P2 B2 7	30P2B27	R/W	89879101	1	1
30P2B27	31P2B27	R/W	89879101	2	2

		4 ,	and the second s					
	FROM	T 0	SIGNAL-NAME	W.L.	FR.LEV	TO .LEV	,	
	22P2B25	20P2B12	REPLY*	89879100	1	1		
	19PLA03	15P1A22	REPLY*	89879100	1	1		
	02P1A22	06P1A22	REPLY*	89879103	2	2		
	06P1A22	07P1A22	REPLY*	89879103	1	1		
	01P1A22	02 P1 A22	REPLY*	89879103	1	1		
	15P1422	12P2B14	REPLY*	89879100	3	3		
	14P2A29	13P2B17	REQ*	89879100	1	1		
	-13P2B17	12P1A17	REQ*	89879100	2	2		
SEE	S18P1A11	16P1A05	REQUEST*	89879100	2	2		
BELOW	15P2B20	15P2B01	RESCTRBSY*	89879100	2	2 2 2		
	1691427	15P2B20	RESCTRBSY*	89879100	1	1		
	19P2B19	16P1A27	RESET CTR B	89879100	2	2		
	19P2B19	16P1A27	RESET CTR B	89879100	2	2		
	1791807	16P1A11	RESUME	89879100	2	2 2 2		
	13P2A11	12P2B18	RES1*	89379100	2	2		
	14P1 A07	12P1B26	RES1,1*	89879100	2	2		
	13P2A28	12P1B19	RES2*	89879100	2	2		
	1291819	11P1A31	RES2*	89879100	1	1		
	14P2B05	13P2A28	RES2*	89879100	1	1		
	08P2B10	14P2B06	REV*	89879104				
	08 P2 B10	11P2B02	REV*	89879104				
	24P2B15	23P2A19	RE1F	89879100	1	1		
	23P2A26	24P2A27	RE18*	89879100	2	2		
	27P2B28	2191822	RGPWR	89879100	2	2		
	33P2A22	27P2B28	RGPWR	89879100	1	ī		
	22P2A17	20P1A21	RIND	89879100	ī	1		
	12P2 A05	11P1B30	RMOT	89879100	ī	ī		
	14P2A25	12P2B05	RMOT*	898 79100	1	ī		
	13P1 A06	12P2B05	RMOT*	89879100	2	2		
	20P2B04	23P2A29	RNI	89879100	2	2 2	•	
	21P1A17	22P1B20	RNI	89879100	2	2		
	20P2B04	21PLA17	RNI	89879100	1	1		
	22P2B04	24P1B08	RNI11*	89879100	ī	ī		
	22P2B04	23P2B27	RNI 11*	89879100	Ž	2		
	22P2 A06	23P2B28	RNI12*	89879100	2	2		
	23P2B28	24P2B30	RNI12*	89879100	ī	ī		
	23P2B26	24P2A29	RNI21*	89879100	i	ī		
	22P1B26	23P2B26	RNI21*	89879100	2	2		
	23P2A25	24P1405	RNI 22*	89879100	ī	1		
	24PLA08	22P2 A22	RP	898 79 100	2	2		
	13P2A22	11P2B14	RWLD RWUNLD	89879100	ī	2 1		
	12P2B31	11P2B29	RWLD*	89879100	i	i		
	14P2B15	13P2B26	RWLD*	89879100	ī	ì		
	13P2B26	12P2B31	RWLD*	89879100	2	2		
	14P2A22	11P2B28	RWUNLD*	89879100	1	2 1		
	27P2A25	28P2B27	RXA	89879100	2	2		
	24P1B27	23P2A12	R1	89879100	1	2 1		
	24P1827	22P1A24	R1	89879100	2	2		
	24P1A28	22P1 A23	R2	89879100	2	2		
	24P1A28	23P2B12	R2	89879100	1	2 2 1		
	21P2B06	22P1B19	R3	89879100	2			
	> 18P2B01	18P1A11	REQUEST*	89879100	3	2	LENGTH	וו מ
	, 10,7001	IOFIAII	VEALES I.	02012100	3	J	L E IV 17 I II	O

PAGE NO

3.0

FRUM	TO	SIGNAL-NAME	W.L.	FR.LEV TO.LEV
2291819	24P1A24	R3	89879100	1 1
21P2B06	23P2A28	R 3	89879100	1 1
21P1A30	23P2B18	R4	89379100	1 1
22P1B22	24P1B23	R4	89879100	1 1
21P1A30	22P1B22	R 4	89879100	2 2
12P1A19	05P1B21	S WRITE*	89879100	2 2
27P1B31	16P1B05	S WRITE*	89879100	2 2
15P1B05	12P1 A19	S WRITE*	89879100	1 1
31P2B10	27PLB31	S WRITE*	89379100	1 1
04P1B21	05P1B21	S WRITE*	89879102	2 1
03P1B21	04P1B21	S WRITE*	89879102	1 1
17P2A26	19P1B22	SAMPLE CHEC	89879100	1 1
03P1B23	04P1B23	SAO	89879102	1 1
04P1B23	05P1B23	S AO	89879102	2 1
13P1B05	05P1B23	SAO	89379100	2 2
28P2A24	18P1A02	SAO	89879100	2 2
18P1A02	13P1B05	SAO	89879100	1 1
33P2A19	28P2A24	SAO	89879100	1 1
18P1B03	13P1 A23	SAI	89879100	1 1
33P2B19	28P2B25	SAI	89879100	1 1
28P2B25	18P1B03	SAI	89879100	2 2
13P1 A23	05P1824	SA1	89879100	2 2
04P1B24	05P1B24	SA1	89879102	2 1
03P1B24	04P1B24	SAL	89879102	1 1
04P1A25	05P1 A25	SALO	89879102	2 1
03P1A25	04P1A25	SA1 C	89879102	1 1
28P1A26	18P1B02	SA10	89879100	2 2
18P1B02	14P1 B05	SA10	89879100	1 1
33P2B05	28P1A26	SAL O	89879100	1 1
14P1B05	05P1 A25	SA10	89879100	2 2
28P1B21	18P1A03	SA11	89879100	2 2
14P1A23	05P1A26	SA11	89879100	2 2
18P1 A03	14P1 423	SALL	89879100	1 1
33P1A23	28P1B2I	SA11	89879100	1 1
03P1A26	04P1A26	SA11	89879102	1 1
04P1 A26	05PL A26	SALL	89879102	2 1
04P1A27	05P1A27	SA12	89879102	2 1
03P1A27	04P1A27	SA12	89879102	1 1
18P1B01	14P1 A08	SA12	89879100	1 1
33P2B06	28P1B27	SAL2 SAL2	89879100 89879100	1 1 2 2
28P1B27	18P1B01			
14P1 A08	05 P1 A27	SA12	89879100	2 2 2 2
28P1A31	18P1A04	SA13	89879100	2 2
14PLA26	05P1 A28	SAL3	89879100 89879100	2 2 1 1
18P1A04	14P1A26	SA13	89879100	1 1
33P2B10	28P1 431	SA13	89879100	1 1
03PLA28	04P1 A28	S A 1 3	89879102 89879102	2 1
04P1A28	05P1A28	SAL 3	89879102 89879102	2 1
04P1A30	05P1 A30	SA14 SA14	89879102	1 1
03P1A30 18P1B04	04P1A30 14P1B09	SAL4	89879102	1 1
FOL FOOA	746 TOOA	JALT	0,01,00	

89633300 A

FROM	CT v	SIGNAL-NAME	W.L.	FR.LEV TO.LEV
33P2B09	28P1 A30	SÅ14	89879100	1 1
28P1A30	18P1B04	SAL4	89879100	2 2
14P1B09	05P1 430	SA14	89879100	2 2
27P2A01	18P1 A01	S A 1 5	898 79 10 0	2 2
14P1B25	05P1 A31	SAL 5	89879100	2 2
18P1A01	14P1825	SA15	89879100	1 1
33P2A12	27P2 A01	SA15	89879100	1 1
03P1A31	04P1A31	SA15	89879102	1 1
04PLA31	05PLA31	SA15	89879102	2 1
04P1B25	05P1 B25	SA2	89879102	2 1
03P1B25	04P1B25	SA2	89879102	1 1
18P1B08	13P1 A05	SA2	89879100	1 1
33P1B02	28P1B01	SA2	89879100	1 1
13P1A05	05P1B25	SA2	89879100	2 2
28P1B01	1891808	SA2	89879100	2 2
28P1A06	18P1A08	SA3	89879100	2 2
13P1B23	05P1B26	SA3	89879100	2 2
18P1A08	13P1B23	SA3	89379100	1 1
33P1A10	28P1A06	SA3	89879100	1 1
03P1B26	04P1826	SA3	89879102	1 1
04P1B26	05P1B26	SA3	89379102	1 1
03P1B27	04P1B27	SA4	89879102	1 1
04 P1 B2 7	05P1B27	S A4	89879102	2 1
18P1A09	13P1B08	SA4	89879100	1 1
33P1A13	28P1B09	SA4	89879100	1 1
28P1B09	18P1 A09	SA4	89879100	2 2
13P1B08	05P1B27	SA4	89879100	2 2
28P1A09	18P1B09	SA5	89879100	2 2
13P1 A26	05P1 B28	S A5	89879100	2 2
18P1B09	13P1A26	SA5	89879100	1 1
33P1B12	28P1 A09	SA5	89879100	1 1
04P1B28	05P1B28	S A5	89879102	2 1
03P1B28	04P1B2B	SA5	89879102	1 1
03P1B30	04P1B30	SA6	89879102	1 1
04P1B30	05P1 830	S A6	89879102	2 1
1891806	13P1A09	SA6	89879100	1 1
33 P1 B2 2	28P1 A21	SA6	89379100	1 1
28P1 A21	18P1B06	S A6	89879100	2 2 2 2 2 2 2 2
13P1A09	05P1B30	SA6	89879100	2 2
28 P1 B2 3	18 P1 A06	S A7	89879100	2 2
13P1B25	05P1B31	SA7	89879100	
18P1A06	13P1825	SA7	89879100	1 1
33P2B03	28P1B23	SA7	89879100	1 1
04P1B31	05P1B3I	SA7	89879102	2 1 1 1
03P1B31	04P1B31	SA7	89879102	
04P1A23	05P1 A23	S A B	89879102 89879102	2 1 1 1
03P1A23	04P1A23	SA8 SA8		
18PLA07	14P1 A 05		89879100	
33P2AL0	28P1 830	SA8 SA8	89879100	
28P1B30	18P1A07		89879100	2 2 2 2
14PLA05	05P1 A23	SA8	89879100	L L

FROM	TO	SIGNAL-NAME	W.L.	FR .LEV	TO.LEV
28P1B29	18P1B07	SA9	89879100	2	2
14P1A22	05P1A24	SA9	89879100	2	2
1891807	14P1 A22	S A9	89879100	1	1
33P2A09	28P1B29	SA9	89879100	ī	1
03P1A24	04P1 A24	SA9	89879102	1	1
04PLA24	05 P1 A24	SA9	89879102	2	1
16P1A04	12P2B25	SCFODISCFIM	89879100	1	1
12P2A26	0591819	SCEEMLEUS)	89879100	2	Removed by
19P1827	15P2A24	SCOSEO	89879100	2	FC0 CK676
19P2A07	15P2B24	SCO SE 1	89879100	1	1
19PL A23	15P2A25	SCOSE2	89879100	2	2
1991422	15P2B25	SCOSE3	89879100	1	1
16P1B01	12P2A27	SCRODISCRIM	89879100	1	1 Demoved by
1202828	05P1 814	SCROMABUS)	89879100		Removed by FCO CK676
28P1B03	27P1A01	SDO	89879100	2	2
1391412	05P1A03	SD0	89879100	2	2
27P1 A01	13PLA12	S DO	89879100	1	1
33P1B04	28P1B03	SDO	89879100	1	1
18P2B28	13P1A12	S DO	89879100	3	3
04P1A03	05 P1 A 03	S DO	89879102	2	1
03P1A03	04P1A03	SD0	89879102	1	1
03P1B01	04P1B01	SD1	89879102	1	1
04P1B01	05P1801	SDI	89879102	2	1
18P2A27	13P1A10	SD1	89879100	3	3
27Pl A03	13PL A10	S D1	89879100	1	1
33P1B01	28P1A01	SD1	89879100	1	1
28 P1 A0 1	27P1 A03	SD1	89879100	2	2
13PLA10	05 P1 8 0 1	SD1	89879100	2	2
14P1A10	05P1B06	SD1 0	89879100	2 2	2
28P1B20	27P1B18	SD10	89879100		
27P1B18	14P1AL0	SD10 SD10	898 791 00 898 7 9100	1 1	1 1
33P1A22 18P2A30	28P1B20 14P1A10	SD10	89879100	3	3
04P1B06	05P1B06	SDI 0	89879102	2	1
03P1B06	04P1B06	SD10	89879102	í	1
04PLA05	05 P1 A05	SDII	89879102	2	i
03P1A05	04P1A05	SD11	89879102	ī	î
18P2B31	1491412	SD11	89879100	3	3
27 P1 A1 8	14PL A12	SD11	89379100	ĩ	1
33P1416	28P1A15	SD11	89879100	ī	ī
28P1A15	27P1 A18	SD11	89879100	2	2
14P1A12	05 P1 A 05	SD11	89879100	2	2
28P1A23	27P1A20	SD12	89379100	2	2
14P1B15	05PLA04	SD12	89879100	2	2
2791420	14P1B15	SD12	89879100	1	1
33P2B02	28P1A23	SD12	89879100	1	1
18P2A28	14P1B15	SD12	89879100	3	3
03P1A04	04P1A04	SD12	89879102	1	1
04P1A04	05P1 A04	SD12	89879102	2	1
03P1B09	04P1B09	S D 1 3	89879102	1	1
04P1B09	05P1B09	SD1 3	89879102	2	1

9-43

FROM	.	SIGNAL-NAME	W.L.	FR.LEV TO.LEV
18P2B29	14P1B26	SD13	89879100	3 3
27P1B23	14P1B26	SD1 3	89879100	1 1
33P1B21	28P1A20	SD13	89879100	1 1
28P1A20	27 P1 B23	SD1.3	89879100	2 2
14P1B26	05P1B09	SD1 3	89879100	2 2 2 2 2 2 2 2
28P1A19	27P1B22	SD14	89879100	2 2
14P1 A1 5	05 P1 B1 0	SD14	89879100	
27P1B22	14P1A15	SD1 4	89879100	1 1
33P1B18	28P1 A19	SD14	89879100	1 1
18P2A29	14P1 A15	SD14	89879100	3 3
04P1B10	05P1B10	SD14	89879102	2 1
03P1B10	04P1B10	SD14	89879102	1 1
04P1A11	05P1A11	SD15	89879102	2 1
03P1A11	04P1A11	SD15	89879102	1 1
18P2B30	14P1A14	SD15	89879100	3 3
27P1A19	14P1A14	SD1 5	89879100	1 1
33P2B04	28P1 A24	SD15	89879100	1 1
28P1 A24	27P1 A19	SD15	89879100	2 2
14P1A14	05P1A11	SD1 5	89879100	2 2
27P2A21	05P1A18	SD16	89879100	2 2
33P2A18	27P2A21	SD16	89879100	1 1
03P1A18	04P1A18	SD1 6	89879102	1 1
04P1A18	05P1 A18	SD16	89879102	2 1
04P1A20	05P1 A20	SD17	89879102	2 1
03P1A20	04P1A20	SD17	89879102	1 1
33P2B15	27P2A18	SD17	89879100	1 1
27P2A18	05P1A20	SD1 7	89879100	2 2
28P1804	27P1A05	SD2	89879100	2 2 2 2
13P1B10	05P1B02	SD2	89879100	2 2
27P1A05	13P1B10	SD2	89879100	i i
33P1B06	28P1B04	SD2	89879100	i i
18P2B26	13P1B10	S D2	89879100	3 3
03P1B02	04P1B02	SD2	89879102	1 1
04P1B02	05P1B02	SD2	89879102	2 1
04P1 A06	05 P1 A06	503	89879102	2 1
03P1A06	04P1A06	SD3	89879102	1 1
18P2A25	13P1B12	SD3	89879100	3 3
27P1B06	13P1812	SD3	89879100	i i
33P1B08	28P1A05	SD3	89879100	1 1
28P1 A05	27P1 806	S D3	89879100	2 2
13P1B12	05P1A06	SD3	89879100	2 2
28P1B08	27P1A07	SD4	89879100	2 2
13P1B15	05 P1 A07	SD4	89879100	2 2
27P1A07	13P1B15	SD4	89879100	2 2 2 2 2 2 1 1 1 1 3 3
33P1A12	28P1B08	SD4	89879100	i i
18P2A23	13P1B15	S D4	89879100	3 3
03P1A07	04P1A07	SD4	89879102	
04P1A07	05P1 A07	SD4	89879102	1 1 2 1 2 1
04PLA01	05P1 A01	SD5	89879102	2 1 2 1
03P1A01	04P1A01	SD5	89879102	ī ī
18P2B24	13P1B13	S D5	89379100	1 1 3 3

9-45

SEE

17P1A12	EnaM	TO	STONAL - NAME	1.4 4	FR.LEV TO.LEV
18P1A19	FROM	19	SIGNAL-NAME	W.L.	PROLEY TUREEV
25P1822 27P2805 SFL 89879100 1 1 1 1 1 1 1 1 1	1791412	16PLA18	SET NEED*	89879100	1 .1
OBPLAZO	1891419	15P2B04	SET.ADDR.ER		
OSPIA20	25P1B22	22P2B05			1 1
23P2A14 25P1A22 SGL 89879100 1 1 21P7A13 23P2B22 SG1* 89879100 1 1 20P2B01 71P2A13 SG1* 89879100 1 1 24P2B13 22P2A16 SHADR 89879100 1 1 26P2B11 25P2B26 SHAL 89879100 1 1 24P2B26 25P2B05 SHAM 89879100 1 1 24P2B26 25P2B05 SHAM 89879100 2 2 22P1B06 24P2B11 SHI 89879100 2 2 2 2 2 2 2 2 2			*		
21P7A13					
20P2B01 21P2A13 SG1* 89879100 2 2 23P2B13 22P2A16 SHADR 89879100 1 1 26P2B12 25P2B26 SHAM 89879100 2 2 22P1B06 24P2B11 SHI 89879100 2 2 22P1B06 24P2B11 SHI 89879100 2 2 2 23P1B06 17P2A22 SHIFT CLCCK 89879100 2 2 2 23P2B16 17P2A22 SHIFT CLCCK 89879100 2 2 2 2 2 2 2 2 2					
23P2R13 22P2A16 SHADR					
26P2B1					
26P2826 25P2805 SHAM 89379100 2 2 2 2 2 1 8 2 2 1 8 2 8 3 1 9 1 0 0 0 1 1 1 1 8 2 8 1 6 1 7 1 4 3 1 SHI 893 7 9 1 0 0 2 2 1 8 2 8 1 6 1 7 1 4 3 1 SHI 8 1 8 9 8 7 9 1 0 0 2 2 1 8 2 8 1 8 1 6 1 8 1 8 1 5 1 8 1 8 1 8 1 8 1 8 1 8 1 8					
22P1806 24P2311				-	1 1
18P2816 17P2A22					
18P2805					
17P1A31					
24P1819					2 2
22P2A30 26P1A17 SIM					
22P2A30 21P1B04 SKT 89879100 1 21P1B07 20P1A10 SLK* 89879100 1 12P1B24 20P1B24 SLS 89879100 1 18P2B18 16P1A13 SMPX0 89879100 2 2 18P2B19 16P1B14 SMPX1 89879100 2 2 22P2B26 24P2A12 SO 89879100 2 2 25P2A08 SC 89879100 2 2 24P2A12 25P2A08 SO 89879100 1 1 33P1B13 28P1A12 SFBM* 89879100 1 1 28P1A12 27P1A25 SPBM* 89379100 2 2 12P2A18 O5P1B14 SPI* 89879100 2 2 12P2A18 SPI* 89879100 2 2 2 16P1A03 12P2A18 SPI* 89879100 1 1 1 31P2A16 05P1B14 SPI* 89879100 1 1 04P1B14 05P1B14 SPI* 89879100 1 1					
21P1A07 20P1A10 SLK* 89879100 1 1 1 22P1B24 20P1B24 SLS 89879100 1 1 1 1 1 1 1 1 1					
22P1 B24 20P1 B24 SLS 898 79100 1 18P2B19 16P1B14 SMPX0 898 79100 2 22P2B26 24P2A12 SO 898 79100 2 25P2A08 26P2A08 SC 898 79100 2 24P2A12 25P2A08 SO 898 79100 1 33P1B13 28P1A12 SFBM* 898 79100 1 28P1A12 22P1A25 SPBM* 893 79100 2 21P2A18 05P1B14 SPI* 898 79100 2 27P1B29 16P1A03 SPI* 898 79100 2 27P1B29 16P1A03 SPI* 898 79100 1 31P2A10 27P1B29 SPI* 898 79100 1 04P1B14 05P1B14 SPI* 898 79102 2 03P1B14 04P1B14 SPI* 898 79102 1 04P1A15 05P1A15 SFG* 898 79102 1 03P1A15 04P1A15 SFG* 898 79100 1 12P1A20 05P1A15 SRO* 898 79100 1					
18P2A18					
18P2B19					
22P2B26 24P2A12 SO 89879100 2 25P2A08 26P2A08 SO 89879100 2 24P2A12 25P2A08 SO 89879100 1 33P1B13 28P1A12 SFBM* 89879100 1 28P1A12 22P1A25 SPBM* 89379100 2 12P2A18 05P1B14 SPI* 89879100 2 27P1B29 16P1A03 SPI* 89879100 1 31P2A10 27P1B29 SPI* 89879100 1 31P2A10 27P1B29 SPI* 89879100 1 04P1B14 05P1B14 SPI* 89879100 1 04P1B14 05P1B14 SPI* 89879102 2 03P1B14 04P1B14 SPI* 89879102 1 04P1B15 SFQ* 89879102 1 1 04P1B15 SFQ* 89879100 1 1 16P1A01 12P1A20 SRO* 89879100 1 1 12P1A20 05P1B15 SRO* 89879100 2 2					2 2
25P2AOR 26P2AOR SC 89879100 2 2 24P2A12 25P2AOR SO 89879100 1 1 33P1B13 28P1A12 SFBM* 89879100 1 1 28P1A12 22P1A25 SFBM* 89879100 2 2 12P2A18 05P1B14 SPI* 89879100 2 2 27P1B29 16P1AO3 SPI* 89879100 1 1 31P2A10 27P1B29 SPI* 89879100 1 1 31P2A10 27P1B29 SPI* 89879100 1 1 04P1B14 05P1B14 SPI* 89879100 1 1 04P1B15 05P1A15 SFO* 89879102 2 1 03P1B15 04P1A15 SFO* 89879102 1 1 04P1A01 12P1A20 SRO* 89879102 1 1 16P1AO1 12P1A20 SRO* 89879100 1 1 33P2B20 27P2A28 SFO* 89879100 1 1 12P1A20 05P1A15 SRO* 89879100 2 2 27P2A28 16P1A01 SRO* 89879100 2 2 27P2A28 16P1A01 SRO* 89879100 2 2 12P1A14 05P1A13 SPSM* 89879100 2 2 12P1A14 05P1A13 SPSM* 89879100 2 2 12P1A14 05P1A13 SPSM* 89879100 1 1 33P2B16 27P2B18 SFSM* 89879100 1 1 33P2B17 27P2A19 SS* 89879100 1 1 33P2B17 27P2A19 SS* 89879100 1 1 32P1B22 05P1B12 SS* 89879100 1 1					2 2
24P2A12 25P2A08 SO 89879100 1 33P1813 28P1A12 SFBM* 89879100 1 28P1A12 22P1A25 SFBM* 89379100 2 12P2A18 05P1B14 SPI* 89879100 2 2 16P1A03 12P2A18 SPI* 89879100 1 1 1 31P2A10 27P1829 SPI* 89879100 1 1 1 31P2A10 27P1814 SPI* 89879102 1 1 1 31P2A10 31P2A11 31P2A11 <t< td=""><td></td><td></td><td></td><td></td><td>2 2</td></t<>					2 2
33P1813					
28P1A12 22P1A25 SPBM* 89379100 2 2 12P2A18 05P1B14 SPI* 89879100 2 2 27P1B29 16P1A03 SPI* 89879100 1 1 31P2A10 27P1B29 SPI* 89879100 1 1 31P2A10 27P1B29 SPI* 89879102 2 1 04P1B14 05P1B14 SPI* 89879102 2 1 03P1B14 04P1B14 SPI* 89879102 1 1 04P1A15 05P1A15 SFO* 89879102 1 1 1 03P1A15 04P1A15 SFO* 89879100 1 <t< td=""><td></td><td></td><td></td><td></td><td></td></t<>					
12P2A18 05P1814 SPI* 89879100 2 2 27P1829 16P1A03 SPI* 89879100 1 1 31P2A10 27P1829 SPI* 89879100 1 1 31P2A10 27P1829 SPI* 89879100 1 1 04P1814 05P1814 SPI* 89879102 2 1 03P1814 04P1814 SPI* 89879102 1 1 04P1A15 05P1A15 SFO* 89879102 1 1 03P1A15 04P1A15 SFO* 89879102 1 1 1 16P1A01 12P1A20 SRO* 89879100 1 <td< td=""><td></td><td></td><td></td><td></td><td></td></td<>					
27P1B29 16P1A03 SPI* 89879100 2 16P1A03 12P2A1R SPI* 89879100 1 31P2A10 27P1B29 SPI* 89879100 1 04P1B14 05P1B14 SPI* 89879102 2 03P1B14 04P1B14 SPI* 89879102 1 04P1A15 05P1A15 SFQ* 89879102 1 03P1A15 04P1A15 SFQ* 89879102 1 16P1A01 12P1A20 SRO* 89879100 1 12P1A20 05P1A15 SRO* 89879100 1 12P1A20 05P1A15 SRO* 89879100 2 27P2A28 16P1A01 SRO* 89879100 2 12P1A14 C5P1A13 SRSM* 89879100 2 27P2B18 16P1A10 SRSM* 89879100 1 13P2B16 27P2B18 SRSM* 89879100 1 13P1A13 04P1A13 SRSM* 89879102 1 04P1B12 05P1B12 SS* 89879102 1					2 2
16PlA03 12P2A18 SPI* 89879100 1 31P2A10 27P1829 SPI* 89879100 1 04PlB14 05P1B14 SPI* 89879102 2 03P1B14 04P1B14 SPI* 89879102 1 04P1A15 05P1A15 SFO* 89879102 2 03P1A15 04P1A15 SRO* 89879100 1 16P1A01 12P1A20 SRO* 89879100 1 12P1A20 05P1A15 SRO* 89879100 2 27P2A28 16P1A01 SRO* 89879100 2 27P2A28 16P1A01 SRO* 89879100 2 27P2A28 16P1A01 SRO* 89879100 2 27P2A18 16P1A13 SPSM* 89879100 2 27P2B18 16P1A10 SRSM* 89879100 1 33P2B16 27P2B18 SRSM* 89879100 1 04P1A13 O4P1A13 SRSM* 89879102 1 04P1B12 O5P1B12 SS* 89879100 1					2 2
31P2A10 27P1829 SPI* 89879100 1 04P1814 05P1814 SPI* 89879102 2 1 03P1814 04P1814 SPI* 89879102 1 1 04P1A15 05P1A15 SFC* 89879102 2 1 03P1A15 04P1A15 SFC* 89879102 1 1 16P1A01 12P1A20 SRQ* 89879100 1 1 33P2B20 27P2A28 SFC* 89879100 2 2 27P2A28 16P1A01 SRQ* 89879100 2 2 27P2A28 16P1A01 SRQ* 89879100 2 2 27P2B18 16P1A10 SRSM* 89879100 2 2 27P2B18 16P1A10 SRSM* 89879100 1 1 33P2B16 27P2B18 SRSM* 89879100 1 1 03P1A13 04P1A13 SRSM* 89879102 1 1 04P1B12 05P1B12 SS* 89879102 1 1 04P1B12 05P1					2 2
04PlB14 05PlB14 SPI* 89879102 2 1 03PlB14 04PlB14 SPI* 89879102 1 1 04PlA15 05PlA15 SFQ* 89879102 2 1 03PlA15 04PlA15 SRQ* 89879102 1 1 16PlA01 12PlA20 SRQ* 89879100 1 1 33P2B20 27P2A28 SFQ* 89879100 2 2 27P2A28 16PlA01 SRQ* 89879100 2 2 27P2A28 16PlA01 SRQ* 89879100 2 2 12PlA14 C5PlA13 SRSM* 89879100 2 2 27P2B18 16PlA10 SRSM* 89879100 1 1 33P2B16 27P2B18 SRSM* 89879100 1 1 03P1A13 04P1A13 SRSM* 89879102 1 1 04P1A13 05P1A13 SRSM* 89879102 1 1 04P1B12 05P1B12 SS* 89879102 1 1 04P1B12 </td <td></td> <td></td> <td></td> <td></td> <td></td>					
03P1814 04P1814 SPI* 89879102 1 1 04P1A15 05P1A15 SFQ* 89879102 2 1 03P1A15 04P1A15 SRO* 89879102 1 1 16P1A01 12P1A20 SRO* 89879100 1 1 33P2820 27P2A28 SFQ* 89879100 2 2 27P2A28 16P1A01 SRO* 89879100 2 2 27P2A28 16P1A01 SRO* 89879100 2 2 12P1A14 C5P1A13 SRSM* 89879100 2 2 27P2B18 16P1A10 SRSM* 89879100 1 1 33P2B16 27P2B18 SRSM* 89879100 1 1 03P1A13 04P1A13 SRSM* 89879102 1 1 04P1B12 05P1B12 SS* 89879102 1 1 04P1B12 05P1B12 SS* 89879100 1 1 16P1B03 12P1B22 SS* 89879100 1 1 12P1B22					
04P1A15 05P1A15 SFQ* 89879102 2 1 03P1A15 04P1A15 SRQ* 89879102 1 1 16P1A01 12P1A20 SRQ* 89879100 1 1 33P2B20 27P2A28 SFC* 89879100 2 2 27P2A28 16P1A01 SRQ* 89879100 2 2 27P2B18 16P1A10 SRSM* 89879100 2 2 27P2B18 16P1A10 SRSM* 89879100 1 1 33P2B16 27P2B18 SRSM* 89879100 1 1 03P1A13 04P1A13 SRSM* 89879102 1 1 04P1A13 05P1A13 SRSM* 89879102 2 1 03P1B12 04P1B12 SS* 89879102 1 1 04P1B12 05P1B12 SS* 89879100 1 1 16P1B03 12P1B22 SS* 89879100 1 1 12P1B22 05P1B12 SS* 89879100 2 2					
03P1A15 04P1A15 SFO* 89879102 1 1 16P1A01 12P1A20 SRO* 89879100 1 1 33P2B20 27P2A28 SFC* 89879100 1 1 12P1A20 05P1A15 SRO* 89879100 2 2 27P2A28 16P1A01 SRQ* 89879100 2 2 12P1A14 C5P1A13 SPSM* 89879100 2 2 27P2B18 16P1A10 SRSM* 89879100 1 1 33P2B16 27P2B18 SFSM* 89879100 1 1 03P1A13 04P1A13 SRSM* 89879102 1 1 04P1A13 05P1A13 SRSM* 89879102 1 1 03P1B12 04P1B12 SS* 89879102 1 1 04P1B12 05P1B12 SS* 89879100 1 1 16P1B03 12P1B22 SS* 89879100 1 1 12P1B22 05P1B12 SS* 89879100 2 2					
16P1A01 12P1A20 SRQ* 89879100 1 33P2B20 27P2A28 SFC* 89879100 1 12P1A20 05P1A15 SRO* 89879100 2 2 27P2A28 16P1A01 SRQ* 89879100 2 2 12P1A14 C5P1A13 SRSM* 89879100 2 2 27P2B18 16P1A10 SRSM* 89879100 1 1 33P2B16 27P2B18 SRSM* 89879100 1 1 03P1A13 04P1A13 SRSM* 89879102 1 1 04P1A13 05P1A13 SRSM* 89879102 1 1 04P1B12 05P1B12 SS* 89879102 1 1 04P1B03 12P1B22 SS* 89879100 1 1 16P1B03 12P1B22 SS* 89879100 1 1 12P1B22 05P1B12 SS* 89879100 2 2					
33P2B20 27P2A28 SFC* 89879100 1 1 12P1A20 05P1A15 SRO* 89879100 2 2 27P2A28 16P1A01 SRQ* 89879100 2 2 12P1A14 C5P1A13 SRSM* 89879100 2 2 27P2B18 16P1A10 SRSM* 89879100 1 1 33P2B16 27P2B18 SRSM* 89879100 1 1 03P1A13 04P1A13 SRSM* 89879102 1 1 04P1A13 05P1A13 SRSM* 89879102 2 1 03P1B12 04P1B12 SS* 89879102 1 1 04P1B12 05P1B12 SS* 89879100 1 1 16P1B03 12P1B22 SS* 89879100 1 1 12P1B22 05P1B12 SS* 89879100 2 2					
12P1A20 05P1A15 SR0* 89879100 2 2 27P2A28 16P1A01 SRQ* 89879100 2 2 12P1A14 C5P1A13 SRSM* 89879100 2 2 27P2B18 16P1A10 SRSM* 89879100 1 1 33P2B16 27P2B18 SRSM* 89879100 1 1 03P1A13 04P1A13 SRSM* 89879102 1 1 04P1A13 05P1A13 SRSM* 89879102 2 1 03P1B12 04P1B12 SS* 89879102 1 1 04P1B12 05P1B12 SS* 89879100 1 1 16P1B03 12P1B22 SS* 89879100 1 1 12P1B22 05P1B12 SS* 89879100 1 1 12P1B22 05P1B12 SS* 89879100 2 2					
27P2A28 16P1A01 SRQ * 89879100 2 2 12P1A14 C5P1A13 SRSM* 89879100 2 2 27P2B18 16P1A10 SRSM* 89879100 1 1 16P1A10 12P1A14 SRSM* 89879100 1 1 33P2B16 27P2B18 SRSM* 89879102 1 1 03P1A13 04P1A13 SRSM* 89879102 2 1 04P1A13 05P1A13 SRSM* 89879102 2 1 04P1B12 04P1B12 SS* 89879102 2 1 04P1B12 05P1B12 SS* 89879100 1 1 16P1B03 12P1B22 SS* 89879100 1 1 12P1B22 05P1B12 SS* 89879100 2 2					
12P1A14 C5P1A13 SRSM* 89879100 2 2 27P2B18 16P1A10 SRSM* 89879100 2 2 16P1A10 12P1A14 SRSM* 89879100 1 1 33P2B16 27P2B1R SRSM* 89879100 1 1 03P1A13 04P1A13 SRSM* 89879102 1 1 04P1A13 05P1A13 SRSM* 89879102 2 1 04P1B12 04P1B12 SS* 89879102 1 1 04P1B12 05P1B12 SS* 89879100 1 1 16P1B03 12P1B22 SS* 89879100 1 1 12P1B22 05P1B12 SS* 89879100 2 2					2 2
27P2B18 16P1A10 SRSM* 89879100 2 2 16P1A10 12P1A14 SRSM* 89879100 1 1 33P2B16 27P2B18 SRSM* 89879100 1 1 03P1A13 04P1A13 SRSM* 89879102 1 1 04P1A13 05P1A13 SRSM* 89879102 2 1 03P1B12 04P1B12 SS* 89879102 1 1 04P1B12 05P1B12 SS* 89879100 1 1 16P1B03 12P1B22 SS* 89879100 1 1 12P1B22 05P1B12 SS* 89879100 2 2			· ·		· 2 2
16Pla10 12Pla14 SRSM* 89879100 1 1 33P2B16 27P2B1B SRSM* 89879100 1 1 03Pla13 04Pla13 SRSM* 89879102 1 1 04Pla13 05Pla13 SRSM* 89879102 2 1 03PlB12 04PlB12 SS* 89879102 1 1 04PlB12 05PlB12 SS* 89879100 1 1 16PlB03 12PlB22 SS* 89879100 1 1 12PlB22 05PlB12 SS* 89879100 2 2					2 2
33P2B16 27P2B1B SRSM* 89B79100 1 1 03P1A13 04P1A13 SRSM* 89B79102 1 1 04P1A13 05P1A13 SRSM* 89B79102 2 1 03P1B12 04P1B12 SS* 89B79102 1 1 04P1B12 05P1B12 SS* 89B79102 2 1 33P2B17 27P2A19 SS* 89B79100 1 1 16P1B03 12P1B22 SS* 89B79100 1 1 12P1B22 05P1B12 SS* 89B79100 2 2		_			i i
03P1A13 04P1A13 SRSM* 89879102 1 1 04P1A13 05P1A13 SRSM* 89879102 2 1 03P1B12 04P1B12 SS* 89879102 1 1 04P1B12 05P1B12 SS* 89879102 2 1 33P2B17 27P2A19 SS* 89879100 1 1 16P1B03 12P1B22 SS* 89879100 1 1 12P1B22 05P1B12 SS* 89879100 2 2					
04P1A13 05P1A13 SRSM* 89879102 2 1 03P1B12 04P1B12 SS* 89879102 1 1 04P1B12 05P1B12 SS* 89879102 2 1 33P2B17 27P2A19 SS* 89879100 1 1 16P1B03 12P1B22 SS* 89879100 1 1 12P1B22 05P1B12 SS* 89879100 2 2					
03P1B12 04P1B12 SS* 89879102 1 1 04P1B12 05P1B12 SS* 89879102 2 1 33P2B17 27P2A19 SS* 89879100 1 1 16P1B03 12P1B22 SS* 89879100 1 1 12P1B22 05P1B12 SS* 89879100 2 2					
04P1B12 05P1B12 SS* 89879102 2 1 33P2B17 27P2A19 SS* 89879100 1 1 16P1B03 12P1B22 SS* 89879100 1 1 12P1B22 05P1B12 SS* 89879100 2 2					
33P2B17 27P2A19 SS* 89879100 1 1 16P1B03 12P1B22 SS* 89879100 1 1 12P1B22 05P1B12 SS* 89879100 2 2					
16P1B03 12P1B22 SS* 89879100 1 1 12P1B22 05P1B12 SS* 89879100 2 2					
12P1B22 05P1B12 SS* 89879100 2 2					
	27P2A19	16P1B03	S S*	89879100	2 2

FROM	TO	SIGNAL-NAME	W.L.	FR.LEV	TO .L EV
23P1A19	21P1B15	SSI	89879100	2	2
14P2B13	12P1B02	STO.PAR.ERR	89879100	$\overline{1}$	ī
14P2B31	1291421	STOP DIST*	89879100	1	1
14P2B16	1291827	STOP*	89879100	1	1
21P1A16	20P1 A31	STOPCS*	89879100	1	1
14P1A21	13P1B22	STRBUF*	89879100	1	1
13P1B22	12P2A09	STR BUF *	89879100	2	2
13P2B04	12P2B13	STRCC	89879100	2	2
13P2A10	12P2B09	STRINT	89879100	2	2
14P2B07	12P2 A01	STRMF	89879100	1	1
29P2A07	27P2A12	STROBE*	89879100	2	2 2
30P2A07	31P2A07	STROBE*	89879101	2 2	2
34P2 A07	35P2 A07	STROBE*	89879101	2	2
32P2A07	33P2A07	STROBE*	89879101	2	2
35P2A07	36P2A07	STROBE*	89879101	1	1
33P2A07	34P2 A07	STROBE*	89879101	1	1
31P2A07	32P2A07	STROBE*	89879101	1	1
29P2A07	30P2A07	STROBE*	89879101	1	1
13P2A07	12P2A15	STRUS	89879100	2	2
14P1A31	13P2A07	STRUS	89879100	1	1
12P1A13	11P2A05	STWCRC*	89879100	1	1
04P1B17	05 P1 B1 7	SVIO*	89879102	2	1
03P1B17	04P1B17	SVI O*	89879102	1	1
27P2B24	19P1 A09	SVIO*	89879100	2	2
12P1A01	C5P1B17	SVIO*	89879100	2	2
33P2B18	27P2B24	SVIO*	89879100	1	1
19P1 A09	12PL A01	SVIO *	89879100	1	1
21P1B17	20P1A23	SWE EP*	89879100	1	1
28P2A20	27P2B08	SXA*	89879100	2	2
28P2B28	27P2 411	SXP*	89879100	2	2
26P2B09	25P2B09	SI	89379100	2	2
25 P2 B09	24P2A18	S1	89879100	1	1
18P2AL7	17P1 A04	S11	89879100	2	2
18P2A16	1791803	S15	89879100	2	2
26 P1 A26	25P1 A26	S2	89879100	2	. 2
25P1A26	24P2A17	S2	89879100	1	1
25P1B25	24P2A13	S 3	89879100	1	1
26P1B25	25P1B25	S3	89879100	2	2
16P1A20	15P2A21	T.E.D AUTOL	89879100	2	2
15P1 A09	07P1 A09	T.P.	89879100	2	2
21P2B28	15P1 A09	т.Р.	89879100	1	1
25P1B02	21P2A15	TAOL	89879100	2	2
26P1 B02	21P2B16	TAOM	89879100	2	2
16P1 A21	15P2B19	TAS EXT.	89879100	1	1
25P1A04	21P2B17	TAIL	89879100	1	1
26 P1 A04	21P2A17	TAIM	89879100	1	1
25P1B04	21P2B20	TAZL	89879100	2	2
26P1B04	21P2A21	TA2M	89879100	2	2
17P1B28	16P1A14	TD1	89879100	2	2
16P1A14	15P2B22	TD1	89879100	1	1
19P2A15	16P1A31	TD1*	89879100	. 1	1

FROM	ra	SIGNAL-NAME	W.L.	FR.LEV	TO.LEV
16P1820	15 P2 B29	TD2	89879100	1	1
18P2B10	17P1A20	TD2	89879100	i	i
17 P1 A20	16P1B20	TD2	89879100	2	2
19P2A16	16P1B26	TD2*	89879100	1	1
19P2B14	18P2B02	TD3	89879100	i	i .
17 P2 A2 3	16 P1 A1 7	T D3	89879100	1	ī
18P2B02	17P2A23	TD3	89879100	2	2
17P2B11	1691412	TD4	89879100	2	2
19P2A23	18P2B03	TC4	89879100	2	2
18P2B03	17P2B11	TD4	89879100	ì	1
21P2A24	20P1 A08	TMS W*	89879100	1	i
13P2B24	12 P2 A30	TM1	89879100	2	2
13P2B16	12P2B29	TM3	89879100	2	2
12P2B29	08 P2 B 2 3	T M3	89379100	1	1
14P2A19	13P2B16	TM3	89879100	1	1
06P1AU9	07P1A09	TP	89879103	1	1
01 PL A09	02P1 A09	TP	89879103	1	1
02P1A09	06P1A09	TP	89879103	2	2
14P1A03	13P1B03	TRANS*	89879100	1	1
13P1B03	12P1 B07	TRANS*	89879100	2	2
14P 2A 28	13P2B28	TT READY	89879100	1	1
14P2B17	12P1B13	TTBUSY*	89379100	ì	i
14P2A24	13P2 A19	TTDENSTAT*	89879100	i	i
11P2B11	14P1B06	TTONLINE*	89879104	•	. •
14P2A23	13P2B19	TTREADY*	89879100	1	1
24P2A09	22 P1 A14	T3	89879100	i	ì
24P2B06	22P1B16	T4	89879100	2	2
16P1 B04	15P2 A06	ULT.SRC.PRO	89379100	ī	ī
1291408	11P1A27	UPPER	89879100	2	2
14P1B02	12P1B03	UPP X1*	89879100	2	2
14P2A09	12P2B03	USA	89879100	1	ī
14P2B09	13P2B27	USO	89879100	ī	ī
14P2B11	13P2A27	US1	89879100	1	1
16P2A14	15P2B11	US1*	89879100	ī	ī
16P2A09	15P2A11	U S2*	89879100	1	1
16P2 A08	15P2 A04	US3*	89879100	1	ī
16P2A07	15P2B08	U S4 *	89879100	1	1
21P2A31	2CP1B01	VCC	89879104		_
27 P2 A30	23PLA01	VCC2	89879100	1	1
23P1406	21P2B15	V I O *	89879100	1	1
29P2A16	20P2B27	VSS	89879100	1	1
1991427	17P1A27	W.CKWD*	89879100	2	2
18P2A19	17P1B19	W+C	89379100	2	2
1791819	16P1A02	W+C	89879100	1	1
19P2A01	18P2A19	W+C	89879100	1	1
24P2A26	23P1A14	WA	89879100	2	2
19P2B22	17P2A28	WA-ADR	89879100	1	1
11P2B27	1 OP2 4 O7	WCLK	89879100	1	1
09P2A07	08P1A01	WCLK	89879100	1	1
10P2A07	09P2A07	WCLK	89879100	. 2	2
13P2B09	12P1A12	WDS SHIFTED	89879100	2	2

39

WRTAPE 3

11P1 A25

13P1A11

2

89879100

2

10"

11"

14"

7"

LENGTH

LENGTH

LENGTH

LENGTH

FROM	T O	SIGNAL-NAME	W.L.	FR.LEV TO.LEV
32P2B29	33P2B29	1K1*	89879101	2 2
2822830	29P2B29	1K1*	89879100	2 2
28P2A26	29P2B24	1K2*	89879100	2 2
32P2B24	33P2B24	1K2*	89879101	2 2
30P2B24	31P2B24	1K2*	89879101	2 2 2 2 2 2
34P2B24	35P2B24	1K2*	89379101	
35P2B24	36P2B24	1 K2*	89879101	1 1
33P2B24	34P2B24	1K2*	89879101	1 1
31P2B24	32P2824	1K2*	89879101	1 1
29P2B24	30P2B24	1 K2*	89879101	1 1
35P2A24	36P2 A24	1K3*	89879101	1 1
33 P2 A2 4	34P2 A24	1K3*	89879101	1 1
31P2A24	32P2A24	1 K3*	89879101	1 1
29P2A24	30P2A24	1K3*	89879101	1 1
30P2A24	31P2 A24	1K3*	89879101	2 2
34P2A24	35P2424	1K3*	89879101	2 2
32P2A24	33P2A24	1K3*	89379101	2 2
28P2A27	29P2 A24	1 K3 *	89879100	2 2
17P1B31	16P1B12	16BITS.011	89879100	2 2 2 2 2 2 2 2 2 2
13P2B05	11P1B05	1600	89879100	
11P1B05	12P1B18	1 600	89879100	1 1
13P2B12	11P1A30	2FWC	89379100	2 2
27P2 A06	26 P2 A29	32KW	89879100	2 2
23P2B08	22P2A02	32KW	89879100	2 2 2 2 2 2
21P1A12	05P1A21	32KW	89879100	
03P1A21	04Pl A21	32KW	89879102	1 1
04P1A21	05P1A21	32KW	89879102	2 1
22P2A02	21P1A12	3 2K W	89879100	3 3
21P1A12	20P1 B04	32KW	89879100	1 1
26P2A29	23P2BC8	32KW	89379100	1 1
33P2A13	27P2A06	32KW	89879100	1 1
21 P2 B2 6	27P2B30	32M	89879100	1 1
12P2A29	11P2B05	4 MH Z	89379100	1 1
13P2A24	08 P2 A21	75 I P S	898 79 10 0	2 2
13P2A26	11P1A28	91	89879100	2 2 1 1
14P2A21	13P2A26	91	89379100	
13P1824	12P1 430	9 T *	89379100	2 2

TABLE 9-4.b WIRE LIST AB 107/AB 108 BACKPLANE (in card slot order)

9-53/9-54

FROM	TO	SIGNAL-NAME	W.L.	FR.LEV TO.LEV
01P1A01	02P1A01	OA5*	89879103	1 1
01P1A02	02P1A02	0A6*	89879103	1 1
01P1A03	02P1A03	0A0*	89879103	1 1
01P1A04	02P1 A04	OA12*	89879103	1 1
01P1A05	02P1A05	0A11 *	89879103	1 1
01P1A06	02P1A06	0	89879103	1 1
01PLA07	02 P1 A07	O A4 *	89879103	1 1
01P1A09	02P1409	TP	89879103	1 1
01P1 A11	02P1A11	0A15*	89879103	1 1
01P1A12	02PLA12	CO	89879103	1 1
01P1A13	02P1A13	02	89879103	1 1
01PL 414	02P1A14	Q4	89879103	1 1
01P1A15	02P1A15	Q 6	89879103	1 1
01P1A16	02P1A16	8 Q	89879103	1 1
01P1A17	02PLA17	C1 0	89879103	1 1
01P1A18	02P1A18	012	89379103	1 1
01P1A19	02P1A19	014	89879103	1 1
01P1 A2 0	02P1 A20	wEZ*	89879103	1 1
01P1A21	02P1A21	READ*	89879103	1 1
01P1A22	02P1A22	REPLY*	89879103	1 1
01P1A23	02P1 A23	PRTM*	89879103	1 1
01P1B01	02P1B01	0A1*	89879103	1 1
01P1B02	02P1B02	CA2*	89879103	1 1
01P1B03	02P1B03	0A7*	89879103	1 1
01P1B04	02P1B04	0A8*	89879103	1 1
01P1B05	02P1B05	C Δ9*	89879103	1 1
01P1B06	02P1B06	OA1 0*	89879103	1 1
01P1B07	02P1B07	CHI*	89879103	1 1
0191809	02P1 B09	CA13*	89879103	1 1
01P1B10	02P1B10	ΠΔ14*	89879103 89879103	$\begin{array}{ccc} 1 & 1 \\ 1 & 1 \end{array}$
01P1B12	02P1B12	Q1	89879103	1 1
01P1B13	02P1B13 02P1B14	Q3 Q5	89879103	1 1
01P1B14 01P1B15	02P1B14	67	89879103	1 1
01P1B16	02P1B16	29	89879103	1 1
01P1B17	02P1B17	011	89879103	i i
01P1B18	02P1B18	C13	89879103	1 1
01P1B19	02P1B19	G15	89879103	i i
01P1B21	02P1B21	WRITE*	89879103	î î
01P1B22	02P1 B22	REJECT*	89879103	i i
01P1B23	02P1B23	MC*	89879103	1 1
01P1B23	03P1 A09	MC*	89879100	2 2
02P1 A01	01P1A01	0A5*	89879103	$\overline{1}$ $\overline{1}$
02P1A01	C6P1A01	0A5*	89879103	2 2
02P1 A02	06P1A02	C A6 *	89879103	2 2
02P1A02	01P1A02	CA6*	89879103	1 1
02P1A03	01P1A03	NAO *	89879103	1 1
02P1 A03	06 P1 A03	CAO*	89879103	2 2
02P1A04	01P1A04	GA12*	89879103	1 1
02P1A04	06P1A04	OA12*	89879103	2 2
02P1 A05	01 P1 A05	CA11*	89879103	1 1

89633300 C

2

02P1B10

01P1B10

0414*

89879103

1

1

.40	* * *	2 1 3 1	. , , , , , , , , , , , , , , , , , , ,	• • • •	
FROM	T O	SIGNAL-NAME	W.L.	FR .LEV	TO.LEV
02P1812	01P1B12	Q 4	89879103	1	1
02P1B12	06P1B12	۵l	89879103	2	2 2
02P1B13	06P1B13	Q3	89879103	2	2
02P1B13	01P1B13	Q3	89879103	1	1
02P1B14	06P1B14	Q 5	89879103	2	2
02P1B14	01 P1 B1 4	Q5	89879103	1	1
02P1815	C6P1B15	Q 7	89879103	2	2
02P1B15	01P1B15	07	89879103	1	1
02P1B16	01PLB16	Q9	89879103	1	1
02P1B16	06P1B16	Q <i>9</i>	89879103	2	2
02 P1 B1 7	01P1B17	011	89879103	1	1
02P1B17	C6P1B17	011	89879103	2	2
02P1B18	06P1B18	013	89879103	2	2
02P1818	01P1B18	Q13	89879103	1	1
02P1B19	06P1B19	Q15	89879103	2	2
02P1B19	01P1B19	Q15	89879103	1	1
02P1B21	06PLB21	WRITE*	89879103	2	2
02P1B21	01P1821	WRI TE*	89879103	1	1
02P1B22	01P1B22	REJECT*	89879103	1	1
02P1B22	06P1 B22	REJECT*	89879103	2	2
02P1B23	06P1B23	MC*	89879103	2	2
02P1B23	01P1B23	MC*	89879103	1	1
03P1A01	04P1A01	SD5	89879102	1	1
03P1A02	04P1A02	SD6	89879102	1	1
03P1A03	04P1 A03	S DO	89879102	1	1
03P1A04	04P1A04	SD12	89879102	1	1
03P1A05	04P1A05	SD11	89879102	1	1
03PLA06	04 P1 A06	SD3	89879102	1	1
03P1A07	04P1A07	SD4	89879102	1	1
03P1A09	04P1A09	MC*	89879102	1	1
03P1A09	01 P1 B23	MC*	89879100	2	2
03P1A11	04P1A11	SD15	89879102	1	1
03P1A13	04P1A13	SRSM*	89879102	1	1
03P1A15	04P1A15	SRQ*	89879102	1	1
03P1A17	04P1A17	PEL*	89879102	1	1
03P1A18	04P1A18	SD16	89879102	1	1
03P1A20	04P1A20	SD1 7	89879102	1	1
03P1A21	04P1A21	32KW	89879102	1	1
03P1A23	04P1 A23	S A8	89879102	1	1
03P1A24	04P1A24	SA9	89879102	1	1
03P1A25	04P1 A25	SA10	89879102	1	1
03P1A26	04PL A26	SALL	89879102	1	1
03P1A27	04P1A27	SA12	89879102	1	1
03 P1 A28	04P1A28	SA13	89879102	1	1
03P1A30	04 PL A30	SA14	89879102	1	i
03P1A31	04P1A31	SA15	89879102	1	1
03P1B01	04P1B01	SD1	89879102	1	1
03P1802	04PIB02	SD2	89879102 898 7 9102	1 1	1
03P1B03	04P1B03	SD7 SD8	89879102	1	1
03P1B04 03P1B05	04P1B04 04P1B05	SD9	89879102	. 1	i
0361003	OMETOOD	347	07017102		•

89633300 C 9-57

FROM	10	SIGNAL-NAME	W.L.	FR.LEV	TO.LEV
03P1B06	04P1B06	SD10	89379102	1	1
03P1B09	C4P1 B09	SD13	89879102	1	1
03P1B10	04P1B10	SD14	89879102	1	1
03P1B12	04P1B12	S S*	89879102	1	1
03P1B14	04P1B14	SPI*	89879102	1	1
03P1B17	04P1B17	SVIO*	89879102	1 .	1
.03P1818	04P1B18	AUTOLGAD	89879102	1	1
03P1B21	04P1B21	S WRITE*	89879102	1	1
03P1B23	04P1B23	SAO	89879102	1	1
03P1B24	04P1 B24	SA1	89879102	1	1
03P1B25	04P1B25	SA2	89879102	1	1
03P1B26	04P1B26	SA3	89879102	1	1
03P1 B2 7	C4P1827	SA4	89879102	1	1
03P1B28	04P1B28	SA5	89879102	1	1
03P1830	04P1 B30	S 46	89879102	1	1
0391831	04P1B3L	SA7	89879102	1	1
04P1A01	03P1A01	SD5	89879102	1	1
04 P1 A01	05PLA01	S D 5	89879102	2	1
04P1A02	03P1A02	SD6	89879102	1	1
04P1A02	05P1A02	SD6	89879102	2	i
04 P1 A03	05P1 A03	SCO	89879102	2	i
04P1A03	03P1A03	SDO	89879102	ĩ	i
04P1A04	03P1 A04	SD12	89379102	î	ĩ
04P1 A04	05 P1 A04	SD12	89879102	2	i
04P1A05	03P1A05	SD11	89879102	ī	i
04P1A05	05P1 A05	SD11	89879102	2	i
04P1A06	05P1 A06	SD3	89879102	2	1
04P1A06	03P1A06	SD3	89879102	1	i
04P1 A07	03PLA07	S D4	89879102	1	ī
04P1A07	05P1A07	S D 4	89879102	2	1
04P1A09	03P1A09	MC*	89879102	1	i
04P1A09	05P1 A09	MC*	89879102	2	i
		SD1 5	89879102	l	i
04P1A11	03P1A11	SD15	89879102		
04P1A11	05P1A11	SRSM*		2 2	1 1
04P1A13	05 P1 A13	SRSM*	89879102 89879102		_
04P1A13 04P1A15	03P1A13	SRO*	89879102	1 1	1
	03 P1 A15		89879102	2	1
04P1A15	05P1 A15	SRO*			1
04P1A17	03P1A17	PEL*	89879102 89879102	1 2	1
04P1 A1 7	05P1A17	PEL*			1
04P1A18	C5P1A18	SD16	89879102	2	1
04P1A18	03P1A18	SD16	89879102	1	1
04P1A20	05PL A20	SD17	89879102	2	1
04P1A20	03P1A20	SD1 7	89879102	1	1
04P1A21	03P1A21	3 2K W	89879102	1	1
04P1A21	05 PL A2 L	32KW	89879102	2	1
04P1A23	05P1A23	SA8	89879102	2	1
04P1A23	03P1 A23	SA8	89879102	1	1
04P1 A24	05 P1 A2 4	SA9	89879102	2	1
04P1A24	03P1A24	SA9	89879102	1	1
04P1 A25	05 P1 A25	SA10	8987910 <i>2</i>	2	.1

5

04P1B30

89633300 A 9-59

FROM	. 70	SIGNAL-NAME	W.L.	FR.LEV	TO.LEV
04P1B31	05P1B31	SA7	89879102	2	1
04P1831	03P1B31	SA7	89879102	1	1
05P1A01	04P1A01	SD5	89879102	1	2
05P1 A01	13P1B13	S D5	89879100	2	2
05P1A02	13P1A16	SD6	89879100	2	2
05P1A02	04P1A02	SD6	89879102	1	2 2
05 P1 A03	04P1A03	S DO	89879102	1	2
05P1A03	13P1A12	SDO	89879100	2	2
05P1A04	14P1B15	SD12	89879100	2	2
05PLA04	04 P1 A04	SC12	89879102	1	2 2 2 2
05P1A05	G4P1A05	SD11	89879102	1	2
05P1 A05	14P1 A12	SD11	89879100	2	2
05P1A06	13PLB12	SD3	89879100	2	2
05P1A06	04P1A06	SD3	89879102	1	2
05 P1 A07	04P1 A07	SD4	89879102	1	2 2
05P1A07	1391815	SD4	89879100	2	2
05P1A09	04P1A09	MC*	89879102	1	2
05 P1 A11	04PLA11	SD15	89879102	1	2 2
05P1A11	14P1A14	SD15	89879100	2	2
05P1A13	12P1A14	SRSM*	89879100	2	2
05P1A13	04PLA13	SFSM*	89879102	1	2
05P1A15	04P1A15	SRO*	89879102	1	2 2 2
05P1A15	12P1A20	SRQ*	89879100	2	
05P1A17	12P1B01	PEL*	89879100	2	2 2 2
05P1A17	04P1A17	PEL*	89879102	1	2
05 PL A18	04P1 A18	SD16	89879102	1	2
05P1A18	27P2A21	SD16	89879100	2	2 2 2
05P1A20	27P2A18	SD17	89879100	2	2
05 P1 A2 O	04P1 A20	SD17	89879102	1	2
05P1A21	04P1A21	32K₩	89879102	1	2
05P1A21	2191412	32KW	89879100	2	2
05P1A23	14P1 A05	S 48	89879100	2	2
05P1423	04P1A23	SA8	89879102	1	2
05P1A24	04P1A24	SA9	89879102	1	2
05P1A24	14P1 A27	S 49	89879100	2	2
05P1A25	14P1B05	SA1 C	89879100	2	2
05P1A25	04P1 A25	SAIO	89879102	1	2
05P1 A26	04P1 A26	SALL	89879102	1	2
05P1A26	14P1A23	SAll	89979100	2	2
05 P1 A27	14P1 A08	SA12	89879100	2	2
05PLA27	04P1A27	SA12	89879102	1	2
05P1A28	04P1A28	SA13	89879102	1	2
05P1 A28	14P1 A26	SA13	89879100	2	2 2
05P1A30	14P1B09	SA1 4	89879100	2	
05P1 A30	04P1A30	SA14	89879102	1	2
05PLA31	04 P1 A31	SA15	89879102	1	2
05P1A31	14P1B25	SAL 5	89879100	2	2
05P1B01	13P1 410	SD1	89879100	2	2
05P1B01	04P1B01	SD1	89879102	1	2
05P1B02	04P1B02	SD2	89879102	1	2
05P1B02	13P1B10	SD2	89879100	2	2

FROM	TO	SIGNAL-NAME	W.L.	FR .LEV	TO.LEV
05P1B03	13P1A15	SD7	89879100	2	2
05P1B03	04P1803	SD7	89879102	1	2 2
05P1B04	04P1 B04	SD8	89879102	i	2
05P1B04	14P1B12	SD8	89879100	2	2
05 P1 B05	14P1B10	S D 9	89879100	2	2 2
05P1B05	C4P1B05	S D 9	89879102	1	2
05P1B06	04P1B06	SD10	89879102	1	2 2
05P1B06	14PLA10	5010	89879100	2	2
05P1B09	14P1B26	SD1 3	89879100	2	2 2 2
05P1B09	04P1809	SD13	89879102	1	2
05P1B10	04P1B10	SC14	89879102	i	2
05P1B10	14P1A15	SD1 4	89379100	2	
05P1812	12P1B22	SS *	89879100	2	2
05P1B12	04P1B12	S S*	89879102	1	2 2 2
05P1B14	04P1B14	SPI*	89879102	1	2
05P1B14	12P2A18	SPI*	89879100	2	^
	1292828	SCREM(BUS)	89879100 89879100		_ removed by
05P1816 05P1B17	12P1A01	SVIO*	89379100	2	FC0 CK676
		SVIC*	89879102		
05 P1 B1 7	04P1B17			1	2
05P1B18	04P1B18	AUTOLCAD	89879102	1	2 3
05P1B18	10P1B19	AUTOLOAD	89879100	3	_
05P1B18	1 OP1 B20	AUTOLGAD	89879100	2	2 Removed by
05P1819	12P2426	SCFEMENTS)	89879100		FC0 CK676
05P1821	1291 419	S WRITE*	89879100	2	2
05P1B21	04P1B21	S WRITE*	89879102	1	2
05P1B23	04P1B23	SAC	89879102	1	2
05 P1 B23	13P1805	SAO	89879100	2	2
05P1B24	13P1A23	SA1	89879100	2	2 2
05P1B24	04P1B24	SA1	89879102	1	2
05P1B25	04P1825	SA2	89879102	1	2
05P1B25	13P1AC5	SA2	89879100	2	2 2 2
05P1B26	13P1B23	SA3	89879100	2	2
05P1B26	04P1 B26	S A3	89879102	1	1
05P1B27	04P1B27	SA4	89879102	1	2
05P1B27	13P1808	SA4	89879100-	2	2
05P1B28	13P1 A26	SA5	89379100	2	2
05P1B28	04P1B28	SA5	89879102	1	2
05P1B30	04P1B30	SA6	89879102	1	2
05P1B30	13PLA09	SA6	89879100	2	2
05P1B31	13P1B25	SA7	89879100	2	2
05 P1 B3 1	04P1831	SA7	89379102	1	2
06P1A01	07P1401	0 45 *	89879103	1	1
06P1A01	02P1A01	0A5*	89879103	2	2
06 P1 A0 2	07 P1 A02	O A6 *	89879103	1	1
06P1A02	02P1A02	046*	89879103	2	2
06P1A03	07P1A03	NA0 *	89879103	1	1
06P1 A03	02P1 A03	0 A0 *	89879103	2	2
06P1A04	02P1A04	OA12*	89879103	2	2
06PLA04	07P1A04	OA12*	89879103	1	1
06P1 A05	02 PL A 05	OA11*	89879103	2	2
06P1A05	C7P1A05	OA11*	89879103	1	1

FROM	TO	SIGNAL-NAME	W.L.	FR.LEV TO.LEV	
06P1 A06	07P1 A06	0 43 *	89879103	1 1	
06P1A06	02P1A06	0A3*	89879103	2 2	
06PLA07	07P1 A07	044*	89879103	1 1	
06P1 A07	02P1A07	0.44*	89879103	2 2	
06P1A09	C7P1A09	TP	89879103	1 1	
06 P1 A09	02PLA09	TP	89879103	2 2	
06P1A11	C7P1A11	OA15*	89879103	1 1	
06P1A11	02P1A11	OA15*	89879103	2 2	
06P1A12	02P1 A12	QO	89879103	2 2	
06P1A12	07P1A12	QC	89879103	$\bar{1}$	
06P1A13	07P1A13	02	89879103	1 1	
06P1A13	02 P1 A13	02	89879103	2 2	
06P1A14	02P1A14	04	89879103	2 2	
06 P1 A14	07P1A14	04	89879103	1 1	
06P1A15	07P1A15	06	89879103	i i	
06P1A15	02P1A15	06	89879103	2 2	
06 P1 A16	07P1A16	08	89879103	i i	
06P1A16	02P1A16	08	89879103	2 2	
06P1A17	02P1A17	010	89879103	2 2	
05 PLA17	07P1 A17	010	89879103	1 1	
06P1A18	07P1A17	012	89879103	ii	
06PlA18	02P1A18	012	89879103		
				2 2 2 2	
06P1A19	02 P1 A19	014	89879103		
06P1A19	07P1A19	014	89879103	1 1	
06 P1 A20	02P1A20	WEZ*	89879103	2 2	
06P1A20	07PL A20	WEZ*	89879103	1 1	-
06P1A21	07P1A21	READ*	89879103	1 1	
06 P1 A2 1	02P1 A21	READ*	89879103	2 2	
06P1A22	02P1A22	REPLY*	89879103	2 2 1 1	
06P1A22	07P1A22	REPLY*	89879103	-	
06 P1 A23	07P1 A23	PRTM*	89879103	1 1	
06P1A23	02P1A23	PRTM*	89879103	2 2	
06P1B01	07P1801	OA1*	89879103	1 1	
06P1B01	02 P1 B01	0A1*	89879103	2 2	
06P1B02	02P1B02	0A2*	89879103	2 2	
06P1B02	07P1B02	DA2*	89879103	1 1	
06P1B03	02P1B03	0A7*	89879103	2 2	
06P1B03	07P1B03	0A7*	89879103	1 1	
06 P1 B0 4	02P1 B04	0A8*	89879103	2 2	
06P1B04	07P1B04	0A8*	89879103	1 1	
06P1B05	02P1B05	0A9*	89879103	2 2	
06 P1 B05	07P1B05	0A9*	89879103	1 1	
06P1B06	C7P1B06	OALO*	89879103	1 1	
06P1B06	02P1B06	OA10*	89879103	2 2 2 2	
06P1B07	02 P1 B07	CHI*	89879103		
06P1B07	07P1B07	CHI*	89879103	1 1	
06P1B09	07P1B09	OA13*	89879103	1 1	
06P1B09	02 P1 B09	OA13*	89879103	2 2	
06P1B10	C7P1B10	OA14*	89879103	1 1	
06 P1 B1 0	02P1B10	OA14*	89879103	2 2	
06P1B12	02 PLB12	04	89879103	2 2	

FROM	TO	SIGNAL-NAME	W.L.	FR.LEV	TO.LEV
06P1B12	C7P1B12	Q 1	89879103	1	1
06P1B13	07P1B13	03	89879103	1	1
06P1B13	02P1B13	Q3	89879103	2	2
06 P1 B1 4	02P1B14	Q 5	89879103	2	2
06P1B14	07P1B14	Q5	89879103	1	1
06P1B15	02P1B15	07	89879103	2	2
06P1B15	07P1B15	G7	89879103	1	1
06P1B16	07P1B16	0.9	89879103	1	1
06P1B16	02P1B16	09	89879103	2	2
06 P1 B1 7	07P1B17	011	89879103	1	1
06P1B17	02P1B17	Q11	89879103	2	2
06P1B18	02P1B18	Q13	89879103	2	2
06P1818	07P1B18	013	89879103	1	1
06P1B19	07P1B19	Q15	89879103	1	1
06P1B19	02P1B19	Q15	89879103	2	2
06P1B21	02P1B2I	WRITE*	89879103	2	2
06P1B21	07P1B21	WRITE*	89879103	1	1
05 P1 B2 2	02P1B22	REJECT*	89879103	2	2
06P1B22	C7P1B22	REJECT*	89879103	· 1	1
06P1B23	02P1B23	M C*	89879103	2	2
06P1B23	07P1B23	MC*	89879103	1	1
07P1A01	06P1A01	OA5*	89879103	1	1
07P1A01	1391819	0A5*	89879100	2	2
07P1A02	13P1 A19	0 Δ6 *	89879100	2	2
07P1A02	06P1A02	0A6*	89879103	1	1
07P1A03	06P1 A03	OAO*	89879103	1	1
07P1A03	13P1829	0A0*	89879100	2	. 2
07P1A04	14P1B19	OA12*	89879100	2	2
07 P1 A0 4	06P1A04	OA12*	89879103	1	1
07P1A05	06P1A05	OA11*	89879103	1	1
07P1A05	14P1A20	0411*	89879100	2	2
07P1A06	13P1B21	0 A 3 *	89879100	2	2
07P1A06	06P1A06	∏ A3*	89879103	1	1
07P1A07	06P1A07	() A 4 *	89879103	1	1
07P1A07	13P1 A20	O A4 *	89879100	2	2
07P1A09	15P1A09	T.P.	89879100	2	2
07P1 A09	06P1 A09	TP	89879103	1	1
07P1 A11	06P1A11	Π A15 *	89879103	1	1
07P1A11	14P1A19	OA15*	89879100	2	2
07 P1 A1 2	12P1B31	Q0	89879100	2	2
07P1A12	06P1A12	00	89879103	1	1
07P1A13	06P1A13	Q 2	89879103	1	1
07P1A13	15P1A13	Q2	89879100	2	2
07P1A14	15P1A14	Q4	89879100	2	2
07P1A14	06P1A14	Q4	89879103	1	1
07P1AL5	06P1 A15	Q6	89879103	1	1
07P1A15	15P1A15	Q6	89879100	2	2
07P1A16	15P1 A16	08	89379100	2	2
07P1A16	06P1A16	Q8	89379103	1	1
07P1A17	C6P1A17	010	89879103	1	1
07P1A17	15P1 A17	C10	89879100	2	2

FROM	TO	SIGNAL-NAME	w.L.	FR .LEV	TO.LEV
07P1A18	1591418	012	89379100	2	2
07P1A18	06P1A18	012	89879103	1	1 /
C7P1 AL 9	06P1A19	014	89879103	1	1 5
07P1A19	15P1A19	014	89879100	2 2	2 2
07P1A20	12P2A25	WEZ*	89879100	2	
07P1A20	06P1A20	WEZ*	89879103	1	1
07P1A21	06P1421	READ*	89879103	1	1
07P1A21	12P1B29	RFAD*	89879100	2	2
07P1A22	15P1A22	REPLY*	89879100	2	2
07P1A22	06P1A27	REPLY*	89379103	1	1
07P1A23	06 P1 A23	PRTM*	89879103	1	1
07P1A23	12P2419	PRTAQ*	89879100	3	3 1
07P1B01	06P1B01	OA1*	89879103	1	1
C7P1B01	13P1A30	OA1*	89879100	2	2
07P1B02	13P1A21	0A2*	89879100	2	2 2
07P1B02	06P1B02	0A2*	89879103	1	1
07P1B03	06P1B03	0A7*	89879103	1	1
07P1B03	13P1B20	0A7*	89879100	2	2
07P1B04	14P1B29	0A8*	89379100	2	2
07P1B04	C6P1B04	0A8*	89879103	ī	1
07P1805	C6P1805	NA9*	89379103	1	1
07PLB05	14P1 B22	0A9*	89879100	2	2
07P1B06	14P1B20	OA1 0*	89879100	2	2
07P1806	06 P1 B 06	0A10*	89879103	1	1
07P1B07	06 PL BO7	CHI*	89879103	ī	
07P1B07	1291821	CHI*	8987910C	2	1 2 2 1
0791809	1491418	0A13*	89879100	2	2
0791809	06P1B09	0A13*	89879103	1	i
07P1B10	06P1B10	OA14*	89879103	1	1
07P1B10	1491818	CA14*	89879100	2	2
07P1B12	15P1B12	01	89879100	2	2 2 1
07P1B12	06P1B12	04	89879103	ī	1
07P1B13	06P1 B13	03	89879103	1	
0791813	15P1B13	03	89879100	2	1 2 2
07P1B14	15P1B14	05	89879100	2	2
07P1B14	06P1B14	05	89879103	1	1
07P1B15	C6P1B15	Q 7	89879103	1	1
07P1B15	15P1815	07	89879100	2	2
07P1B16	15P1816	09	89879100	2	2
07P1B16	06P1B16	09	89879103	ĩ	1
07P1B17	06P1817	011	89879103	ī	1
07P1B17	15P1B17	011	89879100	2	2
07P1B18	15P1B18	013	89879100	2	2 2
07P1B18	0691818	013	89879103	1	1
0791819	06P1B19	015	89879103	ī	1
07P1B19	1591819	015	89879100	2	2
07P1B21	12P1 B30	WRITE*	89879100	2	2 2
07P1B21	06P1B21	WRI TE*	89879103	ī	ī
07P1B22	06P1B22	REJECT*	89879103	ī	ī
07P1B22	15P1 B22	REJECT*	89879100	2	2
07P1B23	15P1B23	MC*	89879100	2	. 2

FROM	10	SIGNAL-NAME	W.L.	FR.LEV TO.LEV
07P1B23	06 P1 B2 3	MC*	89879103	1 1
08P1A01	09P2AC7	WCLK	89379100	1 1
08P1A02	1291428	PWRQ	89879100	2 2
08P1A03	13P1B31	PE FNABLE	89879100	2 2
08P1A06	09P1A17	ABONE	89879100	2 2
08 P1 A0 7	14P2A30	PWID	89879100	1 1
08P1A10	11P2B26	PWRESET	89879100	1 1
08P1A11	09P2A06	AB CLOCKOUT	89879100	2 2
08 P1 A1 2	09P2A22	AB TOG	89879100	2 2
08P1A13	12P1B12	PWRQSHIFTED	89879100	2 2
08P1A14	09P1B30	AB RENABLE*	89879100	2 2
08 P1 A15	1291809	BUFF2FL*WMO	89879100	$\overline{1}$ $\overline{1}$
08P1A17	10P2A05	AhRES(1-4)	89879100	1 1
08PLAL9	09P2A26	AB DATA	89879100	$\overline{2}$
08P1A20	14P2B18	SFM*	89879104	
08P1A21	1291824	WEM	89879104	
08P1A22	09P1A11	AB LOZ	89879100	1 1
08P1 A23	10P2 A10	ANDENV(2)	89879100	î î
08P1A24	14P2B14	ID ABORT*	89879100	i i
08 P1 A2 6	09P1B24	012	89879100	i i
08P1A27	14P2B20	PRBOT	89879100	1 1
08P1A28	09P2A05	B WRES(1-4)	89879100	2 2
08 PL A3 O	09P2A25	B NČENV(1)	89879100	2 2
08P1A31	10P1A24	A POSTAMBLE	89379100	2 2
08P1B02	12P1B25	PE START	89879104	.
08P1B02	13P2B06	PE START	89879100	2 2
08P1B12	09P2B09	ABWRES(5)	89879100	î î
08P1B13	13P2 A30	P ECLOCK *	89879100	2 2
08P1B18	13P2A05	WREQUEST*	89379100	2 2
08P1B22	12P2B17	GC128	89879104	2 2
08 P1 B2 3	09P1B27	PRFB	89379104	
08P1B25	10P1 A16	ANDENV(3)	89379100	2 2
08P1B26	10P1A26	AENV(5)	89879100	2 2
08 P1 B2 7	1091825	AND ENV (5)	89879100	2 2
08P1B29	09P1A28	AB DOT	89879100	2 2
08P1B30	10P2B07	A POSTAMBLE	89879100	i i
08P1831	09P2B07	B POSTABLEF	89879100	2 2
08P2A01	10P2A25	A NOENV(1)	89879100	2 2
08P2A02	10P2A29	AENV(2)	89379100	2 2
08P2A04	10P1B03	AENV(4)	898 79100	1 1
08P2A05	11P1829	PE PARERR*	89879100	2 2
08 P2 A0 7	10P1B26	A.SKEWOVF G	89879100	2 2
08P2A08	11P2A01	PSFM*	89879100	1 1
08P2A09	09P1A18	AB PRESET	89879100	2 2
08P2A10	09P2B30	B READY F	89879100	2 2
08P2A11	10P2B30	A READY F	89879100	i i
08P2A12	10P1A07	ANODROPOUT	89879100	i i
08P2A13	1 OP1 A27	ASYNC (4)	89379100	i i
08P2A14	13P2A29	PECHARCLK	89879100	2 2
08P2A15	10P2A02	AC2	89879100	1 1
08P2A16	0 9PL A 04	AB DEN	89879100	i i
JOI CALO	0715707	no ben		

FROM	TO	SIGNAL-NAME	W.L.	FR.LEV	TO.LEV
08P2A17	10P2B02	AC1*	89879100	2	2
08P2A18	14P2 A01	PE EOP*	89879100	1	1
08P2A19	10P2BC5	ACNEG*	89879100	1	1
08P2A20	11P2B10	SFM*	89879104		
08P2A21	13P2A24	75 I P S	89879100	2	2
08P2A22	09P1A31	01*	89879100	1	1
08 P2 A2 3	11P2B25	PRSTRUBE	89379100	1	1
08P2A24	13P2A21	AL2	89879100	2	2
08P2A26	09P2A21	PRTY FN B1*	89879100	2	2
08 P2 A2 7	10P1B02	PRTY GN A4*	89879100	1	1
08P2A28	1022408	PRTY GN A2*	898.79100	1	1
08P2A30	09P1A13	PRTY GN B3*	89879100	2	2
08P2B01	09P1 A03	B NOENV(4)	89879100	2	2
08P2B02	09P1A16	B. NOENV(3)	89879100	2	2
08P2B03	09P2A10	B NOENV(2)	89879100	2	2 2
08P2B04	1 OP1 A03	ANDENV(4)	89879100	1	1
08P2B05	10P2A24	AENV(1)	89879100	1	1
08 P2 B06	09P2A13	AB PARITY	89879100	1	ī
08P2B07	09P2B06	B SKEWOVF F	89879100	2	2
08P2B08	10P2B06	A.SKEWOVE F	89879100	ī	ĩ
08 P2 B 0 9	13P1830	PE LOST CAT	89379100	2	2
08P2B10	11P2B02	REV*	89879104	_	-
08P2B10	14P2B06	REV*	89879104		
08 P2 B11	10P2 A04	A READY G	89879100	2	2
08P2B12	13P2B08	PE WORNING	89879100	2	2
08P2B13	10P2A11	ASYNC(2)	89879104	_	
08P2B14	09P2 A01	BS1*	89879100	2	2
08P2B15	09P2A02	BC2	89879100	2	2
08 P2 B16	09P1B02	PRTY GN B4#	89879100	2	2
08P2B17	09P2B02	BC1*	89879100	2	2
08P2B19	10P2A29	AONEF*	89879100	2	2
08 P2 B2 O	09P2A29	BCNEF*	89879100	2	2
08P2B23	12P2B29	TM3	89879100	ī	ī
08P2B24	12P1A06	POSTAMBLE	89879104	•	•
08 P2 B2 6	09P1 A30	02*	89879100	1	1
08P2B27	10P1A25	PRTY GN A5*	89879100	2	2
08 P2 B2 8	10P1A13	PRTY GN A3*	89879100	2	2
08P2B29	1 OP2 A21	PRTY GN A1*	89879100	2	2
08P2B30	C9P2AG8	PRTY GN B2*	89879100	2	2
09P1A01	09P1B11	GND	89879104	-	_
09P1A02	11P2B13	PhOUT 2	89879100	1	1
09P1A03	08P2B01	B NOENV(4)	89879100	2	2
09PLA04	10P1 A04	AB CEN	89879100	2	2
09P1A04	08P2A16	AB DEN	89879100	ī	ī
09P1A05	1191816	PWDIN 2	89379100	2	2
09P1A11	08P1 A22	AB LOZ	89879100	1	1
09P1A11	10P1A11	AB LOZ	89879100	2	2
09P1A12	1191412	PRIN 6	89879100	2	2
09P1A13	08P2A30	PRTY GN B3*	89879100	2	2
09P1A16	08P2B02	B NOENV(3)	89879100 89879100	2	2
09P1A17	10P1 A17	ABONE	89379100	1	1
W/ LAFI	2012721	W	37317200	•	

FROM	TO	SIGNAL-NAME	W.L.	FR .LEV	TO.LEV
09P1A17	08P1A06	ABCNE	89879100	2	2
09P1A18	1091418	AB PRESET	89379100	1	ī
09P1A18	08P2 A09	AE PRESET	89879100	2	2
09P1A20	1191415	PWDIN 4	89379100	2	2
09P1A21	1191807	PRDOUT 3	89379100	2	2
09P1 A23	1191815	PRIN 3	89879100	1	1
09P1A28	1091428	AB DOT	89879100	1	ī
09 P1 A2 8	08P1B29	AB COT	89879100	2	2
09PLA30	08P2B26	02*	89879100	1	1
09P1A30	10P1A30	02*	89379100	2	2
09PLA31	10P1A31	01*	89879100	2	2
09P1A31	08P2A22	01*	89879100	ĩ	ī
09P1B01	1001801	PC2	89879100	1	1
09P1B02	08P2B16	PRTY GN B4*	89379100	2	2
09P1B06	11P1B08	PRDCUT 6	89879100	2	2
09P1B11	09P1 A01	GND	89879104	-	_
09P1B23	1192820	PWOUT 4	89879100	1	1
09P1B24	08P1A26	012	89879100	ì	ī
09 P1 B24	10P1 B24	012	89879100	ž	2
09P1B27	C8P1B23	PRFB	89879104	_	_
09P1B27	10P1B27	PRFB	89879100	2	2
09P1B30	08P1414	AB RENABLE*	898 79 10 0	2	2
09P1B30	10P1B30	AB RENABLE*	89379100	1	ī
09P2A01	08P2B14	BS1*	89379100	2	2
09P2A02	C8P2B15	BC2	89879100	2	2
09P2A05	C8P1A28	B MRES(1-4)	89879100	2	2
09 P2 A06	10P2 A06	AB CLOCKOUT	89879100	ī	ī
09P2 A06	08PLA11	AB CLCCKGUT	89879100	2	2
09P2A07	C8P1401	WCLK	89879100	1	ī
09 P2 A0 7	10P2A07	WCLK	89879100	2	2
80A5460	08P2B30	PRTY GN B2*	898 79100	2	2
09P2A10	08P2B03	B NOENV(2)	89879100	2	2
09P2A12	11P1B03	PPDOUT 4	89379100	2	· 2
09P2A13	08P2B06	AB PARITY	89879100	1	ī
09P2A13	10P2A13	AB PARITY	89879100	2	2
09P2A19	11P1813	PRIN 4	89879100	2	2
09P2A21	08P2A26	PRTY FN B1*	89879100	2	2
09P2A22	10P2A22	AB TOG	89379100	1	1
09P2A22	08PL A12	AB TOG	89879100	2	2
09P2A25	08P1A30	B NOENV(1)	89879100	2	2
09 P2 A2 6	10P2A26	AB DATA	89879100	1	1
09P2A26	08P1A19	AB CATA	89879100	2	2
09P2A27	1191819	PWDIN 6	89379100	2	2
09 P2 A2 8	11PLB06	PRDOUT 2	89379100	2	2
09P2A29	C8P2B20	BCNEF*	89879100	2	2
09P2B01	10P1 A01	PC 1600*	89879104		
09 P2 B0 2	08P2B17	BC1*	89879100	2	2
09P2B06	08P2B07	B SKEWOVF F	89879100	2	2
09P2B07	08P1B31	B POSTABLEF	89879100	2	2
09P2B09	08P1B12	ABWRES(5)	89879100	1	1
09P2B09	10P2B09	ABURES(5)	89879100	Ź	2

FROM	ro	SIGNAL-NAME	W.L.	FR.LEV	TO.LEV
09P2B10	11P2A13	PWOUT 3	89879100	1	1
09P2B12	11P1B10	PWDIN 3	89879100	2	2
09P2B23	11P2B24	PWOUT 6	89879100	1	1 .
09P2B26	11P1A14	PRIN 2	89879100	2	2
09P2B30	C8P2A10	B READY F	89879100	2	2
10PLA01	09P2B01	PC 1600*	89879104		
10P1A01	13P2B07	PC 1600*	89879100	2	2
10P1A02	11P2B09	PhOUT O	89879100	1	1
10P1 A03	08P2B04	ANDENV(4)	89379100	1	1
10P1A04	09P1A04	AB DEN	89879100	2	2
10P1A05	11P1A16	PWDIN O	89879100	2	2
10P1A07	08P2 A12	ANODROPOUT	89879100	1	1
10P1A10	11P2B04	PRINP	89879100	1	1
10PLAL1	09P1A11	AB LOZ	89879100	2	2
10P1A12	11 P1 A13	PRIN 5	89879100	1	1
10P1A13	08P2B28	PRTY GN A3*	89879100	2	2
10P1A16	08P1B25	AND ENV(3)	89379100	2	2
10P1A17	09P1 A17	ABONE	89879100	1.	1
10P1A18	09P1A18	AB PRESET	89879100	1	1
10P1 A20	11P1A09	PWDIN 1	89879100	2	2
1001421	1191809	PRDOUT 7	89879100	2	2
10P1A23	1191814	PRIN 7	89879100	1	1
10P1 A24	08P1 A31	A POSTAMBLE	89879100	2	2
10P1A25	08P2B27	PRTY GN A5*	89879100	2	2 2 2
10P1A26	08P1B26	A EN V(5)	89879100	2	
10P1 A27	08P2 A13	ASYNC(4)	89879100	1	1
10P1A28	09P1A28	AB DOT	89879100	1	1
10P1 A30	09P1 430	02*	89879100	. 2	2
10P1A31	09PLA31	01*	89879100	2	2
1001801	09P1B01	PC2	89879100	1	1
10P1B02	08P2A27	PRTY GN A4*	89379100	1	1
10P1B03	08P2A04	AENV(4)	89879100	1	1
10P1B06	11P1B01	PRDOUT5	89879100	2	2
10P1B19	20PL A01	AUTOLGAD	89879100	1	1
1091819	05P1B18	AUTOLOAD	89879100	3	3
10P1B20	16P2B08	AUTOLOAD	89879100	1	1
10P1B20	05P1 B1 8	AUTOLGAD	89379100	2	2
10P1B23	11P2B08	PhOUT 1	89879100	1	1
10P1B24	09P1B24	012	89879100	2	2
10P1B25	08P1 B27	ANGENV(5)	89379100	2	2
10P1B26	08P2A07	A.SKEWOVF G	89879100	2	2
10P1B27	09P1B27	PRFB	89379100	2	2
10P1B28	10P2B01	NODROPOUT	89879104		_
10P1B30	09P1B30	AB RENABLE*	89879100	1	1
10P2 A02	08 P2 A15	AC2	89879100	1	1
10P2A04	08P2B11	A READY G	89879100	2	2
10P2A05	08P1A17	AWR ES (1-4)	89879100	1	1
10P2A06	0 9P2 A 06	AB CLOCKOUT	89379100	1	1
10P2A07	11P2B27	WCLK	898 7910 0	1	1
10P2A07	09P2A07	WCLK	89879100	2	2
10P2A08	C8 P2 A28	PRTY GN A2*	89879100	1	1

FROM	T O	SIGNAL-NAME	W.L.	FR.LEV	TO.LEV
10P2A09	08P2A02	AENV(2)	89879100	2	2
10P2AL0	08PLA23	ANDENV(2)	89879100	1	1
1022411	08P2B13	ASYNC(2)	89879104		
10P2A12	11P1A01	PRODUT 1	89879100	2	2
10P2A13	09P2 A13	AB PARITY	89879100	2	2
10P2A19	1191812	PRIN 1	89879100	1	1
10P2A21	08P2B29	PRTY GN A1*	89379100	2	2
1002422	09P2A22	AB TOG	89879100	1	1
10P2A24	08P2B05	AENV(1)	89879100	1	1
10P2A25	08P2A01	A NCENV(1)	89879100	2	2
10P2A26	09P2A26	AB DATA	89879100	1	1
10P2A27	11P1B17	PWDIN 5	89379100	2	2
10P2A28	11P1 A03	PRDOUT O	89879100	2	2
10P2A29	08P2B19	ACNEF*	89879100	2	2
10P2B01	10P1B28	NODROPOUT	89879104	_	_
10P2B02	08P2A17	AC1*	89879100	2	2
10P2B03	11P1B18	PWDINP	89879100	2	2
10P2B05	08P2A19	ACNEG*	89879100	ī	1
10P2B06	08P2B08	A.SKEWOVF F	89379100	ī	ī
10P2B07	08P1B30	A POSTAMBLE	89879100	ī	î
10P2B08	11P2B23	PWOUTP	89879100	ī	i
10P2B09	09P2B09	ABWRES(5)	89879100	2	2
10P2B10	11P2B22	PMOUT 7	89879100	1	ī
10P2B12	11PLA18	PWDIN 7	898 79 10 0	2	2
10P2B16	11P2B01	WFM/TM*	89879100	ī	ī
10P2B16	12P1B24	WFM/TM*	89879100	2	2
1002823	11P2B18	PWOUT 5	89879100	ī	i
10P2B26	1191411	PRIN O	89879100	2	2
10P2B30	08P2A11	A READY F	89879100	ī	ī
1191401	10P2A12	PRDOUT 1	89879100	2	2
11P1A02	13P1A03	RCTAPE 1	89879100	2	2
11P1A03	10P2 A28	PROCUT O	89379100	2	2
1191404	1391802	RCTAPE 0	89879100	2 2	2
11P1A05	13P1A01	RETAPE 2	89379100	2	2
11P1 A06	1391801	ROTAPE 3	89879100	2	2
1191407	13P1A04	RDTAPE 6	89879100	2	2
11P1A08	13P1804	ROTAPE 7	89879100	2	2
1191409	10P1A20	PWDIN 1	89379100	2	2
1171410	12P2B04	WMOT	89879100	2	2
1191411	1092826	PRIN O	89879100	2	2
1191412	0991412	PRIN 6	89879100	2	2
1191413	10P1A12	PRIN 5	89879100	ī	ī
1191414	09P2B26	PRIN 2	89879100	2	2
1191415	09P1A20	PWDIN 4	898 79 100	2	2
1191416	10P1 A05	PWDIN O	89379100	2	2
11P1A17	13P2A14	BCD	89879100	2	2
1101418	10P2B12	PWDIN 7	89879100	2	2
1171419	13P1A14	WRTAPE 5	89379100	2	2
1191420	13P1B16	WRTAPE 4	89879100	2	2
1171420	13P1A22	WRTAPE 1	89879100	2	2
1171421	13P1 AO8	WRTAPE 0	89879100	2	2
LIFIMEL	LUFAMUO	MITTELL U	~-017100	6.	-

FROM	T O	SIGNAL-NAME	W.L.	FR.LEV TO.LEV
1171423	13P1A24	WRTAPE 7	89879100	2 2
11P1A24	13P1A17	WRTAPE 6	89879100	2 2
11P1A25	13P1A11	WRTAPE 3	89879100	2 2
11P1A26	14P1B27	WRTAPE 10	89879100	2 2
11P1A27	12P1 AOR	UPP ER	89879100	2 2
1191428	13P2A26	9 T	89879100	2 2
11P1A30	13P2B12	2FWC	89879100	2 2
11P1 A31	12P1B19	RES2*	89879100	1 1
11P1B01	10P1B06	PRDCUT5	89879100	2 2
11P1B02	13P1 A07	RETAPE 5	89879100	2 2 2 2 2 2
11P1B03	09P2 A1 2	PRDOUT 4	89879100	2 2
11P1B04	13P1B06	RDTAPE 4	89879100	2 2 2 2
11P1B05	13P2B05	1600	89879100	2 2
11P1B05	12P1B18 09P2A28	1600	89879100 89879100	1 1
11P1B06 11P1B07	09P2A28	PRDOUT 2 PROOUT 3	89879100	2 2 2 2
1191808	09P1B06	PRDOUT 6	89879100	2 2
11P1B08	1091808	PRDOUT 7	89879100	2 2
11P1B10	09P2B12	PWDIN 3	89879100	2 2
1191812	10P2A19	PRIN 1	89879100	1 1
1191813	09P2A19	PRIN 4	89379100	2 2
1191814	1 OP1 A23	PRIN 7	89879100	1 1
1191815	09P1A23	PRIN 3	89879100	i i
1191816	09P1A05	PWDIN 2	89879100	2 2
1191817	1 OP2 A27	PhDIN 5	89879100	2 2
1191818	10P2B03	PWDINP	89879100	2 2
1191819	09P2A27	PWDIN 6	89879100	2 2
11P1B20	14P1A13	WRTAPE 13	89879100	2 2
1191821	1491816	WRTAPE 12	89879100	2 2
11P1B22	14P1B21	WRTAPE 9	89879100	2 2 2 2
11P1B23	14P1B08	WRTAPE 8	89879100	2 2
1191824	14P1 A24	WRTAPE 15	89879100	2 2
11P1B25	14P1 A16	WRTAPE 14	89879100	2 2
11P1B26	13P1B27	WRTAPE 2	89879100	2 2
11P1B27	14P1 A11	WRTAPE 11	89879100	2 2
11P1B28	14P2B03	FILL	89879100	1 1
11p1B29	08P2A05	PE PARERR*	89879100	2 2
11P1B30	12P2A05	RMOT	89879100	1 1
11p1g31	1291806	A/D	89879100	1 1
11P2A01	08P2A08	P SFM*	89879100	1 1
11P2 AO 5	12P1 A13	STWCRC*	89879100	1 1
11P2A13	09P2B10	PWOUT 3	89379100	1 1
11P2A18	1291426	LRCC STATE RDS*	89879100	1 1
11P2A25 11P2B01	12P1 A27 10P2B16	MEW/IW*	89879100 89879100	1 1 1 1
11P2B02	08P2B10	REV*	89879104	ı
11P2B02	12P2 A08	EOP	89879100	1 1
11P2B04	10P1A10	PRINP	89879100	1 1
11P2B05	12P2A29	4MHZ	89879100	ii
11P2B07	14P2B02	SEOP*	89879100	1 1
11P2B0B	10P1823	PhOUT 1	89879100	i i

PAGE NO

13P1B24

9 T*

89879100

12P1A30

FROM	ст	SIGNAL-NAME	W.L.	FR.LEV	TO.LEV
12P1A31	11P2B30	CRCC STATE*	89879100	1	1
12P1B01	05 P1 A1 7	PEL*	89879100	2	2
1201801	19P1A10	PEL*	89879100	1	1
12P1B02	14P2B13	STO.PAR.ERR	89879100	1	L
12P1B03	14P1B02	UPPX1*	89379100	2	2
1291804	13P2A12	LOST DATA	89879100	2	2
12P1B05	11P2B12	ISTSP	89879100	1	1
12P1B06	11P1B31	A/D	89879100	1	1
12P1806	13P2B13	A/D	89879100	2	2
12P1B07	13P1B03	TRANS*	89879100	2	2 2 2
12P1B08	13P1818	INCCA*	89879100	2	2
12P1B09	08P1A15	BUFF2FL*WMO	89879100	1	1
12P1B10	13P2A06	WRITE CLOCK	89879100	2	2
12P1B12	08P1A13	PWROSHIFTED	89879100	2	2
1291813	14P2B17	TTBUSY*	89879100	1	1
1291816	13P2B22	AL1	89879100	2	2
1291818	11P1B05	1600	89879100	1	1
12P1B19	11P1A31	RES2*	89879100	1	1
12P1B19	13P2A28	RES2*	89879100	2	2
12P1B20	13P1B14	BUF I/0*	89879100	2	2
1291821	C7 P1 B07	CHI*	89879100	2	2
1201821	15P1BC7	CHI*	89879100	1	1
12P1822	16P1B03	S S *	89879100	1	1
12P1B22	05PL Bi 2	S S*	89879100	2	2
12P1B24	10P2B16	WFM/TM*	89879100	2	2
12P1B24	14P2B25	WFM/TM*	89879100	1	1
12P1B24	08P1 A 21	WFM	89879104		
12P1825	08P1B02	PE START	89879104		
12P1B26	14P1A07	RES1.1*	89879100	2	2
12P1B27	14P2B16	STOP*	89879100	1	. 1
12P1B28	13P2B20	ENA*	89879100	2	2
12P1 B29	07P1 A21	READ*	89879100	2	2
12P1B29	15P1A21	READ*	89879100	1	1
12P1B30	15P1B21	WRITE*	89879100	1	1
1291830	C7P1 B21	WRITE*	89879100	2	2
12P1B31	C7Plal2	QC	89879100	2	2
1291831	15P1 A12	00	89379100	1	1
12P2A01	14P2B07	STRMF	89879100	1	1
1292402	13P2A01	CONTACT*	89879100	2	2
12P2 A04	14P2B22	LEGMF	89879100	1	1
12P2A05	1191830	RMOT	89879100	1	1
12P2A06	14P1A28	CONTACT	89879100	2	2
12P2A07	14P2B10	LEGCF	89879100	1	1
12P2408	13P2A13	EOP	89879100	2	2
12P2A08	11P2B03	EOP	89879100	1	1
12P2A09	13P1 B2?	STRBUF*	89879100	2	2
12P2A11	13P1A27	SELAI	89879100	2	2
12P2A12	13P2B02	LEGUS	89879100	2	2
12P2A13	13P2A17	READY	89879100	2	2
12P2A14	15P1B22	REJECT*	89879100	3	3
12P2A15	13P2A07	STRUS	89879100	2	2

FROM	TO	SIGNAL-NAME	W.L.	FR.LEV	TO.LEV		
12P2A17	14P1B24	FM/TM	89879100	1	1		
12P2A18	05P1B14	SPI*	89379100	2	2		
12P2A18	16PLA03	SPI*	89879100	1	1		
12P2A19	07P1A23	PRTAQ*	89879100	3	3		
12P2A19	15P2B28	PRT AQ*	89879100	2	2		
12P2A23	15P2B10	09	89879100	2	2		
12P2A23	15P1B16	09	89879100	1	1		
12P2A24	15 P1 B1 5	Q7	898 79 100	1	1		
12P2A24	15P2B09	Q7	89879100	2	2		•
12P2A25	07P1A20	WEZ*	89879100	2 3		LENGTH	İ
12P2A25	21 P2 B3 0	WEZ*	89379100	3		LENGTH	
12P2A26	05P1B19	SCFOM(BUS)	89879100	2	2		
12P2A27	16P1B01	S CRODI SCR IM	89879100	1	1		
12P2A29	11P2B05	4 MH Z	89879100	1	1		
12P2A30	13P2B24	TM1	898 7 910C	2	2 2		
12 P2 B0 1	19P2B02	01	89879100	2			
12P2B01	15P1B12	01	89879100	1	1		
12P2B02	13P2A09	MC*	89879100	2	2		
12P2B03	14P2 A09	USA	89879100	1	1		
12P2B04	11P1A10	WMOT	89879100	2	2		
12P2B05	14P2A25	RMOT*	89879100	1	1		
12P2B05	13P1 A06	RMOT*	89379100	2	2		
12P2B06	14P2B24	WMO T*	89879100	1	1		
12P2B07	13P1A18	A 7	89879100	2	2		
12P2B07	14P2 B08	A7	89879100	1	1		
12P2B09	13P2A10	STRINT	89879100	2 2	2		
12P2B10	13P1B28	BUSY	89879100			1	
12P2B10	14P2A07	BUSY	89879100	1	1		
12P2B11	13P1A25	SELAO	89879100 89879100	2 2	2 2		
12P2B12	14P1B31	L EGCC	89879100	2	2		
12P2B13	13P2BG4 15P1A22	STRCC REPLY*	89879100	3	3		
12P2B14 12P2B15	13P2 A25	PROTECTED	89879100	2	2		
12P2B16	13P2B15	INT	89879100	2	2		
12P2B17	14P2B26	GC128	89879100	1	1		
1292817	08P1 B22	GC128	89879104	•	•		
1292818	13P2A11	RES1*	89879100	2	2		
12P2B19	13P1B09	LDLWA*	89879100	2	2		
12P2B22	15P2A10	Q10	89879100	2	2		
12P2B22	15P1A17	010	89879100	1	ī		
12P2B23	15PLA16	Q8	89879100	i	ī		
1292823	15P2A09	0.8	89879100	2	2		
12P2B25	16P1A04	SCFOD(SCFIM	89879100	1	1		
12P2B28	05P1B16	SCRCM(BUS)	89879100	2	2		
12P2B29	13P2B16	TM3	89879100	2	2		
12P2B29	08P2B23	TM3	89879100	1	1		
12P2B31	13P2B26	RWLD*	89879100	2	2		
12P2B31	11P2B29	RWLD*	89879100	1	1		
13P1A01	14P1B01	RDTAPE 2	89879100	1	1		
13P1A01	11PLA05	RCTAPE 2	89879100	2	2		
13P1A02	12P1A04	LOWX1*	89879100	2	2		

9-73 89633300 C

FROM	TO	SIGNAL-NAME	W.L.	FR.LEV TO.LEV
13P1 A03	11 P1 A02	RETAPE 1	89879100	2 2
13P1A03	14P1B03	RDTAPE 1	89879100	$\bar{1}$ $\bar{1}$
13P1 A04	11P1 A07	RCTAPE 6	89879100	2 2
13P1A04	14P1 A04	RDTAPE 6	89879100	1 1
13PLA05	18P1B08	SA2	89879100	1 1
13P1 A05	05P1B25	SA2	89879100	
13P1A06	12P2B05	RMOT*	89879100	2 2 2 2 2 2
13P1407	1191802	RDTAPE 5	89879100	2 2
13P1 A07	14P1 B07	RCTAPE 5	89879100	1 1
13P1A08	1191422	WRTAPE 0	89879100	2 2 2 2
13P1A09	0591830	SA6	89879100	2 2
13P1 A09	1.8P1 B06	S 46	89379100	1 1
13P1A10	27P1A03	SD1	89879100	1 1
13P1A10	05P1B01	SD1	89879100	2 2
13P1A10	18P2A27	SD1	89379100	3 3
13P1A11	11P1A25	WRTAPE 3	89879100	2 2
13P1A12	18P2B28	S DO	89879100	3 3 2 2 3 3 2 2 1 1
13P1A12	05P1A03	SDO	89879100	2 2
13P1A12	27P1A01	SDO	89879100	1 1
13P1A13	14P1B17	A= 8	89879100	2 2 2 2
13P1A14	1191419	WRTAPE 5	89879100	2 2
13P1A15	27P1 A12	SD7	89879100	1 1
13P1A15	05 P1 B03	S D7.	89879100	2 2
13P1A15	18P2B25	SD7	89879100	3 3 3 3 2 2
13P1A16	18P2A24	SD6	89879100	3 3
13P1A16	05P1 A 02	SD6	89879100	
13P1A16	27P1A10	SD6	89879100	1 1
13PLA17	11PLA24	WRTAPE 6	89879100	2 2
13P1A18	12P2B07	A 7	89879100	2 2 2
13P1A19	07P1A02	0 A6*	89879100	
13PLA19	15P1A02	0.46*	89879100	1 1
13P1A20	15P1AC7	0 Δ4*	89879100	1 1
13P1A20	07P1A07	044*	89879100	2 2
13P1A21	07P1 B02	0.42*	89879100	2 2
13P1421	1591802	0A2*	89879100	1 1
13P1A22	1171 421	WRTAPE 1	89879100	2 2
13P1A23	05P1 B24	SAL	89879100	2 2
13P1A23	1891803	SA1	89879100	1 1
13P1 A24	11P1A23	WRTAPE 7	89879100	2 2
13PLA25	1202811	SELAO	89879100	2 2
13P1A25	14P1A25	SELAO	89879100	1 1
13PL A26	18P1809	SA5	89879100	1 1
13P1A26	05P1B2B	SA5	89879100	2 2
13P1A27	12P2A11	SELA1	89879100	2 2
13P1A27	14P1 A27	SEL Al	89379100 89879100	1 1 2 2
13P1A30 13P1A30	C7P1B01	OA1*		
13PLA30 13P1A31	15P1B01 14P2A27	0A1* E0G*	89879100 89879100	1 1
13P1A31	12P1A25	E OG *	89879100	2 2
13P1801	11P1 A06	ROTAPE 3	89879100	2 2
1391801	14PLA01	RCTAPE 3	89879100	1 1
TOLTDAT	FALTMAI	ACTAPE 3	07017100	1 L

FROM	TO	SIGNAL-NAME	W.L.	FR.LEV	TO.LEV
13P1B02 11	LP1 A04	RETAPE O	89879100	2	2
		RCTAPE O	89879100	ī	ī
		TRANS*	89879100	2	2
		TRANS*	89379100	ī	ī
		RCTAPE 7	89879100	i	ī
		RDTAPE 7	89879100	2	2
		SAO	89879100	ī	ī
		SAO	89879100	2	2
		ROTAPE 4	89879100	2	2
		RCTAPE 4	89879100	1	1
		SA4	89879100	1	1
		SA4	89879100	2	2
		LDLWA*	89379100	2	2
		LDLWA*	89879100	1	1
		SD2	89379100	1	1
			89879100	2	2
		SD2	89879100	3	3
		SD3	89879100	3	3
		SD3	89879100	2	2
		SD3	89879100	1	1
			89879100	1	1
		SD5	89879100	2	2
		SD5	89879100	3	3
		BUF I/0*	89879100	2	2
		BUF 1/0*	89879100	1	1
		SD4	89879100	1	1
		SD4	89879100	3	3
		SD4	89879100	2 2	2
13P1B16 11	LP1 A20	WRTAPE 4	89879100	2	2
	4P1A17	CARCURAD*	89879100	2 2	2
13P1818 12	2P1B08	INCCA*	89879100	2	2
13P1B19 07	7 P1 A01	OA5*	89879100	2	2
13P1819 15	5P1A01	0A5*	89879100	1	1
13P1B20 15	5P1B03	0A7*	89879100	1	1
13P1B2O 07	7P1 B03	0 A7 *	89879100	2	2
13P1B21 07	7P1A06	0A3*	89879100	2	2
13P1B21 15	5P1 A06	0 A3 *	89879100	1	1
13P1B22 12	2P2 A09	STRBUF*	89879100	2	2
13P1822 14	4P1A21	STRBUF*	89879100	1	1
13P1823 18	3 P1 A08	SA3	89879100	1	1
13P1823 05	P1826	SA3	89879100	2	2
13P1B24 12	2P1A30	9T*	89879100	2	2
13P1B25 18	3 P1 A06	S A7	898 79 10 0	1	1
13P1B25 05	5P1B31	SA7	89879100	2	2
13P1B27 11	LP1826	WRTAPE 2	89879100	2	2
13P1B28 12	2 P2 B10	BUSY	89879100	2	2
13P1B29 07	7P1A03	0 A0*	89879100	2	2
13P1B29 15		O A O *	89879100	1	1
13P1B30 C8	8P2B09	PE LOST CAT	89879100	2	2
13P1B31 08		PE ENABLE	89879100	2	2
13P2A01 12	2P2 A02	CONTACT*	89879100	2	2

9-75

FROM	TO	SIGNAL-NAME	W.L.	FR .LEV	TO.LEV
13P2A02	1291405	CLR LOWER*	89879100	2	2
13P2A05	08P1B18	WREQUEST*	89879100	2	2
1 3P2 A05	14P2A17	wrequest*	89879100	1	1
13P2A06	11P2B19	WRITE CLOCK	89879100	1	1
13P2A06	1291810	WRITE CLOCK	89879100	2	2
13P2A07	12P2A15	STRUS	89879100	2	. 2
13P2A07	1491431	STRUS	89879100	1	1
13P2 A08	14P1 A30	WRENABLE	89879100	2	2
13P2A09	12P2B02	MC*	89879100	2	2
13P2A09	14P2A04	MC*	89879100	1	1
13P2 ALO	1292809	STRINT	89879100	2	2
13P2A11	12P2B18	RES1*	89879100	2	2
13P2A12	12P1B04	LOST DATA	89879100	2	2 2
13P2A13	14P2B01	EOP	89879100	<u>ī</u> .	ī
13P2A13	12P2AC8	EOP	89879100	2	2
13P2A14	11P1A17	BCD	89879100	2	2 2
13P2A15	11P2B31	MODESEL*	89879100	ī	ī
13P2AL7	12P2A13	READY	89879100	2	2
13P2A18	14P1B23	PAR ERR.	89879100	2	2 2
13P2A18	11P2B17	PAR ERR.	89879100	ī	ī
13P2A19	14P2A24	TTDENSTAT*	89379100	ī	ī
13P2A20	12P1 A23	DSA WREN*	89879100	2	2
13P2420	14P2B30	DSA WREN*	898 79 10 0	1	1
13P2A21	08P2A24	AL2	89879100	2	2
13P2A21	11P2B14	RWLD RWUNLD	89879100	ì	1
13P2A23	1291416	LOST DATA*	89879100	2	2
13P2A24	08P2A21	751PS	89879100	2	2 2 2
13P2A25	12P2B15	PROTECTED	89879100	2	2
13P2A26	1191428	91	89879100	2	2
13P2A26	14P2A21	9T	89879100	1	1
13P2A27	14P2B11	US1	89879100	i	1
13P2A28	14P2B05		89879100	1	i
	12P1B19	RES2* RES2*		2	
13P2A28		PECHARCLK	89879100 89879100	2	2
13P2A29	08P2A14				
13P2A30	08P1B13	PECLOCK* 80T	89879100	2	2
13P2B01	14P2B19		89879100 89879100	1	1
13P2B02	12P2A12	LEGUS	_	2 2	2
13P2B03	14P1B30	ILLUSCODE	89879100		2
13P2B04	12P2B13	STRCC	89879100	2 2	2
13P2B05	1191805	1600	89879100		2
13P2B06	14P2B23	PE START	89879100	1	1
13P2B06	08P1 B0 2	PE START	89879100	2	2
13P2B07	1071401	PC 1600*	89879100	2	2
13P2B08	08P2B12	PE WORNING	89879100	2	2
13P2B09	1291412	WDS SHIFTED	89879100	2	2
13P2B10	1291411	EARLY WDS	89879100	2	1 2 2 2 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
13P2B11	21 P2 A27	MC*	89879100	3	.5
13P2B12	11P1A30	2FWC	89879100	2	2
13P2B13	1291806	A/D	89879100	2	2
13 ^P 2B13	14P2B12	A/D	89879100	1	1
13P2B14	1201403	DATA	89879100	2	2

9-77

2

2

1

2

2

89879100

89379100

89879100

14P1A19

14P1A20

14PLA20

C7P1A11

07P1A05

15P1 A05

NA15*

OA11*

CAll*

FROM	TO	SIGNAL-NAME	W.L.	FR.LEV	TO .L EV
14P1A21	13P1B22	STRBUF*	89879100	1	1
14P1 A22	18P1B07	SA9	89879100	ī	1
14P1A22	05P1A24	SAS	89879100	2	2
14P1A23	05P1A26	SAII	89879100	2	2
14P1 A23	18P1 A03	SALL	89879100	1	1
14P1A24	1191824	WRTAPE 15	89879100	2	2
1491425	13P1 A25	SELAO	89879100	1	ī
14P1A26	18P1 A04	SA13	89879100	ī	ī
14P1A26	05P1A28	SA13	89879100	2	2
14PLA27	13P1 A27	SELAL	89879100	1	ī
14P1 A2 8	12P2A06	CONTACT	89879100	2	2
14P1A30	13P24C8	WRENABLE	89879100	2	2
14PLA31	1392407	STRUS	89879100	1	ī
14P1B01	13P1A01	ROTAPE 2	89879100	1	ì
14P1B02	12P1B03	UPP X1*	89879100	Ž	2
14P1803	13P1 A03	ROTAPE 1	89879100	ī	1
1491804	13P1804	RCTAPE 7	89879100	ī	ī
14P1B05	1891802	SAIO	89879100	ī	ī
14P1805	05P1 A25	SAIO	89879100	2	2
14P1B06	11P2811	TTONLINE*	89879104	-	. =
14PLB07	13P1A07	RETAPE 5	89879100	1	1
14P1B08	11P1B23	WRTAPE 8	89879100	2	2
14P1B09	18P1B04	SA14	89879100	ī	ī
14P1 B09	05P1 A30	SA14	89879100	2	2
14P1B10	18P2A26	SD9	89879100	3	3
14P1B10	05P1B05	SD9	89879100	2	2
1491810	27P1B16	S D 9	89879100	1	1
14P1B12	27P1814	SD8	89879100	ī	ī
1491812	05P1B04	SD8	89879100	2	2
14P1B12	18 P2 B2 7	S D8	89879100	3	3
14P1B13	12P1A09	LAST WORD	89879100	2	2
14P1B14	1391814	BUF 1/0*	89879100	ī	ī
1491815	27PL A20	SD12	89879100	ī	ī
14P1B15	18P2A28	SD12	89879100	3	3
14P1B15	05P1 A04	SD12	89879100	2	2
14P1B16	1191821	WRTAPE 12	89879100	2	2
1491817	13P1A13	A=B	89879100	2	2
1491818	07P1B10	OA14*	89879100	2	2
14P1B18	15P1B10	OA14*	89879100	1	ī
14P1B19	15P1A04	OA12*	89879100	ī	ī
1491819	07PLA04	0A12*	89879100	2	2
14P1B20	07P1B06	OAL 0*	89879100	2	2
14P1B20	15P1B06	OA10*	89879100	1	ī
14P1B21	11P1B22	WRTAPE 9	898 79 10 0	Ž	2
14P1B22	C7P1B05	0A9*	89879100	2	2
1491822	15P1B05	0A9*	89879100	ī	ī
14P1B23	13P2A18	PAR ERR.	89879100	2	2
14P1B24	13P2B18	FM/TM	89879100	2	2
14P1B24	12P2A17	FM/TM	89879100	ī	1
14P1B25	18P1A01	SAL 5	89879100	ī	1
14P1825	05P1A31	SA15	89879100	2	2
		<u> </u>		-	*

FROM	כז	SIGNAL-NAME	w.L.	FR.LEV	TO.LEV
14P1 B2 6	18P2B29	SD13	89879100	3	3
14P1826	05P1B09	SD13	89879106	2	2
14P1B26	27P1B23	SD13	89879100	1	1
14P1B27	1191426	WRTAPE 1C	89879100	2	2
14P1B29	07P1B04	048*	89879100	2	2
14P1B29	15P1B04	0A8*	89879100	1	1
14P1B30	13P2B03	ILLUSCODE	89879100	2	2
1491831	12P2812	L EGCC	89879100	2	2
14P2A01	C8P2 A18	PE EOP*	89879100	1	1
14P2A04	13P2A09	MC*	89879100	1	1
14P2 A07	12P2B10	BUSY	89879100	1	1
14P2 A09	12P2B03	USA	89879100	1	1
1492413	12P1402	PROT FAULT	89879100	1	1
14P2A14	12P1A10	LCCKOUT*	89879100	1	1
14P2A17	13P2405	WFEQUEST*	89879100	1	1
14P2A19	13P2B16	TM3	89879100	1	1
14P2A21	13P2 A26	91	89879100	1	1
14P2A22	11P2B2R	R & UNLD*	89879100	1	1
14P2A23	13P2B19	TTR EADY*	89879100	1	1
14P2A24	13P2A19	TTDENSTAT*	89879100	1	1
14P2A25	12P2B05	RMOT*	8987910C	1	1
14P2A27	13P1 A31	EOG*	89379100	1	1
14P2A28	13P2B28	TT READY	89879100	1	1
14P2A29	13P2B17	REO*	89879100	1	1
14P2A30	08P1 A07	PWID	89879100	1	1
14P2B01	13P2A13	EOP	89879100	1	1
14P2B02	11P2B07	SEOP*	89879100	1	1
14P2B03	11P1B28	FILL	89879100	1	1
14P2B05	13P2428	RES2*	89879100	1	1
14P2B06	08P2B10	R EV*	89879104		_
14P2B07	12P2A01	STRMF	89879100	1	1
14P2B08	12P2B07	Δ7	89879100	1	1
14P2B09	13P2B27	USO	89879100	1	1
14P2B10	12P2A07	LEGCF	89879100	1	1
14P2B11	13P2A27	USI	89879100	1	1
14P2B12	13P2B13	A/D	89879100	1	1
14P2B13	1291802	STO.PAR.ERR	89879100	1	1
14P2B14	08P1 A24	IC ABORT*	89879100	1	1
14P2B15	13P2B26	RWLD*	89879100	1	1
14P2B16	12P1B27	STOP*	89879100	1	1
14P2817	12P1B13	TTBUSY*	89879100	1	1
14P2818	C8P1 A20	SFM*	89879104	_	
14P2B19	13P2B01	BOT	898 79 10 0	1	1
14P2B20	08P1A27	PRBOT	89879100	1	1
14P2B22	12P2A04	LEGMF	89879100	1	1
14P2B23	13P2B06	PE START	89879100	1	1
14P2B24	12P2B06	WMOT*	89879100	1	1
14P2B25	1291824	WFM/TM*	89879100	1	1
14P2B26	12P2B17	GC128	89879100	1	1
14P2B27	13P2B23	EOT*	89879100	1	1
14P2B28	13P2B25	GAP CLCCK	89879100	1	1

89633300 A 9-79

FROM	כז	SIGNAL-NAME	W.L.	FR.LEV	TO-LEV
14P2B29	13P2B20	ENA*	89879100	1.	1
14P2B30	13P2A20	DSA WREN*	89879100	1	1
14P2B31	1291421	STOP DIST*	89879100	1	1
15P1 A01	19P1 A19	0A5*	89879100	2	2
15P1A01	1391819	0A5*	89879100	1	1
15P1A02	13P1A19	0A6*	89879100	1	1
15PLA02	19P1 A17	0 A6 *	89879100	2	2
15P1A03	19P1A30	DAC*	89879100	2	2
15P1A03	13P1B29	0A0*	89879100	1	1
15P1 A 04	14P1B19	OA12*	89879100	1	1
15P1A04	19P1B08	OA12*	89879100	2	2
15P1 A05	1991812	OA11*	89879100	2	2
15P1A05	14P1 A20	OA11*	89879100	1	1
15P1A06	13P1B21	0A3*	89879100	1	1
15P1 A06	19P1 A26	0 A 3 *	89879100	2	2
15P1A07	19P1B18	0A4*	89879100	2	2
15P1A07	13P1A20	0	89879100	1	1
15P1 A09	21 P2 B28	T.P.	89879100	. 1	1
15P1A09	07P1A09	T.P.	89879100	2	2
15P1A11	19P1B07	0A15*	89879100	2	2
15P1 A1 1	14P1 A19	0415*	89879100	1	1
15P1A12	12P1B31	00	89879100	1	1
15PL 412	19P1 A28	00	89879100	2	2
15P1 A13	07P1A13	02	89879100	2	2
15P1A13	19P2B01	Q2	89879100	1	1
15P1A14	20P2B07	04	89879100	1	1
15P1A14	C7P1A14	Q4	89879100	2	2
15P1A15	07P1A15	06	89879100	2	2
15P1 A15	20P2A14	06	89879100	1	1
15P1A16	12P2B23	Q 8	89879100	1	1
15P1A16	07P1A16	Q 8	89879100	2	2
15P1A17	07P1 A17	910	89879100	2	2
15P1A17	12P2B22	010	89879100	1	1
15PLA18	26P2 A24	012	89879100	1	1
15P1 A1 8	C7P1 A18	012	89879100	2	2
15P1A19	C7P1A19	014	89879100	2	2
15P1A19	26P2B25	014	89879100	1	1
15P1A20	21P2B30	WEZ*	89879100	2	2
15P1A21	19P1B02	READ*	89879100	2	2
15P1A21	1291829	READ*	89879100	1	1
15P1A22	19P1A03	REPLY*	89879100	1	1
15P1A22	07P1 A22	REPLY*	89879100	2	2
15P1422	12P2B14	REPLY*	89879100	3	3
15P1 A23	15P2B28	PRTAQ*	89879100	3	. 3
15P1A31	16P1 A08	BL=0	89879104		
15P1B01	1991826	OA1*	89879100	2	2
15P1B01	13P1 A30	041*	89879100	1	1
15P1B02	13PLA21	0A2*	89879100	1	1
15P1B02	19P1B24	0A2*	89879100	2	2
15P1B03	19P1B16	0A7*	89879100	2	2

FROM	то	SIGNAL-NAME	W.L.	FR.LEV	TO.LEV
15P1803	13P1B20	0A7*	89879100	1	1
15P1B04	14P1B29	NA8*	89879100	1	1
15P1B04	19P1A15	0 48 *	89879100	2	2 2
15P1B05	1991413	0 A9 *	89879100	2	2
15P1B05	14P1B22	049*	89379100	1	1
15P1B06	14P1B20	OA10*	89879100	1	1
15P1B06	19P1A14	OA10*	89879100	2	2
15P1B07	20 P2 B25	CHI*	89879100	2	2
15P1B07	12P1B21	CHI*	89879100	1	1
15P1B09	14P1 A18	OA13*	89879100	1	1
15P1B09	19P1 A07	0A13*	89879100	2	2
15P1B10	1991401	NA14*	89879100	2	2
15P1B10	14P1818	OA14*	89879100	1	1
15P1B12	12P2B01	Q1	89879100	1	1
15P1B12	C7P1B12	01	89879100	2	2
15P1B13	07PLB13	03	89879100	2	2
15P1B13	25P1B09	03	89879100	1	1
15P1B14	20P2B15	Q 5	89879100	1	1
15P1B14	07P1B14	Q 5	89879100	2	2 2
15P1B15	07P1B15	07	89879100	2	
15P1B15	12P2A24	Q 7	89879100	1	1
15P1B16	12P2 A23	09	89879100	1	1
15P1B16	07P1B16	99	89879100	2	2
15P1817	07P1817	911	89379100	2	2
15P1B17	26P1B09	011	89879100	1	1
1591818	26P2B28	013	89879100	1	.1
15P1B18	07P1B18	013	89879100	2	2 2
15P1B19	07P1B19	015	89879100	2	2
15°1819	26P2B01	015	89879100	1	1
15P1B21	12P1B30	WRITE*	89879100	1	1
15P1821	19P2B31	WRITE*	89879100	2	2 2 3
15P1B22	07P1822	REJECT*	89879100	2	2
15P1822	12P2 A14	REJECT*	89879100	3	
15P1B22	1991801	REJECT*	89879100	1	1
15P1B23	16P2B07	MC*	89879100	1	1
15P1B23	07P1 B23	MC*	89879100	2	2
15P1B23	25P1B20	MC*	89879100	3	2 3 2
15P2A01	18P1 B05	SELD.UTPI10	89879100	2	
15P2402	19PLA16	SE.U.PRT.	89879100	2	2
15P2A04	16P2A08	US3*	89879100	1	1
15 P2 A05	19P2A24	DF-GATED	89879100	2	2
15P2A06	16P1B04	ULT.SRC.PFO	89879100	1	1
15P2A07	19P2A30	BUSY RR*	89879100	1	1 2 2
15P2A08	18 P2 A22	C A6	89879100	2	2
15P2A09	12P2B23	Q 8	89879100	2	
15P2A09	20P2B14	Q8	89879100	1	1
15P2A10	2 OP2 B15	010	89879100	1	1
15P 2A10	12P2B22	Q10	89879100	2	2
15 P2 A1 I	16P2 A09	US2*	89879100	1	1
15P2A12	17P2A17	A13	898 79100	2	2
15P2A13	17P2B20	A 1 1	89879100	2	2

89633300 A 9-81

FROM	כז	S IGNAL-NAME	W.L.	FR.LEV TO.LEV
15P2A14	17P2 A04	AO	89879100	2 2
15P 2A 15	17P2B13	AS	89879100	2 2
15P2A16	17P2A21	A10	89879100	2 2
15P2AL7	18P2 B06	C A65M*	89879100	2 2
15P2A18	1691831	A/Q CLEAR	89879100	2 2 2 2 2 1 1 2 2 2 1 1 1 2 2 2 1 1 1 2 2 2 1 1 1 2 2 2 1 1 1 2 2 2 1 1 1 2 2 2 1 1 1 2 2 2 1 1 1 2 2 2 1 1 1 2 2 2 1 1 1 1 2 2 2 1 1 1 1 2 2 2 1 1 1 1 2 2 2 1 1 1 1 1 1 2 2 2 1 1 1 1 1 1 2 2 2 1 1 1 1 1 1 2 2 2 1
15P2A19	19P1B03	ECU .NUM . MAT	89879100	1 1
15P2A20	19P2B10	PCKM	89879100	2 2
15P2A21	16P1A20	T.E.D AUTOL	89879100	2 2
15P2 A22	17P2B02	A2	89879100	2 2
15P2A23	17P2A06	A3	89879100	1 1
15P2A24	19P1B27	SCOSEO	89879100	2 2
15 P2 A25	19P1 A23	SCOSE2	89879100	2 2
15P2A26	16P2406	SEO SC1*	89879100	1 1
15P2A27	16P2A02	S EO SC 3*	89879100	1 1
15P2A28	16P1B21	AOAF+MC*	89879100	2 2
15P2A29	19P1B09	ADDR ERR	89879100	1 1 2 2
15P2B01	15P2B20	RESCTRBSY*	89879100	2 2
15P2B02	16P2B04	LA DIFF=O+	89879100	1 1
15P2B03	16P1B29	EOPMCT BSY*	89879100	1 1 2 2 2 2 2 2 2 2
15P2B04	18PLA19	SET.ADDR.ER	89879100	2 2
15P2B05	17P2B14	A 8	89879100	2 2
15P2B06	16P1A06	READ	89879100	2 2
15P2B07	19P2A28	LA	89879100	2 2
15P2B08	16P2A07	U \$4*	89879100	1 1
15 P2 B09	20P2A06	07	89879100	
15P2B09	12 P2 A24	Q7	89879100	1 1 ? 2 2 2
15P2B10	12P2A23	Q 9	89879100	2 2
15P2B10	20P2A16	Q 9	89879100	1 1
15P2B11	16P2A14	US1*	89879100	1 1
15P2B12	17P2A16	Δ14	89879100	2 2 2 2 2 2 1 1 2 2
15P2B13	17P2B19	A12	89879100	2 2
15P2B14	17P2A15	A15	89879100	2 2
15P2B15	17P2B03	A 1	89879100	1 1
15P2B16	17P2A08	Δ7	89879100	
15P2B17	17P2B12	A 4	89879100	2 2
15P2B18	16P1A19	MC	89879100	2 2
15P2B19	16P1 A21	TAS EXT.	89879100	1 1
15P2B20	16P1A27	RESCTRBSY*	89879100	1 1
15P2B20	15P2B01	R FSCTRBSY*	89879100	2 2
15P2B22	16P1 A14	TD1	89879100	1 1
15P2B23	16P1B23	INCR TA	89879100	1 1
15P2B24	19P2 A07	SCOSE1	89879100	1 1
15P2B25	19P1A22	SCOSE3	89879100	1 1
15P2B26	16P2A04	SEDSC2*	89879100	. 1 1
15P2B27	16P2A01	SEDSC4*	89379100	1 1
15P2B28	21P2A28	PRTAQ*	89879100	1 1
15P2B28	12P2A19	PRTAQ*	89879100	2 2
15P2B28	15P1 A23	PRT &Q*	89879100	3 3
15P2B29	16P1B20	TD2	89879100	1 1
15P2B30	16P1B22	ADDR.ERR*	89879100	1 1
15P2B31	16P1 A26	CTRLR BUSY	89879100	1 1

FROM	TO	SIGNAL-NAME	W.L.	FR .L EV	TO .L EV
16P1A01	12P1A20	SRQ*	89879100	1	1
16P1 A01	27P2A28	SFO*	89379100	2	2
16P1A02	1791819	N+C	89879100	1	1
16P1A03	27P1B29	SPI*	89879100	2	2
16P1A03	12P2A18	SPI*	89879100	1	1
16P1A04	12P2B25	SCFODISCFIM	89879100	1	1
16PLA05	18P1 A11	REQUEST*	89879100	2	2
16P1A06	15P2B04	READ	89879100	2	2 2
16P1A06	17P1B30	READ	89879100	1	1
16P1A07	18P2B04	DSA-BUFF1*	898,79100	2	2
16P1A08	17P1A14	BL=0	89879100	1	1
16P1A08	15P1A31	BL=0	89879104		
16P1 A09	17P1810	CAL-SHIFT*	89879100	2	2
16P1A10	1291414	SRSM*	89879100	1	1
16P1A10	27P2B18	SRSM*	89879100	2	
16P1 A11	17P1B07	RESUME	89879100	2	2 2 2 2 2
16P1A12	17P2B11	TD4	89879100	2	2
16P1A13	18P2A18	SMP XO	89879100	2	2
16P1A14	17P1828	TOI	89879100	2 2	2
16P1A14	15P2B22	TD1	89879100	1	1
16P1A15	1892823	BUFF18UFF2*	89879100	1	1
16P1A16	1791815	BUFF1-BUFF2	89879100	2	2
16P1A17	17P2A23	TD3	89879100	1	1
16P1A18	17P1 A12	SET NEED*	89879100	1	1
16P1A19	17P1A22	MC	89879100	1	1
16P1A19	15P2B18	MC	89379100	2	
16P1A20	15P2A21	T.E.D AUTGL	89879100	2	2 2
1691421	15P2B19	TAS EXT.	89879100	1	1
16P1A22	19P2A18	LOST CATA	89879100	1	1
16P1 A23	18P2A07	BL>CYL	89879100	2	2
16P1A25	19P2B29	SET ALARM*	89879100	1	1
16P1 A26	15P2B31	CTRLR BUSY	89879100	1	1
1691426	19P2A08	CTRLR BUSY	89879100	2	2
16P1A27	19P2B19	RESET CTR B	89879100	2	2 2
15 PL A2 7	1992819	RESET CTR B	89879100	2	2
1691427	15P2B20	RESCTRBSY*	89879100	1	1
16P1A28	19P1B30	DOF-LA-AUTO	89879100	2	2
16P1 A30	19P2 A14	SET CTR SEE	89879100	2	2
16P1A31	19P2A15	TD1 *	89379100	1	1
16P1801	12P2A27	SCRODISCRIM	89879100	1	1
16P1B03	12P1B22	S S*	89879100	1	1
16P1B03	27P2A19	S S*	89879100	2	2
16P1B04	15P2 A 06	ULT.SRC.PFO	89879100	1	1
16P1B05	27P1B31	S WRITE*	89879100	2	2
16P1B05	1271419	S WRITE*	89879100	1	1
15P1B07	19P1A24	DSA CONNECT	89879100	2	2 2
16P1B08	18P2A21	WRITE ENABL	89879100	2	
16P1B09	17P1A31	SHIFT-BUUF1	89879100	. 1	1
16P1B10	17P2A14	INHIBIT NEE	89879100	1	1
16P1B12	1791831	16BITS.C11	89879100	2	2
16P1B13	17P1A24	CAU SHIFT*	89879100	1	1

FROM	10	SIGNAL-NAME	W.L.	FR .LEV	TO.LEV
16P1B14	18P2B19	SMPXL	89879100	2	2
16P1B15	1791818	BUFF2 FULL*	89879100	1	ī
16P1B16	1 7P2 A25	011	89879100	2	2
16P1B19	18P2A15	LOAD SHIFT*	89879100	2	2
16P1 B2 0	17P1 A20	TD2	89879100	2	2
16P1B20	15P2B29	TD2	89379100	1	1
16P1B21	17P1B09	AOAF+MC*	89879100	1	1
16 P1 B2 1	15P2A28	AOAF+MC*	89879100	2	2
16P1B22	15P2B30	ADDR.ERR*	89879100	1	1
16P1B23	15P2B23	INCR TA	89879100	1	1
16P1B23	18P1 A31	INCR TA	89879100	2	2
16P1B24	19P2B25	ADDRESS ECP	89879100	1	1
16P1B25	17P1A06	EOS	89879100	1	1
16P1B26	19P2 A16	TD2*	89379100	1	1
16P1B27	1991828	INIT C	89879100	2	2
16P1828	18P2B20	MC*	89879100	1	1
16P1B29	15P2B03	EOPMCT BSY*	89879100	1	1
16P1B29	1991831	EOPMCT BSY*	89879100	2	2
16 PL B30	19P1A20	EOP	89879100	2	2 2
16P1B31	15P2A18	A/Q CLEAR	89879100	2	2
16P2A01	15P2B27	SEO SC4*	89879100	1	1
16P2A02	15P2A27	SEOSC3*	89879100	1	1
16P2A04	15P2B26	SEOSC2*	89879100	1	1
16P2A06	15P2A26	SEOSC1*	89879100	1	1
16P2 A07	15P2B08	US4*	89879100	1	1
16P2A08	15P2A04	U S3 *	89879100	1	1
16P2 A09	15P2A11	US2*	89879100	1	1
16P2A14	15P2B11	US1*	89879100	1	1
16P2B01	19P2428	LA	89879100	1	1
15P2B02	18 P2 B07	ARCUR-CA*	89879100	1	1
16P2B03	17P2B05	CN CYL	89879100	1	1
16P2B04	15P2B02	LA DIFF=0*	89879100	1	1
16P2B05	19P2B06	CLEAR CONTR	89879100	1	1
16P2B06	17P1B29	AUTOLGAD2*	89879100	1	1
16P2B07	15P1B23	MC*	89879100	1	1
1692808	1 0P1 820	AUTOLOAD	89879100	1	1
16P2B09	19P2A17	INDEX GATED	89879100	1	1
16P2B10	18P2A12	SECTOR GATE	89379100	1	1
16P2B11	1 9P2 A2 O	DRIVE RD*	89879100	1	1
16P2B12	19P2B24	P UR *	89879100	1	1
16 P2 B1 3	17P2A27	R+W+C+CC	89879100	1	1
16P2B14	18P2A04	CA1 9*	89879100	1	1
16P2B15	1891405	CA20*	89879100	1	1
16P2B16	17P1B27	WRITE CATA*	89379100	1	1
16P2B17	17P2B15	READ GATE*	89879100	ī	1
16P2B18	1892409	CA7*	89379100	1	1
16P2B19	18P2 B06	C 465M#	89879100	ī	ī
16P2B20	1892408	C A1 3*	89879100	1	1
16P2B22	17P2B23	WRITE GATE*	89879100	1	1
16P2B23	19P2B23	DRIVE FAULT	89879100	1	1
16P2B24	19P2A25	DRIVE SE*	89879100	1	1

89633300 C

FROM	TO	SIGNAL-NAME	W.L.	FR.LEV TO.LEV
1791829	19P2B12	AUTOLOAD2*	89879100	2 2
1791829	16P2B06	AUTOLOAD2*	89879100	$\bar{1}$ $\bar{1}$
17P1B30	16P1A06	READ	89879100	1 1
17P1B30	19P2A11	READ	89879100	2 2
1791831	16P1812	16BITS.011	89879100	2 2
17P2A01	20P2B19	DA2*	89879100	2 2
17P2 A01	19P1B24	0A2*	89879100	1 1
17P2A02	1991826	OA1*	89879100	1 1
1772472	20P2B20	OA1*	89879100	2 2
17P2A04	15P2A14	AO	89879100	2 2
17P2A04	18P1425	AC	89879100	1 1
17P2A05	19P2B16	ADDRESS*	89879100	1 1
17P2A06	15P2A23	A3	89379100	1 1
17P2A06	1 9P1B 26	A3	89879100	2 2
17P2A07	19P1 B05	010	89879100	2 2 2 2 2 2
17P2A08	15P2B16	A7	89879100	2 2
17P2A08	1891819	A7	89879100	1 1
17P2A09	18P1 A24	A6	89879100	2 2
17P2A10	1891819	A 5	89879100	1 1
17P2A11	1991818	0A4 *	89379100	1 1
17P2A11	20P2A21	0 44 *	89879100	2 2 2 2
17P2A12	20P2B24	UV3*	89879100	2 2
1792412	1991413	0A9*	89879100	1 1
17P2A13	19P1 A15	4840	89879100	1 1
17P 2A13	20P2B23	0A8*	89879100	2 2
17P2A14	16P1B10	INHIBIT NEE	89879100	1 1
17P2A15	18P1B13	A15	89879100	1 1
17P2A15	15P2B14	A15	89879100	2 2 2 2
17P2A16	15P2B12	A14	89879100	
17P2A16	18P1B27	A14	89879100	1 1
17P2A17	18P1A28	A13	89879100	1 1 2 2 2 2
1792417	15P2AL2	A13	89879100	2 2 2 2
17P2A18	19P1A05	ADDR.CKWD=0	89879100	2 2
17P2A19	26P2A23	0A12*	89879100 89879100	2 2 1 1
17P2A19	19P1B0B	0A12*	89879100 89879100	
17P2A20 17P2A20	1991812	OA11*	-	1 1 2 2 2 2 1 1 2 2
17P2A2U	20P2B28 15P2A16	0A11* A10	89879100 89879100	2 2 2 2 1 1 2 2 2 2
17P2A21	1891820	A10	89879100	2 2
17P2A22	18P2B16	SHIFT CLOCK	89379100	2 2
17P2A23	18P2B02	TD3	89879100	2 2
17P2A23	16P1A17	TD3	89979100	1 1
1792424	19P1 A25	LOAD CKWC I	89879100	i i
17P2A25	16P1B16	011	89879100	2 2
17P2A26	1991822	SAMPLE CHEC	89879100	1 1
17P2A27	19P2B27	R+W+C+CC	898 79 10 0	2 2
17P2A27	16P2B13	R+W+C+CC	89879100	1 1
17P2A28	19P2B22	WA-ADR	89879100	i i
17P2B01	18P2 AO2	INCR-SECTOR	89879100	2 2
17P2B02	15P2A22	42	89879100	2 2
17P2B02	18P1 426	A2	89879100	$\bar{1}$ $\bar{1}$

FRUM	1 0	SIGNAL-NAME	W.L.	FR .LEV	TO.LEV
17P2B03	15P2B15	A1	89879100	1	1
17P2B03	18P1B29	A 1	89879100	2	2
17P2B04	20P2A20	0A0*	89879100	2	2
17P2B04	15P1A30	0A0*	89879100	1	1
17P2B05	16P2B03	ON CYL	89879100	1	1
17P2B05	19P2A22	ON CYL	89879100	2	2
17P2B06	20P2A17	ΠΑ3 *	89879100	2	2
17P2B06	19P1A26	0A3*	89879100	1	1
17P2B07	1922807	R+C+CC	89879100	2	2
17P2B08	20P2A19	0A7*	89879100	2	2
17P2B08	19P1 B16	0 A 7 *	89879100	1	1
17P2B09	1991417	DA6 *	89979100	1	1
17P2B09	20P2B18	0A6*	89879100	2	2
1792810	20P2 B22	045*	89879100	2	2
17P2B10	1991419	∩ A5*	89879100	1	1
17P2B11	18P2B03	TD4	89879100	1	1
1792811	16P1A17	T04	89879100	2	2
1792812	15P2B17	A 4	89879100	2	2
17P2B12	18P1 423	A4	89879100	1	1
17P2B13	18P1A20	A 9	89879100	1	1
17P2B13	15P2415	A 9	89879100	2	2
17P2B14	15P2B05	A8	89879100	2	2
17P2B14	18P1B23	8 A	89879100	1	1
17P2B15	16P2B17	READ GATE*	89879100	1	1
1792816	1 9P1 A01	OA14*	89879100	1	1
1702816	26P2A22	OA14*	89879100	2	2
17P2B17	20P2A11	0A13*	89379100	2	2
17P2B17	19P1 407	Ο Δ13*	89879100	1	1
17P2B18	1991807	OA15*	89879100	1	1
17P2B18	26P2B22	0A15*	89879100	2	2
17P2B19	15P2B13	A12	89879100	2	2
17P2B19	18P1A30	A12	89879100	1	1
17P2B20	18P1B24	All d	89879100	1	1
17P2B20	15P2A13	A11	89879100	2	2
17P2B22	20P2B26	OA10*	89879100	2	2
1792822	19P1 A14	DA10*	89879100	1	1
1792823	16P2B22	WRITE GATE*	89879100	l	1
17P2B24	19P2B30	ADDRESS 12*	89879100	1	1
17P2B28	19P2B13	WRITE	89879100	2	2
18P1A01	14P1825	SA15	89879100	1	1
18PLA01	27 P2 A01	SA15	89879100	2	2
1891402	28P2A24	SAC	89879100 89379100	2	2
18P1A02	13P1805	SAO	89879100	1	1
1891403	14P1 A23	SALL	89879100	1 2	1 2
18P1A03	28P1B21	SA11			
18P1A04	28P1 431	SA13 SA13	89879100 89879100	2 1	2 1
18P1A04 18P1A05	14P1 A26 16P2B15	C A 2 C*	89879100	1	i
18P1AU5	13P1B25	SA7	89879100	1	1
18P1A06	28P1B23	SA7	89879100	2	2
18P1AU6	28P1B30	SA8	89879100	2	2
TOPLAUT	Cat 10 3a	JAO	03913100	4	_

	PAGE NO 34	WIR	ELIST	A B 1	0 7/8		
	FROM	TO	SIGNAL-NAME	W.L.	FR.LEV	TO.LEV	
	18 P1 A07	14P1 A05	S A8	89879100	1	1	
	18P1A08	13P1B23	SA3	89879100	1	1	
	18P1 A08	28P1A06	SA3	89879100	2	2	
	18PLA09	28P1809	SA4	89879100	2	2 2	
	18P1A09	13P1B08	SA4	89879100	1	1	
	18 P1 A1 O	19P1 B10	CACWA9	89879100	1	1	
SEE	, 18P1A11	16P1A05	REQUEST*	89879100	2 2	2	
BELO	W 18P1A12	19P1B13	CACWA10	89879100	2	2 2	
	18P1A13	17P1A30	BL-BORROW*	89879100	1	1	
	18P1A14	19P2B04	ARCUR CHA*	89879100	2	2 2 1 1 2 1 2 2 2 1	
	18P1A15	19P1 A31	CACWAO	89879100	2	2	
	18P1A16	19P1 A11	CACWA12	89879100	2	2	
	18P1A17	19P1B20	CACWA3	89879100	1	1	
	18P1A18	19P1B04	CAC₩A15	89879100	1	1	
	18P1A19	15P2B04	SET.ADDR.ER	89879100	2	2	
	18P1A20	17P2B13	A 9	89879100	1	1	
	18 P1 A2 1	19P1 A21	C ACWA4	89879100	2	2	
	18P1A22	19P1A18	CACWA6	89879100	2	2	
	18P1A23	19P2A27	A4	89879100	2	2	
	18P1A23	17P2B12	Δ4	89879100	1	1	
	1891424	17P2A09	A 6	89879100	2	2 1	
	18P1A25	17P2A04	A O	89879100	1		
	18P1A26	17 P2 B02	A2	89879100	1	1	
	18P1A26	19P2A19	A2	89879100	2	2 2	
	18P1A27	17P1B17	BL-LOAD*	89879100	2	2	
	18P1 A2 8	17P2 A17	A13	89879100	1	1	
	18P1A30	17P2B19	A12	89879100	1	1	
	18 P1 A31	19P2 A26	INCR TA	89879100	1	1	
	18P1A31	16P1B23	INCR TA	89879100	2	2	
	18P1B01	14P1A08	SA12	89879100	1	1	
	1891801	28 P1 B27	SA12	89879100	2	2	
	18P1B02	28P1A26	SA1 0	89879100	2	2	*
	18P1B02	14P1B05	SA10	89879100	1	1	
	18P1B03	13P1 A23	SAI	89879100	1	1	
	18P1B03	28P2B25	SAL	89879100	2	2 2	
	1891804	28P1 A30	SA14	89879100	2	2	
	1891804	14P1B09	SA14	89879100	1	1	
	18P1B05	15P2A01	SELD.UTPI10	89879100	2	2 1	
	1891805	19P1 A04	SELD.UTPI10	89879100	1		
	18P1B06	13P1A09	SA6	89879100	1	1	
	18P1B06	28P1A21	SA6	89879100	2 2	2 2	
	18P1 B07	28 P1 B29	SA9	89879100		2	
	18P1B07	14P1A22	SA9	89879100	1	1	
	18P1B08	13P1A05	SA2	89879100	1	1	•
	1891808	28 Pl BO1	S A2	89879100	2 2	2 2	
	1891809	28P1A09	SA5	89879100			
	18 P1 B0 9	13P1A26	SA5	89879100	1	1	

-CACWA8

A15

CACWA11

CACWA1 REQUEST* 89879100

89879100

89879100

898**79100** 898**79100** 2

1

1

3

2

1

1 1 3

89633300 C

LENGTH 8"

18P1B10

18P1B12

18P1813 18P1814 >18P1A11 19P1B14

19P1A12

17P2A15

19P2A04 18P2B01 35

LENGTH 8"

FROM	TO	SIGNAL-NAME	W.L.	FR .LEV	TO.LEV	1	
18P2B02	17P2A23	TD3	89879100	2	2		
18P2B02	19P2B14	TD3	89879100	1	1		
18P2B03	17P2B11	TD4	89879100	1	1		
18P2B03	19P2A23	TD4	89879100	2 2	2 2		
18P2B04	16P1 A07	DSA-BUFF1*	89879100		2		
18P2B05	17P1A31	SHIFT-BUUF1	89879100	2	2 2		
18P2B06	15P2A17	C A65M*	89879100	2			
18P2B06	16P2B19	C A6 5M*	89879100	1	1		
18P2B07	16P2B02	ARCUR-CA*	89879100	1	1		
18P2B08	16P2B31	CA16*	89879100	1	1		
18P2B09	16P2B25	C A1 J*	89879100	1	1		
18P2B10	17P1A20	TD2	89879100	1	1		
18P2B11	16P2B27	CA12*	89879100	1	1		
18P2B13	17P1814	DATA	89879100	2	2		
18P2B16	17P2A22	SHIFT CLOCK	89879100	2	2		
18P2B17	17P1B22	CLE AR-SHIFT	89879100	1	1		
18P2B19	16P1B14	SMPXL	89879100	2	2		
18P2B20	19P2B26	MC*	89879100	2	2		
18P2B20	16P1B28	MC*	89879100	1	1		
18P2B23	16P1A15	BUFFLBUFF2*	89879100	1	1		
18P2B24	13P1B13	SD5	89879100	3	3		
18P2B25	13PLA15	SD7	89879100	3	3		
18P2B26	13P1810	SD2	89879100	3	3		
18P2B27	1491812	SD8	89879100	3	3		
18P2B28	13P1 A12	SDO SDAR	89879100	3	3		
18P2B29	14P1826	SD13	89879100	3 3	3 3		
18 P2 B3 0 18 P2 B3 1	14P1 A14	SD15	898 79 10 0				
19P1A01	14P1A12 15P1B10	SD11 OA14*	89879100 89879100	3 2	3 2		
1991401	17P2B16	OA14*	89879100	1	1		
19P1A02	21P2B30	WEZ*	89879100	1	1	LENGTH	14"
19P1A03	15P1A22	R EPLY*	89879100	1	1	LLIKGIII	• •
19P1A03	20P2B12	REPLY*	89879100	2	2		
19P1A04	18P1B05	SELD.UTPI10	89879100	1	1		
19P1A05	17P2A18	ADDR.CKWD=0	89879100	2	2		
19P1 A06	18P1B17	CACWA14	898 79100	2	2		
1991407	15P1B09	OA13*	89879100	2	2		
19P1 A07	17P2B17	OA13*	89879100	ī	ī		
1991408	1891815	CACWA13	89879100	1	ī		
19P1A09	27P2B24	SVIO*	89879100	2	2		
19P1A09	12P1 A01	SVIO*	89879100	1	1		
1991410	12P1B01	PEL*	89879100	1	ì		
1991410	21P1806	PEL*	89879100	2	2		
19P1A11	18P1A16	CACWA12	89879100	2	2		
19P1412	18P1B12	CACWA11	89879100	. 1	1		
19P1 A13	17P2A12	0A9*	89879100	1	1		
19P1A13	15P1 B05	0A9*	89879100	2	2		
19P1A14	15P1806	0A10*	89879100	2	2		
19P1A14	17P2B22	0410*	89879100	1	1		
19P1A15	17P2A13	0A8*	89879100	1	1		
19P1A15	15P1B04	0A8*	89879100	2	2		

PAGE NO

36

FROM	το	SIGNAL-NAME	W.L.	FR.LEV	TO.LEV
19PLA16	15 P2 A 02	SE.U.PRT.	89879100	2	2
19P1A17	15P1A02	0A6*	89879100	2	2
19PLA17	17P2B09	NA6 *	89879100	1	1
1991418	18P1A22	CACWA6	89879100	2	2
1991419	15P1A01	0A5*	89879100	2	2
19PLA19	17P2B10	0A5*	89879100	1	1
19P1A20	16P1B30	EOP	89879100	2	2
19P1A21	18P1A21	CACWA4	89879100	2	2 2
19P1 A22	15P2B25	SCOSE3	89879100	1	1
19P1A23	15P2A25	SCOSE2	89879100	2	2
19P1A24	16P1B07	DSA CONNECT	89879100	2	2
19P1 A25	17P2 A24	LOAD CKWD I	89879100	1	1
19P1A26	17P2B06	0A3*	89879100	1	1
19P1 A26	15P1 A06	0A3*	89879100	2	2
19PLA27	17P1A27	W.CKWD*	89879100	2	2
19P1A28	15P1A12	Q 0	89879100	2	2
1991 428	20P2 A05	CO	89879100	1	ī
1991430	17P2B04	0A0*	89879100	1	ī
19P1A30	15P1 A03	040*	89879100	2	2
19P1A31	18P1 A15	CACWAO	89879100	2	2
19P1B01	20P2B13	REJECT*	89879100	2	2
1991801	15P1B22	REJECT*	89879100	1	ī
19P1B02	2 OP2 A04	READ*	89879100	ī	ī
1991802	15P1A21	READ*	89879100	2	2
19P1B03	15P2 A19	ECU .NUM .MAT	89879100	ī	ī
19P1B04	18P1A18	CACWA15	89879100	1	1
1991805	17P2A07	010	89879100	2	2
1991807	15P1A11	0A15*	89879100	2	2
1991807	17P2B18	OA15*	89879100	1	1
19P1B08	17P2A19	OA12*	89879100	1	1
19P1B08	15P1 A04	OA12*	89879100	2	2
19P1809	15P2A29	ADDR ERR	89879100	1	1
19P1B10	18P1A10	CACWA9	89879100	1	1
19P1B12	17P2 A20	OA11*	89879100	1	1
1991812	15P1A05	OA11*	89879100	2	2
19P1B13	18P1A12	CACWA 10	89879100	2	2
1991814	18PLB10	CAC WA8	89879100	2	2
19P1B15	18P1B22	CACWA7	89879100	1	1
19P1B16	17P2B08	0A7*	89879100	1	1
1991816	15P1B03	0A7*	89879100	2	2
19P1B17	1791410	D.NO.COMP.	89879100	1	1
1991818	17P2 A11	DA4*	89879100	1	1
19P1B18	15P1AG7	DA4*	89879100	2	2
1991819	1891821	CACWA5	89879100	1	1
19P1B20	18P1A17	CACWA3	89879100	1	1
19P1B21	1891816	CACWA2	89879100	2	2
1991822	17P2A26	SAMPLE CHEC	89879100	1	1
1991823	17PLA28	INPUT CKWD	89879100	2	2
1991824	15P1B02	0A2*	89879100	2	2
19P1B24	17P2 A01	0A2*	89879100	1	1
1991825	18P1B28	CWA-COUNT*	89879100	1	1

89633300 A 9-91

FROM	T O	SIGNAL-NAME	W.L.	FR.IFV	TO.LEV
19P1B26	1591801	NA1 *	89879100	2	2
19P1B26	17P2A02	OA1*	89879100	1	1
1991827	15P2A24	SCOSEO	89879100	; 2	2
19P1B28	16P1B27	INIT C	89879100	2	2
19P1B29	17P1B06	CKWD SHIFT	89879100	2	2
19P1B30	16P1A28	DOF-LA-AUTO	89879100	2	2
19P1B31	16P1B29	EOPMCT BSY*	89879100	2	2
19P2A01	18P2A19	W+C	89879100	1	1
19P2A04	18P1B14	CACWA 1	89879100	1	1
19P2A05	17P1B24	CKWD11	89879100	2	2
19P2A06	17P1A09	LBL*	89879100	2	2
19P2A07	15P2B24	SCOSE1	89879100	1	1
19P2 A08	16P1 A26	CTRLR BUSY	89879100	2	2
192409	17P1A15	DOF-LA	89879100	1	1
19P2A10	18P1B29	A1	89879100	1	1
1992411	17P1830	READ	89879100	2	2
19P2A12	1791816	COMPARE	89879100	2	2
19P2A13	17P1A18	CLEAR CKWD*	89879100	1	1
19P2A14	16P1A30	SET CTR SEE	89879100	2	2
19P2A15	16P1A31	TD1*	89879100	1	1
19P2A16	16P1826	TD2*	89879100	1	1
19P2A17	16P2B09	INDEX GATED	89879100	1	1
19P2A18	16P1 A22	LOST CATA	89879100	1	1
19P2AL9	18P1 A26	A2	89879100	2	2
19P2A20	16P2B11	DRIVE RD*	89879100	1	1
19P2A21	1791417	INIT	89879100	2	2
19P2A22	17P2B05	ON CYL	89879100	2	2
19P2A23	18P2B03	TD4	89879100	2	2
19P2A24	15P2A05	DF-GATED	89879100	2	2
19P2A25	16P2B24	DRIVE SE*	89879100	1	1
19P2A26	18P1 A31	INCR TA	89879100	1	1
1992 427	18 P1 A23	Δ4	89879100	2	2
19P2A28	15P2B07	LA	89879100	2	2
19P2A28	16P2B01	LA	89879100	1	1
19P2A29	17P1 A24	CAU SHIFT*	89879100	2	2
19P2A30	15P2A07	BUSY RR*	89879100	1	1
19 P2 B0 1	15P1A13	02	89879100	1	1
19P2B01	25P1 AO8	Q2	89879100	2	2
19P2B02	12P2B01	01	89879100	2	2
19P2B02	25P1 A11	Q1	89879100	1	1
19P2B03	17P1B09	A CAF+MC*	89879100	2	2
19P2B04	18P1A14	ARCUR CWA*	89879100	2	2
19P2B05	18P2 A05	CARST*	89879100	1	1
19P2B06	16P2B05	CLEAR CONTR	89879100	1	1
19P2B07	17P2B07	R+C+CC	89879100	2	2
19P2B08	1891831	DOF	89879100	1	1
19P2B09	18P2A11	R+W+C	89879100	2	2
19P2B10	15P2 A20	PCKM	89879100	2	2
1992811	16P2B26	LA CLEAR*	89879100	1	1
19P2B12	1791829	AUTOLOAD2*	89879100	2	2
19P2B13	17P2B2R	WRITE	89879100	2	2

89633300 C

FROM	מד	SIGNAL-NAME	W.L.	FR.LEV TO.LEV
20P1B12	24P2A04	CSM*	89879100	1 1 .
20P1B13	25P2B13	CNS6L*	89879100	īī
20P1B14	26P1B29	CNS 2M *	89879100	1 1
20P1B15	26P1A31	CNS1M*	89879100	1 1
20P1B17	25P1B31	CNSOL*	89879100	1 1
20P1B19	25P1 A31	CNS1L*	89879100	1 1
20P1822	21P2B13	PRF (PFIND)	89879100	1 1
20P1B23	23P1B23	OPIND	89879100	1 1
20P1 B24	22 PL B24	SLS	89879100	1 1
20P1B25	22P2A21	P4M	89879100	1 1
20P1B26	21P2A30	REAC	89879100	1 1
20P1B27	24P2B20	CSA*	89879100	1 1
20P1B28	21P2404	GOC SW*	89879100	1 1
20P1 B29	23PL 829	CSY*	898 79 100	1 1
20P1B30	21P1A25	PRTBIT	89879100	1 1
20P1B31	22P1 A 31	CSX*	89879100	1 1
20P2A01	22P2AL2	OVFL*	89879100	2 2
20P2A04	22P2B02	READ*	89879100	2 2
20P2A04	19P1B02	R FAD*	89879100	1 1
20P2 A05	1 9P1 A2 8	CO	89879100	1 1
20P2A05	25P1B12	90	89879100	2 2
20P2A06	25P2 A28	07	89379100	2 2
20P2A06	15P2B09	Q7	89879100	1 1
20P2A07	27P2B26	PEL*	89879100	2 2
20P2A07	21P1B06	PEL*	89379100	1 1
20P2A11	17P2B17	DA1 3*	89879100	2 2
20P2A11	26P2B24	OA13*	89879100	1 1
20P2A12	25PLB10	INT1L*	89879100	1 1
20P2A14	15P1A15	06	89879100	1 1
20P2A14	25P2B25	96	89879100	2 2
20P2A15	26P2B29	MEZM*	89379100	2 2
20P2A16	26P1A11	05	89879100	2 2
20P2A16	15P2B10	09	89879100	1 1
20P2A17	25P2B04	0 Δ3*	89879100	1 1
20P2A17	17P2B06	0A3*	89879100	2 2
20P2A18	22P2 A08	INDIND*	89879100	2 2 2 2
20P2A19	17P2B08	0A7*	89879100	2 2
20P2A19	25P2B22	NA7*	89879100	1 1
20P2 A20	25P2 A05	0A0*	89879100	1 1
20P2A20	17P2B04	040*	89879100	2 2 2 2 1 1
20 P2 A2 1	17P2A11	NA4 *	89379100	2 2
20P2A21	25P2 A23	044*	89879100	
20P2A23	20P2A24	-12V	89379100	1 1 1 1
20P2A24	20P2 A23	-12V	89879100	1 1
20P2B01	21P2A13	SG1*	89879100	2 2 2 2
20P2B02	21P2A05	GOCS	89879100	2 2
20P2B02	23P1B21	GCCS	89879100	1 1
20P2B03	22P2B18	EINT	89879100	2 2 2 2 1 1 2 2 2 2
20P2B04	23P2A29	RNI	89879100	
20P2B04	21P1 A17	RNI	89879100	1 1
20P2B05	21P1B25	CRQ*	89879100	1 1

FROM	CT	SIGNAL-NAME	W.L.	FR.LEV	TO.LEV
20P2B06	19P2B31	WRITE*	89379100	1	1
20P2B06	22P2B01	WRITE*	89879100	2	Ž
20P2B07	25P2A24	Q4	89879100	2	2 2
20P2B07	15P1 A14	Q4	89879100	1	1
20P2B08	25P1B20	MC*	89879100	1	1
20P2B08	21P2A27	MC*	89879100	2	2
20P2B12	19P1 A03	REPLY*	89879100	2	2
20P2B12	22P2B25	REPLY*	89879100	1	1
20P2B13	22P2A24	REJECT*	89879100	1	1
20P2B13	1 9P1 B01	REJECT*	89879100	2	2 2
20P2B14	26P1B12	₽8	89879100	2	2
20P2B14	15P2 A09	Q8	89879100	1	1
20P2B15	15P1B14	Q5	89879100	1	1
20P2B15	25P2B28	Q5	89879100	2	2
20 P 2 B 1 6	26 P1 A08	Q10	89879100	2	2 1
20P2B16	15P2A10	Q1 O	89879100	1	1
20P2B18	25P2A22	0 46 *	89879100	1	1
20P2B18	17P2B09	∩ ^ 6 *	89879100	2	1 2
20P2B19	17P2A01	□A2 *	89879100	2	2
20P2B19	25P1 A30	0A2*	89879100	1	1
20P2B20	25P2A02	OAl*	89879100	1	1
20P2B20	17P2A02	NA1*	89879100	2	2
20P2B22	17P2B10	0 45 *	89879100	2	2
20P2B22	25P2B24	Π Δ5 *	89879100	1	1
20P2B23	26P2A05	0 48 *	89879100	1	1
20P2B23	17P2A13	0 A8 *	89879100	2	2
20P2B24	17P2A12	0A9*	89879100	2	2 2
20P2B24	26P2A02	0A9*	89879100	1	1
20P2B25	23P2B31	CHI*	89879100	1	1
20P 2B25	15P1B07	CHI*	89879100	2	2 2
20P2B26	17P2B22	OA10*	89879100	2	
20P2B26	26P1 A30	OALO*	89879100	1	1
20P2B27	29P2A16	VSS	89879100	1	1
20P2B28	26P2B04	OA11*	89879100	1	1
20P2B28	17P2A20	OA11*	89879100	2	2
21P1A01	23P2A10	15	89879100	2	2
21Pl A02	26 P2 A1 7	XGCM	89879100	1	1
21P1A03	25P2A17	XGOL	89879100	1	1
21P1A05	2291401	17*	89879100	1	1
21P1A06	24P1 B21	DBB	89879100	1	1
21P1A07	20P1A10	SLK*	89879100	1	1
21P1 A08	24P1B22	X15	89879100	2	2
21P1 A09	22P1 A27	F1E1	89879100	2	2
21P1A10	22P2B19	KOVF	89879100	L	1
21P1A11	24PL A11	WRQ	89879100	1	1
21plal1	22P2A10	WFQ	89879100	2 2	2
21P1A12	05P1A21	32KW	89879100	2	2
21PL A12	22 P2 A02	32KW	89879100	3	3
2171412	20P1B04	32KW	89879100	1	1
21P1A13	26P2B29	WEZM*	89879100	1	1
21P1A14	23P1 A15	PH1	89879100	2	2

89633300 A 9-95

FROM	T O	SIGNAL-NAME	id .L.	FR.LEV	TO.LEV
21P1A15	24P1B02	ENI	89879100	2	2
21P1 A15	23P2B15	ENI	89879100	ī	ī
21P1A16	20P1A31	STOPCS*	89879100	ī	1
21P1A17	20P2B04	RNI	89879100	1	ī
21P1A17	22P1B20	RNI	89879100	2	2
21P1A18	20P1A11	PRG ST	89879100	ī	ī
2191419	22P2B18	EINT	89879100	1	ī
21P1A20	23P1 A09	IRCK	89879100	2	2
21P1A21	26P1A23	PLM	89879100	1	ī
21P1 A22	25P1 A02	GSL*	89879100	2	2
21P1A23	25P1 B25	LCNL	89879100	2	2
21P1A24	25P2A12	G SM*	89879100	2	2 2
21P1A24	26PL A02	GSM*	89879100	ī	ī
21P1A25	20P1B30	PRTBIT	898 79 10 0	ī	ī
21P1A26	26P1B16	AM	89879100	i	ì
21P1 A27	24P1 A03	FS*	89879100	ī	ī
2191428	23P1A20	KENI1*	89879100	i	i
21P1 A30	23P2B18	R4	89879100	î	i
21P1A30	22P1 B22	R4	89879100	2	2
21P1A31	25P2A07	MCNL	89879100	1	1
21P1B01	23P1B24	14	89879100	1	1
21P1B02	26P2B18	XSCM	89879100		
21P1B03	24P2B02	Q S X		2	2
21 P1 B04	22P2A30	SKT	89879100	1 1	1
21P1B05	23P2B10	16	89879100 89879100		1 2
21P1806	20P2A07	PEL*	89879100	2 1	
21 Pl B06	19PL A10	PEL*	89879100		1 2
21P1B07	22P2B07	03*		2 1	1
21P1B08	22P2A20	A 7M	89879100		
21P1B08			89879100	2	2
	24P1 B28	015	89879100	2	2
21P1B10	22P2A12	OVFL*	89879100	1	1
21P1B12	26P2B27	OVFW*	89879100	1	1
21P1B13	22P1 B12	000*	89879100	1	1
21P1B13	23P2B19	000*	89879100	2	2 2
21P1B15	23P1 A19	SS1	89879100	2	and the second s
21P1B16	20P1 A30	INT.SW*	89879100	1	1
21P1B17	20P1A23	SWEEP*	89879100	1	1
21P1B18	20P1 A24	ENTER*	89879100	1	1
21P1B18	22P2B11	ENT ER*	89879100	2	2
21P1B20	26P1B21	GLM	89879100	1	1
21P1B21	27P2B23	GPEC*	89879100	2 2	2
21P1822	27P2B28	RGPWR	89879100		2
21P1B23	22P2408	INDIND*	89879100	1	1
21P1B24	22PL A05	ENI20*	89879100	2	2
21P1B24	23P2A21	ENI20*	89879100	1	1
21P1B25	23P1B19	CRQ*	89879100	2	2
21P1B25	2 OP2 B05	CRQ*	89879100	1	1
21P1B26	25P1B16	AL	89879100	2	2
21P1B27	25P1 B08	030	89879100	1	1
21P1828	22P2B14	KPNI1	89879100	2	2
21P1B29	26P1B26	LCNM	89879100	2	2

FROM	פיז	S IGNAL-NAME	W.L.	FR.LEV TO.LEV
21PI 830	26 P2 A07	MCNM	89879100	2 2
2191831	25P2B03	GML	89879100	ī ī
21P2A01	25P1 A23	PLL	89379100	ī ī
21P2A02	26P2 A 01	PMM	89379100	2 2
21P2A04	20P1B28	GOC SW#	89879100	1 1
21 P2 A05	24P2B25	GOCS	89879100	1 1
21P2A05	20P2B02	GOCS	89879100	2 2
21P2A06	23P2B25	KRNI	89879100	2 2
21 P2 A0 7	25P2B29	WEZL*	89879100	1 1
21P2A08	20P1A09	AUTRSH*	89879100	1 1
21P2A09	24P1A27	PEF*	89879100	2 2
21P2A10	23P2B17	FEO*	89879100	2 2
21P2A10	22P1A18	FEO*	89879100	1 1
21P2A11	27P2B11	NORMAL	89879100	2 2
21P2A12	27P1 A27	MPRY	89379100	2 2
21P2A13	20P2B01	SG1*	89879100	2 2
21P2A13	23P2B22	SG1*	89879100	1 1
21P2A14	20P1B09	PRT SW	89879100	1 1
21P2A14	27P2B01	PRTSW	89879100	2 2
21P2A15	25P1 B02	TAOL	89879100	2 2
21P2A16	25P1A25	ITA2L*	89879100	1 1
21P2A17	26P1A04	TAIM	89879100	1 1
21P2A18	25P1 A24	I TA3L	89879100	2 2
21P2A19	27P1A26	MX17	89879100	2 2
21P2A20	25P2B10	ITA4L*	89879100	1 1
21P2A21	26P1B04	TA2M	89879100	2 2
21P2A22	20P1A26	PCL*	89879100	1 1
21P2A23	23P2A27	INR	89879100	1 1
21P2A24	20P1A08	TMS W*	89879100	1 1
21P2A25	23P2A13	JENI	89879100	1 1
21 P2 A26	24P1 A15	DEL 2	89879100	1 1
21P2A27	20P2B08	MC*	89879100	2 2
21P2A27	13P2B11	MC*	89879100	3 3
21P2A28	15P2B28	PRTAQ+	89879100	1 1
21P2A29	26P1B20	C LR XM	89879100	1 1
21P2A30	20P1 B26	BEAC	89879100	1 1
21P2A31	20P1 B01	VCC	89879104	2 2
21P2B01	25P2A01	PML	89879100	2 2 2 2
21P2B02	25P1B21	GLL	89879100	2 2
21P2B03	26P2B03	GMM	89879100	2 2 2 2
21P2B04	2791428	C VI 01*	89879100	2 2 2 2 2 2 2 2
21 P2 B0 5	22P2B20	PH3	89879100	2 2 2 2
21P2B06	2291819	R3	89879100 89879100	1 1
21P2B06	23P2A28 25P1A10	R3 INTOL	89879100	1 1
21 P2B07 21 P2B08	23P1B01	DFEO	89879100	i i
21P2B08	27P2B19	DFEO	89879100	
21 P2 B0 9	22P1 A19	OPST	89879100	2 2 2 2
21P2B10	23P1A23	CLRIR	89879100	1 1
21P2B11	23P2B11	0DD2*	89879100	i i
2172812	23P2A15	CLREQ	89879100	2 2

89633300 A 9-97

PAGE	NO.	44	W	I R	E	LIS	T		A B 1	0 7/8			
	FRO	M .	TO			SIGNAL-	-NAME	W -	L.	FR.LEV	TO.LEV		
	21P2	R13	20P1	R22		PRF(PF	IND)	8987	79100	1	1		
	21P2		22P1			ENI4*	.,,,,,		9100	ī	ī		
	21P2		23P1			*01V			79100	ĩ	ī		
-	21P2		26P1			TAOM			79100	2	2		
	21P2		25P1			TALL	2		79100	ī	ī		
	21P2		22P2			JKCK			79100	2	2		
	21P2		22P1			1 E			79100	2	2		
	21P2		25P1			TA2L			9100	2	2		
	21P2		22P2			MPC			79100	ī	ī		
	21P2		23P1			10			9100	1 -	ī		
	21P2		27P1			PRTM*			9100	2	2		
	21P2		24P1			PRY			79100	ī	ī		
	21P2		27P2			32M			79100	i	ī		
	21P2		20P1			MCC S*			79100	i	ī		
	21 P2		15P1			T.P.			79100	i	î		
	2172		22P2			MC			79100	2	2		
	21P2		15P1			WEZ*			79100	2	2	LENGTH	11"
SEE	> 21P2		12P2			WEZ*			79100	3	3	LENGTH	7"
BELOW	> 21P2	D D U	20P1			BEA			79100	1	. 1	LLHHIII	,
	22P1		21P1			I 7*			79100	i	1		
	22PL		24P2			I 7*			79100	2	2		
	22P1		24P2			I TR			9100	2	2		
	22P1		23P2			MDS			79100	1	1		
	22P1		25P1			MUS CO			79100	2	2		
									79100	2	2		
	22P1		21P16			ENI20*							
	22P1		24P1			ENI20* OP20*			79100 79100	1 1	1		
	22P1		23P2						79100		_		
	22P1 22P1		23P1			MMRO. ENI3*				2 2	2 2		
									79100	1	1		
	22Pl		21P2			ENI4*			79100	2			
	22P1		23P1			GOCS			79100		2 1	•	
	22Pl		27 P1			CRI*			79100	1 1	i		
	22P1		24P2/			T3			79100				
	22P1		24P1			DEL*			79100	2	2		
	22 P1		23 P2			CNT E2*			79100	1	1		
	22P1		21P2/			FEO*			79100	1	1		
	22P1		20P1			DPST			79100	1	1		
	22P1		21 P2			OPST			79100	2	2		
	22P 1		24P28			F1E23			79100	1	1		
	22P1		25P2			AQC*			79100	2	2 2 2 2		
	22P1		21P2			1 E			79100	2	2		
	22P1		24P1/			R 2			79100	2	2		•
	22P1		24P1			R1			79100	2	2		
	22P1		28P1			SPBM*			79100	2	2		
	22P1		23P2			EAD*			79100	2	2		
	22P1		21 PL			FIEL			79100	2	2 2		
	22P1		23P1			0DD2			79100	2			
	22P1		23P1			IN41			79100	1	ļ		
	22P1		20P1			CSX*			79100	1	1		
	22P1		24P2/			C S X*			79100	2	2 2		
	22P1		25P1			C2		8987	79100	2			
	> 21P2	B30	19P1/	402	,	WEZ*				1	1	LENGTH	14"

FROM	10	SIGNAL-NAME	W.L.	FR .LEV	TO.LEV
2291802	24P2A22	165	89879100	2	2
22P1B03	24P1B31	02*	89379100	1	1
22P1B04	25P2B31	C3	89879100	1	1
22P1B05	23P2B07	N41	89879100	1	1
22P1B06	24P2B11	SHI	89879100	1	1
22P1B07	25PL A13	CLRQ*	89879100	1	i
22P1808	23P1827	EXT	89879100	ī	ī
22P1B09	25P2A10	C1	89879100	ĩ	ī
22P1B10	24P2A01	0D*	89879100		2
22P1B12	24P1B09	ODD*	89879100	2 2	2 2
22P1B12	21P1B13	00D*	89879100	ī	1
22P1B13	24P1A13	MDSL	89879100	2	2
22P1B14	23P1 A27	OP	89879100	1	1
22P1B15	24P1B18	ENI2E*	89879100	1	i
22P1B16	24P2B06	T4	89879100		
				2	2
22P1B17	2891813	CPBM*	89879100	2	2
22P1B18	23P2B20	FIEF	89879100	2	2
22P1B19	21P2B06	R3	89879100	2	2
22P1B19	24P1 A24	R3	89879100	1	1
22P1820	21P1A17	RNI	89879100	2	2 2
22P1B22	21P1A30	R4	89879100	2	
22P1822	24P1B23	R4	89879100	1	1
22P1B23	23P2A27	INR	89879100	2	2
22P1B24	20P1 B24	SLS	89879100	1	1
22P1B25	24 P1 B12	WE*	89879100	1	1
22P1B26	23P2B26	RNI 21 *	89879100	2	2
22P1B27	23P1 A21	INO	89879100	1	1
22P1B28	24P1 A12	WXL1*	89879100	2	2
22P1B29	23P2A07	I N 3 2	89879100	2	2
22 P2 A02	21P1A12	32KW	89879100	3	3
22P2A02	23P2B08	32KW	89879100	2	2
22P2A04	26P1A22	SE	89879100	2	2
22P2A05	25P1 418	XEZ	89879100	2	2
22P2A06	23P2B28	RNI12*	89879100	2	2
22P2A07	23P1815	WXM	89879100	1	1
22P2A08	21P1B23	INDIND*	89879100	1	1
22P2A08	20P2A18	INDIND*	89879100	2	2
22P2A09	26P1 417	SIM	89879100	1	1
22P2A10	21 P1 A11	WRO	89879100	2	2
22P2A11	23P2B01	MD1*	89879100	1	1
22 P2 A1 2	2191810	OVFL*	89379100	ī	ī
22P2A12	2 OP2 A O L	OVFL*	89879100	2	2
22P2A13	23P2B09	JITR*	89879100	2	2
22P2A15	23P1B10	WXL	89879100	2	2
22P2A16	23P2B13	SHADR	89879100	ī	ī
22P2A17	20P1A21	RIND	89879100	ī	ī
22P2A18	23P2 A05	JCP2	89879100	2	2
22P2A19	21P2B18	JKCK	89879100	2	2
22P2A19	23P2B05	JKCK	89879100	1	1
	21 P1 B08	A7M	89879100	2	2
22P2A20					
22P2A20	26P2B23	A 7M	898 79 10 0	1	1

FROM	TO -	SIGNAL-NAME	W.L.	FR.LEV TO.LEV
22P2A21	20P1B25	P4M	89879100	1 1
22P2A21	27P2A15	P4M	89879100	$\overline{2}$ $\overline{2}$
22P2A22	24P1 408	RP	89879100	2 2
22P2A23	21 P2 B29	MC	89879100	2 2
22P2A23	25P2B30	MC	898 79100	$\overline{1}$ $\overline{1}$
22P2A24	20P2B13	REJECT*	89879100	1 1
22P2A25	24P1B17	IRJ*	89879100	2 2
22P2A26	23P1B16	GOAQ*	89379100	1 1
22P2 A27	24P1 B25	88	898 79100	1 1
22P2A28	26P2B0B	AUG 7M	89879100	2 2
22P2A29	25P2 A04	ALU7AM	89879104	
22P2A30	21 P1 B04	SKT	89879100	1 1
22P2B01	20P2B06	WRI TE*	89879100	2 2
22P2B02	20P2A04	R EAD*	89879100	2 2
22P2B03	24P2 A07	M	89879100	1 1
22P2B04	24P1B08	RNI 11*	89879100	1 1
22P2B04	23P2B27	RNI11+	89879100	2 2
22P2B05	25P1B22	SFL	89879100	1 1
22P2B07	21P1B07	03*	89879100	1 1
22P2B07	24P2B01	03*	89879100	2 2
22P2B08	23P2B02	F23	89879100	1 1
22P2B10	23P2A24	JRNI*	89879100	1 1
22P2B11	21P1B18	ENTER*	89879100	2 2
22P2B12	23P2B04	JOP	89879100	1 1
22P2B13	23P2A23	KITR	89879100	1 1
22P2B14	21P1B28	KRNI1	89879100	2 2
22P2B15	23P1A26	MPC	89879100	2 2
22P2B15	21P2B22	MPC	89879100	1 1
22P2B16	24P1B30	01*	89879100	1 1 2 2 2 2 2 2
22P2B17	23P1B26	X15	89879100	2 2
22 P2 B1 8	20P2B03	EINT	89879100	
22P2B18	21P1A19	EINT	89879100	1 1
22P2B19	21P1A10	KOVF	89879100	1 1
22P2B20	21 P2 B05	PH3	89879100	2 2
22P2B20	23P1A22	PH3	89879100	1 1
22P2B22	23P1 A31	ADR *	89879100	1 1
22P2B23	26 P2 A09	ZITSH	89879100	1 1
22P2B24	24P1A19	PTADD	89879100	2 2 1 1
22P2B25	20P2B12	REPLY*	89879100	
22P2B26	24P2A12	S 0	89879100	2 2 2 2
22P2B27	24P2A28	BX15	89379100	2 2
22P2B28	26P2A14	ADD7M	898 79 100	1 1
22P2B29	23P1B08	PH2	89879100	1 1
22P2B30	24P2B10	DEL TAUG*	89879100	2 2
23PLA01	27 P2 A30	VCC2	89879100	1 1
23P1A02	26P2A19	X SEL 7M	89879100	2 2
23P1A03	24P1B26	CRO	89879104	
23PL A04	20P1 B10	CSPR	89879100	1 1
23P1A05	33P2B11	GCM2	89879104	_
23P1 A06	21P2B15	*01 V	89879100	. 1 1
23P1A07	27P2A23	OSC*	89879104	

FROM	TO	SIGNAL-NAME	W.L.	FR.LEV	TO.LEV
23P1 A08	27P2B09	GOM 1	89879104		
23P1 A09	24P1 A21	IRCK	89379100	1	1
23P1A09	21P1A20	IRCK	89879100	2	1 2 2 1 2 1
23P1A10	25P1 A15	XLCK	89879100	2	2
23P1 A11	25P1A14	QCK	89879100	1	1
23P1A12	25P1A20	YCK	89879100	2	2
23P1A13	24P1 804	WP	89879100	1	1
23P1A14	24P2A26	WΑ	89879100	2	2 2
23P1A15	21P1A14	PHI	89879100	2	2
23PLA16	24P1B24	AD1	89879100	1	1
23P1A17	24P1B10	12	89879100	2	2
23P1A19	21P1B15	SS1	89879100	2	2
23P1A20	21 P1 A28	KENI1*	89879100	1	1
23P1A21	22P1B27	INO	89879100	1	1
23P1A22	22P2B20	PH3	89879100	1	
23P1 A23	24P1 A31	CLRIR	89879100	2	1 2
23P1A23	21P2B10	CLRIR	89879100	1	1
23P1 A24	24P2B07	A DY *	89879100	1	1
23P1 A25	22P1 A30	I N4 1	89879100	1	1
23P1A26	22P2B15	MPC	89879100	2	2 1 2 2
23P1 A27	22P1B14	OP	89879100	1	1
23P1A28	24P2B04	MDS2	89879100	2 2	2
23P1A30	25P1B17	Y TA UG	89879100	2	2
23P1A31	24P1B07	ACR*	89879100	2	2
23P1A31	22P2B22	ACR*	89879100	1	2 1
23P1B01	21P2B08	DFEO	89879100	1	1
23P1B03	22P1 A07	MMR C	89879100	2	2
23P1B05	24P1A10	13	89879100	1	1
23P1B08	22P2B29	PH2	89879100	1	1
23P1B09	26PL A15	XMCK	89879100	1	1
23P1B10	22P2A15	MXF	89879100	2	2
23 P1 B1 1	27P2B21	GND	89879104		
23P1B12	24PlB29	WC	89879100	1	1
23P1B13	25P1B13	PCK	89879100	2	2
23P1B14	25P1B19	ALCK	89879100	1	1
23P1B15	22P2AC7	WXM	89879100	1	1
23P1816	22P2A26	GOAQ*	89879100	1	1
23P1B17	21P2B23	10	89879100	1	1
23P1817	24P1B13	10	89879100	2	2
23P1B18	24P1 B05	11	89879100	1	1
23P1B19	25P1B03	C&O*	89879100	1	1
23P1B19	21P1B25	CRQ*	89879100	2	2
23P1B20	24P1 A26	AD2	89879100	2	2
23P1B21	22P1A11	GOCS	89879100	2	2 2 2 1
23P1821	20P2B02	GOCS	89879100	1	
23P1B22	24 PL A02	ODD2	89879100	1	1
23P1B22	22P1A28	0005	89879100	2	2
23P1823	20P1B23	OPIND	89879100	1	1
23P1B24	21 Pl B01	14	89879100	1	1
23P1B24	24P2B26	14	89879100	2	2
23P1B26	22P2B17	X15	89879100	2	2

FROM	TO	SIGNAL-NAME	W.L.	FR .LEV	TO.LEV
23P1B26	24P1B22	X15	89879100	. 1	1
23P1B27	22P1B08	EXT	89879100	1	1
23P1B28	24P2 A14	NO	89879100	2	2
23P1B29	20P1B29	C S Y *	89879100	1	1
23P1B30	24P1 A22	BBCK	89879100	2	2
23P1B31	24P2B12	MD21*	89879100	2	2 2
23P2A01	24P2B13	WSA*	898 79100	2	2
23P2A02	24P1 A13	MDS1	89879100	1	1
23P2A04	24P2B28	OPE*	89879100	1	1
23P2A05	22P2A18	JOP2	89879100	. 2	2
23P2 A07	22P1 B29	IN32	89879100	2	2
23P2A08	24P2827	MDSO	89879100	1	1
23P2A09	24P2A30	CNTE2*	89879100	2	2
23P2A09	22PL A17	CNT E2*	89879100	1	1
23P2A10	21P1A01	15	89879100	2	2
23P2A10	24P2B24	15	89879100	1	1
23P2 AL 1	26P1B19	AMCK	89879100	2	2
23P2A12	24P1B27	R1	89879100	1	1
23P2A13	21P2A25	JENI	89879100	1	1
23P2A14	25P1 A22	SGL	89879100	1	1
23P2A15	21P2B12	CLREQ	89879100	2	2
23P2A16	24P2B16	016*	89879100	1	1
23P2A17	24P2B18	E15*	89879100	2	2
23P2A19	24P2B15	REIF	89879100	1	1
23P2A20	24PLB18	ENI2E*	89879100	2	2
23P2A21	21P1B24	ENI20*	89879100	1	1
23P2A22	25P2A13	MCK	89879100	2	2
23P2A23	22P2B13	KITR	89879100	1	1
23P 2A24	22P2B10	JRNI*	89879100	1	1
23P2A24	24P1 A04	JRNI*	89879100	2	2
23P2A25	24P1 A05	RNI22*	89879100	1	1
23P2A26	24P2A27	RE18*	89879100	2	2
23P2A27	22P1B23	INR	89879100	2	2
23P2A27	21P2A23	INR	89879100	1	1
23P2A28	21P2B06	R 3	89379100	1	1
23P2A29	20P2B04	RNI	89879100	2	2
23P2A30	24P2B01	03*	89879100	1	1
23P2B01	22P2A11	MD1*	89879100	1	1
23P2801	24P2A11	MD1*	89879100	2	2
23P2B02	22P2B08	F 23	89879100	1	1
23P2B03	24P1 B01	MDSE	89879100	1	1
23P2B04	22P2B12	JOP	89879100	1	1
23P2B05	22P2A19	JKCK	89879100	1	1
23P2B06	24P1 A06	0P0*	89879100	2	2
23P2B07	24P2B14	N41	89879100	2	2
23P2B07	22P1805	N41	89879100	1	1
23P2B08	26P2 A29	32K₩	89379100	1	1
23P2B08	22P2A02	32KW	89879100	2	. 2
23P2B09	22P2A13	JITR*	89879100	2	2
23P2B10	21 P1 B 05	16	89879100	2	2
23P2B10	24P2B23	16	89879100	1	1

FROM	T 0	SIGNAL-NAME	W.L.	FR.LEV	TO.LEV
23P2B11	21 P2 B11	0002*	89879100	1	1
23P2B12	24P1A28	R2	89879100	ī	ī
23P2B13	22P2A16	SHADR	89879100	1	1
23P2B14	22P1 A26	EAD*	89879100	2	2
23P2B15	21P1A15	ENI	89879100	1	1
23P2B16	22P1 A08	ENI3*	89879100	2	2
23P2B17	21P2A10	FEO*	89879100	2	2
23P2B18	21P1A30	R 4	89879100	1	1
23P2B19	21 P1 B1 3	000*	89879100	2	2
23P2B20	22P1B1A	FIEF	89879100	2	2
23P2B22	21P2A13	SG1*	89879100	1	1
23P2B23	24 P2 B03	WM	89879100	1	1
23P2B24	22P1A06	0P20*	89879100	1	1
23P2B25	21P2A06	KRNI	89879100	2	2
23P2B26	22P1 B26	RNI21*	89879100	2	2
23P2B26	24P2A29	RNI 21*	89879100	1	1
23P2B27	22P2B04	RNI11*	89879100	2	2
23P2B28	22P2A06	RNI12*	89879100	2	2
23P2B28	24P2B30	RNI 12*	89879100	1	1
23P2B29	24P2A15	ITR	89879100	1	1
23P2B30	22P1A03	MDS	89879100	1	1
23P2B31	20P2B25	CHI*	89879100	1	1.
24P1 A0 2	23 PL B22	0002	89879100	1	1
24P1403	21P1A27	F S*	89879100	1	1
24PL A04	23P2 A 24	JRN I*	89879100	2	2
24P1 A05	23P2A25	RN122*	89879100	1	1
24P1A06	23P2B06	OPO*	89879100	2	2
24P1 A07	22P1 A05	EN120*	89879100	1	1
24P1A08	22P2A22	RP	89879100	2	2
24P1A09	25P1A09	XTADD	89879100	1	1
24P1A10	23P1 B05	13	89879100	1	1
24P1A11	2191411	WRQ	89879100	1	1
24P1A12	2291828	WXL 1*	89879100	2	2
24P1A13	22 P1 B1 3	MDS1	89879100	2	2
24P1A13	23P2A02	MDS1	898 79100	1	1
24P1A14	22P1A15	DEL*	89879100 89879100	2	2
24P1A15	21 P2 A26	DEL2	89879100	1	1
24P1A16 24P1A17	25P1A19 25P1B14	MX1L MTADD	89379100	1 2	1 2
24P1A18	25P1B15	MX2L	89879100	1	1
24P1A19	25P1615	PTADD	89879100	1	1
24P1A19	22P2B24	PTADD	89879100	2	2
24P1A20	25P1A16	MX3L	89879100	1	ī
24P1A21	23P1A09	IRCK	89879100	î	i
24P1 A22	23P1 B30	BBCK	89879100	2	2
24P1A23	26P1A19	M X 1 M	89879100	1	1
24P1A24	22P1 B19	R3	89879100	ī	i
24P1A25	26P1 B1 8	MXOM	89879100	i	ī
24P1A26	23P1820	AD2	89879100	2	2
24P1 A27	21P2A09	PEF*	89879100	2	2
24P1A28	22P1A23	R2	89879100	2	2

89633300 A .9-103

FROM.	T 0	SIGNAL-NAME	W.L.	FR.LEV TO.LEV
24P1A28	23P2B12	R 2	893 79 10 0	1 1
24P1 A31	23P1 A23	CLRIR	89379100	2 2
24P1B01	23P2B03	MDSE	89879100	<u> </u>
24P1 B0 2	21P1A15	ENI	89879100	1 1 2 2
24P1B03	20P1 A 25	CSP*	89879100	1 1
24P1B04	23P1A13	WP	89879100	1 1
24P1 B05	23P1B18	11	89879100	1 1
24P1B06	21P2B25	PRY	89379100	1 1
24P1B07	23P1A31	ADR *	89879100	2 2
24P1B08	22P2B04	RNI11*	89379100	1 1
24P1B09	22P1B12	000*	89879100	
24P1B10	23P1 A17	12	89879100	2 2
24P1B12	27P1 A30	WE*	89879100	2 2
24P1B12	22P1B25	WE*	89879100	1 1
24P1B13	23P1B17	10	89879100	2 2
24P1B14	26P1B15	MX2M	89879100	1 1
24P1B15	26P1A16	MX3M	89879100	1 1
24P1B16	25P1B18	MXOL	89879100	1 1
24P1B17	22P2A25	IRJ*	89879100	2 2
24P1B18	23P2A20	ENI2E*	89879100	2 2
24P1B18	22 P1 B15	ENI2E*	89879100	1 1
24P1B19	25P1A17	SIL	89879100	2 2 2 2
24P1B20	27P2B20	MDEL	89879100	2 2
24P1B21	21 PL A 06	DBB	89879100	1 1
24P1B22	23P1B26	X15	89879100	1 1
24P1B22	21P1 AOB	X15	89879100	2 2
24P1B23	22P1B22	R 4	89879100	1 1
24P1B24	23P1A16	AD1	89879100	1 . 1
24P1 B25	22P2A27	88	89879100	1 1
24P1B26	23P1A03	CRO	89879104	
24P1B26	27P2A09	CRO	89879104	
24P1B27	23P2A12	R1	89879100	1 1
24P1B27	22P1A24	R1	89879100	2 2 2 2
24P1 B2 8	21P1B09	015	89879100	
24P1 B2 8	26P2A28	015	89879100	1 1
24P1B29	23P1B12	₩Q	89879100	1 1
24P1B30	22P2B16	01*	89879100	2 2
24P1B31	22P1B03	02*	89879100	1 1
24P2A01	22P1B10	00*	89879100	2 2
24 P2 A0 2	25 P2 A 27	AC*	89879100	2 2
24P2A04	20P1B12	C SM*	89879100	1 1
24P2A05	26P2B19	MX7M	89879100	1 1
24P2A07	22 P2 B03	M	89879100	1 1
24P2A07	25P2BC7	M	89379100	2 2
24P2 A08	26P2B20	MX5M	89879100	1 1
24P2A09	22 P1 A14	Т3	89879100	1 1
24P2A10	20P1A27	C SQ*	89879100	1 1
24P2A11	23P2B0L	MD1*	89879100	2 2
24P2A12	22P2B26	SC	89879100	2 2
24P2A12	25P2AC8	SO .	89879100	1 1
24P2A13	25P1B25	\$3	89879100	1 1

FROM	TO	SIGNAL-NAME	W.L.	FR .L EV	TO.LEV
24P 2A14	23P1B28	NO	89879100	2	2
24P2A15	22PL A02	ITR	89879100	2	2 2
24P2A15	23P2B29	ITR	89879100	1	1
24º2A16	25P2B19	MX7L	89879100	1	1
24P2A17	25 P1 A26	S2	89879100	1	1
24P2A18	25P2B09	S1	89879100	1	1
24P2A19	25P2A18	MX6L	89879100	1	1
24 P2 A20	26 P2 A25	XTAUGM	89879100	2	
24P2A21	22P1A31	C S X*	89879100	2	2 2 2 2
24P2A22	22P1802	165	89879100	2	2
24P2A23	22P1 A01	[7*	89879100	2	
24P 2 A 2 4	25P2A21	A TA UG	89879100	1	1
24P2A26	23P1 A14	₩A	89379100	2	2
24P2A27	23P2A26	RE18*	89879100	2	2
24P 2A 28	22P2B27	BX15	89879100	2	2
24 P2 A29	23P2B26	RNI 21 *	89879100	1	1
24P2A30	23P2A09	CNTE2*	89879100	2	2 2
24P2B01	22P2B07	03*	89879100	2	
24P2B01	23P2A30	03*	89879100	1	1
24P2B02	21P1B03	QSX	89879100	1	1
24P2B02	25P2A06	QSX	89879100	2	2
24P2B03	23 P2 B23	WM	89879100	1	1
24P2B04	23P1A28	MDS2	898 79100	2	2
24 P2 B05	26P2A20	M X 4 M	89879100	1	1
24P2B06	22P1B16	T4	89879100	2	2
24P2B07	23P1A24	ADY*	89879100	1	1
24P2B08	26P2A18	MX6 M	89879100	1	1
24P2B10	25P2B16	DEL TAUG*	89879100	1	1 2 1 2
24P2B10	22P2B30	DEL TAUG*	89879100	2	2
24P2B11	22 P1 B05	SHI	89879100	1	1
24P2B12	23P1B31	MD21*	89879100	2	2
24P2B13	23P2A01	₩9A *	89879100	2	2 2
24P2B14	23P2B07	N41	89879100	2	2
24P2B15	23P2A19	RE1F	89879100	1	1
24P2B16	23P2A16	016*	89879100	1	1
24P2B17	25P2B20	MX5 L	89879100	1	1
24P 2B18	23P2A17	E15*	89879100	2	2
24P2B19	25P2A20	MX4L	89379100	1	1
24P2B20	20P1B27	C SA*	89879100	1	1
24P2B22	25P2A26	QTADD	89879100	1	1
24P2B23	23P2B10	16	89879100	1	1
24P2B24	23P2A10	15	89879100	1	1
24P2B25	21P2A05	GOCS	89879100	1	1
24P2B26	23P1 B24	14	89879100	2	2
24P2B27	23P2A08	MDSO	89879100	1	1
24P2B28	23P2 A04	OPE*	89879100	1	1
24P2B29	22P1 A20	F1E23	89879100	1	1
24P 2B30	23P2B28	RNI 12*	89879100	1	1
24P2B31	25P2A25	XTAUGL	89879100	1	1
25P1A01	26Pl A01	C2	89879100	1	1 2
25P1A01	22P1B01	C 2	89879100	2	4

FROM	כז	SIGNAL-NAME	W.L.	FR.LEV TO.LEV
25P1A02	21P1 A22	GSL*	89879100	2 2
25P1A04	21P2B17	TALL	89879100	īīī
25P1 A08	1992801	Q2	89879100	2 2
25P1 A09	26 P1 A 09	XTADD	89879100	2 2
25P1A09	24P1A09	XTADD	89879100	īīī
25P1 A10	21P2B07	INTOL	89879100	1 1
25P1A11	19P2B02	01	89879100	1 1
25P1A12	24P1419	PTADD	89879100	i i
25PLA12	26P1412	PTADD	89879100	2 2
25P1A13	26P1A13	CLRQ*	89879100	2 2
25P1A13	22P1B07	CLRQ*	89879100	1 1
25P1 A1 4	26PL AL4	OCK	89879100	2 2
25P1A14	23P1A11	OCK	89879100	1 1
25P1 A15	23P1 A10	XLCK	89879100	2 2
25P1 A1 6	27P1 A05	MX3L	89879100	2 2
25P1A16	24P1A20	MX3L	89879100	ī ī
25P1AL7	24P1 B19	SIL	89879100	2 2
25P1A18	22P2A05	XEZ	89879100	2 2
25P1A18	26P1A18	XEZ	89879100	i i
25P1A19	24P1 A16	MX1L	89879100	i i
25P1A19	27P1B03	MXIL	89879100	2 2
25P1A20	23P1A12	YCK	89879100	2 2
25P1A20	26PL 420	YCK	89879100	1 1
25P1A21	28P1A10	ALU3L	89879100	
25P1 A22	23P2A14	SGL	89879100	2 2 1 1
25P1A23	21P2A01	PLL	89379100	1 1
25P1A24	2172401	I TA3L	89879100	
25 P1 A25	21P2A16	ITA2L *	89879100	2 2 1 1
25P1A26	24P2A17	52	89879100	1 1
25P1A26	26P1A26	S2	89879100	2 2
25P1 A28	26P1 A28	CLREG*	89879100	2 2
25P1A28	20P1B07	CLREG*	89879100	1 1
25P1A30	20P2B19	0A2*	89879100	i
25P1 A31	20P1 B19	CNS1L*	89879100	1 1
25P1801	26P1 A 03	CI	89879100	
25P1802	21P2A15	TAOL	89879100	
25P1 B 03	26 P1 B03	CRQ*	89879100	2 2 2 2
25P1B03	23P1B19	CRO*	89879100	1 1
25P1 B04	21P2B20	TAZL	89379100	1 1 2 2
25P1B08	26P1B08	030	89879100	2 2 2 2
25P1808	21P1827	Q30	89879100	1 1
25Pl 809	15P1B13	Q3	89879100	
		INT1L*		
25P1B10 25P1B12	20P2A12 20P2A05	QO	89879100 89879100	1 1
	23P1 B13	PCK	89879100	2 2 2 2
25P1B13 25P1B13	26P1B13	PCK	898 79 10 0 898 79 10 0	1 1
25P1B14	26P1B14	MTADD	89879100	
25P1B14 25P1B14	24P1A17	MTADD	89879100	1 1
25P1B15	27P1A04	MX2L	89879100	2 2 2 2
25P18L5	24P1 A18	MX2L	89879100	
25PlB16	21P1B26		89879100	_
SALIBIO	7167070	AL	07017100	2 2

FROM	το	SIGNAL-NAME	W.L.	FR.LEV TO.LEV
25P1B17	23P1A30	YTAUG	89879100	2 2
25P1B17	26P1 B17	YTAUG	89879100	$\bar{1}$ $\bar{1}$
25P1B18	24P1B16	MXOL	89879100	1 1
25P1818	27P1B02	MXOL	89879100	2 2
25P1B19	23P1B14	ALCK	89879100	1 1
25P1B20	20P2B08	MC*	89879100	1 . 1
25PL B20	15P1B23	MC*	89879100	3 3
25P1B21	21P2B02	GLL	89879100	3 3 2 2
25P1B22	22P2B05	SFL	89879100	1 1
25P1B23	26P1 B23	CO	89879100	1 1
25P1B23	22P1A04	CO	89879100	
25P1B24	28P1B12	ALUOL	89879100	2 2 2 2 2 2 1 1
25P1B25	26P1 B25	S3	89879100	2 2
25P1B25	24P2A13	S 3	89879100	1 1
25P1B26	21P1A23	LCNL	89879100	2 2
25P1B27	28P1B10	ALU2L	89879100	2 2 2 2
25P1B28	20P1A20	CNS3L*	89879100	1 1
25 P1 B2 9	20PL A18	CNS2L*	89879100	1 1
25P1B30	28P1A11	ALU1L	89879100	2 2
25P1B31	20P1B17	CNSOL *	89879100	$\bar{1}$ $\bar{1}$
25 P2 A01	21P2B01	PML	89379100	2 2
25P2A02	20P2B20	DAL*	89879100	1 1
25P2A04	26P2802	ALU7AM	89879100	īī
25P2A04	22P2 A29	ALUTAM	89879104	
25P2A05	20P2A20	DAO*	89879100	1 1
25 P2 A06	26 P2 A06	QSX	89379100	i i
25P2A06	24P2B02	OSX	89879100	2 2
25P2A07	21P1A31	MCNL	89879100	ī ī
25 P2 A08	24P2A12	SO	89879100	1 1
25P2A08	26P2A08	SO	89879100	2 2
25P2A09	25P2B11	ALUGAM	89879100	2 2 2 2 1 1
25P2 A09	26 P1 A27	ALUGAM	89879100	ī ī
25P2A10	26P2A10	Cl	898 79100	2 2
25P2A10	22P1B09	C1	89879100	ī ī
25P2A11	2 OP1 A 06	CNS5L*	89879100	i i
25P2A12	21P1A24	GSM*	89879100	2 2
25P2A13	23P2A22	MCK	89879100	2 2
25P2A13	26P2A13	MCK	89879100	īīī
25P2A15	28P2A12	ALU6L	89879100	2 2
25P2A16	28 P2 A15	ALUSL	89879100	2 2
25P2A17	21P1A03	XGOL	89879100	īīī
25P2A18	24P2A19	MX6L	89879100	1 1
25P2A18	27P1 A11	MX6 L	89879100	2 2
25P2A20	27P1B08	MX4L	89379100	2 2
25 P 2 A 2 O	24P2B19	MX4L	89879100	ī ī
25P2A21	24P2 A24	ATAUG	89879100	1 1
25P2A21	26P2A21	ATAUG	89879100	2 2
25P2A22	20P2B18	DA6*	89879100	īīī
25P2A23	20P2A21	DA4*	89879100	i i
25P2A24	20P2B07	04	89879100	2 2
25P2A25	24P2B31	XTAUGL	89879100	1 1
		The state of the s		

89633300 A

FROM	TO -	SIGNAL-NAME	W.L.	FR.LEV TD.LEV
25P2A26	24P2B22	OTADD	89879100	1 1
25P2A26	26P2A26	OTADD	89879100	2 2
25P2A27	24P2A02	AO*	89879100	2 2
25P2A28	20P2A06	07	89879100	2 2 2 2
25P2A30	22P1 A21	A CC *	89879100	2 2
25P2A30	26P2A30	AQC*	89879100	1 1
25P2B02	26P2 A04	ALU7AL	89879100	1 1
25P2B03	21P1B31	GML	89879100	1 1
25P2B04	20P2417	0A3*	89879100	1 1
25P2B05	26P2B26	SHAM	89879100	2 2
25P2B06	26P2B16	HIGH	89879100	1 1
25P2B07	24P2A07	M	89879100	2 2
25 P2 B07	26 P2 B07	M	89879100	1 1
25P2B09	24P2A18	S1	89879100	1 1
25P2B09	26P2B09	S1	89879100	2 2
25P2B10	21P2A20	ITA4L*	89879100	1 1
25P2B11	25P2A09	ALUCAM	89879100	2 2
25P2B12	20P1 407	CNS4L*	89879100	1 1
25P2B13	20P1B13	CNS6L*	89879100	1 1
25P2B14	20P1A13	CNS7L*	89879100	1 1
25P2B15	28P2 A09	ALU7L	89879100	2 2
25P2B16	24P2B10	DELTAUG*	89879100	1 1
25P2B17	28P2A17	ALU4L	89879100	2 2 2 2
25P2B19	27P1B13	MX7L	89879100	2 2
25P2B19	24P2A16	MX7L	89879100	1 1
25P2B20	24P2B17	MX5L	89879100	1 1
25P2B20	27 PL A09	MX5 L	89879100	2 2
25P2B22	20P2A19	NA7*	89879100	1 1
25P2B24	20P2B22	∏A5 *	89879100	1 1
25P2B25	20P2 A14	Q6	89879100	2 2
25P2B26	26P2B11	SHAL	89379100	1 1
25 P2 B2 8	20P2B15	Q 5	89879100	2 2
25P2B29	21P2A07	WEZL*	89879100	1 1
25P2B30	26P2B30	MC	89879100	2 2 1 1
25P2B30	22P2 A23	MC	898 791 00	1 1
25P2B31	26P2B31	C3	89879100	2 2
25P2B31	22P1B04	C 3	89879100	1 1
26Pl A01	25P1 A01	C2	89879100	1 1
26P1A02	21P1A24	G SM*	89879100	1 1 2 2
26PLA03	25P1B01	CI	89879100	2 2
26P1 A04	21P2 A17	TALM	89879100	1 1
26P1A08	20P2B16	010	89879100	2 2 2
26P1 A09	25P1 A09	XTADD	89879100	2 2
26P1A11	20P2A16	09	89879100	2 2 2 2
26P1A12	25P1A12	PTADD	89879100	2 2 2 2 2 2
26P1A13	25P1A13	CLRC*	89879100	2 2
26P1A14	25P1A14	OCK	89879100	2 2
26P1A15	23P1B09	XMCK	89879100	1 1
26 P1 A1 6	24 P1 B15	MX3 M	89879100	1 1
26P1A16	27P1B19	M X3 M	89879100	2 2 1
26P1 A17	2222A09	S IM	89879100	1 . 1

FROM	το	SIGNAL-NAME	W.L.	FR .LEV	TO.LEV
26P1A18	25P1A18	XEZ	89879100	1	1
26P1A19	24P1A23	MX1M	89879100	ī	ī
26P1A19	27PL A15	MX1M	89879100	2	2
26P1A20	25P1A20	YCK	89879100	ī	ī
26P1 A21	28P1B28	ALU3M	89879100	2	2
26P1 A22	22 P2 A 04	SE	89879100	2	2
26P1A22	26P1B27	SE	89879100	ī	ī
26P1 A23	21P1A21	PLM	89879100	1	1
26P1A24	26P1A25	HIGH	89879100	1	ī
26P1A25	26P1A24	HIGH	89879100	ī	i
26P1 A25	26P2A12	HIGH	89879100	2	2
26P1A26	25P1A26	S2	89879100	2	2
26P1A27	25P2A09	ALUCAM	89879100	ī	ī
26 P1 A28	25P1 A28	CLREG*	89879100	2	2
26P1A30	20P2B26	OALC*	89879100	ī	ī
26PLA31	20P1815	CNS1M*	898 79100	ī	i
26P1802	21P2B16	TAOM	89879100	2	2
26P1B03	25P1B03	CRQ*	89879100	2	2
26P1B04	21P2A21	TA2M	89879100	2	2
26P1B08	25P1 B08	030	89879100	2	2
26P1B09	15P1B17	011	89879100	1	1
26P1B12	20P2B14	08	89879100	2	2
26P1B13	25P1B13	PCK	89879100	1	1
26P1B14	25P1B14	MTADD	89879100	1	1
	24P1 B14		89879100	i	1
26P1B15	27P1B17	MX2M	89879100		2
26P1B15	21P1A26	M X 2 M A M	89879100	2 1	1
26P1B16	25 P1 B17	Y TAUG	89879100	1	i
26P1B17 26P1B18	24P1A25	MXOM	89879100	1	1
	27P1 A14	MXOM	89879100	2	
26P1B18 26P1B19	23P2A11	AMCK	89879100	2	2 2
26P1B20	21P2A29	CLRXM	89879100	1	1
26 P 1 B 2 1	21P1B20	GLM	89879100	i	
26P1B22		SE	89879100	i	1
	26P1A22	CO 2E		1	1 1
26P1B23	25P1B23		89879100		
26 P1 B2 4	28P1 A28	ALUCM	89879100	2	2
26P1B25	25P1B25	S3	89879100	2	2
26P1B26	21P1B29	LCNM	89879100	2	2
26 P1 B2 7	28P1 A27	ALU2M	89879100	2	2
26P1B28	20P1A15	CNS3M*	89879100	1	1
26P1B29	20P1B14	CNS 2M*	89879100	1	1
26P1B30	28P1 A22	ALUIM	89879100	2	2
26P1B31	20P1A14	CNSCM*	89879100	1	1
26 P2 A0 1	21P2A02	PMM	89879100	2	2
26P2A02	20P2B24	0A9*	89879100	1	1
26P2A04	25P2B02	ALU7AL	89879100	1	1
26P2A04	26P2B05	ALU7AL	89879100	2	2
26P2A05	20P2B23	0A8*	89879100	1	1
26P2A06	25P2A06	QSX	89879100	1	1
26P2 A07	21P1B30	MCNM	89879100	2	2
26P2A08	25P2A08	SO	898 79100	2	2

FROM	TO	SIGNAL-NAME	W.L.	FR.LEV	TO.LEV
26P2 A09	22P2B23	ZITSH	89879100	1.	1
26P2A10	25P2A10	C1	89879100	2	2
26P2A11	20P1A03	CNS5M*	89879100	1	1
26 P 2 A 1 2	26P1 A25	HIGH	89879100	2	2
26P 2A 1 2	26P2B10	HIGH	89879100	1	1
26P2A13	25P2A13	MCK	89879100	1	1
26P2A14	22P2B28	ADD7M	89879100	5 1	1
26P2A15	28P2B16	A LU6M	89879100	2	2
26P2A16	28 P2 B09	ALU5M	89879100	2	2
26P2A17	21P1A02	XGCM	89879100	1	1
26P2A18	24P2B08	M X 6 M	89879100	1	1
26P2A18	27P1 A22	MX6M	89879100	2	2
26P2A19	23P1A02	XSEL7M	89879100	2	2
26P2A20	27P1B21	M X 4 M	89879100	2	2
26P2A20	24P2 B05	MX4 M	89879100	ī	ī
26P 2A 2 1	25P2A21	A TA UG	89879100	2	2
26P2A22	17P2B16	0A14*	89879100	2	2
26P2A23	1792419	0A12*	89379100	2	2
26P2A24	15P1418	012	89879100	1	1
26 P2 A25	24P2A20	XTAUGM	89879100	2	2
26P2A26	25P2A26	OTADD	89879100	2	2 2
26P2A28	24P1B28	015	89879100	1	1
26P2A29	23P2B08	32KW	89879100	1	
26P2A29				2	1 2
	27P2A06	32KW	89879100		
26P2A30	25P2A30	AQC*	89879100	1	- 1
26 P 2 B 0 1	15P1 B19	015	89879100	1	1
26P2B02	25P2A04	ALU7AM	89879100	1	1 2 1
26P2B03	21P2B03	GMM	89879100	2	Z.
26P2B04	2 OP2 B28	OA11*	89879100	1	i 2
26P2B05	26P2A04	ALU7AL	89879100	2	2 1
26 P2 B0 7	25 P2 B07	M	89879100	1	ı
26P2B08	22P2A28	AUG 7M	89879100	2	2
26P2B09	25P2B09	S1	89879100	2	2
26P2B10	26P2B16	HIGH	89879100	2	2
26P2B10	26P2A12	HIGH	89879100	1	1
26P2B11	25P2B26	SHAL	898 7 9100	1	1
26P2B12	20P1 B03	CNS4M*	89879100	1	1
26P2B13	20P1A04	CNS6M*	89879100	1	1
26P2B14	20P1B05	CNS7M*	89879100	1	1
26P2B15	28P2B13	ALU7M	89879100	2	2
26P 2B16	26P2B10	HIGH	89879100	2	2 1
26P2B16	25P2806	HIGH	89879100	1	
26P2B17	28P2A16	ALU4M	89879100	2	2
26P2B18	21P1B02	XSQM	89879100	2	2 2 2
26P2B19	27P1B20	MX7 M	89879100	2	2
26P2B19	24P2A05	MX7M	89879100	1	1
26P2B20	24P2A08	MX5M	89879100	. 1	1
25P2B20	27PL A23	MX5 M	89879100	2	2
26P2B22	17P2B18	DA15*	89879100	2	2
26P2B23	22P2A20	A 7M	89379100	1	1
26P2B24	20P2A11	OA13*	89379100	1	1
	-				

FROM	T O	SIGNAL-NAME	W.L.	FR .L EV	TO.LEV
26P2B25	1501419	014	89879100	. 1	1
26P2B26	25P2B05	SHAM	89879100	2	2
26P2B27	21P1B12	OVFW*	89379100	1	ī
26P2B28	1591818	013	89879100	1	ī
26P2B29	21P1 A13	WEZM*	89879100	ī	1
26P2B29	20P2A15	WEZM*	89879100	2	2
26P2B3U	25P2B30	MC	89879100	2	2 2
26P2B31	25P2B31	C3	89879100	2	2
27P1A01	28P1B03	SDO	89879100	2	2
27P1 AD 1	13P1 A12	SDO	89879100	1 .	1
27P1A02	29PL A04	DOUT1	89879100	2	2
27P1A03	13P1A10	S D1	89379100	1	1
27P1 A03	28 P1 A01	SD1	89879100	2	2
27P1A04	25P1B15	MX2L	89879100	2	2
27P1A04	31P1B04	MX2L	89379100	1	1
27P1 A05	28 P1 B04	SD2	89879100	2	2
27P1A05	13P1810	SD2	89879100	1	1
27P1 A06	25Pl A16	MX3L	89879100	2	2
27P1 A06	31 P1 B05	MX3L	89879100	1	1
27P1A07	13P1B15	SD4	89879100	1	. 1
27P1 A07	28P1808	SD4	89879100	2	2
27P1 A 0 8	28P1B07	SD5	89879100	2	. 2
27P1A08	1391813	SD5	89879100	1	1
27PL 409	25 P2 B20	MX5L	89879100	2	2
27P1A09	31P1B09	MX5L	89879100	. 1	1
27P1A10	13P1A16	SD6	89879100	1	1
27P1 A10	28P1 B06	S D6	89879100	2	2
27P1A11	25P2A18	MX6L	89879100	2	2
27P1A11	31P1B12	MX6L	89879100	1	1
27P1A12	28P1 B05	SD 7	89879100	2	2
27P1A12	13P1A15	SD7	89879100	1	1
27P1A13	29P1A20	DOUT8	89879100	2	2
27P1A14	26P1B18	MOXM	89879100	2	2
27P1A14	31P1B13	MOKM	89879100	1	1.
27P1A15	31P1B14	MX1M	89879100	1	1
27P1A15	26P1A19	MX1 M	89879100	2	2
27P1A16	29P1B24	DOUT10	89879100	2	2
27P1 A17	29 P1 A 30	DOUT11	89879100	2	2
27P1A18	14P1A12	S011	89879100	1	1
27P1A18	28P1A15	SD11	89879100	2	2
27P1A19	28P1 A24	SD15	89879100	5	2
27P1419	14P1A14	SD1 5	89879100	1	1
27P1 A2 O	1491 815	SD12	89879100	1	1
27P1 A2 O	28P1 A23	SD12	89379100	2	2
27P1A21	29P1431	DOUTL2	89879100	2 2	2
27P1 A22	26P2A18	MX6M	89879100		2
27P1A22	31PLB21	MX6M	89879100	1	1
27P1A23	31P1A22	M X5M	89879100	1	1
27PL A23	26 P2 B20	MX5 M	89879100	2	2
27PLA24	29P1B29	DOUTL 3	89879100	2	2
27P1A25	28P1B19	CAA15	89879100	1	1

FROM	70	SIGNAL-NAME	W.L.	FR .LEV	TO.LEV
27P1 A26	31P2B03	MX1 7	89879100	1	1
27P1A26	21P2A19	MX17	89879100	2	2
27PL A27	21P2A12	MPRY	89879100	2	2
27P1427	31P2B04	MPRY	89879100	1	1
27P1A28	31P2B05	CVIO1*	89879100	1	1
27P1A28	21 P2 B 04	CVIO1*	89879100	2	2
27P1A30	24P1B12	WE*	89879100	2	2
27P1A30	31P2B06	WE*	89879100	1	1
27P1 A31	31 P2 B09	CPEC*	89879100	1	1
27P1B01	29P1A02	DOUTO	89879100	2	2
27P1B02	25P1B18	MXOL	89879100	2	. 2
27P1B02	31P1801	MXOL	89879100	1	1
27P1B03	31P1B02	MX1L	89879100	1	1
27P1B03	25PL A19	MX1L	89879100	2	2
27P1B04	29P1A06	DOUT2	89879100	2	2
27P1B05	29P1A08	DOUT3	89879100	2	2
27P1B06	28 P1 A05	S D3	89879100	2	2
27P1B06	1391812	SD3	89879100	1	1
27P1B07	29P1 A09	DOUT4	89879100	2	2
27P1 B08	25 P2 A20	MX4L	89879100	2	2
27P1B08	31P1B08	MX4L	898 79100	1	1
27P1B09	29P1 A14	DOUT5	89879100	2	2
27P1B10	29PLA17	DOUT6	89379100	2	2
27P1B12	29P1419	DOUT7	89879100	2	2
27P1B13	25P2B19	MX7L	89879100	2	2
27P1B13	31P1A13	MX7L	89879100	1	1
27P1B14	14P1812	SD8	89879100	1	1
27P1B14	28P1 B14	S D 8	89879100	2	2
27P1B15	29P1A25	DOUT9	89879100	2	2
27P1B16	2891818	SD9	89879100	2	2
27P1B16	14P1B10	S D9	89879100	1	1
27P1B17	26P1B15	M X2 M	89879100	2	2
27P1B17	31P1B15	MX2M	89879100	1	1
27P1B18	14P1A10	SD10	89879100	1	1
27P1B18	28P1B20	SD10	89879100	2	2
27 PL B19	26P1 A16	MX3M	89879100	2	2
27P1B19	31P1A16	M X3 M	89879100	1	1
27P1B20	31P1B17	MX7M	89879100	1	1
27P1B20	26 P2 B1 9	MX7 M	89879100	2	2
27P1B21	26P2A20	M X4 M	89879100	2	2
27P1B21	31P1B18	M X4M	89879100	1	1
27P1822	28P1 A19	SD14	89879100	2	2
27P1B22	14PLA15	SD1 4	89879100	1	1
27P1B23	14P1B26	SD13	89879100	1	1
27P1B23	28P1 A20	SD13	89879100	2	2
27P1B24	29P1B30	DOUT14	89879100	2 2	2 2
27P1B25	29 P1 B31	DOUT15	89879100	2	2
27P1B26	28P1B22	CRI*	89879100	2	2
27P1B26	22P1A12	CRI*	89879100	1	1
27P1B27	28P2A13	D17	89879100	2	2
27P1B28	28P2A11	PAR	89879100	2	2

FROM	כז	SIGNAL-NAME	W.L.	FR.LEV	TO.LEV
27P1B29	16P1 A03	SPI*	89879100	2	2
27P1B29	31P2A10	SPI*	89879100	ī	ī
27P1B30	21P2B24	PRTM*	89879100	2	2
27P1 B30	31P2 A09	PRTM*	89879100	1	1
27P1B31	31P2B10	S WRITE*	89879100	1	1
27P1B31	16P1B05	S WRITE*	89879100	2	2
27P2A01	18P1 A01	SA15	89879100	2	2
27P2A01	33P2A12	SA1 5	89879100	1	1
27P2A02	27P2B13	ICA*ICO*	89879100	2	2
27P2 A04	27P2B15	ISAISO	898 79 10 0	1	1
27P2A05	33P2A11	EDX*	898 79100	1	1
27 P2 A06	33P2A13	32KW	89879100	1	1
27P2A06	26P2A29	32KW	89879100	2	2
27P2A07	29P2A20	REF*	89879100	2	2
27P2A08	27P2B03	1CA-1CO	89879100	2	2
27P2A09	31P2A11	CRO	89879104		
27P2A09	24P1B26	CRO	89879104		
27P2A10	31P2B11	CCPE*	89879100	1	1
27P2A10	30P1B23	CCPE*	89879100	2	2
27P2A11	28P2B28	S XP *	89879100	2	2
27P2A12	2 9P2 A07	STROBE*	89879100	2	2
27P2A14	33P2B14	MSXA*	89879100	1	1,
27P2A15	22P2 421	P4M	89879100	2	2
27P2A16	29P2A01	000116	89879100	2	2
27P2A17	28P2A14	P16	89879100	1	1
27P2A18	33P2B15	SD17	89879100	1	1
27P2A18	05P1A20	SD1 7	89879100	2	2
27P2A19	33P2B17	S S*	89879100	1	1
27P2A19	16P1 B03	SS*	89879100	2	2
27P2A20	29P2B27	R/W	89879100	2	2
27P2A21	05P1 A18	SD16	89879100	2	2
27P2A21	33P2 A18	SD16	89879100	1	1
27P2A22	28P1A13	PBC	89879100	2	2
27P2A23	23P1 A07	OSC*	89879104	_	_
27P2A24	28P2A19	HOLDW	89879100	1	1
27P 2A25	28P2B27	RXA	89879100	2	2
27 P2 A26	28P2 A29	LOADRA*	89879100	1	1
27P2A28	33P2B20	SRQ*	89879100	1	1
27P2A28	16P1A01	SRO*	89879100	2	2
27P2A30	23P1 A01	VCC2	89879100	1	1
27P2B01	33P2B12	PRT SW	89879100	1	1
27P2B01	21P2A14	PRT SW	89879100	2	2
27P2B02	28P2 A05	CMDR*	89879100	2	2 2 2
27P2B03	27P2A08	ICA-ICO DOUT17	898 79100 898 79100	2 1	1
27P2B05	28P2B10				
27P2B06	28P2A27	D16	89879100 89879100	1 2	1 2
27P2B08	28P2A20	SXA*	898 79100 898 79104	2	۷
27P2B09	23P1 A08	GCM1	89879104 89879100	2	2
27P2B10	29P2A21	DISABLE	89879100	2 2	2 2
27P2B11	21P2A11	NORMAL NCRMAL	89879100	1	1
27P2Bl1	33P2B13	NUNMAL	07017100	T	

9-113 89633300 A

FROM	TO	SIGNAL-NAME	W.L.	FR .L EV	TO .L EV
27P2B12	28P2B08	В	89879100	1.	1
27P2B13	27P2A02	ICA+ICO+	89879100	2	2
27P2B14	28P2A25	HOLD	89879100	2	2
27P2B15	27P2A04	ISAISO	89879100	ī	ī
27P2B16	28P2B26	CXP*	89879100	1	1
27P2B17	28P2B18	DE*	89879100	1	1
27P2B18	16P1A10	SRSM*	89879100	2	2
27P2B18	33P2B16	SRSM*	89879100	1	1
27P2B19	21P2808	DFEO	89879100	2	2
27P2B19	31P2B18	DFEO	89879100	1	1
27P2B20	31 P2 A1 9	MDEL	89879100	1	1
27P2B20	24P1B20	MDEL	89879100	2	2
27P2B21	23P1 B11	GND	89879104		
27P2B22	28P2B29	BRWRA*	89879100	1	1
27P2B23	31P2B20	GPEC*	89879100	1	1
27 P 2B23	21P1B21	GPEC*	89879100	2	2
27P2B24	19P1A09	SVIO*	89879100	2	2
27P2B24	33P2B18	SVIO*	89879100	1	1
27P2B25	28P2B14	ACV ANCE*	89879100	2	2
27P2B26	31P2A22	PEL*	89879100	1	1
27P2B26	20P2 407	PEL*	89879100	2 2	2
27P2B27	29P2 A26	CE*	89879100		2
27P2B28	21P1B22	RGP WR	89879100	2	2
27 P2 B2 8	33P2A22	RGPWR	89879100	1	1
27P2B30	21 P2 B 26	32M	89879100	1	1
27P2B31	28P2B31	MPWR*	89879100	1	1
28P1 A01	27 P1 A03	SD1	89879100	2	2
28P1401	33P1B01	SD1	89879100	1	1
28P1A02	29P1B03	DINO	89879100	2	2
28 P1 A03	29P1 B07	DIN3	89879100	2	2
28P1A04	29P1A05	DIN2	89879100	2	2
28P1 A05	33P1 B08	S D3	89879100	1	1
28P1 A05	27P1 806	S D 3	89879100	2	2
28P1A06	1891408	SA3	89879100	2	2
28 P1 A06	33P1A10	SA3	89879100	1	1
28P1A07	29P1B16	DIN5	89879100	2	2
28P1A08	29P1A07	DIN4	89879100	2	2
28P1 A09	33P1B12	S A5	89879100	1	1
28P1A09	18P1B09	SA5	89879100	2	2
28PLA10	25P1 A21	ALU3L	89879100	2	2
28 P1 A10	31P1 A10	ALU3L	89879100	1	1
28P1A11	31P1A11	ALU1L	89879100	1	1
28P1A11	25P1B30	ALU1L	89379100	2 2	2
28P1A12	22 P1 A25	SPBM*	898 79 100		2
28P1A12	33P1B13	SPBM*	89879100	1	1
28P1A13	27P2A22	PBC	89879100	2	2 1 2 2 2 1
28P1A14	29P1B19	DIN8	89879100	2	2
28P1A15	27P1A18	SD11	89879100	2	2
28P1A15	33P1 A16	SD11	89879100	1	
28P1A16	29P1A15	DIN6	89879100	2	2
28P1A17	29P1 A28	DIN 10	89879100	2	2

FROM	ťΣ	SIGNAL-NAME	W.L.	FR.LEV	TO.LEV
28P1A18	29P1 B20	DIN9	89879100	2	2
28P1A19	33P1B18	SD14	89879100	ī	ī
28P1 A19	27P1B22	SD14	89879100	2	2
28P1A20	27P1B23	SD13	89879100	2	2
28P1A20	33P1B21	SD13	89879100	1	1
28P1 A21	33P1 B22	S A6	89879100	1	1
28P1A21	18P1B06	SA6	89879100	2	2
28P1A22	26P1B30	ALUIM	89879100	2	2
28P1A22	31 P1 B22	ALUIM	89879100	1	1
28P1423	27P1A20	SD12	89879100	2	2
28P1 A23	33P2802	SD12	89879100	1	1
28P1 A24	33P2B04	SD15	89879100	1	1
28P1A24	27P1A19	SD15	89879100	2	2
28P1A25	29P1 B28	DIN14	89879100	2	2
28P1A26	18P1B02	SALO	89879100	2	2
28P1A26	33P2B05	SA10	89879100	1	1
28P1 A27	26P1B27	ALU2M	89879100	2	2
28P1A27	31P1A23	ALU2M	89879100	1	1
28P1428	31P1B23	ALUOM	89879100	1	1
28P1A28	26PL B24	ALUCM	89879100	2	2
28P1A30	33P2B09	SA14	89879100	1	1
28P1A30	18P1B04	SA14	89879100	2	2
28P1A31	18P1 404	SA13	89879100	2	2
28P1A31	33P2B10	SA13	89879100	1	1
28P1B01	33P1B02	SA2	89879100	1	1
28P1B01	18P1808	SA2	89879100	. 2	2
28P1B02	29P1A03	DIN1	89879100	2	2 2 1
28P1B03	27 P1 A01	S 00	89879100	2	2
28P1B03	33P1B04	SDO	89879100	1	1
28P1B04	33P1B06	SD2	89879100	1	1
28P1B04	27P1 A05	SC2	89879100	2	2 2
28P1B05	27P1A12	SD7	89879100	2	
28 P1 B0 5	33P1B09	SD7	89879100	1	1
28P1 B06	33P1B10	S D6	89879100	1	1
28P1B06	27P1A10	SD6	89879100	2	2
28P1B07	27P1 A08	SD5	89879100	2	2
28P1B07	33P1 A11	SD5	89879100	1	1
28P1B08	33P1A12	SD4	89879100	1	1
28 Pt B08	27 P1 A07	S D4	89879100	2	2
28P1B09	18P1A09	SA4	89879100	2	2 2 1
28P1B09	33P1A13	SA4	89879100	1	1
28 PL BL O	25P1B27	ALUZL	89879100	2	2
28P1B10	31P1B10	ALU2L	89879100	1	1
28P1B12	31P1A12	ALUOL	89879100	1	1
28P1B12	25P1 B24	ALUOL	89879100	2	2
28P1B13	22P1B17	CPBM*	89879100	2	2
28P1B13	33P1B14	CPBM*	89879100	1	1
28P1B14	33PLB15	SD8	89879100	1	1
28P1B14	27P1B14	SD8	89879100	2	2
28 P1 B1 6	29P1 A27	DINII	89879100		2
28P1B17	29P1418	DIN7	89879100	2	2

9-115 89633300 A

FROM	TO	SIGNAL-NAME	N.L.	FR.LEV TO.LEV
28P1B18	27P1B16	SD9	89879100	2 2
28P1 B1 8	33PLB17	SD9	89879100	$\bar{1}$ $\bar{1}$
28P1B19	27P1A25	CAA15	89879100	1 1
29 P1 B2 O	33P1 A22	SD10	89879100	1 1
28P1B20	27P1818	SD10	89879100	2 2
28P1B21	18P1A03	SAll	89879100	2 2
28P1B21	33P1 A23	SA11	89879100	1 1
28P1B22	27P1B26	CRI*	89879100	2 2
28P1B22	33P1B23	CRI*	89879100	1 1
28P1B23	33P2B03	S A7	89879100	1 1
28P1B23	18P1A06	SA7	89879100	2 2
28P1B24	29P1B25	DIN12	89879100	2 2 2 2
28P1B25	29P1 B25	DIN15	89879100	2 2
28P1B26	29P1B27	DIN13	898 79100	2 2 2 2
28P1B27	1891801	SA12	89879100	2 2
28P1B27	33 P2 B 06	SA12	89879100	1 1
28P1B28	26P1A21	ALU3M	89879100	2 2
29P1B28	31P2B02	ALU3M	89879100	1 1
28P1B29	33P2A09	SA9	89879100	1 1
28P1829	1891807	SA9	89879100	2 2 2 2 1 1
28 P1 B3 O	18P1 A07	S 48	89879100	2 2
28P1B30	33P2A10	SA8	89879100	
28P1B31	32P2B01	DX3*	89879100	1 1
28P2 A01	3 0P2 B01	DX1+	89879100	1 1
28P2A02	30P2AC6	MDX1*	89879100	1 1
28P2A04	31P2 A06	MDX2*	89879100	
28P2A05	36P2B01	DX7*	89879100	1 1
28P2A06	27P2B02	C MD R*	89879100	2 2
28 P2 A0 7	35 P2 A06	MDX6*	89879100	1 1
28P2A08	36P2A06	MDX 7*	89879100	1 1
28P2A09	31P2B12	ALU7L	89879100	1 1
28P2A09	25P2B15	ALU7L	89879100	2 2 2 2
28P2A10	29P2A05	DIN17	89879100	2 2
28P2A11	27P1B28	PAR	89879100	2 2
28P2A12	25P2 415	ALU6L	89879100	2 2
28P2A12	31P2B13	ALU6L	89879100	. 1 1
28P2A13	27P1B27	D17	89879100	2 2
28P2A14	27P2A17	P16	89879100	1 1
28P2A15	31P2B15	ALU5L	89879100	1 1
28 P2 A1 5	25P2A16	ALU5L	89879100	2 2 2 2 1 1
28P2A16	26P2B17	ALU4M	89879100	2 2
28P2A16	31P2B16	ALU4M	89879100	
28P2A17	31P2A18	ALU4L	89879100	1 1
28P2A17	25P2817	ALU4L	89879100	2 2
28P2A18	29P2B22	ACA8	89879100	2 2
28P2A19	27P2 A24	HCL DW	89879100	1 1 2 2 2 2
28P2A20	27P2B08	SXA*	89879100	2 2 2
28P2A21	29P2B25	ARA3	89879100	2 2
28P2A22	27P2B06	D16	89879100	1 1
28P2A23	29P2A28	ARA2	89379100	2 2 1 1
28 P2 A24	33P2A19	SAO	89879100	1 1

63

FROM	ro	SIGNAL-NAME	W.L.	ED JEW	TO.LEV
FROM	4.3	3 JUNAL-NAME	W.L.	FROLEV	IU.LEV
29 P 1 A 0 6	27P1 B04	DOUT2	89879100	2	2
29P1A07	2891408	DIN4	89879100	2	2
29P1 A07	30P1 A07	DIN4	89879101	1	1
29P1 A08	27P1 B05	DOUT3	89879100	2	2
29P1A08	30P1A08	DOUT3	89879101	1	1
29 PL A09	30PL A09	DOUT4	89879101	1	1
29P1 A09	27P1B07	DOUT4	89879100	2	2
29P1A14	27P1B09	DOUT5	89879100	2	2
29Pl A14	30P1 A14	DCUT5	89879101	1	1
29P1A15	28P1A16	DIN6	89879100	. 2	2
29PLA15	30P1A15	DIN6	89879101	1	1
29P1 A1 7	30P1 A17	DOUT6	89879101	1	1
29P LA17	27P1B10	DOUT6	89879100	2	2
29P1A18	28P1B17	DIN7	89879100	2	2
29P1A18	30P1 A18	DIN7	89879101	1	1
29P1A19	27P1B12	DOUT7	89879100	2	2
29P1 A19	30P1A19	DCUT7	89879101	1	1
29P1A20	27PLA13	DOUT8	89879100	2 .	2
29 PLA 2 O	30P1 A20	DOUT8	89879101	1	1
29P1A25	27P1B15	DGU 19	89879100	2	2
29P1A25	30P1A20	DOUT9	89879101	1	1
29PLA27	28P1B16	DINIL	89879100	2	2
29P1A27	30PL A27	DIN11	89879101	1	. 1
29P1A28	30P1A28	DIN10	89879101	1.	1
29P1 A28	28 P1 A17	DIN10	89879100	2	2
29Pl A30	27PLA17	DOUT11	89879100	2	2
29P1A30	30P1A30	DOUT11	89879101	1	1
29P1 A3 1	27P1A21	DOUT12	89879100	2	2
29P1A31	30P1A31	DOUT12	89879101	1	1
29P1B03	28P1 A02	D INO	89879100	2	2
29P1B03	3 OP1 B03	DINO	89879101	1	1
29P1B07	28P1A03	DIN3	89879100	2	2
29P1B07	30P1B07	DIN3	89879101	1	1
29P1B16	30P1 B16	DIN5	89879101	1	1
29P1B16	28P1A07	DIN5	89879100	2	2
29 PL B19	28P1 414	DIN8	89879100	2	2
29PlBl9	30P1B19	DIN8	89879101	1	1
29P1B20	28P1A18	DIN9	89879100	2	2
29 P1 B20	30P1 B20	DIN9	89879101	1 -	1
29P1B24	27P1A16	DOUTLO	89879100	2	2
29P1B24	30P1 B24	DOUTIO	89879101	1	1
29P1B25	30PL B25	DIN12	89879101	1	1
29P1B25	28P1B24	DIN12	89879100	2	1 2 1
29P1B26	30P1826	DIN15	89879101	1	1
29P1B26	28P1 B25	DIN15	89879100	2	2
29P1B27	30P1B27	DIN13	89879101	1	1 2 2
29P1B27	28P1B26	DIN13	89879100	2	2
29P1B28	28P1 A25	DIN14	89879100	2	2
29P1B28	30P1B28	DIN14	89879101	1	1
29P1B29	27P1 A24	DOUT13	89879100	2	2
29P1B29	30P1B29	DOUT13	89879101	1	1

FROM	TO	SIGNAL-NAME	W.L.	FR.LEV TO.LEV
29P1B30	27P1B24	DOUT14	89879100	2 2
29P1B30	30P1 B 30	DOUT14	89879101	2 2 1 1
29P1B31	30P1B31	DOUT15	89879101	1 1
29P1B31	27PLB25	DOUT15	89879100	2 2
29P2A01	27P2A16	DOU T1 6	89879100	2 2
29P2A01	30P2A01	DOUT16	89879101	1 1
29 P2 A0 2	28P2B10	DCUT17	89879100	2 2
29P2A02	30P2A02	DOUT1 7	89879101	1 1
29P2A04	30P2 A04	DIN16	89879101	1 1
29P2 A04	28P2B12	DIN16	89879100	2 2
29P2A05	28P2A10	DIN17	898 79100	2 2
29 P2 A05	30P2 A05	DIN17	89879101	1 1
29P2A06	28P2B03	MDXO*	89879100	1 1
29P2A07	30P2A07	STROBE*	89879101	1 1
29P2A07	27P2A12	STROBE*	89879100	2 2
29P2A16	20P2B27	VSS	89879100	1 1
29P2A20	30P2A20	REF*	89879101	1 1
29 P2 A20	27 P2 A07	REF*	89879100	2 2
29P2A21	27P2B10	DISABLE	89879100	2 2
29 P 2 A 2 1	30P2 A21	DISABLE	89879101	1 1
29P2A23	30P2 A23	ACA7	89879101	1 1
29P2A23	28P2B24	ACA7	89879100	2 2 2 2
29P2A24	28P2 A27	1K3*	89879100	2 2 2 2
29P2A24	30P2A24	1 K3*	89879101	1 1
29P2A25	30P2A25	ARAO	89879101	1 1
29 P2 A25	28P2B15	ARAO	89879100	2 2 2 2
29P2A26	27P2B27	CE*	89879100	2 2
29P2A26	30P2A26	C E*	89879101	1 1
29P2A27	28P2B20	ACA9	89879100	2 2
29P2A27	30P2A27	ACA9	89879101	1 1
29P2A28	28P2 A23	ARA2	89879100	2 2
29P2A28	30P2 A28	ARA2	89879101	1 1
29P2A29	28P2B22	ARA1	89879100	2 2
29P2A29	30P2 A29	ARA 1	89879101	1 1
29P2A30	28P2A28	1 KO*	89879100	2 2
29P2A30	30P2A30	1KO*	89879101	1 1
29P2B22	30P2B22	AC A8	89879101	1 1
29P2B22	28P2A18	ACA8	89879100	2 2
29P2B23	28P2B17	ACA6	89879100	2 2
29P2B23	30P2B23	AC A6	89879101	1 1
29P2B24	28P2A26	1K2*	89879100	2 2
29P2B24	30P2B24	1K2*	89879101	1 1
29P2B25	30P2 B25	ARA3	89879101	1 1
29P2B25	28P2A21	ARA3	89879100	2 2
29P2B26	28P2B19	ACA5	89879100	2 2
29P2B26	30P2B26	ACA5	89879101	1 1
29P2B27	30P2B27	R/W	89879101	1 1
29 P2 B2 7	27P2A20	R/W	89879100	2 2
29P2B28	28P2B23	ARA4	89879100	2 2
29P2B28	30P2B28	ARA4	89879101	1 1
29P2B29	28P2B30	1K1*	89879100	2 2

FROM	TO	S IGNAL-NAME	M.L.	FR .L EV	TO .L EV
29P2B29	30P2B29	1K1*	89879101	1	1
29P2B30	28P2B31	MPWR*	89879100	2	2
29P2B30	30P2B30	MPWR*	89879101	1	ī
30P1A02	29P1 A02	DOUTO	89879101	1	1
30P1A02	31 P1 A02	DCUTO	89879101	2	2
30P1A03	29P1A03	DIN1	89879101	1	1
30P1A03	31P1A03	DINI	89879101	2	. 2
30P1A04	29P1 A04	DOUT1	89879101	1	1
30P1A04	31P1A04	DOUT1	89879101	2	2
30P1 A05	29P1 A05	DIN2	89879101	1	1
30P1A05	31 Pl A 05	DIN2	89879101	2	2 1
30P1A06	29P1A06	DOUT2	89879101	1	1
30P1 A06	31 P1 A06	DOUT2	89879101	2	2
30P1A07	29P1AC7	DIN4	89879101	1	1
30P1407	31P1A07	DIN4	89879101	2	2
30P1 A08	31 P1 A08	DCUT3	89879101	2	2 1 2 2 1
30P1408	29P1A08	DOUT3	89879101	l	1
30P1 A09	29P1 A09	DOUT4	89879101	1	1 2
30P1A09	31 PL A09	DOUT4	89879101	2	2
30P1A14	29P1A14	DOUT5	89879101	1	1 2
30P1A14	31P1 A14	DOUT5	89879101	2	2
30P1A15	29P1 A15	DIN6	89879101	1	1
30P1A15	31P1A15	DIN6	89879101	2	2
30P1A17	31PL A17	DOUT6	89879101	2	2
30P1A17	29PLA17	DGUT6	89879101	1	1
30P1A18	29P1A18	DIN7	89879101	1	1
30 P1 A1 8	31 P1 A1 R	DIN7	89879101	2	2
30P1A19	29P1A19	DOUT7	89879101	1	1
30PLA19	31P1 A19	DOUT7	89879101	2	2
30P1A20	29PL A20	DOUT8	89879101	1	1
30P1A20	31P1A20	DOUT8	89879101	2	2
30P1 A20	29PL A25	00019	89879101	1	1
30P1A25	31P1A20	DOUT9	89879101	2	2
30P1A27	29P1A27	DIN11	89879101	1	1
30P1A27	31 PL A27	DIN11	89879101	2	2
30P1A28	29P1A28	DIN10	89879101	1	. 1
30P1A28	31P1A28	DIN10	89879101	2 1	2
30P1 A3 0	29P1 A30	POUT11	89879101		1
30P1A30	31P1A30	DOUT11	89879101	2 1	2
30PL A31	29P1 A31	DOUT12	89879101	1	1
30P1A31	31 PL A 31	DOUT12	89879101	2	2
30P1B03	31P1B03	DINO	89879101	2	2
30P1B03	29P1 B03	DINO	89879101	1	1
30P1B07	29P1B07	D IN3	898 79101	1	1
30P1B07	31P1B07	DIN3	89879101	2	2
30P1B16	31P1B16	DIN5	89879101	2	2
30P1B16	29P1B16	D INS	89879101	1	1
30P1B19	31P1B19	DINB	89879101	2	2
30P1B19	29P1B19	DIN8	89879101	1	1
30P1820	31P1B20	DIN9	89879101	2	2
30P1B20	29P1 B20	DIN9	89879101	1	1

FROM	TO	S.IGNAL-NAME	W.L.	FR.LEV	TO.LEV
30P1B23	27P2A10	CCPE*	89879100	2	2
30P1B23	20P1A28	CCPE*	89879100	1	1
30P1B24	31 P1 B24	DCUT10	89879101	2	2
30P1B24	29P1B24	DOUT1 0	89879101	1	1
30P1B25	31P1B25	DIN12	89879101	2	2
30P1B25	29PLB25	DIN12	89879101	1	ī
30P1B26	29P1826	DIN15	89879101	ī	ī
30P1826	31P1B26	DIN15	89879101	2	2
30P1B27	31P1B27	DIN13	89879101	2	2
30P1B27	29P1827	DIN13	89879101	1	1
30P1 B28	31P1828	DIN14	89879101	2	2
30P1B28	29P1B28	DIN14	89879101	1	1
30P1B29	29P1B29	DOUT13	89879101	1	1
30P1 B2 9	31 P1 B29	DOUT13	89879101	2	2
30P1B30	31P1B30	DOUT1 4	89879101	2	2
30P1B30	29P1B30	DOUT14	89879101	1	1
30P1831	29P1 B31	DOUT15	89879101	1	1
30P1B31	31P1831	DOUT15	89879101	2	2
30P2A01	29 P2 A01	DOUT16	89879101	1	1
30P2A01	31P2A01	DOUT16	89879101	2	2
30P2A02	31P2A02	DOUT17	89879101	2	2
30P2A02	29P2 A02	DOUT17	89879101	1	1
30P2A04	29P2404	DIN16	89879101	1	1
30P2A04	31P2A04	DIN16	89879101	2	2
30P2A05	31 P2 A05	DIN17	89879101	2	2
30P2A05	29P2A05	DIN17	89879101	1	1.
30P2 A06	28 P2 A02	MDX1*	89879100	1	1
30P2A07	2 9P2 A07	STROBE*	89879101	1	1
30P2A07	31P2A07	STROBE*	89879101	2	2
30P2A20	29P2 A20	REF*	89879101	1	1
30P2A20	31P2A20	REF*	89879101	2	2
30P2A21	29P2A21	DISABLE	89879101	1	1
30P2 A21	31P2 A21	DISABLE	89879101	2	2
30P2A23	29P2A23	ACA7	89879101	1	1
30P2A23	31P2A23	ACA7	89879101	2	2
30P2A24	29P2 A24	1 K3*	89879101	1	1
30P2A24	31P2A24	1K3*	89879101	2	2
30P2A25	29P2A25	ARAO	89879101	1	1
30P2A25	31P2A25	ARAO	89879101	2	2
30P2A26	31P2A26	CE*	89879101	2	2
30P2A26	29 P2 A26	CE*	89879101	1	1
30P2A27	29P2A27	ACA9	89879101	1	. 1
30P2A27	31P2A27	ACA9	89879101	2	2
30P2A28	29P2 A28	ARA2	89879101	1	1
30P2A28	31P2A28	ARA2	89879101	2	2
30P2A29	29P2A29	ARA1	89879101	1	1
30P2A29	31 P2 A2 9	ARA1	89879101	2	2
30P 2A 30	31P2A30	1K0*	89879101	2	2
30 P2 A30	29P2A30	1KO*	89879101	1	1
30P2B01	28P2A01	DX1*	89879100	1	1
30P2B22	29P2B22	ACA8	89879101	1	1

FROM	ro	SIGNAL-NAME	W.L.	FR.LEV	TO.LEV
30P2B22	31P2B22	AC A8	89879101	2	2
30P 2B 23	29P2B23	ACA6	89879101	ī	ī
30P2823	31P2B23	ACA6	89879101	2	2
30P2B24	29P2B24	1 K2*	89879101	ī	ī
30P2B24	31P2B24	1K2*	89879101	2	2
30P2B25	29P2B25	ARA3	89879101	ī	1
30P2B25	31 P2 B 25	ARA3	89879101	2	2
30P2B26	29P2B26	ACA5	89879101	1	1
30P2B26	31P2B26	ACA5	89879101	2	2
30P2B27	31P2B27	R/W	89879101	2	2
30P2B27	29P2827	R/W	89879101	1	1
30P2B28	31P2B28	ARA4	89879101	2	2
30P2B28	29P2B28	ARA4	89879101	1	1
30P2B29	29P2B29	1K1*	89879101	1	1
30P2B29	31P2B29	1K1*	89879101	2	2
30P2B30	31P2B30	MPWR*	89879101	2	2
30P2B30	29P2B30	MPWR *	89879101	1	1
31P1A02	32PLA02	DOUTO	89879101	1	1
31P1A02	30P1A02	DOUTO	89879101	2	2
31P1A03	32P1A03	DIN1	89879101	1	1
31P1A03	30P1403	DINI	89879101	2	2
31P1404	30P1 A04	DOUT1	89879101	2	2
31P1 A04	32 PL A04	DOUT1	89879101	1	1
31P1A05	32P1A05	DIN2	89879101	1	1
31P1A05	30P1 A05	DIN2	89879101	2	2
31P1A06	32 P1 A06	DOUT2	89879101	1	1
31P1A06	30P1A06	DOUT2	89879101	2	2
31P1 A07	30P1 A07	DIN4	89879101	2	2
31P1A07	32P1 A07	DIN4	89879101	1	1
31P1A08	32P1A08	DOUT3	89879101	1	1
31P1 A08	30P1 A08	DGUT3	89879101	2	2
31P1A09	30P1A09	DOUT4	89879101	2	2
31P1A09	32P1 A09	DOUT4	89879101	1	1
31P1A10	28P1 A10	ALU3L	89879100	1	1
3191411	28P1A11	ALUIL	89879100	1	1
31P1412	28P1B12	ALUOL	89879100	1	1
31P1A13	27P1 B13	MX7 L	89879100	1	1
31P1A14	30P1A14	00015	89879101	2	2
31P1 A14	32P1A14	DOUT5	89879101	1	1 -
31P1A15	32P1 A15	DIN6	89879101	1	1
31P1A15	30P1A15	DIN6	89879101	2	2
31P1 A16	27P1B19	MX3M	89879100	1	1
31P1A17	32P1A17	DOU 1 6	89879101	1	1
31P1A17	30P1A17	DOUT6	89879101	2	2
31P1A18	30 PL A18	DIN7	89879101	2	2
31P1A18	32P1A18	DIN7	89879101	1	1
31P1A19	32P1 A19	DOUT7	89879101	1	1
31P1A19	30P1 A1 9	DOUT7	89879101	5	2
31P1A20	30P1A25	00019	89879101	2	2
31 P1 A20	32P1 A20	DOUTS	89879101	1	1
31P1A20	30P1 A 20	DOUT8	89879101	2	2

FROM	TO	SIGNAL-NAME	W.L.	FR.LEV TO.LEV
31P1A22	27P1 A23	M X5M	89879100	1 1
31P1 A23	28P1 A27	ALU2M	89879100	i i
31P1A25	32P1A20	DOUT9	89879101	1 1
31P1 A27	30P1 A27	DIN11	89879101	2 2
31P1A27	32P1 A27	DIN11	89879101	1 1
31P1A28	32P1A28	DIN10	89879101	1 1
31P1 A28	30P1 A28	DIN10	89879101	2 2
31P1A30	32P1A30	DOUT11	89879101	
31P1430	30P1A30	DOUT11	89879101	1 1 2 2 2 2
31P1A31	30 PL A31	DOUT12	89879101	2 2
31P1431	32P1A31	DOUTL2	89879101	1 1
31P1B01	27P1B02	MXOL	89879100	1 1
31P1B02	27P1 B03	MX1L	89879100	1 1
31P1B03	30P1B03	DINO	89879101	2 2
31P1B03	32P1B03	DINO	89879101	1 1
31P1B04	27P1 A04	MX2L	89879100	1 1
31P1B06	27P1A06	MX3L	89879100	1 1
31PLB07	30P1B07	DIN3	89879101	2 2
31P1B07	32P1B07	DIN3	89879101	1 1
31P1B08	2791808	MX4L	89879100	1 1
31P1B09	27PL A09	MX5 L	89879100	ī ī
31P1B10	28P1B10	ALU2L	89879100	īī
31P1B12	27P1 A11	MX6L	89879100	ī ī
31P1B13	2 7P1 A1 4	MXOM	89879100	ī ī
31P1B14	27P1A15	MX1M	89879100	ī i
31P1B15	27P1B17	MX2M	89879100	ī ī
31P1B16	30P1B16	DINS	89879101	2 2
3121816	32P1816	DIN5	89879101	īī
31P1817	27P1B20	MX7M	89879100	īīī
31P1B18	27P1B21	MX4M	89879100	ĩ ĩ
31P1B19	32P1B19	DIN8	89879101	î î
31P1B19	30P1B19	DINB	89879101	2 2
31P1B20	30P1B20	DIN9	89879101	2 2
31P1820	32P1 B20	DIN9	89879101	īīī
31P1821	27P1 A22	MX6 M	89879100	ī ī
31P1B22	28P1A22	ALU1M	89879100	ĩ ĩ
31P1B23	28P1 A28	ALUOM	89879100	ī ī
31P1B24	32P1B24	DOUT1 G	89879101	i i
31P1B24	30P1B24	DOUT10	89879101	2 2
31P1B25	30P1 B25	DIN12	89879101	2 2
31P1B25	32P1825	DIN12	89879101	īīī
31P1B26	32P1B26	D IN 15	89879101	
31P1B26	3 OP1 B25	DIN15	89879101	2 2
31P1B27	30P1B27	DIN13	89879101	$\overline{2}$ $\overline{2}$
31P1B27	3 2P1 B27	DIN13	89879101	1 1 2 2 2 2 1 1
31P1B28	3 OP1 B28	DIN14	89879101	
31P1B28	32P1B28	DIN14	89879101	2 2 1 1
31P1B29	32P1 B29	DOUT13	89879101	i i
31P1B29	30P1B29	DOUT13	89879101	
31P1B30	30P1830	DOUT14	89879101	2 2 2 2
31PLB30	32P1B30	DOUT14	89879101	1 1
		· · · · -		₹

89633300 A

FROM	TO	SIGNAL-NAME	H.L.	FR.LEV	TO.LEV
31P1B31	3291831	DOUT15	89879101	1	1
31P1B31	30P1B31	DOUT15	89879101	2	2
31P2A01	30P2 A01	DOUT16	89879101	2	2
31P2A01	32P2401	DOUT16	89879101	1	1
31P2A02	32P2A02	DOUT17	89879101	1	1
31P2A02	30P2A02	DOUT17	89879101	2	2
31P2A04	30P2A04	DIN16	89879101	2	2
31 P2 A04	32 P2 A04	DIN16	89879101	1	1
31P2A05	32P2A05	D IN1 7	89879101	1	1
31P2A05	30P2 A05	D IN 17	89879101	2	2
31P2A06	28P2 A04	MDX2*	89879100	1	1
31P2A07	30P2A07	STROBE*	89879101	2	2
31P2A07	32P2A07	STROBE*	89879101	1	1
31P2A09	27P1B30	PRTM*	89879100	1	1
31P2A10	27P1B29	SPI*	89879100	1	1
31P2A11	27P2 A09	CRO	89879104		
31P2A13	28P2B09	ALU5M	89879100	1	1
31P2A18	28P2A17	ALU4L	89879100	1	1
31P2A19	27 P2 B20	MDEL	89879100	1	1
31P2A20	32P2A20	REF*	89879101	1	ī
31P2A20	30P2A20	R EF*	89879101	2	2
31P2A21	30P2 A21	DISABLE	89879101	2	2
31P2A21	32P2A21	DISABLE	89879101	1	1
31P2A22	27P2B26	PEL*	89879100	ī	ī
31P2A23	32P2A23	ACA7	89879101	1	ī
31P2A23	30P2A23	ACA7	89879101	Ž	2
31P2A24	32P2A24	1K3*	89879101	1	1
31P2A24	30P2A24	1 K3*	89879101	2	2
31P2A25	32P2 A25	ARAO	89879101	ī	ī
31P2A25	30P2 A25	ARAO	89879101	2	2
31P2A26	30P2A26	CE*	89879101	2	2
31P2A26	32P2A26	CE*	89879101	1	ī
31P2A27	30P2 A27	ACA9	89879101	Ž	2
31P2A27	32P2A27	ACA9	89879101	ī	1
31P2A28	32P2 A28	ARA 2	89879101	ī	ī
31P2428	30P2A28	ARA2	89879101	2	
31P2A29	30P2A29	ARAI	89879101	2	2 2
31P2A29	32P2A29	ARA1	89879101	ī	ī
31P2A30	30P2A30	1 KO*	89879101	Ž	Ž
31P2A30	32P2A30	1K0*	89879101	1	ī
31 P2 B01	28 P2 B01	DX2*	89879100	ī	ī
31P2B02	28P1B28	ALU3M	89879100	1	ī
31P2B03	27P1 A26	MX17	89879100	ī	ī
31P2B04	27PL A27	MPRY	89879100	ī	ī
31P2B05	27P1A28	CVIO1*	89879100	i	ī
31 P2 B06	27P1 A30	WE*	89879100	i	i
31P2B09	27PLA31	CPEC*	89879100	ī	î
31P2B10	27P1B31	S WRITE*	89879100	i	ī
31P2B11	27P2A10	CCP E*	89879100	ī	ī
31P2B12	28P2A09	ALU7L	89879100	ī	ī
31P2B13	28P2A12	ALU6L	89879100	ī	ī
					-

FROM	כז	SIGNAL-NAME	W.L.	FR.LEV	TO.LEV
31P2B14	28P2B13	ALU7M	89879100	1	1
31P2B15	28P2A15	ALU5L	89879100	ī	ī
31P2B16	28 P2 A16	ALU4M	89379100	ī	ī
31P2B17	28P2B16	ALU6M	89879100	ī	ī
3192818	27P2B19	DFEO	89879100	ī	i
31P2B20	27P2B23	GPEC*	89879100	1	1
31P2B22	30P2B22	ACA8	89879101	2	
31P2B22	32P2B22	ACA8	89879101	1	1
31 P2 B2 3	30P2B23	AC A6	89879101	2	2 1 2
31P2B23	32P2B23	ACA6	89879101	1	1
31P2B24	32P2824	1K2*	89879101	1	
31P2B24	30P2B24	1 K2 *	89879101	2	2
31P2B25	30P2B25	ARA3	89879101	2	1 2 2 1
31P2B25	32P2B25	ARA3	89879101	1	1
31P2B26	32P2B26	ACA5	89879101	1	1
31P2B26	30P2B26	ACA5	89879101	2	2
31P2B27	32P2B27	R/W	89879101	1	1
31P2B27	30P2B27	R/W	89879101	2	2 1 2 1 2 2 1 2 1
31P2B28	32P2B28	ARA4	89879101	1	1
31P2B28	30P2B28	ARA4	89879101	2	2
31P2B29	30P2B29	1 K1 *	89879101	2	2
31P2B29	32P2B29	1K1*	89879101	1	1
31P2B30	30P2B30	MPWR*	89879101	2	2
32P1A02	31P1A02	DOUTO	89879101	1	1
32P1A02	33P1 A02	DOUTO	89879101	2	2
32P1A03	31 P1 A 03	DIN1	89879101	1	1
32P1A03	33P1A03	DIN1	89879101	2	2
32P1 A04	31 P1 A04	DOUTI	89879101	1	1
32P1A04	33P1A04	DOUTL	89879101	2	2
32P1405	31P1405	DIN2	89879101	1	1 2 2 1
32P1 A05	33 P1 A05	DIN2	89879101	2	2
32P1406	33P1A06	DOUT2	89879101	2	2
32P1 A06	31P1 A06	DOUT2	89879101	1	1
32PLA07	31 PL A07	DIN4	89879101	1	1
32P1 A07	33P1A07	DIN4	89879101	2	2
32P1 A08	33P1 A08	DOUT3	89879101	2	2
32P1A08	31 P1 A08	DOUT3	89879101	1	1
32P1A09	31P1A09	DOUT4	89879101	1	1
32P1 A09	33PLA09	DCUT4	89879101	2	2 2
32P1A14	33P1A14	DOUT5	89879101	2	2
32 P1 A 1 4	31P1A14	DOUT5	89879101	1	1
32PLA15	33P1 A15	DIN6	89879101	2	2
32P1A15	31P1A15	DIN6	89879101	1	1
32P1A17	31P1A17	DOUT6	89879101	1	1
32P1A17	33 P1.A1 7	DOU T6	89879101	2	2
32P1A18	31P1A18	DIN7	89879101	1	1
32P1A18	33P1A18	DIN7	89879101	2	2
32P1A19	31 Pl A 19	DOUT 7	89879101	1	1
32P1A19	33P1A19	DOUT?	89879101	2	2 1
32P1A20	31P1A25	DOUT9	89879101	1	
32P1A20	33P1A20	DOUT8	89879101	2	2

FR7M	ÇT	SIGNAL-NAME	W.L.	FR.LEV TO.LEV
32P1 A20	31P1A20	DOUT8	89879101	1 1
32P1A25	33P1 A20	DOUT9	89879101	
32P1A27	33P1A27	DIN11	89879101	2 2 2 2
32PLA27	31P1A27	DIN11	89879101	1 / 1
32P1428	31P1A28	DINIO	89879101	1 1
32P1A28	33P1A28	DIN10	89879101	2 2
32P1A30	33P1 A30	DCUT11	89879101	2 2 2 2
32P1A30	31P1A30	DOUTLI	89879101	1 1
32PLA31	33P1 A31	DOUT12	89879101	1 1 2 2
32P1 A31	31P1A31	DOUT12	89879101	1 1
3291803	31P1B03	DINO	89879101	1 1
32P1B03	33P1B03	DINO	89879101	1 1 2 2 2 2
32P1B07	33P1B07	DIN3	89879101	2 2
32P1B07	31P1B07	DIN3	89879101	1 1
32P1B16	31P1816	DIN5	89879101	1 1
32P1B16	33P1816	DIN5	89879101	2 2
32P1B19	33P1819	DIN8	89879101	2 2
32P1B19	31 P1 B1 9	DIN8	89879101	1 1
32P1B20	33P1B20	DIN9	89879101	2 2
32P1B20	31P1B20	DIN9	89879101	1 1
32P1B24	33P1 B24	DOUT10	89879101	2 2
32P1B24	31P1B24	DOUT10	89879101	1 1
32P1B25	31P1B25	DIN12	89879101	1 1
32P1B25	33P1B25	DIN12	89879101	2 2
32P1B26	33P1B26	DIN15	89879101	2 2
32P1 B26	31P1B26	DIN15	89879101	1 1
32P1B27	33P1B27	DIN13	89879101	2 2
32P1B27	31P1827	DIN13	89879101	1 1
32P1B28	31 P1 B28	DIN14	89879101	1 1
32P1828	33P1B28	DIN14	89879101	2 2
32P1B29	33P1B29	DOUT13	89879101	2 2
32P1B29	31 PL B29	DOUT13	89879101	1 1
32P1830	31P1B30	DOUT14	89879101	1 1
32P1 B30	33P1B30	DOUT14	89879101	2 2
32P1B31	33P1 B31	DOUT15	89879101	2 2
32P1B31	31P1B31	DOUT15	89879101	1 1
32P2A01	31P2A01	DOUT16	89879101	1 1
32P2A01	33P2A01	DOU 11 6	89879101	2 2
32P2A02	31P2A02	DOUT17	89879101	1 1
32P2A02	33P2A02	DCUT17	89879101	2 2
32P2A04	33P2A04	DIN16	89879101	2 2
32P2A04	31P2A04	DIN16	89879101	1 1
32P2 A05	31 P2 A05	DIN17	89879101	1 1
32P2A05	33P2A05	DIN17	89879101	2 2
32P2A06	28P2B02	MDX3*	89879100	1 1
32P2A07	33P2A07	STROBE*	89879101	2 2
32P2A07	31P2A07	STROBE*	89879101	1 1
32P2A20	31P2A20	REF*	89879101	1 1
32P2A20	33P2A20	REF.	89879101	2 2
32P2A21	33P2A21	DISABLE	89879101	2 2
32P2A21	31 P2 A21	DISABLE	89879101	1 1

FROM	το	SIGNAL-NAME	W.L.	FR .L EV	TO .L EV
32P2A23	33P2A23	ACA7	89379101	2	2
32P2A23	31P2A23	ACA7	89879101	1	ī
32P2A24	31P2A24	1 K3*	89879101	1	1
32P2A24	33P2A24	1K3*	89879101	2	2
32P2 A25	31P2 A25	ARAO	89879101	1	1
32P2A25	33P2A25	ARAO	89879101	2	2
32P2A26	31P2A26	CE*	89879101	1	1
32P2A26	33P2 A26	CE*	89879101	2	2
32P2A27	31P2A27	ACA9	89879101	1	1
32P2A27	33P2A27	ACA9	89879101	2	2
32P2A28	33P2A28	ARA2	89879101	2	2
32P2A28	31P2A28	ARA2	89879101	1	1
32 P2 A29	33P2 A29	ARA1	89879101	2	2
32P2A29	31P2A29	ARA1	89879101	1	1
32P2A30	33P2A30	1KO*	89879101	2	2
32P2A30	31 P2 A30	1KO*	89879101	1	1
32P2B01	28P1B31	D x3*	89879100	1	1
32P2B22	31P2B27	ACA8	89879101	1	1
32P2B22	33 P2 B2?	AC A8	89879101	2	2
32P2B23	33P2B23	ACA6	89879101	2	2
32P2B23	31P2B23	ACA6	89879101	1	1
32P2B24	33 P2 B24	1 K2 *	89879101	2	2
32P2B24	31P2B24	1K2*	89879101	1	1
32P2B25	31P2B25	ARA3	89879101	1	1
32P2B25	33P2B25	ARA3	89879101	2	2
32P2B26	31P2B26	ACA5	89879101	1	1
32P2B26	33P2B26	ACA5	89879101	2	2
32P2B27	33P2B27	R/W	89879101	2	2
32P2B27	31P2B27	R/W	89879101	1	1
32P2B28	31 P2 B28	ARA4	89879101	1	1
32P2B28	33P2B28	ARA4	89879101	2	2
32P2B29	31P2B29	1K1*	89879101	1	1
32P2B29	33 P2 B2 9	1K1*	89879101	2	2
32P2B30	33P2B30	MPWR*	89379101	2	2
33P1 A02	32P1 A02	DOUTO	89879101	2	2
33P1A02	34P1A02	DOUTO	89879101	1	1
33P1A03	32P1A03	DIN1	89879101	2	2
33 PL A03	34P1 A03	DINI	89879101	1	1
33P1A04	34P1A04	DOUT1	89879101	1	1
33P1A04	32P1A04	DOUT1	89879101	2	2
33PL A05	34P1 A05	DIN2	89879101	1	1
33P1A05	32P1A05	DIN2	89879101	2	2 2
'33P1A06	32P1A06	DOUT2	89879101	2	2
33P1 A06	34P1 A06	DOUT2	89879101	1	1
33P1A07	34P1A07	DIN4	89879101	1	- 1
33P1 A07	32P1 A07	DIN4	89879101	2	2
33P1 A08	34P1 A08	DOUT3	89879101	1	1
33P1A08	32P1A08	DOUT3	89879101	2	2
33 P1 A09	34 P1 A09	DOUT4	89879101	1	1
33P1A09	32P1A09	DOUT4	89879101	2	2
33P1A10	28P1A06	SA3	89879100	1	1

FROM	CT .	SIGNAL-NAME	W.L.	FR.LEV	TO.LEV
33P1A11	28P1B07	SD5	89879100	1	1
33P1A12	28P1B08	SD4	89879100	ī	i
33P1A13	28P1 B09	SA4	89879100	ī	ī
33P1A14	32P1A14	DOUT5	89879101	2	2
33P1A14	34P1A14	DOUT5	89879101	1	1
33 P1 A1 5	34P1 A15	DIN6	89879101	1	1
33P1A15	32P1A15	DIN6	89879101	2	2
33P1A16	28P1A15	SD11	89879100	1	1
33P1A17	34PL A17	DOUT6	89879101	1	1
33P1A17	32P1A17	DOUT6	89879101	2	2 2
33P1 A18	32P1A18	DIN7	89879101	2	2
33P1A18	34P1A18	DIN7	89879101	1	1
33P1A19	32P1A19	DOUTY	89879101	2	2
33P1 A19	34P1A19	DOUT7	89879101	1	1
33P1A20	32P1A25	DOUT9	89879101	2	2 2
33P1A20	32P1A20	DOUT8	89879101	2	2
33P1 A20	34P1 A20	DOUT8	89879101	1	1
33P1422	28P1B20	SD10	89879100	1	1
33P1A23	28P1B21	SAII	89879100	1	1
33P1A25	34P1 A20	DCUT9	89879101	1	1
33P1427	34P1A27	DIN11	89879101	1	1
33P1A27	32P1 A27	DIN11	89879101	2	2
33P1A28	34 PL A28	DIN10	89879101	1	1.
33P1A28	32P1A28	DIN10	89879101	2	2
33P1 A30	34P1 430	DOUT11	89879101	1	1 .
33P1430	32P1 A30	DOUT11	89879101	2	2
33P1A31	34P1A31	DOUTL2	89879101	1	1
33P1A31	32P1A31	DOUT12	89879101	2	2
33P1B01	28P1A01	SD1	89879100	1	1
33P1B02	28P1B01	SA2	89879100	1	1
33P1B03	32P1 B03	DINO	89879101	2 1	2
33P1803	34P1803	DINO	89879101		
33P1804 33P1806	28P1B03 28P1B04	SDO SD2	89879100 89879100	1	1
	34P1B07	DIN3			1
33P1807 33P1807	32P1807	DIN3	89879101 89879101	1 2	1 2
33P1808	28P1 A05	SD3	89879100	1	1
33P1809	28P1805	SD7	89879100	i	i
33P1B10	28 P1 B06	SD6	89379100	i	1
33P1B12	28P1A09	SA5	89879100	i	i
33P1B13	28P1A12	SPBM*	89879100	i	i
33P1B14	28P1B13	CPBM*	89879100	i	ī
33P1815	28P1B14	SD8	89879100	i	1.
33P1B16	34P1B16	DIN5	89879101	i	1
33P1B16	32P1 B16	DIN5	89879101	2	2
33P1817	28P1B18	SD9	89879100	ĩ	1
33P1B18	28P1 A19	SD14	89879100	i	i
33P1819	34P1B19	DIN8	89879101	ī	i
33P1B19	32P1B19	DINS	89879101	2	2
33P1B20	32P1820	DIN9	89879101	2	2
33P1B20	34 P1 B20	DIN9	89879101	1	1

FROM	TO	SIGNAL-NAME	W.L.	FR.LEV	TO.LEV
33P1B21	28P1 A20	SD13	89879100	1	1
33P1B22	28P1 A21	S A6	89879100	1	1
33P1B23	28P1B22	CRI*	89879100	1	1
33P1824	32P1B24	DOUT10	89879101	2	2
33P1B24	34P1 B24	DOUTLO	89879101	1	1
33P1825	34P1825	DIN12	89879101	1	1
33P1B25	32P1 B25	DIN12	89879101	2	2
33P1B26	34P1B26	DIN15	89879101	1	1
33P1B26	32P1B26	DIN15	89879101	2	2
33P1B27	32P1B27	DIN13	89879101	2	2
33P1B27	34P1B27	DIN13	89879101	1	1
33P1B28	34P1B28	DIN14	89879101	1	1
33P1B28	32P1B28	DIN14	89879101	2	1 2 2
33P1B29	32P1B29	DOUT13	89879101	2	2
33P1829	34P1 B29	DOUT13	89879101	1	1
33P1B30	34PL 830	DOUT14	89879101	1	
3391830	32P1830	DOUT14	89879101	2	1 2 2
33P1831	32P1B31	DOUT15	89379101	2	2
33P1 B31	34P1831	DOUT15	89879101	1	1
33P2A01	34P2A01	DOUT16	89879101	1	1
33P2A01	32P2A01	DOUT16	89879101	2	2
33P2A02	32P2A02	DOUT17	89879101	2	2
33P2A02	34P2A02	DOUT17	89879101	1	1
33P2A04	34P2 A04	DIN16	89879101	1	1
33P2A04	32P2A04	DIN16	89879101	2	2
33P2A05	34P2A05	D IN 17	89879101	1	1
33P2A05	32P2A05	DIN17	89879101	2	2
33P2A06	28P2B04	MDX4*	898 79100	1	1
33P2A07	32P2A07	STROBE*	89879101	2	2
33P2A07	34P2A07	STROBE*	89879101	1	1
33 ² 2A09	28P1B29	SA9	89879100	1	1
33P2A10	28P1 B30	S & 8	89379100	1	1
33P2A11	27P2A05	EDX*	89879100	1	1
33P2A12	27P2A01	SA15	89379100	1	1
33P2A13	27 P2 A06	32KW	89379100	1	1
33P2A18	27P2A21	SD16	89879100	1	1
33P2A19	28P2A24	SAO	89879100	1	1
33P2A20	34 P2 A2 O	REF*	89879101	1	- 1
33P2A20	32P2A20	REF*	89879101	2	2
33P2A21	34P2A21	DISABLE	89879101	1	1
33P2A21	32P2A21	DISABLE	89879101	2	2
33P2A22	27P2B28	RGPWR	89879100	1	1
33P2 A23	34P2 A23	AC A7	89879101	1	1
33P2A23	32P2A23	ACA7	89879101	2	2
33P2A24	34P2 A24	1K3*	89879101	1	1
33P2A24	32 P2 A24	1K3*	89879101	2	2
33P2A25	34P2A25	ARAO	89879101	1	1
33P2A25	32P2A25	ARAO	89879101	2	2
33P2A26	32P2 A26	CE*	89879101	2	2
33P2A26	34P2A26	CE*	89879101	1	1
33P2A27	34P2 A27	ACA9	89379101	. 1	1

9-129 89633300 A

FROM	TO	SIGNAL-NAME	W.L.	FR.LEV TO.LEV
33P2A27	32P2A27	ACA9	89879101	2 2
33P2A28	34P2A28	ARA2	89879101	1 1
33P2A28	32 P2 A28	ARA2	89879101	2 2
33P2A29	34P2A29	ARA1	89879101	1 1
33P2A29	32P2A29	ARA 1	89879101	2 2
33P2A30	34 P2 A3 0	1 KO*	89879101	1 1
33P2A30	32P2A30	1K0*	89879101	2 2
33P2B01	28 P2 B11	DX4*	89879100	1 1
33P2B02	28P1 A23	SD12	89879100	1 1
33P2B03	28P1B23	SA7	89879100	1 1
33P2B04	28P1 A24	S 0 1 5	89879100	1 1
33P2B05	28P1A26	SALO	89879100	1 1
33P2B06	28P1B27	SA12	89879100	1 1
33P2B09	28PL A30	SA14	89879100	1 1
33P2B10	28P1A31	SA13	89879100	1 1
33P2B11	23P1 A05	GOM 2	89879104	
33P2B12	27P2B01	PRTSW	89879100	1 1
33P2B13	27P2B11	NORMAL	89879100	1 1
33P2B14	27P2 A14	MSXA*	89879100	1 1
33P2B15	27P2 A18	SD17	89879100	1 1
33P2B16	27P2B18	SRSM*	89879100	1 1
33P2B17	27P2 A19	S S *	89879100	1 1
33P2B18	27P2B24	SVIO*	89879100	1 1
33P2B19	28P2B25	SAI	89879100	1 1
33P2B20	27P2 A28	SRQ*	89879100	1 1
33P2B22	32P2B22	ACA8	89879101	2 2
33P2B22	34P2B22	ACA8	89879101	1 1
33P2B23	32P2823	ACA6	89879101	2 2
33P2B23	34P2B23	ACA6	89879101	1 1
33P2B24	34P2B24	1K2*	89879101	1 1
33P2B24	32P2B24	1 K2*	89879101	2 2
33P2B25	32P2825	ARA3	89879101	2 2
33P2B25	34P2B25	ARA3	89879101	1 1
33P2B26	34P2B26	ACA5	89879101	1 1
33P2B26	32P2B26	ACA5	89879101	2 2
33 P 2 B 2 7	34P2B27	R/W	89879101	1 1
33P2B27	32P2B27	R /₩	89879101	2 2
33P2B28	34P2B28	ARA4	89879101	1 1
33P2B28	32P2B28	ARA4	89879101	2 2
33P2B29	34P2B29	1K1*	89879101	1 1
33P2B29	32P2B29	1K1*	89879101	2 2
33P2B30	32P2B30	MPWR*	89879101	2 2
33P2B30	34P2B30	MPWR*	89879101	1 1
34 P1 A02	33 PL A02	DOUTO	89879101	1 1
34P1A02	35P1A02	DOUTO	89879101	2 2
34P1A03	35P1 A03	DIN1	89879101	2 2
34P1 A03	33 P1 A03	DIN1	89879101	1 1
34P1A04	33P1A04	DOUTL	89879101	1 1
34P1 A04	35P1 A04	DOUT1	89879101	2 2
34P1 A 05	33 P1 A05	DIN2	89879101	1 1 ,
34P1A05	35P1A05	DIN2	89879101	2 2

77

34P1B29

33P1B29

DOUT13

89633300 A 9-131

89879101

1

FROM	TO	SIGNAL-NAME	W.L.	FR.LEV TO.LEV
34P1B29	35P1B29	DOUT13	89879101	2 2
34P1830	35PL B30	DCUT14	89879101	2 2
34P1B30	33P1B30	DOUT14	89879101	1 1
34P1B31	33P1B31	DOUT15	89879101	i i
34P1 B31	35PLB31	DOUT15	89879101	2 2
34P2A01	33P2A01	DOUT16	89879101	ī
34 P2 A01	35P2 A01	DOUT16	89879101	2 2
34P2A02	35P2A02	DOUT1 7	89879101	2 2
34P2A02	33P2A02	DOUT17	89879101	īīī
34P2 A04	35 P2 A04	DIN16	89879101	2 2
34P2404	33P2A04	DIN16	89879101	1 1
34P2A05	35P2A05	DIN17	89879101	2 2
34P2A05	33 P2 A05	DIN17	89879101	1 1
34P2A06	28P2B07	MDX5*	898 79100	1 1
34P2A07	35P2 A07	STROBE*	89879101	2 2
34P2A07	33P2A07	STROBE*	89879101	1 1
34P2A20	33P2A20	REF*	89879101	1 1
34P2A20	35P2A20	REF*	89879101	2 2
34P2A21	35P2A21	DISABLE	89879101	2 2
34P2A21	33P2A21	DISABLE	89879101	1 1
34P2A23	33P2A23	AC A7	89879101	1 1
34P2A23	35P2A23	ACA7	89879101	2 2
34P2A24	33P2 A24	1K3*	89879101	1 1
34P2A24	35P2 A24	1 K3 *	89879101	2 2
34P2A25	33P2A25	ARAO	89879101	1 1
34P2A25	35P2A25	ARAO	89879101	2 2
34P2A26	35P2A26	CE*	89879101	2 2
34P2A26	33P2A26	CE*	89879101	1 1
34P2A27	33P2A27	ACA9	89879101	1 1
34P2A27	35P2A27	ACA9	89879101	2 2
34P2A28	33P2A28	ARA 2	89879101	1 1
34P2 A28	35P2 A28	ARA2	89879101	2 2
34P2A29	33P2A29	ARA1	89879101	1 1
34P2A29	35P2 A29	ARA1	89879101	2 2
34P2A30	33P2 A30	1 KO*	89879101	1 1
34P2A30	35P2A30	1K0*	89879101	2 2
34P2B01	28P2B06	DX5*	89879100	1 1
34P2B22	35P2B27	ACA8	89879101	2 2
34P2B22	33P2B22	ACA8	89879101	1 1
34P2B23	33P2B23	AC A6	89879101	1 1
34P2B23	35P2B23	ACA6	89879101	2 2
34P2B24	33P2B24	1K2*	89879101	1 1
34P2B24	35P2B24	1K2*	89879101	2 2
34P2B25	35P2B25	ARA3	89879101	2 2
34P2B25	33P2B25	ARA3	89879101	1 1
34P2B26	33P2B26	ACA5	89879101	1 1
34P2B26	35P2B26	ACA5	89879101	2 2
34P2B27	33P2B27	R/W	89879101	1 1
34P2B27	35P2B27	R/W	89879101	2 2
34P2B28	33P2B28	ARA4	89879101	1 1
34P2B28	35P2B28	ARA4	89879101	2 2

PAGE NO

79

FROM	TO	S.IGNAL-NAME	W.L.	FR.LEV	TO.LEV
34P2B29	33P2B29	1K1*	89879101	1	1
34P2B29	35P2B29	1K1*	89879101	2	2
34P2B30	33P2B30	MPWR*	89879101	ī	ī
34P2B30	35P2B30	MPWR*	89879101	2	2
35PLA02	34P1 A02	DOUTO	89879101	2	2
35P1A02	36P1A02	DOUTO	89879101	1	1
35P1A03	36P1A03	DIN1	89879101	1	1
35PLA03	34P1 A03	DINI	89879101	2	2
35P1A04	36P1A04	DOUT1	89379101	1	1
35P1 A04	34P1 A04	DOUT1	89879101	2	2
35P1 A05	36 P1 A05	DIN2	89879101	1	1
35P1A05	34P1A05	DIN2	89879101	2	2
35P1A06	36P1 A06	DOUT2	89879101	1	1
35P1A06	34P1 A 06	DOUT2	89379101	2	2
35P1A07	36P1A07	DIN4	89879101	1	1
35P1 A07	34P1 A07	DIN4	89879101	2	2
35P1A08	36P1A08	DOU T3	89879101	1	1
35P1A08	34P1A08	DOUT3	89879101	2	2
35PLA09	34PLA09	DCUT4	89879101	2	2
35P1A09	36P1A09	DOUT4	89879101	1	1
35P1A14	34P1 A14	DOUT5	89879101	2	2
35P1 A1 4	36P1 A14	DOUT5	89879101	1	1
35P1A15	34P1A15	DIN6	89879101	2	2
35P1A15	36P1 A15	DIN6	89879101	1	1
35P1A17	36P1A17	DOUT6	89879101	1	1
35P1A17	34P1A17	DOUT6	89879101	2	2
35PLA18	36P1A18	DIN7	89879101	1	1
35P1A18	34P1A18	DIN7	89879101	2	2
35P1A19	34P1A19	DOUT7	89879101	2	2
35PLA19	36P1 A19	DCUT7	89879101	1	1
35P1A20	34P1A20	DOUT8	89879101	2	2
35P1A20	36P1 A20	DOUT8	89879101	1	1
35P1A20	34 P1 A25	DOUT9	89879101	2	2
35P1A25	36P1A20	DOUT9	89879101	1	1
35P1 A27	36P1 A27	DIN11	89879101	1	1
35P1A27	34PL A27	DIN11	89879101	2	2
35P1A28	36P1A28	DIN10	89879101	1	1
35P1 A28	34P1 A28	DIN10	89879101	2	2
35P1A30	34P1A30	DOUT11	89879101	2	2
35P1A30	36P1A30	DOUT11	89879101	1	ı
35PLA31	36P1 A31	DOUT12	89879101	1	1
35P1A31	34P1A31	DOUTL2	89879101	2	2
35P1B03	36P1803	DINO	89879101	1	1
35P1803	34P1 B03	DINO	89879101	2	2
35P1B07	36P1B07	DIN3	89879101	1	1
35P1B07	34P1B07	DIN3	89879101	2	2
35P1816	34P1816	DIN5	89879101	2	2
35°1816	36P1B16	DIN5	89879101	1	1
35P1B19	36P1B19	DIN8	89879101	1	1
35P1B19	34P1B19	DIN8	89879101	2	2
35P1B20	36P1B20	DIN9	89879101	1	1

89633300 A 9-133

FROM	כז	SIGNAL-NAME	W.L.	FR.LEV	TO.LEV
35P1B20	34P1820	DIN9	89879101	2	2
35P1B24	34P1B24	DOUTIO	89879101	2 2	2 2
35P1B24	36P1 B24	DOUT10	89879101	1	- 1
35P1B25	36P1B25	DIN12	89879101	1	1
35P1B25	34P1825	DIN12	89879101	2	2
35P1 B26	34P1 B26	DIN15	89879101	2	2
35P1826	36P1B26	DIN15	89879101	1	2 1
35P1827	36P1B27	DIN13	89879101	1	1
35P1B27	34P1 B27	DIN13	89879101	2	2
35P1B28	36P1B28	DIN14	89879101	1	1
35P1B28	34P1 B28	DIN14	89879101	2	2
35P1829	34P1 B29	DOUT13	89879101	2	2
35P1B29	36P1B29	DOUT13	89879101	1	1
35P1B30	36P1B30	DOUT14	89879101	1	1
35P1B30	34P1 B30	DOUT14	89879101	2	2
35P1B31	34P1B31	DOUT15	89879101	2	2
35P1 B3 1	36P1B31	DOUT15	89379101	1	1
35P2A01	36P2A01	DOU T1 6	89879101	1	1
35P2A01	34P2A01	DOUT16	89879101	2	2
35P2A02	34 P2 A02	DCUT17	89879101	2	2
35P2A02	36P2A02	DOUT1 7	89879101	1	1
35P2A04	34P2A04	DIN16	89879101	2	2
35P2A04	36P2 A04	DIN16	89879101	1	1 .
35P2A05	34P2A05	DIN17	89879101	2	2
35P2A05	36P2A05	DIN17	89879101	1	1
35P2A06	28P2A07	MDX6*	89879100	1	1
35P2A07	36P2A07	STROBE*	89879101	1	- 1
35 P2 A07	34P2 A07	STROBE*	89879101	2	2
35P2A20	34P2A20	REF*	89879101	2	2
35P2A20	36P2A20	R EF*	89879101	1	1
35P2A21	36P2 A21	DISABLE	89879101	1	1
35P2A21	34P2A21	DISABLE	89879101	2	2
35P2A23	36P2A23	ACA7	89879101	1	1
35P2A23	34P2A23	ACA7	89879101	2	2
35P2A24	36P2A24	1K3*	89879101	1	1
35 P2 A24	34P2A24	1K3*	89879101	2	2
35P2A25	36P2A25	ARAO	89879101	1	1
35P2A25	34P2A25	ARAO	89879101	2	2
35P2A26	36 P2 A26	CE*	89879101	1	1
35P2A26	34P2A26	CE*	89879101	2	2
35P2A27	36P2A27	ACA9	89879101	1	1
35P2A27	34P2 A27	AC A9	89879101	2	2
35P2A28	34P2A28	ARA2	89879101	2	2
35P2A28	36P2A28	ARA2	89879101	1	1
35P2A29	34P2 A29	ARA1	89879101	2	2
35P2A29	36P2A29	ARA1	89879101	1	1
35 P2 A3 O	36P2A30	1KO*	89879101	1	1
35P2A30	34P2A30	1 KO*	89879101	2	2
35P2B01	28P2B05	D ×6*	89879100	1	1
35P2B22	34P2B22	ACA8	89879101	2	2
35P2B22	36P2B22	ACA8	89879101	1	1

FROM	רז	SIGNAL-NAME	W.L.	FR.LEV	TO.LEV
35P2823	36P2B23	ACA6	89879101	1	1
35P2B23	34P2B23	ACA6	89879101	2	2
35P2B24	36P2B24	1K2*	89879101	1	1
35 P2 B24	34P2B24	1K2*	89879101	2	2
35P2B25	34P2B25	ARA3	89879101	2	2
35P2B25	36P2B25	ARA3	89879101	ī	1
35P2B26	36P2B26	ACA5	89879101	1	1
35P2B26	34P2B26	ACA5	89879101	2	2
35P2B27	36P2B27	R/W	89879101	1	1
35P2B27	34P2B27	R/W	89879101	2	2
35P2B28	36P2B28	ARA4	89879101	1	1
35P2B28	34P2B28	ARA4	89879101	2	2
35P2B29	36P2B29	1 K1 *	89879101	1	1
3592829	34P2B29	1K1*	89879101	2	2
35P2B30	34P2B30	MPWR*	89879101	2	2
35P2B30	36 P2B 30	MPWR*	89879101	1	ī
36P1A02	35P1A02	DOUTO	89879101	i	ĩ
36PLA03	35P1 A03	DINI	89879101	ī	ī
36PLA04	35P1A04	DOUTL	89879101	i	ī
36P1 A05	35P1405	DIN 2	89879101	ī	ī
36P1 A06	35P1 A06	DOUT2	89879101	ī	ī
36P1A07	35P1A07	DIN4	89879101	1 .	ī
36PLA08	35P1 A08	DOUT3	89879101	ì	ī
36P1 A09	35 P1 A09	DOUT4	89879101	i	i
36P1A14	35P1A14	DOUT5	89879101	i	i
36P1A15	35PLA15	DIN6	89879101	1	ī
36P1417	35P1A17	DOU 16	89879101	1	i
36P1A18	35P1A18	DIN7	89879101	ì	ì
36PLA19	35P1 A19	DOUT7	89879101	1	ī
36P1A20	35P1A20	DOUTS	89879101	i	i
36P1A20	35P1A25	DOUT9	89879101	ī	ī
36P1 A2 7	35P1 A27	DIN11	89879101	î	ĩ
36P1A28	35P1A28	DIN10	89879101	ī	1
36PLA30	35P1 A30	DOUT11	89879101	i	ī
36P1A31	35PLA31	DOUT12	89879101	ĩ	ī
36P1B03	35P1B03	DINO	89879101	i	ī
36P1B07	35P1B07	DIN3	89879101	ì	1
36P1B16	35P1B16	DIN5	89879101	i	i
36P1B19	35P1B19	DIN8	89879101	î	ī
36P1B20	35P1820	DING	89879101	ī	i
36P1B24	35P1B24	DEUTLG	89879101	i	ī
36P1B25	35P1B25	DIN12	89879101	i	ī
36P1826	35P1 B26	DIN15	89879101	i	ī
36P1827	35P1B27	DIN13	89879101	1	i
36P1B28	35P1B28	DIN14	89879101	i	ī
36P1B29	35P1B29	DOUT13	89879101	ī	ī
36P1B30	35P1B30	DOUT14	89879101	i	i
36P1B31	35P1B31	DOUT15	89879101	1	1
36P2A01	35P2A01	DOUT1 6	89879101	1	1
36P2A02	35P2A01	DOUT17	89879101	1	i
36P2A04	35P2 A04	DIN16	89879101	1	1
JUFEAUT	JUFA AUT	DIMIO	07017101		•

9-135 89633300 A

FROM	TO	SIGNAL-NAME	W.L.	FR.LEV TO.LEV
36P2A05	35P2A05	DIN17	89879101	1 1
36P2A06	28 P2 A08	MDX7*	89879100	1 1
36P2A07	35P2A07	STROBE*	89879101	1 1
36P2A20	35P2A20	REF*	89879101	1 1.
36P2A21	35P2A21	DISABLE	89879101	1 1
36P2423	35P2A23	ACA7	89879101	1 1
36P2A24	35P2 A24	1K3*	89879101	1 1
36P2A25	3 5P2 A25	ARAO	89879101	1 1
36P2A26	35P2A26	CE*	89879101	1 1
36P2A27	35P2 A27	ACA9	89879101	1 1
36P2A28	35P2 A28	ARA2	89879101	1 1
36P2A29	35P2A29	ARA1	89879101	1 1
36P2A30	35P2A30	1K0*	89879101	1 1
36P2B01	28P2A05	DX7*	89879100	1 1
36P2B22	35P2B22	ACAB	89879101	1 1
36P2B23	35P2B23	ACA6	89879101	1 1
36P2B24	35P2B24	1 K2*	89879101	1 1
36P2B25	35P2B25	ARA3	89879101	1 1
36P2B26	35P2B26	ACA5	89879101	1 1
36P2B27	35P2B27	R/W	89879101	1 1
36P2B28	35P2B28	ARA4	89879101	1 1
36P2B29	35 P2 B29	1K1*	89879101	1 1
36P2B30	35P2B30	MPWR*	89879101	1 1

TABLE 9-5 WIRE LIST BT148 EXPANSION ENCLOSURE BACKPLANE (signal name order)

```
02P1A21.06P1A21 32KW
06P1A21+14P1A21 32KW
14P1A21,22P1A21 32KW
                                       WIRE LIST BT148
14P1818+22P1818 AUTOLOAC
02P1818+06P1818 AUTOLOAD
06P1B18+14P1B18 AUTOLOAD
12P1B07 + 13P1B07 CHI *
11P1B07+12P1B07 CHI*
03P1B07+04F1B07 CHI*
05P1B07+11P1B07 CHI*
04P1B07+05P1B07 CHI*
01P1807 • 03P1807 CHI*
19P1807,20P1807 CHI*
13P1B07+19P1B07 CHI*
20P1807+21P1807 CHI*
13P1823,19P1823 MC#
19P1823,20P1823 MC*
20P1823+21P1823 MC*
14P1A09+22P1A09 MC#
06P1A09,14P1A09 MC*
11P1B23+12P1B23 MC#
04P1B23+05P1R23 MC#
03P1B23+04F1R23 MC*
01P1B23+03P1B23 MC#
02P1A09+06P1A09 MC#
12P1B23+13P1B23 MC*
05P1823+11P1823 MC*
01P1A03+03P1A03 0A0*
05P1A03+11P1A03 CA0*
11P1A03+12P1A03 CA0*
12P1A03.13P1A03 CA0*
03P1A03+04P1A03 CAO*
04P1A03+05P1A03 CA0*
13P1A03+19P1A03 0A0#
19P1A03+20P1A03 CA0*
*0A0 *0A191A03 0A0*
20P1801 • 21P1801 CA1*
19P1801,20P1801 0A1*
03P1B01+04P1R01 CA1*
04P1B01+05P1B01 OA1*
11F1B01+12F1B01 CA1*
13P1B01+19P1B01 CA1*
05P1801+11P1801 0A1*
01P1B01+03P1B01 OA1*
12P1801+13P1801 CA1*
12P1B02+13P1B02 CA2*
11P1B02+12P1B02 0A2*
05P1B02+11P1B02 0A2*
04P1B02,05P1B02 0A2*
13P1B02+19P1B02 0A2*
03P1B02+04P1B02 CA2*
01P1B02+03P1B02 0A2*
20P1B02+21P1B02 0A2*
19P1B02+20P1B02 0A2*
19P1A06+20P1A06 CA3*
20P1A06+21P1A06 CA3*
11P1A06+12P1A06 0A3*
12P1A06+13P1A06 CA3*
```

05P1A06+11P1A06 0A3*

```
04P1A06+05P1A06 0A3*
01P1A06.03P1A06 0A3*
03P1A06 + 04P1A06 0A3*
13P1A06+19P1A06 0A3*
13P1A07+19P1A07 0A4*
03P1A07.04P1A07 0A4*
12P1A07+13P1A07 0A4#
01P1A07.03P1A07 0A4*
05P1A07+11P1A07 CA4*
11P1A07,12P1A07 0A4*
04P1A07.05P1A07 0A4*
20P1A07+21P1A07 CA4*
19P1A07,20P1A07 0A4*
20P1A01.21P1A01 CA5+
19P1A01,20P1A01 0A5*
12P1A01+13P1A01 0A5*
04P1A01+05P1A01 CA5*
11P1A01+12P1A01 0A5*
03P1A01+04P1A01 0A5*
05P1A01+11P1A01 0A5*
13P1A01.19P1A01 0A5*
01P1A01+03P1A01 0A5#
01P1A02.03P1A02 0A6*
13P1A02+19P1A02 0A6*
05P1A02+11P1A02 0A6*
03P1A02.04P1A02 0A6*
11P1A02+12P1A02 0A6*
04P1A02,05P1A02 0A6*
12P1A02 • 13P1A02 0A6*
20P1A02.21P1A02 0A6*
19P1A02,20P1A02 0A6*
19P1803,20P1803 0A7*
20P1803,21P1803 0A7*
13P1B03,19P1B03 0A7*
11P1B03+12P1B03 0A7*
03P1B03 • 04P1B03 OA7*
05P1803.11P1803 0A7*
01P1B03+03P1B03 0A7*
04P1803.05P1803 0A7*
12P1803+13P1803 0A7*
12P1B04 • 13P1B04 CA8*
04P1804+05P1804 CA8*
01P1B04+03P1B04 0A8+
11P1B04+12P1B04 0A8*
05P1B04+11P1B04 0A8*
13P1B04.19P1B04 0A8*
03P1B04+04P1B04 0A8*
19P1804+20P1804 0A8*
20P1B04+21P1B04 0A8*
20P1B05+21P1B05 CA9#
19P1B05,20P1B05 0A9*
04P1B05+05P1B05 0A9*
13P1B05+19P1B05 0A9*
05P1805+11P1R05 0A9+
11P1B05+12P1B05 0A9*
01P1805+03P1805 CA9*
03P1B05+04P1B05 0A9*
12P1B05,13P1B05 0A9*
05P1B06+11P1B06 0A10*
12P1B06+13P1B06 0A10*
```

9-140

04P1806 • 05P1R06 OA10* 01P1B06+03P1B06 CA10* 11P1B06+12P1B06 OA10* 03P1B06+04P1B06 0A10* 13P1806+19P1806 0A10* 19P1B06+20P1B06 0A10* 20P1806+21P1806 CA10* 20P1A05+21P1A05 0A11* 01P1A05+03P1A05 0A11* 11P1A05+12P1A05 CA11* 12P1A05+13P1A05 0A11* 03P1A05+04P1A05 0A11* 19P1A05+20P1A05 0A11* 05P1A05+11P1A05 0A11* 04P1A05+05P1A05 0A11* 13P1A05+19P1A05 0A11* 01P1A04+03P1A04 0A12* 11P1A04+12P1A04 0A12* 04P1A04,05P1A04 CA12* 03P1A04,04P1A04 CA12* 19P1A04,20P1A04 0A12* 12P1A04+13P1A04 0A12* 05P1A04+11P1A04 0A12* 13P1A04+19P1A04 OA12* 20P1A04,21P1A04 0A12* 20P1B09,21P1B09 0A13* 19P1809.20P1809 0A13* 11P1B09+12P1B09 CA13* 03P1B09,04P1B09 0A13* 05P1B09+11P1B09 CA13* 01P1B09+03P1B09 0A13* 13P1809+19P1809 0A13* 04P1809+05P1809 0A13* 12P1B09+13P1B09 0A13* 12P1810.13P1810 0A14* 13P1B10+19P1B10 0A14* 05P1B10+11P1B10 0A14* 03P1B10+04P1B10 CA14* 01P1B10+03P1B10 0A14* 11P1810+12P1810 CA14* 19P1B10.20P1B10 0A14* 04P1810+05P1810 0A14* 20P1B10,21P1B10 0A14* 05P1A11+11P1A11 0A15* 04P1A11+05P1A11 0A15* 11P1A11+12P1A11 0A15* 12P1A11+13P1A11 0A15* 13P1A11,19P1A11 CA15* 20P1Al1+21P1Al1 0A15* 19P1A11+20P1A11 0A15* 03P1A11+04P1A11 0A15* 01P1A11+03P1A11 CA15* 02P1A17,06P1A17 FEL* 06P1A17,14P1A17 PEL* 14P1A17.22P1A17 PEL* 03P1A23+04P1A23 PRTM* 05P1A23+11P1A23 PRTM# 11P1A23,12P1A23 PRTM* 19P1A23,20P1A23 PRTM* 01P1A23.03P1A23 PRTM#

WIRE LIST BT148

89633300 A 9-141

```
20P1A23+21P1A23 PRTM*
13P1A23+19P1A23 PRTM#
12P1A23,13P1A23 PRTM+
04P1A23,05P1A23 PRTM#
05P1A12+11P1A12 G0
12P1A12+13P1A12 Q0
03P1A12.04P1A12 Q0
11P1A12.12P1A12 CO
04P1A12+05P1A12 Q0
01F1A12+03F1A12 Q0
13P1A12,19P1A12 G0
20P1A12,21P1A12 G0
19P1A12,20P1A12 Q0
05P1B12.11P1B12 Q1
13P1B12.19P1B12 Q1
04P1B12+05P1B12 01
20P1B12+21P1B12 Q1
01F1B12+03P1B12 C1
03P1B12+04P1B12 Q1
12P1B12,13P1B12 Q1
19P1812.20P1812 Q1
11P1812.12P1812 Q1
04P1A13+05P1A13 Q2
01P1A13,03P1A13 Q2
11P1A13+12P1A13 Q2
12P1A13+13P1A13 Q2
20P1A13+21P1A13 Q2
13P1A13+19P1A13 Q2
05P1A13+11P1A13 Q2
03P1A13+04P1A13 G2
19P1A13,20P1A13 Q2
13P1B13+19P1B13 Q3
04P1B13+05P1B13 Q3
19P1B13,20P1B13 03
20P1B13,21P1B13 G3
01P1B13+03P1B13 Q3
12P1813+13P1813 Q3
05P1B13+11P1B13 Q3
03P1B13+04P1B13 Q3
11P1B13+12P1B13 Q3
12P1A14,13P1A14 G4
11P1A14+12P1A14 Q4
04P1A14+05P1A14 Q4
13P1A14+19P1A14 G4
20P1A14+21P1A14 Q4
01P1A14+03P1A14 Q4
05P1A14+11P1A14 G4
03P1A14,04P1A14 Q4
19P1A14+20P1A14 Q4
19P1B14,20P1B14 Q5
04P1B14+05P1B14 Q5
20P1B14+21P1B14 Q5
03P1B14+04P1B14 Q5
05P1B14,11P1B14 Q5
13P1B14+19P1B14 Q5
01P1B14 • 03P1B14 Q5
12P1814 • 13P1814 Q5
11P1B14+12P1B14 Q5
12P1A15+13P1A15 Q6
04P1A15.05P1A15 G6
```

11P1A15+12P1A15 Q6 19P1A15,20P1A15 Q6 13P1A15+19P1A15 Q6 20P1A15+21P1A15 Q6 01P1A15.03P1A15 Q6 05P1A15+11P1A15 Q6 03P1A15+04P1A15 Q6 20P1815,21P1815 Q7 04P1815,05P1815 Q7 03P1815+04P1815 Q7 19P1815+20P1815 G7 05P1B15.11P1B15 G7 12P1B15,13P1B15 Q7 13P1B15,19P1B15 Q7 01P1815+03P1815 Q7 11P1815,12P1815 G7 05P1A16+11P1A16 Q8 11P1A16,12P1A16 G8 12P1A16+13P1A16 Q8 13P1A16 + 19P1A16 Q8 19P1A16+20P1A16 08 01P1A16+03P1A16 Q8 20P1A16+21P1A16 Q8 04P1A16+05P1A16 Q8 03P1A16+04P1A16 Q8 01P1B16+03P1B16 Q9 03P1B16+04P1B16 Q9 20P1B16,21P1B16 Q9 19P1B16+20P1B16 Q9 05P1B16+11P1B16 Q9 13P1B16+19P1B16 Q9 12P1816 • 13P1816 Q9 04P1B16.05P1B16 Q9 11P1B16 • 12P1B16 09 03P1A17.04P1A17 Q10 05P1A17+11P1A17 G10 12P1A17+13P1A17 G10 01P1A17+03P1A17 Q10 11P1A17+12P1A17 G10 19P1A17+20P1A17 G10 13P1A17.19P1A17 G10 20P1A17,21P1A17 Q10 04P1A17.05P1A17 Q10 19P1B17.20P1B17 Q11 20P1817+21P1817 G11 03P1B17,04P1B17 G11 01P1B17+03P1B17 Q11 13P1B17 • 19P1B17 011 12P1817+13P1817 G11 05P1B17.11P1B17 Q11 04P1B17.05P1B17 Q11 11P1817,12P1817 G11 19P1A18.20P1A18 Q12 05P1A18,11P1A18 Q12 03P1A18.04P1A18 Q12 11P1A18+12P1A18 G12 12P1A18+13P1A18 Q12 20P1A18+21P1A18 Q12 01P1A18.03P1A18 Q12 04P1A18.05P1A18 Q12

WIRE LIST BT148

89633300 A

9-143

```
13P1A18 + 19P1A18 Q12
05P1818,11P1818 Q13
20P1818+21P1818 013
01P1818 • 03P1818 G13
13P1818 • 19P1818 Q13
12P1818+13P1818 Q13
19P1818.20P1818 G13
11P1818 • 12P1818 Q13
04P1B18+05P1B18 G13
03P1B18+04P1B18 Q13
04P1A19+05P1A19 Q14
05P1A19+11P1A19 Q14
11P1A19+12P1A19 Q14
12P1A19,13P1A19 Q14
01P1A19.03P1A19 Q14
20P1A19+21P1A19 Q14
13P1A19+19P1A19 Q14
19P1A19,20P1A19 G14
03P1A19+04P1A19 Q14
05P1B19,11P1B19 Q15
13P1B19 • 19P1B19 015
12P1B19+13P1B19 Q15
20P1B19+21P1B19 015
19P1B19.20P1B19 Q15
11P1819+12P1819 015
04P1B19+05P1B19 Q15
01P1819.03P1819 Q15
03P1B19+04P1B19 C15
04P1A21+05P1A21 READ+
05P1A21+11P1A21 READ+
12P1A21,13P1A21 READ*
11P1A21+12P1A21 READ*
01P1A21+03P1A21 READ+
13P1A21.19P1A21 READ*
03P1A21.04P1A21 READ*
19P1A21+20P1A21 READ*
20P1A21,21P1A21 READ*
05P1B22+11P1B22 REJECT*
01P1B22.03P1B22 REJECT*
19P1B22+20P1B22 REJECT*
12P1822 • 13P1822 REJECT*
20P1822+21P1822 REJECT*
03P1B22+04P1B22 REJECT*
13P1B22+19P1B22 REJECT*
04P1B22+05P1B22 REJECT*
11P1B22+12P1B22 REJECT*
04P1A22+05P1A22 REPLY+
12P1A22+13P1A22 REPLY+
13P1A22+19P1A22 REPLY+
01P1A22,03P1A22 REPLY+
20P1A22,21P1A22 REPLY*
03P1A22+04P1A22 REPLY*
11P1A22+12P1A22 REPLY*
05P1A22+11P1A22 REPLY+
19P1A22.20P1A22 REPLY*
06P1B12+14P1B12 S5*
02P1B12+06P1B12 SS*
14P1B12+22P1B12 SS*
06P1B23+14P1B23 SA0
14P1B23+22P1B23 SA0
```

02P1B23,06P1B23 SA0 06P1A03+14P1A03 SD0 14P1A03+22P1A03 SD0 02P1A03+06P1A03 SD0 06P1B24+14P1B24 SA1 14P1B24,22P1B24 SA1 02P1B24+06P1B24 SA1 14P1801.22P1801 SD1 02P1B01+06P1B01 SD1 06P1801.14P1801 SD1 06P1B25+14P1B25 SA2 14P1B25.22P1B25 SA2 02P1B25+06P1B25 SA2 14P1802+22P1802 SD2 02P1B02+06P1B02 SD2 06P1B02+14P1B02 SD2 06P1B26+14P1B26 SA3 14P1B26+22P1B26 SA3 02P1B26.06P1B26 SA3 14P1A06+22P1A06 SD3 06P1A06+14P1A06 SD3 02P1A06+06P1A06 SD3 14P1B27+22P1B27 SA4 06P1B27+14P1B27 SA4 02P1B27.06P1B27 SA4 14P1A07,22P1A07 SD4 02P1A07.06P1A07 SD4 06P1A07,14P1A07 SD4 14P1828.22P1828 SA5 06P1B28+14P1B28 SA5 02P1B28+06P1B28 SA5 06P1A01+14P1A01 SD5 06P1B30+14P1B30 SA6 14P1B30+22P1B30 SA6 02P1B30.06P1B30 SA6 14P1A02,22P1A02 SD6 06P1A02,14P1A02 SD6 02P1A02+06P1A02 SD6 02P1B31+06P1B31 SA7 14P1B31+22P1B31 SA7 06P1B31+14P1B31 SA7 06P1B03+14P1B03 SD7 14P1B03,22P1B03 SD7 02P1B03+06P1B03 SD7 06P1A23+14P1A23 SA8 02P1A23+06P1A23 SAR 14P1A23+22P1A23 SA8 14P1B04+22P1B04 SD8 02P1804 + 06P1804 SD8 06P1B04+14P1B04 SD8 06P1A24+14P1A24 SA9 14P1A24,22P1A24 SA9 02P1A24.06P1A24 SA9 02P1B05+06P1B05 SD9 14P1B05+22P1B05 SD9 06P1B05+14P1B05 SD9 06P1B14+14P1B14 SPI* 02P1B14,06P1B14 SPI* 14P1B14,22P1B14 SPI* 06P1A15,14P1A15 SRQ+

WIRE LIST BT148

9-145

89633300 A

02P1A15,06P1A15 SRQ* 14P1A15.22P1A15 SRQ* 06P1A25+14P1A25 SA10 14P1A25+22P1A25 SA10 02P1A25,06P1A25 SA10 14P1B06,22P1B06 SD10 02P1B06+06P1B06 SD10 06P1B06+14P1B06 SD10 14P1A26+22P1A26 SA11 06P1A26+14P1A26 SA11 02P1A26+06P1A26 SA11 06P1A05+14P1A05 SD11 02P1A05+06P1A05 SD11 14P1A05+22P1A05 SD11 02P1A27.06P1A27 SA12 14P1A27,22P1A27 SA12 06P1A27+14P1A27 SA12 06P1A04+14P1A04 SD12 14P1A04,22P1A04 SD12 02P1A04,06P1A04 SD12 06P1A28+14P1A28 SA13 02P1A28,06P1A28 SA13 14P1A28+22P1A28 SA13 02P1B09+06P1B09 SD13 06P1B09+14P1B09 SD13 14P1B09,22P1B09 SD13 06P1A30+14P1A30 SA14 02P1A30+06P1A30 SA14 14P1A30,22P1A30 SA14 02P1B10,06P1B10 SD14 06P1B10+14P1B10 SD14 14P1B10+22P1B10 SD14 02P1A31,06P1A31 SA15 06P1A31+14P1A31 SA15 14P1A31+22P1A31 SA15 02P1A11,06P1A11 SD15 14P1A11+22P1A11 SD15 06P1A11+14P1A11 SD15 02P1A18+06P1A18 SD16 06P1A18+14P1A18 SD16 14P1A18,22P1A18 SD16 06P1A20+14P1A20 SD17 02P1A20.06P1A20 SD17 14P1A20,22P1A20 SD17 06P1B21+14P1B21 SWRITE* 14P1B21,22P1B21 SWRITE* 02P1B21+06P1B21 SWRITE* 14P1A13.22P1A13 SRSM* 02P1A13+06P1A13 SRSM* 06P1A13.14P1A13 SRSM* 02P1B17+06P1B17 SVIO* 06P1B17+14P1B17 SVIO+ 14P1B17+22P1B17 SVIO+ 03P1A09.04P1A09 T.P. 01P1A09+03P1A09 T.P. 13P1A09+19P1A09 T.P. 19P1A09+20P1A09 T.P. 11P1A09+12P1A09 T.P. 04P1A09+05P1A09 T.P.

20P1A09+21P1A09 T.P.

WIRE LIST BT148

12P1A09,13P1A09 T.P. 05P1A09,11P1A09 T.P. 05P1A20,11P1A20 WEZ* 04P1A20,05P1A20 WEZ* 11P1A20,12P1A20 WEZ* 12P1A20,13P1A20 WEZ* 20P1A20,21P1A20 WEZ* 13P1A20,19P1A20 WEZ* 03P1A20,04P1A20 WEZ* 01P1A20,03P1A20 WEZ* 19P1A20,20P1A20 WEZ* 19P1B21,20P1B21 WRITE* 01P1B21,03P1B21 WRITE* 13P1B21,19P1B21 WRITE* 05P1B21,11P1B21 WRITE* 12P1B21,13P1B21 WRITE* 20P1B21,21P1B21 WRITE* 03P1B21,04P1B21 WRITE* 04P1B21,05P1B21 WRITE* 11P1B21,12P1B21 WRITE*

TABLE 9-6. CDT EXTERNAL CABLE ASSEMBLY WIRE LIST (P/N 89668300)

CDT CONNECTOR/PIN	WIRE GAUGE	WIRE COLOR	CPU CONNECTOR/ PIN	SIGNAL NAME
P1-2	AWG22	BLK	P14-51	CRT-TRANS
-3		RED	P14-57	CRT-REC
-7		GRN	P14-58	COMMON (GND)
P1-4	AWG22	WHT/BLU	P1-5*	CLEAR TO SEND jumpered to REQUEST TO SEND

^{*} P1-5 (CLEAR TO SEND) is jumpered to P1-4 (REQUEST TO SEND) at assembly connector for CDT.

COMMENT SHEET

MANUAL TITLE	CONTROL DATAR CENTRAL	PROCESS	ING UNIT	AB107, AB10	8, BA201-A
	BA201-B, BT148, BU120	, GD611	HARDWARE	MAINTENANCE	MANUAL
PUBLICATION N	o. 89633300	REVISI	ON F		
FROM:	NAME:				
	BUSINESS				

COMMENTS:

This form is not intended to be used as an order blank. Your evaluation of this manual will be welcomed by Control Data Corporation. Any errors, suggested additions or deletions, or general comments may be made below. Please include page number references and fill in publication revision level as shown by the last entry on the Record of Revision page at the front of the manual. Customer engineers are urged to use the TAR.

FOLD

FIRST CLASS PERMIT NO. 333

LA JOLLA, CA.

BUSINESS REPLY MAIL

NO POSTAGE STAMP NECESSARY IF MAILED IN U.S.A.

POSTAGE WILL BE PAID BY
CONTROL DATA CORPORATION
PUBLICATIONS AND GRAPHICS DIVISION
4455 EASTGATE MALL
LA JOLLA, CALIFORNIA 92037

FOLD

STAPLE