CONTROL DATA® 8490 COMPUTER SYSTEM

COMPUTE UNIT, AUXILIARY MEMORY UNIT, AND I/O UNIT

THEORY OF OPERATION EQUIPMENT DIAGRAMS



CUSTOMER ENGINEERING MANUAL

CONTROL DATA® 8490 COMPUTER SYSTEM

COMPUTE UNIT, AUXILIARY MEMORY UNIT, AND I/O UNIT

THEORY OF OPERATION EQUIPMENT DIAGRAMS



CUSTOMER ENGINEERING MANUAL

	RECORD of REVISIONS
REVISION	NOTES
А	PCO CB18654 (5-3-67). Final publication release.
3	ECO CB19128 (12-11-67). Product designation A01 for 8491; product
	designation A02 for 8497. Incorporate rev. A to 16901100; revised
·	pages 1-17, 1-23, 1-26, 1-27, 1-41, 1-42, 1-50, 1-52, 1-53, 1-60,
	2-7, 2-11, 2-13, 2-15, 2-17, 2-19, 2-20, 3-8, 3-9, 3-10, 3-21, 3-22
	3-26, 3-28, 3-30, 3-31, and 3-32; and updated drawings 16501400,
	16901200, and 16901100.
C	ECO CB19175 (1-23-68). Product designation A03 for 8497.
·	Incorporate rev. B to 16901100.
·	
	· · · · · · · · · · · · · · · · · · ·
+	
· ·	

Address comments concerning this manual to:

Control Data Corporation
Government Systems Division
Technical Publications Department
3101 East 80th Street
Minneapolis, Minnesota 55440

or use Comment Sheet in the back of this manual.

CONTENTS

SECTION 1 COMPUTE UNIT

THEORY OF OPERATION	
General Theory of Operation	1 – 1
Memory Reference	1 – 1
Read	1 –3
Write	1 –3
Program Control	1 –3
Arithmetic Operation	1 –4
External Function	1 –4
Input/Output	1 –4
Normal Input	1 –4
Normal Output	1-5
Buffered Input	1-5
Buffered Output	1 –6
Interrupts	1 –6
Detailed Theory of Operation	1-7
Registers	1-7
Basic Register Controls	1-7
Arithmetic Register (A)	1 –9
Adder Output Register (AI)	1-15
Auxiliary Arithmetic Register (Q)	1-18
Secondary Auxiliary Arithmetic Register (Q1) .	1-18
Exchange Register (X)	1-18
Memory Address Register (S)	1-19
Internal Memory Address Register (SI)	1-19
Program Address Register (P)	1-19
Function Register (F)	1-20
Secondary Function Register (FI)	1 –21
Storage Bank Control Register (B)	1 -21
Memory Restoration Register (Z)	1 –21
Buffer Data Register (BFR)	1 –21
Buffer Entrance Register (BER)	1-22
Buffer Exit Register (BXR)	1-22
Error Register (ER)	1-22
Main Timing	1-22
Manual Control	1-26
F Translation	1-26
Adder	1-26
Theory of the Adder	1-28
Adder Operation	1-33
Memory	1-36
Selection and Start of Cycle	1-40
Memory Arrangement	1-49
Memory Timing (Select Mode)	1-56

	Memory Timing (Write Mode)	
	Interrupts	
SECTION 2	AUXILIARY MEMORY UNIT THEORY OF OPERATION General Theory of Operation	
SECTION 3	LOGIC DIAGRAMS POWER DISTRIBUTION AND MCS PROTECTION DRAWINGS I/O UNIT THEORY OF OPERATION General Theory of Operation	

Rev. A

merrupt	3-3
Input Buffer	3-4
Output Buffer	
Memory-to-Memory Transfer	3-5
Detailed Theory of Operation	3-6
Channel Select and Priority	3-6
Channel Select	3-6
Channel 2 Busy Logic	3-7
Clear Logic	
Priority	
Compute Interface Logic	
Set BER, BXR, and BBC Logic	
BER to A	
Buffer Exit Register	
Buffer Entrance Register	3-13
Buffer Bank Control	
Buffer Data Register	3-13
Data Receivers	
Data Transfer Network	3-17
Data to Memory Unit	
Bank and Address Selection	
BER, BFR to Compute Unit	3-18
Interrupt Logic	3-21
Buffer Termination	3-21
Interrupts 1 and 2	3-21
Parity Error	
External Function Logic	
Input-to-A Logic	
Input Buffer Logic	
Output Buffer Logic	
Memory-to-Memory Transfer Logic	
Memory-to-Memory Transfer Logic	3-31
EQUIPMENT DIAGRAMS	
LOGIC DIAGRAMS	
POWER DISTRIBUTION AND	
MCS PROTECTION DRAWINGS	
mee i i e i e i e i e i e i e i e i e i	
FIGURES	
Compute Unit - Simplified Functional Block Diagram	1-2
Register-to-Register Transfer	1 –8
Shifting	1-10
Typical A Register Stages	1 –1 1
A Register Controls	1-12
A! Register	1-16
A! Register Controls	1-17
Set X Control	1-20

1-1 1-2 1-3 1-4 1-5 1-6 1-7

1-9	Bank Controls in B Register	1 – 2 1
1-10		1 – 23
1-11	Main Timing - Block Diagram	1-25
1-12		1-27
1-13	Subtractive Adder	1 –35
1-14A	Internal Memory - Block Diagram	1 –38
1-148	Internal Memory - Block Diagram (Control) 1	1 – 39
1-15	Start of Cycle Circuit	1 –4 1
1-16		1 –44
1-17		1-47
1-18		1-48
1-19		1-51
1-20		1 –54
1-21		1-57
1-22		1 –64
1-23		1-66
1-24		1-67
1-25		1 – 69
1-26		1-71
2-1	Functional Arrangement of Memory Units	2-2
2-2A	8492 Block Diagram (Memory)	2-3
2-2B	8492 Block Diagram (Control)	2-4
2-3	Typical Scanner Control Circuit	2-7
2-4		2-8
2-5		2-9
2-6	S! Register, Bit 12	2-10
2-7		2-11
2-8		2-13
2-9	Memory Cycle	2–16
3–1	I/O Unit Simplified Functional Block Diagram 3	3-2
3-2		3-7
3-3		3-8
3-4		3-9
3-5		3-10
3-6		3 – 1 1
3-7		3-12
3-8	-	3 – 14
3-9	·	3 – 1 5
3-10	Typical Channel 2 BFR Stages 3	3-15
3-11		3-16
3-12		3-17
3-13		3-19
3-14		3-20
3-15	•	3-22

3-16	Channel 2 External Function Logic	3-24
3-17	Channel 2 Input-to-A Logic	3-25
3-18	Channel 2 Input Buffer Logic	3-27
3-19	Channel 2 Output Buffer Logic	3-30
3-20	Memory-to-Memory Transfer Logic	3-33

14091700 vii Rev. A

FOREWORD

SCOPE AND ORGANIZATION

This manual is divided into three sections corresponding to the three major units in a CONTROL DATA $^{\circledR}$ 8490 Computer System. Each section contains the theory of operation (circuit description) and the equipment diagrams associated with that unit.

The other customer engineering manuals provide additional information for the 8490 Computer. The Maintenance/Command Timing manual provides the information necessary to maintain the equipment and to understand the step-by-step sequencing of the instructions. The Equation Summary, Card Placements, and Wire List manuals provide detailed information concerning the Boolean equations, card types, and a listing of all wires for every term for each unit in the system.

PUBLICATIONS REFERENCE LIST

The following is a list of publications associated with the 8490 Computer System.

<u>Manual</u>	Pub. No.
8490 Computer System Reference Manual	14091600
8490 Customer Engineering Manuals	
Maintenance/Command Timing	14092000
Compute Unit Equation Summary, Card Placements, and Wire List	14092100
I/O Unit Equation Summary, Card Placements, and Wire List	14092200

<u>Manual</u>	Pub. No.
Auxiliary Memory Unit Equation Summary, Card Placements, and Wire List	14092300
8490 Site Preparation and Installation Manual	14091800
8490 ADSAS and FORTRAN Operations Manual	14091900
8490 System Maintenance Monitor Reference/Program Listing Manual	14094700
Printed Circuit Manual (Volumes 1 and 2)	60042900

SYSTEM CONCEPTS

The CONTROL DATA 8490 Computer System is a high-speed, modular computing system suited to real-time control and data processing applications. The flexible characteristics of the 8490 system permit it to be expanded into a system with large-scale storage, input/output, and computational capabilities. With several options available, the 8490 can be tailored to meet particular data needs and can later grow with increased demands for data processing.

SYSTEM DESCRIPTION


The 8490 Computer System is a data processing device expandable on a modular basis. A minimum system consists of a single Compute Unit and associated Console. An illustration of a typical 8490 system is found on on the facing page.

KEY TO LOGIC SYMBOLOGY


SYMBOLS

Single Inverter

A single inverter inverts input signals so that a 1 input gives a 0 output and a 0 input gives a 1 output. Inputs to the symbol are indicated by arrowheads.




Typical 8490 Computer System




Flip-Flops

A flip-flop is a temporary storage device with two stable states designated set and reset. When a flip-flop is set, the set output is a logic 1; when reset, the reset output is a 1. The logic symbol for a flip-flop is a square formed by combining two single inverter symbols. The flip-flops are pre-wired to receive a limited number of inputs. When the necessity for additional inputs develops at an inverter of a flip-flop, an additional inverter is used "piggyback fashion". By convention, set inputs and outputs are shown at the even-numbered inverter; reset inputs and outputs are shown at the odd-numbered inverter. The first two digits contained in the flip-flop number pertaining to flip-flop grouped together as a register indicate stage nomenclature. For example, the inverters used in the flip-flop diagrams indicate STAGE 2 if they were used as a particular stage of a register.



INTERCONNECTION
OF THE TWO INVERTERS




Control Delay

A control delay consists of an H--- term, which receives the input, and a V--- or N--- term, which provides the output. The output is a clocked pulse which is delayed with respect to the input by one phase time of the clock (62.5 nanoseconds). The H--- term of the control delay is prewired to receive a limited number of inputs. When the necessity for additional inputs develops, an additional H--- term is used "piggyback fashion". Conventions applicable to control delays are as follows:

- Clock pulse inputs to control delays are not shown on the diagrams and must be obtained from the equation file.
- 2. An odd number indicates a clock output of odd phase time and an even number of even phase time.
- 3. The timing on all sequence diagrams is in 62.5-nanosecond (one phase time) intervals.






Capacitive Delay

The function of a capacitive delay is to provide an interval of time delay between successive logical operations. This is accomplished by regulating the length of time for a 1 input to pass through the delay circuit. The delay time for a 0 input is approximately one-tenth of the delay time for a 1 input.


1 USEC.



CAPACITIVE DELAY


Resync Circuit

The function of a resync circuit is to synchronize an asynchronous signal of random length with the master clock. A 1 input of random length produces a 1 output of 62.5-nanosecond duration.



Miscellaneous


The rectangular box, symbol for an inverter, is also the symbol for the following circuits:




The normal receiver, as previously illustrated, does not logically invert the input signal. The following symbol is used to denote logical inversion through a receiver.

PLACEMENTS


Placements indicate the physical location of a printed-circuit card. On logic diagrams, the placement associated with each symbol appears near it. Only the horizontal and vertical placements and the test point of the symbol are given (except for the Memory Unit where chassis number is included for access channel logic). In the Compute Unit the chassis number is always 1. In a Memory Unit (except access channel logic) or an I/O Unit, the chassis number is determined by unit placement in the cabinet. Units are numbered from right to left within a cabinet or as viewed from the front. Redundant terms and card types are given in the equation file.



SYMBOLIC REPRESENTATION OF EQUATIONS



The last three digits of the placement number in the equation file indicate card type. This number can be obtained to find the card schematic in the logic diagrams by referencing the equation file from the logic diagrams. For a functional analysis of the card schematic, refer to the Maintenance manual.



SYMBOL INDEX

The symbol index, at the front of each section of logic diagrams, lists in alphanumeric order each subject term, its card placement, the function name, and the sheet number on which the term is shown with all its inputs.

D100	1 4 0 8 0 A	3.5 MICRO SEC DELAY-BUFFER INFO. READY	48
0103	1N085A	.5 MICRO SEC DELAY - RUFFER BY PASS	48
		5.5 MILLISEC DELAY-CYCLE STEP	12
0105	1F046A	1 MICRO SEC DELAY-REQUEST MEMORY	41
D106	140834	3.5 MICRO SEC DFLAY-BUFFER CABLE SELECT CONTROL	47

SECTION 1

COMPUTE UNIT

THEORY OF OPERATION

SECTION 1

COMPUTE UNIT

The Compute Unit functions as a complete computer without any I/O or Memory Units. It contains two bidirectional data channels, one normal and one buffered; 8,192 words of magnetic core storage; and arithmetic and control logic.

GENERAL THEORY OF OPERATION

The 8491 Compute Unit is a parallel, single address, electronic data processor. It performs calculations and processes data internally in a parallel binary mode. The internally stored program, located in sequential storage locations, controls the step-by-step execution of individual instructions. Individual instructions in a Compute Unit are executed in one to six storage cycle times. (One storage cycle is 1.35 microseconds.)

The 8491 Compute Unit, which functions as a complete small-scale computer in the basic system, provides the arithmetic and control characteristics in an expanded system.

An 8491 Compute Unit includes a Console for operation and maintenance purposes. The Console contains the controls and indicators necessary to operate the Compute Unit and any associated I/O Units and Auxiliary Memory Units. Figure 1-1 is a simplified functional block diagram of the 8491 Compute Unit.

MEMORY REFERENCE

The contents of the S register and the bank control for a given instruction determine which storage location in memory is referenced. If the address is




Figure 1-1. Compute Unit - Simplified Functional Block Diagram

in a Memory Unit bank, the contents of S is placed on the address selection lines to external memory (where it is placed in the S' register in the Memory Unit). If the bank selected is in the Compute Unit, the contents of S is transferred to internal S'. The latter register then conditions the address selection logic to reference the location specified by the contents of S'. The following description considers references involving Compute Unit memory.

Read

For a read operation, the contents of the selected location is transferred through the Z register to the X register where the data is available for manipulation. After the transfer is complete, the Z register restores the data in the original location. While the data is in the Z register, a parity check is performed; if parity is wrong, a parity error signal, which tells the computer that data is faulty, is generated. An interrupt 10 is then generated and bit 2^{10} of the error register is set.

Write

For a write operation, the data is transferred from X to Z. The selected location is then cleared, and the contents of Z is written into this location. The data in Z is also sampled by the parity logic. This circuit generates a parity bit, as required, to accompany each word that is written into core storage.

PROGRAM CONTROL

An 8490 program consists of a number of routines. Each routine contains a series of instructions that is stored in sequential memory locations. The instruction being executed is called the current instruction. At the completion of a routine, control is normally transferred to the next routine.

The Compute Unit is ready to begin the routine when the P register contains the first address in a routine as a result of a manual or programmed entry. The contents of P is transferred to the S register. The instruction at the location specified by the contents of S (current instruction) is read from memory. This instruction is transferred to the X and F registers. Once it is in the F register, the instruction conditions the control logic to execute this same instruction. Sometime before the execution of the instruction has been completed, the contents of P is transferred to the adder. The commands are then generated which increment the current address to the address of the next instruction.

This address appears in AI which serves as the output of the adder. The address is then transferred to S and then from S to P. This address now represents the new current instruction address. Unless the Compute Unit is interrupted, the preceding procedure is repeated until all of the steps in

the routine have been completed. At the completion of each routine, control is transferred to the next routine until a manual or programmed stop occurs.

ARITHMETIC OPERATION

When an arithmetic instruction is executed, the control logic conditions the subtractive adder and the A, A', Q, and Q' registers to perform the necessary arithmetic.

The subtractive adder provides the necessary signals to form in A', by one's complement addition, the sum of an operand from X and an operand from A or Q. Whether the resultant in A' represents the sum or difference of two numbers is determined by the operand from X. If the operand is the contents of X, the resultant equals the sum. If the operand is the complement of the contents of X, the resultant equals the difference.

The 8491 Compute Unit performs multiplication by repeated additions and right shifts, and division by repeated subtractions and left shifts. The shifts are necessary to maintain the proper bit position of the resultant.

EXTERNAL FUNCTION

When the Compute Unit executes an external function (EF) instruction, a 12-bit EF code is read from the Compute Unit memory and placed in the X register. This EF code is then sent to one of the I/O channels, either internal or external, to the equipment for which the code is intended. The channel used is determined by the instruction in the F register. Generally, EF codes are used to sense the status of a particular equipment or to activate equipment for a particular type of operation.

INPUT/OUTPUT

The I/O circuitry of the Compute Unit permits the transfer of data between the Compute Unit and external equipment. This transfer may be either normal or buffered. A normal operation completely ties up the Compute Unit; however, during a buffer operation the Compute Unit is free most of the time to perform other operations.

NORMAL INPUT

A normal input occurs only when it is programmed as part of a routine. An EF code must be generated by the Compute Unit before the normal input can occur. This EF code activates the appropriate input device. The control logic in the Compute Unit also enables the normal I/O control logic for an exchange-of-status signal with the input device. At the appropriate time

during the exchange, the input data is transferred through the X register into the Z register and then stored at the address specified by the contents of the S register.

The normal input instruction specifies a first word address (FWA) and a last word address plus one (LWA+1) of a storage area. The first word address is contained in A. After an input word has been stored, the contents of A is increased by one. The resultant is formed in A! and then gated into A. The new address is then compared with the LWA+1. If the two addresses are not equal, the new address is transferred to S and the cycle is repeated to store another word. This process continues until the two addresses are equal. The normal input operation then terminates.

NORMAL OUTPUT

Normal output operation is similar to the preceding description of normal input; however, the contents of the address placed in the S register is read from core storage and transferred through Z and X to the selected output device. The number of words to be transmitted to the output device is specified by the difference between the FWA and the LWA + 1. The normal output operation is terminated in the same manner as the normal input operation.

BUFFERED INPUT

When the Compute Unit performs an input buffer routine, instructions are executed to perform the following steps:

- 1. Load BER with the FWA of the I/O.
- 2. Load the BXR with the LWA + 1 of the I/O area.
- 3. Set the buffer bank control to the proper storage bank.
- 4. Select the I/O equipment.
- 5. Initiate the buffer input.

The particular order of the first three steps is optional, but these steps are always performed before initiating the buffer input. The I/O equipment must be selected before initiating the input buffer.

The buffer control logic causes the Compute Unit to interrupt the current routine to perform a buffer sequence. This sequence generates the commands which perform the following steps:

1. Gate the data word into BFR.

- 2. Transfer the FWA to S.
- 3. Store the input word at the address specified by the contents of S.
- 4. Enable the contents of the BER (current address) to the subtractive adder.
- 5. Increase the current address by one to form the next address.
- 6. Transfer the next address to BER register where this address becomes the new current address.
- 7. Clear the I/O control logic if the contents of the BER and BXR are equal.

The preceding steps are repeated by each input word until the current address equals the LWA+1. At this time, the buffer control logic generates a terminate buffer signal. The resulting interrupt 20 enables the interrupt logic and causes the control logic to terminate the buffer and to continue with the interrupted routine.

BUFFERED OUTPUT

The operation of the Compute Unit for an output buffer is similar to the operation for an input buffer. The preliminary steps are the same. The Compute Unit then executes an IBO instruction which causes the Compute Unit to perform the buffer sequence. This sequence reads the contents of the location specified by the FWA from core storage and transfers this data through the Z register to BFR. When the output data is ready, an information ready signal is sent to the output device.

INTERRUPTS

If interrupt is not locked out, a signal on any of the interrupt lines into the interrupt logic results in a signal to the control logic which interrupts the routine being performed. Program control is then transferred to the routine which services the active interrupt. Regardless of the type of interrupt, the same general procedure is followed. The Compute Unit stores the address of the next instruction to be executed in the interrupted routine and reads the instruction contained in the special storage location associated with the active interrupt. At the completion of the interrupt routine, the next instruction in the interrupted routine is read from memory and program control is returned to the interrupted routine.

DETAILED THEORY OF OPERATION

REGISTERS

Temporary storage units for operands, instructions, and control words are called registers. The contents of the registers can be displayed on the Console. When referring to a stage of a register, a subscript designates stage number; for example, the A register contains 13 stages, A_{00} through A_{12} . The following discussion analyzes typical stages of the A and A' registers and the control logic which conditions the inputs to these registers. Only the function is given for all other registers; however, these registers can be analyzed in the same manner as the A and A' registers.

Basic Register Controls

The logic circuits that condition the registers are known as controls. These controls generate the signals that gate information into a register, clear a register, or shift data from one register to another.

Basically, the controls for all registers are similar. These controls can be categorized as clear, transfer, or shift controls. These three types of controls are discussed in the following paragraphs. A detailed logic analysis of the A register controls is included in the paragraphs on registers. All other register controls, except set X, can be analyzed in a similar manner.

<u>Clear</u>: A clear control is shown with the transfer of 1's example in Figure 1-2. The output of the clear control enters the reset side of every flip-flop in the register. Thus, when the output of the clear control is a 1, every flip-flop in the register is reset.

Register-to-Register Transfer: Three types of register transfers are used in the Compute Unit; forced transfer, transfer of 1's, and transfer of 0's, Figure 1-2. For a transfer of 1's, an output from the transfer control and a set output from a flip-flop in the lower register form an AND gate input to the corresponding stage in the upper register. When the output of the transfer control is a 1, each flip-flop in the upper register is set if the corresponding stage in the lower register is set. However, before any transfer of 1's can be made, the upper register must be cleared.

For a forced transfer, a set output of a flip-flop in the lower register and an output of the transfer control form a set input AND gate to the corresponding stage of the upper register. The reset output forms a similar input to the reset side. When the output of the transfer control is 1, the contents of the lower register is duplicated in the upper register, regardless of the previous contents of the upper register. Thus, it is not necessary to clear a register before a forced transfer.

1-7




Figure 1-2. Register-to-Register Transfer

Before a transfer of 0's, it is necessary to set every stage of the upper register. When the output of the transfer control is 1, each stage of the upper register is reset if the corresponding stage of the lower register is reset.

Shift: Data can be shifted right or left from A' to A or from Q' to Q. Furthermore, AQ and A'Q' can be treated as double length registers, and data can be shifted right or left from A'Q' to AQ. Figure 1-3 illustrates the stage-to-stage transfers that occur for all types of shifts. All left shifts are end around; the highest order bit is shifted to the lowest order stage. Right shifts are end off; the lowest order bit is discarded and the sign bit is extended. All shifting is done by forced transfer.

Arithmetic Register (A)

The 13-bit A register functions as the primary arithmetic register. This register holds operands and resultants during most arithmetic and shifting operations, Figure 1-4.


The A register provides the following outputs:

Output	Subject Terms
A! Register	A4, A5
Q! Register	Q4, Q5
I Inverters	1001 - 1111
U Inverters	U001 - U121
Display	L001 - L121
B Register	B100 - B190

The lowest order stage of the A register has two inverters (A002 and A003) which act as extensions of this stage. These inverters are necessary because more inputs are required to A000/A001 than can be connected to the printed-circuit card which contains this flip-flop. Logically, inputs to A002 are identical to inputs to A000. Similarly, inputs to A003 are logically identical to inputs to A001. The following controls, Figure 1-5, affect the inputs to the A register.

<u>Clear A</u>: The output of clear A control delay H901/N-01 is connected to the reset side of every stage in the A register. When any one of the inputs to H901/N-01 is a 1, the resultant 1 outputs clear the A register. The clear A command occurs when any of the following conditions are satisfied:

1. When master cleared (W140).



NOTE: SIMILAR SINGLE LENGTH SHIFTS CAN BE PERFORMED FROM Q¹ TO Q.

Figure 1-3. Shifting




Figure 1-4. Typical A Register Stages




Figure 1-5. A Register Controls

- 2. When depressing the clear A pushbutton on the Console when the computer is not running (J101 M132).
- 3. At \$14 in the D cycle of an MU instruction (F313 J327 V114).
- 4. At \emptyset 14 of a manual enter except when the EM pushbutton is depressed (V114 K097 K094).

A' to A: Control delay H703-H903/N-03 regulates the transfer of data between the A' and A registers. Whenever either H703 or H903 receives a 1 input, the resultant 1 outputs from N-03 gate the contents of A' to A by a forced transfer. The A' to A command occurs when any of the following conditions are satisfied.

- 1. At \$8 of the D cycle for an OUT instruction (F653 J327 V108).
- 2. At \$14 of the D cycle for instruction AD, SB, LC, LP, RA, AO, or INP (V214 F584).
- 3. At \$\000f12\$ of a D or E cycle for an MU or DV instruction, at \$\000f12\$ of a PTA or XAQ instruction, at \$\000f12\$ of the B cycle for an INP or OUT instruction (V312 F560).
- 4. At \emptyset 16 of the E cycle for an MU or DV instruction (V116 F505 J289).
- 5. At \emptyset 8 of the E cycle for a DV instruction (\vee 008 J279 F501).
- 6. At \$14 of an LPN, ADN, SBN, SCN, LCN, or ETA instruction (V014 F582).
- 7. At \$18 of an MUT or MUH instruction (V018 F622).

<u>Set A:</u> The set A logic enables and disables the manually set pushbutton switches associated with the A register display on the console. Whenever the computer is running, the set A logic disables the set switches to prevent the accidental entry of data into A. If the computer is stopped, the 1 outputs of J100 and J101 enable the switch outputs. Then, when a given switch is depressed, the associated stage of A is set. The 1 outputs of J100 and J101 occur when the stop flip-flop is set or the run flip-flop is reset.

Shift A Left: A 1 output from the shift A left control gates A' to A in such a manner that the resultant is shifted one bit position to the left. The highest order bit of A' is shifted end-around to the lowest order stage of A. The shift A left command occurs whenever any of the following conditions are satisfied:

1. At \emptyset 16 of an LS2, LS3, or LS6 instruction (\vee 016 F595).

- 2. At \emptyset 50 of a DV instruction (\vee 050 F593).
- 3. At \$50 of an ALS or LLS instruction in the 8490 mode (V050 F330).
- 4. At \emptyset 12 of an SR, LS1, LS2, LS6, MUT, or MUH instruction (V012 F563).

Three of the output inverters in the shift A left control contain additional gating to provide the correct resultant for shifts in either the 8090 or 8490 mode. When the shift A left command occurs, N005, N405, and N505 have 1 outputs only if all other OR inputs to the inverter are 0. For an A left shift in the 8090 mode, J170 has a 0 output which enables N505 to gate A_{11} to A_{00} . The 1 output from J171 disables N005 and N405.

For an A left shift in the 8490 mode, the 1 output of J170 disables N505. The 0 output from J171 enables N405 to gate A_{11} to A_{12} . Inverter N005 gates A_{12} to A_{00} only when J171, F501, and F333 have 0 outputs. Thus, this transfer occurs for all A left shifts in the 8490 mode except those which are a part of the 26-bit shifts in DV and LLS instructions. For 26-bit left shifts, Q_{12} is gated to A_{00} ; hence, the A_{12} to A_{00} transfer must be disabled. Shift AQ Left: Part of the shift Q left control affects the A register for an AQ left shift. This control gates Q_{12} to A_{00} . The outputs of H911 also control inverters N011 through N611; however, these inverters affect the Q register. Whenever there is a 1 input to H911, inverters N-11 receive 0 inputs. However, N711 has a 1 output only if J173 (AQ shift) has a 0 output. A 1 input to H911 occurs for either of the following conditions:

- 1. At \$50 of an AQ left shift instruction (V150 F118 F109 F089).
- 2. At \$50 of a DV instruction (V150 F593).

Q' to A: Control delay H900/N-00 gates the contents of the Q' register to the A register by a forced transfer. When there is a 1 input to H900, the Q' to A transfer occurs. Any of the following conditions produce this command:

- At \$11 of an LDN instruction; at \$11 of the B cycle for an EXC, EXF, or EXCY instruction; or at \$11 of the D cycle for an INA or LD instruction (V111 F506).
- 2. At \$15 of a CTA or CTAQ instruction (F365 V115).
- 3. At \$15 of an INAY, ETAY, or ERTA instruction (V115 F419).
- 4. At \$17 of the C cycle for an INP or OUT instruction (V117 F416).

Shift A Right: An A right shift can be either a 12- or a 13-bit shift, as determined by the 8090 or 8490 mode of operation. The lower order 12 bits of A' are shifted right one bit position if there is a 1 input to H907. However, A is shifted to A only if there is also a 0 input to N307. The A right shift command occurs when any of the following conditions are satisfied:

- 1. At \$50 of an MU instruction (V150 F626).
- 2. At $\emptyset 50$ of an ARS or LRS instruction in the 8490 mode (V050 F329).
- 3. At \$12 of an RS1 or RS2 instruction (V112 F384).
- 4. At \emptyset 16 of an RS1 or RS2 instruction if F₀₀ is set (F384 V016 F003).

However, the 1 output from N307 occurs only if one of the following conditions indicating a 13-bit shift is present:

- 1. An MU instruction when the contents of X is negative or a DV instruction when the contents of X is positive (F642).
- 2. An 8490 shift (F725).
- 3. An 8090 mode flip-flop reset (K021).

Adder Output Register (AI)

The A' register functions as a second rank of the A register. However, the A' register also serves as the output register of the subtractive adder. The A' register contains 13 stages, Figure 1-6. It provides the following outputs:

Output	Subject Terms
A Register	A0, A1
S Register	S0, S1
X Register	×0, ×1
Q Register	Q0, Q1
B Register	B6

The following control circuits, Figure 1-7, regulate the inputs to the Al register.




Figure 1-6. Al Register




Figure 1-7. A! Register Controls

Clear A!: The output of the clear A! control is connected to every stage of A!. When there is a 1 input to H909, the resulting 1 outputs from N-09 reset every stage of A!.

A to A!: A 1 output from the A to A! control gates the contents of A into A! by a forced transfer. Whenever any one of the inputs to H702 or H902 is a 1, the A to A! transfer occurs.

Q to A!: The Q to A! control gates the contents of the Q register into the A! register by a forced transfer. The Q to A! command occurs when any one of the inputs to H904 is 1.

Toggle A! The toggle A! command is generated as part of the operation of the subtractive adder. When any one of the inputs to H908 is a 1, the toggle A! command is generated. This command sets selected stages of A! as determined by control signals from the subtractive adder.

<u>Probe A!</u>: The probe A! command also occurs as part of the operation of the subtractive adder. A 1 input to H706 or H906 produces this command, which complements selected stages of A! as directed by control signals from the subtractive adder.

Auxiliary Arithmetic Register (Q)

The 13-bit Q register assists the A register in performing arithmetic and logical operations. For multiply and divide instructions, the Q register serves as an extension of the A register to form a 26-bit AQ register.

The functional composition and operation of the Q register and its controls are basically the same as those of the A register.

Secondary Auxiliary Arithmetic Register (QI)

The 13-bit Q' register serves as a second rank of the Q register. The Q' register and its controls operate in the same manner as the A' register, except that Q' register has no controls which cause it to function as part of the subtractive adder.

Exchange Register (X)

The 13-bit X register functions as an exchange register for the transfer of data within the Compute Unit. All data being transferred from internal memory passes through the X register. Similarly, data from a Memory Unit, I/O Unit, or normal I/O is stored temporarily in the X register. Data leaving the Compute Unit for a Memory Unit, I/O Unit, or normal I/O is placed in the X register prior to being placed on the appropriate transmission lines.

The X register controls, except set X, are similar to the A register controls. Most of these controls gate data into the X register by a forced transfer, transfer of 1's, or transfer of 0's.

The large number of inputs to the X register necessitates a different method of setting X because there is no input pin available for this function. Thus, the set X control actually disables the feedback from the reset output to the reset input of every stage of X, Figure 1-8. The following discussion assumes no 1 inputs to the X register from any of the other X register controls. When there are 1 inputs to H947 and H949, the resulting 0 outputs disable the feedback path from the reset output to the reset input of every X register flip-flop.

Stage \times_{00} is shown in the reset condition. When the set \times command occurs, the AND input to \times 001 is disabled. The output of \times 001 goes to 1 forcing the output of \times 000 to 0. Thus, \times 000/ \times 001 is switched to the set condition.

Stage X120/X121 is shown in the set condition. When the set X command occurs, the AND input to X121 is already disabled by the feedback from X120. Hence, X120/X121 remains set. Therefore, after a set X command occurs, every stage of the X register is in the set condition. When the set X control is not active, the 1 outputs of H947 and H949 permit the flip-flops in X to function normally. After the set X command, a transfer of 0's is executed to gate the contents of another register into X.

Memory Address Register (S)

The 13-bit S register holds the memory address currently being referenced for an instruction, operand, or addressing operation. The address may apply to either internal or external memory as determined by the bank controls. In the 8090 mode, only the lower order 12 bits of S are used. When switching from the 8090 to 8490 mode, bit 00 of the relative bank control is gated to S_{12} (and then to P) to provide correct addressing.

Internal Memory Address Register (SI)

When a memory reference is made to internal memory, the current memory address in the S register is placed in the S' register. The S' register provides outputs which condition the address selection logic to reference the correct address. In the 8090 mode, S' is supplied by B $_{00}$. In the 8490 mode, S' $_{12}$ is supplied by S $_{12}$.

Program Address Register (P)

The 13-bit P register contains the memory address of the current instruction. In the 8090 mode of operation, the highest order bit is not used. After execution of an instruction which does not jump program control to another routine, the contents of P is increased by 1 or 2. The P register receives data




Figure 1-8. Set X Control

only from the S register. The three P register controls operate in a manner similar to the corresponding A register controls.

Function Register (F)

The 13-bit F register holds the instruction currently being executed by the Compute Unit.

Data is transferred directly from memory to the F register. The F register is also affected by set and clear controls, a set-F-to-15 control, and a reduce control. The reduce control transfers F' to F in such a manner that the resultant is reduced by 1.

Secondary Function Register (F1)

The 5-bit F' register serves as the second rank of the lower order five stages of F. Data is transferred to F' only from F. Controls are provided to clear and set F' for I/O control.

Storage Bank Control Register (B)

Functionally, the 16-bit B register consists of four 4-stage bank controls. These controls operate independently of one another to provide the bank selection for the various addressing modes available to the 8490. Figure 1-9 shows the stages of the B register which are assigned to the respective bank controls.




Figure 1-9. Bank Controls in B Register

The B register controls are basically similar to the A register controls. However, some B register controls affect only the four stages assigned to a given bank. These controls are used to set and clear a given bank control.

Memory Restoration Register (Z)

The 14-bit Z register operates with core memory. All data entering or leaving core memory is stored temporarily in the Z register.

Data to be written into core memory is entered into the Z register and then written into the correct location. Data read from core memory is placed in the Z register. After this data has been transferred to another register, the data also is gated from Z back into the same location. Thus, Z permits a memory reference to be nondestructive. The 14th bit of the Z register is a parity bit.

Buffer Data Register (BFR)

The 13-bit BFR holds the data word being transferred to or from memory over the Compute Unit buffer channel. The BFR controls can gate data into the BFR from internal memory, external memory, or the buffer channel

data lines. Data from the BFR can be transferred to the X inverters or placed on the data lines to the external equipment on the Compute Unit buffer channel.

Buffer Entrance Register (BER)

During buffered I/O operations on the Compute Unit channel, the 13-bit BER holds the address to or from which information is being transferred. The contents of this register may be transferred to memory or to the subtractive adder. In the 8090 mode, only the lower order 12 bits are used.

After the word has been buffered, the subtractive adder increases the contents of BER by one. The buffering process continues until the contents of BER and BXR are equal.

Only two controls affect the BER. One control clears the BER; the other control gates the contents of A! to the BER by a transfer of 1's. Whenever the clear BER control is activated, the A! to BER control is activated in sequence.

Buffer Exit Register (BXR)

During buffered I/O operations on the Compute Unit channel, the 13-bit BXR holds the last word address plus 1 for the buffering operation. In the 8090 mode, only the lower order 12 bits are used. The BXR controls are similar to the BER controls.

Error Register (ER)

The error register contains six stages. Each stage represents a different error condition. Generally, after an operation is performed for which a certain type of error could occur, the Compute Unit senses for the error condition. If the error is present, the appropriate flip-flop is set.

The contents of the error register can be transferred through X to A by the ERTA instruction. The output of the error register also conditions the COMPUTER STATUS indicator to display the correct error indication.

MAIN TIMING

A group of control delays are combined in a main timing chain. This ensures that the correct commands are performed at the proper time for a given instruction. Figure 1-10 shows a sample control delay chain.

The control delays in the main timing chain have V—— output terms. The last two digits of the H—— and V—— terms correspond to the phase time of the output of this control delay. In the 8490, one phase time equals 62.5




Figure 1-10. Control Delay Chain

nanoseconds, which is equal to the delay introduced between the input and output of a control delay and the length of the pulse.

The outputs of the main timing control delays supply inputs to various other control delays, flip-flops, and inverters. These inputs may be either direct or gated. A direct input produces a function or command unconditionally. A gated input produces a function or command only if the enabling conditions are present.

All of the commands which occur for an instruction form a command timing chart. In these charts, input times are listed for flip-flops and output times are listed for control delays. Thus, K--0/K--1 is set at time 00, but the command represented by H9-1/N--1 occurs at time 01. The last digit in the subject term in a control delay is odd if its output occurs at an odd phase time and even if its output occurs at an even phase time.

At time 03, the output of H=3/V=3 provides a 1 input to H=0/V=0 if the enabling condition is present. Thus, the control delay chain continues to repeat until the enabling condition is removed.

Figure 1-11 illustrates the main timing chain as a block diagram. The start portion is entered whenever it is necessary to establish or change program control. When the computer is started, the start sequence is used to enable the autoload feature if memory has not been previously loaded. The start sequence then loads the starting address in S and P and generates a read instruction signal. RNI is initiated which generates a memory reference. A resume II continues RNI and gates the instruction to F. The F translators then form the gating signal necessary to enable the commands which execute the instruction.

An output from the RNI sequence then initiates the instruction sequence. This instruction sequence consists of one or more cycles. One cycle is performed for each memory reference required. The A, B, and C cycles form the correct address or operand required for the addressing mode of the instruction. The A (if only A cycle is performed), D, and E cycles are performed as required to execute the instruction. Minimally, an instruction might require only an A cycle or an A and D cycle. A complex instruction could require all five cycles. The main cycle sequences are A, AD, ABD, and ABCD. Also used are ADE, ABCE, and ABCDE.

For multiply, divide, and shift instructions which require the use of a shift sequence, the shift sequence is initiated. This sequence generates the proper commands to perform the required shift and add or subtract. This sequence is repeated until the required number of shifts have been performed.

Multiply and divide instructions then enter the end correction sequence. At some time before the end of the instruction sequence, this sequence initiates the RNI sequence.




Figure 1-11. Main Timing - Block Diagram

MANUAL CONTROL

The manual controls on the Console are used to stop, start, or condition the operation of the Compute Unit. With the exception of the set and clear controls, most controls set control flip-flops, the outputs of which condition the operation of the Compute Unit.

F TRANSLATION

A network of inverters translates the contents of the F and F! registers. The output signals from these inverters provide the gating which enables the Compute Unit to perform the steps which execute the instruction in the F register.

The first level of inverters translates the contents of a particular stage. Thus, F013 has a 1 output when F_{01} is a 1, and F012 has a 1 output when F_{01} is a 0, Figure 1-12. For functional purposes, the outputs of the first level inverters are combined in octal digits. The outputs of the higher level inverters are expressed as combinations of octal digits or instruction mnemonics. The condition given for an F term is present when that F term has a 1 output. The output of an inverter represents the Boolean inversion of its input.

Inverter F221 senses when the lowest order octal digit of F is not a 1. When the lowest order three stages of F contain 001, the AND input to F221 is satisfied and a 0 output results. This 0 produces a 1 output from F831, which represents $\times 1$ (the \times is the other octal digit of E). For any other combination of bits in the lower order three stages, the AND input to F221 is disabled and the output of F221 is a 1.

Inverters F370 and F456 translate the instruction ATE. When F contains 00105, all of the OR inputs to F370 are 0. The resultant 1 output produces a 0 output from F456. Therefore, F370 equals ATE, and F456 equals ATE.

The output of an inverter may represent several instructions. For example, F428 and F430 are combined in an AND input to F404. When the F register contains the code for EXC, EXF, or EXCY, the AND is disabled and the output of F404 is 1.

ADDER

The adder is a device consisting of the subtractive adder and the I and U inverters, which is used to find the sum of two operands.




Figure 1-12. Function Translation

Theory of the Adder

The internal arithmetic is based on subtraction. Addition is performed by subtracting the complement of the addend from the augend. The adder recognizes the borrow signals generated by one's complement subtraction. The theory of the subtractive adder is the recognization of whether or not a borrow was generated.

For addition, the complements of the actual operands are gated from the reset side of the flip-flops in the A and X registers to the I and U inverters. For subtraction, the complement of A and the actual value of X are gated to the I and U inverters. The I and U inverters then invert their inputs. In this manner the proper operands are gated into the base of the subtractive adder. At this point the two operands are considered as additive operands.

There are four possible states in the bit-by-bit subtraction of a one-bit minuend and subtrahend.

In the preceding examples there is only one case in which the minuend is unable to satisfy the subtrahend. This happens when one is subtracted from zero. It is implicit from arithmetic that a borrow must be made from the next higher order stage. There are two cases in which the difference is zero. This means, after the initial bit-by-bit subtraction, that stage is unable to satisfy a borrow made on it by some lower order stage and must pass the borrow on to the next higher order position. These cases exist whenever 1 is subtracted from 1, or when 0 is subtracted from 0. The act of transferring an unsatisfied borrow to the next higher stage is termed an "enable". An enable is generated whenever the bit in the minuend and the bit in the subtrahend are the same. In the remaining case, when 0 is subtracted from 1, the minuend is able to satisfy the subtrahend and is also able to satisfy a borrow, if necessary.


Stage-Generated Signal: The stage-generated signal is the lowest level in the subtractive adder. It is at this level that the borrow or enable signals are determined for each bit position (stage) of the operand. There are 13 stages in the subtractive adder, one stage for every flip-flop in the A or X register. The stages are grouped into 3-bit groups. The highest order bit (bit 12) is included in the last group of the adder. The following rules can be formed with respect to the operand inputs to the adder since the adder effectively complements one of these operands and subtracts:

1. When corresponding bits in the two operands are both zero, a borrow is generated to the next higher order stage.

- When corresponding bits in the two operands are unlike in value, that bit position is enabled.
- 3. When corresponding bits in the two operands have like values, that bit position is not enabled.


The preceding rules are determined at the stage level and are used throughout the remainder of the subtractive adder.

The functions, as given in the following illustration, are for the lowest order bit in the subtractive adder. A 1 output from each of the stages satisfies one of the previously stated rules.



If unlike signals (0 and 1) are gated to E002, the resulting output is 0. A 0 output from E002 does not satisfy the stage borrow condition. At the same time, these signals are gated, via an AND gate, to E000. The 0 outputs from U001 or I001 and E002 produce a 1 output from E000. A 1 output indicates the stage enable condition. If both the U001 and I001 inputs are 0, the output from E002 is 1. The 1 output indicates a stage borrow condition. If both inputs are 1, E000 and E002 both have 0 outputs. The 0 output from E000 produces a 1 output from E001. This output indicates the no stage enable condition.

Group Borrow Signal: A group borrow signal is generated whenever a higher order stage (if any) in an octal group cannot satisfy a borrow generated within that group. This signal passes the borrow to the next higher order group. The conditions for creating a group borrow are shown in the following example. The example is for the lowest order group in the subtractive adder.



A group borrow is generated when the output of E300 is 0. The three inputs to E300 are as follows:


NOTE: The outputs of stage enables and stage borrows are 1's when the condition they represent is present.

- The right-most input to E300 is satisfied when the lower order stage (E002) generates a borrow and the next two stages (E010 and E020) are enabled.
- 2. The middle input to E300 is satisfied when the middle stage (E012) generates a borrow and the higher order stage (E020) is enabled.
- 3. The left-most input to E300 is a 1 when the higher order stage (E022) generates a borrow.

Group Enable Signal: If every stage within a group is enabled, a group enable signal is generated. The following example is for the lowest order group enable in the subtractive adder.


The preceding rules apply, regardless of the number of stages or groups involved, for a subtractive adder.

GROUP ENABLE = 0



<u>Group Borrow Input:</u> A group borrow input inverter is associated with each of the four groups comprising the adder. A group borrow input is present if a borrow is generated in an adjacent lower order group, or in some remote group if accompanied by intervening group enable signals.

The following example is for the highest order group in the subtractive adder:



Because of the inverter logic used in the adder, the group borrow input is present when all inputs are 0. This means that at least one of the terms in the AND gates must be 0 in the preceding example. The letters stand for group borrows (GB) and group enables (GE) generated from the lower levels of the adder. Outputs from group enables and group borrows are 0 if they exist. The subscript number refers to the group in which each was generated.


E311 must have a 0 output, indicating there is one or more group borrows, or the group borrow input logic is disabled.

The following four possible conditions produce a group borrow input to E403 if E311 is 0.

- 1. The highest order group generates a borrow and all lower order groups are enabled.
- 2. There is a group borrow generated from the next lower order group (E302).
- 3. The second group (E301) generates a borrow and the third group (E202) is enabled.
- 4. The lowest order group (E300) generates a borrow and the second (E201) and third (E202) groups are enabled.

No Stage Borrow Input: There is a no stage borrow input inverter (SBI) for every bit in the adder. Outputs from the no stage borrow input inverters are used to complement the corresponding AI register flip-flops when no borrow exists. The following example illustrates the three SBI terms for the second octal group (stages 3, 4, and 5) of the adder.

NO STAGE BORROW INPUT = 1



The symbols represent stage enables (SE), stage borrows (SB), and group borrow inputs (GBI). The subscript numbers represent the stage number in which each was generated.

A 1 output, which indicates no stage borrow input, is present except when one of the inputs to an inverter is a 1. One of the inputs is satisfied when a stage borrow condition is present. Thus, E503 has a 0 output when E401 is 1, which indicates a group borrow for group 1 input. Similarly, E504 has a 0 output when E032 is a 1 or E030 and E401 are both 1's. Inverter E505 has a 0 output when one of the following conditions is present:

- 1. E042 is a 1.
- 2. E040, E401, and E030 are 11s.
- 3. E032 and E040 are 1's.

Adder Operation

There are three signals used in conjunction with the stage borrow and stage enable signals to set the final sum in the AI register. The order of the operation and purposes are as follows:

- 1. Clear

 The first of these signals resets every stage of the AI register.
- 2. Toggle

 This signal places each stage in the condition that results for a given pair of inputs as if there were a borrow from that stage. The toggle signal sets the A! register flip-flops if there is an enable signal present in that stage. If there is no enable signal present in that stage, the A! register is left in the reset stage.
- 3. Probe

 This signal complements each stage from which there actually was a no borrow. If there was a borrow, the A! register is not changed by the probe signal.

It has been previously stated that the internal arithmetic of the 8491 is based on subtraction. This is true only to the degree that the adder recognizes borrow and enable signals that are generated at the stage level. Addition was defined as the subtracting of the complement of the addend from the augend. The operands are considered to be subtractive operands for the purposes of defining borrows and enables. The adder determines which signal was generated according to the rules formulated for the stage generated signals. The following problem is an example of how the signals are determined:

Addition is performed as:

Complementing X and subtracting produces:

Figure 1-13 illustrates the total operation of the preceding problem in the subtractive adder. The order of operation is from bottom to top, the same way it appears on the logic diagram. The inverter number is noted if it satisfies the condition.

Bit numbers 3, 4, and 5 are typical stages in the subtractive adder. These stages make up the second octal group. All other groups have similar logic associated with them and are not discussed.

For the purpose of recognizing borrow and enable signals, inverters have been arranged in such a manner that 1 outputs satisfy the stage borrow, stage enable, and no stage enable condition. Only one condition results from any two inputs.

Stage 3 is enabled because the inputs are unlike in value. The inputs from 1031 to U031 form an AND gate to E030. Unlike values result in a 1 output from E030 satisfying the stage enable condition. Also, if the inputs from 1021 and U021 are gated to E032, they also result in a 0 input to E030.

Stage 4 is also enabled. Unlike values, from 1041 and 1041, gated to 1040 and 1042 result in a 1 output from 1040.

Stage 5 generates a stage borrow according to the definition. The 0 inputs, from 1051 and U051, result in a 1 output from E052 satisfying the stage borrow condition. The 1 output from E052 forces E050 to 0.

By definition, a group is enabled only if all stages are enabled. E201 does not satisfy the condition (has a 1 output) because E050 is not enabled.

STAGE NO.	12	11	10	9	8	7	6	5	4	3	2	1	0
TOTAL	1	1	1	0	0	1	1	1	0	0	0	0	0
PROBE	A 124	A114	A 104					A054	A045	A035	A025	5 A01	5 A005
TOGGLE						A074	A064		A044	A034	A024	4 A01	4 A004
CLEAR	Set all stages of A' equal to zero (reset FF.)												
no stage borrow input	E512 E511 E510					was officed ventor forest		E505	E504	E503	E502	E501	E500
GROUP BORROW INPUT	E403				E402								
GROUP BORROW *					E302			E301					
GROUP ENABLE *											E200		
no stage enable	E121	E111	E101	E091	E081			E051					
stage enable						E070	E060		E040	E030	E020	E010	E000
STAGE BORROW					E082			E052					
I Outputs	1	1	1	1	0	0	1	0	1	0	1	0	0
U Outputs	1	1	1	1	0	1	0	0	0	1	0	1	1
STAGE NO.	12	11	.10	9	8	7	6	5	4	3	2	1	0

NOTES: 1. The elements shown produce 1 outputs except where otherwise indicated.

2. * These symbols represent 1 inputs, not the state of the outputs.

Figure 1-13. Subtractive Adder

The 0 output from E050 breaks the AND gate formed by E030, E040, and E050.

Because stage 5 (the highest order stage in the group) generates a borrow, this group cannot satisfy the borrow and must pass it on to the next higher order group. The 1 input to E301 from E052 satisfies the group borrow condition.

The outputs from the group borrows form an AND gate to determine if one or more group borrows exist. E300 and E303 do not generate borrows. The AND gate is broken, resulting in a 0 output from E311.

The group borrow input determines if a borrow exists. E401, the group borrow input inverter, has a 0 output, which does not satisfy the condition; therefore, no borrow exists. The group borrow input is not realized because E203 is not enabled and E300 is not generating a group borrow.

A 1 output from the no stage borrow input inverters satisfies the condition that no borrow exists. E503 has a 1 output because E401 has a 0 output. E504 has a 1 output because E032 does not generate a borrow and E401 breaks the AND gate. E505 has a 1 output because all inputs are 0. There are no borrows generated in either E032 or E042 (breaks the AND gate). The other AND gate is not satisfied because E401 has a 0 output.

All flip-flops in the Al register are reset to 0 by the clear signal. The toggle signal sets all flip-flops to 1 if an enable signal is present in that stage. A034/A035 is set to 1 because E030 is enabled. A044/A045 sets because E040 is enabled. E050 is not enabled; therefore, there is no change in A054/A055 (left in the 0 state).

Stages 3, 4, and 5 are complemented by the probe signal because there is no borrow. The probe signal resets (complements) A034/A035 because there is no borrow (E503) and E030 is enabled. A044/A045 is reset because there is no borrow (E504) and E040 is enabled. A054/A055 is set because there is no borrow (E505) and E051 indicates a no enable.

MEMORY

Each 8491 Compute Unit contains a memory section of 8,192 storage locations; this is the internal memory. Memory sections located in 8492 Memory Units are external memories. The physical arrangement of the core storage and method of readout, write-in, and address selection of the internal memory are practically identical to an external memory. The major differences lie in the access channels. The 8491 memory section cannot be used by other 8490 units whereas the 8492 memory may be used by any combination of 8491 Compute or 8495 Input/Output Units that totals three or less.

Therefore, the 8491 memory section does not need a scanning circuit or a line receiver and transmitter circuit with its associated control and translation circuitry, Figure 1-14.

The 8490 Computer may be operated in either the 8090 mode or the 8490 mode. The 8090 mode may be manually selected by depressing the 12 push-button which illuminates on the Console. The 8490 mode is the normal mode of operation during which the 12 pushbutton is not illuminated. In the 8090 mode, addressing is made directly to one of two internal or one of a maximum of 14 external memory banks (4,096 storage locations); whereas, in the 8490 mode, addressing is made to one internal or one of a maximum of seven external Memory Units. Selection of the odd or even bank in one of the seven external units depends on the odd or even bit 12. A 16-bit address in the 8090 mode consists of 4 bank address bits and 12 core address bits. The bank address bits are transferred between the B register and the select circuitry in the memory banks, and the core address bits are transferred between the S and S¹ registers. A 16-bit address in the 8490 mode consists of 3 memory unit address bits, 1 bank designator bit, and 12 core address bits.

A maximum of 14 bits can be stored in a given address. The data word or an instruction word is comprised of 13 bits. The 14th bit is a parity bit. The parity bit allows a malfunction of the memory to be detected.

The storage function within a memory section is controlled by a delay line for timing, and Z and SI registers to directly affect a memory reference to a specific location. Control of readout and write-in within the memory section is accomplished by pulsing the delay line once each time a memory reference is made.

The control section of the 8491 places a memory request, a select code, and a read, write, or partial-write command on the lines to all accessible Memory Units, including the internal memory. When the internal memory senses its select code and request, the active flip-flop sets, causing the following events:

- 1. Enabling of a transfer of the address from S to S'.
- 2. Setting of the busy flip-flop to lock out other memory references for the remainder of the cycle.
- 3. Setting of the gate, read drive, and discharge drive flip-flops to enable read currents to flow through the selected X and Y drive lines of the memory stack.
- 4. Starting of a pulse down the delay line to time each function in the memory reference cycle.




Figure 1-14A. Internal Memory- Block Diagram




Figure 1-14B. Internal Memory - Block Diagram (Control)

5. Clearing of the Z register in preparation for a transfer of 1's.

A mode command places the memory section in the write, read, or partial-write mode of operation.

In the write mode, the control section places data for a specific address into the X register. When the write gate is enabled, the data is transferred into the Z register of the memory section and stored in the core memory during the write portion of the memory reference.

In the read mode, the data from the memory address selected by the S¹ register appears on the outputs of the sense amplifiers during the read portion of the memory reference. When the read transfer occurs, the data is transferred into the Z register of the memory section. The output of the memory section Z register is then gated to the computer. The data word read from memory during the read portion of the memory reference is restored in memory during the write portion of the memory reference cycle.

In the partial-write mode, both the read and write functions are employed in one memory cycle. The upper 7 bits of the 13-bit word are processed in the read mode, and the lower 6 bits plus parity are processed in the write mode. The result is that the lower six bits of the word are changed in the partial-write mode while the upper seven bits are not affected.

By the end of the cycle, the active and busy flip-flops are cleared, the SI register is cleared, and the memory section is ready to respond to the next memory reference.

Selection and Start of Cycle

The 8491 control section starts a memory reference by placing the internal memory select code on the inputs to the translation inverters J800, J801, and J802. The select code switches, S800 through S802, are associated with the input translation inverters to use or bypass the inverters. The setting of these switches determines the 3-bit selection code to enable the internal memory. The switches and inverters are connected so that the correct selection code places enabling 1's on three inputs of the 4-input AND gate at the set side of the active flip-flop K800/K801. The busy flip-flop K802/K803 was reset during the end of the preceding cycle; its set output and the memory request pulse from the reset output of the memory request flip-flop K212/K213 place enabling 0's on the inputs to J804. The 1 output of J804 combines with the select code switches to set active flip-flop K800/K801, Figure 1-15. The 1 output of J804 can be delayed 1 microsecond by placing D105 in the logic using switch S900. The lower memory request repetition rate provided by the 1-microsecond delay is a maintenance provision.




Figure 1-15. Start of Cycle Circuit

The set output of K800/K801 causes the following four events:

- 1. The 1 output is inverted through J825 to start a 0 pulse down the delay line. The delay line is normally held at a logic 1. When the output of J825 occurs, this 0 pulse is started down the delay line. When this 0 pulse is picked off the delay line by emitter-follower E902, the resulting 1 output of J809 clears the active flip-flop K800/K801. The set output of K800/K801 is inverted through J825 to place a 1 on the input of the delay line. This establishes the width of the delay line pulse. The 0 pulse is now about 90 to 100 nanoseconds wide and travels the length of the delay line in about 1200 nanoseconds. As this 0 pulse travels down the delay line, it is sensed by emitter-followers tapped into the line at positions corresponding to time points between 0 and 1200 nanoseconds. The busy, gate, and read-drive flip-flops remain set until they receive clear pulses timed by the delay line later in the cycle.
- 2. The 1 output sets busy flip-flop K802/K803. The set output of the busy flip-flop blocks the OR gate input at J804, thereby allowing the active flip-flop to be cleared. If the busy flip-flop did not block the OR gate input to J804, the 0 pulse would be as wide as the length of the delay line. The active flip-flop must be cleared and remain cleared throughout the remaining cycle to establish the 100-nanosecond width of the 0 pulse on the delay lines.
- 3. The 1 output, through inverters J831 and J832, sets gate flip-flop K804/K805. The 1 output of K804/K805 is inverted placing an enabling 0 on the inputs of the 900-milliampere gates for the X and Y drive. K832/K833 is reset to place a disabling 1 on the inputs to the transformer dischargers for the X and Y drive.
- 4. The 1 output, through inverters J831 and J832, sets read-drive flip-flop K806/K807. The 1 output of K806/K807 is inverted through E820, E822, E823, E830, E832, and E833 to enable transformer drivers along both axes of the memory stack. These transformer drivers switch the gated current through the line-driver transformers in a direction to switch selected cores from a 1 to 0.

The reset output of K800/K801 causes the following events:

1. The 0 output is inverted through W800 and W801 to cause a transfer of 1's of the address word from the S to S' registers. As a result of the S to S' register transfer, the 0 and 1 output configuration of the S' register is applied to the transformer drivers and 900-milli-ampere gates to turn on selected line-driver transformers to switch the cores. The current pulses from the switched cores are amplified in the sense amplifiers to enable the inputs of the I inverters. The S

to S¹ transfer of bit 12 satisfies either the bank 00 or bank 01 AND gate inputs to the I inverters and a transfer of 1's occurs in the I inverters of the selected bank. The cores containing 1's are switched and these 1's appear on the outputs of the I inverters. Cores containing 0's are not switched and the corresponding I inverter remains with a 0 on its output.

2. The 0 output is inverted through W802 and W803 to clear the Z register flip-flops. This prepares the Z register for a transfer of 1's from the I inverters or from the X register depending on the mode of read, write, or partial write.

<u>Mode Selection</u>: When the control section makes a memory reference to the memory section of the 8490 Computer, the reference is for a read, write, or partial-write operation, Figure 1-16. The mode of operation is determined by setting one of the following flip-flops:

- 1. Read flip-flop K810/K811 for a read mode.
- 2. Write flip-flop K812/K813 for a write mode.
- 3. Partial-write flip-flop K814/K815 for reading the upper seven bits and writing the lower six bits of a data word.

Read Mode: A read command is placed on the input control line to the AND gate of the read mode select flip-flop by the control section. The read command combines with the 1 output of J810 to set read flip-flop K810/K811. The 0 output of K810/K811 places an enabling 0 on one of the inputs of J814 and J815. At time 350 a satisfying 0 is placed on the other input of J814 and J815. The resulting 1 output of J814 and J815 satisfies the AND gate inputs to the Z register from the I inverters. A transfer of 1's occurs from I to Z, thereby placing the contents of memory for the selected address in the Z register. At this time the data in core memory at the selected address is destroyed since the memory cores were all switched to 0's during the address selection. When the I to Z transfer occurs, the output of the Z register appears on the AND gate inputs to the X register. Since this is a read operation, the data is subsequently gated into the X register by the control function of the computer. The 0's on the mode select lines leave the write and partial-write flip-flops in a clear status. These flip-flops were cleared during the preceding cycle by the 1 output of J819 at time 900. The 1 output of the write and partial-write flip-flops maintains a 0 on the outputs of J811 and J812.

Write Mode: The control section places the input control line to the AND gate of the write mode select flip-flop. The write command combines with the 1 output of J810 to set write flip-flop K812/K813. The reset output of K812/K813 enables one of the two inputs to J812. At time 150 the 0 output of emitter-follower E906 places a satisfying 0 on the other input of J812. The 1 output of J812 enables the AND gate inputs for bits 6 through 12 of the Z




Figure 1-16. Mode Select Circuit

register from the \times register. The 0 output of K812/K813 does not enable the AND gate to one of the inputs to J811, so a 0 remains on this input. At time 150, the 0 output of E906 satisfies the inputs to J811. The 1 output of J811 enables the AND gate inputs for bits 0 through 5 of the Z register from the \times register.

Since a data word is on the output lines of the X register at this time, a transfer of 1's occurs from X to Z.

The term transfer of 1's implies that the transfer was made into a previously cleared register. The Z register flip-flops were cleared when the active flip-flop was set at the start of the memory reference cycle. The 0's in the other mode commands leave the read and partial-write flip-flops in a cleared status. These flip-flops were cleared during the preceding cycle by the 1 output of J819 at time 900. The 1 output of the read and partial-write flip-flops maintains a 0 on the outputs of J814 and J815. The 0 output of J814 and J815 blocks the AND gate inputs to the Z register flip-flops from the I inverters.

The 0 output of the set flip-flops in the Z register blocks the AND gates to the associated inhibit generators thereby preventing a turn-on of inhibit current of time 450 for those cores that are to be switched from 0 to 1 when the write drive turns on at time 475.

Partial Write: A partial-write command is placed on the input control line to the AND gate of the partial-write mode select flip-flop by the control section. The partial-write command combines with the 1 output of J810 to set the partial-write flip-flop K814/K815. The 0 output of K814/K815 blocks the AND gate input to one of the two inputs to J811 and J815. This leaves an enabling 0 on these inputs. At time 150, the 0 output of emitter-follower E906 places a satisfying 0 on the input to J811. The 1 output of J811 causes a transfer of 1's from X to Z for bits 0 through 5. The 1 output of K812/ K813 blocks the 1 output of J812; therefore, the 0 output of E906 does not satisfy J812 to place a 1 on the output of J812. The 0 output of J812 blocks the AND gate inputs from X to Z for bits 6 through 12. At time 350, the 0 output of R800 satisfies the inputs of J815 to place a 1 on the outputs of J815. The 1 output of J815 satisfies the AND gate inputs to the Z register from I inverters for a transfer of 1's of the upper seven bits. The 1 output of K810/ K811 blocks the inputs to J814 so the output of J814 remains 0. The 0 output of J814 blocks the AND gate inputs to the Z register from the I inverter for the lower six bits and for bit 13. The Z register now contains a word, the upper seven bits from existing storage, and the lower six bits from new input data. At time 450, bit 13 is set if the parity generator has enabled it. When the write drive turns on at time 475, the Z register flip-flops containing 1's transfer these 1's back into memory at the address specified by the contents of the SI register. The transfer of 0's from the Z register to memory cores is controlled by the inhibit generators as described under inhibit circuits.

Address Selection: In order to accommodate a 14-bit word in a seven plane memory stack, two bits must be stored on each plane. This is done by dividing a plane into two banks, each consisting of one odd quadrant and one even quadrant. Even bits 00 and 02 through 12 are stored in the even quadrants of seven successive planes in a bank, and odd bits 01 and 03 through 13 are stored in the odd quadrant of the same seven planes in the same bank. Storage across the seven planes of the other bank uses the remaining odd and even quadrant of each plane. Since a quadrant contains a 64 by 64 matrix of cores, and two quadrants are used to store a word, each bank effectively accommodates words of 14 bits in 4,096 storage locations.

Since a memory stack contains two banks, 4,096 times 2 equals 8,192 storage locations which are available in a memory stack. For addressing purposes, the X drive lines run through the even quadrants of bank 00. continue through all the planes on the south side through the transposition plane and down through all the planes on the north side, and return to termination through the odd quadrant of bank 00, Figure 1-17. Therefore, 64 X drive lines thread all cores in all four quadrants of all seven planes in a memory stack. In the Y axis, 64 Y drive lines run through both quadrants of all seven planes and terminate. A second set of 64 Y drive lines threads through the odd and even quadrants of the seven planes of the 01 bank. Therefore, both banks are energized along the X axis and only one bank is energized along the Y axis so the Y drive lines serve to select the 00 or 01 Addressing consequently energizes one of 64 lines in the X axis and one of 128 lines in the Y axis. The energized X line crosses the energized Y line once in the odd quadrant and once in the even quadrant of the seven planes of a selected bank. The drive lines are energized by turning on linedriver transformers, Figure 1-18.

The 0 and 1 output configuration of the SI register resulting from an input address acts to turn on line-driver transformers. Bits 01, 02, and 04 combine to enable certain 900-milliampere gates on the X axis. These 900-milliampere gates are satisfied when the gate flip-flop K804/K805 is set by the 1 output of the active flip-flop at the start of the cycle, Figure 1-15. This gate flip-flop remains set until time 875 when it is cleared by the 1 output of J820.

Bits 00, 03, and 05 combine to enable certain transformer drivers to complete the circuit from the 900-milliampere gates via the primary winding of the line-driver transformers. These transformer drivers are satisfied by the output of read flip-flop K806/K807 or write flip-flop K808/K809. The read or write flip-flops serve to turn on transformer drivers which complete the circuit through the primary windings of the line-driver transformers. This produces a current in the connected drive lines in one direction for read and the opposite direction for write. Two transformers are used together for selection of two drive lines; the parallel-aiding primary windings are driven




Figure 1-17. Memory Arrangement




Figure 1-18. Core Matrix, Functional Brief

to energize one of the two drive lines connected to the series-aiding secondary windings.

If K806/K807 is set, as it is during the read time, the current comes into the center tap of both primary windings of a line-driver transformer and splits out via the half of the primary connected to the transformer driver for read drive and half of the primary connected to the transformer driver for one of the two drive lines.

If K808/K809 is set, as it is during the write time, the current comes into the center tap of both primary windings of a line-driver transformer and splits out via the half of the primary connected to the transformer driver for write drive and the half of the primary connected to the transformer driver for one of the two drive lines. This allows control of current flow in two directions for one line, and control of current flow in two directions for the other line. One arrangement controls current flow in one direction to energize one line, as would be the case where line 0 was energized in the read mode, and line 32 would be quiescent. Or, by selecting the proper transformer drivers, line 32 could be energized and line 0 quiescent in either read or write mode. Bits 07, 08, and 10 combine to enable certain 900-milliampere gates in the Y axis to accomplish the same functions as corresponding 900-milliampere gates in the X axis. Bits 06, 09, 11, and 12 combine to enable certain transformer drivers in the Y axis to accomplish the same functions as corresponding transformer drivers in the X axis. All cores containing 1's at the intersections of the energized and coincident X and Y drive lines are switched to 0 during the read time. During the write time, all cores containing 0's at the intersections of the energized and coincident X and Y drive lines are switched to 1's unless the inhibit current is flowing through that core.

Memory Arrangement

The maximum number of bits that can be stored in a given memory location is 14 bits (13 bits containing information, and 1 bit used for parity checking). Information access time for the memory and its associated control and sensing circuits is approximately 0.5 microsecond, and the time for a complete memory reference cycle is less than 1.35 microseconds. Figure 1-17 shows the quadrants, planes, and X and Y drive lines arranged to form a memory stack, and Figure 1-18 shows a functional brief of memory cores with the drive lines, inhibit line, and sense line threaded through a set of four cores. All cores are wired in the same manner. The following paragraphs describe the circuits that are directly connected to these drive lines and affect storage, location, and removal of bits stored in the memory stack.

Core Storage: The memory operates in the coincident current mode, using currents of one direction to read, and the opposite direction to write. These coincident half-currents are approximately 340 milliamperes and are produced by the circuits contained in the drivers, gates, and transformers associated with the storage and sensing functions of the core memory stacks.

As shown in Figure 1-17, each core is threaded by four wires; X and Y half-current drive lines, an inhibit line, and a sense line. When information is written into a core, the core is switched to the 1 state by two coincident 340-milliampere currents on the X and Y drive lines. Similarly, when information is read from a core, it is switched to the 0 state by two coincident 340-milliampere currents of the opposite polarity. The inhibit line carries a current of 340-milliamperes parallel to one of the drive lines, but in a direction opposite to that of the half-write current. If the inhibit current is flowing during a Write phase, it cancels the effect of one of the half-currents, and thereby prevents any core through which the inhibit current passes from being switched from a 0 to 1 state. If the drive currents were not inhibited during the write phase, all cores would be switched to a 1 state. If the write coincident X and Y currents act to switch a core from 0 to 1, and if that core is already a 1, it remains a 1. Conversely, if the read coincident X and Y drive currents act to switch a core from 1 to 0, and if that core is already a 0, it remains a 0. The sense line is connected to a differential sense amplifier card. When a core switches state in either direction, the sense amplifier card produces a logic 0 output; however, this output is sampled only during the memory read phase.

The memory core material has an approximately rectangular hysteresis loop. The high remanent magnetization of the core enables it to function as a memory element. The magnetic properties of a core are represented by its hysteresis loop, Figure 1–19, in which magnetic flux density B is plotted as a function of field intensity H. If sufficient current flow to cause a field intensity of +H is applied to the core, the flux density increases to saturation +B. When current is removed, the flux drops to residual value +B and remains there. Sufficient current flow in the opposite direction to cause a field intensity of -H reverses the flux density to -B. When current is removed, the flux density drops to the residual value -B.

The basic memory cycle is composed of 340-milliampere, half-current pulses capable of producing a field intensity of $H_{\rm m}/2$. A half-current pulse is insufficient to switch a core; however, the coincidence of two half currents results in an effective current of 680 milliamperes, producing a net field intensity which is sufficient to switch the core.

X and Y Drive Circuits: The X and Y drive is developed by three circuits: gates, transformer-drivers, and line-driver transformers.

The function of a line-driver transformer circuit is to provide half-currents of 340 milliamperes at approximately 44 volts to X and Y drive lines in the memory stack when supplied with 450 milliamperes of current through the primary windings at +22.5 VDC. A line-driver transformer circuit contains two voltage step-up transformers, in a ratio of 4 to 3, each having two secondary windings of 32 turns and a center-tapped primary of 24 turns. The transformers are connected so that two transformers operate




Figure 1-19. Typical Hysteresis Loop

simultaneously with their primary windings energized in parallel from +22.5 VDC and their secondaries connected in series. The output voltages are therefore additive, resulting in levels of approximately 44-volt pulses of current. Two line-driver transformer circuits are mounted on one card. The source of the 450-milliampere current is the +22.5 VDC, 900-milliampere output of the gate circuit connected to the center tap of the primary windings of the two transformers in the line-driver transformer card. This gate is satisfied when all inputs to the circuit are at the logic 0 level of -1.1 VDC. The gate card also contains a discharger circuit which grounds the primary windings of the two line-driver transformers which were previously energized. This removes the stored charge from the windings and neutralizes the transformers. The discharger circuit is satisfied by a -1.1 VDC 0 input.

In the line selection process, the gate is satisfied, thereby making 450 milli-amperes of current available through two transformer windings in the line-driver transformer card. Two transformer-driver circuits are used to complete the current path in one direction, the read drive (arbitrarily). Two transformer-driver circuits are used to complete the current path in the opposite direction, the write drive. The read or write selection is accomplished by switching the current path in two transformer primaries connected in parallel-aiding. One end of two line-driver transformer primaries is common through the transformer-driver circuit that enables read or write. The other ends of the two line-driver transformer primaries are each tied to a separate transformer-driver circuit that enables a drive line.

Translation of an address in the SI register requires 13 bits plus the set or clear output of the read-drive and/or write-drive flip-flops. K807 of flip-flop K806/K807 enables or disables the read drive, and the output of K809 of flip-flop K808/K809 enables or disables the write drive. Bit 12 selects the 00 or 01 bank by gating the sense amplifier for read and by enabling certain transformer drivers for write.

Inhibit Circuits: Whenever an address is selected and the read drive is on, coincident currents are present on each core of that address. These currents attempt to switch all cores of that address. Cores magnetized in the direction resulting from a previous 1 storage are switched, and cores magnetized in the direction resulting from a previous 0 are not switched. Inhibit currents are not used during read: those cores that switch are allowed to switch. If a core is switched, a small voltage is induced in the sense line threaded through that core and a pulse appears along the sense line, Figure 1–17. The readout process switches every core containing a 1 to a 0; this is a destructive readout and the memory must be restored. The output of the sense line is amplified and gated into the Z register as 1's. During the write drive, the information is written back into memory; at the end of the memory reference cycle, the contents of the particular selected address is restored.


Whenever an address is selected and the write drive is on, two coincident currents are present on each storage bit of that address. Unless the effect of one of these drive currents is cancelled, every core in that address is switched to a 1. Because of the effect of the inhibit lines during the write phase of the memory cycle, only those bits which were 1's are switched back to 1's. In order to prevent core-switching in cores that are not to store a 1, a current flowing in opposition to one of the drive currents is generated to cancel the effect of this drive current, thereby inhibiting a core from being switched. This function is performed by the inhibit circuits consisting of inhibit generators and inhibit lines.


The function of these circuits is to allow a 340-milliampere current to flow from the +40 VDC source through the inhibit lines in the memory planes. This occurs whenever all inputs to the respective inhibit generator circuit are at the logic 1 level of -5.8 VDC. The inhibit circuit contains a 125-ohm terminating resistor so that the resulting current is approximately 340 milliamperes.

The inhibit lines in each plane are arranged in eight groups or stripes. Each stripe is 16 cores wide and extends across the two even quadrants or the two odd quadrants; thus, each inhibit stripe controls (16 x 128) 2,048 cores. In even-bit quadrants, the flux generated by the Y inhibit line current opposes the flux of the Y half-write currents. In odd-bit quadrants, the flux generated by the X inhibit line current opposes the flux of the X half-write currents. Since the inhibit lines extend through two quadrants, four inhibit generators are required to inhibit even quadrants. An inhibit circuit is turned on by a logic 1 output from one of the stripe select flip-flops in the series K816/K817 through K830/K831 which combines with the logic 1 output from the clear side of one of the Z register flip-flops.

Sense Circuits: Each sense circuit consists of the sense line threaded through all cores of a quadrant of a plane, and the sense amplifier which is tied to the two ends of the sense line. Whenever a core is switched, a pulse of about 35 millivolts appears on the sense line. This pulse may be either positive-going or negative-going depending on the direction in which the core was switched. The sense amplifier consists of a differential voltage amplifier and a discriminator. Regardless of the pulse polarity at the sense amplifier input, the output is always a positive-going pulse. The residual output of the sense amplifier is -13.6 volts which represents a logic 1. When a 35-millivolt pulse appears on the sense line, the output of the sense amplifier switches to approximately -1.6 VDC. The logic card (I inverter) following the sense amplifier interprets any positive-going pulse more positive than -3 volts as a logic 0.

Parity Circuit: The address in the SI register selects a location from 4,096 possible locations in a memory bank. Bit 13 in each location is used to provide a comparison bit for parity check. Bit 13 is generated by the parity logic, Figure 1-20, and placed into the Z register before a word is written into memory.





The number of 1's contained in the Z register determines whether a parity bit should be generated by the parity logic as a 1 or 0. The parity check on the 8491 memory operates on an odd-parity basis; that is, the word which is read out of or written into memory must contain an odd number of 1's. If the number of 1's in the operand is odd, a parity bit 0 is generated; if the number of 1's in the operand is even, a parity bit 1 is generated. The parity logic, Figure 1-20, determines generation of parity bit 13 by checking the contents of the Z register at four levels.

At the first check level, three bits are examined in four combinations. A 0 output at J839 indicates one 1 in the group containing Z00, Z01, and Z02. A 0 output at J840 indicates three 1's in this group. Since a 0 output at both J839 and J840 cannot occur at the same time, the AND gate input to J841 is disabled and a 1 output at J841 indicates an odd configuration in the group. A 1 output at J839 indicates zero, two, or three 1's in the group. A 1 output at J840 indicates zero, one, or two 1's. Both stages agree that either zero or two 1's exist in the group. The AND gate input to J841 is enabled and a 0 output at J841 indicates an even configuration in the group. Regardless of the contents of Z00, Z01, and Z02, a 0 output at J841 indicates an even configuration. The remaining bits in the Z register are checked for an odd or even configuration in the same manner.

At the second check level, the output of group 1 (Z00, Z01, and Z02) and the output of group 2 (Z03, Z04, and Z05) are logically added; that is, the sum of two odd configurations is an even configuration, the sum of two even configurations is an even configuration, and the sum of an odd configuration and an even configuration is an odd configuration. A 0 output at J842 indicates that the result of this operation is an even configuration. A 1 output at J842 indicates an odd configuration.

At the third check level, the condition of Z12 is examined and added to the result of the second check level. A 0 output at J844 indicates an even configuration. A 1 output indicates an odd configuration.

At the fourth check level, the output of group 3 (Z06, Z07, and Z08), the output of group 4 (Z09, Z10, and Z11), and the result of the third check level are logically added. An even configuration is indicated by a 1 output at both J852 and J853; an odd configuration is indicated by a 0 output at either J852 or J853.

The outputs of J852 and J853 are combined with a 1 or 0 bit 13 at the input of J829 to indicate a parity or no-parity error. This parity error is sampled at time 625 of the memory cycle. The pyramid reduction of the 13 bits in the stored word results in the generated bit, and the bit 13 in storage is the comparison bit. When the comparison bit and the generated bit are the same, the word passes parity check and the computer proceeds with the function

being executed. If the comparison bit and the generated bit are not the same, a fault indication is indicated in the error register and an interrupt 10 is generated.

Memory Timing (Select Mode)

The select code, mode command, first word address, data word, and memory request to a specific memory bank are originated by the computer to start a memory reference cycle, Figure 1-21. (The phase times shown on the delay line are cross-reference points to the command timing charts in publication number 14092000.) After a memory bank is selected, address transferred, and mode command received, a timing pulse starts down the delay line in the memory section. At this time, time 0, temporary control of the read, write, or partial-write reference is held by the memory section. The computer stays on the line until the memory section completes its cycle in a period of less than 1.35 microseconds. At the end of the memory cycle, the memory section returns control to the computer and becomes quiescent until receipt of another memory request. The computer cannot make more than one memory reference simultaneously. The functions occurring during the first 200 nanoseconds of the 1.35-microsecond memory reference period are described in the previous paragraphs. At 0 time the delay line is activated, and the following events occur at the times indicated.

<u>Time 0:</u> The 0 pulse from J825 drives the delay line to a logic 0 and starts the 0 pulse down the delay line.

Time 50: After the leading edge of the 0 pulse on the delay line passes emitter-follower E902, 1 appears on the output of J809. The 1 output of J809 is applied to clear K800/K801, the active flip-flop. The set output of K800/K801 causes a 1 output from J825. The 1 output of J825 returns the delay line to a logic 1. This action forms a pulse about 100 nanoseconds wide. K800/K801 remains clear until the next memory reference. K802/K803, the busy flip-flop, remains set until time 1200; K804/K805, the gate flip-flop, remains set until time 875; and K806/K807, the read-drive flip-flop, remains set until time 375. The address remains in the S1 register until time 1000.

The remaining events in a memory cycle vary depending on the mode of operation. One cycle may be either a read, write, or partial-write cycle; therefore, each mode as it occurs in a memory cycle is discussed separately.

Memory Timing (Write Mode)

<u>Time 100:</u> The 0 pulse on the delay line passes emitter-follower E904. A 1 appears on the output of J810. The 1 output of J810 satisfies the AND gate input to set K812/K813, the write flip-flop, thereby starting resume I function. The 0 output of the write flip-flop enables J811 to gate bits 0 through 5 into the Z register and J812 to gate bits 6 through 12 into the Z register.




Figure 1-21. Memory Cycle

Time 250: The 0 pulse on the delay line passes emitter-follower E910 causing a 1 to appear on the output of J813. The 1 output at J813 indicates a resume II operation has occurred. However, since the inverters following the cleared read flip-flop K810/K811 have 0 outputs, no transfer of data from the sense amplifier inverters to the Z register can occur. The resume II operation in write mode is equivalent to an all 0 transfer from I to Z.

Time 350: The 0 pulse on the delay line passes emitter-follower E914 causing a 0 on the output of R800. The 0 output of R800 is a shaped pulse which enables J814 and J815 to satisfy the AND gate to the Z register from the I inverters. However, the reset output of the cleared read flip-flop K810/K811 blocks the 0 input to J814, and the reset output of the cleared partial-write flip-flop K814/K815 combines with the reset output of K810/K811 to place a blocking 1 on the input to J815. The output of J814 and J815 is 0. Since a 1 output of J814 and J815 is required to cause a transfer of 1's from memory core inverters (the I inverters) to the Z register, this I to Z transfer does not occur during this cycle.

Time 375: The 0 pulse on the delay line passes emitter-follower E915. The 0 output of E915 blocks the AND gate to inverter J816, thereby placing a 0 on the input to J816. J827, the other input to the J816 AND gate, is normally a 1 unless a master clear (a 0 at this AND gate) is activated. The 1 output of J816 is applied to the clear side of the read-drive flip-flop K806/K807, thereby ending the read drive currents. The contents of memory at the selected address is destroyed during a read drive; however, the contents of that address is restored during the write drive phase of a read mode or replaced by the contents of the X to Z transfer during the write drive phase of a write mode.

Time 450: The 0 pulse on the delay line passes emitter-follower E918 causing a 1 output of J817 and enabling J828. The reset output of K812/K813 (the write flip-flop) is a 0 which satisfies the inputs to J828 to place a 1 on the output. The 1 output of J817 is applied to enable the AND gate inputs to the inhibit stripe selection flip-flops K816/K817 through K830/K831. This 1 combines with 1's depending on address bits 4 and 5 for the odd inhibit drivers or bits 10 and 11 for the even inhibit drivers to set certain stripe selection flip-flops. The outputs of the stripe selection flip-flops combine with the reset outputs to Z register flip-flops to turn on certain inhibit drivers. The Z register 1 output occurs when a data bit input is 0; therefore, the inhibit driver prevents a core switch from 0 to 1. The cores in the selected memory address were switched to 0 during the read drive.

The 1 output of J828 enables the AND gate input to Z130/Z131, the parity flip-flop. If parity is 1, the reset output of Z130/Z131 prevents a turn-on of the inhibit driver, and the core receiving a parity bit switches from 0 to 1. If parity is 0, the core is not switched.

<u>Time 475:</u> The 0 pulse on the delay line passes emitter-follower E919 causing a 1 on the output of J818. The 1 output of J818 is applied to set

K808/K809 (the write-drive flip-flop). The set output of K808/K809 is inverted and applied as 0's to turn on transformer drivers in the X and Y axes. The direction of current through the line-driver transformers as determined by the write transformer drivers is to switch cores from 0 to 1. Any cores that do not have an opposing inhibit current flowing through them are switched from 0 to 1 when the drive current turns on.

Time 625: The 0 pulse on the delay line passes emitter-follower E925 placing a 0 enable on the input of J829. The reset output of K810/K811 (the read flip-flop) blocks the inverter J829 causing a 0 output to remain on J829. The 0 output of J829 blocks a transmission of 1 along the parity error line. The other two inputs to J829 from the comparison bit and generated bit have no effect because the 1 output of J829 is blocked by the reset output from the read flip-flop K810/K811. In the write mode, the parity bit is only generated and stored. It is not sent back out along the parity error line. During a subsequent memory readout, this stored bit is compared to a bit generated from the number of 1's in the Z register. Therefore, if the number of 1's in the Z register equaling odd parity is written into memory and the number of 1's equaling odd parity is read out of memory, an error did not occur. If parity was written in as odd and read out as even, or vice versa, then an error did occur. This parity error bit is only generated during the read mode.

Time 725: The 0 pulse on the delay line passes emitter-follower E929 causing a 1 output of J819. The 1 output of J819 is applied to clear K810/K811 (the read flip-flop), K812/K813 (the write flip-flop), and K814/K815 (the partial-write flip-flop). The reset outputs of these flip-flops are inverted, placing a 0 on the AND gate inputs to the Z register flip-flops. This prevents any Z register flip-flops from being set by a 1 input from any source. The 0 input to the set side of the Z register flip-flops allows them to be cleared when the next clear pulse appears at the beginning of the next memory reference cycle.

Time 875: The 0 pulse on the delay line passes emitter-follower E937 causing a 1 output from J820. The 1 output of J820 is applied to clear K804/K805 (the gate flip-flop) and K808/K809 (the write-drive flip-flop). The set output of K804/K805 is inverted through J806 to block a turn-on of the 900-milliampere gates to the Y line-driver transformers, and to J808 to block a turn-on of the 900-milliampere gates in the X line-driver transformers. This prevents any drive current from switching any cores for the remaining time of the present memory cycle. The set output of K808/K809 is inverted through the inverters to block a turn-on of transformer drivers in the X and Y axes of the memory banks. Clearing of the gate flip-flop and the write-drive flip-flop ends the write drive.

Time 950: The 0 pulse on the delay line passes emitter-follower E938 causing a 1 output of J821. The 1 output of J821 is applied to clear K816/K817 through K830/K831, the stripe-selection flip-flops. The 0 output of

these stripe-selection flip-flops blocks the AND gate inputs to the inhibit generators, thereby ending the inhibit drive.

Time 975: The 0 pulse on the delay line passes emitter-follower E943 causing a 1 output of J830. The 1 output of J830 is applied to clear K832/K833 (the discharger flip-flop) and turn on discharger circuits to neutralize the line-driver transformers.

Time 1000: The 0 pulse on the delay line passes emitter-follower E940 to cause a 1 output of J822. The 1 output of J822 is applied to clear the six lower-bit flip-flops in the S' register.

<u>Time 1025</u>: The 0 pulse on the delay line passes emitter-follower E941 to cause a 1 output of J823. The 1 output of J823 is applied to clear the upper six bits of the S' register.

Time 1200: The 0 pulse on the delay line passes emitter-follower E948 to cause a 1 output of J824. The 1 output of J824 is applied to clear K802/K803 (the busy flip-flop). The reset output of K802/K803 is applied to enable the AND gates to the active flip-flop, thereby preparing it for selection in a subsequent cycle. The 0 pulse on the delay line dissipates across the terminating resistor which prevents a reflection back through the delay line to enable every function in reverse time. END OF CYCLE.

Memory Timing (Read Mode)

Only the times and events that differ from the write mode are listed for the read mode. Otherwise, the times and events are the same for both modes.

Time 100: Basically, the read mode is the same as write mode except the write flip-flop K812/K813 is not set by the mode command. Since this cycle is to be in the read mode, the read flip-flop K810/K811 is set by the process described in mode selection. The read drive to switch the cores containing 1's to 0's occurs when the S register transfers the address to the S' register. The Z register is cleared in preparation for a transfer of 1's from the I inverters. So, at time 100, the Z register is cleared and a transfer of 1's from I to Z is enabled but has not yet occurred.

Time 150: The reset outputs of K812/K813 (the write flip-flop) and K814/K815 (the partial-write flip-flop) place a blocking 1 on the inputs to J811 and J812. This prevents an X to Z transfer; therefore, nothing happens to the Z register at this time. The Z to X transfer is enabled by the control section for an output transfer of 1's. This output transfer does not occur until 1's are in the Z register following the I to Z transfer at time 350.

<u>Time 250</u>: The 0 pulse on the delay line passes emitter-follower E910 causing a 1 output from J813. The 1 output of J813 is applied to enable resume II for the Z to X transfer. Because the inverters following the read flip-flop K810/K811 have 1 outputs, a transfer of 1's from Z to X occurs following the I to Z transfer.

Time 350: The 0 pulse on the delay line passes emitter-follower E914 causing a 0 output from R800. The output of R800 is a 50-nanosecond shaped pulse which enables inverters J814 and J815, and places a pulse of the proper duration on their outputs. The reset output of the read flip-flop K810/K811 satisfies J814 to set a 1 on its output. The reset output of K814/ K815 (the partial-write flip-flop) and the reset output of K810/K811 leave a 0 to satisfy the input of J815, thereby setting a 1 on the output of J815. The 1 output of J814 enables the AND gate between the I inverters and the Z register flip-flops for the lower six data bits. The 1 output of J815 enables the AND gate between the I inverters and the Z register flip-flops for the upper seven data bits. These AND gates are satisfied by any I inverters having 1's on their outputs. This causes the corresponding Z register flipflop to set. The 1 outputs of the set flip-flops in the Z register are applied as satisfying 1's to the AND gate inputs of the X register. Also, the inhibit generators attached to the set Z register flip-flops do not turn on, thereby allowing the cores that were switched from 1 to 0 to be switched back from 0 to 1 when the write drive turns on at time 475. This action restores memory to the same status as it was before the read occurred. The parity bit is written back into memory the same as before the readout occurred.

Time 375: The events are the same as in the write mode except that an I to Z transfer did occur and the original contents of memory at the selected address is written back into memory at time 475.

Time 450: The events are the same as in the write mode except that the reset outputs of cleared flip-flops K812/K813 and K814/K815 combine to maintain a 1 on the input to inverter J828. When the 0 pulse on the delay line passes E918, the 0 output from the delay line does not satisfy the inputs to J828 to cause a 1 output. The 0 output of J828 blocks the AND gate from the parity bit generating circuitry to Z130/Z131.

<u>Time 625:</u> The 0 pulse on the delay line passes emitter-follower E925 to place an enabling 0 on the input to J829. The reset output of flip-flop K810/K811 enables a second input to J829. The parity comparison network of J852, J853, J854 is combined with the set or clear status of Z130/Z131. If the generated bit and the bit read out of storage are identical, the third and fourth inputs to J829 are 1's and J829 has a 0 output. Conversely, if the comparison network and Z130/Z131 differ, a 1 output of J829 is transferred to the control section as a parity indication.

The remaining time of the cycle is the same as the write mode.

Memory Timing (Partial Write)

Time 100: The partial-write mode is identical to the read mode except that the partial-write flip-flop K814/K815 is set by the process described under mode selection. The reset output of K814/K815 enables the inverters J815 and J811. The reset output of K810/K811 (the read flip-flop) places a blocking 1 on the input to J814 to prevent an enabling 1 output for an I to Z

transfer of the lower six bits and the parity bit at time 350. The set output of cleared K812/K813 (the write flip-flop) places a blocking 1 on the input to J812 to prevent an enabling 1 output for an \times to \times transfer of the upper seven bits at time 150.

The leading edge of the 0 pulse on the delay line passes emitterfollower E906 to place an enabling 0 on the input to J811 and J812. set output of K812/K813 blocks the reset output of K814/K815 to place a satisfying 0 on the inputs of J811. This sets the output of J811 to 1. reset output of K812/K813 blocks inverter J812, thereby leaving a 0 on the output of J812. The 1 output of J811 satisfies the AND gates for a transfer of 1's from the X register into the six lower-bit flip-flops of the Z register. The 0 output of J812 blocks the AND gate inputs so an X to Z transfer of the seven upper bits does not occur. The reset output of the blocked seven upper-bit flip-flops and the reset output of the six lower-bit flip-flops that remain cleared after an X to Z transfer is applied to AND gates of the inhibit generators to prevent cores in memory from switching from 0 to 1 when the write drive turns on at time 475. This process of enabling the six lower bits and blocking the seven upper bits results in the six lower bits being replaced by an X to Z transfer and the seven upper bits remaining as they were in memory storage.

Time 350: The 0 pulse on the delay line passes emitter-follower E914 causing a 0 on the output of R800. The 0 output of R800 enables J814 and J815. The reset output of the cleared read flip-flop K810/K811 blocks the 0 input to J814 so a 0 remains on the output of J814. The reset output of the partial-write flip-flop K814/K815 blocks the AND gate input to J815. The 0 from the blocked AND gate satisfies the 0 inputs to J815 to place a 1 on the output of J815. The 1 output of J815 is applied to enable the AND gate inputs to the seven upper-bit flip-flops of the Z register. Any combining 1 outputs from the I inverters from memory satisfy the AND gate inputs to the seven upper-bit flip-flops to cause an I to Z transfer of 1's to occur. AND gates to the six lower-bit flip-flops of the Z register are blocked by the 0 output of J814 so an I to Z transfer does not occur. The Z register six lower-bit flip-flops were set by a transfer of 1's from X to Z at time 150. The Z register now contains a word consisting of six lower bits from the X register and seven upper bits from those existing in memory.

The remainder of the cycle is identical to the write mode except that at time 450, the parity circuitry generates a parity bit to go into memory depending on the number of 1's in the new word.

NORMAL I/O (NORMAL CHANNEL)

The normal I/O control logic handles the exchange of control signals with the external equipment on the normal channel. This logic also initiates the normal cycle. The Compute Unit requests status or selects an I/O equipment

with an EF code. When this code is available on the normal data lines, flip-flop K126/K127 sets, Figure 1-22. A set output from this flip-flop causes a function ready signal to be sent to the I/O equipment and the COMPUTER STATUS indicator to display SEL.

Normal Input

When the Compute Unit is executing a normal input instruction, input request flip-flop K128/K129 is set. If no control signals are present at the input to J138, the 1 output from J138 produces a reset output from K260/K261 which ANDs with the set output of K128/K129 to cause T755 to place an input request on the normal channel control lines. The I/O wait flip-flop K120/K121 is also set at this time, which allows buffer cycles to occur while the normal I/O is waiting for resume or request signals.

When the input word is ready, the input equipment sends an input ready to the Compute Unit. The 1 output of R733 produces a 0 output from J138. If the buffer channel is not using the timing chain, the 0 output from J138 produces a 1 output from J139. If the buffer channel is using the timing chain, the output of J139 is held at 0 until the buffer cycle is complete.

The normal resync circuit synchronizes this 1 with the master clock. The 1 output of V131 occurs in phase with the odd outputs of the clock. The output of V131 resets the I/O wait flip-flop, which blocks the buffer channel from using the main chain while the normal sequence is using it.

During the input process, the input request flip-flop is reset which removes the input request. The external equipment in turn removes the input ready.

If the last word has not been read, the normal cycle again sets the input request flip-flops. The normal input process then repeats for the next word. This process is repeated until the last word has been read.

Normal Output

The normal I/O logic functions in a similar manner for both input and output operations. However, for an output operation, the information ready flip-flop is set when the output data word is placed on the normal channel data lines. The set output of K132/K133 ANDs with the reset output of K260/K261 to cause T737 to send an information ready signal to the external equipment.

After the output word has been processed, the external equipment returns an output resume signal to the Compute Unit. This signal is synchronized with the clock. The 1 output of V131 then resets K120/K121. The normal output either is terminated if the last word has been processed or repeated if additional words remain.




Figure 1-22. Normal I/O Control Logic

NORMAL I/O (BUFFER CHANNEL)

When the internal buffer channel is not busy, it is possible to perform a normal I/O operation over this channel. Most of the control logic is the same, except the receivers and transmitters activated are on the internal buffer channel. Figure 1-23 illustrates the logic involved for a normal I/O operation on the buffer channel. The operation of the logic is basically the same as described in the preceding paragraphs on normal input and normal output.

INTERNAL BUFFER I/O CONTROL

The buffer control logic conditions the Compute Unit logic to execute an input or output buffer operation.

Ready, Request, Resume Logic

The buffer control logic, Figure 1-24, is similar to the normal I/O logic. Ready, request, and resume signals are exchanged in the same manner as for normal I/O operation. The buffer control logic also contains logic which disables the normal control logic when the control signals are being exchanged for a buffer operation.

Input Buffer

When an input buffer instruction is read, the input request flip-flop K100/K101 is set, Figure 1-24. The reset output of K168/K169 gates a set output from this flip-flop into the set side of K104/K105. Setting this flip-flop causes T755 to send an input request to the external equipment. When the data is ready, this equipment returns an input ready signal to the Compute Unit. The resultant 1 output from R753 produces a 0 from J136 and a 1 from J137.

The 1 output from J137 activates the buffer resync circuit. An output occurs from V091 in phase with the odd clock. The output of H954/N054 sets the buffer gate flip-flop one phase time later, the output of N901 sets the buffer-normal flip-flop, and if the I/O logic is not busy with a normal I/O operation, initiates the execution of the buffer cycle. The buffer-normal path is used only if buffer and normal I/O operations are occurring simultaneously; otherwise, the buffer cycle is initiated at time 02 of RNI or by an input ready when a program is not running.

When N902 becomes a 1 at the next even phase time, the gating conditions are satisfied to set the buffer cycle flip-flop. The output from this flip-flop conditions the operation of the main timing chain to cause it to function as a buffer cycle.

At \emptyset 5 of the cycle, B₁ cycle flip-flop K114/K115 is set. The outputs of this flip-flop further condition the Compute Unit logic. At \emptyset 17, the B₂ cycle flip-flop is set.




Figure 1-23. Normal I/O Control Logic (Buffer Channel)




Figure 1-24. Internal Buffer Control Logic

The pulse from V121 (resume I) probes the inputs to H958/N058 and K100/K101. If the contents of BER and BXR are equal, a 1 output occurs from N058. This 1 causes the buffer control logic to be cleared, which terminates the buffer. If the contents of BER and BXR are not equal, the input request flip-flop is set and the cycle repeated.

Buffer Output

During the execution of an output buffer instruction, the buffer cycle flip-flop is set. The outputs from this flip-flop initiate the buffer cycle. During this cycle, the output buffer B_1 and B_2 flip-flops become set. The outputs of these flip-flops condition the operation of the main timing cycle to perform a buffer cycle.

When the output data is on the buffer data lines, information ready flip-flop K102/K103 sets. After a 3.5-microsecond delay, T756 sends an information ready signal to the external equipment. After the data has been processed, an output resume signal is returned to the Compute Unit. The resultant 1 output from J137 activates the buffer resync. The output of V091 produces a 1 output from H954/N094, which starts the repetition of the buffer operation.

However, when the contents of BER and BXR are equal, the output of V091 is gated into H958/N058. The resultant 1 output activates the logic which clears the buffer control logic before the next buffer cycle is initiated.

Miscellaneous Control Logic

Buffer busy flip-flop K110/K111 provides gating signals to various portions of the Compute Unit logic. This flip-flop is set if either the input buffer flip-flop or output buffer flip-flop is set.

Inverters J134, J135, and J142 function as clear logic for the buffer control logic. When there is a 1 output to J134, the resultant 1 outputs from J142 and J135 clear the buffer control logic.

Comparator

A network of inverters, Figure 1-25, compares the contents of the BER with the contents of the BXR. If contents of these registers are equal, the output of J227 is a 1. If they are not equal, the output of J226 is a 1.

Inverters J220 through J225 have AND inputs which consist of a set output from a stage of BER and a reset output from the corresponding stage in BXR or a reset output from a stage in BER and a set output from the corresponding stage of BXR.

The following combinations of inputs are possible for stage 00 or any other stage.

BER ₀₀	BXR ₀₀	B004	B007	B005	B006
0	0	1	0	0	1
1	1	0	. 1	1	0
1	0	1	1	0	0
0	1	0	0	1	1




Figure 1-25. Comparator

When the contents of the two stages are equal, neither of the AND gates is satisfied. When the contents of the two stages are unequal, one of the AND gates is satisfied and the corresponding inverter has a 0 output.

Therefore, J220 through J225 all have 1 outputs only when the contents of BER equals the contents of BXR. If even one bit position is unequal, one of the preceding inverters has a 0 output.

When all of the inverters have 1 outputs, the AND input to J226 is satisfied. The resultant 0 produces a 1 output from J227. This 1 causes the buffer to be terminated.

INTERRUPTS

When the Compute Unit is first started, the start sequence initiates the interrupt timing chain, Figure 1-26. The chain continuously generates a 6-pulse count (from 0 through 5) as long as the Compute Unit is running.

The counter is a 4-stage, double-ranked counter. The transfer and advance pulses for this counter are generated by the timing chain. When the counter equals octal 13, the next advance pulse sets the counter to octal 01. Thus, the counter effectively counts from octal 01 through 13.

Each octal number represents one of the 11 (decimal) interrupts to the Compute Unit. The count assignments are as follows:

Interrupt	Count
Computer-to-computer (140)	01
Manual (10)	02
Channel 1, buffer termination (20)	03
Channel 1, interrupt 1 (30)	04
Channel 1, interrupt 2 (40)	05
Channel 2, buffer termination (100)	06
Channel 2, interrupt 1 (110)	07
Channel 2, interrupt 2 (114)	10
Channel 3, buffer termination (120)	1 1




Figure 1-26. Interrupt Logic - Block Diagram

Interrupt			<u>Count</u>
Channel 3,	interrupt 1 (13	0)	12
Channel 3,	interrupt 2 (13	4)	13

The interrupt logic contains a receiver for each interrupt except manual. When a buffer termination, computer-to-computer, or manual interrupt is active, the corresponding hold flip-flop is set. The other interrupts are applied directly to the interrupt translation.

When the correct count occurs, the interrupt signal is gated into the interrupt translation. An output from this logic sets the appropriate lockout flip-flop when the interrupt is recognized.

A channel interrupt sets only the lockout for that channel. Manual or computer-to-computer interrupts set master lockout; any lockout flip-flop also can be set or cleared by programmed instruction. Execution of an EF instruction also sets master lockout.

When a set signal is generated by the timing chain, an interrupt active signal is gated into the interrupt active logic. The resultant disable signal prevents the timing chain from advancing the counter. An enable signal permits the timing chain to activate interrupt control.

Signals from the interrupt control then interrupt the next RNI sequence, cause the Compute Unit to begin an interrupt sequence, and set the S register to the control address for the active interrupt. In the 8090 mode, P is stored at the address in S in the direct bank. S is then transferred to P, and P+1 becomes the address of the next instruction. In the 8490 mode, the interrupt basically functions as a JR instruction which transfers program control to bank 00. The interrupt sequence stores (r) in the lower six bits of the location in bank 00 specified by the contents of S (the interrupt address). P is stored at the interrupt address plus one in bank 00. Program control is transferred to the interrupt address plus two in bank 00, which contains the first instruction in the interrupt routine.

The interrupt control logic also generates a clear signal which clears the interrupt active logic and the hold flip-flop associated with the interrupt designated by the counter if there is a hold flip-flop for that particular interrupt. The interrupt active logic then removes the disable signal, and the counter resumes operation.

MASTER CLOCK

The master clock network provides the timing pulses which ensure that events occur in their proper time relationship. The basic time in the Compute Unit

is the phase time, which equals 62.5 nanoseconds or one-half of the period of a clock oscillator.

The master clock consists of a master oscillator, various levels of amplification, and clock oscillators. The same type of circuit card is used throughout the master clock. The pin connections used determine the characteristics for the various usages.

The clock is connected in the form of pyramid to provide the required number of outputs with the proper synchronization. The levels of amplification provide more outputs rather than higher voltage level. The clock amplifiers are at the highest level. Each amplifier provides both even and odd outputs.

The clock amplifiers provide direct outputs only for gating internal to control delays. Timing pulses for gating between logic elements are provided by clock slaves, N9-- terms.

SECTION 1

COMPUTE UNIT

EQUIPMENT DIAGRAMS

SECTION 1

COMPUTE UNIT

LOGIC DIAGRAMS

- Symbol Index
- Logic Diagrams

4000	140004	A REGISTER	31	B010	11052A	RELATIVE BANK	52
	1H087A	A REGISTER	31		11052B	RELATIVE BANK	52
A001	1H079A	PIGGY BACK FOR A REGISTER	31		11001A	BUFFER DATA REGISTER	50
		PIGGY BACK FOR A REGISTER	31		11001B	BUFFER DATA REGISTER	50
A003		A PRIME REGISTER	32		11003A	BUFFER EXIT REGISTER	51
	1		32		11003B	BUFFER EXIT REGISTER	51
		A PRIME REGISTER	31		11003B	BUFFER ENTRANCE REGISTER	51
		A REGISTER	31			BUFFER ENTRANCE REGISTER	51
	11087A	A REGISTER	32		110468	RELATIVE BANK	52
A014	11084A	A PRIME REGISTER	32		1J052A		52
		A PRIME REGISTER	31		1J052B	RELATIVE BANK BUFFER DATA REGISTER	50
A020		A REGISTER	31		1J001A		50
A021	1J087A	A REGISTER	32	B023	1J001B	BUFFER DATA REGISTER	51
A024	1J084A	A PRIME REGISTER	32		1J004A	BUFFER EXIT REGISTER	51
A025		A PRIME REGISTER	31		1J004B	BUFFER EXIT REGISTER	51
		A REGISTER	31		1J046A	BUFFER ENTRANCE REGISTER	51
A031		A REGISTER			1J046B	BUFFER ENTRANCE REGISTER	52
A034		A PRIME REGISTER	32		1K052A	RELATIVE BANK	
		A PRIME REGISTER	32		1K052B	RELATIVE BANK	52
		A REGISTER	31		1K001A	BUFFER DATA REGISTER	50
A041	1L087A	A REGISTER	31		1K001B	BUFFER DATA REGISTER	50
	1L084A	A PRIME REGISTER	32		1K004A	BUFFER EXIT REGISTER	51
A045	1L083A	A PRIME REGISTER	32		1K004B	BUFFER EXIT REGISTER	51
		A REGISTER	31	B036	1K046A	BUFFER ENTRANCE REGISTER	51
A051		A REGISTER	31	B037	1K046B	BUFFER ENTRANCE REGISTER	51
A054	1M084A	A PRIME REGISTER	32	B042	1L001A	BUFFER DATA REGISTER .	50
A055		A PRIME REGISTER	32	B043	1L001B	BUFFER DATA REGISTER	50
	1M086A	A REGISTER	31	B044	1L004A	BUFFER EXIT REGISTER	51 .
A061		A REGISTER	31	B045	1L004B	BUFFER EXIT REGISTER	51
		A PRIME REGISTER	32	B046	1L046A	BUFFER ENTRANCE REGISTER	51
		A PRIME REGISTER	32			BUFFER ENTRANCE REGISTER	51
		A REGISTER	31		1H051A	INDIRECT BANK	52
	1L085A	A REGISTER	31		1H051B	INDIRECT BANK	52
		A PRIME REGISTER	32		1M001A	BUFFER DATA REGISTER	50
· A075		A PRIME REGISTER	32		1M001B	BUFFER DATA REGISTER	50
		A REGISTER	31	B054	1M004A	BUFFER EXIT REGISTER	51 1
A080		A REGISTER	31	B055	1M004B	BUFFER EXIT REGISTER	51
A081		A PRIME REGISTER	32		1M046A	BUFFER ENTRANCE REGISTER	51
A084 A085	1K081A	A PRIME REGISTER	32	B057	1M046B	BUFFER ENTRANCE REGISTER	51
		A REGISTER	31			INDIRECT BANK	52
		A REGISTER	31	B061	110518	INDIRECT BANK	52
		A PRIME REGISTER	32		1M002A	BUFFER DATA REGISTER	50
	1J082A	A PRIME REGISTER	32	B063		BUFFER DATA REGISTER	50
A095	1J081A		31	B064	1M005A	BUFFER EXIT REGISTER	51
		A REGISTER	31		1M005B	BUFFER EXIT REGISTER	51
	11085A	A REGISTER A PRIME REGISTER	32	B066		BUFFER ENTRANCE REGISTER	51
			32	B067	1M045B	BUFFER ENTRANCE REGISTER	51
		A PRIME REGISTER	31			INDIRECT BANK	52
A110	1H086A	A REGISTER	31			INDIRECT BANK	52
A111		A REGISTER	32		1L002A	BUFFER DATA REGISTER	50
A114		A PRIME REGISTER	32		1L002B	BUFFER DATA REGISTER	50
A115	1H081A	A PRIME REGISTER	31			BUFFER EXIT REGISTER	51
A120		A REGISTER	31		1L005A	BUFFER EXIT REGISTER	51
A121		A REGISTER	32		1L005B	BUFFER ENTRANCE REGISTER	51
A124		A PRIME REGISTER	32		1L045A		51
		A PRIME REGISTER	52 ·	B077	1L045B		52
B000	16052A	RELATIVE BANK	52	B080	1K051A	INDIRECT BANK	52
B001	1H052A	RELATIVE BANK	50		1K051B	INDIRECT BANK BUFFER DATA REGISTER	50
B002	1H001A	BUFFER DATA REGISTER	50				50
B003	1H001B	BUFFER DATA REGISTER			1K002B	BUFFER DATA REGISTER	
B004	1H003A	BUFFER EXIT REGISTER	51 51		1K005A	BUFFER EXIT REGISTER	51 51
8005	1H003B	BUFFER EXIT REGISTER	51 51		1K005B	BUFFER EXIT REGISTER	51
B006	1H046A	BUFFER ENTRANCE REGISTER	51.	B086	1K045A	BUFFER ENTRANCE REGISTER	51 51
B007	1H046B	BUFFER ENTRANCE REGISTER	31	B087	1K045B	BUFFER ENTRANCE REGISTER	51

B092 1J002A	BUFFER DATA REGISTER		50	C033	10069A	LEVEL 3 AMPLIFIER			56
B093 1J002B B094 1J005A	BUFFER DATA REGISTER BUFFER EXIT REGISTER		50 51			CLOCK PYRAMID OUTPUT CLOCK PYRAMID OUTPUT		٠,	56
B094 13005A	BUFFER EXIT REGISTER		51	C035		LEVEL 3 AMPLIFIER			56 56
B096 1J045A	BUFFER ENTRANCE REGISTER		51	C044	1G078A	CLOCK PYRAMID OUTPUT			56
B097 1J045B B100 1H050A	BUFFER ENTRANCE REGISTER DIRECT BANK		51 52			CLOCK PYRAMID OUTPUT LEVEL 3 AMPLIFIER			56 56
B101 1H050B	DIRECT BANK		52	C054	1G088A	CLOCK PYRAMID OUTPUT			56
B102 11002A B103 11002B	BUFFER DATA REGISTER BUFFER DATA REGISTER		50 50			CLOCK PYRAMID OUTPUT LEVEL 3 AMPLIFIER			56 56
B104 11004A	BUFFER EXIT REGISTER		51	C064	1G049A	CLOCK PYRAMID OUTPUT			56
B105 1I004B B106 1I045A	BUFFER EXIT REGISTER BUFFER ENTRANCE REGISTER		51 51	C065 C073		CLOCK PYRAMID OUTPUT LEVEL 3 AMPLIFIER			56 56
B107 11045B	BUFFER ENTRANCE REGISTER		51	C074	1G061A	CLOCK PYRAMID OUTPUT			56
B110 11050A	DIRECT BANK DIRECT BANK		52 52			CLOCK PYRAMID OUTPUT LEVEL 3 AMPLIFIER			56 56
B111 11050B B112 1H002A	BUFFER DATA REGISTER		50	CO83 CO84		CLOCK PYRAMID OUTPUT			56
B113 1H002B	BUFFER DATA REGISTER		50 51	C085	1N057B	CLOCK PYRAMID OUTPUT			56
B114 1H004A B115 1H004B	BUFFER EXIT REGISTER BUFFER EXIT REGISTER		51			LEVEL 3 AMPLIFIER CLOCK PYRAMID OUTPUT			56 56
B116 1H045A	BUFFER ENTRANCE REGISTER		51	C095	1N053B	CLOCK PYRAMID OUTPUT			56
B117 1H045B B120 1J050A	BUFFER ENTRANCE REGISTER DIRECT BANK		51 52	C103 C104	1N062A	SHIFTED CLOCK CLOCK PYRAMID OUTPUT			56 56
B121 1J050B	DIRECT BANK		52	C105	1N062B	CLOCK PYRAMID OUTPUT	•		56
B122 1G007A B123 1G007B	BUFFER DATA REGISTER BUFFER DATA REGISTER		50 50	C114 C115	1G024A 1G024B	CLOCK PYRAMID OUTPUT			56 56
B124 1G004A	BUFFER EXIT REGISTER		51	C124	1R024A	CLOCK PYRAMID OUTPUT			56
B125 1G004B B126 1G045A	BUFFER EXIT REGISTER BUFFER ENTRANCE REGISTER		51 51	C125 C134	1R024B 1P059A	CLOCK PYRAMID OUTPUT			56 56
B127 1G045B	BUFFER ENTRANCE REGISTER		51	C135	1P059B	CLOCK PYRAMID OUTPUT			56
B130 1K050A B131 1K050B	DIRECT BANK DIRECT BANK		52 52	C144 C145		CLOCK PYRAMID OUTPUT			56 56
B150 1H049A	BUFFER BANK		52	C154	1D013A	CLOCK PYRAMID OUTPUT			56
B151 1H049B B160 1I049A	BUFFER BANK BUFFER BANK		52 52	C155 C164	1D013B	CLOCK PYRAMID OUTPUT CLOCK PYRAMID OUTPUT			56 56
B161 1I049B	BUFFER BANK		52	C165	1D012B	CLOCK PYRAMID OUTPUT			56
B170 1J049A B171 1J049B	BUFFER BANK BUFFER BANK		52 52	C174 C175	1P055A 1P055B	CLOCK PYRAMID OUTPUT			56 56
B180 1K049A	BUFFER BANK		52	C194	1C077A	CLOCK PYRAMID OUTPUT			56
B181 1K049B B210 1H032B	BUFFER BANK B INVESTER		52 52	C195 C204	10077B	CLOCK PYRAMID OUTPUT			56 56
B211 1H030A	B INVERTER		52	C205	10068B	CLOCK PYRAMID OUTPUT			56
B220 1I035B B221 1I030A			52 52	C214 C215	10045A 10045B	CLOCK PYRAMID OUTPUT CLOCK PYRAMID OUTPUT			56 56
B230 1J031B	B INVERTER		52	C224	1L016A	CLOCK PYRAMID OUTPUT			56
B231 1J030A B240 1K031B			52 52	C225	1L016B 1N091A	CLOCK PYRAMID OUTPUT			56 54
B241 1K030A			52	C234 C235		CLOCK PYRAMID OUTPUT			56 56
C000 1T051A	MASTER OSC. LEVEL 1 AMPLIFIER		56 56	C244	1N086A	CLOCK PYRAMID OUTPUT			56
	LEVEL 2 AMPLIFIER		56	C245 ·	1N086B 1M009A	CLOCK PYRAMID OUTPUT			56 56
C003 1N080A . C004 1N079A	LEVEL 3 AMPLIFIER CLOCK PYRAMID OUTPUT		56 56	C255	1M009B	CLOCK PYRAMID OUTPUT			56
			56			CLOCK PYRAMID OUTPUT CLOCK PYRAMID OUTPUT			56 56
	LEVEL 2 AMPLIFIER		56	C274	1F075A	CLOCK PYRAMID OUTPUT			56
	LEVEL 3 AMPLIFIER CLOCK PYRAMID OUTPUT		56 56			CLOCK PYRAMID OUTPUT CLOCK PYRAMID OUTPUT			56 56
CO15 1L078B	CLOCK PYRAMID OUTPUT		56	C285	1E085B	CLOCK PYRAMID OUTPUT			56
	LEVEL 2 AMPLIFIER LEVEL 3 AMPLIFIER		56 56			CLOCK PYRAMID OUTPUT CLOCK PYRAMID OUTPUT			56 56
CO24 1N075A	CLOCK PYRAMID OUTPUT		56	C304	10019A	CLOCK PYRAMID OUTPUT			56
C025 1N075B	CLOCK PYRAMID OUTPUT		56	C305	10019B	CLOCK PYRAMID OUTPUT			56

```
D216 1D032A Y DRIVER ADDRESS - 1XXXXXX R
                                                                                                                                                46
                                                                     56
C314 1NO18A CLOCK PYRAMID OUTPUT
                                                                           D217 1D032B Y DRIVER ADDRESS - 1XXXXXX W
                                                                     56
              CLOCK PYRAMID OUTPUT
C315 1N018B
                                                                           D218 10027A Y DRIVER ADDRESS - 10X0XX0 W OR 11X0XX0 R
                                                                     56
              CLOCK PYRAMID OUTPUT
C324 1L014A
                                                                                10027B Y DRIVER ADDRESS - 10X0XX0 R OR 11X0XX0 W
                                                                     56
                                                                           D219
              CLOCK PYRAMID OUTPUT
C325 1L014B
                                                                           D220 1E033A Y DRIVER ADDRESS - 1XX1XX0 R
                                                                     56
              CLOCK PYRAMID OUTPUT
C334 1K016A
                                                                                         Y DRIVER ADDRESS - 1XX1XX0 W
                                                                     56
                                                                            D221 1E033B
              CLOCK PYRAMID OUTPUT
C335 1K016B
                                                                                        Y DRIVER ADDRESS - 10X1XXO W OR 11X1XXO R
Y DRIVER ADDRESS - 10X1XXO R OR 11X1XXO W
                                                                            D222 1E028A
                                                                     56
              CLOCK PYRAMID OUTPUT
C344 1H020A
                                                                     56
                                                                           D223 1E028B
              CLOCK PYRAMID OUTPUT
C345 1H020B
                                                                                         Y DRIVER ADDRESS - 1XXXXX1 R
                                                                                                                                                46
              CLOCK PYRAMID OUTPUT
                                                                     56
                                                                           D224 1E045A
C354 1H018A
                                                                           D225 1E045B Y DRIVER ADDRESS - 1XXXXX1 W
              CLOCK PYRAMID OUTPUT
                                                                     56
C355 1H018B
                                                                                         Y DRIVER ADDRESS - 10X0XX1 W OR 11X0XX1 R
                                                                                                                                                46
                                                                     56
                                                                            D226 1E040A
              CLOCK PYRAMID OUTPUT
C364 1G022A
                                                                           D227 1E040B Y DRIVER ADDRESS - 10X0XX1 R OR 11X0XX1 W D228 1E039A Y DRIVER ADDRESS - 1XX1XX1 R
              CLOCK PYRAMID OUTPUT
                                                                     56
C365 1G022B
                                                                     56
              CLOCK PYRAMID OUTPUT
C374 1F015A
                                                                                1E039B Y DRIVER ADDRESS - 1XX1XX1 W
                                                                     56
                                                                           D559
              CLOCK PYRAMID OUTPUT
C375 1F015B
                                                                           D230 1E034A Y DRIVER ADDRESS - 10X1XX1 W OR 11X1XX1 R
                                                                     56
              SHIFTED CLOCK
C385 1K015B
                                                                           D231 1E034B Y DRIVER ADDRESS - 10X1XX1 R OR 11X1XX1 W
                                                                                                                                                46
                                                                     56
              SHIFTED CLOCK
C395 1D078B
                                                                           D999 18019A .1 MICRO SEC DELAY-MANUAL INTERRUPT
                                                                     56
                                                                                                                                                54
              SHIFTED CLOCK
     1P056B
C405
                                                                                 1H094A STAGE ENABLE - BIT O
                                                                                                                                                39
              X DRIVER ADDRESS - XXOXXO R
                                                                     44
                                                                           E000
D000 1A046A
                                                                           EOO1 1H091A NOT STAGE ENABLE - BIT O
              X DRIVER ADDRESS - XXOXXO W
                                                                     44
D001 1A046B
                                                                           E002 1H089A STAGE BORROW - BIT 0
                                                                                                                                                39
                                                                     44
              X DRIVER ADDRESS - OXOXXO R OR 1XOXXO W
D002 1A041A
                                                                           E010 11094A STAGE ENABLE - BIT 1
                                                                                                                                                39
             X DRIVER ADDRESS - OXOXXO W OR 1XOXXO R
                                                                     44
D003 1A041B
                                                                           EO11 11091A NOT STAGE ENABLE - BIT 1
                                                                                                                                                39
              X DRIVER ADDRESS - XX1XX0 R
                                                                     44
D004 1A036A
                                                                           E012 11089A STAGE BORROW BIT 1
                                                                                                                                                39
              X DRIVER ADDRESS - XX1XXO W
                                                                     44
     1A036B
D005
                                                                           E020 1J094A STAGE ENABLE - BIT 2
                                                                                                                                                39
                                                                     44
              X DRIVER ADDRESS - OX1XXO R OR 1X1XXO W
      1A031A
0006
                                                                           E021 1J091A NOT STAGE ENABLE - BIT 2
                                                                                                                                                39
                                                                     44
              X DRIVER ADDRESS - OX1XXO W OR 1X1XXO R
D007 1A031B
                                                                           E022 1J089A STAGE BORROW - BIT 2
                                                                                                                                                39
                                                                     44
             X DRIVER ADDRESS - XXOXX1 R
D008 18046A
                                                                           E030 1K094A STAGE ENABLE - BIT 3
                                                                                                                                                39
             X DRIVER ADDRESS - XXOXX1 W
D009 1B046B
                                                                           E031 1K091A NOT STAGE ENABLE - BIT 3
                                                                                                                                                39
                                                                     44
             X DRIVER ADDRESS - OXOXX1 R OR 1XOXX1 W
      1B041A
                                                                           E032 1K089A STAGE BORROW - BIT 3
              X DRIVER ADDRESS - OXOXX1 W OR 1XOXX1 R
                                                                     44
D011 18041B
                                                                           E040 1L090A STAGE ENABLE - BIT 4
                                                                                                                                                39
             X DRIVER ADDRESS - XX1XX1 R
X DRIVER ADDRESS - XX1XX1 W
                                                                     44
D012 18036A
                                                                           E041 1L091A NOT STAGE ENABLE - BIT 4
                                                                                                                                                39
D013 18036B
                                                                           E042 1L089A STAGE BORROW - BIT 4
                                                                                                                                                39
             X DRIVER ADDRESS - OX1XX1 R OR 1X1XX1 W
                                                                     44
D014 1B031A
                                                                           E050 1M090A STAGE ENABLE - BIT 5
                                                                     44
             X DRIVER ADDRESS - OX1XX1 W OR 1X1XX1R
      180318
                                                                           E051 1M091A
                                                                                         NOT STAGE ENABLE - BIT 5
                                                                                                                                                39
D100 1A080A 3.5 MICRO SEC DELAY-BUFFER INFO. READY
                                                                     48
                                                                           E052 1M089A STAGE BORROW - BIT 5
                                                                                                                                                39
              .5 MICRO SEC DELAY - BUFFER BY PASS
                                                                     48
D103 1N085A
                                                                                         STAGE ENABLE - BIT 6
                                                                           E060 1M090B
                                                                                                                                                39
              5.5 MILLISEC DELAY-CYCLE STEP
                                                                     12
D104 1T075A
                                                                                         NOT STAGE ENABLE - BIT 6
                                                                           E061 1M091B
                                                                                                                                                39
              1 MICRO SEC DELAY-REQUEST MEMORY
                                                                     41
D105 1F046A
D106 1A083A 3.5 MICRO SEC DELAY-BUFFER CABLE SELECT CONTROL
                                                                           E062 1M089B
                                                                                         STAGE BORROW - BIT 6
                                                                                                                                                39
                                                                     47
DITO 140854 3.5 MICRO SEC DELAY-INFO READY-BUFFER AND NORMAL
                                                                                         STAGE ENABLE - BIT 7
                                                                                                                                                39
                                                                           E070 1L090B
                                                                     47
                                                                           E071 1L091B NOT STAGE ENABLE - BIT 7
                                                                                                                                                39
D116 18081A 3.5 MICRO SEC DELAY-FCTN READY-BUFFER AND NORMAL
                                                                     47
                                                                           E072 1L089B STAGE BORROW - BIT 7
                                                                                                                                                39
              3.5 MICRO SEC DELAY-NORMAL REPLY-NORMAL RESYNC
D126 10091A
                                                                                         STAGE ENABLE - BIT 8
                                                                                                                                                39
              *2 MICRO SEC DELAY-BUFFER DISCONNECT
1.5 MICRO SEC DELAY-BLOCK BUFFER CONTROL (CLEAR)
                                                                           E080 1K094B
                                                                     48
D134 _ 1A081A
                                                                                         NOT STAGE ENABLE BIT &
                                                                           E081 1K091B
                                                                     48
     18089A
                                                                           E082 1K089B STAGE BORROW - BIT 8
                                                                                                                                                39
      10085A
              1.5 MICRO SEC DELAY-BLOCK I/O CONTROL
5 MICRO SEC DELAY-MASTER CLEAR
                                                                     47
                                                                           E090 1J094B STAGE ENABLE BIT 9
                                                                                                                                                39
                                                               41
D142
     1G021A
                                                                                         NOT STAGE ENABLE - BIT 9
                                                                                                                                                39
                                                                           E091 1J091B
              20 MICRO SEC DELAY-FUNCTION READY
D146 18085A
                                                                     47
                                                                                         STAGE BORROW - BIT 9
                                                                           E092 1J089B
                                                                                                                                                39
D147 1A084A
              3.5 MICRO SEC DFLAY-BUFFER RESYNC
                                                                     48
                                                                           E100 11094B STAGE ENABLE - BIT 10
              Y DRIVER ADDRESS - OXXOXXO R
D200 1C039A
                                                                     45
                                                                           E101 11091B NOT STAGE ENABLE - BIT 10
                                                                                                                                                39
              Y DRIVER ADDRESS - OXXOXXO W
Y DRIVER ADDRESS - OOXOXXO W RO 01XOXXO R
D201 1C039B
                                                                           E102 11089B STAGE BORROW - BIT 10
                                                                                                                                                39
0202
      1C034A
                                                                     45
                                                                           E103 16091A STAGE ENABLE - BIT 10
                                                                                                                                                39
              Y DRIVER ADDRESS - OOXOXXO R OR O1XOXXO W
D203
      1C034B
                                                                     45
                                                                           E110 1H094B
                                                                                         STAGE ENABLE - BIT 11
                                                                                                                                                30
      1C033A · Y
                DRIVER ADDRESS - OXX1XXO R
                                                                     45
                                                                                         NOT STAGE ENABLE - BIT 11
                                                                                1H091B
                                                                                                                                                30
                                                                           E111
              Y DRIVER ADDRESS - OXXIXXO W
D205 1C033B
                                                                     45
              Y DRIVER ADDRESS - OOX1XXO W OR O1X1XXO R
Y DRIVER ADDRESS - OOX1XXO R OR O1X1XXO W
                                                                           E112 1H089B
                                                                                         STAGE BORROW - BIT 11
                                                                                                                                                39
D206
      1C028A
                                                                     45
                                                                                         STAGE ENABLE - BIT 11
                                                                                                                                                39
                                                                            E113 1G091B
D207
      100288
                                                                     45
                                                                           E120 1G090B
                                                                                         STAGE ENABLE - BIT 12
                                                                                                                                                39
                DRIVER ADDRESS - OXXOXX1 R
D208 1C045A
                                                                     45
                                                                                                                                                39
                                                                           E121 1G090A
                                                                                         NOT STAGE ENABLE - BIT 12
                DRIVER ADDRESS - OXXOXX1 W
      1C045B
                                                                     45
                                                                                         STAGE BORROW - BIT 12
                                                                                                                                                39,
D210 1C040A
                DRIVER ADDRESS - OOXOXX1 W OR O1XOXX1 R
                                                                           E122
                                                                                 1G089B
                                                                     45
                                                                                         NOT GROUP ENABLE
                                                                                                                                                39
                                                                           E200 1H092A
D211 1C040B
                DRIVER ADDRESS - OOXOXX1 R OR O1XOXX1 W
                                                                     45
                                                                                         NOT GROUP ENABLE
                                                                                                                                                39
              Y DRIVER ADDRESS - OXXIXXI R
                                                                            E201 1M092A
D212 10046A
                                                                     45
                                                                                1M092B NOT GROUP ENABLE
                                                                                                                                                39
D213 10046B Y DRIVER ADDRESS - OXX1XX1 W
                                                                           E202
                                                                     45
                                                                           E203 1H092B NOT GROUP ENABLE
                                                                                                                                                39
D214 10041A Y DRIVER ADDRESS - 00X1XX1 W OR 01X1XX1 R
                                                                     45
                                                                           E300 1J092A NOT GROUP BORROW
D215 10041B Y DRIVER ADDRESS - 00X1XX1 R OR 01X1XX1 W
```

			4.						
	A NOT GROUP BORROW		39	F001	15002A	F REGISTER			14
E302 1J090		-	39	F002		F REGISTER INVERTER			14
E303 11092 E310 16092			39 39	F003		F REGISTER INVERTER			14
E311 16092			39	F004 F005		F PRIME REGISTER F PRIME REGISTER			14 14
E400 11093			39	F010	15006A	F REGISTER			14
E401 1J093 E402 1K093			39 39	F011		F REGISTER INVESTER			14
E403 1L093			39	F012 F013		F REGISTER INVERTER F REGISTER INVERTER			14 14
E500 1H093			39	F014	15009A	F PRIME REGISTER			14
E501 1H093 E502 11090			39 39	F015		F PRIME REGISTER			14
E503 1K090			39	F020 F021		F REGISTER F REGISTER			14 14
E504 1L094	A STAGE PROBE INPUT		39			F REGISTER INVERTER			14
E505 1M093 E506 1M094			39	F023		F REGISTER INVERTER			14
E506 1M094 E507 1L094			39 39	F024 F025		F PRIME REGISTER F PRIME REGISTER			14 14
E508 1L092	A STAGE PROBE INPUT		39	F030	15017A	F REGISTER			14
E509 16094			39	F031		F REGISTER			14
E510 1G094 E511 1H090			39 39	F032 F033		F REGISTER INVERTER F REGISTER INVERTER			14 14
E512 1G093	A STAGE PROBE INPUT		39	F034		F PRIME REGISTER			14
E513 16089			39			F PRIME REGISTER			14
E514 1F089 E515 1F090			39 39	F038 F040		F REGISTER INVERTER F REGISTER			14 14
E820 1A030			44	F041	15023A	F REGISTER	•		14
E821 1A030			44	F042	15024A	F REGISTER INVERTER			14
E822 1A029 E823 1A029			44 44	F043 F044		F REGISTER INVERTER F PRIME REGISTER			14 14
E824 18030	A X DRIVE SELECTOR		44	F045		F PRIME REGISTER			14
E825 18030			44	F048		F REGISTER INVERTER			14
E826 1B029 E827 1B029			44	F050 F051	150284	F REGISTER F REGISTER			15 15
E830 10026			45	F052		F REGISTER INVERTER			15
E831 1C056			45	F053		F REGISTER INVERTER			15
E832 10025 E833 10025			45 45	F058 F060		F REGISTER INVERTER F REGISTER			15 15
E834 10026			45	F061		F REGISTER			15
E835 1D026	B X DRIVER SELECTOR		45	F062	1S034A	F REGISTER INVERTER			15
E836 10025 E837 10025			45 46			F REGISTER INVERTER F REGISTER INVERTER		,	15 15
E838 1E026			46	F070		F REGISTER			15
E839 1E026			46		1S041B	F REGISTER			15
E840 1E025 E841 1E025			46 46	F072 F073		F REGISTER INVERTER F REGISTER INVERTER			15 15
E902 1F033	A DELAY LINE-TIME 50		40	F073		F REGISTER INVERTER			15
E904 1F033			40	F079	15043A	F REGISTER INVERTER			15
E906 1F033 E910 1F033			40 40	F080 F081		F REGISTER F REGISTER			15 15
E914 1F026	A DELAY LINE-TIME 350		40	F082	15051A	F REGISTER INVERTER			15
E915 1F026			40	F083	1S051B	F REGISTER INVERTER			15
E918 1F026 E919 1F026	C DELAY LINE-TIME 450 D DELAY LINE-TIME 475		40 40			F REGISTER INVERTER F REGISTER INVERTER			15 15
E925 1F025	A DELAY LINE-TIME 625		40			F REGISTER			15
E929 1F025			40	F091	1S058B	F REGISTER			15
E935 1F025	C DELAY LINE-TIME 875 D DELAY LINE-TIME 950		40 40			F REGISTER INVERTER F REGISTER INVERTER			15 15
E940 1F024			40			F REGISTER INVERTER			15
E941 1F024	B DELAY LINE-TIME 1025		40	F099	15060B	F REGISTER INVERTER			15
	D DELAY LINE-TIME 1075		40 40			F REGISTER			15
	C DELAY LINE-TIME 1200 A F REGISTER		14			F REGISTER F REGISTER INVERTER			15 15
				1.102	1-0014				• •

F103	15067B	F REGISTER INVERTER	15	F234	15055A	F=77	12
		F REGISTER INVERTER	15	F235	15065B	F=NOT 01	17
F109		F REGISTER INVERTER	15	F236	150578	F=NOT 01	17
		F REGISTER	15	F240	18056B		17
		F REGISTER	15	F241	1R056A	F=NOT 00	17
		F REGISTER INVERTER	15	F250	1R031B	E=NOT OX	19
		F REGISTER INVERTER	15	F251	1R031A		19
F118	150774	F REGISTER INVERTER	- 15	F260	1R073A	F=NOT OOXXXX	ī ź
		F REGISTER INVERTER	15	F261	1R074B		17
		F REGISTER	15	F262	1R074A		17
F121		F REGISTER .	15	F263	1R057B	F=NOT XXOOXX	17
		F REGISTER INVERTER	15	F264	1R057A	F=NOT XX01XX	17
		F REGISTER INVERTER	15	F265	1R058B	F=NOT XX10XX	17
F126		F REGISTER INVERTER	15	F266	1R058A	F=NOT XX11XX	17
F128		F REGISTER INVERTER	15	F267	15039B	F=NOT XXXX00	17
F129	150878	F REGISTER INVERTER	15	F268	15039A	F=NOT XXXX01	17
F140	1R010A	F PRIME = XO INP	14	F269	15038B	F=NOT XXXX10	17
F141		F PRIME = X1 EXF	14	F270	15038A	F=NOT XXXX11	17
	1R008A	F PRIME = X2	14	F272	1R073B	F=NOT 11XXXX	19
F143	1R008B	F PRIME = X3 EXC+EXCY	14	F301	1R070A	LP	16
F144	1R007A	F PRIME = X4 INA	14	F302	15061A	SC	16
		F PRIME = X5 OTA+OTN	14	F303	150618	LD	16
		F PRIME = X6 OUT	14	F304	15062A	LC	16
F147	1R006B	F PRIME = X7 INAY+ETAY	14	F305	15062B	AD	16
F180	15002B	PIGGY BACK FOR F REGISTER - BIT 1	14	F306	15063A	SB ·	16
F182	10001A	PIGGY BACK FOR F REGISTER - BIT 2	14	F307	1S063B	ST	16
F190		F PRIME = XXXXO	14	F308	15064A	SR	16
F191	1R004A	F PRIME = XXXX1	14	F309	15064B	RA	16
F1 92	1R009B	F PRIME = XXXOX	14	F310	15071B	AO	16
F193	1R009A	F PRIME = XXX1X	14	F311	15072A	LQ	16
		F PRIME = XXOXX	14	F312	15073A	SQ .	16
		F PRIME = XX1XX	14	F313	15078A	MU	16
		F PRIME = X1XXX	14	F314	15079A	DV	16
F200	15041A	F=1X3 OR 1X7	16	F315	15071A	A JUMPS FORWARD	16
		F=1X3 OR 1X7	16	F316	15080A	A JUMPS BACKWARD	16
	15066A		16	F317	180808	A JUMPS - EM	16
	1S058A		16	F318	15046B	DIRECT (D)	16
F204		F = 6X + 7X	16	F319	1R069A	MEMORY (M)	16
F205		E = NOT 00	16	F320	1R068A	INDIRECT (I)	16
	1R018A		12	F321	1R067A	SPECIFIC	16
F208		E = 00+01	16	F322	1R066A	BACKWARD	16
		E = NOT OX	19	F323	1R065A	CONSTANT	16
F211		E = NOT 1X	19 19	F324	1R064A	FORWARD	16
F212		E=NOT 2X	19	F325	1R063B	ENTIRE MEMORY (EM)	16
F213		E=NOT 3X		F328	1R061B	MEMORY INDEX (MX) AR+AGR IF G SHIFT	16
		E=NOT 4X	19 19	F329	1R060A 1R060B	AL+AQL IF G SHIFT	16
		E=NOT 5X	19	F330		AQL IF G SHIFT	16
		E=NOT 6X	19		10080A	NOT-AGR IF G SHIFTS+MU	16
F217		E=NOT 7X	19	F334	1R072A	G SHIFTS	16
		E=NOT XO	19		1R061A	NOP	16
F221		E=NOT X1	19	F336	1R079A	BBCY	16 18
		E=NOT X2	19	F337	150938	SIC	
		E=NOT X3	19		15092A	ATEY+ATXY	18
		E=NOT X4 E=NOT X5	19	F339 F340	15094A 15093A	IRJ	18 18
	10008A 10009B	E=NOT X6	19	F340	18093A	JPRG	17
	10009B	E=NOT X7	19		180648	SDC	18
F227 F228	19009A	F=00	îż		19075A	ETAY+INAY	18
F228 F229	18059A	F=01	17		1R092A	DRJ	18
F231	1R016A	F=NOT 01	Ĩ7		150918	MTM2	19
		F=NOT 01	17		18089A		18
F233	1R054B	F=NOT O1	17			IBIY+IBOY	18
F 23	140370	1 1101 94		. 571	1	**************************************	• 0

```
F348 1L058B G SHIFTS
                                                                     16
                                                                            F426 1P005B NOT STE
                                                                                                                                                  19
      1KO28B NOT-(FTAY+INAY) (F*)
F350
                                                                     35
                                                                             F427
                                                                                   1R034B
                                                                                          NOT ETA
                                                                                                                                                  18
F351
     1J028B NOT-(FTAY+INAY) (F*)
                                                                     35
                                                                                          NOT-EXC+EXF
                                                                            F428
                                                                                   10073B
                                                                                                                                                  17
F358
     10085B ACJ
                                                                     18
                                                                                   1R078B
                                                                                           NOT-IRI+INP
                                                                            F429
                                                                                                                                                  17
F360
     10085A BLS
                                                                     18
                                                                             F430
                                                                                   1T094A
                                                                                           NOT EXCY
F361
     1R090A CTCI
                                                                     18
                                                                                  1R077B
                                                                                          NOT-IRO+OUT
                                                                             F431
                                                                                                                                                  17
F362
      1R088A
              PTA
                                                                     18
                                                                             F432
                                                                                   1R076B
                                                                                           NOT NOP
                                                                                                                                                  17
F363
     1R081A
                                                                            F433
              JPT
                                                                     17
                                                                                   10026B
                                                                                          NOT XAQ
                                                                                                                                                  18
F364
      10013A LS1+LS2
                                                                     18
                                                                            F434
                                                                                   10025B
                                                                                           NOT SRJ
                                                                                                                                                  18
F365
      15088B CTA+CTAQ
                                                                     19
                                                                            F435
                                                                                   1R094A
                                                                                          NOT BRCY
F367
      10028A RCJP
                                                                     18
                                                                            F437
                                                                                   1N036A
                                                                                          NOT-ATEY+ATXY
                                                                                                                                                  18
F368
      10027A CBC
                                                                     18
                                                                             F438
                                                                                   180938
                                                                                           NOT IRJ
                                                                                                                                                  18
F369
             XAQ
                                                                     18
                                                                                          NOT DRJ
      10026A
                                                                            F442
                                                                                   1R040B
                                                                                                                                                  18
F370
      10029A ATE
                                                                     18
                                                                            F443
                                                                                   100668
                                                                                          RIS
                                                                                                                                                  18
F371
      1P088A ERTA
                                                                     18
                                                                            F446
                                                                                   10088B
                                                                                          NOT ACJ
                                                                                                                                                  18
F372
      10033A ATX
                                                                     18
                                                                                   1R086B
                                                                                          NOT-LS1+LS2
                                                                            F450
                                                                                                                                                  18
F373
      1R033A
              NOP
                                                                     18
                                                                            F451
                                                                                   1R084B
                                                                                           NOT JPT
                                                                                                                                                  17
F374
      1R034A ETA
                                                                     18
                                                                            F456
                                                                                   100298
                                                                                          NOT ATE
                                                                                                                                                  18
F375
      1R035A NOP
                                                                     18
                                                                            F457
                                                                                   100328
                                                                                          NOT ERTA
                                                                                                                                                  18
F376
      1R036A LS3
                                                                     18
                                                                                          NOT ATX
                                                                            F458
                                                                                  10033B
                                                                                                                                                  18
F378
      15036A LS6
                                                                     18
                                                                                          NOT NOP
                                                                            F459
                                                                                   1R033B
                                                                                                                                                  18
F380
      1R037A
              MUT
                                                                     18
                                                                            F460
                                                                                   1R036B
                                                                                          NOT - LS3
                                                                                                                                                  18
      1R042A
F382
              MUH
                                                                     18
                                                                                          NOT NOP
                                                                            F461
                                                                                   1R035B
                                                                                                                                                  18
F384
      1R022A RS1+RS2
                                                                            F462
                                                                                   180368
                                                                                          NOT - LS6
                                                                                                                                                  18
F385
      1R044A NOP
                                                                     18
                                                                             F466
                                                                                   1R042B
                                                                                          NOT - MUH
                                                                                                                                                  18
                                                                     19
F386
      15053A NOP
                                                                            F467
                                                                                   1M006B
                                                                                          NOT RCJP
                                                                                                                                                  18
                                                                     19
F388
      1S083A CIL+CILY
                                                                            F468
                                                                                   1R087B
                                                                                          NOT - RS1+RS2
                                                                                                                                                  18
F389
      10025A NOT STLY
                                                                     19
                                                                                   1R0448
                                                                                          NOP
                                                                            F471
                                                                                                                                                  18
                                                                                          NOT - STP
F391
                                                                     19
      15088A SBU
                                                                            F478
                                                                                  1T094B
                                                                                                                                                  10
F392
                                                                     19
      15091A CBCY
                                                                            F483
                                                                                   100688
                                                                                          NOT - LDN
                                                                                                                                                  17
                                                                                          NOT - LCN
F393
      1S089A
              STP
                                                                     19
                                                                            F484
                                                                                   10067B
                                                                                                                                                  17
F394
      15090B
             EXCY
                                                                     19
                                                                            F486
                                                                                   100658
                                                                                          NOT - SBN
                                                                                                                                                  17
F395
      15090A STE
                                                                     19
                                                                            F487
                                                                                   1Q064B
                                                                                          NOT UJ
                                                                                                                                                  17
F396
     10071A LPN
                                                                     17
                                                                             F488
                                                                                   100838
                                                                                          NOT DR
                                                                                                                                                  17
F397
      10070A SCN
                                                                     17
                                                                            F491
                                                                                   10080B
                                                                                          NOT - HW
F398
      10068A LDN
                                                                            F492
                                                                                   1R083B
                                                                                          NOT - JPR+JFI
                                                                     17
                                                                                                                                                  17
F399
      10067A
             LCN
                                                                     17
                                                                            F493
                                                                                   10074B
                                                                                           NOT - OTN
                                                                                                                                                  17
F400
      1S094B
              NOT DV
                                                                     16
                                                                            F494
                                                                                   10072B
                                                                                          NOT-INA+HW1+OTA
                                                                                                                                                  17
F401
              NOT MU
                                                                            F498
                                                                                   10069A
      1M054B
                                                                     16
                                                                                           . IR
                                                                                                                                                  17
             NOT-BLS+INP.F PRIME.D+(INP+OUT).C
F402
      10062A
                                                                            F499
                                                                                  10069B
                                                                                           NOT JR
                                                                                                                                                  17
                                                                                           (MU+DV) .D
F403
      10076B BLS . RUFFER NOT BUSY
                                                                            F500
                                                                                   10052B
                                                                                                                                                  16
F404
      1N093B
             EXC+EXF+EXCY
                                                                            F501
                                                                                   1R038B
                                                                                                                                                  16
F405
      1P005A INP . F PRIME
                                                                             F502
                                                                                   1P093B
                                                                                                                                                  16
                                                                                           NOT-SWEEP+ENTER+BLS.BUFFER NOT BUSY
F406
      1G039B STE+ETA+BLS. A. BUFFER NOT BUSY+B1
                                                                            F503
                                                                                   1R053B
                                                                                                                                                  26
F407
                                                                                           NOT-RNI+BLS.BUFFER NOT BUSY+INP(F*)+BUFFER CYCLE
      1P084A EXC+EXF+EXCY
                                                                     26
                                                                            F504
                                                                                   1R005A
                                                                                                                                                  26
      INO64A NOT - LDN+(EXC+EXF+EXCY) .B+LD.D+INA(F*).D
F408
                                                                     24
                                                                                   1P084B
                                                                                           MILANV
                                                                            F505
                                                                     24
                                                                                          LDN+(EXC+EXF+EXCY) . B+INA(F*) .D+LD.D
F409
      10084B
              INP+OUT
                                                                            F506
                                                                                   1N063B
                                                                                                                                                  24
F410
      1S049B
              NOT FM
                                                                     16
                                                                                           SQ (EM+CONSTANT)
                                                                            F507
                                                                                   1P080B
                                                                                                                                                  24
             NOT CONSTANT
                                                                     16
                                                                            F508
F412
      1S053B
                                                                                   10049B
                                                                                           OUT (F#)
                                                                                                                                                  28
F413
                                                                     26
      1N061B
             NOT-EXC+EXF+EXCY
                                                                            F509
                                                                                   1P083B
                                                                                          DV+MU
                                                                                                                                                  28
                                                                                          E=NOT 77
F414
      10083A
              NOT-OTN+ETAY+INAY+INA+OTA
                                                                     26
                                                                                   1P088B
                                                                            F510
                                                                                                                                                  20
F415
      1R027A
                                                                     12
                                                                                          NOT-SRU+BRCY . F=X1
              E=77
                                                                            F511
                                                                                   1M036B
                                                                                                                                                  23
F416
     1P011B
             (INP+OUT) .C
                                                                     26
                                                                            F512
                                                                                   19086A
                                                                                          NOT EXF
                                                                                                                                                  21
                                                                            F513
F417
     1P074A NOT-(TNP+OUT).B
                                                                     24
                                                                                   1R020B
                                                                                          E=NOT OO
                                                                                                                                                  20
                                                                                           E=00
F418
     10071B NOT-(INP+OUT).C
                                                                     26
                                                                            F514
                                                                                   1R005B
                                                                                                                                                  26
F419
                                                                     24
                                                                            F515
                                                                                   10027B
             (INAY+ETAY)(F*)+ERTA
                                                                                           F=00
     1L043B
                                                                                                                                                  26
                                                                     27
                                                                            F516
                                                                                  150188
                                                                                           NOT-EXC+EXCY
F420
      1H022A
              OUT.C+B1
                                                                                                                                                  27
F421
      1F060A
              INP(F*).D+OUT.C
                                                                     22
                                                                            F517
                                                                                  10024B
                                                                                          NOT INA
                                                                                                                                                  14
      1E071B
             NOT-INPUT BUFFER.B1
                                                                     27
                                                                            F518
                                                                                  10024A
                                                                                          NOT OTA
F422
                                                                                                                                                  14
F423
              NOT=(AD+SB+LC+SC+LP+RA+AO+INP(F*)).D+ADN+SBN
                                                                     55
     11031A
                                                                            F519
                                                                                  15040B
                                                                                          NOT INP
                                                                                                                                                  26
                                                                                           (OTN+ETAY+INAY+INA+OTA) . A
F424
             (AD+SR+RA+AO) .D+ADN+SRN
                                                                     55
     1J041B
                                                                            F520
                                                                                  15044B
                                                                                                                                                  27
F425
                                                                             F521
                                                                                          NOT-(OTN+ETAY+INAY+INA+OTA).A+(FXC+EXF+EXCY).B+
     10087B NOT BLS
                                                                                  10032A
                                                                                                                                                  27
```

		OUT(F*).D+(INP+OUT).C+INP(F*).E.A*(-)		F571	15086A	NOT-ENTER+HW+ACJ+DRJ+SRJ+HWI+OTA+A+	24
		F* ACTIVE, NORMAL I/O WAIT CONTROL				ST.(EM+D+I+M+C)	
F522	1R041B	(OTN+FTAY+INAY+INA+OTA) .A+(EXC+EXF+EXCY) .B+	27			A TO A PRIME CONTROL	
		OUT(F*).D+(INP+OUT).C+INP(F*).E.A*(-)		F572	10040B	IRJ+RS1+RS2+LS1+LS2+MUT+MUH+NOT F571	24
		F* ACTIVE, NORMAL I/O WAIT-TIME 15				GATE A TO A PRIME AT 11 TIME	
F523	15044A	NOT-CH2 OR CH3 SELECTED AND BUSY	20	F573	10040A		20
F525	15033A	NOT-CH2 SELECTED . CH 3 BUSY	20	F574	10039B	OTA .	24
F526	1R051B	CH 2 NOT BUSY	20	F575	1R039B	INP(F*)	23
F527	1R045B	I/O UNIT NOT RUSY	20	F576	10039A	OTN+OTA	14
F528	10062B	CH 2 BUSY	20	F577	1P072B	INTERRUPT+JPR+SPECIFIC+A+JR.B+HW+D	25
		I/O UNIT BUSY	20	F578	10038B	NOT JPR	20
F530	1R050B	SRJ+DRJ+ACJ+IRJ	23	F579	10002A		26
	1R050A	JR+UJ+DR+A JUMPS EM+RCJP	23	F580	10037B		28
	15035B	OUT (F*)	23	F581	10036A		28
F533	1K017A	NOT-OUT (F*)	20		100868		24
F534	100058	NOT-INP(F*)	21	F583	10089A		24
	1R052A	NOT-(INAY+ETAY) (F#)	26	F584	1N001A		24
	15032B	(INAY+ETAY) (F*)	26	F585	1J010A		25
	1L009A	ERTA+JR	26	F586	10037A		22
F538	10053A	NOT-LOAD+ENTER+BFR+(MU+DU)E+(SR+RA+AO)NOT RNI	25	F587	10035B	(HW+HWI)D	27
	10049A	SR+RA+A0	25	F588	10034B		21
F540	10046A	NOT-EXC+EXF+EXCY+LQ.NOT C+INA(F*)+LD.D+	25	F590	11011A	(SQ.MX).NOT A+SQ.F	24
		MX.NOT C+(INP+OUT).NOT F*ACTIVE			10034A	NOT-STE+SR.D	24
_		X TO Q PRIME CONTROL	25		1M008A		24
F541	10056A	(LDN+8490 MODE INT.B+NOT F540) .NOT E.NOT	25	F593	1H064B		16
		$(MX \cdot (A+C) + (ST+SQ) \cdot MX \cdot D)$			1P086B	NOT-BLS.BUFFER NOT BUSY.D.BER=BXR	20
F541		GATE X TO Q PRIME AT 10 TIME	22		10052A	L\$2+L\$3+L\$6	25
	1L025B	SBU+BBCY-E=X1	23 22	F596	10023B	JPR STP+STE+OTA+ENTER+8090 MODE INT+NOT F598	24
	1R063A	ADN+SBN+SCN+LPN	22	F597	1J009A		26
	10075A	RA+LP+SC+AD+SR NOT-INP(F*).D+OUT(F*).E.SR2 SET	55	F-00	* Do *	GATE A PRIME TO X AT 12 TIME NOT-(ST+SQ).(1+M+EM).D+(ST+SQ).(CONST+DIR).A+	34
	10076A	NOT-(RA+LP+SC+AD+SB) • D+DV • E+OUT (F*) • D+	22	F598	1P044A		26
r 546	19077A		22			(HW+HWI) D+JPRDA PRIME TO X CONTROL	
		MU.D		F599	10008A		26
		ENABLE A TO U CONTROL INP(F*).D+OUT(F*).E.SR2 SET+ADN+SBN+SCN+	22		10008A	NOT-MU.E+DV.D	22
r547	10078B	LPN+(INP+OUT) . C+NOT F546	22		1P045B		25
					1P045B	EXF	25
		SET ENABLE A TO U AT 10 TIME	2 2			EXC+EXCY	27
		LP+SR+AO MX(A+C)+(ST+SQ)MX+D	22	F604	10041B	INA	14
	10079A	NOT-ST+SQ	22		1M042B	OTA	26
	1	JPRG+0UT(F*)	21		10035B	INP .	23
	1R052B			F607	10041B	OUT	26
	1R084A 1P076B	SPECIFIC.A+JR.B+HW.D	23		10033A	(ST+SQ) . (CONSTANT+DIRECT) . A	26
	1P0766	(ST+SQ+SR+RA+AO+NOT D) . (EM+SPECIFIC) .NOT A	23		1J010B	(SR+RA+AO+JR) NOT B	27
	1P086A	ACJ+IRJ+SI+SIC+SID	23		100388	NOT-(ST+SQ).MX.D	20
		NOT-SPECIFIC.A+JR.B+HW.D SPECIFIC.A+JR.B+HW.D (ST+SQ+SR+RA+AO+NOT D).(EM+SPECIFIC).NOT A ACJ+IRJ+SI+SIC+SID ACJ+DR+SID+SDC+SD+DRJ	23		1K009B	ATEY+ATXY+ATX+ST. (F+B+S)+MX.D+(INP+OUT).C	26
	1M044B	NOT-BLS.A+(SR+RA+AO+JR).NOTB	26	, 012	1110070	GATE A PRIME TO X AT 16 TIME	20
	15089B	(DV+MU)E	24	F613	10034A	IBO	22
	19075B	XAQ+LQ+(DV+MU) . (D+E)	24		10051A	NOT-MX.C+(FORWARD+BACKWARD+SPECIFIC).A	25
	1P074B	(DV+MU) . (D+E) +PTA+XAQ+(INP+OUT) .B	24		10035A	(ST+SQ).MX.D	20
	1R055A	NOT-(DV+MU) . (D+E) +PTA+XAQ	24		1N033A	NOT-(ST+SQ).MX.D+(JFI+EXF).A	25
	1P073B	(NOT F565+NOT F566) •NOT DV	24	0.0		A* TO SORED MEM READOP TO U CONTROL	
1 302	1.0.55	A TO A PRIME CONTROL	24	F617	190558	(ST+SQ) .MX.D+(JFI+EXF) .A+	25 ;
F563	1P073A	SR+LS1+LS2+LS6+MUT+MUH	25	. 011	1-0550	MX.C+(F+B+S).A	-3 ,
	1R092B	NOT-MUT+MUH	25			A PRIME TO S AND REQ MEM CONTROL	
	10045A	NOT-ATX+LS2+RS2+MU.D+ATEY+ATXY	24	F618	1M041B	JFI	20
		A TO A PRIME CONTROL	24		10063A	NOT-INP(F*).D+(SR+RA+A0+JR).D	27
. 500		NOT-ST. (F+B+S)+MX.D+(INP+OUT).C				BLS.BUFFER NOT BUSY.BER NOT = BXR	
F567	1M051B	NOT-BLS.A.BUFFER NOT BUSY	25			REQ MEM WRITE CONTROL	
		BLS.A.BUFFER NOT BUSY+B1	25	F620	10003B	STE+INP BUFFER.B1+BLS.A.BFR NOT BUSY+INP(F*).D+	27
		D+I+M+CONSTANT	24			(SR+RA+A0+JR).D+BLS.BFRNOT BUSY.BER NOT=BXR	
	1M049A	HW+ACJ+DRJ+SRJ+HWI	24			REQ MEM WRITE CONTROL-TIME 14	

.

* *	-						
F622	190264	MUT+MUH	24	F469	11.0134	NOT-HW+MTM2+BLS.BUFFER BUSY+IBO	: 26
	15027B	NOT - OUT	26	F669		NOT-RCJP+JPR+JFI+F=77	26
		NOT - MU.X(-)+DV.X(+)	21	F670		F NOT = 77	17
F625		MU.X(=).D+DV.X(+).D	21			SLJ+SLS+SJS	Žο
	1L054B	MU	16	F673	10070B	F=77	20
	10043A	$NOT - MU \cdot X(+) + DV \cdot X(-)$	21	F674	10058A	(SLJ+SJS).JUMP CONDITION MET	13
F628 F629		MU.X(+).D+DV.X(-).D NOP TRANSLATION	21		10058B	MX.C+(FORWARD+BACKWARD+SPECIFIC) • A NOT=(ST+SQ) •MX.D+(ST+SQ) •(F+B+S) • A	27
	10055A	NOT-(0.F2+02)	18 18	F678	10057B	A PRIME TO X AND MEM WRITE CONTROL	27
	10010A	NOT - (SLS+SJS).STOP CONDITION MET	12	F679	100468	SET MEM WRITE AT 12 TIME	27
	15045A	NOT - (SLS+SJS).STOP CONDITION MET NOT-ERROR STOP+HALT+ENTER.NOT EM (SLS+SJS). STOP CONDITION MET+ERROR STOP+HALT+	12		1K006A	I+M+EM+INP+OUT	27
F633	10061A		12	F682	1L006A		27
		INSTRUCTION STEP+ENTER. NOT EM				INP+OUT) .B+OUT (F*) .E .SR2 SET+STE+STP+	
Ećar	* Book *	PROGRAM STOP	1.0	F < 0.2	170104	MD12 INTERRUPTREQ MEM. READ CONTROL	27
F635	19006A 19006A	NOT - (SLJ+SJS).JUMP CONDITION MET (A JUMPS BACKWARD+BACKWARD+LCN+SBN).A	13 21			SET MEM READ AT 12 TIME MX.C+(F+B+S).A+(JFI+EXF).A+DIRECT.NOT D	27 27
F636		(LC+SR) •D	21	1 004	100574	SET MEM READ AT 12 TIME	21
F637	1P078A	NOT-G SHIFTS+JPR+ENTER+LOAD.P NOT=5	24	F685	1F012A	ENTER+LOAD+MD12 INTERRUPT+STP	27
F638		NOT = SCN+STE+SC.D+SR.D+BLS.A+(INP+OUT).B	24	F686	1R054A	NOT-ENTER+JPR.D+(ST+SQ).(CONSANT+DIRECT).A+LOAD+	27
F639		MUT+MUH+B1 CYCLE	24			STP+MD12 INT+(ST+SQ) • (I+M+EM) •D	
F640 F641	10037A	MUT+MUH+B1 CYCLF+LS6+(MU+DV) •E+DV•D NOT=MUT+MUH+B1 CYCLE	24	E . 07	.00404	REQ MEM AND MEM WRITE CONTROL OUTPUT BUFFER.B1.NOT I/O NOT BUSY CYCLE	2.0
F642		NOT - LS6+(MU+DV) .E+DV.D	24 24		10060A 1J006A		28 27
F643		HWI	20		1J006B	NOT - (INA+OTA+OTN) (F*)	22
F644		NOT - HWI.D+INP(F*).D+OUT.C+OUT(F*).E	23		11009A	((INA+OTA+OTN+INAY+ETAY+EXC+EXF+EXCY)(F*)+BLS).D	22
F645	10035A	NOT-(I+M) .B+MX.C	23	_		SET ENABLE P TO U AT 10 TIME	
F646	100618	HWI.D+INP(F*).D+OUT.C+OUT(F*).E+(I+M).B+	23		11008A		22
		MX.C SELECT INDIRECT BANK AT 11 TIME		F694	10017A	(INP+OUT+(INP+OUT)(F*)).NOT(B+C+D) ENABLE P TO U CONTROL	22
F647	1 NO 0 7 A	ST+SQ+SR+RA+AO+ (M+I+MX) .D	23	F695	11006A	(A JUMPS (F+B)+JR+EXF+FORWARD+BACKWARD) .A.NOT B	22
F648	1N006A	NOT-(D+I) .A+DIRECT. (SR+RA+AO) .D	23	0.5	1-00	SET ENABLE P TO U AT 10 TIME	
	10005A	A. (IWH+IPU) -TOM	23			NOT-ATE+MTM2+INTERRUPT+IBO+STP+PTA	22
F650	10062A	(D+I).A+DIRECT.(SR+RA+AO).D+(JPI+HWI).A+ JPIB.B+STE+STP+A MODE INTERRUPT SEL DIR BANK,REG MEM READ CONTROL	23	F697	1H010A	NOT-BLS+DV.E.SR2 CLEAR+SR.D+MU.E.SR1 CLEAR+ (MU+DV).D.a(+) ENABLE I CONTROL	21
		B+STE+STP+8090 MODE INTERRUPT		F698	1H009A		21
F651	1P028B	NOT - (EXC+EXF+FXCY) (F*)	21		10072A		21
	1L007B	OUT(F*)	27			IBI+STE	
F654	1M007A	NOT-CONSTANT+F+BACKWAPD+JPR+(INP+OUT).B+JR.D	23	_		ENABLE I (+2) CONTROL-TIME 10	_
Feer	1000EB	SELECT RELATIVE BANK CONTROL	22			MU-E+DV-D	22
, 000	100000	CONSTANT+F+BACKWARD+JPR+(INP+OUT).B+JR.D SELECT REL BANK-TIME 11	23			MU.E+DV.D+XAQ NOT - A JUMPS EM	25 16
F657	10015B	((I+M).B+(F+BACKWARD+S+CONSTANT+DIRECT).A+	28	F702		NOT - A JUMPS BACKWARD	16
		MX.C+FM.B.NOT(SR+RA+AO).NOT(MU+DV)				NOT - A JUMPS FORWARD	16
-	- 0	ENABLE R CONTROL	_	F705	1F008B	NOT - LP	16
F 658	1P002A 1L007A	(F+BACKWARD+S+CONSTANT+DIRECT) • A • NOT (SR+RA+AO)	28	F706		NOT - SC	16
י פסי	ILUUTA	NOT-EM.B+(F+BACKWARD+S+CONSTANT+DIRECT).A NOT(SR+RA+AO)	28	F708		NOT - LC NOT - AD	16
		ENABLE R CONTROL				NOT - SB	16 16
	1P058B	IBI	48			NOT - ST	16
		M+EM+JR.NOT MD13 INTERRUPT.	26			NOT - SR	16
		STE+JPI+HWI+STP+INDIRECT+DIRECT	26		1G006B	NOT - RA	16
F 0 0 4	10004B	HWI+NOTF666+(UJ+DR+A JUMPS EM+RCJP).D+ OUT.NOT F*ACTIVE.C	26		16006A	NOT - AO	16
		X TO S CONTROL TIME 11			11005B 11005A	NOT - LQ NOT - SQ	16
·F665	1J008A	NOT-NOT F666+ (SR+DR+A JUMPS EM+JR+	26		1H005B	NOT DIR	16 16
		RCJP) .D+OUT .C .NOT F*ACTIVE			1H005A	NOT - M	16
.	. 10 1	X TO S CONTROL	•	F719	1G005B	NOT - I	16
r 666	1J007A	(ATE+ATX+JPI+IB1Y+IB0Y+IBI+IB0+ATEY+ATXY+HW	26	F720	1G005A	NOT SPECIFIC	16
		+MTM2+BLS.BFR BUSY+RCJP+F=77+JPR+JFI. HILO.E).(D+E)X TO S.TIME 10 TO 1			1F005B	NOT BACKWARD	16
F667	1P071A	NOT - JPI+ATX+IBIY+IBOY+IBI+ATEY+ATXY	26		1F005A	NOT FORWARD NOT - MX	16 16
	•		- 5	1164	100058		10

F725	1L055B		16	F915	10003A	NOT-M+EM+MX+JR+RCJP	27
F726	1R082A	NOP	16			(IRIY+IBOY) . CH 2 BUSY	
F727	1R085A	NOP	18			SEL REL BANK+REO MEM READ CONTROL	
F728	1J031A	NOT-OUT.C	27	F916	10001A	SEL REL BANK+REQ MEM READ-TIME 10	27
F800	10066A	ADN	17	F918	1N002A	(SC+Ra+AD)	21
F801	10065A	SBN	17	F919	1N003A		21
F802	10064A	UJ	17	F920	1M008B	SCN+ADN+F.A+A JUMPS F+(INP+OUT).C	21
	1R087A	DR	17			SET ENABLE X TO I AT 10 TIME	
F803		SD	17	F921	1M003A	(OUT+INP+EXF+JFI) . (A+B)	21
F804	1R086A	SI	17	F922	1N005B	NOT - JFI	21
F805	10088A	HW	17	F924	1P058A	NOT-(ST+SQ).(I+M+EM).D CYCLE+EM.B	20
F806	10087A		17	F925	1P080A	(BLS.BFR NOT BUSY. (A+BER NOT=BXR)+JR.NOT A+	20
F807	1R083A	JPR+JFI (71XX)	17	723	1. 000A	(SR+RA+AO) .D+INP(F*) .D+STE) .NOT C CYCLE	
F808	1R078A	IBI+INP (72XX)	17			TIME 15 TO 4. CLEAR ENABLES CONTROL	
F809		IBO+OUT (73XX)	17	F024	1L003A		20
F810	1R076A	NOP	17	1 760	10034	(SR+RA+AO) •D+INP(F*) •D	
F811	10074A	OTN	17	F926		TIME 15 TO 4. CLEAR ENABLES CONTROL	
F812	10073A	EXC+EXF (75XX)			1P081A		20
F814	15087A	F.12=0	18	F927		NOT-(BBCY+CONSTANT+DIRECT+ENTER) • A+MD12 INT+	20
F815	1R085B	F•12=1	18	F928	1N005A		20
F816	15082B	F•12=0	18			(HW+HWI) •D	
F817		F • 12=1	18	_		TIME 13 TO 4. CLEAR ENABLES CONTROL	20
F818		F.12=0	17		1 NO04B		20
F819		F•12=1	18	F930	1P082A	(INP+OUT) •C+(ST+SQ) (MX •D)	20
F820		F.12=0	17			TIME 17 TO TIME 4 CONTROL	
F821		F.12=1	17	F932	10014B	(M+MX+CONSTANT+F BIT 12=1) .NOT(F+JR+	21
		F.12=0	17			RNI+(INP+OUT).C)	
		F•12=0	17			PLUS > TO I CONTROL-TIME 4	
F823			17	F933	10020A	F+RNI+JR+B+(INP+OUT)+C+	21
F826		INA+HWI+OTA (76XX)	19		-	NOT(M+MX+CONSTANT+F BIT 12=1)	
F831	1R051A		19			PLUS 1 TO I CONTROL-TIME 4	
F832	100518	E=X2	ī ģ	F934	10022B	NOT-JR.C CYCLE	21
F833	1P027A	E=X3	ĩś	F935			17
F839	10084A	MD12	21	F936	1R040A	NZ	17
F840	15016A	F.12=1+M+MX+C	18	F937		PJ	17
F841	1R093A	MD13 NOT-((FXC+EXF+EXCY+INAY+ETAY+INA+OTA+OTN)(F*)+	21	F938	1R038A		17
F900	1H007A	NOT= ((EXCTENTERCITINATIVE INT. INA. OTA. OTA.		F939	1F054B		10
		AO+RLS) .D+SLJ+SJS+INTERRUPT.		F941	1P093A	NOT-A JUMPS EM. JUMP CONDITION NOT MET	20
		ENABLE I CONTROL	21			INP (F*)	20
F901	1G013A	(EXF+INAY+ETAY+INA+OTA+OTN) (F*)+AO	21	F942		JR.B+BLS+INP(F*).D	17
		ENABLE I(+1) CONTROL-TIME 10		F943	10053B	NOT-JR.B+BLS+INP(F*).D	17
F902	1N059B	(EXC+EXCY) (F*)+BLS	21	F944	10022A		17
F903	1R046A	NOT-INP(F*).E+JR.A+OUT(F*).E.SR2 CLEAR	21	F945	1P029A		17
		ENABLE I (+2) CONTROL-TIME 10		F946	10018A	NZF+NZB	17
F904	1F012B	DV.E	21	F947	1R053A	PJF+PJB	
	16010B	INP(F*).D+OUT(F*).E.SR2 SET+	21	F948	10016A	NJF+NJB	17
. , , ,		((EXF+INAY+ETAY+INA+OTA+OTN)(F*)+AO).D		.F949	10015A	NOT-A JUMPS (F+B) . JUMP CONDITION MET	20
		PLUS 1 TO I CONTROL-TIME 10		F950	10023A	NOT-A JUMPS (F+B) .JUMP CONDITION NOT MET	17
E004	1G009A		21	F951	100288	NOT-JR+EXC+EXF+EXCY+(EM+M+I).	11
	16010A	NOT-((EXF+INAY+ETAY+INA+OTA+OTN)(F*)+AO) .D	21			NOT(ST+SQ)+MX+IMP+OUT+OUT(F*)	
F907	IGOIOA	PLUS 1 TO I INVERTERS CONTROL				CYCLE SELECT CONTROL - A TO D	
		SLJ+SJS+(EXC+EXCY)(F*).D+BLS.D+	21	F952	10019A	JR+EXC+EXF+EXCY+(EM+M+I).NOT(ST+S+	11
F908	16008A	PLUS 2 TO I INVERTERS CONTROL		. , , , ,	1 013	MX+INP+OUT+OUT(F*)	
			27			CYCLE SELECT CONTROL - A TO B	
	10065A	ATE+ATX+IBI+IBO+BLS	27	Fora	1P008A	NOT JR+EXC+EXF+FXCY+ (EM+M+I) .	11
F910	10066A	NOT-EXC+EXCY+OUT (F*) + (ATE+ATX+IBI+IBO+	- 1	1 753	1,0004	NOT (ST+SQ) + (ST+SQ) • MX	
		BLS) .BFR BUSY+MTM2.I/O UNIT BUSY				CYCLE SELECT CONTROL - B TO C	
		SEL REL BANK REQ MEM READ CONTROL					1.1
F911	1P025A	NOT-JPR+UJ+DR+CONSTANT.NOT(ST+SQ)+	27	F954	10012A	NOT-INP+OUT+OUT(F*)+MX+NOT(ST+SQ)	11
		(ATEY+ATXY).CH 2 BUSY				CYCLE SELECT CONTROL - B TO D	20
		SEL REL BANK REQ MEM READ CONTROL		F 955	10094A	NOT SI+ERTA+SID+SIC+SPC+SBU+SD	20
F912	1F011A		27	F956	10093A	NOT-ADN+SBN+LDN+LCN+SCN+LPN+MD13 SHIFTS.E=0	20
. ,		SEL REL BANK•REQ MEM READ CONTROL		F95 7	100924	NOT-SLS+HLT+ERR+NOP+ENTER+CBCY+CBC+PTA+	20
FQ14	10002A	THE PARTY OF THE P	27			CTA+CTAQ+ETA+XAQ+F=77.D	
1 717	100014	SEL REL BANK, REQ MEM READ CONTROL				TIME 10 TO TIME 1 AND SELECT RELOBANK CONTROL	

```
F958 10091A NOT-CTC1+BBCY.D+C1L+C1LY+MD12PMD13+JFI.D
                                                                     20
                                                                            G024 1A038A X GATE - 2
     15046A NOT-MUT+RS1+RS2+LS6+LS3+LS1+LS2
                                                                                         X GATF - DISCHARGER - 2
                                                                            G025
                                                                                 1A038B
F960
      1P091A
             TIME 10 TO 1. SEL REL BANK CONTROL
                                                                     20
                                                                            G026
                                                                                 10038A
                                                                                         Y GATE - 2
                                                                                                                                                 45
              TIME 10 TO TIME 1 AND SELECT REL-BANK CONTROL
                                                                                         Y GATE - DISCHARGER - 2
                                                                            G027
                                                                                  1D038B
F961
      10032A
             TIME 10 TO TIME 1 CONTROL
                                                                     20
                                                                                 18051A
                                                                                         STRIPE O INHIBIT - BIT 3
                                                                            G030
     1P090B
F963
             TIME 10 TO TIME 1 CONTROL
                                                                     20
                                                                                         STRIPE 1 INHIRIT - BIT 3
                                                                            G031
                                                                                 180518
     1P090A
             NOT-F#ACTIVE+B1+B2+ENTER+LOAD+STP+
                                                                                 18052A
F964
                                                                            G032
                                                                                         STRIPE 2 INHIRIT - BIT 3
              MD12 INTERRUPT
                                                                            G033
                                                                                         STRIPF 3 INHIRIT - BIT 3
                                                                                  18052B
             (INAY+ETAY+INA+OTA+OTN+EXC+EXF+EXCY) (F#)
F965
     1P007B
                                                                     20
                                                                                         X GATE (3)
                                                                            G034
                                                                                 1A037A
              TIME 13 TO TIME O CONTROL
                                                                            G035
                                                                                         X GATE - DISCHARGER (3)
                                                                                 1A037B
F966
     10018B
             (INP+OUT) (F*) .SIGN RECORD 2 CLEARED
                                                                     20
                                                                            G036
                                                                                 1D037A
                                                                                         Y GATF (3)
     1J003A
             (A JUMPS EM.JUMP CONDITION NOT MET+
                                                                     20
                                                                            G037
                                                                                 10037B
                                                                                         Y GATE - DISCHARGER (3)
                                                                                                                                                 45
              A JUMPS (F+B) . JUMP CONDITION MET
                                                                                         STRIPE O INHIBIT - BIT 4
                                                                                  1R067A
                                                                                                                                                 42
                                                                                         STRIPE 1 INHIBIT - BIT 4
              TIME 13 TO TIME O CONTROL
                                                                                                                                                 42
                                                                            G041
                                                                                  18067B
                                                                                 18068A STRIPE 2 INHIRIT - BIT 4
     15069A TIME 13 TO TIME O CONTROL
                                                                            G042
                                                                                                                                                 42
      1R011A
             NOT-MIMP . UNIT NOT BUSY+
                                                                     20
                                                                            G043
                                                                                 180688
                                                                                         STRIPE 3 INHIRIT - BIT 4
                                                                                         X GATE (4)
              (ATE+ATX+IBI+IBO) .BUFFER NOT BUSY
                                                                           G044
                                                                                 18040A
              TIME 13 TO TIME O CONTROL
                                                                            G045
                                                                                  180408
                                                                                         X GATF - DISCHARGER (4)
                                                                                                                                                 44
F970
      1P085B
             TIME 13 TO TIME O CONTROL
                                                                            G046
                                                                                  10036A
                                                                                         Y GATF (4)
                                                                                                                                                 45
             NOT - ST+SQ
                                                                                         Y GATF - DISCHARGER (4)
F972
      1K003B
                                                                     11
                                                                            G047
                                                                                 1D036B
                                                                                         STRIPF O INHIBIT - BIT 5
F973
     1L008A ST+SQ
                                                                     11
                                                                            G050
                                                                                 1B053A
                                                                                         STRIPE 1 INHIBIT - BIT 5
      1P007A
                                                                     11
                                                                                 180538
F974
             EM+M+T
                                                                            G051
                                                                                         STRIPE 2 INHIBIT - BIT 5
F975
      1P085A
                                                                            G052
                                                                                  1B054A
                                                                                                                                                 42
F977
      1P083A
             GATE CLEAR SELECT ENABLES AT 16 TIME
                                                                                         STRIPE 3 INHIBIT - BIT 5
                                                                            G053
                                                                                  18054B
F978
      10016B
             NOT - SR+RA+AO
                                                                            G054
                                                                                 18039A
                                                                                         X GATE (5)
             CONSTANT+BACKWARDS+JPR+FORWARD
                                                                                         X GATE DISCHARGER (5)
F979
      1P001A
                                                                            G055
                                                                                  18039B
FORN
     10007B
                                                                            G056
                                                                                  10035A
                                                                                         Y GATE (5)
                                                                                         Y GATE - DISCHARGER (5)
F981
      1K028A
              NOT - SLS
                                                                     20
                                                                            G057
                                                                                  10035B
             SLS+HLT+ERR+NOP+ENTER
                                                                                         STRIPE O INHIRIT - BIT 6
                                                                           G060
F983
      1M043B
                                                                                  1R069A
                                                                                         STRIPF 1 INHIBIT - BIT 6
F984
      1P072A
             SILY
                                                                            G061
                                                                                  180698
                                                                                  18070A
                                                                                         STRIPE 2 INHIBIT - BIT 6
                                                                            G062
F987
      1T088A
              NOT-SID+SDC+SD
                                                                     23
                                                                     23
F988
      1T0888
              NOT-SI+SIC+SID
                                                                            G063
                                                                                  180708
                                                                                         STRIPF 3 INHIRIT - BIT 6
                                                                                                                                                 42
F989
      10059A
              NOT - IRO
                                                                     27
                                                                            G064
                                                                                  18038A
                                                                                         X GATF (6)
              NOT-(SLJ+SJS) . A. JUMP CONDITION NOT MET
                                                                     20
                                                                            G065
                                                                                 180388
                                                                                         X GATF - DISCHARGER (6)
      10065B
F991
F992
      1R014A
             LOAD+SWEEP+ENTER+MUH+JFI
                                                                                  1D034A
                                                                                         Y GATE - (6)
              NOT IBI
                                                                                         Y GATE DISCHARGER (6)
F993
      1P079B
                                                                            G067
                                                                                  1D034B
      1R089B
              NOT-(ATEY+ATXY+IBIY+IBOY) . CH 2 NOT BUSY
                                                                            G070
                                                                                  18055A
                                                                                         STRIPF O INHIRIT - BIT 7
FOOA
F995
      1P094B
             F#ACTIVE+B1+B2+ENTER+LOAD+
                                                                            G071
                                                                                  18055B
                                                                                         STRIPE 1 INHIBIT - BIT 7
                                                                            G072
                                                                                  18056A
                                                                                         STRIPF 2 INHIRIT - RIT 7
              MD12 INTERRUPT+STP
F996
      1P004A
              CLEAR SELECT RELATIVE BANK-TIME 11
                                                                            G073
                                                                                 1B056B
                                                                                         STRIPE 3 INHIRIT - BIT 7
F997
      10005A
              A JUMPS FORWARD+A JUMPS BACKWARD
                                                                     20
                                                                            G074
                                                                                  1B037A
                                                                                         X GATF (7)
                                                                                         X GATE - DISCHARGER (7)
                                                                            G075
                                                                                  1B037B
F998
      1R080A
             MD13 SHIFTS AND E NOT=00
                                                                     32
                                                                                                                                                 44
      18063A
             STRIPF O INHIBIT - BIT O
                                                                     42
                                                                            G076
                                                                                  1D033A
                                                                                         Y GATE (7)
                                                                                                                                                 45
                                                                                         Y GATE DISCHARGER (7)
G001
      1B063B
             STRIPE 1 INHIBIT - BIT 0
                                                                     42
                                                                           G077
                                                                                  1D033B
                                                                                                                                                 45
G002
      1B064A
             STRIPE 2 INHIBIT - BIT 0
                                                                            G080
                                                                                 18071A STRIPF O INHIBIT - BIT 8
                                                                                                                                                 42
                                                                                         STRIPE 1 INHIBIT - BIT 8
G003
     1B064B
             STRIPE 3 INHIRIT - BIT 0
                                                                            GORI
                                                                                  180718
                                                                            G082
                                                                                 18072A
                                                                                         STRIPF 2 INHIRIT - BIT 8
                                                                                                                                                 42
6004
      1A040A
             X GATE - 0
                                                                                         STRIPF 3 INHIRIT - BIT 8
      1A040B
             X GATE - DISCHARGER- O
                                                                            GORZ
                                                                                  180728
                                                                                                                                                 42
                                                                                         STRIPF 0 INHIBIT - BIT 9
                                                                     45
                                                                            G090
                                                                                 18057A
G006
      1D040A
             Y GATE - 0
G007
      1D040B
             Y GATE - DISCHARGER - 0
                                                                     45
                                                                            G091
                                                                                 18057B
                                                                                         STRIPE 1 INHIBIT - BIT 9
                                                                                         STRIPF 2 INHIRIT - BIT 9
                                                                     42
G010
     18049A
             STRIPE O INHIBIT - BIT 1
                                                                            G092
                                                                                 1B058A
                                                                                         STRIPF 3 INHIRIT - BIT 9
                                                                     42
                                                                            G093
                                                                                 180588
                                                                                                                                                 42
GO 1 1
     18049B STRIPE 1 INHIBIT - BIT 1
G012
     1B050A
              STRIPF 1 INHIBIT - BIT 1
                                                                     42
                                                                            G100
                                                                                 18073A STRIPE O INHIBIT - BIT 10
                                                                                         STRIPE 1 INHIBIT BIT 10
G013
      18050B
             STRIPE 1 INHIBIT - BIT 1
                                                                     42
                                                                            G101
                                                                                 18073B
                                                                            G102
                                                                                 18074A STRIPE 2 INHIRIT BIT 10
G014
     1A039A
                                                                     44
             X GATE - 1
                                                                                         STRIPF 3 INHIBIT BIT 10
                                                                           G103
                                                                                 180748
G015
     1A039B
             X GATE - DISCHARGER - 1
                                                                            G110
                                                                                 18059A
                                                                                         STRIPF O INHIBIT - BIT 11
G016
     1D039A
             Y GATE - 1
                                                                                         STRIPE 1 INHIRIT - BIT 11
G017
             Y GATE - DISCHARGER - 1
                                                                     45
                                                                            G111
                                                                                 180598
                                                                                                                                                 42
      10039B
                                                                           6112
                                                                                         STRIPE 2 INHIRIT - BIT 11
             STRIPE O INHIBIT - BIT 2
                                                                                  1B060A
      18065A
                                                                                 18060B STRIPE 3 INHIRIT - BIT 11
             STRIPE 1 INHIBIT - BIT 2
                                                                            6113
                                                                                                                                                 42
G021
      18065B
                                                                                 18075A STRIPF 0 INHIRIT - BIT 12
     18066A
             STRIPF 2 INHIBIT BIT 2
G022
                                                                                 180758 STRIPF 1 INHIBIT - BIT 12
     18066B STRIPE 3 INHIBIT BIT 2
                                                                            G121
```

1922 1976A STRIPE 2 IMMERT - BIT 1 2 42 11 12 42 4		STOTOR 2 INHIDIT - BIT 12	42	H136	1C090D	NORMAL RESYNC	
130 1805 A STRIPE O 1MHAIT = BIT 13		STRIPE 2 INHIBIT - BIT 12				the state of the s	
1906 STRIPE							
1985 1982 1981 1981 1981 1981 1982							
1009 1009							
100886		MAIN TIMING - TIME ZERO					
10081 0.081A MAIN TIMING TIME FOUR 3 H204 10080A TIME FOUR 10081A 10081A							
10071A							
1005 1005			3	H208	10053A		
100524 MAIN TIMING - TIME FIGHT		MAIN TIMING - TIME SIX					
MORD MAIN TIMING - TIME NINE 4 H706 167073 PROBE A PRIME 1010 10174 AND TIMING - TIME ELEVEN 4 H703 10018A APRIME TO S 10018A APRIME T			3				
1010 10017A			4				
Month Main Time Time Eleven			4				
			4				
10.13 10.16 10.0		MAIN TIMING - TIME TWELVE	4				
1015 10020A MAIN TIMING - TIME FIFTEEN 5 H905 10020A MAIN TIMING - TIME SIXTEEN 5 H905 10020A MAIN TIMING - TIME SIXTEEN 5 H907 10020A ARION TIMING - TIME SIXTEEN 5 H907 10020A ARION TIMING - TIME SIXTEEN 5 H907 10020A ARION TIMING - TIME FIGURE MAIN T		MAIN TIMING - TIME FOURTEEN	· · · · · · · · · · · · · · · · · · ·		1P054A	A PRIME TO A	
1016 16017A MAIN TIMING - TIME SEVENTERN 5 16007A 16021A MAIN TIMING - TIME SEVENTERN 5 16007A 16025A PARIDE 16018A MAIN TIMING - TIME ELGHTERN 5 16008A 16024A MAIN TIMING - TIME ELGHTERN 5 16008A 16021A MAIN TIMING - TIME RINTERN 5 16008A MAIN TIMING - TIME RINTERN 5 16008A MAIN TIMING - TIME RINTERN 6 16018A MAIN TIMING - TIME RINTERN 6 16018A MAIN TIMING - TIME RINTERN 7 MAIN TIMER RINTERN 7 MAIN		MAIN TIMING - TIME FIFTEEN					
1017 1019							
10.19 10.1							
1021A START LOSIC 12 1900 10077A 100					1N081A		
1018							
1050 16073A MULTIPLY+01V10E+SHIFT	A81001 SEOH						
HOS2 16078A MULTIPLY+01VIDE+SHIFT							
HOS3			6	H913			
FIDER FORT		MULTIPLY+DIVIDE+SHIFT					
10021A INTERRUPT LOGIC 53 H917 10013A X TO 0 PRIME 10071							
HOT2							
100174 INTERRUPT LOGIC 53 H920 1F077A REDUCE F LOWER							
10016A			_				
HO75						CLEAR X	
HORD 1018A			53				
1018B START LOGIC RESYNC 12 H925 10012A X TO S 1018B START LOGIC RESYNC 12 H926 11014A FE TO BUFFER BANK 1018B START LOGIC RESYNC 12 H927 10084A P TO S 1018B START LOGIC RESYNC 12 H928 11015A BANK TO Q AND Q PRIME 1018B START LOGIC RESYNC 12 H928 11015A BANK TO Q AND Q PRIME 1018B START LOGIC RESYNC 48 H930 10064A BANK TO Q AND Q PRIME 10194C BUFFER RESYNC 48 H931 1004A SET FE 10194C BUFFER RESYNC 48 H931 1004A SET FE 10194C BUFFER RESYNC 48 H931 1004A SET FE 10194C BUFFER RESYNC 48 H931 10060A Z EXT TO F 10194C BUFFER RESYNC 48 H934 10060A Z EXT TO F 10194C BUFFER RESYNC 48 H935 10011A A-Q PRIME TO BANK 10194C BUFFER RESYNC 49 H935 10013A A-Q PRIME TO BANK 10194C BUFFER RESYNC 49 H935 10075A CLEAR FR 10294C BUFFER RESYNC 49 H937 10075A CLEAR BFR 10294C BUFFER RESYNC 49 H938 1602BA X TO RXR 10294C BUFFER RESYNC 49 H939 19050A REDUCE F UPPER 10294C BUFFER RESYNC 47 H941 10015A CLEAR BFR 10294C BUFFER RESYNC 47 H942 10015A INPUT OUTPUT TO X 10294C BUFFER RESYNC 47 H942 10015A INPUT OUTPUT TO X 10294C BUFFER RESYNC 47 H942 10015A INPUT OUTPUT TO X 10294C BUFFER RESYNC 47 H943 INPUT OUTPUT TO X 10294C BUFFER RESYNC 47 H943 INPUT OUTPUT TO X 10294C BUFFER RESYNC 47 H943 INPUT OUTPUT TO X 10294C BUFFER RESYNC 47 H943 INPUT OUTPUT TO X 10294C BUFFER RESYNC 47 H943 INPUT OUTPUT TO X 10294C BUFFER RESYNC 47 H943 INPUT OUTPUT TO X 10294C BUFFER RESYNC 47 H943 INPUT OUTPUT TO X 10294C BUFFER RESYNC 47 H943 INPUT OUTPUT TO X 10294C BUFFER RESYNC 48 H931 INPUT OUTPUT TO X 10294C BUFFER RESYNC 47 H943 INPUT OUTPUT TO X 10294C BUFFER RESYNC 47 H943 INPUT OUTPUT TO X 10294C BUFFER RESYNC 47 H943 INP		START LOGIC RESYNC					
HOBA							
HOR6							
Hose 1018E START LOGIC RESYNC 12 Hose H			12	H927			
10094A BUFFER RESYNC 48 H930 10064A BANK TO A							
H092 1D094B BUFFER RESYNC 48 H931 1G014A SET FE 1 10064B BUFFER RESYNC 48 H932 10061A Z INT TO F SET INTERRUPT LOCKOUT 48 H932 10061A Z EXT TO F H120 1P064A RESUME I 49 H935 10011A A Q PRIME TO BANK H121 1P065A RESUME I 49 H936 1G038A A PRIME TO BER H122 1P064B RESUME I 49 H936 1G038A A PRIME TO BER H124 1P064C RESUME I 49 H937 10075A CLEAR F H126 1P064C RESUME I 49 H938 1G028A X TO RXR H126 1P064C RESUME I 49 H939 1P050A CLEAR BFR H128 1P064C RESUME I 49 H939 1P050A CLEAR BFR H128 1P064C RESUME I 49 H939 1P050A CLEAR BFR H128 1P064C RESUME I 49 H939 1P050A CLEAR BFR H130 1C090A NORMAL RESYNC 47 H941 1G015A CLEAR BXR H131 1C091A NORMAL RESYNC 47 H942 1I013A INPUT OUTPUT TO X H132 1C090B NORMAL RESYNC 47 H943 1P052A CLEAR BER H131 1C091A NORMAL RESYNC 47 H943 1P052A CLEAR BER							
H094 1D094C BUFFER RESYNC 48 H932 10061A 2 INT TO F							
H096 10094D BUFFER RESYNC 48 H933 10080A Z EXT TO F H098 10094E BUFFER RESYNC 48 H934 10060A Z EXT TO F H120 10064A RESUME I 49 H936 10038A A PRIME TO BANK H121 10065A RESUME I 49 H936 10038A A PRIME TO BER H122 10064B RESUME I 49 H937 10075A CLEAR F H124 10064C RESUME I 49 H938 16028A X TO RXR H126 10064C RESUME I 49 H939 10075A CLEAR BFR H128 10064E RESUME I 49 H939 10050A CLEAR BFR H128 10064E RESUME I 49 H939 10050A CLEAR BFR H130 10090A NORMAL RESYNC 47 H941 16015A CLEAR BXR H131 10091A NORMAL RESYNC 47 H943 10050A CLEAR BXR H132 10090B NORMAL RESYNC 47 H943 10050A CLEAR BRR H133 10090B NORMAL RESYNC 47 H943 10050A CLEAR BRR		III OF CALLS					
H120 1P064A RESUME I 49 H936 1G038A A PRIME TO BANK H121 1P065A RESUME I 49 H936 1G038A A PRIME TO BER H122 1P064B RESUME I 49 H937 10075A CLEAR F H124 1P064C RESUME I 49 H939 1G028A X TO RXR H126 1P064D RESUME I 49 H939 1P050A CLEAR BFR H128 1P064E RESUME I 49 H939 1P050A CLEAR BFR H128 1P064E RESUME I 49 H940 1S005A REDUCE F UPPER H130 1C090A NORMAL RESYNC 47 H941 1G015A CLEAR BXR H131 1C091A NORMAL RESYNC 47 H942 1I013A INPUT OUTPUT TO X H132 1C090B NORMAL RESYNC 47 H943 1P052A CLEAR BER		BUFFER RESYNC					
H121 1P065A RESUME I							
H122 1P064B RESUME I 49 H937 10075A CLEAR F H124 1P064C RESUME I 49 H938 1G028A X TO RXR H126 1P064D RESUME I 49 H939 1P050A CLEAR BFR H128 1P064E RESUME I 49 H940 1S005A REDUCE F UPPER H130 1C090A NORMAL RESYNC 47 H941 1G015A CLEAR BXR H131 1C091A NORMAL RESYNC 47 H942 1I013A INPUT OUTPUT TO X H132 1C090B NORMAL RESYNC 47 H943 1P052A CLEAR BER							
H124 1P064C RESUME I		_		H937	10075A	CLEAR F	
H128 1P064E RESUME 1 49 H940 1S005A REDUCE F UPPER H130 1C090A NORMAL RESYNC 47 H941 1G015A CLEAR BXR H131 1C091A NORMAL RESYNC 47 H942 11013A INPUT OUTPUT TO X H132 1C090B NORMAL RESYNC 47 H943 1P052A CLEAR BER	H124 1P064C	RESUME I		H938	16028A	A 10 MAR CLEAR RER	
H130 1C090A NORMAL RESYNC 47 H941 1G015A CLEAR BXR H131 1C091A NORMAL RESYNC 47 H942 11013A INPUT OUTPUT TO X H132 1C090B NORMAL RESYNC 47 H943 1P052A CLEAR BER H132 1C090B NORMAL RESYNC 47 H943 1P052A CLEAR BER				H940	15005A	REDUCE F UPPER	
H131 1C091A NORMAL RESYNC 47 H942 11013A INDU 001P0 10 A H132 1C090B NORMAL RESYNC 47 H943 1P052A CLEAR BER			47	H941	1G015A	CLEAR BXR	
H132 1C090B NORMAL RESYNC 47 H943 1P0524 CLEAR BEN	H131 1C091A	NORMAL RESYNC			11013A	INPUT OUTPUT TO X	
H134 1C090C NURMAL RESTRE	H132 1C090B	NORMAL RESYNC					
	H134 1C090C	NUMMAL RESTAU	71	11744	1, 010W		
							•

	•									
	H945	100834	S TO P		25	1041	100(10	DNIV		
	H946		X TO RUFFER BANK		23	7065	1P0618	NOT RNI	3	
	H947	1K010A	SET X LOWER		26	J063		X TO X INVERTERS	37	
	H948	1J012A	RELATIVE BANK TO X		26	J064		X TO X INVERTERS	37	
	H949	1M010A	SET X UPPER		26	J065		BFR TO X INVERTER	37	
	H950 H953	1P015A	FE TO RELATIVE BANK CLEAR RELATIVE BANK		23 23	J067 J068		LOAD INVERTER X TO TRANSMITTERS	37 49	
	H954	1A078A	BUFFER RESYNC		48	J069	1J025B	X TO TRANSMITTERS	49	
	H955	1K011A	CLEAR INDIRECT BANK		23		1M019B		48	
	H956	1P014A	EXT. INPUT TO BER	•	50	J072	10012B	NORMAL LOGIC	12	
	. H957 H958	1K012A	CLEAR DIRECT RANK BER=BXR		23 48	J077 J081	1E092B 1K058B	LOAD INVERTER F*ACTIVE	37 48	
	H959	1K014A	CLEAR BUFFER BANK		23		1R0378	NOT-REQUEST MEMORY	49	
	H960	1J011A			26	J083	1S037B	REQUEST MEMORY	49	
	H962 H964	1P013A	Z EXT. TO BER		50 53		1K032B	NOT-SWEEP+ENTER	54	
	H965		CLEAR INTERRUPT LOCKOUT CLEAR SELECT ENABLES		53 22	J100	1F094A	RUN DISABLE INVERTER RUN DISABLE INVERTER	10	
	H966	1P012A	Z INT. TO BER		50	J101 J101	1F094B 1F093A	RUN DISABLE INVERTER	10 10	
	1001	1H059A	I INVERTERS		38	Jina	1F093B	RUN DISABLE INVERTER	10	
	1011	11059A	I INVERTERS		38	J104	1G036A	RUN DISABLE INVERTER	10	
	1031 1031		I INVERTERS I INVERTERS		38 38	J105	16036B	RUN DISABLE INVERTER	10	
	1041		I INVERTERS		38	J106 J107	15043B 15077B	RUN DISABLE INVERTER RUN DISABLE INVERTER	10 10	
	1051	1M059A	I INVERTERS		38	J ₁₀₈	1N092A	RUN DISABLE INVERTER	12	
			I INVERTERS		38	J109	1P028A	RUN DISABLE INVERTER	53	
	1071 1081	1L058A 1K058A	I INVERTERS I INVERTERS		38 38		1E007B	MASTER CLEAR	10	
	1091	1J058A	I INVERTERS		38	J111	1E012A 1J003B	CLEAR P MASTER CLEAR	10 53	
	1101	11058A	I INVERTERS		38	J113	1F012B	CLEAR Q	10	
	I111		I INVERTERS		38	J114	1M031B	RUN DISABLE INVERTER	12	
	I 121 I 800	16058A 10067A	I INVERTERS		38 42		10009B	SELECT RELATIVE BANK	9	
	I800	10067A	MEM. INFO TO Z - BIT ZERO MEM. INFO TO Z - BIT ONE		42		1E015A	SELECT RELATIVE BANK RUN DISABLE	9	
		1D066A	MEM. INFO TO Z - BIT TWO		42	J117 J118	1E013A 1E013B	RUN DISABLE	9	
•	1803	1D066B	MEM. INFO TO Z - BIT THREE		42	J119	1N046B	RUN DISABLE	9	
	I804	1D065A	MEM. INFO TO Z - BIT FOUR		42	J120	1N044A	SET BANK CONTROL	9	
	I 805	10065B	MEM. INFO TO Z - BIT FIVE MEM. INFO TO Z - BIT SIX		42 43	J121	1N044B	SET BANK CONTROL	9	
	1806 1807	10064A 10064B	MEM. INFO TO Z - BIT SEVEN		42 42	J122	1N045A 1N045B	SET BANK CONTROL SET BANK CONTROL	9	
	1808	1E066A	MEM. INFO TO Z - BIT EIGHT		42	J127	1C078A	BUFFER 2 CYCLE	48	
	I 809	1E066B	MEM. INFO TO Z - BIT NINE		42	J128	18080A	BUFFER NOT BUSY	47	
	1810	1E065A	MEM. INFO TO Z - BIT TEN MEM. INFO TO Z - BIT ELEVEN		42	J130	18080B	BUFFER NOT BUSY	47	
	I 811 I 812	1E065B 1E064A	MEM. INFO TO Z - 1817 TWELVE		42 42	J132	10087B	BUFFER NOT BUSY BUFFER BUSY	48 48	
	1813	1E064B	MEM. INFO TO Z - BIT THIRTEEN		42	J133	18078B	CLEAR BUFFER CONTROLS	48	
	J001	1M062B	ENABLE P TO U INVERTER		38	J135	1A077B	CLEAR BUFFER CONTROLS	48	
	J003	1L0628	ENABLE A TO U INVERTER ENABLE X TO U INVERTER		38	J136	18078A	BUFFER DISC INP. RDY - QUIPUT RESUME.	48	
	J005 J007	1K063B	ENABLE BER TO U INVERTER		38 38	J137 J138	18079A 10087A	NOT-BUFFER DISC, INPUT RDY, OUTPUT RESUME NORMAL DISC, -INP RDY-OUTPUT RESUME-I/O RESUME	48 47	
	J009	1J063B	ENABLE Q TO U INVERTER		38	J138	1C087A	NOT OF J138, NOT BUFFER GATE, NOT BUFFER CYCLE	47 47	
			ENABLE I INVERTER		38	J140	1C089B	NOT-INPDISC.INPRDY.OUT RESUME	47	
			ENABLE I INVERTER		38	J141	180798	NORMAL I/O WAIT+STOP	48	
			ENABLE A.2 TO 2ND TO I INVERTER ENABLE X TO I INVERTER		38 38			CLEAR BUFFER CONTROLS INPDISC+INPRDY+OUT RESUME	48	
		16062B			38		10089A	NOT-NORMAL CHANNEL OUTPUT RESUME	47 47	
			ENABLE Q PRIME TO I		38		1H007B	INPUT BUFFER	48	
	J020	10050A	MD13 INVERTER		10		1D086B	ENABLE BER TO A CHY, ENABLE INP TO A CHY,	47	
			MD12 INVERTER		10	13.40	100011	EXT.FUNCT.RDY CHY		
			NOT NORMAL I/O WAIT START LOGIC		48 12	J149	1D086A	NOT-ENABLE BER TO A CHY, ENABLE INP TO A CHY, EXT. FUNCT. RDY CHY	47	
			START LOGIC		12	J150	1N036B	START LOGIC	12	
			START LOGIC		12			START LOGIC	12	

```
J152 1L025A START LOGIC
                                                                                    J278 10021B NOT E CYCLE
                                                                                                                                                               11
                NOT XXXXXXXXXXXX IN P REGISTER.
                                                                                    J279
                                                                                          10029A E CYCLE
 J155 1H037B
                                                                                                                                                               11
               8090+8490 MODE - BORROW PYRAMID
8090+8490 MODE - BORROW PYRAMID
                                                                                    J280
                                                                                          10021A NOT A CYCLE
                                                                                    J281
                                                                                          10020B A CYCLE
 J161 16058B
                                                                                                                                                               11
 J162 1R003A SET F PRIME
                                                                                    J283
                                                                                          10020A B CYCLE
                                                                                                                                                               11
               SET F PRIME
                                                                                    J285
                                                                                           INO21B C CYCLE
       1R014B
                                                                           14
 J163
                                                                                                                                                               11
 J164 15029A SET F PRIME
                                                                                    J286
                                                                                          INO21A NOT D CYCLE
                                                                                                                                                               11
 J170 19050A SHIFT A AND Q
                                                                                    J287
                                                                                          1NO19B D CYCLE
                                                                            25
 J171 1K064B SHIFT A AND Q
                                                                                    J289
                                                                                           1NO20A E CYCLE
                                                                                                                                                               11
 J173 1NO58B SHIFT A AND Q
                                                                            25
                                                                                    J291
                                                                                          1M021B A CYCLE
                                                                                                                                                               11
 J174 1B093B
               A=ZEROS
                                                                                    J293
                                                                                          1M021A B CYCLE
                                                                                                                                                               11
                                                                                    J295
 J186
       1G039A
               A NOT = ZEROS
                                                                            31
                                                                                          1M020B C CYCLE
 J206 1N041A A NOT = TO ZERO
                                                                                    J296
                                                                                          1M020A NOT D CYCLE
                                                                                                                                                               11
                                                                                    J297
 J213 1G083A SET SIGN RECORD
                                                                                          1L023B ENTER
                                                                                                                                                               12
                                                                                          1L017B E CYCLE
10028B A CYCLE
                                                                            31
                                                                                    J299
 J214 1F083A A=+
                                                                                                                                                               11
                                                                   31
                                                                                    J301
 J215 1E087B A=-
                                                                                                                                                              11
                                                                                    J303
                                                                                          1P027B B CYCLE
 J216
       1E087A
                A=ZEROS
 J217 1F083B SIGN RECORD LOGIC
                                                                                    J305
                                                                                          1P026B C CYCLE
                                                                                                                                                              11
                                                                                          1K017B F*ACTIVE.D CYCLE.NOT BUFFER CYCLE
                                                                                    J306
 J220
      1D083A BER=BXR TRANSLATOR
                                                                                    J307
                                                                                          1NO19A NOT - LOAD+SWEEP+INTERR.+BUFFER+ENTER
 J221 1D082A BER=BXR TRANSLATOR
                                                                           51
                                                                                          1N020B LOAD+SWEEP+8090 MODE INT+BUFFER+ENTER
                                                                                    J308
                BER=BXR TRANSLATOR
                                                                            51
       1D081A
 J222
                BER=BXR TRANSLATOR
                                                                                          1P025B E CYCLE
                                                                           51
                                                                                   J309
 J223
       1D080A
                                                                                    J311
 J224 1F089A BER=BXR TRANSLATOR
                                                                         51
                                                                                         1P035B A CYCLE
                                                                                                                                                              11
                                                                                    J313
                                                                                         1P041B B CYCLE
 J225 1F081A BER=BXR TRANSLATOR
                                                                           51
                                                                                                                                                              11
 J226 1D084A BER NOT = TO BXR
                                                                                    J315
                                                                                          10042B C CYCLE
                                                                            51
                                                                                                                                                              11
                                                                                    J317
 J227 100818 BER = TO BXR
                                                                            51
                                                                                         1P034B D CYCLE
                                                                                                                                                              11
      11024A BREAKPOINT LOGIC
                                                                                    J327
                                                                                          10013B D CYCLE
 J230
                                                                            13
 J231 1K024A BREAKPOINT LOGIC
                                                                                    J337
                                                                                          1P024B D CYCLE
                                                                           13
                                                                                                                                                              11
 J232 1L024A BREAKPOINT LOGIC
                                                                                    J347
                                                                                          10040B D CYCLE
                                                                           13
 J233 1K023A BREAKPOINT LOGIC
                                                                           13
                                                                                   J357
                                                                                          10025B D CYCLE
                                                                                                                                                              11
                BREAKPOINT LOGIC
                                                                           13
                                                                                   J361
                                                                                          1M059B RNI
 J234 11023A
                                                                                         1D087A NOT 12TH BIT OF A PRIME
                BREAKPOINT LOGIC
                                                                                   J362
 J235
       1J024A
                                                                           13
 J236 1J023A BREAKPOINT LOGIC
                                                                          13
                                                                                   J363
                                                                                          1H024B SIGN RECORD TWO
                                                                                                                                                              28
                                                                                   J364
                                                                                          1D088B NOT 13TH BIT OF A PRIME
 J237 1G032A BREAKPOINT LOGIC
                                                                          13
                                                                                                                                                              32
      16030A BREAKPOINT LOGIC
16030B BREAKPOINT LOGIC
                                                                                   J365
                                                                                         1D088A 12TH BIT OF A PRIME
1T041B NOT SIGN RECORD 2
 J238
                                                                          13
                                                                                                                                                              32
                                                                                   J366
 J239
                                                                           13
       1H031B BREAKPOINT LOGIC
                                                                                   J367
                                                                                         1D089A 13TH BIT OF A PRIME
 J240
                                                                          13
                                                                       10
10
49
                                                                                   J377
                                                                                          1MO19A D CYCLE
                (NOT-B, +MD12) . (B, +MD13)
 J242 1F076A
                                                                                                                                                              11
                (NOTB,+MD13) . (B,+MD12)
                                                                                   J387
                                                                                          1L035B D CYCLE
 J243 1F076B
                                                                         4.
49
                                                                                                  NOT BUFFER 1 CYCLE
 J246 1P046A RESUME ONE
                                                                                   J388
                                                                                          1G054B
                                                                                   J389
                                                                                          1G086B BUFFER 1 CYCLE
 J247 1N035B
                RESUME ONE
                                                                      49
49
37
37
37
                                                                                         1D089B NOT BUFFER CYCLE
                                                                                   J390
                RESUME TWO
 J248
       1P030A
               RESUME TWO
                                                                                   J391
                                                                                          1D090A BUFFER 1 CYCLE
 J249 1M035B
                                                                                                                                                              48
                                                                                          1D090B BUFFER CYCLE
                                                                                   J393
 J254 1K035B
                P NOT = TO 5
                                                                                                                                                              48
                                                                                                  INTERRUPT TRANSLATION XO
 J255 11041B P=ZERO OR TWO
                                                                                   J400
                                                                                          1A012B
                                                                                                                                                              53
                                                                                                  INTERRUPT TRANSLATION X1
                                                                                   J401
       1G031B P=3 OR 5
                                                                                         1A012A
 J256
                                                                                                                                                              53
                                                                                   J402 1A008B INTERRUPT TRANSLATION X2
J403 1A008A INTERRUPT TRANSLATION X3
J404 1A007B INTERRUPT TRANSLATION X4
       1H041B P=THREE
 J257
                                                                                                                                                              53
                                                                          37
       1H042B P=THREE
 J258
                                                                                                                                                              53
 J259 11032B
                P=ONE
                                                                          37
                                                                                                 INTERRUPT TRANSLATION X4
INTERRUPT TRANSLATION X5
INTERRUPT TRANSLATION X6
INTERRUPT TRANSLATION X7
CARRY LOGIC IN INTERRUPT SCAN COUNTER
INTERRUPT SCAN COUNTER-ADV 13 TO 1
INTERRUPT - MANUAL HOLD CKTY*
INTERRUPT TRANS FOR SET S
                                                                                                                                                              53
                                                                         37
37
                                                                                   J405
                                                                                          1A007A
 J260 11031B P=0NE
                                                                                                                                                              53
                                                                                   J406
                                                                                          1A004B
 J261 1J035B P=F0UR
J262 10027A CYCLE F F INVERTER
                                                                                   J407
                                                                                         1A004A
                                                                           11
 J263 10025A CYCLE F F INVERTER
                                                                          11
                                                                                   J408
                                                                                         1A011B
 J264 1P020A CYCLE F F INVERTER
J270 1P021B NOT A CYCLE
                                                                                   J409 1A003A
                                                                                                                                                              53
                                                                           ĺĺ
                                                                                   J411
                                                                                          1A011A
                                                                                   J413 10010B
       10031A A CYCLE
 J271
1! J272
       1PO21A NOT B CYCLE
                                                                                   J414
                                                                                         1D006B
                                                                           11
                                                                                                                                                              53
J273
       10031B B CYCLE
                                                                                   J415
                                                                                         1D005B
                                                                                   J416
                                                                                         1D004B
                                                                                                 INTERRUPT TRANS FOR SET S
 J274 10029B NOT C CYCLE
                                                                          11
                                                                         íí
      10030A C CYCLE
                                                                                   J418
                                                                                         1D010A
                                                                                                 INTERRUPT TRANS. FOR SET S
 J275
                                                                                                                                                              53
                                                                                         10009A INTERRUPT TRANS. FOR SET S
                                                                                   J419
 J276 10028A NOT D CYCLE
                                                                            11
                                                                                   J421 10007A INTERRUPT TRANS. FOR SET S
 J277 10030B D CYCLE
                                                                           11
```

	* * * *											
	J422	1D002B	INTERRUPT TRANS. FOR CLEAR S INTERRUPT TRANS. FOR CLEAR S INTERRUPT TRANS. FOR SET S INTERRUPT TRANS. FOR CLEAR S INTERRUPT TRANS. FOR CLEAR S INTERRUPT TRANS. FOR CLEAR S NOT MD12 INTERRUPT INTERRUPT LOGIC OX INTERRUPT SELECT INTERRUPT SELECT INTERRUPT LOGIC OX INTERRUPT LOGIC OX INTERRUPT LOGIC OX INTERRUPT LOGIC OX INTERRUPT AO NOT INTERRUPT AO NOT INTERRUPT AO BLOCK INTERRUPT TIMING CHAIN BANK SELECT - BIT 1 BANK SELECT - BIT 2 BANK SELECT - BIT 2 BANK SELECT - BIT 3 MEMORY NOT BUSY.REQUEST MEMORY NOT MEMORY GATE NOT MEMORY GATE OLEAR DL DRIVE RESUME 1.SET R/W X TO Z - BITS O THRU 5 X TO Z - BITS O THRU 5 X TO Z - BITS O THRU 5 I TO Z BITS 6 THRU 12 RESUME TWO I TO Z BITS 6 THRU 12 RESUME TWO I TO Z BITS 6 THRU 12 RESUME TWO I TO Z BITS 6 THRU 12 RESUME TWO I TO Z BITS 6 THRU 12 RESUME TWO I TO Z BITS 6 THRU 12 RESUME TWO I TO Z BITS 6 THRU 12 RESUME TWO I TO Z BITS 6 THRU 5 I TO Z BITS 6 THRU 12 RESUME TWO I TO Z BITS 6 THRU 12 RESUME TWO I TO Z BITS 6 THRU 12 RESUME TWO I TO Z BITS 6 THRU 12 RESUME TWO I TO Z BITS 6 THRU 12 RESUME TWO I TO Z BITS 6 THRU 12 RESUME TWO I TO Z BITS 6 THRU 12 RESUME TWO I TO Z BITS 6 THRU 12 RESUME TWO I TO Z BITS 6 THRU 12 RESUME TWO I TO Z BITS 6 THRU 12 RESUME TWO I TO Z BITS 6 THRU 15 RESUME TWO		53	1850	1D074A	PARITY CHECKING TRANSLATIONS DISCHARGER INVERTER BO90/8490 MODE INTERRUPT-SELECT ENABLE P TO U ENABLE A TO U ENABLE A TO U ENABLE A TO U ENABLE A TO U ENABLE BER TO U ENABLE BER TO U ENABLE BER TO U ENABLE BER TO U ENABLE Q TO U ENABLE Q TO U ENABLE A TO I ENABLE X TO I ENABLE X TO I ENABLE -X TO I ENABLE Q PRIME TO I ENABLE TO I ENABLE WENTON SELECTIVE JUMP ONE SELECTIVE JUMP TWO SELECTIVE JUMP TWO SELECTIVE JUMP FOUR SEL			43	
	J423	10007B	INTERRUPT TRANS. FOR CLEAR S		53	J851	10074B	PARITY CHECKING TRANSLATIONS			43	
	J425	10003A	INTERRUPT TRANS. FOR CLEAR S		53 53	J852	1D075A	PARITY CHECKING TRANSLATIONS PARITY CHECKING TRANSLATIONS		·.	43	
	J426	1D003A	INTERRUPT TRANS. FOR CLEAR S		53	J854	1E071A	PARITY CHECKING TRANSLATIONS			43 43	
	J428 J438	1M03/B	NOT MD12 INTERRUPT		53	J860	1E027A	DISCHARGER INVERTER			45	
	J439	1A018B	INTERRUPT LOGIC OX		53 53	J861 1862	1E0278 1E0276	DISCHARGER INVERTER DISCHARGER INVERTER			45 45	
	J448	1C014B	INTERRUPT SELECT		54	J863	1C027A	DISCHARGER INVERTER			44	
	J449 J450	10014A	INTERRUPT SELECT		54	J864	1C027B	DISCHARGER INVERTER			44	
	J451	1D001A	INITIATE INTERRUPT		53 53	J865	100270	DISCHARGER INVERTER BORO/BARO MODE INTERRUPT#SELECT			44 ⁻ 53	
	J452	1A018A	INTERRUPT LOGIC OX		53	K000	1F059A	ENABLE P TO U			22	
	J454	15054A 1F010B	INTERRUPT 30		54 54	K001	16057A	ENABLE P TO U			22	
	J456	1S054B	INTERRUPT 40		54	K002	1F062A	ENABLE A TO U			55 55	
	J457	1F011B	NOT INTERRUPT 40		54	K004	1F064A	ENABLE X TO U			55	
	7800	1F056A	BLUCK INTERRUPT TIMING CHAIN BANK SELECT - BIT 1		53 41	. K005	1F064B	ENABLE X TO U			22	
	J801	1F056B	BANK SELECT - BIT 2		41	K005	1F065B	ENABLE BER TO U			5 5 55	
	7805	1F055A	BANK SELECT - BIT 3		41	K008	1F066A	ENABLE Q TO U			55	
	J804	1E027D	MEMORY NOT BUSY. REQUEST MEMORY NOT MEMORY GATE		41 45	K009	1F067A	ENABLE Q TO U			22	
	J808	1C027D	NOT MEMORY GATE		44	K010	1F068A	ENABLE I FNARLF I			21 21	
	. J80 9	1F043A	CLEAR DL DRIVE		40	K012	1F061A	ENABLE A.2 TO 2ND TO I			21	
	J811	10435 100688	RESUME 1.5ET H/W X TO 7 = RITS O THRU 5		40 40	K013	1F060B	ENABLE A.2 TO 2ND TO I			21	
	J812	1D068A	X TO Z - BITS 6 THRU 12		40	K014	1F069B	ENABLE X TO I			21 21	
	J813	1F041A	RESUME TWO		49	KO16	1F070A	ENABLE -X TO I			21	
	J815	10069A	1 10 Z = 8115 0 1MKU 5 1 TO 7 BITS 6 THRU 12		40 40	K017	1F070B	ENABLE -X TO I			21	
1	J816	1F041B	END READ DRIVE		40	K019	1F071B	FNARLE Q PRIME TO I			21 21	
	J817	1F039A	START INHIBIT DRIVE		40	K020	10024A	8490 MODE	•		10	
	J819	1F038A	CLEAR READ - WRITE		40 40	K021	10024B	8090 MODE			10	
	J820	1F038B	END WRITE DRIVE		40	K023	10023B	INT. MEMORY			49 49	
	J821	1F037A	END INHIBIT DRIVE		40	K024	10022A	SELECTIVE JUMP ONE			13	
	7853	1F023A	CLEAR S PRIME		40 40	K025	10055R	SELECTIVE JUMP ONE			13	
	J824	1F037B	CLEAR MEM. BUSY		40	K027	1P023h	SELECTIVE JUMP TWO			13 13	
	J825	1F034A	START DELAY LINE		40	K028	1P022A	SELECTIVE JUMP FOUR			13	
	J827	1F044A	NOT MASTER CLEAR		40 41	K029	1P022B	SELECTIVE JUMP FOUR			13	
	J828	1F040A	SET 13TH BIT OF Z		40	K031	1P011A	REQUEST MEMORY READ			27 27	
	J830	1E07UA 1F044B	PARITY ERROR		43	K032	1T085A	REQUEST MEMORY WRITE			27	
	J831	1F045A	MEMORY NOT ACTIVE		40 41	K033.	110858 110868	REQUEST MEMORY WRITE			27 27	
	J832	1F045B	MEMORY ACTIVE		41	K035	1T086B	REQUEST MEMORY HALF WRITE			27	
	J836 J837	10071A	PARITY CHECKING TRANSLATIONS PARITY CHECKING TRANSLATIONS		43	K036	1H021A	SIGN RECORD ONE			28	
	J838	1C072B	PARITY CHECKING TRANSLATIONS		43	K037 K038	140226 10044A	SIGN RECORD ONE Sign record two			28 28	
	J839	1C073A	PARITY CHECKING TRANSLATIONS		43	K039	10039A	SIGN RECORD TWO			28	
					43 43		1. 0307.	SELECT RELATIVE BANK SELECT RELATIVE BANK			9	
	J842	1C075A	PARITY CHECKING TRANSLATIONS		43 43			SELECT RELATIVE BANK			9	
		1C076A	PARITY CHECKING TRANSLATIONS		43	K043	1P041A	SELECT DIRECT BANK			9	
					43 43			SELECT INDIRECT BANK SELECT INDIRECT BANK			9	
	J846	1D071A	PARITY CHECKING TRANSLATIONS		43			SELECT BUFFER BANK			9	
		1D072A			43	, KO47	10041A	SELECT BUFFER BANK			9	
			PARITY CHECKING TRANSLATIONS PARITY CHECKING TRANSLATIONS		43 43			SELECT ENTIRE MEMORY			9	
		1-0.	THILLY CHECKED		43	KU#y	IUU43A	SELECT ENTIRE MEMORY			9	

		INITIAL START	12		1F072B 1B084B	BUFFER 1 CYCLE BUFFER 2 CYCLE	
	10026B 1N026A	INITIAL START Run	12 12	K117		BUFFER 2 CYCLE	
	1N026B	RUN	12	K118	1B083B	BUFFER GATE	
	1N025A	STOP	12	K119	1B083A	BUFFER GATE	
	1N024B	STOP	iž			NORMAL I/O WAIT	
	1N023A		iz	K121		NORMAL I/O WAIT	
	1N023B	ENABLE	12			INPUT TO A - CHAN. 2	
	1N022A		12		10004B	INPUT TO A - CHAN. 2	
	1N024A	START	12			ENABLE BER TO A -CHAN. 2	
	1P060A	RNI	3			ENABLE BER TO A -CHAN. 2	
	1P060B	RNI	3			EXTERNAL FUNCTION READY	
	11021A	BFR TO X	37		1C081A	EXTERNAL FUNCTION READY	
	11021B	BFR TO X	37	K128	1C082A	INPUT REQUEST ONE INPUT REQUEST ONE	
	1F092B		37		1C082B 1C085A	PIGGY BACK FOR BUFFER CYCLE	
	1F092A	LOAD	37		10085A	INFO READY 1	
	1D092A	SWEEP	12	K132 K133	10046A	INFO READY 1	
K069	10092B	SWEEP	12			BUFFER BYPASS	
K070	100678	CLEAR INTERRUPT LOCKOUT	3 3		10087A	BUFFER BYPASS	
	1K027A	CLEAR INTERRUPT LOCKOUT ENABLE R	28			INPUT DISCONNECT	
		ENABLE R	28			INPUT DISCONNECT	
K073	1K027B 1E093A	POSITIVE TEST F/F	28	K138	1B082B	BUFFER - NORMAL	
		POSITIVE TEST F/F	28	K139	1B082A	BUFFER - NORMAL	
		E CYCLE PIGGY BACK	11	K140	11027A	DIVIDE OVERFLOW .	
		INITIATE DIVIDE	6	K141	11027B	DIVIDE OVERFLOW	
		INITIATE DIVIDE	6		1A093A	INTERNAL BUFFER PARITY ERROR	
		F PRIME LESS THAN 2	6	K143	1A093B	INTERNAL BUFFER PARITY ERROR	(
		F PRIME LESS THAN 2	6	K144	1A092A	CHAN. 2 PARITY ERROR	
		F PRIME LESS THAN 8	6	K145	1A092B	CHAN. 2 PARITY ERROR	
		F PRIME LESS THAN 8	6	K146	1A091A	CHAN 3 PARITY ERROR	
		SELECTIVE STOP ONE	12	K147	1A091B	CHAN 3 PARITY ERROR	
K085	1M025B	SELECTIVE STOP ONE	12		1J027A	ADD OR SUBTRACT OVERFLOW ADD OR SUBTRACT OVERFLOW	
	1M024A		12	K157	1J028A	ADD OR SUBTRACT OVERFLOW	
	1M024B	SELECTIVE STOP TWO	12	K158	1H027A	MEMORY PARITY ERROR MEMORY PARITY ERROR	
		SELECTIVE STOP FOUR	12	K159	1H027B 1E091A	BLOCK I/O-CONTROL 1	
		SELECTIVE STOP FOUR	12		1E0918	BLOCK I/O-CONTROL 1	
		INSTRUCTION STEP	12			ENABLE BPE	
K091		INSTRUCTION STEP	12	K163	1G025A 1G025B	ENABLE BPE	
K092	INOSOA	CYCLE STEP	12 12	K164	1A089A	BUFFER REPLY	
K093	1M027A	CYCLE STEP ENT. MEMORY	12	K165	1A088A	BUFFER REPLY	
	1M027A		12	K166	1A087A	NORMAL REPLY	
	1L028A		12	K167	1A086A	NORMAL REPLY	
	1L0288	ENTER	12	K168	1A090A	BLOCK BUFFER CONTROL	
K098	1C083A	BUFFER BUSY 2	47			BLOCK BUFFER CONTROL	
	1C084A	BUFFER BUSY 2	47	K170		A CYCLE	
	1B094A	INPUT REQUEST	48		1P037A	A CYCLE	
K101	1B093A	INPUT REQUEST	48		1P036A	B CYCLE	
		INFO READY	48	K173	1P035A	B CYCLE	
K103	1B092A	INFO READY	48	K174	10034B	C CYCLE	
	1B091A	INPUT REQUEST 2	48	K175	1P034A	C CYCLE	
K105	1B091B	INPUT REQUEST 2	48			D CYCLE	
K106	1B090B	INPUT BUFFER	48			D CYCLE	
K107	1B090A	INPUT BUFFER	48			E CYCLE	
K108	110288	OUTPUT BUFFER	48			E CYCLE	
K109	11028A	OUTPUT BUFFER	48		1N032	BUFFER CHAN 2 BUSY	
	18088B	BUFFER BUSY	48			BUFFER CHAN 2 BUSY	
	18088A	BUFFER BUSY	48			BUFFER CHAN 3 BUSY	
	18087A	BUFFER CYCLE	48	K183		BUFFER CHAN 3 BUSY	
	1B086A	BUFFER CYCLE	48			INIT BUFFER INPUT I, CH 2	
K114	1F072A	BUFFER 1 CYCLE	48	K193	1K051B	INIT. BUFFER INPUT I, CH 2	

		BUFFER OUTPUT - CHAN 2			INTERRUPT SCAN COUNTER RANK 1	
		BUFFER OUTPUT - CHAN 2			INTERRUPT SCAN COUNTER RANK 1	
		CLEAR BUFFER CONTROL - CH 2		1A016B		**
		CLEAR BUFFER CONTROL - CH 2		1A016A		
	1K018B			1C007B		
	1J021A	BUFFER BANK CONTROL - CH 2	54 K335 54 K338			
		BUFFER BANK CONTROL - CH 2	54 K339	1C006A		
		A TO BXR - CH 2	5 K400	1B020B	MANUAL INTERRUPT	
	1J019B	A TO BXR - CH 2		1B020A		
		A TO BER - CH 2		1C019B		
K207	1J018B	A TO BER - CH 2	5 K403		SEQUENCE RESYNC-INTERRUPT	
K208	1K008A	COMP TO COMP INTERRUPT	4 K404		INTERRUPT RNI	
K209	1K008B	COMP TO COMP INTERRUPT	4 K405	1C020A		
	10082A	MDS	32 K406	1P092B		
	10082B	MDS	32 K407	1P092A	INTERRUPT SEQUENCE	
	1M016A	REQUEST MEMORY	27 K408	1C010A		
		REQUEST MEMORY PIGGY BACK	27 K409	1C011A		•
	1M015A	REQUEST MEMORY PIGGY BACK	27 K410	1E006A		
	10090A	MUT-MUH		1E006B		
	19090B	MUT-MUH		1C013A		
	1M011A 1E011A	REQUEST MEMORY PIGGY BACK		1E003A 1E003B		
	1E011B	8090 OR 8490 MODE SELECT 8090 OR 8490 MODE SELECT		1E003B		
		PLUS 1 TO I INVERTERS		1E004B		
		PLUS 1 TO I INVERTERS		1C012A		
		PLUS 2 TO I INVERTERS	21 K419		CHANNEL 1 RESYNC	
		PLUS 2 TO I INVERTERS	21 K420	1D011B		
		EXT. FUNCTION RDY. CH 2	47 K421	1D011A		
K227		EXT. FUNCTION RDY. CH 2	47 K422	1B005A		
K230	1P009A	PIGGY BACK FOR READ	27 K428	1B004A	CHANNEL 2 RESYNC	
		BUFFER MD12/MD13 MODE	10 K429	18006A		
K243	16027B	BUFFER MD12/MD13 MODE	10 K432	1B005B		
K260	1E090A	BLOCK I/O-CONTROL 2	47 K438		CHANNEL 3 RESYNC	
	1E090B	BLOCK I/O-CONTROL 2	47 K439	1B006B		
		E PRIME CYCLE	11 6500		PIGGY BACK FOR ENABLE P TO U MEMORY ACTIVE	
	19070A 19003A	E PRIME CYCLE PIGGY BACK - F LESS THAN 2	11 K800	1F 053A		
	1A006B	INTERRUPT SCAN COUNTER RANK 1	P K803		MEMORY BUSY	
		INTERRUPT SCAN COUNTER RANK 1	53 1002	11 0354	HEMORT DOST	
K302		INTERRUPT SCAN COUNTER RANK 2	53			
K303		INTERRUPT SCAN COUNTER RANK 2	53			
		COMPCOMP. HOLD	54			
	1B018A	COMP COMP. HOLD	54			
	1B017A	MANUAL HOLD	54			
	1C017B	MANUAL HOLD	54			
		MASTER LOCKOUT	54			
		MASTER LOCKOUT	54			
	1A010B	INTERRUPT SCAN COUNTER RANK 1	53 .			
		INTERRUPT SCAN COUNTER RANK 1	53			
	1A009B	INTERRUPT SCAN COUNTER RANK 2	53			
		INTERRUPT SCAN COUNTER RANK 2 BUFFER TERM. 1 HOLD	53			
		BUFFER TERM 1 HOLD	54 54			
	1A014B	INTERRUPT SCAN COUNTER RANK 1	53			
	1A014A	INTERRUPT SCAN COUNTER RANK 1	53 53			
		INTERRUPT SCAN COUNTER RANK 2	53			
K323	1A013A	INTERRUPT SCAN COUNTER RANK 2	53			
	1C009B	BUFFER TERM. 2 HOLD	54			
		BUFFER TERM. 2 HOLD	54			
		CHAN 2 LOCKOUT	54			
K329	1C008A	CHAN 2 LOCKOUT	54			

KRO3	1F052B	MEMORY BUSY	41	L042	1L038A	DISPLAY BFR Q Q PRIME	7
	1F051A	MEMORY GATE	41	L043	1L032A	DISPLAY Z F X	7
	1F051B	MEMORY GATE	41	L045	1T084A	INTERRUPT INDICATOR	54
	1F050A	READ DRIVE	41	L050	1M036A	DISPLAY S P BER	8
K807.	1F050B	READ DRIVE	41	L051	1 MO44A	DISPLAY BAR A A PRIME	8
	1F049A	WRITE DRIVE	41	L052	1M038A	DISPLAY BFR Q Q PRIME	7
	1F049B	WRITE DRIVE	41	L053	1M032A	DISPLAY Z F X	7
K810	1E069A	MEMORY READ	41	L060	1M035A	DISPLAY S P BER	8
K811	1E069B	MEMORY READ	41	L061	1M043A	DISPLAY BXR A A PRIME	8
K812	1E068A	MEMORY WRITE	41	F095	1M037A	DISPLAY BER Q Q PRIME	7
K813	1E068B	MEMORY WRITE	41	L063	1M031A	DISPLAY Z F X	7
K814	1E067A	MEMORY HALF WRITE	41			DISPLAY S P BER	8
K815	1E067B	MEMORY HALF WRITE	41		1L043A		8 7
K816	1C056A	ODD INHIBIT - STRIPE ZERO	41		1L037A		7
	1C056B	ODD INHIBIT - STRIPE ZERO	41	L073	1LU31A	DISPLAY Z F X DISPLAY S P BFR	8
K818	1C055A	ODD INHIBIT - STRIPE ONE	41		1K035A	DISPLAY BXR A A PRIME	- 8
K819	1C055B	ODD INHIBIT - STRIPE ONE	41 41	LOSI	1K043A	DISCRIPT DAY A A LUIME	7
	1C054A	ODD INHIBIT - STRIPE TWO		L082	1K03/A	DISPLAY BFR Q Q PRIME DISPLAY Z F X	7
	10054B	ODD INHIBIT - STRIPE TWO	41 41			DISPLAY S P BER	8
	1C053A	ODD INHIBIT - STRIPE THREE	41	L090	1 10434	DISPLAY BXR A A PRIME	8
	1C053B	ODD INHIBIT - STRIPE THREE	41	L091	1 JU43A	DISPLAY BER Q O PRIME	7
	1C052A	EVEN INHIBIT - STRIPE ZERO	41	1002	100374	DISPLAY Z F X	7
K825	1C052B	EVEN INHIBIT - STRIPE ZERO EVEN INHIBIT - STRIPE ONE	41	L093 L100	110364	DISPLAY S P BER	8
	1C051A	EVEN INHIBIT - STRIPE ONE	41	L101	110334	DISPLAY BXR A A PRIME	8
	1C051B	EVEN INHIBIT - STRIPE TWO	41	1101	110434	DISPLAY BER Q Q PRIME	7
	1C050A	EVEN INHIBIT - STRIPE TWO	41	L102	110374	DISPLAY Z F X	7
		EVEN INHIBIT - STRIPE THREE	41		1H035A		8
	1C049A	EVEN INHIBIT - STRIPE THREE	41	1111	140434	DISPLAY BXR A A PRIME	8
	1F042A	DISCHARGER	41	1112	1H037A	DISPLAY BER Q Q PRIME	7
	1F042B	DISCHARGER	41	1.113	1H031A	DISPLAY Z F X	7
L000	1 40364	DISPLAY S P BFR	8	1120	1G035A	DISPLAY S P BFR	8
	1H044A	DISPLAY BXR A A PRIME	8	L121	1G043A	DISPLAY BXR A A PRIME	8
	1H038A	DISPLAY BER Q Q PRIME	7	L122	1G037A	DISPLAY BFR Q Q PRIME	7
L003	1H032A	DISPLAY Z F X	7	L123	16031A	DISPLAY Z F X	7
	1H053B	DISPLAY MCS	52	L201	1E021A	DISPLAY A CYCLE	11
	1T091B	SELECT 8090 MODE	10		1E020A		11
	11036A	DISPLAY S P BER	8	L203	1E019A	DISPLAY C CYCLE	11
	11044A	DISPLAY BXR A A PRIME	8			DISPLAY D CYCLE	11
	11038A	DISPLAY BFR Q Q PRIME	7		1E017A		11
L013	11032A	DISPLAY Z F X	7	L206	1L008B	DISPLAY ERR	12
L014	1 I 053B	DISPLAY MCS	52	L207	1E016B		54
F050	1J036A	DISPLAY S P BFR	8		1J032B	DISPLAY OVERFLOW ERROR	54 54
	1J044A	DISPLAY BXR A A PRIME	8		1E014A		54 47
F055	1J038A	DISPLAY BFR Q Q PRIME	7		1E016A	DISPLAY SELECT	47
F053	1J032A	DISPLAY Z F X	7		1E0208	DISPLAY OUT	47
L024	1J053B	DISPLAY MCS	52		rL0648	DISPLAY INP	48
L025			9	L213	1E018B	DISPLAY INPUT BUFFER DISPLAY OUTPUT BUFFER	48
	1 <u>T</u> 091A	DISPLAY DIR. BANK SELECT	9		1E017B		53
	1T084B	DISPLAY IND. BANK SELECT	9		1E015B 1T016A		12
	1T073A	DISPLAY BUFFER BANK SELECT	9	N000	16087A		24
	1T074B	DISPLAY ENTIRE MEMORY	8	N001		CLEAR A	24
L030	1K036A	DISPLAY BYP A A PRIME	8	N005		A TO A PRIME	24
L031	IKU44A	DISPLAY BXR A A PRIME DISPLAY BFR Q Q PRIME	7	N002		A PRIME TO A	24
	TKO334	DISPLAY Z F X	7	N004		Q TO A PRIME	24
L033	1K032A 1K053B	DISPLAY MCS	52			A LEFT SHIFT	25
L034 L037	1T083B	LOAD INDICATOR	37	N006	16080B	PROBE A PRIME	24
L037	170738	RUN DISABLE FOR CONSOLE	12	N007	1H077A	A RIGHT SHIFT	25
	1T083A	RUN INDICATOR	12	N008	1N083A	TOGGLE A PRIME	25
1040	110034	DISPLAY S P BER	8	N009		CLEAR A PRIME	24
1.040	11 044 4	DISPLAY BXR A A PRIME	8	N010	110768	A TO Q PRIME	25
-∪ 4 1	TEGAAN						

NO11	1F088A	SHIFT Q LEFT			25 N11	2 11 077A	Q TO Q PRIME		- 25	
N012	11077A	Q TO Q PRIME					Q PRIME TO Q		24	
		Q PRIME TO Q					Z INT. TO X		26	
		Z INT. TO X					SHIFT O RIGHT		25	
		SHIFT Q RIGHT	•				Z EXT. TO X		26	
		Z EXT. TO X					X TO Q PRIME	•	25	
NO17		X TO Q PRIME					INTERRUPT		53	
N018		INTERRUPT					A PRIME TO X		26	
N019	1H057A	A PRIME TO X			26 N12		CLEAR X		26	
N020		REDUCE F LOWER					FE TO IND. BANK		23	
N021	16066A	CLEAR X					A PRIME TO S		25	
N055	1G051A	-FE TO IND. BANK			23 N12	4 1N055A	FE TO DIR. BANK		23	
N023		A PRIME TO S				5 1L057A			26	
N024	1G051B	FE TO DIR. BANK			23 N12	6 1N0558	FE TO BUF. BANK		23	
	11057A					7 1N056A	P TO S		25	
N026		FE TO BUF. BANK			23 N12	8 1M077A	BANK TO Q AND Q PRIME	•	24	
N027	1G056A				25 N12	9 1R012B	F TO F PRIME		14	
NOS8		BANK TO Q AND Q PRIME			24 N13	0 1N072B	BANK TO A		25	
N059		F TO F PRIME					Z INT. TO F		15	
		BANK TO A			25 N13		Z EXT. TO F		15	
	1R0238				15 N13		A AND Q PRIME TO BANK		23	
		Z INT. TO F			15 N13		A PRIME TO BER		28	
N033		SET INTERRUPT LOCKOUT			53 N13		CLEAR F		15	
N034		Z EXT. TO F			15 N13		X TO BXR		51	
N035 N036		A AND Q PRIME TO BANK			23 N13		CLEAR BFR	•	50	
	18044A	A PRIME TO BER					CLEAR BXR		_5	
N037		X TO BXR			15 N14		INPUT OUTPUT TO X		26	
N038		CLEAR BFR			51 N14		CLEAR BER		28	
N040	1R026B				50 N14		NORMAL INPUT TO X		26	
N040		CLEAR BXR				5 1M030A			25	
		INPUT OUTPUT TO X					FE TO RELATIVE BANK		23 50	
N042	16046A				26 N15		EXT. INPUT TO BFR			
N044		NORMAL INPUT TO X					ERROR REGISTER TO X		26	
N045	16034A						Z EXT. TO BFR		50	
N046		X TO BUFFER BANK					CLEAR SELECT ENABLES Z INT. TO BFR		22 50	
N048		RELATIVE BANK TO X				0 1000ZA	Q PRIME TO A		24	
N050		FE TO RELATIVE BANK			53 NSU		A TO A PRIME		24	
N053		CLEAR RELATIVE BANK				2 110020	A PRIME TO A		24	
N054	1A079A				48 N20		Q TO A PRIME		24	
N055	1N051A	CLEAR INDIRECT BANK			23 N20		A LEFT SHIFT		24 25	
N056	16001B						PROBE A PRIME		24	
N057	1N054A						A RIGHT SHIFT		25	
N058	1A079B	BER=BXR					A TO Q PRIME		25	
N059	1N054B	CLEAR BUFFER RANK	•				SHIFT Q LEFT		. 25	
N060	1M060A	ERROR REGISTER TO X					Q TO Q PRIME		25	
N062	1G003B	Z EXT. TO BFR					Q PRIME TO Q		25 24	
N064	100158	CLEAR INTERRUPT LOCKOUT			53 N21	5 1K076A	SHIFT Q RIGHT		25	
N065	1E089A	CLEAR SELECT ENABLES			22 N21	7 1K077B	X TO O PRIME		25 53	
N066		Z INT. TO BFR			50 N21	8 1E010B	INTERRUPT		53	
	1N087A						A PRIME TO X		26	
N101		CLEAR A				3 1M057B			25	
N102		A TO A PRIME			24 N22				26	
		A PRIME TO A				7 1N056B			25	
		Q TO A PRIME			24 N22				24	
N105	16084A				25 N23				25	
N106	1M078A	PROBE A PRIME			24 N23		A AND Q PRIME TO BANK		23	
N107	1J0798	A RIGHT SHIFT			25 N23		CLEAR F		15	
N108		TOGGLF A PRIMF CLEAR A PRIME			24 N24				26	
		A TO O PRIME			24 N24		S TO P Q PRIME TO A		25 24	
		SHIFT Q LEFT					A TO A PRIME		24	
	TOUTOR	S.III W CETT		•	C2 1/3(Z IJUIBA	A TO A FILE		24	

							_
NAOR	140788	A PRIME TO A	24	Q007	1H062B	a ritting ricordicti	34
	110798		24	0010	11075A		33
	1J079A		25	9011	11074A		33
	16070A	PROBE A PRIME	24		11071A	Q PRIME REGISTER	34
	16079A	A RIGHT SHIFT	25		11070A		34
	11077B	A TO Q PRIME	25		1J075A		33
	1J076A	SHIFT Q LEFT	25		1J074A		33
	11079A	Q TO Q PRIME	25		1J071A		34
		Q PRIME TO Q	24	0025	1.J070A	Q PRIME REGISTER	34
	1J077A 1K076B	SHIFT Q RIGHT	25		1K075A		33
		X TO Q PRIME	25		1K074A		33
	11076A	A PRIME TO X	26		1K071A		34
	1J057B	A PRIME TO S	25		1K070A		34
	1J057A		26		1L075A		33
	11057B	X TO S	25				33
	160568	P TO S	24				34
N328	1N072A	BANK TO Q AND Q PRIME			1L070A		34
		TO V	26		1M075A	a programme measurement	33
	1N069B	NORMAL INPUT TO X	25				33
	1G034B	S TO P	25			4 1/20101211	34
	1F086B	A LEFT SHIFT			1M071A		34
N428	1M077B	BANK TO Q AND Q PRIME	24		1M070A	- that control	33
N505	1F086A	A LEFT SHIFT	25				33
N528	1G0848	BANK TO Q AND Q PRIME	24		1M072A		
N711	1G066B	SHIFT Q LEFT	25		1M069A		34
N900	1L017A	INV CLOCK - RESYNC CIRCUIT	12		1M068A		34
N901	1D093B	INV. CLOCK	. 3				33
N902	1D077B	INV. CLOCK	48		1L072A	4 101010	33
N910	10077A	INV CLOCK - RESYNC CIRCUIT	48		1L069A		34
N920	10063B	INV CLOCK - RESYNC CIRCUIT	49		1L068A		34
	1H034A	P REGISTER	29	0800	1K073A		33
	1H034B	P REGISTER	29	9081	1K072A		33
		P REGISTER	29	0084	1K069A		34
	11034B	P REGISTER	29	Q085	1K068A		34
	1J034A	P REGISTER	29	0090	1J073A		33
		P REGISTER	29	0091	1J072A		33
		P REGISTER	29	0094	1J069A	Q PRIME REGISTER	34
	1K034B	P REGISTER	29		1J068A	Q PRIME REGISTER	34
	1L034A	P REGISTER	29			Q REGISTER	33
	1L034A	P REGISTER	29		11072A		33
		P REGISTER	29		11069A		34
		P REGISTER	29			Q PRIME REGISTER	34
P051	1M034B	P REGISTER	29		1H073A		33
		P REGISTER	29		1H072A		33
	1M033B		29		1H069A		34
P070	1L033A	P REGISTER	29		1H068A		34
	1L033B	P REGISTER	29		16073A		33
	1K033A	P REGISTER	29	0121	16072A		33
	1K033B	P REGISTER	29		16069A		34
P090	1J033A	P REGISTER	29		16068A		34
P091	17033B	P REGISTER	29		1T067A	4 Province region 1	35
P100	11033A	P REGISTER	29			entre en	35
P101	1 I 0 3 3 B	P REGISTER	29		1T067B		35
P110	1H033A	P REGISTER	29		1T066A		35
P111	1H033B	P REGISTER			1T066B		35
P120	16033A	P REGISTER	29 29		1T065A		35
P121	16033B	P REGISTER	33		1T065B		36
0000	1H075A	Q REGISTER			1T064A		36
0001	1H074A	Q REGISTER	33		1T064B	= · · · · · · · · · · · · · · · · · · ·	36
2000	1H076A	Q REGISTER	33		1T063A	Ent rented to the E	
0003	1H076B	Q REGISTER	33	R009	1T063B		36 36
9004	1H071A	Q PRIME REGISTER	34		1T062A	ent rententa it mit _	36 36
0005	1H070A	Q PRIME REGISTER	34	R011	1T062B	Ent the transfer of the transf	36 36
	1H063B	Q PRIME REGISTER	34	R012	1T061A	EXT MEM.DATA TO X AND F	30
-00							
			- '				
		1					

R04	1 TO 4 9 A	RESUME ONE	49	P751	170818	BUFFER INPUT DATA			50	
R042	1T049B	RESUME TWO	49	R752	1T071B	BUFFER INPUT DATA			50	
	1T037A	PARITY ERROR POWER FAILURE RECEIVER FROM MEMORY UNIT-NORMAL O	55 55	R753 R754	1T082B 1T082A	INPUT READY-BUFFER INPUT DISCONNFCT-BUFFER	•		48	
R050		INPUT-OUTPUT DATA TO COMPUTE	35	R755	1T071A	OUTPUT RESUME-BUFFER			∞48 48	
	1T055A	INPUT-OUTPUT DATA TO COMPUTE	35	R800	1F035A	I TO Z			40	
	1T056B	INPUT-OUTPUT DATA TO COMPUTE INPUT-OUTPUT DATA TO COMPUTE	35 35	5000 5001	1H056A 1H055A	S REGISTER S REGISTER			30 30	
R054	1T0578	INPUT-OUTPUT DATA TO COMPUTE	35	5004	18025A	S PRIME REGISTER			41	
R059		INPUT-OUTPUT DATA TO COMPUTE	35	S005	180258	S PRIME REGISTER			41	
	1T058A	INPUT-OUTPUT DATA TO COMPUTE	36 36	S010 S011	11056A 11055A	S REGISTER S REGISTER			30 30	
R058	1T059B	INPUT-OUTPUT DATA TO COMPUTE	36	S014	18024A	S PRIME REGISTER			41	
R059 R060		INPUT-OUTPUT DATA TO COMPUTE	36 36	S015	180248	S PRIME REGISTER			41	
R06	1T060A	INPUT-OUTPUT DATA TO COMPUTE	36	S020	1J056A 1J055A	S REGISTER S REGISTER			30 30	
R062 R07	1T061B	INPUT DEADY	36	S024	18023A	S PRIME REGISTER			41	
ROB		INPUT READY PARITY ERROR-CHAN. TWO	47 55	S025 S030	18023B 1K056A	S PRIME REGISTER S REGISTER			41 30	
P082		PARITY ERROR-CHAN. THREE	55	5031		S REGISTER			30	
	1T042A	POWER FAILURE RECEIVER FROM I/O UNIT-NORMAL O COMP. TO COMP. INTERRUPT	54 54	S034	18022A	S PRIME REGISTER			41	
R17		INTERRUPT 30 - BUFFER	54	S035 S040	18022B	S PRIME REGISTER S REGISTER			41 30	
R172		INTERRUPT 40 - BUFFER	54	5041	1L055A	S REGISTER			30	
R173 R174	1T053A 1T053B	INTERRUPT 30 - NORMAL INTERRUPT 40 - NORMAL	54 54	S044 S045	1C024A 1C024B	S PRIME REGISTER S PRIME REGISTER			41	
P179	1T030A	POWER FAILURE RECEIVER FROM COMPUTE UNIT-NORM. 1	54	5050	1M056A	S REGISTER			41 30	
R183 R184		BUFFER TERMINATE-CHAN. TWO BUFFER TERMINATE-CHAN. THREE	54	S051	1M055A	S REGISTER			30	
R185		INTERRUPT ONE-CHAN. TWO	54 54	S054 S055	1C023A	S PRIME REGISTER S PRIME REGISTER			41 41	
, R186		INTERRUPT TWO-CHAN. TWO	54	S060	1M054A	S REGISTER			30	
R187 R188		INTERRUPT ONE-CHAN. THREE INTERRUPT TWO-CHAN. THREE	54 54	S061 S064	1M053A	S REGISTER S PRIME REGISTER			30	
R279	170348	CHAN. 2 BUSY	54	S065	1C055B	S PRIME REGISTER			41 41	
R380 R720		CHAN. 3 BUSY NORMAL INPUT DATA	54	S070		S REGISTER			30	
R721		NORMAL INPUT DATA	35 35	5071 S074	1L053A 1D024A	S REGISTER S PRIME REGISTER			30 41	
R722		NORMAL INPUT DATA	35	S075	10024B	S PRIME REGISTER			41	
R723	1T008B	NORMAL INPUT DATA NORMAL INPUT DATA	35 35	S080	1K054A	S REGISTER			30	
R729	1T009B	NORMAL INPUT DATA	35	5081 5084	1K053A 1D023A	S REGISTER S PRIME REGISTER	•		30 41	
R726		NORMAL INPUT DATA NORMAL INPUT DATA	36	S085	100238	S PRIME REGISTER			41	
R728		NORMAL INPUT DATA	36 36	S090 S091	1J054A 1J053A	S REGISTER S REGISTER			30 30	
R729		NORMAL INPUT DATA	36	5094	10022A	S PRIME REGISTER			41	
R730 R731		NORMAL INPUT DATA NORMAL INPUT DATA	36 36	5095 5100	10022B	S PRIME REGISTER			41	
R732	1T013B	NORMAL INPUT DATA	36	S100	11054A 11053A	S REGISTER S REGISTER			30 30	
R733		INPUT READY-NORMAL OUTPUT RESUME-NORMAL	47	S104	1E024A	S PRIME REGISTER			41	
	1T013A	INPUT DISCONNECT - NORMAL	47 47	\$105 \$110	1E024B	S PRIME REGISTER S REGISTER			41	
R740	1T076A	BUFFER INPUT DATA	50			S REGISTER		•	30 30	
		BUFFER INPUT DATA BUFFER INPUT DATA	50			S PRIME REGISTER			41	
R743	1T077B	BUFFER INPUT DATA	50 50			S PRIME REGISTER S REGISTER			41 30	
		BUFFER INPUT DATA	50	5121	16053A	S REGISTER			30	
		BUFFER INPUT DATA BUFFER INPUT DATA	50 50			PIGGY BACK-13TH BIT OF S REGISTER. S PRIME REGISTER			30	
R747	1T079B	BUFFER INPUT DATA	50		1E022B	S PRIME REGISTER			41 41	
		BUFFER INPUT DATA BUFFER INPUT DATA	50 50	Sano	1F058A	MEMORY BANK SELECT SWITCH			41	
		BUFFER INPUT DATA	50 50			MEMORY BANK SELECT SWITCH MEMORY BANK SFLECT SWITCH			41 41	

```
S900 1F014A MEMORY-REFERENCE TIME SELECT SWITCH
                                                                      41
                                                                             T170 1T089B COMP. TO COMP. INTERRUPT
              8090/8490 MODE INTERRUPT SELECT SWITCH
                                                                                            NORMAL DATA
                                                                      53
                                                                             T720
                                                                                   1H039A
                                                                                                                                                    35
5980 1F014D
                                                                                            NORMAL DATA
                                                                      49
                                                                                                                                                    35
              COMPUTE TO MEMORY-DATA
                                                                             T721
                                                                                   11039A
Toon
     1H025A
                                                                                            NORMAL DATA
              COMPUTE TO MEMORY-DATA
                                                                      49
                                                                             T722
                                                                                   1J039A
                                                                                                                                                    35
T001
     11025A
                                                                                           NORMAL DATA
              COMPUTE TO MEMORY-DATA
                                                                             T723
                                                                                   1K039A
                                                                                                                                                    35
2007
     1J022A
                                                                      49
                                                                             T724
                                                                                   1L039A
                                                                                           NORMAL DATA
                                                                                                                                                    35
              COMPUTE TO MEMORY-DATA
T003
     1K022A
                                                                                           NORMAL DATA
                                                                      49
                                                                             T725
                                                                                   1M039A
                                                                                                                                                    35
              COMPUTE TO MEMORY-DATA
     1M018A
T004
                                                                      49
                                                                             T726
                                                                                           NORMAL DATA
                                                                                   1M039B
                                                                                                                                                    36
              COMPUTE TO MEMORY-DATA
T005
     1M017A
                                                                      49
                                                                                           NORMAL DATA
              COMPUTE TO MEMORY-DATA
                                                                             T727
                                                                                   1L039B
T006
     1M018B
                                                                                           NORMAL DATA
                                                                      49
                                                                                   1K039B
              COMPUTE TO MEMORY-DATA
                                                                             T728
                                                                                                                                                   36
T007 1M017B
              COMPUTE TO MEMORY-DATA
                                                                      49
                                                                             T729
                                                                                   1J039B
                                                                                            NORMAL DATA
                                                                                                                                                    36
    1K022B
                                                                                           NORMAL DATA
                                                                      49
                                                                             T730
                                                                                   11039B
                                                                                                                                                   36
              COMPUTE TO MEMORY-DATA
T009 1J022B
                                                                      49
                                                                             T731
                                                                                   1H039B
                                                                                           NORMAL DATA
                                                                                                                                                   36
T010 11025B
              COMPUTE TO MEMORY-DATA
              COMPUTE TO MEMORY-DATA
                                                                      49
                                                                             T732
                                                                                   1T020A
                                                                                           NORMAL DATA
T011
     1H025B
                                                                                           EXT. FUNCTION-NORMAL
                                                                                   1T020B
                                                                                                                                                   47
              COMPUTE TO MEMORY-DATA
                                                                      49
                                                                             T735
T012 1G026B
                                                                                            INPUT REQUEST-NORMAL
              COMPUTE TO MEMORY-ADDRESS
                                                                      52
                                                                             T736
                                                                                   1T021A
T019 1G029A
              COMPUTE TO MEMORY-ADDRESS
                                                                                           INFO READY-NORMAL
                                                                      30
                                                                             T737
                                                                                   170218
                                                                                                                                                   47
T020 1H029B
                                                                                           MASTER CLEAR-NORMAL
                                                                             T738
                                                                                   1T040A
                                                                                                                                                   10
T021 11029A
              COMPUTE TO MEMORY-ADDRESS
                                                                     30
                                                                             T740
                                                                                   1H040A
                                                                                           BUFFER DATA
                                                                                                                                                   50
              COMPUTE TO MEMORY-ADDRESS
                                                                      30
T022
    1J029A
                                                                                   11040A
                                                                                           BUFFER DATA
                                                                                                                                                   50
              COMPUTE TO MEMORY-ADDRESS
                                                                      30
                                                                             T741
T023
    1K029A
              COMPUTE TO MEMORY-ADDRESS
                                                                      30
                                                                             T742
                                                                                   1J040A
                                                                                           BUFFER DATA
                                                                                                                                                   50
T024 1L029A
                                                                                           BUFFER DATA
                                                                             T743
                                                                                   1K040A
                                                                                                                                                   50
              COMPUTE TO MEMORY-ADDRESS
                                                                      30
T025 1M029A
                                                                                   1L040A
                                                                                           BUFFER DATA
                                                                                                                                                   50
T026 1M029B
              COMPUTE TO MEMORY-ADDRESS
                                                                      30
                                                                             T744
                                                                                   1M040A
                                                                                           BUFFER DATA
              COMPUTE TO MEMORY-ADDRESS
                                                                     30
                                                                             T745
T027 1L029B
                                                                                           BUFFER DATA
                                                                                   1M040B
                                                                                                                                                   50
              COMPUTE TO MEMORY-ADDRESS
                                                                      30
                                                                             T746
T028
    1K029B
              COMPUTE TO MEMORY-ADDRESS
                                                                                                                                                   50
                                                                     30
                                                                             T747
                                                                                   1L040B
                                                                                           BUFFER DATA
T029 1J029B
                                                                                           BUFFER DATA
                                                                                                                                                   50
              COMPUTE TO MEMORY-ADDRESS
                                                                      30
                                                                             T748
                                                                                   1K040B
T030 11029B
              COMPUTE TO MEMORY-ADDRESS
                                                                     30
                                                                                   1J040B
                                                                                           BUFFER DATA
                                                                                                                                                   50
                                                                             T749
T031
     1H029A
              COMPUTE TO MEMORY-ADDRESS
                                                                      30
                                                                                   11040B
                                                                                           BUFFER DATA
                                                                             T750
     1G029B
T032
                                                                     52
                                                                                   1H040B
                                                                                           BUFFER DATA
                                                                                                                                                   50
                                                                             T751
T033
    1T026B
              COMPUTE TO MEMORY-SELECT
                                                                     52
                                                                                   1T087B
                                                                                           BUFFER DATA
                                                                                                                                                   50
              COMPUTE TO MEMORY-SELECT
                                                                             T752
T034 1T022A
                                                                                           INPUT REQUEST - BUFFER
                                                                     52
                                                                             T 755
                                                                                   1T090A
                                                                                                                                                   47
T035 1T019A
              COMPUTE TO MEMORY-SELECT
                                                                     49
                                                                             T756
                                                                                   1T090B
                                                                                           INFO. READY-BUFFER
     1T070A
              REQUEST MEMORY-EXT. MEMORY
T037
                                                                                           EXT. FUNCTION-BUFFFR
                                                                                   1T087A
              SELECT READ-EXT. MEMORY
                                                                      49
                                                                             T757
     1T070B
T038
                                                                                           MASTER CLEAR-BUFFER
                                                                                                                                                   10
                                                                     49
                                                                             T758
                                                                                   1T040B
T039 1T093A
              SELECT WRITE-FXT.MEMORY
                                                                                           X DRIVE - ADDRESS XXX00 OR XXX40
              SELECT HALF WRITE-EXT. MEMORY
                                                                      49
                                                                             T800
                                                                                   1A045A
                                                                                                                                                   44
T040
    1T093B
                                                                                           X DRIVE - ADDRESS XXX01 OR XXX41
                                                                             T801
                                                                                   18045A
              MASTER CLEAR TO MEMORY
                                                                     10
T044
    1T022B
                                                                                           X DRIVE - ADDRESS XXX02 OR XXX42
                                                                                                                                                   44
                                                                             T802
                                                                                   1A045B
              COMPUTE TO I/O - DATA
                                                                     35
T050
     1H026A
                                                                             Tana
                                                                                   18045B
                                                                                           X DRIVE - ADDRESS XXX03 OR XXX43
                                                                                                                                                   44
                                                                     35
              COMPUTE TO I/O - DATA
T051
     11026A
                                                                                           X DRIVE - ADDRESS XXX04 OR XXX44
                                                                                   1A044A
                                                                                                                                                   44
                                                                     35
                                                                             T804
T052
    1J026A
              COMPUTE TO I/O - DATA
                                                                                           X DRIVE - ADDRESS XXX05 OR XXX45
              COMPUTE TO I/O - DATA
                                                                                                                                                   44
                                                                      35
                                                                             T805
                                                                                   1B044A
T053
    1K026A
                                                                                           X DRIVE - ADDRESS XXX06 OR XXX46
                                                                             T806
                                                                                   1A044B
                                                                                                                                                   44
                                                                     35
T054
    1L026A
              COMPUTE TO I/O - DATA
                                                                                           X DRIVE - ADDRESS XXX07 OR XXX47
                                                                            · T807
                                                                                   1B044B
                                                                                                                                                   44
              COMPUTE TO I/O - DATA
                                                                     35
T055
     1M026A
                                                                                          X DRIVE - ADDRESS XXX10 OR XXX50
X DRIVE - ADDRESS XXX11 OR XXX51
                                                                             T808
                                                                                   1A035A
                                                                                                                                                   44
              COMPUTE TO I/O - DATA
                                                                      36
T056
     1M026B
                                                                                   18035A
                                                                                                                                                   44
                                                                     36
                                                                             T809
              COMPUTE TO I/O - DATA
T057 1L026B
                                                                                           X DRIVE - ADDRESS XXX12 OR XXX52
                                                                                                                                                   44
                                                                             T810
                                                                                   1A035B
              COMPUTE TO I/O - DATA
                                                                     36
T058
     1K026B
                                                                                           X DRIVE - ADDRESS XXX13 OR XXX53
                                                                             T811
                                                                                   18035B
                                                                                                                                                   44
T059 1J026B
              COMPUTE TO I/O - DATA
                                                                     36
                                                                                           X DRIVE - ADDRESS XXX14 OR XXX54
                                                                                                                                                   44
              COMPUTE TO I/O - DATA
                                                                             T812
                                                                                   1A034A
                                                                     36
T060
     11026B
                                                                                   18034A
                                                                                           X DRIVE - ADDRESS XXX15 OR XXX55
                                                                                                                                                   44
                                                                             T813
              COMPUTE TO I/O - DATA
                                                                      36
T061
     1H026B
                                                                                           X DRIVE - ADDRESS XXX16 OR XXX56
                                                                                                                                                   44
                                                                             T814
                                                                                   1A034B
              COMPUTE TO I/O - DATA
                                                                     36
T062
     1G026A
                                                                                   180348
                                                                                           X DRIVE - ADDRESS XXX17 OR XXX57
                                                                                                                                                   44
              FUNCTION READY - I/O
                                                                     47
                                                                             T815
T063
     1T039B
                                                                             T816
                                                                                   1A043A
                                                                                           X DRIVE - ADDRESS XXX20 OR XXX60
                                                                                                                                                   44
     1 TO38A
              SELECT - I/O
                                                                     14
T064
                                                                                          X DRIVE - ADDRESS XXX21 OR XXX61
              INITIATE BUFFER INPUT
                                                                             T817
                                                                                   1B043A
                                                                     54
      1T046B
T067
                                                                                           X DRIVE - ADDRESS XXX22 OR XXX62
                                                                                                                                                   44
                                                                             T818
                                                                                   1A043B
              INITIATE BUFFER OUTPUT
     1T050A
T068
                                                                                           X DRIVE - ADDRESS XXX23 OR XXX63
              SET BUFFER BANK
                                                                     54
                                                                             T819
                                                                                   18043B
T069
     1 T050B
                                                                                           X DRIVE - ADDRESS XXX24 OR XXX64
                                                                             T820
              SET BER
                                                                                   1A042A
    1T023A
T070
                                                                                           X DRIVE - ADDRESS XXX25 OR XXX65
                                                                             T821
                                                                                   18042A
T071
     1T023B
              SET BXR
                                                                                           X DRIVE - ADDRESS XXX26 OR XXX66
              BER TO A
                                                                     47
                                                                             T822
                                                                                   1A042B
T072
     1T024A
                                                                                           X DRIVE - ADDRESS XXX27 OR XXX67
                                                                                                                                                   44
                                                                     47
                                                                             T823
                                                                                   1B042B
     1T024B
              INPUT TO A
T073
                                                                                           X DRIVE - ADDRESS XXX30 OR XXX70
                                                                                                                                                   44
             CLEAR BUFFER CONTROL
                                                                             T824
                                                                                   1A033A
                                                                     54
T074 1T025A
                                                                                          X DRIVE - ADDRESS XXX31 OR XXX71
                                                                             T825
                                                                                   18033A
TO75 1T025B MASTER CLEAR - I/O
                                                                     10
                                                                                          X DRIVE - ADDRESS XXX32 OR XXX72
                                                                                   140338
T076 1T026A
              MEM. TO MEM. XFER
```

```
T827 1B033B X DRIVE - ADDRESS XXX33 OR XXX73
                                                                              T989 1E036A Y DRIVE - ADDRESS 131XX OR 171XX
T828
      1A032A
             X DRIVE - ADDRESS XXX34 OR XXX74
                                                                                           Y DRIVE - ADDRESS 132XX OR 172XX
                                                                              T990
                                                                                    1E030B
                                                                                                                                                     46
              X DRIVE - ADDRESS XXX35 OR XXX75
T829
      18032A
                                                                                            Y DRIVE - ADDRESS 133XX OR 173XX
                                                                              T991
                                                                                    1F036B
      1A032B
              X DRIVE - ADDRESS XXX36 OR XXX76
                                                                              T992
                                                                                            Y DRIVE - ADDRESS 134XX OR 174XX
                                                                                    1E029A
T831
              X DRIVE - ADDRESS XXX37 OR XXX77
                                                                                            Y DRIVE - ADDRESS 135XX OR 175XX
      1B032B
                                                                              T993
                                                                                    1E035A
                                                                                                                                                     46
T900
      1C038A
              Y DRIVE - ADDRESS GOOXX OR GAOXX
                                                                      45
                                                                                            Y DRIVE - ADDRESS 136XX OR 176XX
                                                                              T994
                                                                                   1E029B
T901
      1C044A
              Y DRIVE - ADDRESS OOLXX OR 041XX
                                                                       45
                                                                                           Y DRIVE - ADDRESS 137XX OR 177XX
                                                                             T995
                                                                                    1E035B
                                                                                                                                                     46
              Y DRIVE - ADDRESS 002XX OR 042XX
T902
      1C038B
                                                                      45
                                                                              Uoni
                                                                                    1H061A
                                                                                           U INVFRTERS
T903
      1C044B
              Y DRIVE - ADDRESS 003XX OR 043XX
                                                                       45
                                                                                    11061A
                                                                                           U INVERTERS
                                                                                                                                                     38
              Y DRIVE - ADDRESS 004XX OR 044XX
T904
      1C037A
                                                                       45
                                                                                    1J061A U INVERTERS
                                                                             U021
                                                                                                                                                     38
T905
      1C043A
              Y DRIVE - ADDRESS 005XX OR 045XX
                                                                      45
                                                                                    1K061A U INVERTERS
                                                                             U031
                                                                                                                                                     38
T906
              Y DRIVE - ADDRESS 006XX OR 046XX
      100378
                                                                      45
                                                                                    1L061A U INVERTERS
                                                                             U041
                                                                                                                                                     38
              Y DRIVE - ADDRESS 007XX OR 047XX
T907
      1C043B
                                                                      45
                                                                             U051
                                                                                    1M061A
                                                                                           U INVERTERS
                                                                                                                                                     38
              Y DRIVE - ADDRESS 010XX OR 050XX
T908
      1C032A
                                                                             U061
                                                                                    1M060A
                                                                                           U INVFRTERS
                                                                                                                                                     38
Tana
              Y DRIVE - ADDRESS 011XX OR 051XX
      10045A
                                                                      45
                                                                             U071
                                                                                   11060A U INVERTERS
                                                                                                                                                     38
T910
      1C032B
              Y DRIVE - ADDRESS 012XX OR 052XX
                                                                      45
                                                                                   1K060A
                                                                                           U INVERTERS
                                                                                                                                                     38
              Y DRIVE - ADDRESS 013XX OR 053XX
T911
      10045B
                                                                      45
                                                                             U091
                                                                                   1J060A
                                                                                           U INVERTERS
                                                                                                                                                     38
              Y DRIVE - ADDRESS 014XX OR 054XX
     1C031A
                                                                      45
                                                                             U101
                                                                                   11060A U INVERTERS
T913
      1D044A
              Y DRIVE - ADDRESS 015XX OR 055XX
                                                                       45
                                                                             U111
                                                                                    1H060A
                                                                                           U INVFRTERS
                                                                                                                                                     38
T914
              Y DRIVE - ADDRESS 016XX OR 056XX
      1C031B
                                                                      45
                                                                                   1G060A U INVERTERS
                                                                             U121
                                                                                                                                                     38
T915
      1D044B
              Y DRIVE - ADDRESS 017XX OR 057XX
                                                                      45
                                                                                   10092A
                                                                             V000
                                                                                           TIME ZERO
              Y DRIVE - ADDRESS 020XX OR 060XX
T916
      1C036A
                                                                      45
                                                                             V001
                                                                                   10092B
                                                                                           TIME ONE
T917 1C042A
              Y DRIVE - ADDRESS 021XX OR 061XX
                                                                      45
                                                                             V002
                                                                                   1T044A
                                                                                            TIME TWO
T918 1C036B
              Y DRIVE - ADDRESS 022XX OR 062XX
                                                                      45
                                                                             V004
                                                                                    10086B
                                                                                            TIME FOUR
T919 1C042B
              Y DRIVE - ADDRESS 023XX OR 063XX
                                                                      45
                                                                             V005
                                                                                   1G074B
                                                                                           TIME FIVE
T920
      1C035A
              Y DRIVE - ADDRESS 024XX OR 064XX
                                                                      45
                                                                              V006
                                                                                    10057A
                                                                                           TIME SIX
T921
      1C041A
              Y DRIVE - ADDRESS 025XX OR 065XX
                                                                      45
                                                                             V007
                                                                                   10057B
                                                                                           TIME SEVEN
              Y DRIVE - ADDRESS 026XX OR 066XX
T922
      1C035B
                                                                      45
                                                                             8000
                                                                                   10052A
                                                                                           TIME EIGHT
              Y DRIVE - ADDRESS 027XX OR 067XX
T923
     1C041B
                                                                      45
                                                                             V009
                                                                                   1P018A
                                                                                           TIME NINE
T924
     1C030A
              Y DRIVE - ADDRESS 030XX OR 070XX
                                                                             VOID 1POLTA TIME TEN
                                                                      45
              Y DRIVE - ADDRESS 031XX OR 071XX
T925
      10043A
                                                                      45
                                                                             V011
                                                                                   1N015A TIME ELEVEN
T926
      1C030B
              Y DRIVE - ADDRESS 032XX OR 072XX
Y DRIVE - ADDRESS 033XX OR 073XX
                                                                      45
                                                                             VO12 1N012A TIME TWELVE
T927
      1D043B
                                                                      45
                                                                             V013
                                                                                   1J016A
                                                                                           TIME THIRTEEN
T928
      1C029A
              Y DRIVE - ADDRESS 034XX OR 074XX
                                                                      45
                                                                             V014
                                                                                    1H015A
                                                                                           TIME FOURTEEN
T929
              Y DRIVE - ADDRESS 035XX OR 075XX
      10042A
                                                                      45
                                                                                   16019A
                                                                                           TIME FIFTEEN
                                                                             V015
T930
      1C029B
              Y DRIVE - ADDRESS 036XX OR 076XX
                                                                      45
                                                                                   1G018A TIME SIXTEEN
                                                                             V016
T931
      10042B
              Y DRIVE - ADDRESS 037XX OR 077XX
                                                                      45
                                                                             V017
                                                                                   1F020A
                                                                                           TIME SEVENTEEN
              Y DRIVE - ADDRESS 100XX OR 140XX
T964
      10031A
                                                                      46
                                                                             V018
                                                                                   1F018A
                                                                                           TIME FIGHTEEN
T965
              Y DRIVE - ADDRESS 101XX OR 141XX
     1E044A
                                                                      46
                                                                             V019
                                                                                   1F017B
                                                                                           TIME NINETEEN
              Y DRIVE - ADDRESS 102XX OR 142XX
T966
     10031B
                                                                                           START LOGIC
                                                                             0F0V
                                                                                   1L022A
                                                                                                                                                     12
T967
      1E044B
                DRIVE - ADDRESS 103XX OR 143XX
                                                                      46
                                                                             V050
                                                                                    1E075A
                                                                                            MULTIPLY + DIVIDE + SHIFT
                DRIVE - ADDRESS 104XX OR 144XX
DRIVE - ADDRESS 105XX OR 145XX
T968
      10030A
                                                                             V051
                                                                      46
                                                                                            MULTIPLY + DIVIDE + SHIFT
                                                                                   1E077A
T969 1E043A
                                                                      46
                                                                             V052
                                                                                    1F079A
                                                                                            MULTIPLY + DIVIDE + SHIFT
T970 10030B
                DRIVE - ADDRESS 106XX OR 146XX
                                                                                            MULTIPLY + DIVIDE + SHIFT
                                                                             V<sub>053</sub>
                                                                      46
                                                                                   1E0798
T971 1E043B
              Y DRIVE - ADDRESS 107XX OR 147XX
                                                                                            MULTIPLY + DIVIDE + SHIFT
                                                                      46
                                                                             V054
                                                                                   1F082A
T972 1E032A
              Y DRIVE - ADDRESS 110XX OR 150XX
                                                                      46
                                                                                            MULTIPLY + DIVIDE + SHIFT
                                                                             V055
                                                                                   1E082B
T973
     1E038A
                DRIVE - ADDRESS 111XX OR 151XX
                                                                                            INTERRUPT TIMING CHAIN
                                                                      46
                                                                             V070
                                                                                   100188
T974
              Y DRIVE - ADDRESS 112XX OR 152XX
     1E032B
                                                                             V071
                                                                                            INTERRUPT TIMING CHAIN
                                                                      46
                                                                                   1C016B
                                                                                                                                                    53
T975
              Y DRIVE - ADDRESS 113XX OR 153XX
                                                                                            INTERRUPT TIMING CHAIN
    1E038B
                                                                             V072
                                                                      46
                                                                                   1C016A
                                                                                                                                                    53
T976
              Y DRIVE - ADDRESS 114XX OR 154XX
    1E031A
                                                                             V073
                                                                                            INTERRUPT TIMING CHAIN
                                                                                   1D018A
                                                                      46
                                                                                                                                                    53
T977
              Y DRIVE - ADDRESS 115XX OR 155XX
                                                                             V074
                                                                                           INTERRUPT TIMING CHAIN
      1E037A
                                                                                   100158
                                                                                                                                                    53
              Y DRIVE - ADDRESS 116XX OR 156XX
Y DRIVE - ADDRESS 117XX OR 157XX
T978
                                                                                            INTERRUPT TIMING CHAIN
      1E031B
                                                                             V075
                                                                                   10015A
                                                                      46
T979
      1E037B
                                                                             V081
                                                                                   1L020A
                                                                                            START LOGIC RESYNC
                                                                      46
                                                                                                                                                    12
              Y DRIVE - ADDRESS 120XX OR 160XX
T980 10029A
                                                                                           INT. BUFFER RESYNC
                                                                             V091
                                                                                   1C093A
                                                                      46
T981
      1E042A
              Y DRIVE - ADDRESS 121XX OR 161XX
                                                                                            MAIN TIMING - TIME ONF
                                                                                   1T045A
                                                                      46
              Y DRIVE - ADDRESS 122XX OR 162XX
T982
      10029B
                                                                                           MAIN TIMING - TIME TWO
                                                                             V102
                                                                                   1T044B
TORR
      1F042B
              Y DRIVE - ADDRESS 123XX OR 163XX
                                                                                   10079A
                                                                                            MAIN TIMING - TIME FOUR
                                                                      46
                                                                             V104
              Y DRIVE - ADDRESS 124XX OR 164XX
T984
      1D028A
                                                                                            MAIN TIMING - TIME FIVE
                                                                      46
                                                                             V105
                                                                                    10071A
              Y DRIVE - ADDRESS 125XX OR 165XX
     1E041A
                                                                                            MAIN TIMING - TIME SIX
                                                                      46
                                                                             V106
                                                                                    1H077B
T986
     10028B
              Y DRIVE - ADDRESS 126XX OR 166XX
                                                                             V108
                                                                                   10052B
                                                                                            MAIN TIMING - TIME EIGHT
                                                                      46
              Y DRIVE - ADDRESS 127XX OR 167XX
T987
      1E041B
                                                                             V109
                                                                                    1P018B
                                                                                            MAIN TIMING - TIME NINE
     1F030A Y DRIVE - ADDRESS 130XX OR 170XX
                                                                             V110
                                                                                   10016A
                                                                                            MAIN TIMING - TIME TEN
```

V111	1No15B	MAIN TIMING - TIME ELEVEN	4	W148	1H054B	MASTER CLEAR	10
V112	1 MO 1 3 A	MAIN TIMING - TIME TWELVE	4			CLEAR P	10
V113	1J016B	MAIN TIMING - TIME THIRTEEN	4		1L032B		10
	1H015B	MAIN TIMING - TIME FOURTEEN	5		1M063B	CLEAR Q	10
	160198	MAIN TIMING - TIME FIFTEEN	5		1L063B	CLEAR Q	10
	16016A	MAIN TIMING - TIME SIXTEEN	5		1H038B	SET BR	9
	1H014B	MAIN TIMING - TIME SEVENTEEN	5		110448	SET BR	ģ
	1F018B	MAIN TIMING - TIME EIGHTEEN	5		1J0448	SET BR	ģ
	1P003A	MAIN TIMING - TIME NINETEEN	5		1K044B		ģ
	1P066A	RESUME ONE RESYNC	49		16037B		ģ
	1C092A	NORMAL RESYNC	47		110438	SET BD	ý
	1P069A	RESUME TWO RESYNC	49		1J043B	SET BD	9
		MULT. + DIV. + SHIFT	6			SET BD	9
	1E0758	MULT. + DIV. + SHIFT	6		1K043B 1H036B	SET BI	9
V151	1E077B	INTERRUPT TIMING CHAIN	53				9
	1A001A		53		110388	SET BI	
	1C015A	INTERRUPT TIMING CHAIN	3		1J0388	SET BI	9
	10091B				1K0388		9
	10086A		3			SET B. BANK	9
	10079B	MAIN TIMING - TIME FOUR	3			SET B. BANK	9
	10051A	MAIN TIMING - TIME EIGHT	4			SET B. BANK	9
	1P0178	MAIN TIMING - TIME NINE	4			SET B. BANK	- 9
		MAIN TIMING - TIME TEN	4			A=0 TRANSLATION	31
V211	1N014A	MAIN TIMING - TIME ELEVEN	4			A=O TRANSLATION	31
V212	1M013B	MAIN TIMING - TIME TWELVE	4			A=O TRANSLATION	31
V213	1J015A	MAIN TIMING - TIME THIRTEEN	4			A=O TRANSLATION	31
V214	1H014A	MAIN TIMING - TIME FOURTEEN	5	MS10	1C013B	NOT M.C - INTERRUPT	53
V215	160188	MAIN TIMING - TIME FIFTEEN	5	W215	1G042A	BOOTSTRAP TRANSLATION	37
V218	1F017A	MAIN TIMING - TIME EIGHTEEN	5	W216	11036B	BOOTSTRAP TRANSLATION	37
V270	1C021A	INTERRUPT TIMING CHAIN	53	W217	1J036B	BOOTSTRAP TRANSLATION	37
V274	1A001B	INTERRUPT TIMING CHAIN	53	W218	1K036B	BOOTSTRAP TRANSLATION	37
V302	1F055B	MAIN TIMING - TIME TWO	3	W219	1L036B	BOOTSTRAP TRANSLATION	37
V304	10078A	MAIN TIMING - TIME FOUR	3	MSSO	1M038B	BOOTSTRAP TRANSLATION	37
V305	100718	MAIN TIMING - TIME FIVE	3	W221	1M042A	BOOTSTRAP TRANSLATION	37
V308	100518	MAIN TIMING - TIME EIGHT	4			BOOTSTRAP TRANSLATION	37
	10015A	MAIN TIMING - TIME TEN	4		1M041A	BOOTSTRAP TRANSLATION	37
	1N014B	MAIN TIMING - TIME ELEVEN	4			BOOTSTRAP TRANSLATION	37
	1M012A	MAIN TIMING - TIME TWELVE	4	W225	1N061A	BOOTSTRAP TRANSLATION	37
V212	1.10158	MAIN TIMING - TIME THIRTEFN	4	W226	11.023A	BOOTSTRAP TRANSLATION	37
V314	1J014B	MAIN TIMING-TIME FOURTEEN	5	W227	100438	PARITY ERROR INVERTER	55
V370	100148	INTERRUPT TIMING CHAIN	53			POWER FAILURE INVERTER-I/O UNIT-NORMAL 1	54
V404	100788	MAIN TIMING - TIME FOUR	3			S TO S PRIME	41
V410	10015B	MAIN TIMING - TIME TEN	4			S TO S PRIME	41
	10013A	MAIN TIMING - TIME ELEVEN	4			CLEAR Z	41
	1M013A	MAIN TIMING - TIME TWELVE	4			CLEAR Z	41
	10091A	MAIN TIMING-TIME FOUR RNI	3	WBOB	100700	GATE BANK O SENSE AMPS.	41
	10091A	MAIN TIMING - TIME TEN	4	Wana	100638	GATE BANK O SENSE AMPS.	41
	1N013B	MAIN TIMING - TIME ELEVEN	4			GATE BANK 1 SENSE AMPS.	41
A211	180136	MAIN TIMING - TIME TWELVE	4	MOII	1E063M	GATE BANK 1 SENSE AMPS.	41
V512	10014B	MAIN TIMING - TIME TEN	4			X REGISTER	35
		MAIN TIMING - TIME ELEVEN	4			X REGISTER	35
	1J014A	MAIN TIMING - TIME THIRTEEN	4				35 37
	1J013A	MAIN TIMING - TIME FOURTEEN	5			X INVERTER	
	1H013A	TIME TWO OR TIME TWELVE	3			X REGISTER	35
	1M050B		9			X REGISTER	35
	1P049A	CLEAR BANK SELECT	10			X INVERTER	37
	1N093A	MASTER CLEAR				X REGISTER	35
W141	160428	MASTER CLEAR	10 10			X REGISTER	35
	1A003B	MASTER CLEAR				X INVERTER	37
W143	1N094B	MASTER CLEAR	10			X REGISTER	35
	10008B	MASTER CLEAR	10			X REGISTER	35
W145	1N094A	MASTER CLEAR	10			X INVERTER	37
W146	10093A	MASTER CLEAR	10			X REGISTER	35
W147	1M094A	M.C AND NOT INPUT DISCONNECT	10	X041	1L066A	X REGISTER	35
			*** * *				

```
X043 1L063A X INVERTER
                                                                   37
X050
     1M067A X REGISTER
                                                                    35
X051
     1M066A X REGISTER
                                                                    35
X053
     1M063A X INVERTER
                                                                    37
X060
     1M065A X REGISTER
                                                                    36
X061
     1M064A X REGISTER
                                                                    36
X063
     1M062A X INVERTER
                                                                    37
X070
     1L065A
             X REGISTER
                                                                    36
X071
     1L064A X REGISTER
                                                                    36
X073
     1L062A X INVERTER
                                                                    37
X080
     1KO65A X REGISTER
                                                                    36
X081
     1KO64A X REGISTER
                                                                    36
X083
     1K062A
             X INVERTER
                                                                    37
X090
     1J065A
             X REGISTER
                                                                    36
X091
     1J064A X REGISTER
                                                                    36
X093
     1J062A
             X INVERTER
                                                                    37
X100
     11065A X REGISTER
                                                                    36
X101
     11064A
             X REGISTER
                                                                    36
X103
     11062A
             X INVERTER
                                                                    37
X110 1H065A X REGISTER
                                                                    36
X111 1H064A X REGISTER
                                                                    36
     1H062A
X113
             X INVERTER
                                                                    37
X120
     16065A
             X REGISTER
                                                                    36
X121 1G064A
             X REGISTER
                                                                    36
X122
             X REGISTER INVERTER-BIT 12
     1G064B
                                                                    36
X123
     16062A
             X INVERTER
                                                                    37
X125
     16069B
             X REGISTER INVERTER-BIT 12
                                                                    36
Y000
     1D049A
             SENSE AMPS. - BANK O
                                                                    42
Y001 1E062A
             SENSE AMPS. - BANK 1
                                                                    42
Y010 10056A SENSE AMPS. - BANK O
                                                                    42
YO11 1E055A SENSE AMPS. - BANK 1
                                                                    42
4050
     10050A
             SENSE AMPS. - BANK O
                                                                    42
Y021
     1E061A
             SENSE AMPS. - BANK 1
                                                                    42
             SENSE AMPS. - BANK O
Y030
     1D057A
                                                                    42
Y031
     1E054A
             SENSE AMPS. - BANK 1
                                                                    42
             SENSE AMPS. - BANK O
Y040
     10051A
                                                                    42
             SENSE AMPS. - BANK 1
Y041
     1E060A
                                                                    42
             SENSE AMPS. - BANK O
Y050
     10058A
                                                                    42
Y051
     1E053A
             SENSE AMPS. - BANK 1
                                                                    42
Y060
     10052A
             SENSE AMPS. - BANK O
                                                                    42
             SENSE AMPS. - BANK 1
Y061
     1E059A
                                                                    42
             SENSE AMPS. - BANK O
Y070
     10059A
                                                                    42
Y071
     1E052A
             SENSE AMPS. - BANK 1
                                                                    42
Y080
     10053A
             SENSE AMPS. - BANK O
                                                                    42
Y081
     1E058A
             SENSE AMPS. - BANK 1
                                                                    42
Y090
             SENSE AMPS. - BANK O
     10060A
                                                                    42
             SENSE AMPS. - BANK 1
Y091
     1E051A
                                                                    42
Y100
     1D054A
             SENSE AMPS. - BANK O
                                                                    42
Y101
     1E057A
             SENSE AMPS. - BANK 1
                                                                    42
Y110
     1D061A
             SENSE AMPS. - BANK O
                                                                    42
Y111 1E050A
             SENSE AMPS. - BANK 1
                                                                    42
             SENSE AMPS. - BANK O
Y120 10055A
                                                                    42
             SENSE AMPS. - BANK 1
Y121 1E056A
                                                                    42
                                                                   42
42
Y130
     1D062A
             SENSE AMP - BANK O - PARITY
Y131 1E049A SENSE AMP - BANK 1 - PARITY
Z000
     1CO7OA Z REGISTER
                                                                    42
Z001
    1C070B Z REGISTER
                                                                    42
Z010
     1CO69A Z REGISTER
                                                                    42
Z011
     1CO69B Z REGISTER
                                                                    42
Z020
     1C068A Z REGISTER
                                                                    42
ZO21 1C068B Z REGISTER
                                                                    42
Z030 1C067A Z REGISTER
```

Z031 1C067B Z REGISTER Z040 1C066A Z REGISTER Z041 1C066B Z REGISTER Z050 10065A Z REGISTER Z051 100658 Z REGISTER Z060 1C064A Z REGISTER Z061 1C064B Z REGISTER Z070 10063A Z REGISTER Z071 1CO63B Z REGISTER Z080 1C062A Z REGISTER 1C062B Z REGISTER Z081 Z090 1C061A Z REGISTER Z091 1C061B Z REGISTER Z100 1C060A Z REGISTER Z101 1C060B Z REGISTER Z110 1C059A Z REGISTER Z111 1C059B Z REGISTER Z120 1C058A Z REGISTER Z121 100588 Z REGISTER Z130 1C057A Z REGISTER Z131 1C057B Z REGISTER

42

42

42

42

42 42

42


42


42


42


42


42 42 42







































































































































































SECTION 1


COMPUTE UNIT


CONSOLE SCHEMATICS




















COMPUTE UNIT

POWER DISTRIBUTION AND MCS PROTECTION DRAWINGS







AUXILIARY MEMORY UNIT

THEORY OF OPERATION

AUXILIARY MEMORY UNIT

GENERAL THEORY OF OPERATION


An Auxiliary Memory Unit contains from one to three memory banks dependent upon system application. A Memory Unit containing one memory bank is designated an 8492, a unit containing two memory banks is designated an 8493, and a unit containing three memory banks is designated an 8494. The 8496 and 8497 contain an I/O Unit and one and two memory banks respectively. A system using a minimum of external memory incorporates an 8492. A system using maximum external memory contains seven memory banks.

Memory banks within a unit share three access channel units to provide three channel (compute and/or I/O) access to any one Memory Unit, Figure 2-1. The access channel logic is common to three units; that is, the logic is distributed equally among the three units. In the case of one memory bank within a cabinet, the Memory Unit still receives access channel logic from each access channel unit, but the circuitry involved is at a minimum.

Each 8492 Memory Unit has a storage capacity of 8,192 14-bit words contained in two banks of 4,096 words each, Figure 2-2A. The storage function within a selected Memory Unit is controlled by a delay line for timing and a Z and S¹ register to directly effect a memory reference at a specific location, Figure 2-2B.

The selection of a specific bank in a Memory Unit is controlled by a Compute or I/O Unit. When a Memory Unit senses its own select code and a memory request from a Compute or I/O Unit, it performs a memory reference cycle. The time from first selection to completion of cycle requires about 1.35 microseconds. At the end of a cycle, the Memory Unit scans select codes and requests from other Compute or I/O Units in the system.

If its selection code and request for a memory reference are on the lines from other Compute or I/O Units, the Memory Unit processes each of the other references in turn before returning to the first Compute or I/O Unit for any subsequent references. This feature prevents one Compute or I/O Unit from monopolizing one Memory Unit.



NOTE:
THIS DIAGRAM IS A FUNCTIONAL ARRANGEMENT AND DOES NOT

REPRESENT PHYSICAL ARRANGEMENT OF THE EQUIPMENT.

Figure 2-1. Functional Arrangement of Memory Units

The circuitry of the Compute or I/O Unit places a memory request, select code, read-write or partial-write command, and address signal on the lines of all Memory Units connected to this Compute Unit or I/O Unit. Each idle Memory Unit continuously scans its three access channels. When a Memory





Figure 2-2A. 8492 Block Diagram (Memory)



Unit senses its select code and a request on an access channel, the scanner in this Memory Unit stops. A busy flip-flop shuts out any interference from other access channels, and the read, write, or partial-write operation begins with the Compute or I/O Unit on the access channel selected by the scanner.

In the write mode, the Compute Unit or I/O Unit places data for a specific address on the interconnecting lines. When the write gate is activated, the data is transferred into the Z register of the Memory Unit that responded to the request selection at the start of the cycle.

In the read mode, the data from the memory address selected by the SI register appears on the outputs of the sense amplifiers during the read portion of the memory reference. (The sense amplifiers in the 8492 Memory Unit are identical to those in the internal memory of the 8491 Compute Unit. A functional analysis on this subject is provided in Section 1.) When the read transfer occurs, the data is transferred into the Z register of the Memory Unit. The output of the Memory Unit Z register is then gated to the Compute Unit or I/O Unit. The data word read out of memory during the read portion of the memory reference is restored in memory during the write portion of the memory reference cycle.

In the partial-write mode, both the read and write functions are used in one memory reference cycle. The upper seven bits of the 13-bit word operate in the read mode and the lower six bits of the 13-bit word operate in the write mode. The result is that the lower six bits of the word are changed in the partial-write mode while the upper seven bits are not affected.

During a program in the 8490, numerous references to various Memory Units occur. One memory is located within the Compute Unit that is performing computations. Additional external storage is provided by the 8492 Memory Units. A maximum of seven Memory Units may be used in any combination with one Compute Unit or one I/O Unit. A Memory Unit may be used by three different Compute or I/O Units.

The following control and data lines connect a Memory Unit to a Compute or I/O Unit:

Data transfer (3 channels, 13 lines each)

Bank selection and request (3 channels, 4 lines each)

Address selection (3 channels, 13 lines each)

Mode select (3 channels, 3 lines each)

Resume signals (3 channels, 2 lines each)

Master clear (3 channels, 1 line each)

Parity error (3 channels, 1 line each)

At the start of an external memory reference cycle, bank selection, memory request, mode command, address select and a data word (write operation only) are placed on the lines to the Memory Unit by the Compute or I/O Unit. The mode command for read, write, or partial-write sets the read, write, or partial-write flip-flop in the Memory Unit after that Memory Unit is selected.


DETAILED THEORY OF OPERATION

BANK AND MODE SELECTION

In the 8490 mode of operation, core storage within an Auxiliary Memory Unit is treated as one 8,192-word bank. The internal memory bank in the Compute Unit is usually designated as bank 0, and the banks in the Auxiliary Memory Units are designated with even numbers, 2 through 16, (2, 4, 6 through 16). In the 8090 mode, the core storage in each unit is treated as two 4,096-word banks. The internal memory in the Compute Unit is usually designated banks 0 and 1. These banks can be referenced only by the Compute Unit that contains them. The banks in the Auxiliary Memory Units are assigned unique numbers in the system (2 through 17, in pairs). Thus, one external memory bank would contain banks 2 and 3; another 4 and 5; etc. A number is assigned to a given unit by setting the bank selection switches in that unit. The highest order bit of the address word determines whether the odd or the even bank in a unit is referenced.

Whenever the correct select code and request appear on any of the three access channels to an idle Memory Unit, the scanner stops. The Compute or I/O Unit connected to that channel may then make one memory reference. If another Compute or I/O Unit connected to any other access channel generates a select code and request while the scanner is stopped, it could not interrupt the channel that first made the selection; but it would be selected when the scanner restarts. Since the scanner restarts from where it stopped on the last selected channel, the next-in-sequence channel would be selected.

The input circuits to the Memory Units from the selection lines consist of four receivers followed by four inverters. The inverters can be switched in or bypassed by a two-position switch associated with each inverter. The code to which a Memory Unit responds is determined by the setting of these coding switches. In one switch position, the input circuit uses a 1 to cause selection; in the other position, a 0 causes selection. Three of these switches in each of three channels are set to the select code, Figure 2-3.




KII5-

Figure 2-3. Typical Scanner Control Circuit

When the select code, request signal, and set output from the selected channel active flip-flop are received by an idle Memory Unit, the halt scanner flip-flop associated with the selected channel is set. The 0 output from the reset side of the halt scanner flip-flop blocks one of the AND gate inputs to either the set or clear side of one of the flip-flops in the scanner. Since the scanner is thereby unable to perform a set or clear function on this particular flip-flop, the scanner stops.

The scanner circuit is formed by connecting three flip-flops in a closed loop, Figure 2-4. The set output of the first flip-flop sets the second flip-flop and the set process continues sequentially until the third flip-flop is set. The set output of the third flip-flop is applied to the reset side of the first flip-flop. The reset output of the first flip-flop resets the second flip-flop and the reset process continues sequentially until the third flip-flop is reset. The reset

output of the third flip-flop sets the first flip-flop and the cycle repeats. This cycling goes on without interruption until a halt scanner flip-flop disables one of the scanner AND gates.



SCANNER SETS AND CLEARS UNINTERRUPTED UNTIL A SET OUTPUT OF A "HALT SCANNER" FF BLOCKS ONE OF THE INPUT AND GATES

Figure 2-4. Scanner Circuit

If the busy flip-flop is reset when the scanner stops, the channel active flip-flop in the selected channel is set. The 0 output of the reset side of the set channel active flip-flop is inverted and applied as a 1 to enable the input AND gates to the read, write, and partial-write flip-flops, and the S' and Z register flip-flops. The read, write, partial-write, and S' register flip-flops reset during the clear read-write and clear S' pulse at the end of the preceding cycle, and remain reset until a mode select AND gate or S' register AND gate is completed in the active channel. The Z register was reset during the clear Z pulse at the start of the current cycle.

The following discussion assumes that the write mode is to be selected in active channel 1, Figure 2-5. A 0 appears on the output of receiver R162, thereby blocking the 1 received from W102; hence a 1 appears on the output of 1314. The 1 received from W102 resulted from the channel selection and setting of channel 1 channel active flip-flop. The AND gate input to K812/ K813 is completed at the start of the memory cycle when the output of J811 The reset output of K812/K813 is inverted through J815, placing an enabling 1 on the input gate for bits 6 through 12 of the Z register. same 0 is inverted through J814, thereby placing an enabling 1 on the input gate for bits 0 through 5 of the Z register. A 1 does not appear on the output of J814 and J815 until both inputs to these inverters are 0; therefore, when a 0 from emitter-follower E904 appears at the input to these inverters, the R to Z register transfer function occurs. All Z register flip-flops that are to store 1's are set, and those that are to store 0's are not set. write action is described under Inhibit Circuits. (The inhibit circuits in the 8492 Memory Unit are identical to those in the internal memory of the 8491 Compute Unit. A functional analysis of this subject is given in Section 1.)





Figure 2-5. Read, Write, Partial-Write Control Logic

The 1 appearing on the output of R161 for read mode and R163 for partial—write mode combines with the 1 output of W102 to set a 0 on the output of inverters I313 and I315, respectively. This blocks the AND gate to read flip—flop K810/K811 and partial—write flip—flop K814/K815, thereby preventing these flip—flops from setting.

ADDRESS SELECTION

Since all address transfers operate in the same manner, a typical operation is described for the transfer of bit 12 from R to SI register with channel 1 selected, Figure 2-6. If bit 12 is 0, the output of R132 is a 1. When the channel active flip-flop K102/K103 sets, a 1 appears on the output of W102. The 1 output of W102 combines with the 1 output of R132 to set a 0 on the The 0 output of I312 blocks the AND gate to S124/S125. output of 1312. thereby preventing this flip-flop from setting when the 1 input from J803 is received. At the end of the preceding cycle, the output of J870 is a 1 which resets the memory busy flip-flop K120/K121, Figure 2-7. The 0 output at the set side of K120/K121 enables the OR gate input at J000. The reset output of the channel 1 active flip-flop disables the AND input at J000 enabling a 1 output at J000. The 1 output at J000 is inverted by J801, causing a 1 output at J802 and J803 which enables the R to SI register transfer. output at J000 is also inverted by J800 which starts a 0 pulse down the delay line.



NOTES APPLY ...

S'REGISTER TRANSFER FUNCTION WITH CHANNEL 1 SELECTED: BIT 12 IS A O.

Figure 2-6. S' Register, Bit 12




Figure 2-7. Pulse-Forming and Memory Busy Logic

The delay line is normally held at a logic 1, and when the 0 output of J800 occurs, the leading edge of this 0 pulse is started down the delay line. When the leading edge of this 0 pulse is picked off the delay line by emitter-follower E902, the 1 output of J811 sets the memory busy flip-flop K120/K121. The set output of K120/K121 sets a 1 on the input of J000, thereby causing a 0 output and setting a 1 on the output of J800. The 0 pulse is now about 50-nanoseconds wide and travels the length of the delay line in about 1200 nanoseconds.

The memory busy flip-flop K120/K121 remains set because no clear pulse has arrived to clear it, and its 0 output is applied to the AND gates of the set input side of the channel active flip-flops.

The following discussion assumes that the address in the S' register is zero. Thus, there is a 1 on the reset side of each S' register flip-flop. Since bit 12 is a 0, it operates as follows to set the memory to the even bank. The 1 output of S124/S125 remaining from the previous clear signal combines with the 1 output of S064/S065 to satisfy inverter E839. The 0 output of E839 is combined with the appropriate 0 inputs to select two transformer drivers and one gate in the even memory bank along the Y axis. The selection of the transfer driver and gate in the Y axis is accomplished in the same manner as described in the following paragraph as an example of the selection of transformer drivers and gates in the X axis.

In this example, address 0000 octal is used to select gate G004 and transformer drivers D000 and D003, as shown in Figure 2-8.

Bit 12 is used to select the odd or even bank. The remaining 12 bits, bit 11 through bit 0, are used so that the lower 6 bits select transformer drivers and gates along the X axis and the upper 6 bits select transformer drivers and gates along the Y axis. The set output of K834/K835 is inverted through the inverter E820 and applied as a 0 input to D000. The 1 output from S034/ S035 is inverted through inverter E825 and applied as a 0 input to D000, D001, D002, and D003. The 1 output from S004/S005 is inverted through inverter E827 and applied as a 0 input to D000 through D003. The three coincident 0 inputs which turn on a transformer driver occur on the inputs to D000 and D003. A 1 on any input of a transformer driver does not turn on that driver. A further analysis of the action of the remaining bits shows a 1 appearing on at least one of the inputs to the remaining transformer This prevents these transformer drivers from drivers along the X axis. being turned on. A similar action occurs using appropriate logic circuitry to turn on one of the eight line driver transformers enabled by D000 and The action of the gates, transformer drivers, and line driver transformers is further described under X and Y drive circuits. (The X and Y drive circuits, core arrangement, core theory, and parity logic in the 8492 Memory Unit are identical to those in the internal memory of the 8491 Compute Unit. A functional analysis of these subjects is contained in Section 1.)




Figure 2-8. Typical Line Drive Selection Logic

MEMORY TIMING

When a memory reference to an external Memory Unit is made by a Compute or I/O Unit, the select code, memory address, mode command, FWA, LWA + 1, and memory request are originated by this Compute or I/O Unit. After memory time 0, when the delay line in the Memory Unit is active, the functions of read, write, or partial-write are controlled within the Memory Unit. The Compute Unit or I/O Unit then stays on the line until the Memory Unit completes its cycle.

Each Memory Unit contains a delay line which controls the sequence of events to read data from memory or write data into memory. The delay line in the memory section cycles through its functions in approximately 1.2 microseconds or 1200 nanoseconds.

Memory Cycle

The functions occurring during the first 200 nanoseconds of the 1.35-microsecond memory cycle are listed as minus times. At 0 time the delay line is activated. The remaining 1200 nanoseconds are listed as plus times. All times are in nanoseconds. Assume a channel 1 select code.

<u>Time -200:</u> The select code, memory address, mode command, and data word (assuming a write or partial-write function) are on the input data lines to the Memory Unit. At time -200 a memory request appears on the request line.

<u>Time -198</u>: The 1 outputs of the four inverters or three code select switches on the select-code lines plus the memory request satisfy the 4-input AND gate to one of the halt scanner flip-flops. The reset output of the halt scanner flip-flop places a blocking 0 on an AND gate to one of the flip-flops in the scanner, Figure 2-4.

<u>Time -185</u>: The scanner stops enabling two inputs to the AND gate of one of the channel active flip-flops. These two scanner outputs combine with the 1 output from the reset memory busy flip-flop and the 1 output from the halt scanner flip-flop to set the channel active flip-flop.

<u>Time -40</u>: The output of the reset side of the set channel active flip-flop is inverted and applied as a 1 to the control gate for the:

R to Z transfer of data bits

R to SI transfer of address bits

R transfer of the mode command

Transfer of data bits, parity error, resume I, and resume II to the Compute Unit

The reset output of the channel 1 active flip-flop places a disabling 0 on the AND gate input to J008.

The set output of the memory busy flip-flop enables the OR gate input to J000.

<u>Time -30:</u> The 1 output of J000 is inverted through J801. The 0 output of J801 is inverted through J802 and J803 to enable the AND gates to the SI register.

The 1 output of J000 also is applied to J800 to start forming a positive going pulse on the delay line, Figure 2-7.

<u>Time -16:</u> The 1 outputs from J802 (for the lower six bits) and J803 (for the upper seven bits) combine with the output of the I inverters following the receivers on the address lines to set the memory address in the S! register.

<u>Time 0:</u> The 0 pulse from J800 starts a 0 pulse down the delay line, Figure 2-9. After the leading edge of the 0 pulse on the delay line passes emitter-follower E900, a 1 appears on the output of J816. The 1 output of J816 sets the gate flip-flop K832/K833 and the read-drive flip-flop K834/K835. The 1 output from J000 resets discharger drive flip-flop K838/K839.

The set output of K832/K833 is inverted through J806 and J808 and applied to the gates in the address selection circuitry connected to the line-driver The set output of the read-drive flip-flop K834/K835 is applied to inverters E820, E822, E823, E830, E832, and E833. S' register flipflops S044/S045, S024/S025, and S014/S015 combine with the output of J808 to satisfy the AND input of one of the gate cards in the X-drive logic. S054/S055, S034/S035, and S004/S005 are applied to the transformer drivers. The gate and transformer driver select a line-drive transformer and allow 340 milliamperes of current to flow in the energized X line. 1 output of flip-flops S074/S075, S084/S085, and S104/S105 combine in the same manner to turn on a gate in the Y axis. Flip-flops S064/S065, S094/ S095, S114/S115, and S124/S125 combine with the set output of K834/K835 to select a line in the Y axis. The Y axis selection is performed in the same manner as the X axis selection. The current is sufficient to switch a core from 1 to 0 at the intersection of the selected X and Y drive lines. The output of the discharger drive flip-flop K838/K839 places a disabling 1 on the inputs to the transformer dischargers for the X and Y drive.

<u>Time 25:</u> After the leading edge of the 0 pulse on the delay line reaches the input to emitter-follower E901, a 1 appears on the output of J809 and J810. The 1 output of J809 and J810 clears the Z register flip-flops in preparation for receipt of a 13-bit data word.

Mode Selection

The remaining events in a memory cycle vary depending on the mode of operation. One cycle may be either a read, write, or partial-write cycle; therefore, each mode as it occurs in a memory cycle is discussed separately.

Figure 2-9. Memory Cycle

Write Mode

<u>Time 50</u>: After the leading edge of the 0 pulse on the delay line passes emitter-follower E902, a 1 appears on the output of J811. The 1 output of J811 is applied to set K120/K121, the memory busy flip-flop. The set output of K120/K121 causes a 0 output from J000 and J001. The 0 output of J000 and J001 enables a 1 output at J800. This returns the delay line to a logic 1. This action forms a delay line pulse approximately 50-nanoseconds wide. The 1 output of J811 also allows the read, write, or partial-write flip-flops to set.

Time 100: The leading edge of the 0 pulse on the delay line passes emitter-follower E903, producing a 1 output at J813. This 1 output at J813 is an inverted resume I signal which is applied to the AND gate inputs of transmitters T155, T255, and T355. The 1 output at J813 satisfies the AND gate to one transmitter at the selected channel. This transmits the resume I to the computer. The resume I signal indicates that the R to Z register transfer has occurred and that data may be dropped from the input lines. The signal occurs slightly before the actual R to Z register transfer; however, by the time the signal is translated by the Compute or I/O Unit, the transfer has occurred.

<u>Time 150:</u> The leading edge of the 0 pulse on the delay line passes emitter-follower E904. The 0 output of E904 satisfies the inputs to J814 and J815, thereby placing a 1 on their outputs. The 1 outputs of J814 and J815 allow the R to Z register transfer to occur.

Time 250: The 0 pulse on the delay line passes emitter-follower E905, causing a 1 output at J821. This 1 output is applied to the AND gate input of the resume II transmitters. The 1 output of J821 will satisfy the AND gate input to the transmitter at the selected channel of the other Memory Unit. A resume II signal appears at the selected channel to indicate that a transfer from the sense amplifier inverters to the Z register has occurred. However, since the inverters following the reset read flip-flop K810/K811 have 0 outputs, no transfer of 1's can occur and the resume II operation in write mode is equivalent to an all 0 transfer from I to the Z register.

Time 350: The 0 pulse on the delay line passes emitter-follower E906, placing a shaped 0 pulse on the output of R800. J822 and R800 shape the pulse for sense amplifier gating. The 0 output of R800 enables J824 and J825. The 1 output of the reset partial-write flip-flop K814/K815 combines with the 1 output of K810/K811 to place a blocking 1 on the input to J825. The output of J824 and J825 is 0; therefore, no I to Z transfer of 1's occurs.

<u>Time 400:</u> The 0 pulse on the delay passes emitter-follower E907, placing a 1 on the output of J830. The 1 output of J830 clears the read-drive flip-flop K834/K835. The set output of K834/K835 is inverted through E820, E822, E823, E830, E832, E833 to place a blocking 1 on the input to the transformer drivers along the X and Y axes. This turns off the read drive.

Time 500: The 0 pulse on the delay line passes emitter-follower E908, causing a 1 output of J831. The reset output of the write flip-flop K812/K813 combines with the 0 output of E908 to place a 1 on the output of J828. The 1 output of J831 is applied to enable the AND gate inputs to the inhibit stripe select flip-flops K816/K817 through K830/K831. This 1 combines with the set and clear outputs of S044/S045 and S054/S055 (for selection of the odd inhibit drivers) and combines with S104/S105 and S114/S115 (for selection of even inhibit drivers) to set the appropriate stripe select flip-flops. The outputs of the stripe select flip-flops combine with the reset output of Z register flip-flops to turn on the required inhibit drivers. The 1 output of J828 enables the AND gate input to parity flip-flop Z130/Z131. If parity is 1, the reset output of set flip-flop Z130/Z131 prevents a turn-on of the inhibit driver; and the core receiving a parity bit switches from 0 to 1. If parity is 0, then the core is not switched.

Time 525: The 0 pulse on the delay line passes emitter-follower E909, causing a 1 on the output of J832. The 1 output of J832 is applied to set the write-drive flip-flop K836/K837. The set output of K836/K837 is inverted and applied as 0's to turn on transformer drivers in the X and Y axes. The direction of current through the line-driver transformers, as determined by the write transformer drivers, is to switch cores from 0 to 1. Any cores that do not have an opposing inhibit current flowing through them are switched. The contents of the Z register is transferred to the memory location selected by the S¹ register.

<u>Time 650</u>: The 0 pulse on the delay line passes emitter-follower E910, placing a 0 on the input of J855. The reset output of read flip-flop K810/K811 blocks inverter J855, causing a 0 output to remain on the output of J855. The 0 output of J855 blocks the parity error transmitters so a transmission of 1 along the parity error line does not occur. The 0 output of J855 blocks the parity error transmitters at the selected channel of the other Memory Unit.

Time 750: The 0 pulse on the delay line passes emitter-follower E911, causing a 1 output of J860. The 1 output of J860 clears read flip-flop K810/K811, write flip-flop K812/K813, and partial-write flip-flop K814/K815.

<u>Time 925:</u> The 0 pulse on the delay line passes emitter-follower E912, causing a 1 output from J861. The 1 output of J861 clears gate flip-flop K832/K833 and write-drive flip-flop K836/K837. The reset output of K832/K833 is inverted through J806 and J808 to turn off the X and Y gates. This prevents further core switching for the remainder of the cycle. The set output of K836/K837 is inverted to block a turn-on of transformer drivers in the X and Y axes of the memory banks.

<u>Time 950:</u> The 0 pulse on the delay line passes emitter-follower E913, causing a 1 output of J862. The 1 output of J862 clears stripe select flip-flops K816/K817 through K830/K831. The set output of these stripe select flip-flops blocks the AND gate inputs to the inhibit generators, thereby ending the inhibit drive.

<u>Time 1000:</u> The 0 pulse on the delay line passes emitter-follower E914, placing a 1 on the output of J863 and J864. The 1 output of J863 and J864 clears the S¹ register.

<u>Time 975:</u> The 0 pulse on the delay line passes emitter-follower E915, placing a 1 on the output of J865. The 1 output of J865 clears the halt scanner flip-flops.

Time 1050: The 0 pulse on the delay line passes emitter-follower E916, placing a 1 on the output of J867. The 1 output of J867 clears the channel active flip-flops and the discharger drive flip-flop K838/K839. The reset output of K838/K839 is inverted through J805 and J807 and the 0 output is applied to the transformer discharger circuits. The 0 output to the discharger circuits turns them on to ground out any remnant magnetization of the line-driver transformers and thereby aids the gates to turn off.

<u>Time 1200:</u> The 0 pulse on the delay line passes emitter-follower E917, placing a 1 on the output of J870. The 1 output of J870 clears the memory busy flip-flop K120/K121. The set output of K120/K121 and its inverted reset output enable the AND gates to the channel active flip-flops, thereby preparing them for selection in a subsequent cycle.

Read Mode

Only those times and events that differ from the write mode are listed for the read mode. Otherwise, the time and events are the same for both modes.

<u>Time 50:</u> The read mode is basically the same as the write mode except the read flip-flop K810/K811 is set.

Time 150: The 1 outputs of write flip-flop K812/K813 and partial-write flip-flop K814/K815 place a blocking 1 on the inputs to J814 and J815. This prevents an R to Z register transfer and the Z register remains clear.

Time 350: The 0 pulse on the delay line passes emitter-follower E906, causing a 0 output from R800. The 0 output of R800 enables inverters J824 and J825. The reset output of the read flip-flop K810/K811 satisfies J824, placing a 1 on its output. The reset output of partial-write flip-flop K814/K815 and the reset output of K810/K811 disable the AND gate input of J825, thereby setting a 1 on the output of J825. The 1 output of J824 enables the AND gate between the sense amplifier inverters and the Z register flip-flops for bits 0 through 5 and parity bit 13. The 1 output of J825 enables the AND gate between the sense amplifier inverters and the Z register flip-flops for bits 6 through 12.

These AND gates satisfy any sense amplifier inverters having 1's on their outputs. This causes the corresponding Z register flip-flop to set. The reset outputs of the set flip-flops in the Z register are inverted and applied as 1's to the AND gate inputs of the data transmitters. Since these transmitters were enabled at time 250, a transfer of data from the Memory Unit to the selecting Compute or I/O Unit occurs.

The remainder of the memory cycle is identical to the cycle described in the write mode. The word that was destroyed when it was read out of memory is restored in its same memory location.

Partial Write

<u>Time 100</u>: The partial-write mode is the same as the write mode except partial-write flip-flop K814/K815 is set.

Time 150: The leading edge of the 0 pulse on the delay line passes emitter-follower E904 to place an enabling 0 on the input to J814 and J815. The reset output of K814/K815 blocks the reset output of K812/K813 to place a satisfying 0 on the inputs of J814. This sets the output of J814 to 1. The reset output of K812/K813 blocks inverter J815, thereby leaving a 0 on the output of J815. The 1 output of J814 satisfies the AND gates for a transfer of 1's from the R register input to the six lower order flip-flops in the Z register. The 0 output of J815 blocks the AND gate inputs so an R to Z register transfer of the seven upper bits does not occur.

Time 350: The 0 pulse on the delay line passes emitter-follower E906, causing a 0 on the output of R800. The 0 output of R800 enables J824 and J825. The reset output of flip-flop K810/K811 blocks the 0 input to J824 so a 0 remains on the output of J824. The reset output of the partial-write flip-flop K814/K815 blocks the AND gate input to J825. The 0 from the blocked AND gate satisfies the 0 inputs to J825 to place a 1 on the output of J825. The 1 output of J825 enables the AND gate inputs to the upper seven bits in the Z register. The upper seven bits in the selected address are gated into the Z register. The AND gates to the six lower order flip-flops of the Z register and the parity bit flip-flop are blocked by the 0 output of J824 so a sense amplifier inverter to Z transfer does not occur. The Z register now contains a word consisting of six lower bits from the Compute or I/O Unit and seven upper bits from those existing in memory.

The remainder of the cycle is the same as the write mode except at time 500 when the parity circuitry generates a parity bit corresponding to the number of 1's in the new word. The parity bit then goes into memory.

AUXILIARY MEMORY UNIT

EQUIPMENT DIAGRAMS

AUXILIARY MEMORY UNIT

LOGIC DIAGRAMS

- Symbol Index
- Logic Diagrams

NOTE	THE CARDS IN THE UPPER CHASSIS (ROWS A THROUGH O) ARE IN LOGIC CIRCUITRY. THE CARDS IN THE LOWER CHASSIS (ROWS P THROUGH T) ARE USED FOR INTER-CHASSIS GATING. 1C016A X DRIVER ADDRESS Y-YXXOXXO R 1C016B X DRIVER ADDRESS Y-YXXOXXO W 1C011A X DRIVER ADDRESS Y-YOXOXXO W OR Y-Y1XOXXO W 1C011B X DRIVER ADDRESS Y-YOXOXXO W OR Y-Y1XOXXO R 1C006A X DRIVER ADDRESS Y-YXXIXXO R 1C006B X DRIVER ADDRESS Y-YXXIXXO W 1C001B X DRIVER ADDRESS Y-YXXIXXO W OR Y-Y1X1XXO W 1C001B X DRIVER ADDRESS Y-YXXIXXO W OR Y-Y1X1XXO R 1D016A X DRIVER ADDRESS Y-YXXOXXI R				X DRIVER SELECTOR X DRIVER SELECTOR	11 11
	LOGIC CIRCUITRY. THE CARDS IN THE LUWER CHASSIS GATING.		E821	140018	X DRIVER SELECTOR	ii
	THROUGH I) ARE USED FOR INTER-CHASSIS OF THOS	11			X DRIVER SELECTOR	īi
D000	10016A X DRIVER ADDRESS Y=YXXXXXX W	li			X DRIVER SELECTOR	11
D003	100114 X DRIVER ADDRESS Y-YOXOXXO R OR Y-Y1XOXXO W	11			X DRIVER SELECTOR	11
0002	ICOLIR X DRIVER ADDRESS Y-YOXOXXO W OR Y-YIXOXXO R	11	E826	1H004A	X DRIVER SELECTOR	11
0004	100064 X DRIVER ADDRESS Y-YXX1XXO R	11	E827	1H004B	X DRIVER SELECTOR	11
D005	10006B X DRIVER ADDRESS Y-YXX1XXO W	11	E830	1H005A	Y DRIVER SELECTOR	12
D006	10001A X DRIVER ADDRESS Y-YOX1XXO R OR Y-Y1X1XXO W	11	E831	1H005B	Y DRIVER SELECTOR	12
D007	1COOLB X DRIVER ADDRESS Y-YOXLXXO W OR Y-Y1X1XXO R	11			Y DRIVER SELECTOR	12
D008	1D016A X DRIVER ADDRESS Y-YXXOXX1 R	11			Y DRIVER SELECTOR	12
D009	10016B X DRIVER ADDRESS Y-YXXOXX1 W	11			Y DRIVER SELECTOR	12
0010	1DO11A X DRIVER ADDRESS Y-YOXOXX1 R OR THILAOXX1 W	11.			Y DRIVER SELECTOR Y DRIVER SELECTOR	12 12
D011	1DOI1B X DRIVER ADDRESS Y-YOXOXXI W OR I-IAOAAI R	11			Y DRIVER SELECTOR	13
D012	1D006A X DRIVER ADDRESS Y-YXXIXAI R	11			Y DRIVER SELECTOR	13
0013	100098 Y DRIVER WOODERS A-AUXIANI B OB A-AIXIXXI M	11	E030	1H009A	Y DRIVER SELECTOR	13
0014	IDOUIN X DRIVER ADDRESS Y=YOXIXXI W OR Y=YIXXXI R	îî	E840	100000	Y DRIVER SELECTOR	13
0012	THOODA TO NANOSEC DELAY-SCANNER	4			Y DRIVER SELECTOR	13
0020	TROOPE TO NANOSEC DELAY-SCANNER	4	E900	1K019A	EMITTER FOLLOWER - TIME O NSEC	5
0055	IKONAN 70 NANOSEC DELAY-SCANNER	4	E901	1K019B	EMITTER FOLLOWER-TIME 25 NSEC	5
D112	INDIGA MASTER CLEAR, 0.5 MICRO SEC DELAY	9	E902	1K019C	EMITTER FOLLOWER-TIME 50 NSEC	5 5 5
D120	1NO27A MASTER CLEAR, 5 MILLISECOND DELAY	9	E903	1K019D	EMITTER FOLLOWER - TIME 100 NSEC	5
D121	1NO25A MASTER CLEAR, 0.2 MICRO SEC DELAY	9			EMITTER FOLLOWER - TIME 150 NSEC	5
D122	1NO24A MASTER CLEAR, 1.0 MICRO SEC DELAY	9			EMITTER FOLLOWER - TIME 250 NSEC	5
D123	1NO71A MASTER CLEAR, 0.3 MICRO SEC DELAY	9	E906	1K050C	EMITTER FOLLOWER - TIME 350 OR 375 NSEC	5
D200	1E013A Y DRIVER ADDRESS OYYOYYOX+X R	12	E907	1 K0200	EMITTER FOLLOWER - TIME 400 NSEC	5 5 5 5 5 5 5
D201	1E013B Y DRIVER ADDRESS OYYOYYOX-X W	12	E908	1K051V	EMITTER FOLLOWER - TIME 500 NSEC	5
D202	1E00BA Y DRIVER ADDRESS 00Y0YY0X-X W OR 01Y0YY0X-X R	12			EMITTER FOLLOWER - TIME 525 NSEC EMITTER FOLLOWER - TIME 650 NSEC	5
D203	1E008B Y DRIVER ADDRESS 00YOYTOX=X R OR 01TOTTOX=X W	12		1K021C		. 5
D204	1COO1B X DRIVER ADDRESS Y-YOXIXXO W OR Y-Y1X1XXO R 1DO16A X DRIVER ADDRESS Y-YXXOXX1 R 1DO16B X DRIVER ADDRESS Y-YXXOXX1 W 1DO11A X DRIVER ADDRESS Y-YOXOXX1 W OR Y-Y1XOXX1 W 1DO11B X DRIVER ADDRESS Y-YOXOXX1 W OR Y-Y1XOXX1 R 1DO06A X DRIVER ADDRESS Y-YXXIXX1 R 1D006B X DRIVER ADDRESS Y-YXXIXX1 W 1D001A X DRIVER ADDRESS Y-YOXIXX1 W OR Y-Y1XIXX1 W 1D001B X DRIVER ADDRESS Y-YOXIXX1 W OR Y-Y1XIXX1 W 1D001B X DRIVER ADDRESS Y-YOXIXX1 W OR Y-Y1XIXX1 R 1K009A TO NANOSEC DELAY-SCANNER 1K009C TO NANOSEC DELAY-SCANNER 1K009D TO NANOSEC DELAY-SCANNER 1N025A MASTER CLEAR, 0.5 MICRO SEC DELAY 1N027A MASTER CLEAR, 5 MILLISECOND DELAY 1N025A MASTER CLEAR, 5 MILLISECOND DELAY 1N025A MASTER CLEAR, 1.0 MICRO SEC DELAY 1N025A MASTER CLEAR, 1.0 MICRO SEC DELAY 1N071A MASTER CLEAR, 1.0 MICRO SEC DELAY 1N071A MASTER CLEAR, 0.3 MICRO SEC DELAY 1N071A MASTER CLEAR, 0.3 MICRO SEC DELAY 1N071A MASTER CLEAR, 0.4 MICRO SEC DELAY 1N071A MASTER CLEAR, 0.7 MICRO SEC DELAY 1N071A MASTER CLEAR, 0.8 MICRO SEC DELAY 1N071A MASTER CLEAR, 0.9 MICRO SEC DELAY 1N071A MASTER CLEAR, 0.7 MICRO SEC DELAY 1N071A MASTER CLEAR, 0.8	12	F012	140510	EMITTER FOLLOWER - TIME 925 NSEC	5
0205	1E007B Y DRIVER ADDRESS OYY1YYOX-X W 1E002A Y DRIVER ADDRESS OOY1YYOX-X W OR O1Y1YYOX-X R	12		1K022B		š
0206	1EOO2A Y DRIVER ADDRESS OOY1YYOX-X W OR O1Y1YYOX-X R 1EOO2B Y DRIVER ADDRESS OOY1YYOX-X R OR O1Y1YYOX-X W	12 12		1K022C	FMITTER FOLLOWER - TIME 1000 NSEC	5 5 5
0500	1E019A Y DRIVER ADDRESS OYYOYY1X-X R	12		1K055D		5
0209	IFOIGR Y DRIVER ADDRESS OYYOYYIX-X W	12		1K023A	EMITTER FOLLOWER - TIME 1050 NSEC	5
0210	1FO14A Y DRIVER ADDRESS OOYOYY1X-X W OR O1YOYY1X-X R	12	E917	1K023B	EMITTER FOLLOWER - TIME 1200 NSEC	5
0211	1EO14B Y DRIVER ADDRESS 00Y0YY1X-X R OR 01Y0YY1X-X W	12	G000	18001A	STRIPE O INHIBIT BIT O	7
D212	1FO2OA Y DRIVER ADDRESS OYY1YY1X-X R	12	G001	18001B	STRIPE 1 INHIBIT BIT O	7
	IFOZOR Y DRIVER ADDRESS OYYlyylx-x W	12			STRIPE 2 INHIBIT BIT O	7
	1F015A Y DRIVER ADDRESS 00Y1YY1X-X W OR 01Y1YY1X-X R	12	G003	180088	STRIPE 3 INHIBIT BIT 0	7 11
D215	1F015B Y DRIVER ADDRESS 00Y1YY1X-X R OR 01Y1YY1X-X W	12			X GATE ADDRESS Y-YXOXOOX X GATE GOO4 DISCHARGER	11
0216	1FOOGA Y DRIVER ADDRESS 1YYOYYOX-X R	13 13			Y GATE ADDRESS YYOYOOYX-X	12
0217	1F006B Y DRIVER ADDRESS 1YY0YY0X-X W 1F001A Y DRIVER ADDRESS 10Y0YY0X-X W OR 11Y0YY0X-X R	13			Y GATE GOOG DISCHARGER	12
0518	1F001B Y DRIVER ADDRESS 10YOYYOX-X R OR 11YOYYOX-X W	13 13			STRIPE O INHIBIT BIT 1	8
0219	16007A Y DRIVER ADDRESS 1YY1YYOX-X R	13	G011	180158	STRIPE 1 INHIBIT BIT 1	8
D221	16007B Y DRIVER ADDRESS 1YY1YYOX=X W	13			STRIPE 2 INHIBIT BIT 1	8
D253	16002A Y DRIVER ADDRESS 10Y1YYOX-X W OR 11Y1YYOX-X R 16002B Y DRIVER ADDRESS 10Y1YYOX-X R OR 11Y1YYOX-X W	13			STRIPE 3 INHIBIT BIT 1	8
	1GOOZB Y DRIVER ADDRESS 10Y1YYOX-X R OR 11Y1YYOX-X W	13	G014	1C009A	A GATE ADDRESS TOTAUNUIX	1.1
	16019A Y DRIVER ADDRESS 1YYOYY1X-X R	13			X GATE GO14 DISCHARGER	11
D225	1GO19B Y DRIVER ADDRESS 1YYOYY1X-X W	13			Y GATE ADDRESS YYOYOLYX-X	12
D226	16014A Y DRIVER ADDRESS 10Y0YY1X-X W OR 11Y0YY1X-X R	13			Y GATE GO16 DISCHARGER	12
D227	1GO14B Y DRIVER ADDRESS 10Y0YY1X-X R OR 11Y0YY1X-X W	13			STRIPE 0 INHIBIT BIT 2	7
D228	1GO13A Y DRIVER ADDRESS 1YY1YY1X-X R	13			STRIPE 1 INHIBIT BIT 2	7 7
	16013B Y DRIVER ADDRESS TYYTYYTX-X W	13	6022	18009A	STRIPE 2 INHIBIT BIT 2	7
		13			STRIPE 3 INHIBIT BIT 2 X GATE ADDRESS Y-YXOX10X	11
0531	16008B Y DRIVER ADDRESS 10Y1YY1X-X R OR 11Y1YY1X-X W	13			X GATE GO24 DISCHARGER	11
					Y GATE ADDRESS YYOY10YX-X	12
		'	G027	1F012B	Y GATE GO26 DISCHARGER	12

```
G030 18016A STRIPE O INHIBIT BIT 3
                                                                           G132 18028A STRIPE 2 INHIBIT BIT 13
     18016B STRIPE 1 INHIBIT BIT 3
                                                                                180288 STRIPE 3 INHIBIT BIT 13
                                                                           G133
     18023A STRIPE 2 INHIBIT BIT 3
                                                                     R
                                                                                        OUTPUT GATING, CHAS 1, CHAS 2, CHAS 3
G0.32
                                                                                1N015A
                                                                                                                                                10
     18023B. STRIPE 3 INHIRIT BIT 3
10007A X GATE ADDRESS Y-YXOX11X
                                                                                1J003B CHANNEL 1 ACTIVE FF OUTPUT SLAVE
G033
                                                                           1120
                                                                    11
G034
                                                                                 1T010A
                                                                                         BANK SELECT INVERTER - CHANNEL 1, BIT 1
                                                                           I133
     10007B X GATE GO34 DISCHARGER
                                                                                         BANK SELECT INVERTER - CHANNEL 1 . BIT 2
G035
                                                                    11
                                                                           I134
                                                                                 1T011A
G036
      1F011A Y GATE ADDRESS YYOY11YX-X
                                                                    12
                                                                                         BANK SELECT INVERTER - CHANNEL 1, BIT 3
                                                                           I135
                                                                                 1T012A
      1F011B Y GATE G036 DISCHARGER
G037
                                                                    12
                                                                                         REQUEST, CHANNEL 1
                                                                           I140
                                                                                1L001A
G040
      18003A STRIPE O INHIBIT BIT 4
                                                                                         CHANNEL 2 ACTIVE FF OUTPUT SLAVE
                                                                           1550
                                                                                1J004B
      18003B STRIPE 1 INHIBIT BIT 4
G041
                                                                                         BANK SELECT INVERTER - CHANNEL 29 BIT 1
                                                                           1533
                                                                                1R010A
     18010A STRIPF 2 INHIBIT BIT 4
                                                                                        BANK SELECT INVERTER - CHANNEL 2: BIT 2
G042
                                                                           I234
                                                                                 1R011A
      18010B STRIPE 3 INHIBIT BIT 4
G043
                                                                           1235
                                                                                1P012A
                                                                                         BANK SELECT INVERTER - CHANNEL 2, BIT 3
G044
     10010A X GATE ADDRESS Y-YX1X00X
                                                                    11
                                                                                        REQUEST, CHANNEL 2
                                                                           I240
                                                                                1L0018
G045
      100108
             X GATE GO44 DISCHARGER
                                                                    11
                                                                                        S PRIME REGISTER INPUT INV.
                                                                           1300
                                                                                10001A
     1F010A
             Y GATE ADDRESS YY1Y00YX-X
                                                                                 10002A S PRIME REGISTER INPUT INV.
G046
                                                                    12
                                                                           1301
G047
     1F010B
             Y GATE GO46 DISCHARGER
                                                                    12
                                                                                        S PRIME REGISTER INPUT INV.
                                                                           1302
                                                                                 10003A
G050
     18017A STRIPE O INHIBIT BIT 5
                                                                                10004A S PRIME REGISTER INPUT INV.
                                                                           I303
G051
     180178
             STRIPE 1 INHIBIT BIT 5
                                                                                10005A S PRIME REGISTER INPUT INV.
                                                                           1304
G052
     18024A
             STRIPE 2 INHIBIT BIT 5
                                                                     8
                                                                                10006A S PRIME REGISTER INPUT INV.
                                                                           I305
G053
      180248 STRIPE 3 INHIBIT BIT 5
                                                                                10007A S PRIME REGISTER INPUT INV.
                                                                           1306
G054
     10009A X GATE ADDRESS Y-YX1X01X
                                                                    11
                                                                                 10008A S PRIME REGISTER INPUT INV.
                                                                           I307
G055
     10009B
             X GATE GO54 DISCHARGER
                                                                                10009A S PRIME REGISTER INPUT INV.
                                                                           1308
             Y GATE ADDRESS YY1Y01YX-X
G056
     1F009A
                                                                    12
                                                                                 10010A S PRIME REGISTER INPUT INV.
                                                                           1309
G057
      1F009B
             Y GATE GOS6 DISCHARGER
                                                                    12
                                                                           1310
                                                                                10011A S PRIME REGISTER INPUT INV.
      18004A STRIPE O INHIBIT BIT 6
G060
                                                                           1311
                                                                                 10012A S PRIME REGISTER INPUT INV.
     180048 STRIPE 1 INHIBIT BIT 6
G061
                                                                           1312
                                                                                 10013A
                                                                                        S PRIME REGISTER INPUT INV.
      18011A STRIPE 2 INHIBIT BIT 6
G062
                                                                                        SELECT READ INPUT INVERTER
                                                                           1313
                                                                                 1N010A
                                                                                                                                               10
     180118 STRIPE 3 INHIBIT BIT 6
G063
                                                                                        SELECT WRITE INPUT INVERTER
                                                                           I314
                                                                                 1N011A
      10008A X GATE ADDRESS Y-YX1X10X
G064
                                                                    11
                                                                                 1NO12A PARTIAL WRITE INPUT INVERTER
                                                                           1315
                                                                                                                                                10
G065
     100088 X GATE GO64 DISCHARGER
                                                                    11
                                                                                        CHANNEL 3 ACTIVE FF OUTPUT SLAVE
                                                                           1320
                                                                                 1J005B
G066
     1F008A Y GATE ADDRESS YY1Y10YX-X
                                                                    12
                                                                                 1P010A BANK SELECT INVERTER - CHANNEL 3, BIT 1
                                                                           1333
G067
     1F008B Y GATE GO66 DISCHARGER
                                                                    12
                                                                                 1P011A BANK SELECT INVERTER - CHANNEL 3, BIT 2
                                                                           I334
             STRIPE O INHIBIT BIT 7
G070
      18018A
                                                                                 1P012A BANK SELECT INVERTER - CHANNEL 3, BIT 3
                                                                           I 335
G071
      18018B
             STRIPE 1 INHIBIT BIT 7
                                                                                1L002A REQUEST, CHANNEL 3
                                                                           1340
G072
     18025A STRIPE 2 INHIBIT BIT 7
                                                                           1600
                                                                                 10016A
                                                                                        Z REGISTER INPUT INV.
     18025B STRIPF 3 INHIBIT BIT 7
                                                                                 10017A Z REGISTER INPUT INV.
                                                                           1601
G074
     1D007A X GATE ADDRESS Y-YX1X11X
                                                                    11
                                                                                 10018A Z REGISTER INPUT INV.
                                                                           1602
G075
     10007B X GATE GO74 DISCHARGER
                                                                    11
                                                                                 10019A Z REGISTER INPUT INV.
                                                                           1603
G076
      1F007A Y GATE ADDRESS YY1Y11YX-X
                                                                    12
                                                                                 10020A Z REGISTER INPUT INV.
                                                                           1604
G077
      1F007B Y GATE G076 DISCHARGER
                                                                    12
                                                                                        Z REGISTER INPUT INV.
                                                                           1605
                                                                                 10021A
GOAO
     18005A STRIPF O INHIBIT BIT 8
                                                                                 10022A Z REGISTER INPUT INV.
                                                                           1606
G081
     18005B STRIPF 1 INHIBIT BIT 8
                                                                                 10023A Z REGISTER INPUT INV.
                                                                           1607
G082
     18012A STRIPE 2 INHIBIT BIT 8
                                                                                        Z REGISTER INPUT INV.
                                                                           1608
                                                                                 10024A
G083
      1B012B
             STRIPE 3 INHIBIT BIT 8
                                                                           I609
                                                                                 10025A
                                                                                        Z REGISTER INPUT INV.
G0 90
      18019A STRIPF O INHIBIT BIT 9
                                                                           I610
                                                                                 10026A
                                                                                        Z REGISTER INPUT INV.
             STRIPF 1 INHIBIT BIT 9
G091
     18019B
                                                                                 10027A
                                                                                        Z REGISTER INPUT INV.
                                                                     8
                                                                           1611
             STRIPE 2 INHIBIT BIT 9
G092
     18026A
                                                                           1612
                                                                                 10028A
                                                                                        Z REGISTER INPUT INV.
G093
             STRIPE 3 INHIBIT BIT 9
     180268
                                                                                 1G022A
                                                                                        SENSE AMP. INV. BIT O
                                                                           I700
             STRIPE O INHIBIT BIT 10
                                                                                         SENSE AMP. INV. BIT 1
G100
     1B006A
                                                                           1701
                                                                                 1G022B
             STRIPF 1 INHIBIT BIT 10
G101
      18006B
                                                                           1702
                                                                                 1G023A
                                                                                         SENSE AMP. INV. BIT 2
G102
     18013A STRIPE 2 INHIBIT BIT 10
                                                                                         SENSE AMP. INV. BIT 3
                                                                     7
                                                                           1703
                                                                                 1G023B
     18013B STRIPF 3 INHIBIT BIT 10
G103
                                                                                         SENSE AMP. INV. BIT 4
                                                                           I704
                                                                                 16024A
             STRIPE O INHIBIT BIT 11
G110
     1B020A
                                                                                         SENSE AMP. INV. BIT 5
                                                                           1705
                                                                                 1G024B
             STRIPE 1 INHIBIT BIT 11
      180208
                                                                                         SENSE AMP. INV. BIT 6
G111
                                                                     8
                                                                           1706
                                                                                 1G025A
             STRIPE 2 INHIBIT BIT 11
      1R027A
G112
                                                                           1707
                                                                                 1G025B
                                                                                         SENSE AMP.INV.BIT 7
      18027B STRIPE 3 INHIBIT BIT 11
G113
                                                                                         SENSE AMP. INV. BIT 8
                                                                           I708
                                                                                 1G026A
     18007A STRIPE O INHIBIT BIT 12
G120
                                                                                         SENSE AMP. INV. BIT 9
                                                                           I709
                                                                                 1G026B
G121
     1B007B
             STRIPE 1 INHIBIT BIT 12
                                                                                         SENSE AMP. INV. BIT 10
                                                                           1710
                                                                                 1G027A
      18014A STRIPE 2 INHIBIT BIT 12
                                                                                 16027B
                                                                                         SENSE AMP. INV. BIT 11
                                                                           I711
      18014B STRIPE 3 INHIBIT BIT 12
G123
                                                                                         SENSE AMP. INV. BIT 12
                                                                           1712
                                                                                 1G028A
     18021A STRIPE O INHIBIT BIT 13
G130
                                                                                         SENSE AMP. INV. BIT 13
                                                                           1713
                                                                                 1G028B
G131 180218 STRIPE 1 INHIBIT BIT 13
                                                                           1800
                                                                                 1J015A Z REGISTER OUTPUT SLAVE, BIT O
```

الولوسوفات الماالية المحاجر


```
1801 1J016A Z REGISTER OUTPUT SLAVE, BIT 1
                                                                        J854 1H027B PARITY GENERATOR
IBO2 1J017A Z REGISTER OUTPUT SLAVE. BIT 2
                                                                              1H028A PARITY ERROR
                                                                         J855
                                                                              1J024B CLEAR READ/WRITE/PARTIAL WRITE
IBO3 1J018A Z REGISTER OUTPUT SLAVE, BIT 3
                                                                         J860
                                                                              1J014A END WRITE DRIVE
             Z REGISTER OUTPUT SLAVE, BIT 4
                                                                        J861
I804 1J019A
                                                                              1J014B END INHIBIT DRIVE
             Z REGISTER OUTPUT SLAVE, BIT 5
                                                                        J862
I805 1J020A
                                                                              1J005A CLEAR S PRIME
             Z REGISTER OUTPUT SLAVE, BIT 6
                                                                        J863
I806 1J021A
             Z REGISTER OUTPUT SLAVE, BIT 7
                                                                              1J009A CLEAR S PRIME
                                                                        J864
I807 1J022A
                                                                              1M019A CLEAR HALT SCANNER
             Z REGISTER OUTPUT SLAVE, BIT 8
                                                                        J865
I808 1J023A
             Z REGISTER OUTPUT SLAVE, BIT 9
                                                                              1J004A CLEAR CHANNEL ACTIVE AND DISCHARGER FF
                                                                        J867
I809
     1J024A
                                                                              1L016B CLEAR BUSY
             Z REGISTER OUTPUT SLAVE, BIT 10
                                                                        J870
I810 1J025A
             Z REGISTER OUTPUT SLAVE, BIT 11
                                                                              16020A DISCHARGER
                                                                        J880
                                                                                                                                           12
I811 1J026A
IB12 1J027A Z REGISTER OUTPUT SLAVE, BIT 12
                                                                              1G020B DISCHARGER
                                                                        J881
                                                                              1G020C DISCHARGER
             DELAY LINE PULSE SHAPER
                                                                        J882
                                                                                                                                           12
J000 1J007A
             MASTER CLEAR
                                                                        J883
                                                                              10017A DISCHARGER
                                                                                                                                           11
J100
     1N022A
             MASTER CLEAR
                                                                        J884
                                                                              1D017B DISCHARGER
                                                                                                                                           11
J101 1N022B
                                                                        J885
             SCANNER NOT HALTED
                                                                              1D017C DISCHARGER
                                                                                                                                           11
J110 1J002A
                                                                              1L004A HALT SCANNER FF, CHANNEL 1
J112 1N018A
             MASTER CLEAR, MEMORY BUSY CKT.
                                                                        K100
             MASTER CLEAR, MEMORY BUSY CKT.
                                                                        K101 1L004B HALT SCANNER FF. CHANNEL 1
J113 1N018B
             MASTER CLEAR, MEMORY BUSY CKT.
                                                                        K102 1K002A CHANNEL 1 ACTIVE FF
J114 1N020B
             MASTER CLEAR, POWER LOSS CKT
                                                                        K103 1K002B CHANNEL 1 ACTIVE FF
J120 1N026A
                                                                        K110 1K006A SCANNER
             MASTER CLEAR, POWER TURN-ON
J121 1N026B
             MASTER CLEAR INPUT INV.
                                                                        K111 1K006B
                                                                                     SCANNER
J124 1N021A
                                                                        K112 1K007A
                                                                                      SCANNER
             MASTER CLEAR INV
J126 1N020A
                                                                        K113 1K007B
                                                                                     SCANNER
             DELAY LINE DRIVER
J800
     1L017A
                                                                        K114 1K008A
                                                                                     SCANNER
J801 1J011A
             SET S PRIME INVERTER
                                                                        K115 1K008B
                                                                                     SCANNER
             SET S PRIME
J802 1J006A
                                                                                     MEMORY BUSY FF
                                                                        K120 1K016A
             SET S PRIME
J803 1J008A
             GATE FF OUTPUT SLAVE
                                                                        K121 1K016B MEMORY BUSY FF
                                                                  12
J806 1G020B
                                                                                     HALT SCANNER FF. CHANNEL 2
             GATE FF OUTPUT SLAVE
                                                                 11
                                                                        K200 1L005A
Jaoa
     10017B
                                                                        K201 1L005B
                                                                                     HALT SCANNER FF. CHANNEL 2
     1J020B
             CLEAR Z
J809
                                                                        K202 1K003A
                                                                                     CHANNEL 2 ACTIVE FF
J810 1J027B
             CLEAR Z
                                                                        K203 1K003B
                                                                                     CHANNEL 2 ACTIVE FF
             SET BUSY, READ/WRITE/PARTIAL WRITE FFS
J811 1K017A
                                                                        K300 1L006A
                                                                                     HALT SCANNER FF. CHANNEL 3
             RESUME 1 INVERTED
J813 1N013A
             GATE R TO Z BITS 0 TO 5
                                                                        K301 1L006B HALT SCANNER FF, CHANNEL 3
J814
     1J016B
                                                                        K302 1K004A CHANNEL 3 ACTIVE FF
             GATE R TO Z BITS 6 TO 12
J815 1J022B
             SET GATE, READ DRIVE
                                                                        K303 1K004B CHANNEL 3 ACTIVE FF
J816 1K017B
             RESUME 2 INVERTED
                                                                        K810 1L026A
                                                                                     READ
                                                                                                                                           10
J821
     1N014A
             I TO Z PULSE SHAPER
                                                                        K811 1L026B
                                                                                     READ
J822
     1M020A
             GATE I TO Z BITS 0 TO 5.13
                                                                        K812 1L027A
                                                                                     WRITE
                                                                                                                                          10
J824
     1J015B
             GATE I TO Z BITS 6 TO 12
                                                                                     WRITE
                                                                                                                                           10
     1J021B
                                                                        K813 1L027B
                                                                        K814 1L028A
                                                                                     PARTIAL WRITE
     1J026B
             SET Z BIT 13
J828
                                                                             1L028B PARTIAL WRITE
             END READ DRIVE
                                                                                                                                          10
J830
     1J017B
                                                                        K815
                                                                        K816 1D018A ODD INHIBIT STRIPE O ADDRESS Y-YOOXXXX
             START INHIBIT DRIVE
J831
     1J018B
                                                                        K817 100188 ODD INHIBIT STRIPE O ADDRESS Y-YOOXXXX
                                                                                                                                          10
             START WRITE DRIVE
J832
     1J019B
                                                                        K818 10019A ODD INHIBIT STRIPE 1 ADDRESS Y-YO1XXXX
                                                                                                                                          10
             PARITY GENERATOR
J836 1H017A
                                                                                     ODD INHIBIT STRIPE 1 ADDRESS Y-YO1XXXX
                                                                        K819
                                                                             10019B
                                                                                                                                          10
             PARITY GENERATOR
J837 1H018A
                                                                             10020A ODD INHIBIT STRIPE 2 ADDRESS Y-Y10XXXX
                                                                        K820
                                                                                                                                          10
J838 1H018B
             PARITY GENERATOR
                                                                                     ODD INHIBIT STRIPE 2 ADDRESS Y-Y10XXXX
                                                                        K821 10020B
             PARITY GENERATOR
J839
     1H015A
                                                                                     ODD INHIBIT STRIPE 3 ADDRESS Y-Y11XXXX
                                                                              10021A
                                                                                                                                          10
                                                                        K822
     1H016A
             PARITY GENERATOR
J840
                                                                                     ODD INHIBIT STRIPE 3 ADDRESS Y-Y11XXXX
                                                                        K823
                                                                              100218
             PARITY GENERATOR
J841 1H016B
                                                                                    EVEN INHIBIT STRIPE O ADDRESS YOOYYYYX-X
                                                                   9
                                                                        K824
                                                                              1C018A
                                                                                                                                          10
             PARITY GENERATOR
J842 1H019A
                                                                              1CO18B EVEN INHIBIT STRIPE O ADDRESS YOOYYYYX-X
                                                                                                                                          10
                                                                        K825
J843 1H027A
             PARITY GENERATOR
                                                                             1CO19A EVEN INHIBIT STRIPE 1 ADDRESS YO1YYYYX+X
                                                                                                                                          10
                                                                        K826
             PARITY GENERATOR
     1H020A
J844
                                                                              1C019B EVEN INHIBIT STRIPE 1 ADDRESS Y01YYYYX-X
                                                                                                                                          10
                                                                        K827
             PARTTY GENERATOR
     1H020B
J845
                                                                             1CO20A EVEN INHIBIT STRIPE 2 ADDRESS Y10YYYYX-X
             PARITY GENERATOR
                                                                        K828
J846
     1H023A
                                                                              1COZOB EVEN INHIBIT STRIPE 2 ADDRESS Y10YYYYX-X
             PARITY GENERATOR
                                                                        K829
                                                                                                                                          10
     1H024A
J847
                                                                              1CO21A EVEN INHIBIT STRIPE 3 ADDRESS Y11YYYYX+X
                                                                        K830
                                                                                                                                          10
             PARITY GENERATOR
JAAA
     1H024B
                                                                             10021B EVEN INHIBIT STRIPE 3 ADDRESS Y11YYYYX-X
             PARITY GENERATOR
                                                                                                                                          10
                                                                        K831
J849
     1H021A
             PARITY GENERATOR
                                                                             1H011A GATE
                                                                                                                                          10
J850
     1H022A
                                                                        K832
             PARITY GENERATOR
                                                                              1H011B
                                                                                     GATE
                                                                                                                                          10
     1H022B
                                                                        K833
J851
                                                                                    READ DRIVE
    1H025A
             PARITY GENERATOR
                                                                        K834
                                                                             1H012A
                                                                                                                                          10
J852
                                                                             1H012B READ DRIVE
J853 1H026A PARITY GENERATOR
                                                                        K835
                                                                                                                                          10
```


```
K836 1H013A WRITE DRIVE
                                                                           10
                                                                                   R247 1R023B DATA RECEIVER - CHANNEL 2. BIT 7
K837 1H013B WRITE DRIVE
                                                                           10
                                                                                   R248 1R024B DATA RECEIVER - CHANNEL 2, BIT 8
K838 1H014A GATE DISCHARGER
                                                                                                   DATA RECEIVER - CHANNEL 2, BIT 9
                                                                           10
                                                                                   R249 1R025B
K839 1H014B GATE DISCHARGER
                                                                           10
                                                                                   R250 1R026B
                                                                                                   DATA RECEIVER - CHANNEL 2. BIT 10
M100 1N028A MASTER CLEAR POWER LOSS CKT
                                                                                                  DATA RECEIVER - CHANNEL 2, BIT 11
DATA RECEIVER - CHANNEL 2, BIT 12
                                                                                   R251 1R027B
R120 1T001A ADDRESS RECEIVER - CHANNEL 1, BIT O
                                                                            3
                                                                                   R252 1R028B
R121 1T001B ADDRESS RECEIVER - CHANNEL 1. BIT 1
                                                                                   R260 1R007B
                                                                                                   REQUEST MEMORY , CHANNEL 2
               ADDRESS RECEIVER - CHANNEL 1. BIT 2
R122 1T002A
                                                                            3
                                                                                   R261 1R013B
                                                                                                   SELECT READ, CHANNEL 2
R123 1T002B
               ADDRESS RECEIVER - CHANNEL 1, BIT 3
                                                                            3
                                                                                   R262 1R014B
                                                                                                   WRITE RECEIVER - CHANNEL 2
               ADDRESS RECEIVER - CHANNEL 1, BIT 4
ADDRESS RECEIVER - CHANNEL 1, BIT 5
                                                                                                   PARTIAL WRITE RECEIVER-CHANNEL 2
R124 1T003A
                                                                                   R263 1R015B
R125 1T003B
                                                                                                  MASTER CLEAR RECEIVER - CHANNEL 2
ADDRESS RECEIVER - CHANNEL 3. BIT 0
                                                                            3
                                                                                   R264 1R009B
R126 1T004A ADDRESS RECEIVER - CHANNEL 1, BIT 6
                                                                            3
                                                                                   R320 1P001A
R127 1T004B ADDRESS RECEIVER - CHANNEL 1, BIT 7
                                                                                                   ADDRESS RECEIVER - CHANNEL 3, BIT 1
                                                                                   R321 1P001B
R128 1T005A ADDRESS RECEIVER - CHANNEL 1. BIT 8
R129 1T005B ADDRESS RECEIVER - CHANNEL 1. BIT 9
                                                                            3
                                                                                   R322 1P002A ADDRESS RECEIVER - CHANNEL 3, BIT 2
                                                                                                  ADDRESS RECEIVER - CHANNEL 3. BIT 3
ADDRESS RECEIVER - CHANNEL 3. BIT 4
                                                                                   R323 1P002B
R130 1T006A ADDRESS RECEIVER - CHANNEL 1, BIT 10
                                                                            3
                                                                                   R324 1P003A
R131 1T006B
              ADDRESS RECEIVER - CHANNEL 1, BIT 11
                                                                                                   ADDRESS RECEIVER - CHANNEL 3, BIT 5
                                                                            3
                                                                                   R325 1P003B
R132 1T007A ADDRESS RECEIVER - CHANNEL 1, BIT 12
                                                                                                  ADDRESS RECEIVER - CHANNEL 3. BIT 6
                                                                                   R326 1P004A
R133 1T008A BANK SELECT RECEIVER - CHANNEL 1 BIT 1
R134 1T008B BANK SELECT RECEIVER - CHANNEL 1 BIT 2
R135 1T009A BANK SELECT RECEIVER - CHANNEL 1 BIT 3
                                                                            3
                                                                                   R327 1P004B
                                                                                                  ADDRESS RECEIVER - CHANNEL 3, BIT 7
                                                                            3
                                                                                   R328 1P005A ADDRESS RECEIVER - CHANNEL 3, BIT 8
R329 1P005B ADDRESS RECEIVER - CHANNEL 3, BIT 9
               DATA RECEIVER - CHANNEL 1. BIT O
                                                                                   R330 1P006A ADDRESS RECEIVER - CHANNEL 3. BIT 10
R331 1P006B ADDRESS RECEIVER - CHANNEL 3. BIT 11
R140 1T016B
                                                                            3
               DATA RECEIVER - CHANNEL 1. BIT 1
R141 1T017B
               DATA RECEIVER - CHANNEL 1. BIT 2
R142 1T018B
                                                                            3
                                                                                                  ADDRESS RECEIVER - CHANNEL 3, BIT 12
                                                                                   R332 1P007A
                                                                                   R332 1P00/A ADDRESS RECEIVER - CHANNEL 3, BIT 1
R334 1P008A BANK SELECT RECEIVER - CHANNEL 3, BIT 2
R335 1P009A BANK SELECT RECEIVER - CHANNEL 3, BIT 3
               DATA RECEIVER - CHANNEL 1. BIT 3
R143 1T019B
                                                                            3
               DATA RECEIVER - CHANNEL 1. BIT 4
R144 1T020B
                                                                            3
R145 1T021B
               DATA RECEIVER - CHANNEL 1, BIT 5
                                                                            3
               DATA RECEIVER - CHANNEL 1. BIT 6
R146 1T022B
                                                                                                  DATA RECEIVER - CHANNEL 3. BIT O
DATA RECEIVER - CHANNEL 3. BIT 1
                                                                            3
                                                                                   R340 1P016B
               DATA RECEIVER - CHANNEL 1, BIT 7
DATA RECEIVER - CHANNEL 1, BIT 8
DATA RECEIVER - CHANNEL 1, BIT 9
R147 1T023B
                                                                            3
                                                                                   R341 1P017B
                                                                                   R342 1P018B DATA RECEIVER - CHANNEL 3, BIT 2
R343 1P019B DATA RECEIVER - CHANNEL 3, BIT 3
R344 1P020B DATA RECEIVER - CHANNEL 3, BIT 4
R148 1T024B
                                                                            3
R149 1T025B
R150 1T026B
               DATA RECEIVER - CHANNEL 1, BIT 10
                                                                            3
R151 1T027B DATA RECEIVER - CHANNEL 1. BIT 11
                                                                                   R345 1P021B DATA RECEIVER - CHANNEL 3, BIT 5
R346 1P022B DATA RECEIVER - CHANNEL 3, BIT 6
R152 1T028B DATA RECEIVER - CHANNEL 1. BIT 12
                                                                            3
               REQUEST MEMORY RECEIVER - CHANNEL 1
                                                                                                  DATA RECEIVER - CHANNEL 3, BIT 7
DATA RECEIVER - CHANNEL 3, BIT 8
R160 1T007B
                                                                            3
                                                                                   R347 1P023B
R161 1T013B READ RECEIVER - CHANNAL 1
                                                                                   R348 1P024B
               WRITE RECEIVER - CHANNAL 1
                                                                                                  DATA RECEIVER - CHANNEL 3, BIT 9
R162 1T014B
                                                                                   R349 1P025B
                                                                            3
R163 1T015B PARTIAL WRITE RECEIVER - CHANNEL 1
                                                                            3
                                                                                   R350 1P026B
                                                                                                  DATA RECEIVER - CHANNEL 3. BIT 10
R164 1T009B MASTER CLEAR RECEIVER - CHANNEL 1
                                                                                   R351 1P027B DATA RECEIVER - CHANNEL 3, BIT 11
                                                                            3
R220 1R001A ADDRESS RECEIVER - CHANNEL 2, BIT 0
                                                                            3
                                                                                   R352 1P028B
                                                                                                  DATA RECEIVER - CHANNEL 3, BIT 12
R221 1R001B
               ADDRESS RECEIVER - CHANNEL 2, BIT 1
                                                                                   R360 1P007B
                                                                                                  REQUEST MEMORY - CHANNEL 3
R222 1R002A
               ADDRESS RECEIVER - CHANNEL 2, BIT 2
                                                                          · 3
                                                                                   R361 1P013B
                                                                                                  SELECT READ - CHANNEL 3
               ADDRESS RECEIVER - CHANNEL 2. BIT 3
R223 1R002B
                                                                            3
                                                                                   R362 1P014B WRITE RECEIVER - CHANNEL 3
R224 1R003A ADDRESS RECEIVER - CHANNEL 2. BIT 4
                                                                                   R363 1P015B PARTIAL WRITE RECEIVER - CHANNEL 3
R225 1R003B
               ADDRESS RECEIVER - CHANNEL 2, BIT 5
                                                                            3
                                                                                   R364 1P009B MASTER CLEAR RECEIVER - CHANNEL 3
               ADDRESS RECEIVER - CHANNEL 2. BIT 6
R226 1R004A
                                                                             3
                                                                                   R800 10014A I TO Z PULSE SHAPER
R227 1R004B ADDRESS RECEIVER - CHANNEL 2. BIT 7
                                                                            3
                                                                                   S004 11001A S PRIME REGISTOR BIT O
               ADDRESS RECEIVER - CHANNEL 2. BIT 8
R228 1R005A
                                                                                   S005 11001B S PRIME REGISTOR BIT O
                                                                            3
R229 1R005B
               ADDRESS RECEIVER - CHANNEL 2, BIT 9
                                                                                   SO14 11002A S PRIME REGISTOR BIT 1
R230 1R006A
               ADDRESS RECEIVER - CHANNEL 2, BIT 10
                                                                            3
                                                                                   S015 11002B S PRIME REGISTOR BIT 1
               ADDRESS RECEIVER - CHANNEL 2, BIT 11
R231 1R006B
                                                                                   S024 11003A S PRIME REGISTOR BIT 2
R232 1R007A
               ADDRESS RECEIVER - CHANNEL 2, BIT 12
                                                                                   SO25 11003B S PRIME REGISTOR BIT 2
                                                                            3
               BANK SELECT RECEIVER - CHANNEL 2 BIT 1
R233 1R008A
                                                                                   S034 11004A S PRIME REGISTOR BIT 3
R234 1R008B BANK SELECT RECEIVER - CHANNEL 2 BIT 2
                                                                            3
                                                                                   S035 11004B S PRIME REGISTOR BIT 3
R235 1R009A
               BANK SELECT RECEIVER - CHANNEL 2 BIT 3
                                                                                   S044 11005A S PRIME REGISTOR BIT 4
                                                                            3
R240 1R016B
               DATA RECEIVER - CHANNEL 2. BIT O
                                                                                   S045 11005B S PRIME REGISTOR BIT 4
                                                                                   S054 11006A S PRIME REGISTOR BIT 5
R241 1R017B DATA RECEIVER - CHANNEL 2. BIT 1
                                                                            3
R242 1R018B DATA RECEIVER - CHANNEL 2. BIT 2
                                                                                   S055 11006B S PRIME REGISTOR BIT 5
R243 1R019B DATA RECEIVER - CHANNEL 2. BIT 3
                                                                          · 3
                                                                                   S064 11007A S PRIME REGISTOR BIT 6
R244
      1R020B DATA RECEIVER - CHANNEL 2. BIT 4
                                                                                   5065 110078 S PRIME REGISTOR BIT 6
                                                                            3
R245 1R021B DATA RECEIVER - CHANNEL 2. BIT 5
                                                                                   S074 11008A S PRIME REGISTOR BIT 7
R246 1R022B DATA RECEIVER - CHANNEL 2. BIT 6
                                                                                   S075 110088 S PRIME REGISTOR BIT 7
```


```
T348 1P024A OUTPUT DATA TRANSMITTER - CHANNEL 3. BIT 8
 S084 11009A S PRIME REGISTOR BIT 8
                                                                                        OUTPUT DATA TRANSMITTER - CHANNEL 3, BIT 9
 SOR5 11009B S PRIME REGISTOR BIT A
                                                                           T349 1P025A
                                                                                        OUTPUT DATA TRANSMITTER - CHANNEL 3. BIT 10
 S094 11010A S PRIME REGISTOR BIT 9
                                                                           T350 1P026A
                                                                                        OUTPUT DATA TRANSMITTER - CHANNEL 3. BIT 11
                                                                           T351 1P027A
 S095 11010B S PRIME REGISTOR BIT 9
 S100 1M002A BANK SELECT SW. CHANNEL 1. BIT O
                                                                                        OUTPUT DATA TRANSMITTER - CHANNEL 3, BIT 12
                                                                           T352 1P028A
                                                                                        RESUMF 1 TRANSMITTER - CHANNEL 3
 S101 1M002B BANK SELECT SW, CHANNEL 1, BIT 1
                                                                           T355
                                                                                1P014A
                                                                                        RESUME 2 TRANSMITTER - CHANNEL 3
 S102 1M002C BANK SELECT SW. CHANNEL 1. BIT 2
                                                                           T356
                                                                                1P015A
                                                                           T357 1P013A
                                                                                        PARITY ERROR TRANSMITTER - CHANNEL 3
 S104 11011A S PRIME REGISTOR BIT 10
                                                                                                                                              11
                                                                                        XFMR, X DRIVE LINES 0,32
 S105 11011B S PRIME REGISTOR BIT 10
                                                                           T800 1C015A
 S114 11012A S PRIME REGISTOR BIT 11
                                                                                        XFMR. X DRIVE LINES 1,33
                                                                           T801 10015A
                                                                                                                                              11
              S PRIME REGISTOR BIT 11
                                                                     6
                                                                           T802 1C015B
                                                                                        XFMR, X DRIVE LINES 2,34
 S115 11012B
                                                                                                                                              11
 S124 11013A S PRIME REGISTOR BIT 12
                                                                           T803
                                                                                100158
                                                                                        XFMR, X DRIVE LINES 3,35
                                                                                        XFMR. X DRIVE LINES 4.36
                                                                                                                                              11
                                                                           T804
                                                                                1C014A
              S PRIME REGISTOR BIT 12
 S125 11013B
                                                                                                                                              11
              REQUEST ENABLE SW, CHANNEL 1
                                                                           T805 1D014A
                                                                                        XFMR, X DRIVE LINES 5,37
 S160 1M024A
                                                                                                                                              11
              BANK SELECT SW. CHANNEL 2. BIT O
                                                                                        XFMR, X DRIVE LINES 6,38
                                                                           T806 1C014B
. S200 1M004A
                                                                                                                                              11
                                                                                        XFMR, X DRIVE LINES 7,39
              BANK SELECT SW. CHANNEL 2. BIT 1
                                                                           T807
                                                                                1D014B
      1M004B
 S201
                                                                                                                                              11
                                                                                        XFMR, X DRIVE LINES 8,40
              BANK SELECT SW. CHANNEL 2. BIT 2
                                                                           T808 1C005A
      1M004C
 202
                                                                                        XFMR, X DRIVE LINES 9,41
                                                                                                                                              11
                                                                           T809 10005A
              REQUEST ENABLE SW. CHANNEL 2
 $260 1M024B
                                                                                                                                              11
              BANK SELECT SW. CHANNEL 3. BIT O
                                                                                        XFMR, X DRIVE LINES 10:42
                                                                           T810 1C005B
 5300 1M006A
              BANK SELECT SW. CHANNEL 3. BIT 1
                                                                                                                                              11
                                                                                        XFMR, X DRIVE LINES 11,43
                                                                           T811 1D005B
 S301 1M006B
                                                                                                                                              11
                                                                          T812 1C004A
                                                                                        XFMR, X DRIVE LINES 12,44
              BANK SELECT SW. CHANNEL 3. BIT 2
 $302
      1M006C
               REQUEST ENABLE SW. CHANNEL 3
                                                                                        XFMR, X DRIVE LINES 13,45
                                                                                                                                              11
                                                                           T813 1D004A
 5360 1M024C
               OUTPUT DATA TRANSMITTER - CHANNEL 1, BIT 0
                                                                   14
                                                                                        XFMR, X DRIVE LINES 14,46
                                                                                                                                              11
                                                                                1C004B
                                                                           T814
 T140 1T016A
               OUTPUT DATA TRANSMITTER - CHANNEL 1. BIT 1
                                                                                                                                              11
                                                                   14
                                                                                        XFMR, X DRIVE LINES 15:47
                                                                           T815 1D004B
 T141 1T017A
                                                                                        XFMR, X DRIVE LINES 16:48
                                                                                                                                              11
               OUTPUT DATA TRANSMITTER - CHANNEL 1. BIT 2
                                                                    14
                                                                           T816 1C013A
 T142 1T018A
               OUTPUT DATA TRANSMITTER - CHANNEL 1. BIT 3
                                                                                                                                              11
                                                                    14
                                                                                        XFMR, X DRIVE LINES 17,49
                                                                           T817 1D013A
 T143 1T019A
               OUTPUT DATA TRANSMITTER - CHANNEL 1, BIT 4
                                                                   14
                                                                                        XFMR, X DRIVE LINES 18,50
                                                                                                                                              11
                                                                           T818 1c013B
 T144 1T020A
               OUTPUT DATA TRANSMITTER - CHANNEL 1, BIT 5
                                                                           T819 10013B
                                                                                        XFMR, X DRIVE LINES 19:51
                                                                                                                                              11
                                                                    14
 T145 1T021A
                                                                                                                                              11
               OUTPUT DATA TRANSMITTER - CHANNEL 1, BIT 6
                                                                    14
                                                                                        XFMR, X DRIVE LINES 20,52
                                                                           T820 1C012A
 T146 1T022A
               OUTPUT DATA TRANSMITTER - CHANNEL 1. BIT 7
                                                                    14
                                                                           T821 10012A
                                                                                        XFMR. X DRIVE LINES 21:53
                                                                                                                                              11
 T147 1T023A
               OUTPUT DATA TRANSMITTER - CHANNEL 1. BIT 8
                                                                                                                                              11
                                                                    14
                                                                           T822
                                                                                1C012B
                                                                                        XFMR, X DRIVE LINES 22,54
 T148 1T024A
                                                                                                                                              11
               OUTPUT DATA TRANSMITTER - CHANNEL 1, BIT 9
                                                                    14
                                                                           T823 10012B
                                                                                        XFMR, X DRIVE LINES 23,55
 .T149 1T025A
               OUTPUT DATA TRANSMITTER - CHANNEL 1. BIT 10
                                                                                                                                              11
                                                                           T824 1C003A
                                                                                        XFMR, X DRIVE LINES 24,56
 T150 1T026A
               OUTPUT DATA TRANSMITTER - CHANNEL 1, BIT 11
                                                                   14
                                                                                        XFMR, X DRIVE LINES 25,57
                                                                                                                                              11
                                                                           T825 1D003A
 T151 1T027A
               OUTPUT DATA TRANSMITTER - CHANNEL 1, BIT 12
                                                                                                                                              11
                                                                           T826 1C003B
                                                                                        XFMR. X DRIVE LINES 26,58
                                                                    14
 T152 1T028A
               RESUME 1 TRANSMITTER - CHANNEL 1
                                                                                        XFMR, X DRIVE LINES 27,59
                                                                                                                                              11
                                                                   14
                                                                           T827 1D003B
 T155 1T014A
                                                                                                                                              11
                                                                   14
                                                                                        XFMR, X DRIVE LINES 28,60
               RESUME 2 TRANSMITTER - CHANNEL 1
                                                                           T828 1C002A
 T156 1T015A
               PARITY ERROR TRANSMITTER - CHANNEL 1
                                                                                        XFMR, X DRIVE LINES 29:61
                                                                                                                                              11
                                                                   14
                                                                           T829 10002A
 T157 1T013A
               OUTPUT DATA TRANSMITTER - CHANNEL 2. BIT 0
                                                                    14
                                                                                        XFMR, X DRIVE LINES 30,62
                                                                           T830 1C002B
 T240 1R016A
                                                                                                                                              11
               OUTPUT DATA TRANSMITTER - CHANNEL 2, BIT 1
                                                                    14
                                                                                        XFMR, X DRIVE LINES 31,63
                                                                           T831 1D002B
 T241
       1R017A
               OUTPUT DATA TRANSMITTER - CHANNEL 2. BIT 2
                                                                                        XFMR, Y DRIVE LINES 0,32
                                                                                                                                              12
                                                                   14
                                                                           T900 1E012A
       1R018A
 T242
               OUTPUT DATA TRANSMITTER - CHANNEL 2. BIT 3
                                                                                                                                              12
                                                                                        XFMR, Y DRIVE LINES 1,33
                                                                   14
                                                                           T901 1E018A
 T243 1R019A
               OUTPUT DATA TRANSMITTER - CHANNEL 2, BIT 4
                                                                                        XFMR, Y DRIVE LINES 2,34
                                                                                                                                              12
                                                                   14
                                                                          T902 1E012B
 T244 1R020A
                                                                                        XFMR, Y DRIVE LINES 3,35
                                                                                                                                              12
               OUTPUT DATA TRANSMITTER - CHANNEL 2. BIT 5
                                                                    14
                                                                          T903 1E018B
 T245
       1R021A
                                                                                        XFMR, Y DRIVE LINES 4.36
                                                                                                                                              12
               OUTPUT DATA TRANSMITTER - CHANNEL 2. BIT 6
                                                                    14
                                                                           T904 1E011A
 . T246
       1R022A
               OUTPUT DATA TRANSMITTER - CHANNEL 2, BIT 7
                                                                                        XFMR, Y DRIVE LINES 5,37
                                                                                                                                              12
                                                                    14
                                                                           T905 1E017A
       1R023A
  T247
                                                                           T906 1E011B
                                                                                        XFMR, Y DRIVE LINES 6,38
                                                                                                                                              12
               OUTPUT DATA TRANSMITTER - CHANNEL 2, BIT 8
                                                                    14
 T248 1R024A
                                                                                        XFMR, Y DRIVE LINES 7,39
                                                                                                                                              12
               OUTPUT DATA TRANSMITTER - CHANNEL 2. BIT 9
                                                                           T907 1E017B
  T249
      1R025A
               OUTPUT DATA TRANSMITTER - CHANNEL 2, BIT 10
                                                                    14
                                                                           T908 1E006A
                                                                                        XFMR, Y DRIVE LINES 8,40
                                                                                                                                              12
       1R026A
  T250
                                                                                        XFMR, Y DRIVE LINES 9,41
                                                                                                                                              12
               OUTPUT DATA TRANSMITTER - CHANNEL 2. BIT 11
                                                                           T909 1F019A
                                                                    14
       1R027A
  T251
                                                                                                                                              12
               OUTPUT DATA TRANSMITTER - CHANNEL 2. BIT 12
                                                                           T910 1E006B
                                                                                        XFMR, Y DRIVE LINES 10,42
                                                                    14
       1R028A
  T252
                                                                                                                                              12
               RESUME 1 TRANSMITTER - CHANNEL 2
                                                                           T911 1F019B
                                                                                        XFMR, Y DRIVE LINES 11,43
                                                                    14
  T255
       1R014A
                                                                                                                                              12
                                                                                        XFMR, Y DRIVE LINES 12:44
                                                                   14
                                                                           T912 1E005A
               RESUME 2 TRANSMITTER - CHANNEL 2
       1R015A
                                                                                                                                              12
                                                                           T913 1F018A
                                                                                        XFMR, Y DRIVE LINES 13:45
               PARITY ERROR TRANSMITTER - CHANNEL 2
       1R013A
  T257
                                                                                        XFMR, Y DRIVE LINES 14,46
                                                                                                                                              12
               OUTPUT DATA TRANSMITTER - CHANNEL 3, BIT O
                                                                    14
                                                                           T914 1E005B
  T340 1P016A
                                                                                                                                              12
               OUTPUT DATA TRANSMITTER - CHANNEL 3. BIT 1
                                                                                        XFMR, Y DRIVE LINES 15:47
                                                                    14
                                                                           T915 1F018B
  T341
       1P017A
                                                                                                                                              12
                                                                                        XFMR, Y DRIVE LINES 16,48
                                                                           T916 1E010A
               OUTPUT DATA TRANSMITTER - CHANNEL 3, BIT 2
                                                                    14
  T342 1P018A
                                                                                                                                              12
                                                                                        XFMR, Y DRIVE LINES 17:49
               OUTPUT DATA TRANSMITTER - CHANNEL 3. BIT 3
                                                                           T917 1E016A
  T343
       1P019A
                                                                                                                                              12
                                                                                        XFMR, Y DRIVE LINES 18,50
               OUTPUT DATA TRANSMITTER - CHANNEL 3, BIT 4
                                                                           T918 1E010B
                                                                    14
                                                            14
14
14
14
       1P020A
 T 344
                                                                                        XFMR, Y DRIVE LINES 19:51
                                                                                                                                              12
               OUTPUT DATA TRANSMITTER - CHANNEL 3, BIT 5
                                                                           T919
                                                                                1E016B
       1P021A
  T345
                                                                                                                                              12
               OUTPUT DATA TRANSMITTER - CHANNEL 3. BIT 6
                                                                                       XFMR, Y DRIVE LINES 20,52
                                                                           T920 1E009A
       1P022A
  T346
                                                                                        XFMR, Y DRIVE LINES 21,53
                                                                                                                                              12
                                                                           T921 1E015A
               OUTPUT DATA TRANSMITTER - CHANNEL 3, BIT 7
  T347 1P023A
```


```
T922 1E009B XFMR, Y DRIVE LINES 22,54
                                                                  12
                                                                         W211
                                                                              15026A: OUTPUT DATA GATE TO CHANNEL 2 FROM CHASSIS 1
T923 1E015B XFMR, Y DRIVE LINES 23,55
                                                                  12
                                                                               1RO10B R1, R2, PE GATE TO CHANNEL 2 FROM CHASSIS 1
                                                                         W212
                                                                                                                                           14
T924 1E004A XFMR, Y DRIVE LINES 24,56
                                                                  12
                                                                                      OUTPUT DATA GATE TO CHANNEL 2 FROM CHASSIS 2
                                                                         M220
                                                                               15021A
T925 1F017A XFMR, Y DRIVE LINES 25.57
T926 1E004B XFMR, Y DRIVE LINES 26.58
                                                                  12
                                                                                      OUTPUT DATA GATE TO CHANNEL 2 FROM CHASSIS 2
                                                                         W221 10027B
                                                                  12
                                                                                      R1. R2. PE GATE TO CHANNEL 2 FROM CHASSIS 2
                                                                         W222 1R011B
T927 1F0178 XFMR, Y DRIVE LINES 27,59
                                                                  12
                                                                                      OUTPUT DATA GATE TO CHANNEL 2 FROM CHASSIS 3
                                                                         W230
                                                                              19022B
T928 1E003A XFMR, Y DRIVE LINES 28,60
                                                                  12
                                                                                      OUTPUT DATA GATE TO CHANNEL 2 FROM CHASSIS 3
                                                                              10028B
                                                                         W231
T929 1F016A XFMR, Y DRIVE LINES 29.61
                                                                  12
                                                                         W232 1R012B
                                                                                      R1, R2, PE GATE TO CHANNEL 2 FROM CHASSIS 3
T930 1E003B XFMR, Y DRIVE LINES 30,62
                                                                  12
                                                                         W300 10001B ENABLE R TO S, CH 3
T931 1F016B XFMR, Y DRIVE LINES 31:63
                                                                  12
                                                                                      ENABLE R TO S, CH 3
                                                                         W301
                                                                               10004B
T964 1F005A XFMR, Y DRIVE LINES 64,96
                                                                  13
                                                                                      INPUT ENABLE OUTPUT GATE + CH 3
                                                                         W302
                                                                               10011B
T965 1G018A XFMR, Y DRIVE LINES 65,97
                                                                  13
                                                                                      ENABLE R TO Z, CHANNEL 3
                                                                         W303 10017B
T966 1F005B XFMR, Y DRIVE LINES 66,98
                                                                  13
                                                                         W304 10023B
                                                                                      ENABLE R TO Z, CHANNEL 3
T967 1G018B XFMR, Y DRIVE LINES 67,99
                                                                  13
                                                                                      OUTPUT DATA GATE TO CHANNEL 3 FROM CHASSIS 1
                                                                         W310 10020B
T968 1F004A XFMR, Y DRIVE LINES 68:100
                                                                  13
                                                                                      OUTPUT DATA GATE TO CHANNEL 3 FROM CHASSIS 1
                                                                         W311 10026B
T969 1G017A XFMR, Y DRIVE LINES 69:101
                                                                  13
                                                                                      R1, R2, PE GATE TO CHANNEL 3 FROM CHASSIS 1
                                                                         W312 1P0108
T970 1F004B XFMR, Y DRIVE LINES 70:102
                                                                  13
                                                                         W320 100218
                                                                                      OUTPUT DATA GATE TO CHANNEL 3 FROM CHASSIS 2
T971 16017B XFMR, Y DRIVE LINES 71:103
                                                                  13
                                                                         W321 10027B
                                                                                      OUTPUT DATA GATE TO CHANNEL 3 FROM CHASSIS 2
T972 16006A XFMR, Y DRIVE LINES 72:104
                                                                         W322 1P011R R1, R2, PE GATE TO CHANNEL 3 FROM CHASSIS 2
                                                                  13
T973 16012A XFMR, Y DRIVE LINES 73:105
                                                                  13
                                                                         W330 100228
                                                                                      OUTPUT DATA GATE TO CHANNEL 3 FROM CHASSIS 3
                                                                                                                                           14
7974 16006B XFMR, Y DRIVE LINES 74,106
                                                                                      OUTPUT DATA GATE TO CHANNEL 3 FROM CHASSIS 3
                                                                  13
                                                                         W331
                                                                              10028B
T975 1G0128 XFMR, Y DRIVE LINES 75:107
                                                                  13
                                                                         W332 1P0128 R1, R2, PE GATE TO CHANNEL 3 FROM CHASSIS 3
                                                                                                                                           14
T976 16005A XFMR, Y DRIVE LINES 76:108
                                                                  13
                                                                         W850 1E021A ENARLE SENSE RANK O
T977 1G011A XFMR, Y DRIVE LINES 77:109
                                                                  13
                                                                         W851 1E021B ENABLE SENSE RANK O
T978 1G005B XFMR, Y DRIVE LINES 78:110
                                                                  13
                                                                         W852 1F0214 ENABLE SENSE RANK 1
                                                                                                                                           10
T979 16011B XFMR, Y DRIVE LINES 79:111
                                                                  13
                                                                         W853 1F0218 EEABLE SENSE RANK 1
T980 1F003A XFMR, Y DRIVE LINES 80,112
                                                                  13
                                                                         Y000 1C022A SENSE AMP BANK O BIT O
T981 16016A XFMR, Y DRIVE LINES 81,113
                                                                  13
                                                                         YOO1 1F022A SENSE AMP BANK 1 BIT O
T982 1F003B XFMR, Y DRIVE LINES 82:114
                                                                  13
                                                                         A22041 010X
                                                                                      SENSE AMP BANK O BIT 1
T983 1G016B XFMR, Y DRIVE LINES 83:115
                                                                  13
                                                                                      SENSE AMP BANK 1 BIT 1
                                                                         Y011 1F022A
T984 1F002A XFMR, Y DRIVE LINES 84:116
                                                                  13
                                                                         Y020 10023A
                                                                                      SENSE AMP BANK O BIT 2
T985 1G015A XFMR, Y DRIVE LINES 85:117
                                                                                      SENSE AMP BANK 1 BIT 2
                                                                  13
                                                                         Y021 1E023A
T986 1F002B XFMR, Y DRIVE LINES 86:118
T987 1G015B XFMR, Y DRIVE LINES 87:119
                                                                  13
                                                                         Y030 ID023A SENSE AMP BANK O BIT 3
                                                                  13
                                                                                      SENSE AMP BANK 1 BIT 3
                                                                         Y031 1F023A
T988 1G004A XFMR, Y DRIVE LINES 88:120
                                                                  13
                                                                                      SENSE AMP BANK O BIT 4
                                                                         Y040 1C024A
T989 16010A XFMR, Y DRIVE LINES 89,121
                                                                  13
                                                                         Y041 1E024A
                                                                                      SENSE AMP BANK 1 BIT 4
T990 1G004B XFMR, Y DRIVE LINES 90:122
                                                                  13
                                                                                      SENSE AMP BANK O BIT 5
                                                                         Y050 10024A
T991 1G010B XFMR, Y DRIVE LINES 91:123
                                                                  13
                                                                         Y051 1F024A
                                                                                      SENSE AMP BANK 1 BIT 5
T992 1G003A XFMR, Y DRIVE LINES 92:124
                                                                  13
                                                                                      SENSE AMP BANK O BIT 6
                                                                         Y060 1C025A
T993 16009A XFMR, Y DRIVE LINES 93:125
                                                                  13
                                                                                      SENSE AMP BANK 1 BIT 6
                                                                         Y061 1E025A
T994 1G003B XFMR, Y DRIVE LINES 94,126
                                                                  13
                                                                                      SENSE AMP BANK O BIT 7
                                                                         Y070
                                                                              1D025A
T995 1G009B XFMR, Y DRIVE LINES 95,127
                                                                                      SENSE AMP BANK 1 BIT 7
                                                                 13
                                                                         Y071 1F025A
W100 10003B ENABLE R TO S, CH 1
                                                                                      SENSE AMP BANK O BIT 8
                                                                         Y080 1C026A
W101 100068 ENABLE R TO S,CH 1
                                                                                      SENSE AMP BANK 1 BIT 8
                                                                         Y081 1E026A
             INPUT ENABLE OUTPUT GATE CH 1
W102 10013B
                                                                         Y090 10026A
                                                                                      SENSE AMP BANK O BIT 9
W103 10019B ENARLE R TO Z, CHANNEL 1
                                                                         Y091 1F026A
                                                                                      SENSE AMP BANK 1 BIT 9
W104 10025B
             ENABLE R TO Z. CHANNEL 1
                                                                                      SENSE AMP BANK O BIT 10
                                                                         Y100 1C027A
WITO 15020B OUTPUT DATA GATE TO CHANNEL 1 FROM CHASSIS 1
                                                                                      SENSE AMP BANK 1 BIT 10
                                                                         Y101 1E027A
W111 1S026B
             OUTPUT DATA GATE TO CHANNEL 1 FROM CHASSIS 1
                                                                  14
                                                                         Y110 1D027A
                                                                                      SENSE AMP BANK O BIT 11
             R1, R2, PE GATE TO CHANNEL 1 FROM CHASSIS 1
W112 1T010B
                                                                  14
                                                                         Y111 1F027A
                                                                                      SENSE AMP BANK 1 BIT 11
W120 15021B OUTPUT DATA GATE TO CHANNEL 1 FROM CHASSIS 2
                                                                  14
                                                                         Y120 1C028A
                                                                                      SENSE AMP BANK O BIT 12
W121 15027B
             OUTPUT DATA GATE TO CHANNEL 1 FROM CHASSIS 2
                                                                                      SENSE AMP BANK 1 BIT 12
                                                                 14
                                                                         Y121
                                                                               1E028A
W122 1TO11B R1, R2, PE GATE TO CHANNEL 1 FROM CHASSIS 2
                                                                         Y130 10028A SENSE AMP BANK O PARITY BIT 13
             OUTPUT DATA GATE TO CHANNEL 1 FROM CHASSIS 3
W130 15022B
                                                                         Y131 1F028A SENSE AMP BANK 1 PARITY BIT 13
                                                                 14
             OUTPUT DATA GATE TO CHANNEL 1 FROM CHASSIS 3
W131 1S028B
                                                                 14
                                                                         Z000 11015A Z REGISTER BIT 0
W132 1T012B R1, R2, PE GATE TO CHANNEL 1 FROM CHASSIS 3
                                                                 14
                                                                         Z001 110158 Z REGISTER BIT 0
W200 10002B ENABLE R TO S.CH 2
                                                                         ZO10 11016A Z REGISTER BIT 1
W201 10005B
             ENABLE R TO S.CH 2
                                                                         ZO11 1IO168 Z REGISTER BIT 1
W202 10012B
             INPUT ENABLE OUTPUT GATE CH 2
                                                                         Z020 11017A Z REGISTER BIT 2
W203 10018B ENABLE R TO Z. CHANNEL 2
                                                                         Z021 110178 Z REGISTER BIT 2
W204 10024B ENABLE R TO Z, CHANNEL 2
                                                                         Z030 11018A Z REGISTER BIT 3
W210 1S020A OUTPUT DATA GATE TO CHANNEL 2 FROM CHASSIS 1
                                                               14
                                                                         Z031 1I018B Z REGISTER BIT 3
```


Z040	11019A	Z REGISTER BIT 4	7
Z041	11019B	Z REGISTER BIT 4	7
Z050	110204	Z REGISTER BIT 5	8
Z051	110208	Z REGISTER BIT 5	
Z060	11021A	Z REGISTER BIT 6	7
Z061	110218	Z REGISTER BIT 6	7
Z070	11022A	Z REGISTER BIT 7	
Z071	11022B	Z REGISTER BIT 7	8
Z080	11023A	Z REGISTER BIT 8	7
Z081	110238	Z REGISTER BIT 8	7
Z090	11024A	Z REGISTER BIT 9	8
Z091	11024B	Z REGISTER BIT 9	8
Z100	11025A	Z REGISTER BIT 10	7
Z101	11025B	Z REGISTER BIT 10	7
Z110	11026A	Z REGISTER BIT 11	8
Z111	11026B	Z REGISTER BIT 11	8
Z120	11027A	Z REGISTER BIT 12	7
Z121	11027B	Z REGISTER BIT 12	7
Z130	11028A	Z REGISTER PARITY BIT 13	8
Z131	11028B	Z REGISTER PARITY BIT 13	٤








































SECTION 2

AUXILIARY MEMORY UNIT

POWER DISTRIBUTION AND MCS PROTECTION DRAWINGS





SECTION 3

I/O UNIT

THEORY OF OPERATION

SECTION 3

INPUT/OUTPUT UNIT

The 8495 I/O Unit provides additional data channels for the basic 8490 system. Each I/O Unit contains two buffered, bidirectional data channels designated channel 2 and channel 3. A maximum of five peripheral equipments may be connected to each data channel. The I/O Unit also has provisions for controlling memory-to-memory data transfers without intervention from the Compute Unit. However, the I/O Unit requires information from the Compute Unit to initiate I/O activity.

The basic cabinet configuration can also be altered to include an I/O Unit and one or two banks of memory. The 8496 I/O and Memory Unit contains an I/O Unit and one memory bank (8,192 storage locations); the 8497 I/O and Memory Unit contains an I/O Unit and two banks of memory (16,384 storage locations). Both of these cabinet configurations contain all the control circuitry necessary to operate the individual units.

GENERAL THEORY OF OPERATION

Figure 3-1 is a simplified, functional block diagram of an I/O Unit. This diagram presents only channel 2 and the logic which is common to both channels 2 and 3. The following descriptions consider the functional operation of an I/O Unit with respect to the various types of operations which involve this unit. All of the discussions, except memory-to-memory transfer, assume operation on channel 2, since a given operation is identical for either channel.

EXTERNAL FUNCTION

The 8490 selects an external equipment or requests its status by an external function. For equipment attached to the channels in an I/O Unit, this EF code




Figure 3-1. I/O Unit Simplified Functional Block Diagram

and the necessary control signals are transmitted to the I/O Unit. If the I/O Unit has been previously cleared by an internal or external control signal, the correct channel select signal enables the priority circuitry for an EF operation. When the EF code is available on the data lines from the Compute Unit, the Compute Unit transmits a function ready signal to the I/O Unit. This signal conditions the compute interface control logic to generate the signal which gates the EF code into the BFR. A signal from the compute interface control logic also enables the I/O control logic to generate the signal which gates the EF code out of the BFR onto the data lines to the external equipment. After the EF code has been sensed, the external equipment returns an output resume signal to the I/O Unit. This signal is transmitted to the Compute Unit by the I/O Unit. When the Compute Unit receives the output resume, the function ready and data signals are removed.

INPUT TO A

In response to an EF status request by the Compute Unit, the external equipment generates a status response code. An input-to-A operation is required to transmit this code from the external equipment through the channel 2 logic to the Compute Unit. Channel 2 must be selected by the channel select code from the Compute Unit. The sequence of events is initiated by an input-to-A signal from the Compute Unit. This signal causes the compute interface control logic to enable the I/O control logic. The I/O control logic sends an input request to the external equipment. This signal causes the external equipment to place the status word on the data lines and to generate an input ready signal. When this signal is received by the I/O control logic, the input request signal is removed and the data is gated into the BFR. The I/O control logic then gates the contents of the BFR onto the data lines to the Compute Unit. After the status word has been received by the Compute Unit, the input-to-A signal ceases. The removal of this signal results in the clearing of the channel 2 BFR and I/O control logic.

INTERRUPT

The I/O Unit contains separate interrupt logic for each channel. Two external interrupt lines and an input disconnect line are associated with each channel. Any of these lines may be activated by any equipment serviced by the channel. Each channel also contains provisions for a buffer termination interrupt. At the end of a buffer, as determined by the compare logic, a terminate buffer signal is sent to the interrupt logic. Whenever any interrupt is active, the correct interrupt signal is sent to the Compute Unit. This signal causes the Compute Unit to perform the routine necessary to satisfy the interrupt. Input disconnect and buffer termination signals also result in a clear signal to the channel selection and priority logic. This signal frees channel 2 for the next I/O operation involving this channel.

INPUT BUFFER

For an input buffer, the I/O Unit buffers data from an input device into a selected block of memory locations in a Memory Unit. A select channel code from the Compute Unit determines which channel will be affected by control signals from the Compute Unit. However, prior to the initiation of the input buffer, the Compute Unit sets the FWA in the BER, the LWA+1 in the BXR, and the bank designation in the BBC for channel 2. The data for the registers and control is transmitted, one word at a time, over the data lines and placed in the proper register or control. These words control the address selection for each data word and the repetition of the buffer operation.

When an initiate buffer input signal arrives, the channel select and priority logic and the I/O control logic are conditioned for an input buffer operation. As a result of this signal, the I/O control logic sends an input request signal to the input equipment. When the input word is placed on the data lines to the BFR, the input equipment sends an input ready signal to the I/O Unit. As a result of this signal, the I/O control logic removes the input request, gates the input word into the BFR, and sends a write signal to the Memory Unit. The I/O control logic then places the contents of the BER, BBC, and BFR on the data lines to the Memory Unit and sends a memory request to the Memory Unit. This signal causes the Memory Unit to store the data word at the address specified by the contents of the BER in the bank designated by the contents of the BBC.

After the data has been stored, the Memory Unit returns a resume I signal to the I/O control logic. This logic then generates the signals necessary to increase the contents of the BER by one, clear the BFR, and generate another input request. When the next input ready signal is received by the input equipment, the preceding steps are repeated for the next input word. This process is repeated for each input word until the contents of the BER equals the contents of the BXR. When they are equal, the compare logic sends a terminate buffer signal to the interrupt logic. This logic then generates the required interrupt and clears the channel 2 control logic.

OUTPUT BUFFER

The logic of the I/O Unit is a part of the transfer of data from a selected block of memory locations in a Memory Unit to an output equipment. Channel 2, to which the output device is attached, is selected by a channel select code from the Compute Unit. Prior to the initiation of the output buffer, the Compute Unit sets the LWA + 1 in the BXR, the FWA in the BER, and the bank designation in the BBC.

When the initiate buffer output signal occurs, it conditions the channel select and priority logic and the I/O control logic. The I/O control logic then gates

the contents of the BER and BBC onto the address selection lines to the Memory Unit and generates a read signal. The I/O control logic then sends a memory request signal to the Memory Unit. This signal initiates the memory cycle which reads the contents of the location as specified by the address selection. When this data is available, a resume I signal is sent to the I/O Unit.

The receipt of the resume I signal causes the I/O control logic to remove the address selection and memory request signals from the lines; to gate the output data word from the Memory Unit onto the data lines to the output equipment; to send an information ready signal to the output equipment.

After the output equipment has processed the data word, an output resume signal is sent to the I/O Unit. This signal causes the I/O control logic to remove the output data and the information ready signal from the lines and to enter a resume cycle which clears the BFR and increases the contents of the BER by one. The next address is then gated onto the address selection lines. The buffer cycle is then repeated for the next output word. This repetition continues until the contents of BER equals the contents of the BXR, at which time a terminate buffer signal is sent to the interrupt logic. The interrupt logic then generates the correct interrupt signal and clears the channel 2 logic.

MEMORY-TO-MEMORY TRANSFER

Both channels of an I/O Unit participate in the transfer of a block of data from one memory area to another. Basically, channel 2 performs an output buffer and channel 3 performs an input buffer. However, only the BFR for channel 3 is used for both operations, so data is stored in another memory area instead of being transmitted to external equipment.

The channel 2 select code is used to enable the channel 2 priority logic. Prior to the initiation of the memory-to-memory transfer, the Compute Unit sets in the BER, BXR, and BBC the FWA, LWA+1, and bank designation, respectively, for the memory area from which data is to be transferred. Similar data is also set in channel 3 controls for the memory data area to which data is to be transferred.

The Compute Unit then issues a memory-to-memory signal which sets a control in the priority logic. This control conditions the I/O control logic of channels 2 and 3 to perform the required operations. The memory-to-memory transfer is initiated by an IBO2 or IBO3 instruction.

The I/O control logic gates the contents of the channel 2 BER and BBC onto the address selection lines and sends a read signal to the Memory Unit.

The I/O control logic then generates a memory request which initiates the reading of the first data word at the location specified by the address selection.

When the data is available, the Memory Unit returns a resume I signal to the I/O Unit to remove the read, memory request, and address selection signals and to gate the data into the channel 3 BFR. The channel 2 I/O control logic then performs a resume cycle which increases the contents of the channel 2 BER by one.

The channel 3 I/O control logic gates a write signal and the contents of the channel 3 BER, BBC, and BFR onto the signal lines to the selected memory module. A memory request signal is then sent to the Memory Unit to initiate the storage of the data word at the location specified by the channel 3 address selection. After the data has been stored, a resume I signal is returned. This signal causes the channel 3 I/O control logic to remove all channel 3 data and control signals and to perform a resume cycle which increases the contents of the channel 3 BER by one and clears channel 3 BFR.

At the completion of the channel 2 resume cycle, the channel 2 logic begins the repetition of the memory-to-memory transfer by selecting the address of the next word. This process is performed while the channel 3 operation is being completed. The operations involving channels 2 and 3 are repeated for each word to be transferred until the contents of the channel 2 BER equals the contents of the channel 2 BXR. When these quantities are equal, the memory-to-memory transfer is terminated.

DETAILED THEORY OF OPERATION

The following paragraphs describe the logic contained in each of the blocks shown in Figure 3-1. In most cases, only channel 2 logic is discussed. It is assumed that the operation of channel 3 logic is identical.

CHANNEL SELECT AND PRIORITY

The logic in this group includes most of the circuitry which establishes initial operating conditions and which provides the control signals that condition other logic circuits to perform the required operation.

Channel Select

The channel select logic translates a select code from the Compute Unit to determine if channel 2 or channel 3 is selected. This circuitry provides the required enable signals to other portions of the logic in the I/O Unit to provide operation on the selected channel, Figure 3-2.




Figure 3-2. Channel Select Logic

Channel 2 Busy Logic

When channel 2 is selected, an initiate buffer input signal satisfies the AND input to the set side of K450/K451, Figure 3-3. Similarly, if channel 2 is selected, an initiate output buffer signal satisfies the AND input to the set side of K452/K453. The set outputs of these flip-flops enable the I/O control logic for their respective operations. However, these flip-flops are never set at the same time.

A reset output from each flip-flop forms an AND gate to J910. When either flip-flop is set, the AND is disabled and a 1 output occurs from J910. This 1 causes T279 to send a channel 2 busy signal to the Compute Unit. This signal prevents the Compute Unit from initiating any other operation involving channel 2 until the input or output buffer has been completed. A reset output from each flip-flop also feeds the function ready logic. One of these signals disables the function ready logic whenever channel 2 is performing as a buffer.

Clear Logic

The clear logic of channel 2 generates the signals necessary to clear the channel 2 control logic. These clear signals are necessary when a master clear or clear buffer control signal is generated by the Compute Unit or when an input disconnect or buffer termination interrupt occurs, Figure 3-4.




Figure 3-3. Channel 2 Busy Logic

Whenever there is a 1 input to J800, the resulting 1 outputs from J802 and J804 clear the channel 2 control logic. A master clear signal produces a 0 output from R075 and R077 which is applied to J504. This produces a 1 input to J800. J912 has a 1 output when a buffer termination interrupt occurs on channel 2. A clear buffer control signal produces a 1 from R074. If channel 2 is selected, the AND input to the set side of K472/K473 is satisfied. When resume II flip-flop resets and resume III flip-flop sets during the resume cycle, the set output of K472/K473 sets K474/K475. The set output of K474/K475 resets K472/K473 and is applied to J800. The clear signal from J802 resets K474/K475 after a 5 microsecond delay.

Priority

The priority logic enables one channel or the other to perform an input or output operation. Since both channels share the same memory lines, both cannot operate simultaneously. Figure 3-5 shows the channel 2 priority logic and a coincidence inverter. Channel 3 is identical to channel 2 except for the coincidence inverter.

When flip-flop K700/K701 is set, its reset output enables the transfer of the contents of BER and BBC to memory. The set output enables various parts of the I/O control logic for channel 2 operation.

When a channel 2 write request occurs and there is no channel 3 read or write request, a set output of K714/K715 and reset outputs of K772/K773

and K764/K765 satisfy one AND input to K700/K701. Similarly, when a channel 2 read request occurs and there is no channel 3 read or write request and data is not currently being gated from memory to BFR, a set output from K722/K723, a 1 from J946, and reset outputs from K772/K773 and K764/K765 satisfy the other AND input to K700/K701.




Figure 3-4. Channel 2 Clear Logic

Inverter J917 serves as a coincidence circuit if channel 2 and channel 3 priority conditions should occur simultaneously. This circuit ensures that channel 2 takes priority in such a situation. If there is a read or write request on channel 2 and a read or write request on channel 3, the two AND inputs to J917 are disabled. If neither channel 2 priority flip-flop nor channel 3 priority flip-flop is set, all inputs to J917 are 0. The resulting 1 output from J917 sets K700/K701. The channel 2 priority flip-flop is reset by any of the following conditions:

<u>Inverter</u>	Condition
J804	Clear channel 2 logic
J936	Channel 2 resume cycle
J947	Data from memory available for channel 2




Figure 3-5. Channel 2 Priority Logic

COMPUTE INTERFACE LOGIC

Figure 3-6 shows the channel 2 compute interface logic except function ready which is described with external function logic.

Set BER, BXR, and BBC Logic

This control logic, under the direction of the Compute Unit, generates the commands necessary to enter the FWA in the BER, the LWA + 1 in the BXR, and the memory bank designation in the BBC.

When the set BBC command is generated by the Compute Unit, the output of R069 is 1. This 1 produces a 0 output from J954 and a 1 output from J966. If channel 2 is selected, the AND input to J951 is satisfied, and the set BBC channel 2 is generated. This command gates the memory bank designation from the data receivers into the BBC. The 0 output from J954 is inverted by J960. After 0.1 microsecond, a 1 output is applied to J966. As a result of this input, the output of J966 switches to a 0, which disables the AND input to J951 and removes the set BBC channel 2 command.

The operation of control logic for each of the other commands is the same. If channel 2 is selected when the command is given by the Compute Unit,






Figure 3-6. Compute Interface Logic

the appropriate command is given to perform the required gating. After 0.1 microsecond, the 1 output of D403 produces a 0 output at J966 to disable the gating command.

BER to A

When the BER to A command is generated by the Compute Unit and channel 2 is selected, the AND input to J901 is satisfied. The resultant 1 outputs from J902 and J903 gate the contents of the BER to the data transfer network. The 0 outputs from J901 gate this data onto the data lines to the Compute Unit.

BUFFER EXIT REGISTER

The BXR is a 13-stage register which holds the LWA+1 for a buffering operation. Only one control affects the operation of the BXR. This control, A to BXR, gates the 13-bit LWA+1 from the data receivers into the BXR. Figure 3-7 shows the lower order three stages of the BXR. The 1 outputs from J962 through J965 in the compute interface logic gate the 13-bit LWA+1 from the data receivers into the BXR by a forced transfer. Inverters J720 through J732 invert the output of the corresponding receivers. Thus, when the output of R150 is 0, the 1 output from J720 resets K300/K301. When the output of R150 is a 1, K300/K301 is set. The only outputs from the BXR are to the logic which compares the contents of the BXR with the contents of the BER.




Figure 3-7. Typical Channel 2 BXR Stages

BUFFER ENTRANCE REGISTER

The BER is a 13-stage, double-ranked register which contains the current address (initially the FWA) for a buffer operation. The double-ranked feature of this register permits it to operate as an additive counter. At the completion of each buffer operation, the contents of rank I is transferred to rank II. An advance pulse complements the contents of rank II to rank I in such a manner that the current address is increased by one.

Figure 3-8 shows the lower order three stages of the BER. A 1 output from J934 enables the forced transfer of rank I to rank II. A 1 output from J938 advances the count. The lowest order stage is complemented by each advance pulse. The other stages are complemented only if all lower order stages of rank II are set. Thus, the count would advance in the following manner:

When the count reaches 111, an advance pulse is generated for the next group of three stages. The count in rank I represents the current address for a buffer operation. This address is sampled by the compare logic. The contents of the BER can be transferred through the data transfer network to the Compute Unit or to a selected Memory Unit.

BUFFER BANK CONTROL

The BBC consists of three flip-flops, Figure 3-9. The memory bank designation for a buffer is sent from the Compute Unit through the data receivers to the BBC. For each buffered word, the contents of the BBC and BER are placed on the lines to memory to select the correct address for each memory reference. The contents of the BBC remains unchanged during a buffer. It is only changed when a new bank designation is sent from the Compute Unit.

BUFFER DATA REGISTER

The BFR contains 13 stages. All buffer data which enters or leaves the I/O Unit is stored temporarily in the BFR. Figure 3-10 shows three typical stages of the BFR.




Figure 3-8. Typical Channel 2 BER Stages




Figure 3-9. Channel 2 Buffer Bank Control




Figure 3-10. Typical Channel 2 BFR Stages

Data can enter the BFR from the Compute Unit, a Memory Unit, or an external equipment connected to channel 2, as determined by the gating signal. All data words are entered into BFR by a transfer of 1's. Similarly, with the correct gating, data can be transferred to the Compute Unit, a Memory Unit, or an external equipment. After the data word in the BFR has been transferred to the correct unit or equipment, a signal from the I/O control logic clears the BFR to receive the next data word.

DATA RECEIVERS

Thirteen receivers terminate the data lines from the Compute Unit, Figure 3-11. When a 1 is applied to a transmitter at the other end of the line, the output of the associated receivers becomes a 1. A group of 13 inverters, 1 per receiver, provides reset inputs for forced transfers. When the output of a




Figure 3-11. Typical Data Receivers

receiver is 0, the associated inverter has a 1 output. The data receivers and inverters are used to transfer the FWA to the BER, the LWA+1 to the BXR, and data from the Compute Unit to the BFR. Bits 1 through 4 also transfer the bank designation to the BBC. Four inverters provide additional 1 outputs for bits 1, 2, 3, and 4. The data receivers are common to both channels 2 and 3.

DATA TRANSFER NETWORK

The data transfer network consists of the transmitters and associated inverters necessary to transfer data to the Compute and Memory Units and address selection to the Memory Unit. The data transfer network is shared by channels 2 and 3.

Data to Memory Unit

Both the channel 2 BFR and channel 3 BFR provide inputs to inverters J850 through J862, Figure 3-12. For example, J850 receives an input from the reset side of stage 00 of both BFR's. Each signal is gated by the output of an inverter in the I/O control logic for the respective channels. Thus, if the




Figure 3-12. Data-to-Memory Logic

channel 2 I/O control logic generates the command BFR to memory, the 1 outputs from J932 and J933 gate the contents of channel 2 BFR into the inverters. The 1 outputs of J932 and J933 enable one AND input to each inverter and the output of a given inverter is dependent on the input from an associated stage of the BFR. Thus, if stage 00 is set, the input to J850 is a 0 and the output of J850 is a 1. If stage 00 is reset, the input to J850 is a 1 and the output of J850 is a 0. Therefore, the output of inverters J850 through J862 effectively duplicates the set output of every stage of channel 2 BFR.

When channel 2 is active, the 0 outputs from J532 and J533 disable the other AND gate to each inverter to prevent channel 3 information from entering these inverters.

When the BFR to memory command occurs for either channel, a 0 is applied at the inputs to J766 and J765. The resulting 1 outputs from these inverters gate the outputs of J850 through J862 into T000 through T012. These transmitters place the data on the data lines to the memory stack.

Bank and Address Selection

Inverters J770 through J785 and transmitters T020 through T035 transfer the bank and address selection to memory, Figure 3-13. This network is shared by channels 2 and 3. The operations of the channels are identical. When the channel 2 I/O control logic generates a BER/BBC to memory, signal 1 outputs result from J943, J944, and J945. These 1's enable the transfer of the contents of the BER and BBC to the transfer network.

For example, the 1 output of J943 enables J770 to follow the contents of stage 00 of channel 2 BFR. When stage 00 is set, the reset output provides a 0 to J770, and the output of J770 is 1. When stage 00 is reset, the reset output is 1, and the output of J770 is 0. Thus, the output of J770 duplicates the set output of stage 00. The contents of every stage of channel 2 BER and BBC is transferred to the network in this manner. The outputs from J770 through J785 are applied to T020 through T035, respectively. The transmitters then place the bank and address selection on the lines to memory. The signals on these lines select a bank in a Memory Unit and an address in that bank for the memory reference required by channel 2.

BER, BFR to Compute Unit

Inverters J750 through J762 and transmitters T150 through T162 permit the transfer to the Compute Unit of the contents of the BER or BFR in either channel, Figure 3-14. The operation is identical for both registers in both channels, except that only 12 bits are transferred from the BFR's. When the compute interface logic generates the command BER to A, J902 and J903 have 1 outputs. These 1 outputs gate the contents of the BER into the inverters. For example, when stage 00 is set, a 0 from the reset output of

IJe√.

Figure 3-13. Bank and Address Selection




Figure 3-14. BER, BFR-to-Compute Logic

this stage disables the AND input to J750 and the output of J750 goes to 1. If stage 00 is reset, the 1 from the reset output of this stage satisfies the AND input to J750 and the output of J750 is a 0. The outputs of J750 through J762, therefore, duplicate the set outputs of the BER. When any of the conditions are present which require data to be transmitted to the Compute Unit, a 0 is applied to the AND inputs to J763 and J764. The resultant 1 outputs gate the outputs of J750 through J762 into the transmitters, which place the data on the lines to the Compute Unit.

INTERRUPT LOGIC

Basically, the interrupt logic in the I/O Unit functions as a repeater network. When an interrupt signal is generated by an external equipment on the compare logic, the interrupt logic receives this signal and transmits it to the Compute Unit, Figure 3-15.

Buffer Termination

A buffer termination interrupt occurs in two ways. An input disconnect from the equipment currently involved in a buffer operation on channel 2 produces a 1 output from R714. Because D714 delays the application of the 1 to J909, the output of J909 is still 1. Therefore, the AND input to J911 is satisfied. The 0 output from J911 is inverted to a 1 by J912 and applied to T283. A buffer termination interrupt is then sent to the Compute Unit. After 0.2 microsecond, the 1 output of J909 switches to a 0 which disables the AND input to J911 and removes the buffer termination interrupt. A buffer termination interrupt is also generated during the resume cycle for the last buffer operation. At this time, the contents of BER equals BXR and the output of J735 is 1. This 1 and the 1 from the set side of the resume III flip-flop (K721) satisfy the other AND input to J911, which results in the buffer termination interrupt. Regardless of how the interrupt is generated, a 1 output from J912 causes the clear logic to clear the buffer control logic.

Interrupts 1 and 2

The operation of interrupt 1 is identical to the operation of interrupt 2. When a given interrupt is activated by an equipment on channel 2, a 1 results from the associated receiver. This 1 is applied directly to the transmitter which sends the correct interrupt to the Compute Unit.

Parity Error

A resume signal from memory to channel 2 results in a 1 output from D722. This signal sets K730/K731. This flip-flop remains set until a similar resume signal occurs for channel 3 or the channel 2 clear logic is activated.

If a parity error occurs during a read operation on channel 2, the AND input to the set side of K726/K727 is satisfied. The set output of the flip-flop is




Figure 3-15. Channel 2 Interrupt Logic

applied to T281, which results in a parity error signal. This signal is removed by any of the following conditions:

- 1. Channel 2 is selected and a new input or output buffer is initiated.
- 2. A master clear occurs.
- 3. A channel 2 clear buffer control signal occurs.

NOTE: The remainder of the I/O logic is discussed as it applies to a particular type of I/O operation.

EXTERNAL FUNCTION LOGIC

When the channel clear logic is activated, the 1 outputs from J802 and J804 place flip-flops K450/K451, K452/K453, and K724/K725 in the reset condition, Figure 3-16. If the external function code is to be transferred to an equipment on channel 2, the Compute Unit generates the select code for channel 2, places the EF code on the data lines, and sends a function ready signal. The resultant 1 outputs from R063 and J702 and the reset outputs from K450/K451 and K452/K453 satisfy the AND input to J905; the resultant 1 outputs from J906 and J907 gate the EF code from the data receivers into the channel 2 BFR. The 0 output from J905 also disables the AND inputs to J949 and J950. The 1 outputs from these inverters gate the EF code out of the BFR to T700 through T712, which places this code on the channel 2 external data lines.

The 1 output from J906 to T714 is delayed 0.5 microsecond. When this output switches to a 1, a function ready signal is sent to the external equipment. The function ready signal gates the EF code into an external equipment. After the code has been sensed, the external equipment sends an output resume to the channel 2 logic. Receipt of this signal causes the channel 2 logic to clear the channel 2 BFR and to transmit a resume to the Compute Unit from T077. This signal causes the Compute Unit to remove the function ready and data from the signal lines.

INPUT-TO-A LOGIC

For an input-to-A operation on channel 2, the Compute Unit generates the correct select code for channel 2 and an input-to-A signal. This signal initiates the reading of a status word from an external equipment on channel 2 and the transmission of this word through the I/O Unit to the A register in the Compute Unit. Figure 3-17 shows the channel 2 logic involved in an input-to-A operation. Normally, flip-flop K704/K705 is reset by the clear logic at the end of any operation involving channel 2. When channel 2 is




Figure 3-16. Channel 2 External Function Logic




Figure 3-17. Channel 2 Input-to-A Logic

selected, a 0 output results from J700 and a 1 output results from J704. When the input-to-A signal is generated by the Compute Unit, the output of R073 is 0. The 0 outputs from J700 and R073 disable the AND inputs to J925. The output of J925 switches to 1, which causes an input request to be sent to the external equipment through T713.

When the input word is available on the data lines, the external equipment sends an input ready to the I/O Unit. The resulting 1 output from R717 combines with the 1 output from J925 to set K712/K713. Inverter J926 inverts the 1 output from R717 to a 0, which is applied to J927 and J928. The other input to these inverters is held at 0 by D700 and D404 for 0.1 microsecond. The 1 outputs from J927 and J928 gate the input word from R700 through R712 into the BFR. A reset output from K712/K713 is inverted by J929 and J930. The 1 outputs from these inverters gate the complement of the data from the BFR into inverters J750 through J762. These inverters apply the actual data word to T150 through T162 for transmission to the Compute Unit. After 0.1 microsecond, the outputs of D700 and D404 switch to a i and the data gate into the BFR is disabled.

When flip-flop K712/K713 was set, a set output from this flip-flop disabled the input to J894. The other input was previously disabled by the 0 output from J925 through the chain J891, J892. The resultant 1 output is ANDed with the set output of K706/K707 to produce a 1 out of J896 which is delayed 0.1 microsecond by D405 and then applied to T077. This sends a resume to the Compute Unit.

The resume signal, which occurs after the data transfer is complete, causes the Compute Unit to remove the channel selection and input-to-A signals.

When these signals are removed, the outputs of J700 and J925 go to 1. The set output of K712/K713 and the 1 output of R717 satisfy the AND input to J913. The resultant 1 outputs from J914 and J915 clear the BFR. The output of J925 goes to 0, which removes the input request. The removal of this signal, in turn, causes the external equipment to remove the input ready signal. When this signal ceases, the output of R073 goes to 1. This 1 resets K712/K713. The channel 2 input-to-A logic has now been returned to its cleared condition.

INPUT BUFFER LOGIC

Prior to the initiation of a channel 2 input buffer, the FWA is placed in the BER, the LWA+1 in the BXR, and the memory bank designation in the BBC. When channel 2 is selected, 1 outputs result from J702 and J704, Figure 3-18. An initiate input buffer command from the Compute Unit produces a 1 output from R067. The 1 outputs from R067 and J702 satisfy the AND input to the set side of input buffer flip-flop K450/K451. Similarly, the 1 outputs from R067 and J704 combine to set input request flip-flop K704/K705.




Figure 3-18. Channel 2 Input Buffer Logic

When the input request flip-flop sets, a 0 from J700 is applied to the input of J925. The resultant 1 output causes T713 to send an input request signal to the external equipment. When the input word has been placed on the data lines to channel 2, the external equipment generates an input ready. This signal produces a 1 output from R717.

A 1 output from R717 resets K704/K705, which removes the input request signal, which in turn causes the external equipment to remove the input ready signal. The 1 output from R717 produces a 0 output from J926 and 1 outputs from J927 and J928. These 1 outputs gate the input word from R700 through R712 into the lower order 12 stages of the BFR. A 1 output from J928 also combines with the set output of K450/K451 to set write request flip-flop K714/K715. After 0.1 microsecond, D700 and D404 apply the 1 output of R717 to J927 and J928, which disables the gating of data into the BFR.

If channel 3 is not involved in a read or write operation, the set output from K714/K715 is gated into the set side of priority flip-flop K700/K701. The set output of this flip-flop indicates that channel 2 has priority to use the I/O Unit memory lines.

Reset outputs from K714/K715 and K700/K701 provide 0 inputs to J943, J944, and J945. The resultant 1 outputs gate the address selection from channel 2 BER and BBC into the control lines to memory.

The set outputs from K700/K701 and K714/K715 satisfy the AND input to J931. A 0 output from J931 is inverted to a 1 by J889. This 1 causes T039 to send a write request to memory. The 0 output from J931 produces 1 outputs from J932 and J933. These 1 outputs gate the complement of the data word from the BFR into J850 through J862. The 0 output of J884 produces 1 outputs from J765 and J766. These 1 outputs gate the actual data word into T000 through T012 for transmission to memory.

A 0 output from J884 also produces a 1 output from J885. This 1 is delayed 0.1 microsecond by D701 and then applied to T037, which sends a memory request. This signal enables the selected memory bank to store the data word at the specified address.

After the Memory Unit has stored the data, a resume I signal is returned to the I/O Unit. The resultant 1 output of R041 sets the resume I flip-flop K040/K041. After 0.1 microsecond, the set output from K040/K041 combines with the set output from K700/K701 and the set output from K450/K451 to set resume I flip-flop K716/K717. Setting this flip-flop initiates the resume cycle. The set output from K040/K041 also combines with the set output from K700/K701 to reset write request flip-flop K714/K715. Resetting this flip-flop removes the address and bank selection, write request, and memory request signals from the lines to memory.

A reset output of K716/K717 produces 1 outputs from J934 through J937. These signals transfer rank I of the channel 2 BER to rank II. After a 0.1-microsecond delay, the set output of resume I flip-flop sets resume II flip-flop. A reset output from this flip-flop produces 1 outputs from J938 through J941. These 1 outputs advance the count in the BER by one. A set output from K718/K719 produces a 0 output from J913 and 1 outputs from J914 and J915. These 1 outputs clear the BFR.

If none of the signals represented by the inputs to J908 are present, the set output of K718/K719 sets resume III flip-flop after 0.2 microsecond. If the buffer is not complete, the set output of K720/K721 sets the input request flip-flop to initiate the buffering of the next input word. After the last word has been buffered, the preceding step does not occur, and the buffer is terminated. A set output of K720/K721 also resets K716/K717, which causes each of the other resume flip-flops to reset.

OUTPUT BUFFER LOGIC

Prior to an output buffer on channel 2, the Compute Unit enters the FWA, LWA + 1, and memory bank designation in the channel 2 BER, BXR, and BBC, respectively. The Compute Unit then selects channel 2 and generates an initiate buffer output command.

The resultant 1 outputs from J704 and R068 set channel 2 output buffer flip-flop K452/K453 and read flip-flop K722/K723, Figure 3-19. If channel 2 is not currently gating data from memory into the BFR and channel 3 is not performing a memory reference, a set output from K722/K723 sets priority flip-flop K700/K701.

Reset outputs from K722/K723 and K700/K701 produce a 1 output from J943 through J945. These 1 outputs gate the address selection and memory bank designation onto the control lines to memory. Reset outputs from the channel 2 priority and read flip-flop disable both AND inputs to J887. The resultant 1 output of J887 causes T038 to send a read signal to memory.

The set output from K700/K701 and a set output of K722/K723 satisfy the AND input to J884. The resultant 1 output of D701 is delayed 0.1 microsecond before it causes T037 to send a memory request to memory.

This signal causes the selected memory to read the contents of the specified address. In the memory cycle, a resume I signal is returned to the I/O Unit. The resultant 1 output from R041 is gated into the set side of K728/K729. After a 0.3-microsecond delay, D721 applies a 1 to J946. The resultant 1 outputs of J947 and J948 gate the data word into the BFR and reset the channel 2 read and priority flip-flops. Resetting these flip-flops causes the removal of the address and bank selection, read, and memory request signals from the lines to memory.




Figure 3-19. Channel 2 Output Buffer Logic

However, before the priority flip-flop resets, the 1 output from D721 sets K724/K725. A reset output of this flip-flop produces 1 outputs from J949 and J950 which gate the output word out of the BFR onto the data lines.

If there is no output resume, input ready, or input disconnect signal present, the 1 output of J908 gates the set output of K724/K725 into D706. After 3.5 microseconds, the 1 output of D706 causes T716 to send an information ready signal to the output equipment.

The information ready signal causes the output equipment to process the data word. When this operation is complete, the output equipment returns an output resume.

A 1 output of R713 and a set output from the output buffer flip-flop combine to set resume I flip-flop K716/K717. A reset output of K716/K717 is inverted by J934 through J937 to transfer rank I of the BER to rank II.

After 0.1 microsecond, the set output of resume I flip-flop sets resume II flip-flop. A reset output from the latter flip-flop is inverted by J938 through J941 to advance the count in the BER. After the output equipment removes the output resume, the set output of K718/K719 is gated into D703. After 0.2 microsecond, resume III flip-flop is set. Set outputs from this flip-flop cause the resume cycle to clear and the read flip-flop to set if the contents of BER and BXR are not equal. Setting the read flip-flop causes the buffer cycle to repeat for the next output word.

This process is repeated until the contents of the BER equals the contents of the BXR, at which time the buffer terminates.

MEMORY-TO-MEMORY TRANSFER LOGIC

Channel 2 must be selected by the Compute Unit prior to a memory-to-memory transfer. When a memory-to-memory transfer signal is generated by the Compute Unit, the 1 output from R076 sets K476/K477, Figure 3-20.

When an initiate buffer output command occurs, the 1 outputs of J972 and R068 set channel 3 input buffer flip-flop K650/K651. The 1 outputs of R068 and J704 set channel 2 output buffer flip-flop K452/K453 and channel 2 read flip-flop K722/K723. If channel 2 is not currently gating data from memory into the BFR and channel 3 is not performing a memory reference, a set output from K722/K723 sets priority flip-flop K700/K701. A reset output from K722/K723 produces 1 outputs from J943, J944, and J945. These signals gate the contents of channel 2 BER and BBC onto the data lines to memory.

Reset outputs from K700/K701 and K722/K723 disable both AND gates to J887. The resultant 1 output causes T038 to send a read signal to memory.

The set output from K700/K701 and a set output of K722/K723 satisfy the AND input to J884. The resultant 1 output from J885 is delayed by D701. After 0.2 microsecond, T037 sends a memory request to memory.

When the memory begins reading the data word at the address specified by the contents of channel 2 BER and BBC, a resume I is returned to the I/O Unit. A delayed channel 2 priority set output, the 1 output from J972, and the 1 output from R041 set K778/K779. After 0.3 microsecond, the 0 output at J546 provides 1 outputs at J547 and J548, which gates the data word from memory into the channel 3 BFR. After 0.2 microsecond the 1 output of J547 resets K778/K779.

The 1 output at R041, the set output from K452/K453, and the delayed channel 2 priority set output also combine to set K728/K729. The set output from K728/K729 resets K722/K723. After 0.3 microsecond, the 1 output from J947 resets K700/K701. After 0.2 microsecond, the 1 output from D722 resets K728/K729.

The 1 outputs from J972 and J947 set channel 3 write request flip-flop K764/K765. Since the channel 2 read and write flip-flops are reset, the set output of K764/K765 sets channel 3 priority flip-flop K702/K703.


A reset output from K764/K765 produces 1 outputs from J543, J544, J545 which gate the contents of channel 3 BER and BBC onto the signal lines to memory.


After 0.2 microsecond, the set output of K702/K703, the reset output of K728/K729, and the 1 output of J946 satisfy the AND input to J531. The resultant 1 outputs from J532 and J533 gate the complement data word in the channel 3 BFR into J850 through J862. The 1 outputs of J765 and J766 gate the data onto the transmission lines to memory.

A 1 output also occurs from J889. The 1 output of J889 causes T039 to send a write signal to memory. The 1 output of J532 produces a 0 output from J884 and a 1 output from J885. After 0.1 microsecond, T037 sends a memory request to memory. This signal causes memory to store the data word at the address in the bank specified by the contents of channel 3 BER and BBC, respectively.

The 1 outputs from J533 and J972 set channel 2 resume I flip-flop. Setting this flip-flop initiates the channel 2 resume cycle, which updates the contents of the channel 2 BER and prepares for the reset work. At the end of the resume cycle, the channel 2 read flip-flop is set unless the last word has been processed. If the flip-flop sets, channel 2 begins the processing of the next word.

When the Memory Unit generates a resume I signal, the 1 output of R041 removes the memory request signal and sets resume I flip-flop K040/K041. After





0.1 microsecond, the set output of K040/K041 initiates the channel 3 resume cycle which updates the contents of the channel 3 BER. The memory-to-memory transfer continues until the contents of channel 2 BER and BXR are equal. When this condition occurs, the transfer of data from one memory bank to another is complete.

SECTION 3

I/O UNIT

EQUIPMENT DIAGRAMS

SECTION 3

I/O UNIT

LOGIC DIAGRAMS

- Symbol Index
- Logic Diagrams

```
DO40 1M004A .2 MICRO SEC DELAY-CLEAR RES I FF
                                                                           J525
                                                                                1CO18A INA3 CH 3 NOT BUSY
     1M003A .1 MICRO SEC DELAY-RES I
                                                                           J526
                                                                                 10022A
                                                                                         EXT. FQUIP. TO BER CONTROL-CH 3
                                                                                         GATE FXT. EQUIP. DATA TO BER-CH 3
      1KO18A 5 MICRO SEC DELAY-CLR BER CTRLS-CH 2
                                                                                 1 NO22A
                                                                           J527
0401
     1N013C .1 MICRO SEC DELAY-REGISTER SET PULSE
                                                                   5
                                                                           J528
                                                                                 1N022B
                                                                                         GATE FXT. EQUIP. DATA TO BER-CH 3
                                                                                         GATE BER DATA TO COMPUTE-CH 3
     1NO13D .1 MICRO SEC DELAY-FXT EQUIP TO BFR-CH 2
                                                                           J529
                                                                                 1F022A
      1M005A .1 MICRO SEC DELAY-I/O UNIT RESUME TO COMPUTE
                                                                                 1F022B
                                                                                         GATE AFR DATA TO COMPUTE-CH 3
                                                                           J530
0405
                                                                                         BFR TO MEMORY CONTROL-CH 3
            .1 MICRO SEC DELAY-NOT-INAZ
                                                                           J531
                                                                                 1L020A
      1M005B
D406
     1N013A .1 MICRO SEC DELAY-FUNCTION READY CONTROL-CH 2
                                                                                         GATE BER TO MEMORY-CH 3
                                                                                1L020B
                                                                           J532
0407
            .5 MICRO SEC DELAY-EXTERNAL FUNCTION READY-CH 2
                                                                           J533
                                                                                 1L021A
                                                                                         GATE RFR TO MEMORY-CH 3
                                                                                         RANK T TO RANK 2 BER CH 3
     10027A .2 MICRO SEC DELAY-NOT-MTM2 TRANSFER
                                                                           J534
                                                                                 10025A
D476
     1NOOLA 2 MICRO SEC DELAY-OUTPUT RESUME-CH 3
                                                                                         RANK T TO RANK 2 BER CH 3
                                                                           J535
                                                                                 10025B
0593
      1MO26A 5 MICRO SEC DELAY-CLR BFR CTRLS-CH 3
                                                                                         RANK T TO RANK 2 BER CH 3
                                                                           J536
                                                                                 10026A
                                                                                         RANK TO RANK 2 BER CH 3
     1NO27A .1 MICRO SEC DELAY-EXT EQUIP TO BFR-CH 3
                                                                                 10026B
                                                                           J537
0602
     1M005C .1 MICRO SEC DELAY-NOT-INAP
                                                                           J538
                                                                                 1F027A
                                                                                         ADVANCE BER CH 3
D603
             .1 MICRO SEC DELAY-FUNCTION READY CONTRL-CH 3
                                                                                         ADVANCE BER CH 3
                                                                           J539
                                                                                 1F027B
     10023A
              3.5 MICRO SEC DELAY-EXTERNAL FUNCTION READY-CH 3
                                                                           J540
                                                                                 1F026A
                                                                                         ADVANCE BER CH 3
0607
     10014A
             .1 MICRO SEC DELAY-EXT EQUIP TO BFR-CH 2
                                                                                         ADVANCE BER CH 3
                                                                           J541
                                                                                 1F026B
D700
      1L007B
                                                                                         GATE RERIBBC TO MEMORY-CH 3
     1L018A .1 MICRO SEC DELAY-MEMORY REQUEST
                                                                           J543
                                                                                 16026A
D701
     1L007C -1 MICRO SEC DELAY-RES FF1-CH 2
                                                                                         GATE RER, BBC TO MEMORY-CH 3
                                                                           J544
                                                                                 16025A
     1L006A .2 MICRO SEC DELAY-RES FF2-CH 2
                                                                                         GATE BER+BBC TO MEMORY-CH 3
                                                                           J545
                                                                                 1G024A
D703
             -1 MICRO SEC DELAY-NOT-RES FF2-CH. 2
                                                                                 1M011A
                                                                                         MEMORY TO BER CONTROL-CH 3
                                                                           J546
D704
     1L007D
                                                                                         GATE MEMORY TO BER-CH 3
     10012A 23.5 MICRO SEC DELAY-FUNCTION READY
                                                                           J547
                                                                                 100558
D705
     1J003A 3.5 MICRO SEC DELAY-INFORMATION READY
                                                                           J548
                                                                                 10021A
                                                                                         GATE MEMORY TO BER-CH 3
D706
                                                                                         GATE RFR TO EXT. FOUIPMENT-CH 3
     1KO10A .2 MICRO SEC DELAY-INPUT READY-CH 2
                                                                           J549
                                                                                 100088
                                                                                         GATE BER TO EXT. FOUIPMENT-CH 3
    10009A 3.5 MICRO SEC DELAY-INFORMATION READY+CH 3
                                                                           J550
                                                                                 1C008A
D708
             .2 MICRO SEC DELAY-INPUT READY-CH 3
                                                                                         COMPUTE TO BBC CONTROL-CH 3
                                                                           J551
                                                                                 1F014A
D709
     1C026A
             .1 MICRO SEC DELAY-EXT EQUIP TO BER-CH 3
                                                                                         GATE COMPUTE DATA TO BBC-CH 3
                                                                           J552
                                                                                 1F014B
      1C023B
     10023C .1 MICRO SEC DELAY-RES FF1-CH 3
                                                                                 1F011A
                                                                                         A TO BER CONTROL-CH 3
                                                                           J555
D711
                                                                                         GATE A TO BER-CH 3
             .2 MICRO SEC DELAY-RES FF2-CH 3
                                                                           J556
                                                                                 1F011B
D712 1C005A
                                                                                         GATE A TO BER-CH 3
                                                                                 1F010A
             .1 MICRO SEC DELAY-NOT-RES FF2-CH 3
                                                                           J557
D713 10023D
     10024A .2 MICRO SEC DELAY-INPUT DISC PULSE-CH 2
                                                                                        GATE A TO BER-CH 3
                                                                           J558
                                                                                 1F010B
     10025A .2 MICRO SEC DELAY-INPUT DISC PULSE-CH 3
                                                                                        GATE A TO BER-CH 3
                                                                                 1K009B
                                                                           J559
D715
     1NO14A 3.5 MICRO SEC DELAY- DATA TO EXT EQUIPMENT
                                                                           J561
                                                                                 1F023B
                                                                                         A TO BXR CONTROL-CH 3
D716
                                                                                         GATE A TO BXR-CH 3
D717 16007A .2 MICRO SEC DELAY-CH 3 PRIORITY
                                                                           J562
                                                                                 1F023A
                                                                                         GATE A TO BXR-CH. 3
D718 1F012A +3 MICRO SEC DELAY-READ RESUME-CH 3
                                                                                 1F024A
                                                                           J563
     1F013A .2 MICRO SEC DELAY-MEM TO BER-CH 3
                                                                           J564
                                                                                 10003B
                                                                                         GATE A TO BXR-CH 3
D719
                                                                                        GATE A TO BXR-CH 3
             .2 MICRO SEC DELAY-CH.2 PRIORITY
                                                                           J565
                                                                                 1F024B
D720
     1L023A
     1L024A .3 MICRO SEC DELAY-READ RESUME-CH 2
                                                                           J593
                                                                                 1N002B
                                                                                         OUTPUT RESUME-CH 3
D721
     1L025A .2 MICRO SEC DELAY-MEM TO BER-CH 2
                                                                                         OUTPUT RESUME-CH 3
                                                                           J594
                                                                                 1N002A
                                                                                 1 GOO 9 A
                                                                                         CH 3 BER COUNTER CARRY LOGIC
             .1 MICRO SEC DELAY-IBI2+IBO2 PULSE
                                                                           J610
D809
     1M005D
                                                                                         CH 3 BER COUNTER CARRY LOGIC
              .1 MICRO SEC DELAY-IBIZ+IBOZ PULSE
                                                                           J611
                                                                                 16010B
                                                                                                                                               11
D810
     1L007A
                                                                                         CH 3 BER COUNTER CARRY LOGIC
             3.5 MTCRO SEC DFLAY-INPUT READY-CH 2
                                                                           J612
                                                                                 1C002B
                                                                                                                                               11
D917
      10009A
                                                                                              BER COUNTER CARRY LOGIC
                                                                                        CH 3
             3.5 MICRO SEC DELAY-INPUT READY-CH 3
                                                                           J613
                                                                                 160098
                                                                                                                                               11
D967
     10023A
                                                                                 16011A CH 3 BER. BXR COMPARE LOGIC
                                                                                                                                               11
              2 MICRO SEC DFLAY-OUTPUT RESUME-CH 2
                                                                           J614
D993
     10018A
                                                                                              BER BAR COMPARE LOGIC
                                                                                         CH 3
                                                                           J615
                                                                                 16012A
                                                                                                                                               11
              NOT-INP BER ACTIVE CH 3 MTM2
J476
      10007A
                                                                                 16016A
                                                                                        CH.3 BER.BXR COMPARE LOGIC
                                                                                                                                               11
                                                                           J616
              NOT-BER TO A CH 3
      100218
J501
                                                                                         CH 3 BER BXR COMPARE LOGIC
                                                                           J617
                                                                                 16014A
                                                                                                                                               11
              GATE RER TO A CH 3
      10020A
J502
                                                                                         CH 3 BER.BXR COMPARE LOGIC
                                                                                                                                               11
                                                                                 16015A
                                                                           J618
              GATE RER TO A CH 3
J503
      10020B
                                                                                         CH 3 BER, BXR COMPARE LOGIC
                                                                           J619
                                                                                 16013A
                                                                                                                                               11
              COMPUTE OR MEMORY MASTER CLEAR
J504
      1R007A
                                                                                         BER=BXR CH 3
                                                                                                                                               11
                                                                           J635
                                                                                 1G004B
              NOT-COMPUTE TO BER CH 3
J505
      100178
                                                                                 16005A
                                                                                         BER NOT=BXR CH 3
                                                                                                                                               11
                                                                           J636
              GATE COMPUTE DATA TO BER CH 3
J506
      19016B
                                                                                         NOT-CH 2 SELECTED
                                                                           J700
                                                                                 1M025A
                                                                                                                                                3
              GATE COMPUTE DATA TO BER CH 3
J507
      10016A
                                                                                 1M025B
                                                                                         CHANNEL SELECT CODE INVERTER-BIT O
                                                                           J701
                                                                                                                                                3
              NOT-(INP RDY+OUT RES+INP DISC)-CH 3
J508
      1F018B
                                                                           J702
                                                                                 1M024A
                                                                                         CH 2 SELECTED
              INPUT DISCONNECT CONTROL CH 3
      1M009B
                                                                                         NOT-CH 3 SELECTED
                                                                                 1L021B
                                                                           J703
              CH 3 RUSY
      1M008B
J510
                                                                                         CH 2 SELECTED
                                                                           J704
                                                                                 1M024B
              BUFFER TERMINATION INTERRUPT CONTROL-CH 3
      1M009A
J511
                                                                                 1M022A
              BUFFER TERMINATION INTERRUPT-CH 3
                                                                           J705
                                                                                         CH 3 SELECTED
      1M015B
J512
                                                                                        23.5 MICRO SEC DELAYED FUNCTION READY
                                                                           J706
                                                                                 10005A
              CLEAR BFR CONTROL-CH 3
      1N007A
J513
                                                                                 1M022B
                                                                                        CH 3 SELECTED
                                                                           J707
              CLEAR BER CH 3
J514
      1N006A
                                                                                        CH 2 BER COUNTER CARRY LOGIC
                                                                                1G018A
             CLEAR BFR CH 3
J515
      1N006B
                                                                                16010A CH 2 BER COUNTER CARRY LOGIC
             FUNCTION READY CONTROL-CH 3
                                                                                                                                                8
                                                                           J711
J516
      1M014A
                                                                                 16027A CH 2 RER COUNTER CARRY LOGIC
      10015A EXT. FQUIP. TO BER CONTROL-CH 3
                                                                           J712
                                                                                                                                                8
J523
```

```
J713 16018B CH 2 RER COUNTER CARRY LOGIC
                                                                           J803 10024A CLEAR BUFFER CONTROLS=CH 3
J714 16019A CH 2 BER+BXR COMPARE LOGIC
                                                                                10025B CLEAR BUFFER CONTROLS-CH 2
                                                                           JROA
J715 16020A CH 2 BER.BXR COMPARE LOGIC
                                                                                        CLEAR BUFFER CONTROLS-CH 3
                                                                                 10024B
J716 1G021A CH 2 BER+BXR COMPARE LOGIC
                                                                                        NOT-IRI+IBO
                                                                           J806
                                                                                 1C020B
J717 1G017A CH 2 RER+BXR COMPARE LOGIC
                                                                           J807
                                                                                 1C019B
                                                                                        IBI+IRO
J718 16022A CH 2 RER, BXR COMPARE LOGIC
                                                                           J808
                                                                                 1K004B
                                                                                        NOT-CRC
J719 16013B CH 2 RER BXR COMPARE LOGIC
                                                                                         IBI (PULSED)
                                                                                 1N011A
                                                                           JANG
J720 1P027B DATA INVERTER-DATA FROM COMPUTE-BIT O
                                                                     3
                                                                           J810
                                                                                 1N011B
                                                                                         IBO (PULSED)
J721 1P026B DATA INVERTER-DATA FROM COMPUTE-BIT 1
                                                                                 1N007B
                                                                                         RESUMF 1 CONTROL
                                                                           J840
J722 1P0258 DATA INVERTER-DATA FROM COMPUTE-BIT 2
                                                                           J850
                                                                                 10005B
                                                                                         DATA TO EXTERNAL MEMORY-BIT O
J723 1P024B DATA INVERTER-DATA FROM COMPUTE-BIT 3
                                                                           J851
                                                                                 10004A
                                                                                        DATA TO EXTERNAL MEMORY-BIT 1
J724 1P023B
             DATA INVERTER-DATA FROM COMPUTE-BIT 4
                                                                           J852
                                                                                 10004B
                                                                                         DATA TO EXTERNAL MEMORY-BIT 2
J725 1P022R
             DATA INVERTER-DATA FROM COMPUTE-BIT 5
                                                                                        DATA TO EXTERNAL MEMORY-BIT 3
                                                                           J853
                                                                                 10003A
J726 1P021B
             DATA INVERTER-DATA FROM COMPUTE-BIT 6
                                                                                        DATA TO EXTERNAL MEMORY-BIT 4
                                                                           J854
                                                                                 10003B
J727 1P020B DATA INVERTER-DATA FROM COMPUTE-BIT 7
                                                                                         DATA TO EXTERNAL MEMORY-BIT 5
                                                                           J855
                                                                                 10002A
J728 1P019B
             DATA INVERTER-DATA FROM COMPUTE-BIT 8
                                                                                         DATA TO EXTERNAL MEMORY-BIT 6
                                                                                 100028
                                                                           J856
             DATA INVERTER-DATA FROM COMPUTE-BIT 9
     1P018B
J729
                                                                                         DATA TO EXTERNAL MEMORY-BIT 7
                                                                     3
                                                                           J857
                                                                                 1P004A
J730 1P017B DATA INVERTER-DATA FROM COMPUTE-BIT 10
                                                                                        DATA TO EXTERNAL MEMORY-BIT 8
                                                                     3
                                                                           J858
                                                                                 1P004B
             DATA INVERTER-DATA FROM COMPUTE-BIT 11
J731 1P016B
                                                                                         DATA TO EXTERNAL MEMORY-BIT 9
                                                                           J859
                                                                                 1P003A
                                                                     3
J732 1P015B DATA INVERTER-DATA FROM COMPUTE-BIT 12
                                                                                        DATA TO EXTERNAL MEMORY-BIT 10
                                                                           J860
                                                                                 1P003B
J735 16004A BER=BXR CH 2
                                                                                        DATA TO EXTERNAL MEMORY-BIT 11
                                                                                 1P002A
                                                                           J861
1736 16003A
             BER NOT=BXR CH-2
                                                                                         DATA TO EXTERNAL MEMORY-BIT 12
                                                                           J862
                                                                                 1P002B
             DATA INVERTER-DATA FROM COMPUTE-BIT 1
J741 1N005A
                                                                                         REQUEST MEMORY CONTROL
                                                                           J884
                                                                                 1M006A
             DATA INVERTER-DATA FROM COMPUTE-BIT 2
J742 1N005B
                                                                                         REQUEST MEMORY CONTROL
                                                                                 1M010A
                                                                           J885
J743 1N004A DATA INVERTER-DATA FROM COMPUTE-BIT 3
                                                                                         REQUEST READ
                                                                           J887
                                                                                 1K011B
J744 1N004B
             DATA INVERTER-DATA FROM COMPUTE-BIT 4
                                                                                         REQUEST WRITE
                                                                           J889
                                                                                 1M010B
J750
     1P027A
             BER, BER DATA TO COMPUTE-BIT O
                                                                                         NOT-INA(2+3) DISCONNECT
                                                                           J891
                                                                                 100218
             BER.BFR DATA TO COMPUTE-BIT 1
J751 1P026A
                                                                           J892
                                                                                 1N003B
                                                                                         INA(2+3) DISCONNECT
     1P025A
J752
             BER, BER DATA TO COMPUTE-BIT 2
                                                                                         NOT-INA(2+3) CH NOT BUSY+FUNCTION READY
                                                                                 1M017B
                                                                           JR93
J753 1P024A
             BER, BER DATA TO COMPUTE-BIT 3
                                                                                 1K009A
                                                                                         I/O RESUME CONTROL
                                                                           J894
                                                                                         I/O RESUME CONTROL
J754
     1P023A
             BER.BFR DATA TO COMPUTE-BIT 4
                                                                                 1L014B
                                                                           J895
             BER, BER DATA TO COMPUTE-BIT 5
J755 1P022A
                                                                                         I/O RESUME TO COMPUTE
                                                                           J896
                                                                                 1L012A
J756 1P021A
             BER. BER DATA TO COMPUTE-BIT 6
                                                                                         I/O RESUME LOGIC TO COMPUTE
                                                                           J897
                                                                                 1L012B
J757 1P020A
             BER, BFR DATA TO COMPUTE-BIT 7
                                                                           J901
                                                                                 1N012A
                                                                                        BER TO A CONTROL-CH 2
J758 1P019A
             BER, BER DATA TO COMPUTE-BIT 8
                                                                           1902
                                                                                 1N012B
                                                                                        GATE BER TO A-CH. 2
J759 1P018A
              BER, BER DATA TO COMPUTE-BIT 9
                                                                                        GATE RER TO A-CH 2
                                                                           J903
                                                                                 1N010A
J760 1P017A
             BEROBER DATA TO COMPUTE-BIT 10
                                                                           J905
                                                                                 1N010B
                                                                                         NOT-COMPUTE TO BER CH 2
             BER, BFR DATA TO COMPUTE-BIT 11
J761 1P016A
                                                                                         GATE COMPUTE DATA TO BER CH 2
                                                                           J906
                                                                                 1N009A
J762 1P015A
              BER, BER DATA TO COMPUTE-BIT 12
                                                                                         GATE COMPUTE DATA TO BER CH 2
                                                                           J907
                                                                                 1 NO0 9B
             GATE RER, BFR TO COMPUTE-BITS 0-6
                                                                                         NOT- (INP RDY-OUT RES+INP DISC) -CH 2
J763 10011A
                                                                           J908
                                                                                 1F018A
             GATE REROBER TO COMPUTE-BITS 7-12
J764 10011B
                                                                                         INPUT DISCONNECT CONTROL-CH 2
                                                                           J909
                                                                                 1L019A
J765
     10010A
             GATE DATA TO EXTERNAL MEMORY-BITS 0-6
                                                                           J910
                                                                                 1M008A
                                                                                         CH.2 AUSY
                                                                                         BUFFER TERMINATION INTERRUPT CONTROL-CH. 2
J766 10010B
             GATE DATA TO EXTERNAL MEMORY-BITS 7-12
                                                                           J911
                                                                                 1M017A
J770 1P014A ADDRESS TO EXTERNAL MEMORY-BIT O
                                                                                         BUFFER TERMINATION INTERRUPT-CH 2
                                                                           J912
                                                                                 1M016A
J771 1P014B ADDRESS TO EXTERNAL MEMORY-BIT 1
                                                                                         CLEAR BER CONTROL-CH 2
                                                                                 1N003A
                                                                           J913
     1P013A ADDRESS TO EXTERNAL MEMORY-BIT.2
                                                                                        CLEAR BFR-CH 2
J772
                                                                                 1M016B
                                                                           J914
              ADDRESS TO EXTERNAL MEMORY-BIT 3
                                                                                        CLEAR BFR-CH 2
J773
     1P013B
                                                                           J915
                                                                                 1M015A
     1P012A
             ADDRESS TO EXTERNAL MEMORY-BIT 4
                                                                                         FUNCTION READY CONTROL-CH 2
J774
                                                                           J916
                                                                                 1M014B
J775
     1P012B
             ADDRESS TO EXTERNAL MEMORY-BIT 5
                                                                                         CH 2 PRIORITY CONTROL
                                                                           J917
                                                                                 1L014A
             ADDRESS TO EXTERNAL MEMORY-BIT 6
     1P011A
                                                                                         EXT FQUIP. TO BFR CONTROL-CH 2
J776
                                                                           J923
                                                                                 10015B
             ADDRESS TO EXTERNAL MEMORY-BIT 7
J777
     1P011B
                                                                                         INAZ ČH Z NOT BUSY
                                                                           J925
                                                                                 100188
              ADDRESS TO EXTERNAL MEMORY-BIT A
                                                                                         EXT. FQUIP. TO BFR CONTROL-CH. 2
     1P010A
                                                                                 10007B
J778
                                                                           J926
     1P010B
             ADDRESS TO EXTERNAL MEMORY-BIT 9
J779
                                                                                         GATE FXT. EQUIPMENT DATA TO BFR-CH 2
                                                                           J927
                                                                                 1F006A
J780
     1P009A
             ADDRESS TO EXTERNAL MEMORY-BIT 10
                                                                                 1F006B
                                                                                         GATE FXT. EQUIPMENT DATA TO BER-CH 2
                                                                           J928
      1P009B
             ADDRESS TO EXTERNAL MEMORY-BIT 11
                                                                                         GATE BER TO COMPUTE-CH 2
J781
                                                                                 1F007A
                                                                           J929
J782
      10010A
              ADDRESS TO EXTERNAL MEMORY-BIT 12
                                                                                        GATE BER TO COMPUTE-CH 2
                                                                                 1F007B
                                                                           J930
J783
     10010B
             BANK SELECT TO EXTERNAL MEMORY-RIT 1
                                                                                         NOT-REQUEST WRITE CH 2
                                                                           J931
                                                                                 11.016A
             BANK SELECT TO EXTERNAL MEMORY-BIT 2
                                                                                         GATE RER TO MEMORY-CH 2
J784
     10006A
                                                                           J932
                                                                                 1L016B
             BANK SELECT TO EXTERNAL MEMORY-BIT 3
J785 10006B
                                                                           J933
                                                                                 1L017A
                                                                                         GATE BER TO MEMORY-CH. 2
J800 10026A
             NOT-MC+CBC2+CH 2 BFR TERM INT
                                                                           J934
                                                                                 1M020A
                                                                                         RANK T TO RANK 2 BER CH 2
JB01 . 1N023A NOT-MC+CBC3+CH 3 BFR TERM+MTM2 TERM
                                                                                 1M020B
                                                                           J935
                                                                                        RANK T TO RANK 2 BER CH 2
J802 100268 CLEAR BUFFER CONTROLS-CH 2
                                                                           J936
                                                                                 1M019A
                                                                                         RANK T TO RANK 2 BER CH 2
```


```
J937 1M019B RANK 1 TO RANK 2 BER CH 2
                                                                          K120 11024A CH 2 RER-BIT 2
J938 1G026B ADVANCE BER CH 2
                                                                          K121
                                                                               11023A CH 2 RER-BIT 2
                                                                                1HO24A CH 2 RER RANK 2(COUNTER)-BIT 2
             ADVANCE BER CH 2
                                                                          K122
J939 160278
J940 16025B
             ADVANCE BER CH. 2
                                                                          K123
                                                                                1HO24R CH 2 RER RANK 2(COUNTER) -BIT 2
                                                                                1J023A CH 3 BER-BIT 2
             ADVANCE BER CH 2
J941
     16024B
                                                                          K126
                                                                                                                                             11
             GATE RER, BRC TO MEMORY-CH .2
                                                                          K127
                                                                                1J022A CH 3 BER-BIT 2
     1L0118
J943
             GATE RER, BBC TO MEMORY-CH 2
                                                                               1HO12A CH 3 BER RANK 2 (COUNTER) -BIT 2
J944
     1L011A
                                                                          K128
                                                                                                                                             11
                                                                               1HO12B CH 3 BER RANK 2 (COUNTER) -BIT 2
             GATE BER BBC TO MEMORY-CH 2
                                                                          K129
                                                                                                                                             11
J945
     1L010A
             MEMORY TO BER CONTROL-CH ?
J946
     1L008A
                                                                          K130
                                                                               11022A CH 2 RER-BIT 3
             GATE MEMORY TO BER-CH. 2
                                                                               110228 CH 2 BER-BIT 3
                                                                          K131
J947
     1L008B
                                                                               1HO23A CH 2 RER RANK 2 (COUNTER) -BIT 3
             GATE MEMORY TO BER-CH. 2
                                                                          K132
J948
     1L010B
             GATE RFR TO EXT. EQUIPMENT-CH 2
                                                                               1HO23B CH 2 BER RANK 2(COUNTER) -BIT 3
J949
     1F004A
                                                                          K133
             GATE RER TO EXT. FQUIPMENT-CH-2
                                                                               1J021A CH 3 BER-BIT 3
     1F004B
                                                                          K136
                                                                                                                                             11
J950
             COMPUTE TO BBC CONTROL-CH 2
J951
     10013A
                                                                          K137
                                                                                1J021B CH 3 BER-BIT 3
                                                                                                                                             11
             GATE COMPUTE DATA TO RBC-CH 2
                                                                               1HO11A CH 3 BER RANK 2(COUNTER)-BIT 3
                                                                          K138
J952
     10013B
                                                                                                                                             11
             NOT-SFT BBC+SET BEP+SET BXR
     1P008A
                                                                          K139
                                                                               1HO11B CH 3 BER RANK 2 (COUNTER) -BIT 3
                                                                                                                                             11
J954
             A TO RER CONTROL-CH 2
                                                                               11021A CH 2 BER-BIT 4
J955
     1P007A
                                                                          K140
     1P007B
             GATE A TO BER CH 2
                                                                               11020A CH 2 RER-BIT 4
J956
                                                                          K141
             GATE A TO BER CH 2
                                                                               1HO22A CH 2 BER RANK 2(COUNTER)-BIT 4
J957
     1P006A
                                                                          K142
                                                                               1H022B CH 2 RER RANK 2(COUNTER) -BIT 4
             GATE A TO BER CH 2
                                                                          K143
     1P006B
J958
J959
     10017A
             GATE A TO BER CH 2
                                                                          K146
                                                                               1J020A CH 3 BER-BIT 4
             SET BRC+SET BER+SET BXR
                                                                               1J019A CH 3 BER-BIT 4
J960
     1P005A
                                                                          K147
                                                                                                                                             11
                                                                               1HO10A CH 3 BER RANK 2 (COUNTER) -BIT 4
J961
     1P005B
             A TO BXR CONTROL-CH 2
                                                                          K148
                                                                                                                                             11
J962
     10008B
             GATE A TO BXR CH 2
                                                                          K149
                                                                               1H010B CH 3 BER RANK 2 (COUNTER) -BIT 4
                                                                                                                                             11
             GATE A TO BXR CH 2
                                                                               11019A CH 2 RER-BIT 5
J963
     10008A
                                                                          K150
J964
     100118
             GATE A TO BXR CH.2
                                                                          K151
                                                                               11018A CH 2 RER-BIT 5
             GATE A TO BXR CH.2
                                                                               1HO21A CH 2 RER RANK 2(COUNTER)-BIT 5
J965
     10011A
                                                                         K152
             SET BRC+SET BER+SET BXR (PULSED)
                                                                               1HO21B CH 2 RER RANK 2(COUNTER) -BIT 5
                                                                         K153
J966
     1L019B
J972
     1L017B
             MTM2
                                                                         K156
                                                                               1J018A CH 3 BER-BIT 5
                                                                                                                                             11
             PARITY CHECK
                                                                               1J017A CH 3 BER-BIT 5
                                                                         K157
J973
     1P007B
                                                                                                                                             11
                                                                               1H009A CH 3 BER RANK 2 (COUNTER) -BIT 5
     10019B
             OUTPUT RESUME-CH 2
                                                                         K158
J993
             OUTPUT RESUME-CH 2
                                                                               1HOO9B CH 3 BER RANK 2(COUNTER)-BIT 5
                                                                         K159
                                                                                                                                             11
     100194
     INOITA CH 2 BUFFER BANK CONTROL-BIT O
KOOO
                                                                          K160
                                                                               11017A CH 2 RER-BIT 6
             CH 2 BUFFER BANK CONTROL-BIT O
                                                                                      CH 2 RER-BIT 6
K001
     1N017B
                                                                               110178
                                                                               1HO20A CH 2 RER RANK 2 (COUNTER) -BIT 6
     1N021A CH 3
                   BUFFER BANK CONTROL-BIT O
                                                                         K162
K006
KOO7 1NO21B CH 3 BUFFER BANK CONTROL-BIT 0
                                                                               1H020B CH 2 RER RANK 2 (COUNTER) -BIT 6
                                                                         K163
                   BUFFER BANK CONTROL-BIT 1
     1N016A CH 2
                                                                               1J016A CH 3 BER-BIT 6
K010
                                                                         K166
            CH 2
                   BUFFER BANK CONTROL-BIT 1
                                                                               1J016B CH 3 BER-BIT 6
K011
     1N016B
                                                                         K167
                                                                                                                                             11
             CH 3
                   BUFFER BANK CONTROL-BIT 1
                                                                               1HOOBA CH 3 BER RANK 2 (COUNTER) -BIT 6
K016
     1N020A
                                                                         K168
K017 1N020B
             CH 3 BUFFER BANK CONTROL-BIT 1
                                                                         K169
                                                                               1HOOBB CH 3 BER RANK 2(COUNTER)-BIT 6
             CH 2 BUFFER BANK CONTROL-BIT 2
                                                                               11016A CH 2 RER-BIT 7
K020 1N015A
                                                                         K170
             CH 2 BUFFER BANK CONTROL-BIT 2
                                                                               11015A CH 2 RER-BIT 7
     1N015B
                                                                         K171
K021
             CH 3 BUFFER BANK CONTROL-BIT 2
                                                                                      CH 2 RER RANK 2 (COUNTER) -BIT 7
K026
     1N019A
                                                                         K172
                                                                               1H019A
             CH 3 BUFFER BANK CONTROL-BIT 2
                                                                               1HO19B CH 2 RER RANK 2(COUNTER) -BIT 7
                                                                         K173
K027
     1N019B
                                                                                      CH 3 BER-BIT 7
K040 1M002A
             RESUMF 1 F/F
                                                                         K176
                                                                               1J015A
                                                                               1J014A CH 3 BER-BIT 7
                                                                         K177
                                                                                                                                             11
     1M002B
             RESUME 1 F/F
                                                                                      CH 3 BER RANK 2 (COUNTER) -BIT 7
             CH 2 BER-BIT O
                                                                         K178
                                                                               1H007A
K100 1T026A
                                                                                      CH 3 BER RANK 2 (COUNTER) -BIT 7
                                                                         K179
                                                                               1H007B
K101 1I026B
             CH 2 RER-BIT O
                                                                                                                                             11
             CH 2 RER RANK 2 (COUNTER) -RIT O
                                                                         K180
                                                                               11014A CH 2 RER-BIT 8
K102
     1H026A
     1H026B CH 2 RER RANK 2(COUNTER)-BIT O
                                                                               11013A CH 2 BER-BIT 8
                                                                         KIRI
K103
                                                                               1HO18A CH 2 BER RANK 2 (COUNTER) -BIT 8
                                                                         K182
K106 1J025A CH 3 BER-BIT 0
                                                                   11
K107 1J0258 CH 3 BER-BIT 0
                                                                         K183
                                                                               1H018B
                                                                                      CH 2 RER RANK 2 (COUNTER) - RIT A
                                                                   11
                                                                               1J013A CH 3 BER-BIT 8
             CH 3 BER RANK 2 (COUNTER) -BIT 0
                                                                         K186
                                                                                                                                             11
K108 1H014A
             CH 3 BER RANK 2 (COUNTER) -BIT 0
                                                                         K187
                                                                               1J012A
                                                                                      CH 3 BER-BIT 8
                                                                                                                                             11
                                                                  11
     1H014B
King
                                                                               1H006A CH 3 BER PANK 2 (COUNTER) -BIT 8
             CH 2 RER-BIT 1
                                                                         K188
                                                                                                                                             11
     11025A
K110
                                                                               1H006B CH 3 BER RANK 2(COUNTER)-BIT 8
                                                                         K189
                                                                                                                                             11
             CH 2 RER-BIT 1
K111 1T025B
             CH 2 RER RANK 2(COUNTER)-BIT 1
                                                                         K190
                                                                               11012A CH 2 BER-BIT 9
K112 1H025A
                                                                               11012B CH 2 BER-BIT 9
             CH 2 BER RANK 2(COUNTER) -BIT 1
                                                                         K191
K113 1H025B
                                                                  11
                                                                               1H017A CH 2 BER RANK 2(COUNTER) -BIT 9
            CH 3 BER-BIT 1
                                                                         K192
     1J024A
                                                                               1HO17B CH 2 RER RANK 2(COUNTER)-BIT 9
K117 1J024B CH 3 BER-BIT 1
                                                                         K193
K118 1H013A CH 3 BER RANK 2(COUNTER)-BIT 1
                                                                         K196 1J011A CH 3 BER-BIT 9
                                                                                                                                             11
                                                                  11
K119 1H013B CH 3 BER RANK 2(COUNTER)-BIT 1
                                                                         K197 1J011B CH 3 BER-BIT 9
                                                                                                                                             11
```


K198 1H005A CH 3 BER RANK 2(COUNTER)-BIT 9 K199 1H005B CH 3 BER RANK 2(COUNTER)-BIT 9	1 <u>1</u> 1 <u>1</u>	K390 1F018A CH 2 RXR-BIT 9 K391 1E018B CH 2 RXR-BIT 9	8
K200 11011A CH 2 BER-BIT 10		K396 1E005A CH 3 BXR-BIT 9	11
K201 110104 CH 2 RER-BIT 10 K202 1H016A CH 2 RER RANK 2(COUNTER)-BIT 10	8	K397 1F005B CH 3 BXR-BIT 9 K400 1F017A CH 2 BXR-BIT 10	11 8
K203 1H016B CH 2 BER RANK 2(COUNTER)-BIT 10		K401 1E017B CH 2 BXR-BIT 10	8
K206 1J010A CH 3 BER-BIT 10 K207 1J009A CH 3 BER-BIT 10	11 11	K406 1E004A CH 3 BXR-BIT 10 K407 1E004B CH 3 BXR-BIT 10	11 11
K208 1H004A CH 3 BER RANK 2 (COUNTER) -BIT 10		K410 1E016A CH 2 RXR-BIT 11	8
K209 1H004B CH 3 BER RANK 2(COUNTER)-BIT 10 K210 11009A CH 2 RER-BIT 11)	K411 1E016B CH 2 RXR-BIT 11 K416 1E003A CH 3 BXR-BIT 11	
K211 11008A CH 2 RER-BIT 11	8	K417 1E003B CH 3 BXR-BIT 11	11
K212 1H015A CH 2 BER RANK 2(COUNTER)-BIT 11 K213 1H015B CH 2 BER RANK 2(COUNTER)-BIT 11	8	K420 1E015A CH 2 BXR-BIT 12 K421 1E015B CH 2 BXR-BIT 12	8 8
K216 1J008A CH 3 BER-BIT 11 K217 1J004A CH 3 BER-BIT 11	1 <u>1</u> 1 <u>1</u>	K426 1E002A CH 3 BXR-BIT 12	11
K218 1H003A CH 3 BER RANK 2 (COUNTER) -BIT 1]	$\frac{1}{1}$	K427 1E002B CH 3 BXR-BIT 12 K450 1M013A INPUT BUFFER CH 2	11 3
K219 1H003B CH 3 BER RANK 2(COUNTER)-BIT 11 K220 11007A CH 2 RER-BIT 12	. 11 8	K451 1M013B INPUT BUFFER CH 2	3
K221 11004A CH 2 BER-BIT 12	8	K452 1M012A OUTPUT BUFFER CH 2 K453 1M012B OUTPUT BUFFER CH 2	3 3
K222 11003A CH 2 RER RANK 2(COUNTER)-BIT 12 K223 11003B CH 2 RER RANK 2(COUNTER)-BIT 12	8 8	K472 1K019A CLEAR BUFFER CONTROLS 1 CH 2	3.
K226 1J007A CH 3 BER-BIT 12	11	K473 1K019B CLEAR BUFFER CONTROLS 1 CH 2 K474 1K020A CLEAR BUFFER CONTROLS 2 CH 2	3 3
K227 11006A CH 3 BER-BIT 12 K228 1J002A CH 3 BER RANK 2(COUNTER)-BIT 12	1 <u>1</u> 1 <u>1</u>	K475 1K020B CLEAR BUFFER CONTROLS 2 CH 2	ğ
K229 1J002B CH 3 BER RANK 2 (COUNTER) -BIT 12		K476 1K021A MTM2 TRANSFER K477 1K021B MTM2 TRANSFER	3
K300 1E027A CH 2 RXR-BIT 0 K301 1E027B CH 2 RXR-BIT 0		K500 10024A CH 2 BFR DATA REGISTER-BIT 0 K501 10024B CH 2 BFR DATA REGISTER-BIT 0	Ĭ
K306 1E014A CH 3 BXR-BIT 0	11	K506 10012A CH 3 BFR DATA REGISTER-BIT 0	16
K307 1E014B CH 3 BXR-BIT 0 K310 1E026A CH 2 BXR-BIT 1	11 :	K507 10012B CH 3 BFR DATA REGISTER-BIT 0 K510 10023A CH 2 RFR DATA REGISTER-BIT 1	10
K311 1E026B CH 2 BXR-BIT 1		K511 10023B CH 2 RFR DATA REGISTER-BIT 1	į
K316 1F013A CH 3 BXR-BIT 1 K317 1F013B CH 3 BXR-BIT 1	1 <u>1</u> 1 <u>1</u>	K516 1D011A CH 3 BFR DATA REGISTER-BIT 1 K517 1D011B CH 3 BFR DATA REGISTER-BIT 1	10 10
K320 1F025A CH 2 RXR-BIT 2	. 8 .	K520 10022A CH 2 RFR DATA REGISTER-BIT 2	
K321 1E025B CH 2 BXR-BIT 2 K326 1E012A CH 3 BXR-BIT 2	11	K521 1D022B CH 2 RFR DATA REGISTER-BIT 2 K526 1D010A CH 3 BFR DATA REGISTER-BIT 2	7
K327 1E012B CH 3 BXR-BIT 2 K330 1E024A CH 2 BXR-BIT 3	11	K527 1D010B CH 3 BFR DATA REGISTER-BIT 2	10
K331 1E024B CH 2 BXR-BIT 3	8	K530 1D021A CH 2 BFR DATA REGISTER-BIT 3 K531 1D021B CH 2 BFR DATA REGISTER-BIT 3	, , , , , , , , , , , , , , , , , , ,
K336 1E011A CH 3 BXR-BIT 3 K337 1E011B CH 3 BXR-BIT 3	$\begin{array}{c} 11 \\ 11 \end{array}$	K536 10009A CH 3 BFR DATA REGISTER-BIT 3 K537 10009B CH 3 BFR DATA REGISTER-BIT 3	10
K340 1E023A CH 2 RXR-BIT 4		K537 10009B CH 3 BFR DATA REGISTER-BIT 3 K540 10020A CH 2 BFR DATA REGISTER-BIT 4	10 7
K341 1E023B CH 2 BXR-BIT 4 K346 1E010A CH 3 BXR-BIT 4	8	K541 10020B CH 2 RFR DATA REGISTER-BIT 4 K546 10008A CH 3 BFR DATA REGISTER-BIT 4	7 10
K347 1E010B CH 3 BXR-BIT 4 .	îį	K547 10008B CH 3 BFR DATA REGISTER-BIT 4	10
K350 1F022A CH 2 BXR-BIT 5 K351 1E022B CH 2 BXR-BIT 5	8 8	K550 10019A CH 2 RFR DATA REGISTER-BIT 5 K551 10019B CH 2 RFR DATA REGISTER-BIT 5	7
K356 1E009A CH 3 BXR-BIT 5	11	K556 10007A CH 3 BFR DATA REGISTER-BIT 5	10
K357 1E009B CH 3 BXR-BIT 5 K360 1E021A CH 2 BXR-BIT 6	11 8	K557 10007B CH 3 BFR DATA REGISTER-BIT 5 K560 10018A CH 2 RFR DATA REGISTER-BIT 6	10
K361 1E021B CH 2 BXR-BIT 6	8	K561 IDO18B CH 2 RFR DATA REGISTER-BIT 6	7
K366 1F008A CH 3 BXR-BIT 6 K367 1F008B CH 3 BXR-BIT 6	11 11	K566 10006A CH 3 BFR DATA REGISTER-BIT 6 K567 10006B CH 3 BFR DATA REGISTER-BIT 6	10 10
K370 1E020A CH 2 BXR-BIT 7	8	K570 10017A CH 2 RFR DATA REGISTER-BIT 7	7
K371 1E020B CH 2 RXR-BIT 7 K376 1E007A CH 3 BXR-BIT 7	8	K571 10017B CH 2 RFR DATA REGISTER-BIT 7 K576 10005A CH 3 BFR DATA REGISTER-BIT 7	10
K377 1E007B CH 3 BXR-BIT 7	11	K577 1D005B CH 3 BFR DATA REGISTER-BIT 7	10
K380 1E019A CH 2 RXR-BIT 8 K381 1E019B CH 2 RXR-BIT 8	8 · · · · · · · · · · · · · · · · · · ·	K580 1D016A CH 2 RFR DATA REGISTER-BIT 8 K581 1D016B CH 2 RFR DATA REGISTER-BIT 8	7
K386 1E006A CH 3 BXR-BIT 8	11	K586 10004A CH 3 BFR DATA REGISTER-BIT 8	1 Ô
K387 1F006B CH 3 BXR-BIT 8	11	K587 10004B CH 3 BFR DATA REGISTER-BIT 8	10


```
K590 1D015A CH 2 BFR DATA REGISTER-BIT 9
                                                                                       RESUME F/F 2-CH 3
                                                                          K768
                                                                                1C014A
K591 10015B CH 2 BFR DATA REGISTER-BIT 9
                                                                                        RESUMF F/F 2-CH 3
                                                                                1C014B
                                                                          K769
K596 10003A CH 3 BFR DATA REGISTER-BIT 9
                                                                                1C013A
                                                                                        RESUME F/F 3-CH 3
                                                                   10
                                                                          K770
K597 10003B CH 3 BFR DATA REGISTER-BIT 9
                                                                                        RESUME F/F 3-CH 3
                                                                   10
                                                                          K771
                                                                                100138
K600 10014A CH 2 RFR DATA REGISTER-BIT 10
                                                                          K772 10012A
                                                                                        READ REQUEST-CH 3
K601 10014B CH 2 RFR DATA REGISTER-BIT 10
                                                                          K773
                                                                                1C012B
                                                                                        READ REQUEST-CH 3
     10002A CH 3 BFR DATA REGISTER-BIT 10
                                                                                        INFORMATION READY-CH 3
                                                                   10
                                                                          K774
                                                                                1C011A
     100028 CH 3 BFR DATA REGISTER-BIT 10
                                                                   10
                                                                          K775
                                                                                1C015A
                                                                                        INFORMATION READY-CH 3
K607
K610 10013A CH 2 RFR DATA REGISTER-BIT 11
                                                                          K776
                                                                                1N025A
                                                                                        PARITY ERROR-CH 3
K611 10013B CH 2 RFR DATA REGISTER-BIT 11
                                                                                        PARTTY ERROR-CH 3
                                                                          K777
                                                                                10025A
K616 10001A CH 3 BFR DATA REGISTER-BIT 11
                                                                          K778
                                                                   10
                                                                                1F020A
                                                                                        READ RESUME-CH 3
K617 10001B CH 3 BFR DATA REGISTER-BIT 11
                                                                                        READ RESUME-CH 3
                                                                   10
                                                                          K779
                                                                                1F020B
     10003A CH 2 RFR DATA REGISTER-BIT 12
                                                                                        PARITY ERROR TEST-CH 3
                                                                          K780
                                                                                1K017A
K620
     10001A CH 2 BFR DATA REGISTER-BIT 12
                                                                                        PARITY ERROR TEST-CH 3
K621
                                                                          K781
                                                                                1K017B
     10002A CH 3 BFR DATA REGISTER-BIT 12
                                                                                        DATA FROM MEMORY-BIT O
                                                                   10
                                                                          R000
                                                                                1S027A
             CH 3 BFR DATA REGISTER-BIT 12
                                                                                        DATA FROM MEMORY-BIT 1
                                                                   10
                                                                          R001
                                                                                15027B
K627
     100018
                                                                                15026A
             INPUT BUFFER CH 3
                                                                                        DATA FROM MEMORY-BIT 2
                                                                          R002
K650
     1K025A
                                                                                        DATA FROM MEMORY-BIT 3
             INPUT RUFFER CH 3
                                                                          R003
                                                                                15026B
     1K025B
K651
                                                                                        DATA FROM MEMORY-BIT 4
             OUTPUT BUFFER CH 3
                                                                          R004 1S025A
K652 1K024A
                                                                                        DATA FROM MEMORY-BIT 5
             OUTPUT BUFFER CH 3
                                                                          R005 1S025B
K653 1K024B
                                                                                        DATA FROM MEMORY-BIT 6
             CLEAR BUFFER CONTROLS 1 CH 3
                                                                          R006
                                                                                15024A
K672 1F016A
             CLEAR BUFFER CONTROLS 1 CH 3
                                                                                        DATA FROM MEMORY-BIT 7
                                                                          R007 1S024B
     1F016B
K673
     1F015A CLEAR BUFFER CONTROLS 2 CH 3
                                                                                        DATA FROM MEMORY-BIT 8
                                                                          R008 15023A
K674
K675 1F015B CLEAR BUFFER CONTROLS 2 CH 3
                                                                                        DATA FROM MEMORY-BIT 9
                                                                          R009 15023B
K700 1K015A CH 2 PRIORITY
                                                                                        DATA FROM MEMORY-BIT 10
                                                                          R010 15022A
K701 1K014A CH 2 PRIORITY
                                                                          R011 1S022B
                                                                                        DATA FROM MEMORY-BIT 11
K702 1K013A CH 3 PRIORITY
                                                                          R012 15021B
                                                                                        DATA FROM MEMORY-BIT 12
K703 1K014B CH 3 PRIORITY
                                                                          R041 1S021A
                                                                                        RESUME 1
             INPUT REQUEST-CH 2
                                                                          R043 1S020A
                                                                                        PARITY ERROR
K704 1K012A
             INPUT REQUEST-CH 2
K705 1K011A
                                                                    6
                                                                          R063 1S020B
                                                                                        FUNCTION READY
                                                                                        I/O CHANNEL SELECT CODE-BIT O
                                                                          R064 1S019A
             I/O RESUME
K706 1L013A
                                                                          R067 1S018B
                                                                                       INITIATE BUFFER INPUT
             I/O RESUME
K707
     1L013B
             CH.2 TERMINATED IN MTM2 TRANSFER
                                                                                       INITIATE BUFFFR OUTPUT
K710 1K008A
                                                                          R068 15017A
             CH.2 TERMINATED IN MTM2 TRANSFER
                                                                          RO69 150178 SET BUFFER BANK CONTROL
K711 1K008B
             INPUT TO A-CH 2
                                                                          R070 1S016A
                                                                                        SET BER
K712 1K007A
             INPUT TO A-CH 2
                                                                          R071 1S016B
                                                                                       SET BXR
K713 1K007B
                                                                                        BER TO A
              WRITE REQUEST-CH 2
     1K006A
                                                                          R072 1S015A
K714
                                                                                       INA2 (INVERTED)
             WRITE REQUEST-CH 2
                                                                          R073 1S0158
K715
     1K006B
                                                                          RO74 15014A CLEAR BUFFER CONTROL
             RESUME F/F 1-CH 2
K716
     1K005A
             RESUME F/F 1-CH 2
                                                                                        MASTER CLEAR FROM COMPUTE (INVERTED)
     1K004A
                                                                          R075 1S014B
K717
             RESUME F/F 2-CH 2
                                                                          R076 15013A
                                                                                        MTM2
K718
     1K003A
                                                                                       MASTER CLEAR FROM MEMORY (INVERTED)
             RESUME F/F 2-CH 2
                                                                          R077 1S006A
     1K003B
K719
             RESUME F/F 3-CH 2
                                                                          R150 1S013B DATA FROM COMPUTE-BIT O
K720 1L004A
             RESUMF F/F 3-CH 2
                                                                          R151 1S012A DATA FROM COMPUTE-BIT 1
K721 1L004B
                                                                               15012B DATA FROM COMPUTE-BIT 2
             READ REQUEST-CH 2
                                                                          R152
K722
     1L003A
                                                                               15011A DATA FROM COMPUTE-BIT 3
             READ REQUEST-CH 2
                                                                          R153
K723
     11 003B
             INFORMATION READY-CH 2
                                                                          R154
                                                                               15011B DATA FROM COMPUTE-BIT 4
K724
     1L002A
                                                                          R155 1S010A DATA FROM COMPUTE-BIT 5
             INFORMATION READY-CH 2
K725 1L002B
K726 1C020A
             PARITY ERROR-CH 2
                                                                          R156
                                                                               15010B DATA FROM COMPUTE-BIT 6
             PARITY ERROR-CH 2
                                                                                       DATA FROM COMPUTE-BIT 7
K727 1C019A
                                                                          R157
                                                                               15009A
                                                                          R158
                                                                                       DATA FROM COMPUTE-BIT 8
             READ RESUME-CH 2
                                                                               15009B
K728
     1L026A
                                                                                       DATA FROM COMPUTE-BIT 9
     1L026B
             READ RESUME-CH 2
                                                                          R159
                                                                               1S008A
K729
                                                                          R160
                                                                                       DATA FROM COMPUTE-BIT 10
             PARITY ERROR TEST-CH 2
                                                                               1S008B
K730
     1K016A
                                                                                       DATA FROM COMPUTE-BIT 11
             PARITY ERROR TEST-CH 2
                                                                          R161
                                                                               15007A
     1K016B
K731
                                                                                       DATA FROM COMPUTE-BIT 12
                                                                               1S007B
             INPUT REQUEST-CH 3
                                                                          R162
K754
     1C022A
             INPUT REQUEST-CH 3
                                                                               1R027A
                                                                                        DATA FROM EXT. EQUIPMENT-CH 2-BIT O
                                                                          R700
K755
     1C021A
                                                                                       DATA FROM EXT. EQUIPMENT-CH 2-BIT 1
                                                                          R701
                                                                               1R027B
             INPUT TO A-CH 3
K762
     1C017A
                                                                          R702 1R026A DATA FROM EXT. EQUIPMENT-CH 2-BIT 2
R703 1R026B DATA FROM EXT. EQUIPMENT-CH 2-BIT 3
             INPUT TO A-CH 3
K763
     1C017B
K764
     1C016A
             WRITE REQUEST-CH 3
                                                                          R704
                                                                               1RO25A DATA FROM EXT. EQUIPMENT-CH 2-BIT 4
             WRITE REQUEST-CH 3
K765
     1C016B
                                                                               1R025B DATA FROM EXT. EQUIPMENT-CH 2-81T 5
             RESUMF F/F 1-CH 3
                                                                          R705
K766
     1C010A
                                                                          R706
                                                                               1RO24A DATA FROM EXT. EQUIPMENT-CH 2-BIT 6
K767 1C015B
             RESUMF F/F 1-CH 3
```


```
7
7
7
7
7
R707 1R024B DATA FROM EXT. EQUIPMENT-CH 2-BIT 7
                                                                                 T150 ITO11A DATA TO COMPUTE-BIT O
R708 1R023A DATA FROM EXT. EQUIPMENT-CH 2-BIT 8
                                                                                 TIST TOTTE DATA TO COMPUTE-BIT I
R709 1R023B DATA FROM EXT. EQUIPMENT-CH 2-BIT 9
R710 1R022A DATA FROM EXT. EQUIPMENT-CH 2-BIT 10
                                                                                 Ť152 1TO1ÓA DATA TO COMPUTE-BIT 2
                                                                                 TISS ITOIOB DATA TO COMPUTE-BIT 3
R711 1R022B DATA FROM EXT. EQUIPMENT-CH 2-BIT 11
                                                                                 T154 ITUU9A DATA TO COMPUTE-BIT 4
R712 1R021A DATA FROM EXT. EQUIPMENT-CH 2-BIT 12
                                                                                 TISS ITOOGE DATA TO COMPUTE-BIT S
R713 1R021B OUTPUT RESUME-CH 2
                                                                                 T156 ITOOBA DATA TO COMPUTE-BIT 6
                                                                      5
R714 1R020A INPUT DISCONNECT-CH 2
                                                                                 TIST 1TOOBE DATA TO COMPUTE-BIT 7
              INPUT DISCONNECT-CH 2
INTERRUPT 1-CH 2
INTERRUPT 2-CH 2
R715 1R020B
                                                                                 T158 ITOOTA DATA TO COMPUTE-BIT &
R716 1R019A INTERRUPT 2-CH 2
                                                                                 T159 1T0078 DATA TO COMPUTE-BIT 9
R717 1R010A INPUT READY-CH 2
                                                                                 TIGO ITOUGA DATA TO COMPUTE-BIT TO
                                                         10
10
10
10
10
10
10
10
10
10
R750 1R019B DATA FROM EXT. EQUIPMENT-CH 3 -BIT 0
                                                                      10
                                                                                 TIGE TOUGH DATA TO COMPUTE-BIT IL
R751 1R018A DATA FROM EXT. EQUIPMENT-CH 3 -BIT 1
R752 1R018B DATA FROM EXT. EQUIPMENT-CH 3 -BIT 2
R753 1R017A DATA FROM EXT. EQUIPMENT-CH 3 -BIT 3
                                                                                 T162 1T005A DATA TO COMPUTE-BIT 12
                                                                                 T279 ISOOIB CHIZ BUSY TO COMPUTE
                                                                                 T280 15002A CH.3 BUSY TO COMPUTE
R754 1R017B DATA FROM EXT. EQUIPMENT-CH 3 -BIT 4
R755 1R016A DATA FROM EXT. EQUIPMENT-CH 3 -BIT 5
                                                                                 T281 ISO028 CH-2 PARITY ERROR TO COMPUTE
                                                                                 T282 15003A CH.3 PARITY ERROR TO CUMPUTE
                                                                                 T283 150038 CH.2 BUFFER TERMINATION INTERRUPT
R756 1R016B DATA FROM EXT. EQUIPMENT-CH 3 -BIT 6
R757 1R015A DATA FROM EXT. EQUIPMENT-CH 3 -BIT 7
                                                                                 1284 15004A CH.3 BUFFER TERMINATION INTERRUPT
R758 1R0158 DATA FROM EXT. EQUIPMENT-CH 3 -BIT 8
                                                                                 T285 150048 CH.2 INTERRUPT 1 TO COMPUTE
                                                                                 1286 15005A CH-2 INTERRUPT 2 TO COMPUTE
R759 1R014A DATA FROM EXT. EQUIPMENT-CH 3 -BIT 9
R760 1R0148 DATA FROM EXT. EQUIPMENT-CH 3 -BIT 10
R761 1R013A DATA FROM EXT. EQUIPMENT-CH 3 -BIT 11
R762 1R013B DATA FROM EXT. EQUIPMENT-CH 3 -BIT 12
R763 1R012A OUTPUT RESUMÊ-CH 3
                                                                                 T287 ISOOSB CH.3 INTERRUPT 1 TO COMPUTE
                                                                                 T288 ISOOIA CH.3 INTERRUPT 2 TO COMPUTE
                                                                                 T700 10027A CH 2 DATA TO EXT. EQUIPMENT-BIT U
                                                                                 T701 100278 CH 2 DATA TO EXT. EQUIPMENT-BIT 1
R764 1R012B INPUT DISCONNECT-CH 3
                                                                                 T702 10026A CH 2 DATA TO EXT. EQUIPMENT-BIT 2
R765 IRO11A INTERRUPT 1-CH 3
                                                                                 T703 100268 CH 2 DATA TO EXT. EQUIPMENT-BIT 3
R766 1R011B INTERRUPT 2-CH 3
R767 1R010B INPUT READY-CH-3
                                                                                 T704 10025A CH 2 DATA TO EXT. EQUIPMENT-BIT 4
                                                                                 T705 10025B CH 2 DATA TO EXT. EQUIPMENT-BIT 5
TOOO 1T027A DATA TO EXTERNAL MEMORY-BIT O
                                                                                  T706 10024A CH 2 DATA TO EXT. EQUIPMENT-BIT 6
TOOL 1T027B DATA TO EXTERNAL MEMORY-BIT 1
                                                                                 T707 10024B CH 2 DATA TO EXT. EQUIPMENT-BIT 7
TOO2 1TO26A DATA TO EXTERNAL MEMORY-BIT 2
                                                                                 T708 10023A CH 2 DATA TO EXT. EQUIPMENT-BIT 8
TOO3 1TO26B DATA TO EXTERNAL MEMORY-BIT 3
TOO4 1TO25A DATA TO EXTERNAL MEMORY-BIT 4
                                                                                 T709 10023B CH 2 DATA TO EXT. EQUIPMENT-BIT 9
                                                                                 T710 10022A CH 2 DATA TO EXT. EQUIPMENT-BIT 10
TOOS 1T025B DATA TO EXTERNAL MEMORY-BIT 5
                                                                                 T711 10022B CH 2 DATA TO EXT. EQUIPMENT-BIT 11
TOO6 1T024A DATA TO EXTERNAL MEMORY-BIT 6
                                                                                 T712 10021A CH 2 DATA TO EXT. EQUIPMENT-BIT 12
TOOT 1T024B DATA TO EXTERNAL MEMORY-BIT 7
                                                                                 T713 10021B INPUT REQUEST-CH 2
TOOR 1T023A DATA TO EXTERNAL MEMORY-BIT 8
                                                                                 T714 10020A FUNCTION READY-CH 2
TOO9 1T023B DATA TO EXTERNAL MEMORY-BIT 9
                                                                                 T715 1Q020B
                                                                                                MASTER CLEAR-CH 2
TOTO 1TOZZA DATA TO EXTERNAL MEMORY-BIT 10
                                                                                 T716 10009A INFORMATION READY-CH 2
TO11 1T022B DATA TO EXTERNAL MEMORY-BIT 11
                                                                                 T750 10019A CH 3 DATA TO EXT. EQUIPMENT-BIT O
TO12 1T004A DATA TO EXTERNAL MEMORY-BIT 12
                                                                                 T751 100198 CH 3 DATA TO EXT. EQUIPMENT-BIT 1
TO20 1T021A ADDRESS TO EXTERNAL MEMORY-BIT 0
TO21 1T021B ADDRESS TO EXTERNAL MEMORY-BIT 1
                                                                                 T752 10018A CH 3 DATA TO EXT. EQUIPMENT-BIT 2
                                                                                                                                                           10
                                                                                 T753 10018B CH 3 DATA TO EXT. EQUIPMENT-BIT 3
TO22 1T020A ADDRESS TO EXTERNAL MEMORY-BIT 2
                                                                                  T754 10017A CH 3 DATA TO EXT. EQUIPMENT-BIT 4
                                                                                                                                                           10
TO23 1T020B ADDRESS TO EXTERNAL MEMORY-BIT 3
                                                                                 T755 100178 CH 3 DATA TO EXT. EQUIPMENT-BIT 5
                                                                                                                                                           10
TO24 1T019A ADDRESS TO EXTERNAL MEMORY-BIT 4
                                                                                  T756 10016A CH 3 DATA TO EXT. EQUIPMENT-BIT 6
TO25 1T019B ADDRESS TO EXTERNAL MEMORY-BIT 5
                                                                                 T757 10016B CH 3 DATA TO EXT. EQUIPMENT-BIT 7
                                                                                                                                                           10
TO26 1T018A ADDRESS TO EXTERNAL MEMORY-BIT 6
TO27 1T018B ADDRESS TO EXTERNAL MEMORY-BIT 7
                                                                                 T758 10015A CH 3 DATA TO EXT. EQUIPMENT-BIT 8
                                                                                                                                                           10
                                                                                 T759 10015B CH 3 DATA TO EXT. EQUIPMENT-BIT 9
                                                                                                                                                            10
TO28 1T017A ADDRESS TO EXTERNAL MEMORY-BIT 8
                                                                                 T760 10014A CH 3 DATA TO EXT. EQUIPMENT-BIT 10
                                                                                                                                                           10
TO29 1T017B ADDRESS TO EXTERNAL MEMORY-BIT 9
                                                                                 T761 10014B CH 3 DATA TO FXT. EQUIPMENT-BIT 11
T762 10013A CH 3 DATA TO EXT. EQUIPMENT-BIT 12
TO30 1T016A ADDRESS TO EXTERNAL MEMORY-BIT 10
                                                                                                                                                           10
TO31 1TO16B ADDRESS TO EXTERNAL MEMORY-BIT 11
TO32 1TO15A ADDRESS TO EXTERNAL MEMORY-BIT 12
                                                                                 T763 10013B INPUT REQUEST-CH 3
                                                                                 T764 10012A FUNCTION READY-CH 3
TO33 1T015B BANK SELECT TO EXTERNAL MEMORY-BIT 1
                                                                                 T765 100128 MASTER CLEAR-CH 3
TO34 1T014A BANK SELECT TO EXTERNAL MEMORY-BIT 2
                                                                                 T766 10009B INFORMATION READY-CH 3
TO35 1TO14B BANK SELECT TO EXTERNAL MEMORY-BIT 3
TO38 1TO12A REQUEST READ
TO39 ITO12B REQUEST WRITE
```


TOTT 1TOOSB 1/0 RESUME TO COMPUTE































SECTION 3

I/O UNIT

POWER DISTRIBUTION AND MCS PROTECTION DRAWINGS





CUT ALONG LINE

COMMENT SHEET

CONTROL DATA 8490 COMPUTER SYSTEM THEORY OF OPERATION AND DIAGRAMS CUSTOMER ENGINEERING MANUAL PUB. NO. 14091700

FROM:	NAME:			
	BUSINESS ADDRESS:			
	THESE COMMENTS REFER TO REV OF THIS MANUAL.			
COMMEN	TS: (DESCRIBE ERRORS, SUGGESTED ADDITIONS OR			
	DELETIONS, ETC. INCLUDE PAGE NUMBER.)			

FOLD

FOLD

BUSINESS REPLY MAIL

NO POSTAGE STAMP NECESSARY IF MAILED IN U.S.A.

POSTAGE WILL BE PAID BY

CONTROL DATA CORPORATION
8100 34TH AVENUE SOUTH
MINNEAPOLIS, MINNESOTA 55440

ATTN: TECHNICAL PUBLICATIONS DEPT.
GOVERNMENT SYSTEMS DIVISION

FIRST CLASS PERMIT NO. 8241

MINNEAPOLIS, MINN.

FOLD

STAPLE

FOLD

STAPLE

IN ALONG LINE



8100 34th AVE. SO., MINNEAPOLIS, MINN. 55440

LITHO IN U.S.A.