

Convergent Technologies

UPDATE NOTICE 3
(A-09-00091-01-A)

WORKSTATION HARDWARE MANUAL

The attached pages update: (1) edition A-09-00016-01-A and Update Notices A-09-00058-01-A and A-09-00066-01-A or (2) edition A-09-00016-01-B and Update Notice A-09-00066-01-A, of the Workstation Hardware Manual.

Insert these pages according to the collating instructions on the back of this notice.

Updated pages are indicated by a date at the bottom of the page.

Throughout this Manual, change bars in the margins indicate technical additions and changes. Asterisks indicate deletions. Editorial changes are not identified. All changes will be incorporated in the next edition of this Manual.

Insert this page after the title page of your manual to provide a record of the update.

Copyright © 1981 by Convergent Technologies, Inc.

COLLATING INSTRUCTIONS

Delete

Table of Contents (ix, x)

10-3, 10-4
two foldouts from Section 10
(unpaginated; Video Monitor
Schematic, Video Monitor
Assembly Drawing)

Appendix C (D-1 to D-5)

Replace With

Table of Contents (ix, x)


10-3, 10-4
10-9, 10-11

Appendix C (D-1 to D-7)

3-6	Edge-Connector Pin List.....	3-9
3-7	Edge-Connector Pin List.....	3-10
3-8	Edge-Connector Pin List.....	3-11
3-9	Edge-Connector Pin List.....	3-12
3-10	Edge-Connector Pin List.....	3-13
3-11	Edge-Connector Pin List.....	3-14
3-12	Edge-Connector Pin List.....	3-15
3-13	Edge-Connector Pin List.....	3-16
3-14	Edge-Connector Pin List.....	3-17
3-15	Mainframe Motherboard Schematic.....	3-18
3-16	Mainframe Motherboard Schematic.....	3-19
3-17	Mainframe Motherboard Schematic.....	3-20
3-18	Mainframe Motherboard Assembly Drawing.....	3-21
3-19	Mainframe Motherboard Assembly Drawing.....	3-22
4-1	Processor Board Block Diagram.....	4-2
4-2	8086 CPU Chip.....	4-56
4-3	8284 Clock Generator.....	4-61
4-4	8289 Bus Arbiter.....	4-67
4-5	8288 Bus Controller.....	4-71
4-6	8237-2 DMA Controller.....	4-78
4-7	8259A Interrupt Controller.....	4-82
4-8	Processor Board Schematics.....	4-83
4-9	Processor Board Assembly Drawing.....	4-85
5-1	I/O-Memory Board Block Diagram.....	5-2
5-2	I/O Address Decode Signals.....	5-8
5-3	Extended Control Register Bits.....	5-17
5-4	8251A USART.....	5-45
5-5	8253 Programmable Timer.....	5-48
5-6	Z80A SIO/2.....	5-55
5-7	I/O-Memory Board Schematic.....	5-56
5-8	I/O-Memory Board Assembly Drawing.....	5-62
6-1	16K RAM Expansion Board Schematic.....	6-9
6-2	16K RAM Expansion Board Assembly Drawing.....	6-13
6-3	64K RAM Expansion Board 2 Schematic.....	6-17
6-4	64K RAM Expansion Board 2 Assembly Drawing.....	6-21
7-1	ROM Expansion Board Schematic.....	7-8
7-2	ROM Expansion Board Assembly Drawing.....	7-9
8-1	Video Control Board Data Paths.....	8-4
8-2	Screen Attribute Register (SAR).....	8-10
8-3	Character Map Format for 132 char/row.....	8-12
8-4	Character Map Format for 80 char/row.....	8-13
8-5	Font RAM Addressing and Data.....	8-15
8-6	Video Board Block Diagram.....	8-17
8-7	Bus Interface.....	8-18
8-8	Row Buffers.....	8-20
8-9	Font RAM Attribute Logic and Video Output.....	8-24
8-10	Block Diagram of Main Control Section.....	8-26
8-11	Video Control - Simplified Flow Chart.....	8-27
8-12	DMA Request Control Lines.....	8-28
8-13	Microcode Word.....	8-30
8-14	Video Timing Parameters.....	8-36
8-15	Video Timing Flow Chart.....	8-55
8-16	Video Control Flow Chart.....	8-56

8-17	Video Control Flow Chart.....	8-57
8-18	Video Board Schematic.....	8-58
8-19	Video Board Assembly Diagram.....	8-64
9-1	List of Keys.....	9-2
9-2	Map of Keyboard.....	9-3
9-3	Data Format for Keyboard Output.....	9-4
9-4	Keyboard Schematic and Assembly Drawing.....	9-9
9-5	Keyboard Assembly Drawing.....	9-10
10-1	CRT-Display Block Diagram.....	10-3
10-2	CRT-Deflection Schematic.....	10-9
10-3	CRT-Deflection Assembly Drawing.....	10-11
11-1	Switch and Fuse Locations.....	11-2
11-2	Console Schematic.....	11-4
11-3	Console Assembly Drawing.....	11-5
12-1	Adjustment Potentiometers.....	12-6
12-2	Power Supply Wiring Diagram.....	12-7
13-1	Local Memory Space.....	13-2
13-2	Multibus Address.....	13-4
13-3	Multibus Interrupt Level Selection.....	13-5
13-4	Multibus Controller Port Selection.....	13-7
13-5	Baud Rate Clock Selection.....	13-8
13-6	Communications I/O Processor Block Diagram.....	13-10
13-7	8085A CPU.....	13-54
13-8	8257-5 DMA Controller.....	13-60
13-9	8202A Dynamic RAM Controller.....	13-64
13-10	Z80A SIO/2.....	13-71
13-11	8253 Programmable Interval Timer.....	13-74
13-12	Communications I/O Processor Schematic.....	13-75
13-13	Communications I/O Processor Assembly Drawing.....	13-87

Figure 10-1. CRT-Display Block Diagram



The dynamic focus circuit is used to alter the focus voltage as a function of the position of the electron beam on the CRT face. In this way, optimum focus can be maintained, resulting in maximum resolution. The dynamic focus waveform is a composite of two parabolic waveforms. One waveform repeats at the horizontal rate (HORIZ.PARABOLA) and the other repeats at the vertical rate (VER.PARABOLA). This waveform, when summed with the D.C. focus electrode bias (adjustable by the C.FOCUS control), yields a waveform that offers maximum focus correction at the corners of the CRT raster.


Video Amplifier

EVIDEOA and EVIDEOB, the ECL signals for video display data, are converted to VIDEO, the signal which drives the cathode. The level-shifting amplifier is an emitter-coupled configuration with common-base output stage. The amplitude is 25 volts for normal data and 20 volts for half-bright data (controlled by EVIDEOB).

Power

Anode voltage for the CRT is generated by a 16-kV supply which operates from the 32 volt regulated power source. The power supply is enabled only when horizontal drive is functioning.

Another regulator provides 6.3 volts for the heater and 5 volts for the video amplifier. Power for this second regulator comes from +12V.






Figure 10-3. CRT-Deflection Assembly Drawing

POWER AND GROUND LOCATOR CHART					
REF. DES	TYPE	GND	+5V	+12V	-5V
IC5	LM358	4		8	
IC2	26LS32	7,10,8,12	16		
IC3	14046B	5,8			
IC6	555	1		8	
IC1	10116	8	1,16		

J1

+12V - 20	① - 32V
GND - 19	② - +32V
- 18	③ - GND
V.DRIVE - 17	④ - H.DRIVE -
V.DRIVE + 16	⑤ - H.DRIVE +
GND - 15	⑥ - GND
KEY - 14	⑦ -
VIDEO B - 13	⑧ - GND
VIDEO B + 12	⑨ - VIDEO A -
GND - 11	⑩ - VIDEO A +

REF. DESIGNATORS	
LAST USED	NOT USED
C50	
R99	
CR20	
IC6	
L4	
AA-1	
Q25	
T4	
J8	
HS4	

NOTES:

UNLESS OTHERWISE SPECIFIED:

1. RESISTANCE VALUES ARE IN OHMS, 1/4W, 5%.
2. CAPACITANCE VALUES ARE IN MICROFARADS.

APPENDIX C

WORKSTATION SWITCH AND JUMPER SETTINGS

CPU BOARD SWITCHES

The functions of each of the switches on the CPU board are listed below.

S1

Bit	On	Off
1	4 MHz DMA	5 MHz DMA
2	no wait states	one wait state
3	not used	not used
4	5 MHz 8086	3.3 MHz 8086

S2

1	Multibus-to-CT window at 512K	no Multibus-to-CT window at 512K
2	not used	not used
3	not used	not used
4	no Multibus-to-CT window at 32K	Multibus-to-CT window at 32K

S3

1	CT-to-Multibus window at 512K	CT-to-Multibus window at 768K
2	CT-to-Multibus window at 768K	CT-to-Multibus window at 512K
3	CT generates CCLK-	external CCLK- generation
4	CT generates BCLK-	external BCLK- generation

S4

1	640K RAM total	128K RAM total 256K RAM total 384K RAM total 512K RAM total
2	128K RAM total	256K RAM total 384K RAM total 512K RAM total 640K RAM total
3	128K RAM total 256K RAM total 512K RAM total	384K RAM total 640K RAM total

<u>Bit</u>	<u>On</u>	<u>Off</u>
4	128K RAM total 256K RAM total 384K RAM total	512K RAM total 640K RAM total

S5

1	2732 PROMs	2716 PROMs
2	2716 PROMs	2732 PROMs
3	not used	not used
4	not used	not used

S6

1	no PROM board	PROM board
2	PROM board	no PROM board
3	no CT-to-Multibus access	CT-to-Multibus access enabled
4	CBRQ- always asserted	CBRQ- from Multibus master

CPU BOARD JUMPERS

For workstations without 8087 coprocessors, a jumper from TP6 to ground must be installed. If an 8087 is used, there must be no jumper installed.

I/O-MEMORY BOARD SWITCHES

The functions of each of the switches on the I/O-Memory board are listed below.

S1

Bit	On	Off
1	Channel A external transmit clock	Channel A internal transmit clock
2	Channel A external receive clock	Channel A internal receive clock
3	Channel A internal transmit clock	Channel A external transmit clock
4	Channel A internal receive clock	Channel A external receive clock
5	Channel B external transmit clock	Channel B internal transmit clock
6	Channel B external receive clock	Channel B internal receive clock
7	Channel B internal transmit clock	Channel B external transmit clock
8	Channel B internal receive clock	Channel B external receive clock

S2

ID switch: For workstations with serial number A-8131A-0400 or lower, see the "Bootstrap ROM" section in the second edition (A-09-00014-02-A) of the System Programmer's Guide. For workstations with serial number A-8131B-0400 or higher, see the Release Notice for Common Boot ROM Firmware (A-09-00065-01-A).

S3

Bit	On	Off
1	internal carrier detect	external carrier detect
2	external carrier detect	internal carrier detect
3	not used	not used
4	not used	not used

I/O-MEMORY BOARD JUMPERS

For Channel A RS-232 operation, jumper plugs must be installed in JP2 and JP4 and not in JP1 and JP3.

For Channel A RS-422 operation, jumper plugs must be installed in JP1 and JP3 and not in JP2 and JP4.

I/O-Memory board jumper E-F must be installed for 16K RAM chip operation.

RAM EXPANSION BOARD JUMPERS

If a 128K RAM Expansion Board is included, jumper A-C must be installed for 16K RAM operation.

MOTHERBOARD JUMPERS

A jumper plug must be installed in motherboard location U3 for cluster communications operation. This connects the 9-pin cluster communications connectors and protection diodes to Channel A. For workstations with a switch in U3, all 8 bits must be on.

For noncluster Channel A use, there must be no jumper plug in location U3, or if there is a switch, all 8 bits must be off.

FACTORY CONFIGURATION 1

The following configuration constitutes a dual RS-232 workstation. It is the Convergent factory setting for workstations with the following serial numbers:

8034A-00051 - 8034A-00093
8034A-00096 - 8034A-00099
8034A-00102 - 8034A-00106
8034A-00110 - 8106A-00122

CPU						
<u>bit</u>	<u>S1</u>	<u>S2</u>	<u>S3</u>	<u>S4</u>	<u>S5</u>	<u>S6</u>
1	on	off	on	*	off	off
2	on	off	off	*	on	on
3	off	off	on	*	off	off
4	on	on	on	*	off	on

* See switch S4 on p. D-1 for the settings for different memory boards

I/O Memory			
<u>bit</u>	<u>S1</u>	<u>S2</u>	<u>S3</u>
1	off	on	off
2	off	on	on
3	on	on	off
4	on	on	off
5	off	on	
6	off	on	
7	on	on	
8	on	on	

CPU jumper TP6 to ground is installed.

I/O-Memory jumper E-F is installed.

I/O-Memory jumper plugs JP2 and JP4 are installed; JP1 and JP3 are not installed.

RAM expansion jumper A-C is installed.

Motherboard jumper plug is not installed in U3.

FACTORY CONFIGURATION 2

The following configuration constitutes a Channel A cluster RS-422 and Channel B RS-232 workstation with 2716 bootstrap ROMs. It is the Convergent factory setting for workstations with the following serial numbers:

8034A-00094 - 8034A-00095
 8034A-00100 - 8034A-00101
 8034A-00107 - 8034A-00109
 8106A-00123 - 8131A-00399

CPU						
<u>bit</u>	<u>S1</u>	<u>S2</u>	<u>S3</u>	<u>S4</u>	<u>S5</u>	<u>S6</u>
1	on	off	on	*	off	off
2	on	off	off	*	on	on
3	off	off	on	*	off	off
4	on	on	on	*	off	on

* See switch S4 on p. D-1 for the settings for different memory boards.

I/O Memory				
<u>bit</u>	<u>S1</u>	<u>S2</u>	<u>S3</u>	
		Master	Cluster	
		Workstation		
1	off	on	on	on
2	on	on	on	off
3	off	on	off	off
4	on	on	on	off
5	off	on	on	
6	off	on	on	
7	on	on	on	
8	on	on	off	

CPU jumper TP6 to ground is installed.

I/O-Memory jumper E-F is installed.

I/O-Memory jumper plugs JP1 and JP3 are installed; JP2 and JP4 are not installed.

RAM expansion jumper A-C is installed.

Bits 1-8 of motherboard switch U3 are On.

FACTORY CONFIGURATION 3

The following configuration constitutes a Channel A cluster RS-422 and Channel B RS-232 workstation with 2732 bootstrap ROMs. It is the Convergent factory setting for workstations with the following serial numbers:

8131B-00400 and up.

CPU						
<u>bit</u>	<u>S1</u>	<u>S2</u>	<u>S3</u>	<u>S4</u>	<u>S5</u>	<u>S6</u>
1	on	off	on	*	on	off
2	on	off	off	*	off	on
3	off	off	on	*	off	off
4	on	on	on	*	off	on

* See switch S4 on p. D-1 for the settings for different memory boards.

I/O Memory			
<u>bit</u>	<u>S1</u>	<u>S2</u>	<u>S3</u>
1	off	off	on
2	on	on	off
3	off	off	off
4	on	off	off
5	off	on	
6	off	on	
7	on	on	
8	on	off	

CPU jumper TP6 to ground is installed.

I/O-Memory jumper E-F is installed.

I/O-Memory jumper plugs JP1 and JP3 are installed; JP2 and JP4 are not installed.

RAM expansion jumper A-C is installed.

Bits 1-8 of motherboard switch U3 are On.

