



**CRAY X-MP AND CRAY-1®
COMPUTER SYSTEMS**

SYMBOLIC MACHINE INSTRUCTIONS
REFERENCE MANUAL

SR-0085

Copyright© 1986 by CRAY RESEARCH, INC. This manual or parts thereof may not be reproduced in any form without permission of CRAY RESEARCH, INC.

Each time this manual is revised and reprinted, all changes issued against the previous version are incorporated into the new version and the new version is assigned an alphabetic level.

Every page changed by a reprint with revision has the revision level in the lower righthand corner. Changes to part of a page are noted by a change bar in the margin directly opposite the change. A change bar in the margin opposite the page number indicates that the entire page is new. If the manual is rewritten, the revision level changes but the manual does not contain change bars.

Requests for copies of Cray Research, Inc. publications should be directed to the Distribution Center and comments about these publications should be directed to:

CRAY RESEARCH, INC.

2520 Pilot Knob Road

Suite 310

Mendota Heights, Minnesota 55120

<u>Revision</u>	<u>Description</u>
	January 1986 - Original printing.

PREFACE

This manual provides information on CRAY X-MP and CRAY-1 Symbolic Machine Instructions, and is intended to be used as a reference with CAL Assembler Version 2.

Specific information on CAL Assembler Version 2 can be found in the following manual:

SR-2003 CAL Assembler Version 2 Reference Manual

CONTENTS

<u>PREFACE</u>	iii
1. <u>INTRODUCTION</u>	1-1
2. <u>INSTRUCTION SYNTAX</u>	2-1
2.1 <u>INSTRUCTION FORMAT</u>	2-1
2.1.1 1-parcel instruction format with discrete <i>j</i> and <i>k</i> fields	2-2
2.1.2 1-parcel instruction format with combined <i>j</i> and <i>k</i> fields	2-2
2.1.3 2-parcel instruction format with combined <i>j</i> , <i>k</i> , and <i>m</i> fields	2-3
2.1.4 2-parcel instruction format with combined <i>i</i> , <i>j</i> , <i>k</i> , and <i>m</i> fields	2-4
2.2 <u>SPECIAL REGISTER VALUES</u>	2-5
2.3 <u>SYMBOLIC NOTATION</u>	2-5
2.3.1 <u>General syntax</u>	2-5
2.3.1.1 <u>Register designators</u>	2-6
2.3.1.2 <u>Location field</u>	2-7
2.3.1.3 <u>Result field</u>	2-7
2.3.1.4 <u>Operand field</u>	2-7
2.3.1.5 <u>Comment field</u>	2-8
2.3.2 <u>Special syntax forms</u>	2-8
2.4 <u>MONITOR MODE INSTRUCTIONS</u>	2-9
3. <u>MACHINE INSTRUCTION DESCRIPTIONS</u>	3-1
 <u>APPENDIX SECTION</u>	
A. <u>SYMBOLIC INSTRUCTION SUMMARY</u>	A-1
A.1 <u>FUNCTIONAL UNITS</u>	A-1
A.2 <u>CRAY-1 SYMBOLIC MACHINE INSTRUCTIONS</u>	A-2
A.3 <u>CRAY X-MP SYMBOLIC MACHINE INSTRUCTIONS</u>	A-5

B.	<u>FUNCTIONAL INSTRUCTION SUMMARY</u>	B-1
B.1	REGISTER ENTRY INSTRUCTIONS	B-1
	B.1.1 Entries into A registers	B-1
	B.1.2 Entries into S registers	B-1
	B.1.3 Entries into V registers	B-2
	B.1.4 Entries into semaphore registers	B-3
B.2	INTER-REGISTER TRANSFER INSTRUCTIONS	B-3
	B.2.1 Transfers to A registers	B-3
	B.2.2 Transfers to S registers	B-4
	B.2.3 Transfers to V registers	B-5
	B.2.4 Transfer to Vector Mask register	B-5
	B.2.5 Transfer to Vector Length register	B-5
	B.2.6 Transfer to Semaphore register	B-5
B.3	MEMORY TRANSFERS	B-6
	B.3.1 Bidirectional memory transfers	B-6
	B.3.2 Memory references	B-6
	B.3.3 Stores	B-6
	B.3.4 Loads	B-7
B.4	INTEGER ARITHMETIC OPERATIONS	B-8
	B.4.1 24-bit integer arithmetic	B-9
	B.4.2 64-bit integer arithmetic	B-9
B.5	FLOATING-POINT ARITHMETIC	B-10
	B.5.1 Floating-point range errors	B-10
	B.5.2 Floating-point addition and subtraction	B-10
	B.5.3 Floating-point multiplication	B-11
	B.5.4 Reciprocal iteration	B-12
	B.5.5 Reciprocal approximation	B-12
B.6	LOGICAL OPERATIONS	B-13
	B.6.1 Logical products	B-13
	B.6.2 Logical sums	B-14
	B.6.3 Logical differences	B-14
	B.6.4 Logical equivalence	B-15
	B.6.5 Vector mask	B-15
	B.6.6 Merge	B-16
B.7	SHIFT INSTRUCTIONS	B-16
B.8	BIT COUNT INSTRUCTIONS	B-17
	B.8.1 Scalar population count	B-18
	B.8.2 Vector population count	B-18
	B.8.3 Scalar population count parity	B-18
	B.8.4 Scalar leading zero count	B-18
B.9	BRANCH INSTRUCTIONS	B-18
	B.9.1 Unconditional branch instructions	B-19
	B.9.2 Conditional branch instructions	B-19
	B.9.3 Return jump	B-19
	B.9.4 Normal exit	B-20
	B.9.5 Error exit	B-20
B.10	MONITOR INSTRUCTIONS	B-20
	B.10.1 Channel control	B-20
	B.10.2 Set real-time clock	B-21

B.10	MONITOR INSTRUCTIONS (continued)	
B.10.3	Programmable clock interrupt instructions . . .	B-21
B.10.4	Interprocessor interrupt instructions	B-21
B.10.5	Cluster number instructions	B-22
B.10.6	Operand range error interrupt instructions . . .	B-22
B.10.7	Performance counters	B-22

FIGURES

2-1	General Form for Instructions	2-1
2-2	1-parcel Instruction Format with Discrete <i>j</i> and <i>k</i> Fields . .	2-2
2-3	1-parcel Instruction Format with Combined <i>j</i> and <i>k</i> Fields . .	2-3
2-4	2-parcel Instruction Format with Combined <i>j</i> , <i>k</i> , and <i>m</i> Fields	2-4
2-5	2-parcel Instruction Format with Combined <i>i</i> , <i>j</i> , <i>k</i> , and <i>m</i> Fields	2-4
2-6	2-parcel Instruction Format for a 24-bit Immediate Constant with Combined <i>i</i> , <i>j</i> , <i>k</i> , and <i>m</i> Fields	2-5

TABLE

2-1	Special Register Values	2-6
-----	-----------------------------------	-----

INDEX

INTRODUCTION

1

Each Cray mainframe (CRAY X-MP and CRAY-1) machine instruction can be represented symbolically in Cray Assembly Language (CAL). This manual provides information on the Symbolic Machine Instructions used with the CRAY X-MP and CRAY-1.

For a general description of the Cray mainframe, refer to the appropriate Reference Manual:

- HR-0004 CRAY-1 Hardware Reference Manual
- HR-0029 CRAY-1 S Series Mainframe Reference Manual
- HR-0064 CRAY-1 M Series Mainframe Reference Manual
- HR-0088 CRAY X-MP Series Models 11, 12, and 14 Mainframe Reference Manual
- HR-0032 CRAY X-MP Series Models 22 and 24 Mainframe Reference Manual
- HR-0097 CRAY X-MP Series Model 48 Mainframe Reference Manual

Section 2 of this manual provides information on Symbolic Machine Instruction format for a 1-parcel (16-bit) instruction or a 2-parcel (32-bit) instruction. It also describes special register values that may be referenced by the instructions and the symbolic notation used for coding the machine instructions.

Section 3 provides detailed information on the CAL instructions that operate on the CRAY X-MP and CRAY-1. Each instruction begins with boxed information consisting of the CAL syntax format, an operand if required, a brief description of each instruction, and the machine instruction.

Following the boxed information is a detailed description of the instruction and an example.

Appendix A provides a summary of functional units and the symbolic machine instructions. Appendix B lists the instructions by function. References to section 3 for a detailed description of the instruction are provided.

Each CRAY X-MP and CRAY-1 mainframe machine instruction can be represented symbolically in Cray Assembly Language (CAL). The assembler identifies a symbolic instruction according to its syntax and generates a corresponding binary machine code. An instruction is generated in the assembly section in use when the instruction is interpreted.

This section describes the format of symbolic machine instructions, special register values, and notation used for coding symbolic machine instructions for CAL Assembler Version 2 on a CRAY X-MP and CRAY-1.

2.1 INSTRUCTION FORMAT

Each instruction is either a 1-parcel (16-bit) instruction or a 2-parcel (32-bit) instruction. Instructions are packed 4 parcels per word. Parcels are numbered 0 through 3 from left to right and any parcel position can be addressed in branch instructions. A 2-parcel instruction begins in any parcel of a word and can span a word boundary. For example, a 2-parcel instruction beginning in parcel 3 of a word, ends in parcel 0 of the next word. No padding to word boundaries is required. Figure 2-1 illustrates the general form of instructions.




Figure 2-1. General Form for Instructions

Four variations of this general format use the fields differently. The formats of the following variations are described in this section:

- 1-parcel instruction format with discrete *j* and *k* fields
- 1-parcel instruction format with combined *j* and *k* fields

- 2-parcel instruction format with combined *j*, *k*, and *m* fields
- 2-parcel instruction format with combined *i*, *j*, *k*, and *m* fields

2.1.1.1 1-PARCEL INSTRUCTION FORMAT WITH DISCRETE *j* AND *k* FIELDS

The most common of the 1-parcel instruction formats uses the *i*, *j*, and *k* fields as individual designators for operand and result registers (see figure 2-2). The *g* and *h* fields define the operation code. The *i* field designates a result register and the *j* and *k* fields designate operand registers. Some instructions ignore one or more of the *i*, *j*, and *k* fields. The following types of instructions use this format:

- Arithmetic
- Logical
- Double shift
- Floating-point constant




Figure 2-2. 1-parcel Instruction Format with Discrete *j* and *k* Fields

2.1.1.2 1-PARCEL INSTRUCTION FORMAT WITH COMBINED *j* AND *k* FIELDS

Some 1-parcel instructions use the *j* and *k* fields as a combined 6-bit field (see figure 2-3). The *g* and *h* fields contain the operation code, and the *i* field is generally a destination register. The combined *j* and *k* fields generally contain a constant or a B or T register designator. The branch instruction 005 and the following types of instructions use the 1-parcel instruction format with combined *j* and *k* fields:

- Constant
- B and T register block memory transfer
- B and T register data transfer
- Single shift
- Mask




Figure 2-3. 1-parcel Instruction Format with Combined *j* and *k* Fields

2.1.3 2-PARCEL INSTRUCTION FORMAT WITH COMBINED *j*, *k*, AND *m* FIELDS

The instruction type for a 22-bit immediate constant uses the combined *j*, *k*, and *m* fields to hold the constant. The 7-bit *gh* field contains an operation code, and the 3-bit *i* field designates a result register. The instruction type using this format transfers the 22-bit *jkm* constant to an A or S register.

The instruction type used for Scalar Memory transfers also requires a 22-bit *jkm* field for an address displacement. This instruction type uses the 4-bit *g* field for an operation code, the 3-bit *h* field to designate an address index register, and the 3-bit *i* field to designate a source or result register. (See special register values.)

Figure 2-4 shows the two general applications for the 2-parcel instruction format with combined *j*, *k*, and *m* fields.

NOTE

When using an immediate constant which has both relocatable and parcel attributes, the result of the relocation will be incorrect if the loader-determined actual address (within the user's field length) is greater than 1,048,575. This is because the resulting relocated value will have more than 22 significant bits. A CAL caution message is issued if this occurs. The exception to this is when "Ah exp" executes on a CRAY X-MP/48.




Figure 2-4. 2-parcel Instruction Format
with Combined *j*, *k*, and *m* Fields

2.1.4 2-PARCEL INSTRUCTION FORMAT WITH COMBINED *i*, *j*, *k*, AND *m* FIELDS

The 2-parcel branch instruction type uses the combined *i*, *j*, *k*, and *m* fields to contain a 24-bit address that allows branching to an instruction parcel (see figure 2-5). A 7-bit operation code (*gh*) is followed by an *ijkm* field. The high-order bit of the *i* field is unused.




Figure 2-5. 2-parcel Instruction Format with
Combined *i*, *j*, *k*, and *m* Fields

The 2-parcel instruction type for a 24-bit immediate constant (figure 2-6) uses the combined *i*, *j*, *k*, and *m* fields to hold the constant. This instruction type uses the 4-bit *g* field for an operation code and the 3-bit *h* field to designate the result address register. The high-order bit of the *i* field is set.




Figure 2-6. 2-parcel Instruction Format for a 24-bit Immediate Constant with Combined *i*, *j*, *k*, and *m* Fields

2.2 SPECIAL REGISTER VALUES

If the S0 and A0 registers are referenced in the *j* or *k* fields of certain instructions, the contents of the respective register is not used; instead, a special operand is generated. The special operand is available regardless of existing A0 or S0 reservations (and in this case is not checked). This use does not alter the actual value of the S0 or A0 register. If S0 or A0 is used in the *i* field as the operand, the actual value of the register is provided. Table 2-1 shows the special register values.

2.3 SYMBOLIC NOTATION

The following information describes the notation used for coding symbolic machine instructions. CAL contains two syntax forms: general and special.

2.3.1 GENERAL SYNTAX

Register designators and the location, result, operand, and comment fields have the following general syntax requirements.

2.3.1.1 Register designators

A, B, SB[†], S, T, ST[†], SM[†], and V registers can be referenced with numeric or symbolic designators. The symbolic designators can be entered uppercase, lowercase, or any mixture of case.

In the symbolic notation, the *h*, *i*, *j*, and *k* designators indicate the field of the machine instruction into which the register designator constant or symbol value is placed. An expression (*exp*) occupies the *jk*, *ijk*, *jkm*, or *ijklm* fields depending on the operation code and magnitude of the expression value.

Supporting registers have the following designators:

<u>Designator</u>	<u>Register</u>
CA	Current Address
CL	Channel Limit
CI	Channel Interrupt Flag
CE	Channel Error Flag
RT	Real-time Clock
MC	Master Clear
SB	Sign Bit (<i>Sk</i> , with <i>k=0</i>)
SM [†]	Semaphore
VL	Vector Length
VM	Vector Mask
XA	Exchange Address

Table 2-1. Special Register Values

Field	Operand Value
A <i>h</i> , <i>h=0</i>	0
A <i>i</i> , <i>i=0</i>	(A0)
A <i>j</i> , <i>j=0</i>	0
A <i>k</i> , <i>k=0</i>	1
S <i>i</i> , <i>i=0</i>	(S0)
S <i>j</i> , <i>j=0</i>	0
S <i>k</i> , <i>k=0</i>	2**63

[†] CRAY X-MP Computer Systems only

2.3.1.2 Location field

The location field of a symbolic instruction optionally contains a symbol. When a symbol is present, it is assigned a parcel address as indicated by the current value of the location counter after any required force to parcel boundary occurs.

2.3.1.3 Result field

The result field of a symbolic machine instruction can consist of one, two, or three subfields separated by commas. A subfield can be null or it can contain a register designator or an expression. The expression specifies a memory address which indicates the register or memory location to receive the results of the operation. The result field may contain a mnemonic indicating the function being performed (for example, J for jump or ex for exit). The mnemonics are case sensitive and must be entered in either all uppercase or all lowercase letters, they cannot be mixed. For example, EX is a valid mnemonic for exit, while Ex is not.

2.3.1.4 Operand field

The operand field of a symbolic machine instruction consists of no subfield or one, two, or three subfields separated by commas. A subfield can be null, contain an expression (with no register designators), or consist of register designators and operators.

The following special characters can appear in the operand field of symbolic machine instructions and are used by the assembler in determining the operation to be performed.

<u>Character</u>	<u>Operation</u>
+	Arithmetic sum of specified registers
-	Arithmetic difference of specified registers
*	Arithmetic product of specified registers
/	Reciprocal of approximation
#	Use ones complement
>	Shift value or form mask from left to right
<	Shift value or form mask from right to left
&	Logical product of specified registers
!	Logical sum of specified registers
\	Logical difference of specified registers

In some instructions, register designators are prefixed by the following letters which have special meaning to the assembler. These letters can be entered either uppercase or lowercase (case insensitive).

- F Floating-point operation
- H Half-precision floating-point operation
- R Rounded floating-point operation
- I Reciprocal iteration
- P Population count
- Q Parity count
- Z Leading-zero count

2.3.1.5 Comment field

The comment field of the symbolic machine instructions begins in column 35. By convention, the comment should be preceded by a semicolon (;) in column 35, and a space.

2.3.2 SPECIAL SYNTAX FORMS

The CAL instruction repertoire has been expanded for the convenience of programmers to allow for special forms of symbolic instructions. Because of this expansion, certain Cray machine instructions can be generated from two or more different CAL instructions. For example, both of the following instructions generate instruction 00200, which causes a 1 to be entered into the VL register:

```
VL A0
VL 1
```

The first instruction is the basic form of the Enter VL instruction, which takes advantage of the special case where $(Ak)=1$ if $k=0$; the second instruction is a special syntax form providing the programmer with a more convenient notation for the special case.

Any of the operations performed by special instructions can be performed using instructions in the basic set. Instructions having a special syntax form are identified as such in the instruction description found later in this section.

In several cases, a single syntax form of an instruction can result in any of several different machine instructions being generated. In these cases, which provide for entering the value of an expression into an A register or into an S register or for shifting S register contents, the assembler determines which instruction to generate from characteristics of the expression.

2.4 MONITOR MODE INSTRUCTIONS

The monitor mode instructions (channel control, set real-time clock, and programmable clock interrupts) perform specialized functions that are useful to the operating system. These instructions execute only when the CPU is operating in the monitor mode. If an instruction is executed while not in the monitor mode, it is treated as a no-op.

MACHINE INSTRUCTION DESCRIPTIONS

3

This section contains detailed information about individual instructions or groups of related instructions. Each instruction begins with boxed information consisting of the Cray Assembly Language (CAL) syntax format. This consists of a result field description, an operand field description, a brief description of each instruction, and the machine instruction (octal code sequence defined by the *gh* fields). The appearance of an *m* in a format description designates an instruction consisting of two parcels. An *x* in the format description signifies that the field containing the *x* is ignored during CRAY-1 instruction execution. CAL will insert a 0 for each occurrence of *x*.

Following the boxed information is a detailed description of the instruction or instructions, and an example using the instruction.

CAUTION

Instructions with *g*, *h*, *i*, *j*, *k*, and *m* fields not explicitly described in the following instructions may produce indeterminate results.

Specific information about the CPU parameter (including the *primary* and *charac* options) of the CAL invocation statement is found in the following manual:

SR-2003 CAL Assembler Version 2 Reference Manual

INSTRUCTION 000

Result	Operand	Description	Machine Instruction
ERR		Error exit	000000
ERR†	<i>exp</i>	Error exit	000 <i>ijk</i>

† Special CAL syntax on CRAY-1 Computer Systems only

The 000 instruction is treated as an error condition and an exchange sequence occurs. The contents of the instruction buffers are voided by the exchange sequence. If monitor mode is not in effect, the Error Exit flag in the Flag (F) register is set. All instructions issued before this instruction are run to completion.

When the results of previously issued instructions have arrived at the operating registers, an exchange occurs to the Exchange Package designated by the contents of the Exchange Address (XA) register. The program address stored in the Exchange Package on the terminating exchange sequence is advanced by 1 parcel from the address of the error exit instruction.

The error exit instruction is not generally used in program code. This instruction is used to halt execution of an incorrectly coded program that branches to an unused area of memory or into a data area.

The expression in the operand field is optional and has no effect on instruction execution; the low-order 9 bits of the expression value are placed in the *ijk* fields of the instruction.

Example:

Code generated	Location	Result	Operand	Comment
	1	10	20	35
000000		ERR		
000017		ERR	D'15	

INSTRUCTION 0010

Result	Operand	Description	Machine Instruction
CA, Aj [†]	Ak	Set the Current Address (CA) register, for the channel indicated by (Aj), to (Ak) and activate the channel	0010jk
PASS ^{††}		Pass	001000

[†] Privileged to monitor mode

^{††} Special CAL syntax

The 0010jk instruction sets the Current Address (CA) register for the channel indicated by the contents of Aj to the value specified in Ak. It then activates the channel.

Before this instruction is issued, the Channel Limit (CL) register should be initialized. As the transfer progresses, the address in CA is increased. When the contents of CA equals the contents of CL, the transfer is complete for the words at the initial address in CA through 1 less than the address in CL.

When the j designator is 0 or when the contents of Aj is less than 2 or greater than 25, the instruction executes as a pass instruction. When the k designator is 0, CA is set to 1.

Example:

Code generated	Location	Result	Operand	Comment
	1	10	20	35
001035		CA, A3	A5	
001000		Pass		

INSTRUCTION 0011

Result	Operand	Description	Machine Instruction
CL,Aj†	Ak	Set the channel (Aj) limit address to (Ak)	0011jk

† Privileged to monitor mode

The 0011jk instruction sets the Channel Limit (CL) register for the channel indicated by the contents of Aj to the address specified in Ak.

The instruction is usually issued before issuing the CA,Aj Ak instruction.

When the j designator is 0 or when the contents of Aj is less than 2 or greater than 25, the instruction is executed as a pass instruction. When the k designator is 0, CL is set to 1.

Example:

Code generated	Location	Result	Operand	Comment
	1	10	20	35
001134		CL,A3	A4	

INSTRUCTION 0012

Result	Operand	Description	Machine Instruction
CI,Aj†		Clear Channel (Aj) Interrupt flag	0012j0
MC,Aj††		Clear Channel (Aj) Interrupt flag and Error flag; set device master-clear (output channel); clear device ready-held (input channel)	0012j1

† Privileged to monitor mode

†† Privileged to monitor mode on CRAY X-MP Computer Systems only

Instruction 0012j0 clears the Interrupt flag and Error flag for the channel indicated by the contents of Aj.

When the j designator is 0 or when the contents of Aj is less than 2 or greater than 25, the instruction is executed as a pass instruction.

Instruction 0012j1 sets the device Master Clear. If (Aj) represents an output channel, the master clear is set; if (Aj) represents an input channel, the ready flag is cleared.

Example:

Code generated	Location	Result	Operand	Comment
	1	10	20	35
001210		CI,A1		
001241		MC,A4		
001201		MC,A0		

INSTRUCTION 0013

Result	Operand	Description	Machine Instruction
XA†	Aj	Enter XA register with (Aj)	0013j0

† Privileged to monitor mode

The 0013j0 instruction transmits bits 12 through 19 of register Aj to the Exchange Address (XA) register.

If the j designator is 0, the XA register is cleared.

A monitor program activates a user job by initializing the XA register with the address of the user job's Exchange Package and then executing a normal exit (EX).

Example:

Code generated	Location	Result	Operand	Comment
	1	10	20	35
001350		XA	A5	

INSTRUCTION 0014

Result	Operand	Description	Machine Instruction
RT	<i>Sj</i>	Enter RTC with (<i>Sj</i>)	0014j0
SIPI†	<i>exp</i>	Set interprocessor interrupt request of CPU <i>exp</i> ; 0< <i>exp</i> <3	0014j1
SIPI† ††		Set interprocessor interrupt request	001401
CIPI†		Clear interprocessor interrupt	001402
CLN† †††	<i>exp</i>	Cluster number = <i>exp</i> where 0< <i>exp</i> <5	0014j3
PCI¶	<i>Sj</i>	Set program interrupt interval	0014j4
CCI¶		Clear clock interrupt	001405
ECI¶		Enable clock interrupts	001406
DCI¶		Disable clock interrupts	001407

† CRAY X-MP Computer Systems with two or four CPUs. This instruction is available when the numeric trait NUMCPUS, which is specified on the CPU parameter of the CAL invocation statement, is greater than one.

†† Special CAL syntax

††† CRAY X-MP Computer Systems only. This instruction is available when the numeric trait NUMCLSTR, which is specified on the CPU parameter of the CAL invocation statement, is greater than zero.

¶ Programmable clock (optional on CRAY-1 Models A and B). This instruction is available through the logical trait PC specified on the CPU parameter of the CAL invocation statement.

NOTE

Instruction 0014 is privileged to monitor mode and is treated as a pass instruction if the monitor mode bit is not set.

INSTRUCTION 0014 (continued)

The 0014j0 instruction transmits the contents of register S_j to the Real-time Clock register. When the j designator is 0, the Real-time Clock register is set to 0.

The 001401 and 001402 instructions handle interprocessor interrupt requests. When the k designator is 1, the instruction sets the internal CPU interrupt request in another CPU. If the other CPU is not in monitor mode, the ICP (Interrupt from Internal CPU) flag sets in the F register, causing an interrupt. The request remains until cleared by the receiving CPU.

When the k designator is 2, the instruction clears the internal CPU interrupt request set by another CPU.

The 0014j3 instruction sets the cluster number to j to make the following cluster selections:

CLN = 0 No cluster; all shared register and semaphore operations are no-ops, (except SB, ST, or SM register reads, which return a 0 value to A_i or S_i).

CLN = 1 Cluster 1

CLN = 2 Cluster 2

CLN = 3 Cluster 3

CLN = 4 Cluster 4

CLN = 5 Cluster 5

Each of clusters 1, 2, 3, 4, and 5 has a separate set of SM, SB, and ST registers.

The 0014j4 instruction loads the low-order 32 bits from the S_j register into the Interrupt Interval register (II) and the Interrupt Countdown counter (ICD). The Interrupt Countdown counter is a 32-bit counter that is decreased by one each clock period until the contents of the counter is equal to 0. At this time, the real-time clock (RTC) interrupt request is set. The counter is then set to the interval value held in the Interrupt Interval register and repeats the countdown to 0 cycle. When an RTC interrupt request is set, it remains set until a clear clock interrupt (CCI) instruction is executed.

The 001405 instruction clears an RTC interrupt.

INSTRUCTION 0014 (continued)

The 001406 instruction enables RTC interrupts at a rate determined by the value in the Interrupt Interval (II) register.

The 001407 instruction disables RTC interrupts until an enable clock interrupt (ECI) instruction is executed.

Example:

Code generated	Location	Result	Operand	Comment
	1	10	20	35
001420		RT	S2	; Set clock to ; low-order 32 ; bits
001400		RT	S0	; Set clock to 0
001401		SIPI	1	; Set ; interprocessor ; interrupt ; request
001402		CIPI		; Clear ; interprocessor ; interrupt ; request
001403		CLN	0	
001413		CLN	1	
001423		CLN	2	
001433		CLN	3	
001434		PCI	S3	; Load the ; low-order 32 ; bits from (S3) ; to (II)
001405		CCI		; Clear clock ; interrupt
001406		ECI		; Enable clock ; interrupt
001407		DCI		; Disable clock ; interrupt

INSTRUCTION 0015†

Result	Operand	Description	Machine Instruction
		Select performance monitor	0015j0
		Set maintenance read mode	001501
		Load diagnostic checkbyte with S1	001511
		Set maintenance write mode 1	001521
		Set maintenance write mode 2	001531

NOTE

The 0015 instructions are not supported by CAL at this time.

Instruction 0015j0 selects one of four groups of hardware related events to be monitored by the performance counters.

Instructions 001501 through 001531 check the operation of the modules concerned with SECDED and to verify error detection and correction.

Instructions 001501 and 001521 verify check bit memory storage.
 Instructions 001511 and 001531 verify error detection and correction.

† CRAY X-MP Computer Systems only

INSTRUCTION 0020

Result	Operand	Description	Machine Instruction
VL	Ak	Transmit (Ak) to VL	00200k
VL†	1	Enter 1 into VL	002000

† Special CAL syntax

Instruction 00200k and its special form (002000) enter the low-order 7 bits of the contents of register Ak into the VL register.

The contents of the VL register determines the number of operations performed by a vector instruction. Since a vector register has 64 elements, from 1 to 64 operations can be performed. The number of operations is (VL) modulo 64. When (VL) is 0, the number of operations performed is 64.

In this publication, a reference to register Vi implies operations involving the first n elements where n is the vector length unless a single element is explicitly noted as in the instructions Si Vj,Ak and Vi,Ak Sj.

Vector operations controlled by the contents of VL begin with element 0 of the vector registers and operate on consecutive elements.

Examples:

In the first example, if (A3)=6 then (VL)=6 following instruction execution and subsequent vector instructions operate on elements 0 through 5 of vector registers.

Code generated	Location	Result	Operand	Comment
	1	10	20	35
002003		VL	A3	

INSTRUCTION 0020 (continued)

In the second example, since the *k* designator is assembled as 0, (VL)=1 and vector instructions operate on only one element, element 0.

Code generated	Location	Result	Operand	Comment
	1	10	20	35
002000		VL	1	

Lastly, if (A5)=0, then (VL)=64 and vector instructions operate on all 64 elements of the vectors.

Code generated	Location	Result	Operand	Comment
	1	10	20	35
002005		VL	A5	

INSTRUCTIONS 0021 - 0027

Result	Operand	Description	Machine Instruction
EFI		Enable floating-point interrupt	002100
DFI		Disable floating-point interrupt	002200
ERI†		Enable interrupt on address range error	002300
DRI†		Disable interrupt on address range error	002400
DBM†		Disable bidirectional memory transfers	002500
EBM†		Enable bidirectional memory transfers	002600
CMR†		Complete memory references	002700

† CRAY X-MP Computer Systems only

The EFI and DFI instructions provide for setting and clearing the Floating-point Interrupt flag in the Mode register. These instructions do not check the previous state of the flag.

CAUTION

The operating system has status bits reflecting whether interrupts on floating-point range errors are enabled or disabled. Such software status bits need to be modified to agree with the Floating-point Mode flag.

The ERI and DRI instructions set and clear the Operand Range Mode flag in the Mode register. The two instructions do not check the previous state of the flag. When set, the Operand Range Mode flag enables interrupts on operand address range errors.

INSTRUCTIONS 0021 -0027 (continued)

The DBM and EBM instructions disable and enable the bidirectional memory mode. Block reads and writes can operate concurrently in bidirectional memory mode. If the bidirectional memory mode is disabled, only block reads can operate concurrently.

The CMR instruction assures completion of all memory references within a particular CPU issuing the instruction. This instruction does not issue until all memory references before this instruction are at the stage of execution where completion occurs in a fixed amount of time. For example, a load of any data that has been stored by the CPU issuing instruction CMR is assured of receiving the updated data if the load is issued after the CMR instruction. Synchronization of memory references between processors can be done by this instruction in conjunction with semaphore instructions.

Example:

Code generated	Location	Result	Operand	Comment
	1	10	20	35
002300		ERI		
002400		DRI		
002500		DBM		
002600		EBM		
002700		CMR		

INSTRUCTIONS 0030, 0034, 0036, and 0037

Result	Operand	Description	Machine Instruction
VM	<i>Sj</i>	Transmit (<i>Sj</i>) to VM	0030 <i>j0</i>
VM [†]	0	Clear VM	003000
SM <i>jk</i> ^{††}	1,TS	Test and set semaphore <i>jk</i> , 0< <i>jk</i> <31 (decimal)	0034 <i>jk</i>
SM <i>jk</i> ^{††}	0	Clear semaphore <i>jk</i> , 0< <i>jk</i> <31 (decimal)	0036 <i>jk</i>
SM <i>jk</i> ^{††}	1	Set semaphore <i>jk</i> , 0< <i>jk</i> <31 (decimal)	0037 <i>jk</i>

† Special CAL syntax

†† CRAY X-MP Computer Systems only

Instruction 0030*j0* and its special form transmit the contents of register *Sj* to the VM register. The VM register is zeroed if the *j* designator is 0; the special form accommodates this case.

This instruction may be used in conjunction with the vector merge instructions where an operation is performed depending on the contents of the VM register.

Instruction 0034*jk* tests and sets the semaphore designated by *jk*. If the semaphore is set, issue is held until another CPU clears that semaphore. If the semaphore is clear, the instruction issues and sets the semaphore.

If all CPUs in a cluster are holding issue on a test and set, the DL flag is set in the Exchange Package (if it is not in monitor mode) and an exchange occurs. If an interrupt occurs while a test and set instruction is holding in the CIP register, the WS flag in the Exchange Package sets, CIP and NIP registers clear, and an exchange occurs with the P register pointing to the test and set instruction.

The SM register is 32 bits with SM0 being the most significant bit.

The 0036*jk* instruction clears the semaphore designated by *jk*.

Instruction 0037*jk* sets the semaphore designated by *jk*.

INSTRUCTIONS 0030, 0034, 0036, and 0037 (continued)

Example:

Code generated	Location	Result	Operand	Comment
	1	10	20	35
003040		VM	S4	
003000		VM	0	; Clear VM
003407		SM7	1,TS	
003607		SM7	0	
003707		SM7	1	

INSTRUCTION 0040

Result	Operand	Description	Machine Instruction
EX		Normal exit	004000
EX†	exp	Normal exit	004ijk

† Special CAL syntax on CRAY-1 Computer Systems only

Instruction 004000 and its special form cause an exchange sequence. The contents of the instruction buffers are voided by the exchange sequence. If monitor mode is not in effect, the Normal Exit flag in the F register is set. All instructions issued before this instruction are run to completion.

When the results of previously issued instructions have arrived at the operating registers, an exchange occurs to the Exchange Package designated by the contents of the Exchange Address (XA) register. The program address stored in the executing Exchange Package is advanced 1 parcel from the address of the normal exit instruction. This instruction is used to issue a monitor request from a user program, or to transfer control from a monitor program to another program.

The expression in the operand field is optional and has no effect on instruction execution; the low-order 9 bits of the expression value are placed in the *ijk* fields of the instruction.

Example:

Code generated	Location	Result	Operand	Comment
	1	10	20	35
004000		EX		
004027		EX	27	

INSTRUCTION 0050

Result	Operand	Description	Machine Instruction
J	Bjk	Jump to (Bjk)	0050jk

The 0050jk unconditional branch instruction sets the P register to the parcel address specified by the contents of register Bjk. Execution continues at that address.

Example:

Code generated	Location	Result	Operand	Comment
	1	10	20	35
005017		J	B17	
005003		J	B.RTNADDR	RTNADDR=03 (octal

INSTRUCTION 0060

Result	Operand	Description	Machine Instruction
J	<i>exp</i>	Jump to <i>exp</i>	006 <i>ijklm</i>

The 006*ijklm* unconditional branch instruction sets the P register to the parcel address specified by the low-order 24 bits of the expression. Execution continues at that address.

Example:

Code generated	Location	Result	Operand	Comment
	1	10	20	35
006 00002124b+		J	TAG1	
006 00001753a+		J	LDY3+1	
006 00004533c+		J	*+3	

INSTRUCTION 0070

Result	Operand	Description	Machine Instruction
R	<i>exp</i>	Return jump to <i>exp</i> ; set B00 to (P)+2	007 <i>ijkm</i>

Instruction 007*ijkm* sets register B00 to the address of the parcel following the instruction. The P register is then set to the parcel address specified by the low-order 24 bits of the expression. Execution continues at that address.

The purpose of the instruction is to provide a return linkage for subroutine calls. The subroutine is entered via a return jump. The subroutine returns to the caller at the instruction following the call by executing a branch to the contents of the B register containing the saved address.

Example:

Code generated	Location	Result	Operand	Comment
	1	10	20	35
007 00001142d+		R	HELP	

INSTRUCTIONS 010 - 013

Result	Operand	Description	Machine Instruction
JAZ	<i>exp</i>	Branch to <i>exp</i> if (A0)=0	010 <i>ijklm</i>
JAN	<i>exp</i>	Branch to <i>exp</i> if (A0)≠0	011 <i>ijklm</i>
JAP	<i>exp</i>	Branch to <i>exp</i> if (A0) positive	012 <i>ijklm</i>
JAM	<i>exp</i>	Branch to <i>exp</i> if (A0) negative	013 <i>ijklm</i>

NOTE

When executing the above instructions on CRAY X-MP/48, the high-order bit of *i* must be 0.

The above instructions test the contents of A0 for the specified condition. If the condition is satisfied, the P register is set to the parcel address specified by the low-order 24 bits of the expression. Execution continues at that address.

If the condition is not satisfied, execution continues with the instruction following the branch instruction. For the JAP and JAM instructions, a 0 value in A0 is considered positive.

Example:

Code generated	Location	Result	Operand	Comment
	1	10	20	35
010 00002243d+		JAZ	TAG3+2	
011 00004520a+		JAN	P.CON1	
012 00002221c+		JAP	TAG2	
013 00002124b+		JAM	TAG1	

INSTRUCTION 014 - 017

Result	Operand	Description	Machine Instruction
JSZ	<i>exp</i>	Branch to <i>exp</i> if (S0)=0	014 <i>ijklm</i>
JSN	<i>exp</i>	Branch to <i>exp</i> if (S0)≠0	015 <i>ijklm</i>
JSP	<i>exp</i>	Branch to <i>exp</i> if (S0) positive	016 <i>ijklm</i>
JSM	<i>exp</i>	Branch to <i>exp</i> if (S0) negative	017 <i>ijklm</i>

NOTE

When executing the above instructions on CRAY X-MP/48, the high-order bit of *i* must be 0.

The above instructions test the contents of S0 for the specified condition. If the condition is satisfied, the P register is set to the parcel address specified by the low-order 24 bits of the expression. Execution continues at that address.

If the condition is not satisfied, execution continues with the instruction following the branch instruction. For the JSP and JSM instructions, a zero value in S0 is considered positive.

Example:

Code generated	Location	Result	Operand	Comment
	1	10	20	35
014 00002221c+		JSZ	TAG2	
015 00002124d+		JSN	TAG1+2	
016 00004533c+		JSP	*+3	
017 00002367c+		JSM	TAG4	

INSTRUCTION 01h

Result	Operand	Description	Machine Instruction
Ah†	exp	Transmit <i>ijklm</i> to Ah; where the high-order bit of <i>i</i> is 1	01 <i>hijklm</i>

† CRAY X-MP Computer Systems only. This instruction is available through the logical trait EMA specified on the CPU parameter of the CAL invocation statement, and CAL will then generate one of these instructions: 01h, 022, or 031.

Instruction 01h will not be generated if NOEMA is specified.

This instruction enters a 24-bit value into Ah that is composed of the low-order 24 bits of the *ijklm* field. The high-order bit of the *ijklm* field must be set to distinguish the 01h instruction from the 010 to 017 branches.

Example:

Code generated	Location	Result	Operand	Comment
	1	10	20	35
0a 0114 00000200		A1	O'200	
c 0174 00001001		A7	SYMBOL	
	SYMBOL	=	O'1001	

INSTRUCTIONS 020 - 022

Result	Operand	Description	Machine Instruction
Ai^\dagger	<i>exp</i>	Enter <i>exp</i> into Ai	020 <i>ijklm</i> or 021 <i>ijklm</i> or 022 <i>ijk</i>

† These instructions are available through the logical trait NOEMA specified on the CPU parameter of the CAL invocation statement, and CAL will generate one of these instructions: 020, 021, 022, 031.

Instructions 020 and 021 will not be generated if EMA is specified.

The above instruction enters a quantity into Ai . The syntax differs from most CAL symbolic instructions in that the assembler generates any of three Cray machine instructions depending on the form, value, and attributes of the expression.

The assembler generates an instruction 022*ijk* where the *jk* fields contain the 6-bit value of the expression if all of the following conditions are true:

- The value of the expression is positive and less than 64
- All symbols (if any) are previously defined within the expression
- The expression has a relative attribute of absolute

If any of the conditions are not true, the assembler generates either the 2-parcel instruction 020*ijklm* or 021*ijklm*. If the expression has a positive value, or has a relative attribute of either relocatable or external, instruction 020*ijklm* is generated with the value entered in the 22-bit *jkm* field. If the expression value is negative and has a relative attribute of absolute, instruction 021*ijklm* is generated with the ones complement of the expression value entered into the 22-bit *jkm* field except where the *exp* value is explicitly "-1".

INSTRUCTION 020 - 022 (continued)

Example:

Code generated	Location	Result	Operand	Comment
	1	10	20	35
022310		A3	O'10	
0212 0000010		A2	#O'10	
	A REG	=	2	
0212 0000007		A.AREG	-O'10	
0202 00000130		A2	O'130	
0203 00000021		A3	VAL+1	; VAL=20 (octal)
0204 01777777		A4	O'1777777	
0205 00051531		A5	A'SY'R	
0226 00000000		A6	#MINUS1	; MINUS1=-1
		EXT	X	
0204 17777777		A4	X-1	; 020ijkm used if ; expression is ; external

INSTRUCTION 023

Result	Operand	Description	Machine Instruction
A_i	S_j	Transmit (S_j) to A_i	023ij0
A_i^\dagger	VL	Transmit (VL) to A_i	023i01

† CRAY X-MP Computer Systems only

Instruction 023ij0 transmits the low-order 24 bits of the contents of register S_j to register A_i . A_i is zeroed if the j designator is 0.

Instruction 023i01 enters the contents of the VL register into A_i .

Example:

Code generated	Location	Result	Operand	Comment
	1	10	20	35
023420		A4	S2	
023201		A2	VL	

INSTRUCTIONS 024 - 025

Result	Operand	Description	Machine Instruction
Ai	Bjk	Transmit (Bjk) to Ai	024ijk
Bjk	Ai	Transmit (Ai) to Bjk	025ijk

Instruction 024ijk enters the contents of register Bjk into register Ai.

Instruction 025ijk enters the contents of register Ai into register Bjk.

Example:

Code generated	Location	Result	Operand	Comment
	1	10	20	35
024517		A5	B17	
	SVNTN	=	O'17	
024517		A5	B.SVNTN	
025634		B34	A6	
025634		B.THRTY4	A6	; THRTY4=34 (octal

INSTRUCTION 026

Result	Operand	Description	Machine Instruction
A_i	PS_j	Population count of (S_j) to A_i	026ij0
A_i^\dagger	QS_j	Population count parity of (S_j) to A_i	026ij1
$A_i^{\dagger\dagger}$	SB_j	Transfer (SB_j) to A_i	026ij7

† Population Count (optional on CRAY-1 Models A and B)

†† CRAY X-MP Computer Systems only

Instruction 026ij0 counts the number of 1 bits in the contents of S_j and enters the result into A_i . A_i is zeroed if the j designator is 0.

Instruction 026ij1 enters a 0 in A_i if S_j has an even number of 1 bits in S_j and enters a 1 in S_j if it has an odd number of 1 bits.

These two instructions execute in the Scalar Leading Zero/Population Count functional unit.

Instruction 026ij7 transfers the contents of the SB_j register shared between the CPUs to A_i .

Example:

Code generated	Location	Result	Operand	Comment
	1	10	20	35
026720		A7	PS2	; Pop count of ; S2 to A7
026271		A2	QS7	; Pop count ; parity of ; S7 to A2
026007		A0	SB0	
026017		A0	SB1	

INSTRUCTION 027

Result	Operand	Description	Machine Instruction
A_i	ZS_j	Leading zero count of (S_j) to A_i	027ij0
SB_j^\dagger	A_i	Transfer (A_i) to SB_j	027ij7

† CRAY X-MP Computer Systems only

Instruction 027ij0 counts the number of leading zeros in the contents of S_j and enters the result into A_i . A_i is set to 64 if the j designator is 0, or if the S_j register contains 0.

This instruction executes in the Scalar Leading Zero/Population Count functional unit.

Instruction 027ij7 transfers the contents of register A_i into register SB_j , which is shared between the CPUs in the current cluster.

Example:

Code generated	Location	Result	Operand	Comment
	1	10	20	35
027130		A1	ZS3	
027007		SB0	A0	
027107		SB0	A1	

INSTRUCTIONS 030 - 031

Result	Operand	Description	Machine Instruction
A_i	$A_j + A_k$	Integer sum of (A_j) and (A_k) to A_i	030ijk
A_i^\dagger	$A_j + 1$	Integer sum of (A_j) and 1 to A_i	030ij0
A_i^\dagger	A_k	Transmit (A_k) to A_i	030i0k
A_i	$A_j - A_k$	Integer difference of (A_j) less (A_k) to A_i	031ijk
A_i^\dagger	$A_j - 1$	Integer difference of (A_j) less 1 to A_i	031ij0
A_i^\dagger	$-A_k$	Transmit negative of (A_k) to A_i	031i0k
A_i^\dagger	-1	Enter -1 into A_i	031i00

† Special CAL syntax

Instruction 030ijk and its special form (030ij0) add the contents of register A_j to the contents of register A_k and enter the result into register A_i . A_k is transmitted to A_i when the j designator is 0 and the k designator is nonzero. The value 1 is transmitted to A_i when the j and k designators are both 0. (A_j)+1 is transmitted to A_i when the j designator is nonzero and the k designator is 0. The assembler allows an alternate form of the instruction when the k designator is 0.

The instruction executes in the Address Integer Add functional unit.

Instruction 030i0k enters the contents of register A_k into register A_i . The value 1 is entered if the k designator is 0.

The instruction 030i0k executes in the Address Integer Add functional unit.

INSTRUCTIONS 030 - 031 (continued)

Instruction 031*ijk* and its special form (031*ij*0) subtract the contents of register *A_k* from the contents of register *A_j* and enter the result into register *A_i*. The negative of *A_k* is transmitted to *A_i* when the *j* designator is 0 and the *k* designator is nonzero. A -1 is transmitted to *A_i* when the *j* and *k* designators are both 0. (*A_j*)-1 is transmitted to *A_i* when the *j* designator is nonzero and the *k* designator is 0.

The instruction 031*ijk* executes in the Address Integer Add functional unit.

The special form represents the case where (*A_k*)=1 if *k*=0.

Instruction 031*i*0*k* enters the negative (twos complement) of the contents of register *A_k* into register *A_i*. The value -1 is entered into *A_i* if the *k* designator is 0.

The instruction 031*i*0*k* executes in the Address Integer Add functional unit.

Instruction 031*i*00 is generated in place of instruction 020*ijkm* if the operand is explicitly -1.

This instruction executes in the Address Add functional unit.

Example:

Code generated	Location	Result	Operand	Comment
	1	10	20	35
030123		A1	A2+A3	
030102		A1	A2	
030230		A2	A3+1	
030602		A6	A2	
031456		A4	A5-A6	
031102		A1	-A2	
031450		A4	A5-A1	
031703		A7	-A3	
031300		A3	-1	

INSTRUCTION 032

Result	Operand	Description	Machine Instruction
A_i	$A_j * A_k$	Integer product of (A_j) and (A_k) to A_i	032ijk

Instruction 032ijk forms the integer product of the contents of register A_j and register A_k and enters the low-order 24 bits of the result into A_i . A_i is cleared when the j designator is 0. A_j is transmitted to A_i when the k designator is 0 and the j designator is nonzero.

The instruction executes in the Address Integer Multiply functional unit. There is no overflow detection.

Example:

Code generated	Location	Result	Operand	Comment
	1	10	20	35
032712		A7	A1*A2	

INSTRUCTION 033

Result	Operand	Description	Machine Instruction
A_i	CI	Channel number of highest priority interrupt request to A_i	033i00
A_i	CA, A_j	Address of channel (A_j) to A_i ($j \neq 0$)	033ij0
A_i	CE, A_j	Error flag of channel (A_j) to A_i	033ij1

Instruction 033i00 enters the channel number of the highest priority interrupt request into A_i .

Instruction 033ij0 enters the contents of the Current Address (CA) register for the channel specified by the contents of A_j into register A_i .

Instruction 033ij1 enters the error flag for the channel specified by the contents of A_j into the low-order 7 bits of A_i . The high-order bits of A_i are cleared. The error flag can be cleared only in monitor mode using the CI, A_j instruction, or the CRAY X-MP instruction MC, A_j .

Example:

Code generated	Location	Result	Operand	Comment
	1	10	20	35
033100		A1	CI	
033230		A2	CA, A3	
033341		A3	CE, A4	

INSTRUCTIONS 034 - 037

Result	Operand	Description	Machine Instruction
<i>Bjk, Ai</i>	,A0	Read (<i>Ai</i>) words starting at <i>Bjk</i> from memory starting at (A0)	034ijk
<i>Bjk, Ai</i> [†]	0,A0	Read (<i>Ai</i>) words starting at <i>Bjk</i> from memory starting at (A0)	034ijk
,A0	<i>Bjk, Ai</i>	Store (<i>Ai</i>) words starting at <i>Bjk</i> to memory starting at (A0)	035ijk
0,A0 [†]	<i>Bjk, Ai</i>	Store (<i>Ai</i>) words starting at <i>Bjk</i> to memory starting at (A0)	035ijk
<i>Tjk, Ai</i>	,A0	Read (<i>Ai</i>) words starting at <i>Tjk</i> from memory starting at (A0)	036ijk
<i>Tjk, Ai</i> [†]	0,A0	Read (<i>Ai</i>) words starting at <i>Tjk</i> from memory starting at (A0)	036ijk
,A0	<i>Tjk, Ai</i>	Store (<i>Ai</i>) words starting at <i>Tjk</i> to memory starting at (A0)	037ijk
0,A0 [†]	<i>Tjk, Ai</i>	Store (<i>Ai</i>) words starting at <i>Tjk</i> to memory starting at (A0)	037ijk

[†] Special CAL syntax

Instruction 034ijk and its special form are used to transfer words from memory directly into B registers. A0 contains the address of the first word of memory to be transferred. The *jk* designator specifies the first B register to be used in the transfer. The low-order 24 bits of consecutive words of memory are loaded into consecutive B registers.

Processing of B registers is circular. B00 is loaded after B77 if the count specified in *Ai* is not exhausted after B77 is loaded. The low-order 7 bits of the contents of *Ai* specify the number of words transmitted. Wraparound occurs if the low-order 7-bits of (*Ai*) are greater than 64.

If (*Ai*)=0, no words are transferred. Note also that if *i*=0, (A0) is used for the block length as well as the starting memory address. The CAL assembler issues a warning message in this case.

INSTRUCTIONS 034 - 037 (continued)

Instruction 035*ijk* and its special form are used to store words from B registers directly into memory. A0 contains the address of the first word of memory to receive data. The *jk* designator specifies the first B register to be used in the transfer. Subsequent B register contents are stored in consecutive words of memory.

Processing of B registers is circular. B00 is processed after B77 if the count specified in *Ai* is not exhausted after B77 is processed. The low-order 7 bits of the contents of *Ai* specify the number of words transmitted. Wraparound occurs if the low-order 7-bits of *Ai* are greater than 64.

If (*Ai*)=0, no words are transferred. Note also that if *i*=0, (A0) is used for the block length as well as the starting memory address. The CAL assembler issues a warning message in this case.

Instruction 036*ijk* and its special form are used to transfer words from memory directly into T registers. A0 contains the address of the first word of memory to be transferred. The *jk* designator specifies the first T register to be used in the transfer. The loading of T registers is circular. T00 is loaded after T77 if the count specified in *Ai* is not exhausted after T77 is loaded. The low-order 7 bits of the contents of *Ai* specify the number of words transmitted. Wraparound occurs if the low-order 7-bits of *Ai* are greater than 64.

If (*Ai*)=0, no words are transferred. If *i*=0, (A0) is used for the block length and the starting memory address. The CAL assembler issues a warning message in this case.

Instruction 037*ijk* and its special form are used to store words from T registers directly into memory. A0 contains the address of the first word of memory to receive data. The *jk* designator specifies the first T register to be used in the transfer. Subsequent T register contents are stored in consecutive words of memory. Processing of T registers is circular. T00 is processed after T77 if the count specified in *Ai* is not exhausted after T77 is processed. The low-order 7 bits of the contents of register *Ai* specify the number of words transmitted. Wraparound occurs if the low-order 7-bits of *Ai* are greater than 64.

If (*Ai*)=0, no words are transferred. Note also that if *i*=0, (A0) is used for the block length as well as the starting memory address, and CAL issues a warning message.

INSTRUCTIONS 034 - 037 (continued)

Example:

Code generated	Location	Result	Operand	Comment
	1	10	20	35
034407		B7,A4	,A0	
	BB	=	O'22	
	FWAR	=	5	
034522		B.BB,A.FWAR	0,A0	
035522		,A0	B22,A5	
	BB	=	O'22	
	FWAR	=	5	
035522		0,A0	B.BB,A.FWAR	
036407		T7,A4	,A0	
	TT	=	O'22	
	FWAR	=	5	
036522		T.TT,A.FWAR	0,A0	
37522		,A0	T22,A5	
	TT	=	O'22	
	FWAR	=	5	
037522		0,A0	T.TT,A.FWAR	

INSTRUCTIONS 040 - 041

Result	Operand	Description	Machine Instruction
<i>Si</i>	<i>exp</i>	Enter <i>exp</i> into <i>Si</i>	040 <i>ijkm</i> or 041 <i>ijkm</i>

The above instruction enters a quantity into *Si*. Either the 2-parcel 040*ijkm* instruction or the 2-parcel 041*ijkm* instruction is generated, depending on the value of the expression.

If the expression has a positive value or a relative attribute of either relocatable or external, instruction 040*ijkm* is generated with the 22-bit *ijkm* field containing the expression value. If the expression has a negative value and a relative attribute of absolute, instruction 041*ijkm* is generated with the 22-bit *ijkm* field containing the ones complement of the expression value.

Refer to the 042-043 instructions for additional information on *Si exp* instructions.

Example:

Code generated	Location	Result	Operand	Comment
	1	10	20	35
0402 00000130		S2	O'130	
	SREG	=	3	
0403 00000021		S.SREG	VAL+1	; VAL=20 (octal)
0404 01777777		S4	O'1777777	
0405 00051531		S5	A'SY'R	
			3	
0406 00000000		S6	#MINUS1	; MINUS1=-1
0413 00000002		S3	#2	
0414 01777776		S4	-O'1777777	
0414 00000003		S4	#VAL2	; VAL2=3
		EXT	X	
0401 17777777		S1	X-1	; 040 <i>ijkm</i> used ; if expression ; is external

INSTRUCTIONS 042 -043

Result	Operand	Description	Machine Instruction
S_i	<exp	Form ones mask in S_i from right	042ijk
S_i^\dagger	#>exp	Form zeros mask in S_i from left	042ijk
S_i^\dagger	1	Enter 1 into S_i	042i77
S_i^\dagger	-1	Enter -1 into S_i	042i00
S_i^\dagger	0	Clear S_i	043i00
S_i	>exp	Form ones mask in S_i from left	043ijk
S_i^\dagger	#<exp	Form zeros mask in S_i from right	043ijk

† Special CAL syntax

Instruction 042ijk generates a mask of ones from the right. The assembler evaluates the expression to determine the mask length.

In the first instruction, the mask length is the value of the expression. In the second instruction, the mask length is 64 minus the expression value. The mask length must be a positive integer not exceeding 64; 64 minus the mask length is inserted into the jk fields of the instruction. If the value of the expression is 0 for the first instruction or 64 for the second instruction, the assembler generates instruction 043i00.

Instruction 042ijk executes in the Scalar Logical functional unit.

Instructions 042i77, 042i00, and 043i00 are initially recognized by the assembler as the symbolic instruction $S_i \text{ exp}$. The assembler then checks the expression to see if it has one of these three forms. If it finds one of the forms in the exact syntax shown, it generates the corresponding Cray machine instruction. If none of these forms is found, instruction 040ijkm or 041ijkm is generated. These special forms allow more efficient instructions for entering often used values into S_1 .

Instructions 043i00, 042i77, and 042i00 execute in the Scalar Logical functional unit.

INSTRUCTIONS 042 - 043 (continued)

Instruction 043*ijk* generates a mask of ones from the left. The assembler evaluates the expression to determine the mask length.

In instruction 043*ijk*, the mask length is the value of the expression. In the special syntax form, the mask length is 64 minus the expression value. The mask length must be a positive integer not exceeding 64 and is inserted into the *jk* fields of the instruction. If the expression value is 64 for the first instruction or 0 for the second instruction, the assembler generates instruction 042*i00*.

Instruction 043*ijk* executes in the Scalar Logical functional unit.

Example:

Code generated	Location	Result	Operand	Comment
	1	10	20	35
042200		S2	-1	
042273		S2	<5	
042273		S2	#>O'73	
042366		S3	<D'10	
042400		S4	<O'100	
043500		S5	<0	
043600		S6	0	; Clear S6
042677		S6	1	; Set S6 to 1
043205		S2	>5	
043205		S2	#<O'73	
043500		S5	<0	

INSTRUCTIONS 044 - 051

Result	Operand	Description	Machine Instruction
S_i	$S_j \& S_k$	Logical product of (S_j) and (S_k) to S_i	044ijk
S_i^\dagger	$S_j \& SB$	Sign bit of (S_j) to S_i	044ij0
S_i^\dagger	$SB \& S_j$	Sign bit of (S_j) to S_i ; $j \neq 0$	044ij0
S_i	$\#S_k \& S_j$	Logical product of (S_j) and $\#(S_k)$ to S_i	045ijk
S_i^\dagger	$\#SB \& S_j$	(S_j) with sign bit cleared to S_i	045ij0
S_i	$S_j \setminus S_k$	Logical difference of (S_j) and (S_k) to S_i	046ijk
S_i^\dagger	$S_j \setminus SB$	Enter (S_j) into S_i with sign bit toggled	046ij0
S_i^\dagger	$SB \setminus S_j$	Enter (S_j) into S_i with sign bit toggled; $j \neq 0$	046ij0
S_i	$\#S_j \setminus S_k$	Logical equivalence of (S_j) and (S_k) to S_i	047ijk
S_i^\dagger	$\#S_j \setminus SB$	Logical equivalence of (S_j) and sign bit to S_i	047ij0
S_i^\dagger	$\#SB \setminus S_j$	Logical equivalence of sign bit and (S_j) to S_i ; $j \neq 0$	047ij0

† Special CAL syntax

NOTE

When the above instructions execute on a CRAY X-MP, SB with no register designator is the sign bit, not Shared Address register.

INSTRUCTIONS 044 - 051 (continued)

Result	Operand	Description	Machine Instruction
Si^\dagger	#Sk	Transmit ones complement of (Sk) to Si	047i0k
Si^\dagger	#SB	Enter ones complement of sign bit in Si	047i00
Si	Sj!Si&Sk	Scalar merge of (Si) and (Sj) to Si	050ijk
Si^\dagger	Sj!Si&SB	Scalar merge of (Si) and sign bit of (Sj) to Si	050ijo
Si	Sj!Sk	Logical sum of (Sj) and (Sk) to Si	051ijk
Si^\dagger	Sj!SB	Logical sum of (Sj) and sign bit to Si	051ijo
Si^\dagger	SB!Sj	Logical sum of sign bit and (Sj) to Si; j≠0	051ijo
Si^\dagger	Sk	Transmit (Sk) to Si	051i0k
Si^\dagger	SB	Enter sign bit into Si	051i00

† Special CAL syntax

NOTE

When the above instructions execute on a CRAY X-MP, SB with no register designator is the sign bit, not Shared Address register.

Instruction 044ijk forms the logical product of the contents of Sj and Sk and enters the result into Si. If the j and k designators have the same nonzero value, the contents of Sj is transmitted to Si.

INSTRUCTIONS 044 - 051 (continued)

If the j designator is 0, register S_i is zeroed. If the j designator is nonzero and the k designator is 0, the sign bit of the contents of S_j is extracted. The two special forms of the instruction accommodate this case. The two forms perform identical functions, but j must not be equal to 0 in the second form. If j is equal to 0, an assembly error results.

Instruction 045 ijk forms the logical product of the contents of S_j and the ones complement of the contents of S_k and enters the result into S_i . If the j and k designators have the same value or if the j designator is 0, register S_i is zeroed.

If the j designator is nonzero and the k designator is 0, the contents of S_j with the sign bit cleared is transmitted to S_i . The special syntax form accommodates this case.

Instruction 046 ijk forms the logical difference of the contents of S_j and the contents of S_k and enters the result into S_i . If the j and k designators have the same nonzero value, S_i is zeroed.

If the j designator is 0 and the k designator is nonzero, the contents of S_k is transmitted to S_i . If the j designator is nonzero and the k designator is 0, the sign bit of the contents of S_j is complemented and the result is transmitted to S_i . The two special syntax forms provide for this case. The two forms perform identical functions; however, in the second form, j must not equal 0. If j equals 0, an assembly error results.

Instruction 047 ijk forms the logical equivalence of the contents of S_j and the contents of S_k and enters the result into S_i . Bits of S_i are set to 1 when the corresponding bits of the contents of S_j and the contents of S_k are both 1 or both 0.

If the j and k designators have the same nonzero value, the contents of S_i is set to all ones. If the j designator is 0 and the k designator is nonzero, the ones complement of the contents of S_k is transmitted to S_i . If the j designator is nonzero and the k designator is 0, all bits other than the sign bit of the contents of S_j are complemented and the result is transmitted to S_i .

The two special forms of the instruction accommodate this case. The two forms perform identical functions; however, in the second form, j must not equal 0. If j equals 0, an error results.

INSTRUCTIONS 044 - 051 (continued)

Instruction 047i0k forms the ones complement of the contents of register Sk and enters the value into Si. The complement of the sign bit is entered into Si if the k designator is 0.

Instruction 047i00 clears the sign bit and sets all other bits.

Instructions 050ijk and 050ij0 merge the contents of Sj with the contents of Si depending on the ones mask in Sk.

The result is defined by $(S_j \& S_k) ! (S_i \# S_k)$ as in the following example:

```
(Sk) = 11110000
(Si) = 11001100
(Sj) = 10101010
(Si) = 10101100
```

This instruction is intended for merging portions of 64-bit words into a composite word. Si bits are cleared when the corresponding Sk bits are 1 if the j designator is 0 and the k designator is nonzero. The sign bit of Sj replaces the sign bit of Si if the j designator is nonzero and the k designator is 0 as provided for by the special syntax form of the instruction. The sign bit of Si is cleared if the j and k designators are both 0.

Instruction 051ijk forms the logical sum of the contents of Sj and the contents of Sk and enters the result into Si. If the j and k designators have the same nonzero value, the contents of Sj are transmitted to Si. If the j designator is 0 and the k designator is nonzero, the contents of Sk are transmitted to Si.

If the j designator is nonzero and the k designator is 0, the contents of Sj with the sign bit set to 1 are transmitted to Si. The two special syntax forms provide for this case. If the j and k designators are both 0, a ones mask consisting of only the sign bit is entered into Si.

The two special forms perform an identical function but in the second form $j \neq 0$; if $j=0$, an assembly error results.

Instruction 051i0k enters the contents of register Sk into register Si. The sign bit is set to 1 in Si if the k designator is 0.

Instruction 051i00 can be used to set the sign bit of Si and zero all other bits.

Instructions 044ijk through 051 execute in the Scalar Logical functional unit.

INSTRUCTIONS 044 - 051 (continued)

Example:

Code generated	Location	Result	Operand	Comment
	1	10	20	35
044235		S2	S3&S5	
044655		S6	S5&S5	; S5 to S6
044160		S1	S6&SB	; Get sign of S6
044160		S1	SB&S6	; Get sign of S6
045271		S2	#S1&S7	
045430		S4	#SB&S3	; Clear sign bit ; of S3 and ; enter into S4
045506		S5	#S6&S0	; Clear S5
045670		S6	#SB&S7	; Clear sign bit
046123		S1	S2\S3	
046455		S4	S5\S5	; Clear S4
046506		S5	S0\S6	; S6 to S5
046770		S7	S7\SB	; Toggle sign ; bit
047345		S3	#S4\S5	
047260		S2	#S6\SB	
047260		S2	#SB\S6	
047203		S2	#S3	
047200		S2	#SB	
050123		S1	S2!S1&S3	
050760		S7	S6!S7&S0	

INSTRUCTIONS 044 - 051 (continued)

Example (continued):

Code generated	Location	Result	Operand	Comment
	1	10	20	35
051472		S4	S7!S2	
051366		S3	S6!S6	
051710		S7	SB!S1	
051701		S7	S1	
	I	=	1	
051100		S.I	SB	

INSTRUCTIONS 052 - 055

Result	Operand	Description	Machine Instruction
S0	<i>Si</i> < <i>exp</i>	Shift (<i>Si</i>) left <i>exp</i> places to S0	052 <i>ijk</i>
S0	<i>Si</i> > <i>exp</i>	Shift (<i>Si</i>) right <i>exp</i> places to S0	053 <i>ijk</i>
<i>Si</i>	<i>Si</i> < <i>exp</i>	Shift (<i>Si</i>) left <i>exp</i> places to <i>Si</i>	054 <i>ijk</i>
<i>Si</i>	<i>Si</i> > <i>exp</i>	Shift (<i>Si</i>) right <i>exp</i> places to <i>Si</i>	055 <i>ijk</i>

Instruction 052*ijk* shifts the contents of *Si* to the left by the amount specified by the expression and enters the result into S0. The shift count must be a positive integer value not exceeding 64. The shift is end off with zero fill. If the shift count is 64, instruction 053000 is generated and S0 is zeroed.

Instruction 053*ijk* shifts the contents of *Si* to the right by the amount specified by the expression and enters the result into S0. The shift count must be a positive integer value not exceeding 64. The assembler stores 64 minus the shift count in the *jk* field of the instruction. The shift is end off with zero fill. If the shift count is 0, instruction 052000 is generated and the contents of S0 is not altered.

Instruction 054*ijk* shifts the contents of *Si* to the left by the amount specified by the expression and enters the result into *Si*. The shift count must be a positive integer value not exceeding 64. The shift is end off with zero fill. If the shift count is 64, instruction 055*i*00 is generated and *Si* is zeroed.

Instruction 055*ijk* shifts the contents of *Si* to the right by the amount specified by the expression and enters the result into *Si*. The shift count must be a positive integer value not exceeding 64. The assembler stores 64 minus the shift count in the *jk* field of the instruction. If the shift count is 0, instruction 054*i*00 is generated and the contents of *Si* is not altered. The shift is end off with zero fill.

Instructions 052*ijk*, 053*ijk*, 054*ijk*, and 055*ijk* execute in the Scalar Shift functional unit.

INSTRUCTIONS 052 - 055 (continued)

Example:

Code generated	Location	Result	Operand	Comment
	1	10	20	35
052305		S0	S3<5	
052724		S0	S7<VAL+4	
053373		S0	S3>5	
053066		S0	S0>D'10	
053754		S0	S7>VAL+4	
052100		S0	S1>0	
054703		S7	S7<3	
054622		S6	S6<VAL+2	
055775		S7	S7>3	
055656		S6	S6>VAL+2	

INSTRUCTIONS 056 - 057

Result	Operand	Description	Machine Instruction
S_i	$S_i, S_j \langle A_k \rangle$	Left shift by (A_k) of (S_i) and (S_j) to S_i	056ijk
S_i^\dagger	$S_i, S_j \langle 1 \rangle$	Left shift by 1 of (S_i) and (S_j) to S_i	056ij0
S_i^\dagger	$S_i \langle A_k \rangle$	Left shift by (A_k) of (S_i) to S_i	056i0k
S_i	$S_j, S_i \rangle A_k$	Right shift by (A_k) of (S_j) and (S_i) to S_i	057ijk
S_i^\dagger	$S_j, S_i \rangle 1$	Right shift by 1 of (S_j) and (S_i) to S_i	057ij0
S_i^\dagger	$S_i \rangle A_k$	Right shift by (A_k) of (S_i) to S_i	057i0k

† Special CAL syntax

Instruction 056ijk and its special forms produce a 128-bit quantity by concatenating the contents of S_i and the contents of S_j , shifting the resulting value to the left by an amount specified by the low-order bits of A_k and entering the high-order bits of the result into S_i . The shift is end off with zero fill.

Replacing the A_k reference with 1 is the same as setting the k designator to 0; a reference to A0 provides a shift count of 1. Omitting the S_j reference is the same as setting the j designator to 0; the contents of S_i are concatenated with a word of zeros.

S_i is cleared if the shift count exceeds 127. The shift is a left circular shift of the contents of S_i if the shift count does not exceed 64 and the i and j designators are equal and nonzero. The instruction produces the same result as the $S_i S_i \langle exp \rangle$ instruction if the shift count does not exceed 63 and the k designator is 0. The contents of S_j are not affected if the i and j designators are unequal.

Instruction 057ijk and its special forms produce a 128-bit quantity by concatenating the contents of S_j and the contents of S_i , shifting the resulting value to the right by an amount specified by the low-order 7 bits of the contents of A_k and entering the low-order bits of the result into S_i . The shift is end off with zero fill.

INSTRUCTIONS 056 - 057 (continued)

Replacing the Ak reference with 1 is the same as setting the k designator to 0; a reference to A0 provides a shift count of 1. Omitting the Sj reference is the same as setting the j designator to 0; the contents of Si are concatenated with a word of zeros.

Si is cleared if the shift count exceeds 127. The shift is a right circular shift of the contents of Si if the shift count does not exceed 64 and the i and j designators are equal and nonzero. The instruction produces the same result as the $Si Si>exp$ instruction if the shift count does not exceed 63 and the j designator is 0. The contents of Sj are not affected if the i and j designators are unequal.

Instruction 056ijk and 057ijk executes in the Scalar Shift functional unit.

Example:

Code generated	Location	Result	Operand	Comment
	1	10	20	35
056235		S2	S2,S3<A5	
056340		S3	S3,S4<1	; Left 1 place
056604		S6	S6<A4	
057235		S2	S3,S2>A5	
057604		S6	S6>A4	
057340		S3	S4,S3>1	; Right 1 place

INSTRUCTIONS 060 - 061

Result	Operand	Description	Machine Instruction
S_i	S_j+S_k	Integer sum of (S_j) and (S_k) to S_i	060ijk
S_i	S_j-S_k	Integer difference of (S_j) less (S_k) to S_i	061ijk
S_i^\dagger	$-S_k$	Transmit negative of (S_k) to S_i	061i0k

† Special CAL syntax

Instruction 060ijk adds the contents of register S_k to the contents of register S_j and enters the result into S_i . S_k is transmitted to S_i if the j designator is 0 and the k designator is nonzero. The sign bit is entered in S_i and all other bits of S_i are cleared if the j and k designators are both 0.

Instruction 061ijk subtracts the contents of register S_k from the contents of register S_j and enters the result into S_i . The high-order bit of S_i is set and all other bits of S_i are cleared when the j and k designators are both 0. The negative (twos complement) of S_k is transmitted to S_i if the j designator is 0 and the k designator is nonzero.

Instruction 061i0k enters the negative (twos complement) of the contents of S_k into S_i . The sign bit is set if the k designator is 0.

Instructions 060ijk, 061ijk, 061i0k execute in the Scalar Integer Add functional unit.

Example:

Code generated	Location	Result	Operand	Comment
	1	10	20	35
060237		S2	S3+S7	
060405		S4	S0+S5	
061123		S1	S2-S3	
061506		S5	-S6	

INSTRUCTIONS 062 - 063

Result	Operand	Description	Machine Instruction
S_i	$S_j + FS_k$	Floating-point sum of (S_j) and (S_k) to S_i	062ijk
S_i^\dagger	+FSk	Normalize (S_k) to S_i	062i0k
S_i	$S_j - FS_k$	Floating-point difference of (S_j) less (S_k) to S_i	063ijk
S_i^\dagger	-FSk	Transmit the negative of (S_k) as a normalized floating-point value	063i0k

† Special CAL syntax

Instruction 062ijk and its special form produce the floating-point sum of the contents of the S_j and S_k registers and enters the result into S_i . The result is normalized even if the operands are unnormalized. The k designator is not normally 0. In the special form, the j designator is assumed to be 0 so that the normalized contents of S_k are entered into S_i .

Instruction 063ijk forms the floating-point difference of the contents of register S_j less the contents of register S_k , and enters the normalized result into S_i . The result is normalized even if the operands are unnormalized.

The negative (twos complement) of the floating-point quantity in S_k is transmitted to S_i as a normalized floating-point number if the j designator is 0 and the k designator is nonzero. The special form accommodates this special case. The k designator is normally nonzero.

Instructions 062ijk, 063ijk, and 063i0k execute in the Floating-point Add functional unit.

INSTRUCTIONS 062 - 063 (continued)

Example:

Code generated	Location	Result	Operand	Comment
	1	10	20	35
062345		S3	S4+FS5	
062404		S4	+FS4	
063302		S3	-FS2	
063761		S7	S6-FS1	

INSTRUCTIONS 064 - 067

Result	Operand	Description	Machine Instruction
<i>Si</i>	<i>Sj*FSk</i>	Floating-point product of (<i>Sj</i>) and (<i>Sk</i>) to <i>Si</i>	064ijk
<i>Si</i>	<i>Sj*HSk</i>	Half-precision rounded floating-point product of (<i>Sj</i>) and (<i>Sk</i>) to <i>Si</i>	065ijk
<i>Si</i>	<i>Sj*RSk</i>	Rounded floating-point product of (<i>Sj</i>) and (<i>Sk</i>) to <i>Si</i>	066ijk
<i>Si</i>	<i>Sj*ISk</i>	2-floating-point product of (<i>Sj</i>) and (<i>Sk</i>) to <i>Si</i>	067ijk

Instruction 064ijk forms the floating-point product of the contents of *Sj* and *Sk* and enters the result into *Si*. The result is not normalized if either operand is unnormalized.

Instruction 065ijk forms the half-precision rounded floating-point product of the contents of the *Sj* and *Sk* registers and enters the result into *Si*. The result is not normalized if either operand is unnormalized. The low-order 18 bits of the result are zeroed. This instruction can be used in a divide algorithm when only 30 bits of accuracy are required.

Instruction 066ijk forms the rounded floating-point product of the contents of the *Sj* and *Sk* registers and enters the result into *Si*. The result is not normalized if either operand is unnormalized. This operation is used in the reciprocal approximation sequence.

Instruction 067ijk forms 2 minus the floating-point product of the contents of *Sj* and *Sk* and enters the result into *Si*. The result is not normalized if either operand is unnormalized.

Instructions 064ijk, 065ijk, 066ijk, and 067ijk execute in the Floating-point Multiply functional unit.

INSTRUCTIONS 064 - 067 (continued)

Example:

Code generated	Location	Result	Operand	Comment
	1	10	20	35
064234		S2	S3*FS4	
065167		S1	S6*HS7	
066147		S1	S4*RS7	
067324		S3	S2*IS4	

INSTRUCTION 070

Result	Operand	Description	Machine Instruction
<i>Si</i>	<i>/HSj</i>	Floating-point reciprocal approximation of (<i>Sj</i>) to <i>Si</i>	070 <i>ij</i> 0

Instruction 070*ij*0 forms an approximation to the reciprocal of the floating-point value in *Sj* and enters the result into *Si*. The result is meaningless if the contents of *Sj* is unnormalized or 0. This instruction is used in the divide sequence as illustrated in the following example.

Instruction 070*ij*0 executes in the Floating-point Reciprocal functional unit.

Example:

Code generated	Location	Result	Operand	Comment
	1	10	20	35
	*	Divide S1 by S2; result to S1		
070320		S3	/HS2	; Approximate ; reciprocal
064113		S1	S1*FS3	; Approximate ; result
067223		S2	S2*IS3	; Correction ; factor
064112		S1	S1*FS2	
	*	Divide S1 by S2 with result accurate to		
	*	30 bits		
070320		S3	/HS2	
065313		S3	S1*HS3	

INSTRUCTION 070 (continued)

Example (continued):

Code generated	Location	Result	Operand	Comment
	1	10	20	35
	*	Integer divide A1 by A2; Result to A3		
071222		S2	+FA2	; Denominator
071121		S1	+FA1	; Numerator
062202		S2	S0+FS2	; Normalize
062101		S1	S0+FS1	
070220		S2	/HS2	; Reciprocal ; approximation ; to 1/D
065110		S1	S1*HS2	; Rounded ; half-precision ; multiply
071230		S2	0.6	
062112		S1	S1+FS2	; Fix quotient
023310		A3	S1	; 24-bit signed ; result to A3

INSTRUCTION 071

Result	Operand	Description	Machine Instruction
<i>Si</i>	<i>Ak</i>	Transmit (<i>Ak</i>) to <i>Si</i> without sign extension	071i0 <i>k</i>
<i>Si</i>	+ <i>Ak</i>	Transmit (<i>Ak</i>) to <i>Si</i> with sign extension	071i1 <i>k</i>
<i>Si</i>	+ <i>FAk</i>	Transmit (<i>Ak</i>) to <i>Si</i> as an unnormalized floating-point value	071i2 <i>k</i>
<i>Si</i>	0.6	Enter $0.75 \cdot (2^{48})$ into <i>Si</i> as normalized floating-point constant	071i30
<i>Si</i>	0.4	Enter 0.5 into <i>Si</i> as normalized floating-point constant	071i40
<i>Si</i>	1.	Enter 1 into <i>Si</i> as normalized floating-point constant	071i50
<i>Si</i>	2.	Enter 2 into <i>Si</i> as normalized floating-point constant	071i60
<i>Si</i>	4.	Enter 4 into <i>Si</i> as normalized floating-point constant	071i70

Instruction 071i0*k* transfers the 24-bit value in register *Ak* into the low-order 24 bits of register *Si*. The value is treated as an unsigned integer. The high-order bits of *Si* are zeroed. A value of 1 is entered into *Si* when the *k* designator is 0.

Instruction 071i1*k* transfers the 24-bit value in register *Ak* into the low-order 24 bits of register *Si*. The value is treated as a signed integer and the sign bit of the contents of register *Ak* is extended to the high-order bits of *Si*. A value of 1 is entered into *Si* when the *k* designator is 0.

Instruction 071i2*k* transmits the contents of register *Ak* to *Si* as an unnormalized floating-point value. The result can then be added to 0 to normalize. When the *k* designator is 0, an unnormalized floating-point 1 is entered into *Si*.

INSTRUCTION 071 (continued)

Instructions 071i3k through 071i7k are initially recognized by the assembler as the symbolic instruction *Si exp*. The assembler then checks the expression to see if it has any of the indicated forms. If it finds one of the instructions in the exact syntax shown, it generates the corresponding Cray machine instruction. If none of the indicated forms are found, instruction 040ijkm or 041ijkm is generated as previously described. These special forms allow more efficient instructions for entering commonly used values into *Si*.

The syntax form *Si 0.6 (071i30)* is useful for extracting the integer part of a floating-point quantity (that is, fix) as illustrated in the examples.

Example:

Code generated	Location	Result	Operand	Comment
	1	10	20	35
071707		S7	A7	
071717		S7	+A7	
071324		S3	+FA4	
071630	FIX	= S.FIX	6 0.6	
071240		S2	0.4	
071350		S3	1.	
071460		S4	2.	
071570		S5	4.	
	*	Fix a floating-point number in S1		
	*	Separate integer and fractional parts		
071230		S2	0.6	
062312		S3	S1+FS2	
023130		A1	S3	; Integer part
063332		S3	S3-FS2	; Floating-point ; integer part
063113		S1	S1-FS3	; Fractional ; part

INSTRUCTIONS 072 - 075

Result	Operand	Description	Machine Instruction
S_i	RT	Transmit (RTC) to S_i	072i00
S_i^\dagger	SM	Read semaphore to S_i	072i02
S_i^\dagger	STj	Read (STj) register to S_i	072ij3
$S_i^{\dagger\dagger}$	VM	Transmit (VM) to S_i	073i00
		Read performance counter into S_i	073i11
		Increased performance counter	073i21
		Clear all maintenance modes	073i31
$S_i^{\dagger\dagger\dagger}$	SRj	Transmit (SRj) to S_i ; $j=0$	073ij1
SM^\dagger	S_i	Load semaphores from S_i	073i02
STj^\dagger	S_i	Transfer (S_i) to STj	073ij3
S_i	Tjk	Transmit (Tjk) to S_i	074ijk
Tjk	S_i	Transmit (S_i) to Tjk	075ijk

† CRAY X-MP Computer Systems only. This instruction is available when the numeric trait NUMCLSTR, which is specified on the CPU parameter of the CAL invocation statement, is greater than zero.

†† Not supported by CAL at this time

††† CRAY X-MP computer systems only. This instruction is available through the logical trait STATRG specified on the CPU parameter of the CAL invocation statement.

Instruction 072i00 enters the 64-bit contents of the real-time clock into register S_i . The clock is increased by 1 each clock period. The real-time clock can be reset only when in monitor mode using instruction 072i00.

Instruction 072i02 enters the values of all of the semaphores into S_i . The 32-bit SM register is left justified in S_i with SM00 occupying the sign bit.

Instruction 072ij3 enters the contents of register STj into register S_i .

INSTRUCTIONS 072 - 075 (continued)

Instruction 073i00 enters the 64-bit contents of the VM register into register Si. The VM register is normally read after having been set by instruction 1750jk.

Instruction 073ij1 enters the contents of the Status register into Si.

Instruction 073i02 sets the semaphores from 32 high-order bits of Si. SM00 receives the sign bit of Si.

Instruction 073ij3 transfers the contents of register Si into register STj, which is shared between the CPUs in the current cluster.

Instruction 074ijk enters the contents of register Tjk into register Si.

Instruction 075ijk enters the contents of register Si into register Tjk.

Example:

Code generated	Location	Result	Operand	Comment
	1	10	20	35
072700		S7	RT	
072002		S0	SM	
072602		S6	SM	
072003		S0	ST0	
072013		S0	ST1	
073200		S2	VM	
073001		S0	SR0	
073301		S3	SR0	
073002		SM	S0	
073102		SM	S1	
073502		SM	S5	
073003		ST0	S0	
073103		ST0	S1	

INSTRUCTIONS 072 - 075 (continued)

Example: (continued)

Code generated	Location	Result	Operand	Comment
	1	10	20	35
074306		S3	T6	
074566		S5	T66	
075306		T6	S3	
075567		T67	S5	

INSTRUCTIONS 076 - 077

Result	Operand	Description	Machine Instruction
S_i	V_j, A_k	Transmit (V_j , element (A_k) to S_i	076ijk
V_i, A_k	S_j	Transmit (S_j) to V_i element (A_k)	077ijk
V_i, A_k^\dagger	0	Clear element (A_k) of register V_i	077i0k

† Special CAL syntax

Instruction 076ijk enters the contents of the element of V_j indicated by the contents of the low-order 6 bits of A_k into S_i . The second element (that is, element 1) is selected if the k designator is 0.

Instruction 077ijk transmits the contents of register S_j to an element of V_i as determined by the low-order 6 bits of the contents of A_k . Element 1, the second element of V_i , is selected if the k designator is 0.

Instruction 077i0k zeros element (A_k) of register V_i . The low-order 6 bits of A_k determine which element is zeroed. The second element of register V_i is zeroed (that is, element 1) if the k designator is 0.

Example:

Code generated	Location	Result	Operand	Comment
	1	10	20	35
076456		S4	V5, A6	
	I	=	4	
	J	=	5	
	K	=	6	
076456		S.I	V.J, A.K	
077167		V1, A7	S6	
077602		V6, A2	0	

INSTRUCTIONS 10h - 13h

Result	Operand	Description	Machine Instruction
<i>Ai</i>	<i>exp, Ah</i>	Read from ((<i>Ah</i>) + <i>exp</i>) to <i>Ai</i>	10 <i>hijklm</i>
<i>Ai</i> [†]	<i>exp, 0</i>	Read from (<i>exp</i>) to <i>Ai</i>	100 <i>ijklm</i>
<i>Ai</i> [†]	<i>exp,</i>	Read from (<i>exp</i>) to <i>Ai</i>	100 <i>ijklm</i>
<i>Ai</i> [†]	<i>, Ah</i>	Read from (<i>Ah</i>) to <i>Ai</i>	10 <i>hi000</i>
<i>exp, Ah</i>	<i>Ai</i>	Store (<i>Ai</i>) to (<i>Ah</i>) + <i>exp</i>	11 <i>hijklm</i>
<i>exp, 0</i> [†]	<i>Ai</i>	Store (<i>Ai</i>) to <i>exp</i>	110 <i>ijklm</i>
<i>exp,</i> [†]	<i>Ai</i>	Store (<i>Ai</i>) to <i>exp</i>	110 <i>ijklm</i>
<i>, Ah</i> [†]	<i>Ai</i>	Store (<i>Ai</i>) to (<i>Ah</i>)	11 <i>hi000</i>
<i>Si</i>	<i>exp, Ah</i>	Read from ((<i>Ai</i>) + <i>exp</i>) to <i>Si</i>	12 <i>hijklm</i>
<i>Si</i> [†]	<i>exp, 0</i>	Read from (<i>exp</i>) to <i>Si</i>	120 <i>ijklm</i>
<i>Si</i> [†]	<i>exp,</i>	Read from (<i>exp</i>) to <i>Si</i>	120 <i>ijklm</i>
<i>Si</i> [†]	<i>, Ah</i>	Read from (<i>Ah</i>) to <i>Si</i>	12 <i>hi000</i>
<i>exp, Ah</i>	<i>Si</i>	Store (<i>Si</i>) to (<i>Ah</i>) + <i>exp</i>	13 <i>hijklm</i>
<i>exp, 0</i> [†]	<i>Si</i>	Store (<i>Si</i>) to <i>exp</i>	130 <i>ijklm</i>
<i>exp,</i> [†]	<i>Si</i>	Store (<i>Si</i>) to <i>exp</i>	130 <i>ijklm</i>
<i>, Ah</i> [†]	<i>Si</i>	Store (<i>Si</i>) to (<i>Ah</i>)	13 <i>hi000</i>

† Special CAL syntax

INSTRUCTIONS 10*h* - 13*h* (continued)

For these instructions, only the value of the expression is used if the *h* designator is 0 or if a zero or blank field is used in place of *Ah*. Only the content of *Ah* is used if the expression is omitted. An expression, if present, must not have a parcel-address attribute or an assembler error occurs.

Instructions 10*hijkm* through 10*hi000* load the low-order 24 bits of a memory word directly into an A register. The memory address is determined by adding the address in the register *Ah* to the expression value. Only the value of the expression is used if the *h* designator is 0, or a 0 or blank field is used in place of *Ah*. Only the contents of *Ah* is used if the expression is omitted. An assembler error will occur if an expression has a parcel-address attribute

Instructions 11*hijkm* through 11*hi000* store 24 bits from register *Ai* directly into memory. The high-order bits of the memory word are zeroed. The memory address is determined by adding the address in register *Ah* to the expression value.

Instructions 12*hijkm* through 12*hi000* load the contents of a memory word directly into an S register. The memory address is determined by adding the address in register *Ah* to the expression value. Only the value of the expression is used if the *h* designator is 0 or a zero or blank field is used in place of *Ah*. Only the contents of *Ah* is used if the expression is omitted. An assembler error will occur if an expression has a parcel-address attribute.

Instructions 13*hijkm* through 13*hi000* store the contents of register *Si* directly into memory. The memory address is determined by adding the address in register *Ah* to the expression value.

INSTRUCTIONS 10h - 13h (continued)

Example:

Code generated	Location	Result	Operand	Comment
	1	10	20	35
1001 00004520+		A1	CON1,A0	
1002 00004520+		A2	CON1,0	
1013 00004521+		A3	CON1+1,A1	
1024 17777777+		A4	-1,A2	
1005 00003000+		A5	ADDR,	
1046 00004647+		A6	CON,A4	
1046 00000000+		A6	,A4	
1061 00000001+		A1	1,A6	
1072 00000177+		A2	O'177,A7	
1101 00004520+		CON1,A0	A1	
1102 00004520+		CON1,0	A2	
1113 00004521+		CON1+1,A1	A3	
1124 17777777+		-1,A2	A4	
1105 00003000+		ADDR,	A5	
1146 00004647+		CON,A4	A6	
1146 00000000+		,A4	A6	
1161 00000001+		1,A6	A1	
1172 00000177+		O'177,A7	A2	

INSTRUCTIONS 10h - 13h (continued)

Example: (continued)

Code generated	Location	Result	Operand	Comment
	1	10	20	35
1201 00004520+		S1	CON1,A0	
1202 00004520+		S2	CON1,0	
1213 00004521+		S3	CON1+1,A1	
1224 17777777+		S4	-1,A2	
1205 00003000+		S5	ADDR,	
1246 00004647+		S6	CON,A4	
1246 00000000+		S6	,A4	
1261 00000001+		S1	1,A6	
1272 00000177+		S2	O'177,A7	
1301 00004520+		CON1,A0	S1	
1302 00004520+		CON1,0	S2	
1346 00000000+		,A4	S6	
1324 17777777+		-1,A2	S4	
1305 00003000+		ADDR,	S5	

INSTRUCTIONS 140 - 147

Result	Operand	Description	Machine Instruction
V_i	$S_j \& V_k$	Logical products of (S_j) and (V_k) to V_i	140ijk
V_i	$V_j \& V_k$	Logical products of (V_j) and (V_k) to V_i	141ijk
V_i	$S_j ! V_k$	Logical sums of (S_j) and (V_k) to V_i	142ijk
V_i^\dagger	V_k	Transmit (V_k) to V_i	142i0k
V_i	$V_j ! V_k$	Logical sums of (V_j) and (V_k) to V_i	143ijk
V_i	$S_j \setminus V_k$	Logical differences of (S_j) and (V_k) to V_i	144ijk
V_i	$V_j \setminus V_k$	Logical differences of (V_j) and (V_k) to V_i	145ijk
V_i^\dagger	0	Clear V_i	145iii
V_i	$S_j ! V_k \& VM$	Vector merge of (S_j) and (V_k) to V_i	146ijk
V_i^\dagger	$\#VM \& V_k$	Vector merge of (V_k) and zero to V_i	146i0k
V_i	$V_j ! V_k \& VM$	Vector merge of (V_j) and (V_k) to V_i	147ijk

† Special CAL syntax

Instruction 140ijk forms the logical products of the contents of S_j and the contents of elements of V_k and enters the results into elements of V_i . If the j designator is 0, elements of register V_i are zeroed. The number of operations performed by this instruction is determined by the contents of the VL register.

INSTRUCTIONS 140 - 147 (continued)

Instruction 141*ijk* forms the logical products of the contents of elements of register *Vj* and elements of register *Vk* and enters the results into elements of *Vi*. If the *j* designator is the same as the *k* designator, the contents of the *Vj* elements are transmitted to the *Vi* elements.

The number of operations performed by this instruction is determined by the contents of the VL register.

Instruction 142*ijk* forms the logical sums of the contents of *Sj* and the contents of elements of *Vk* and enters the results into elements of *Vi*. The contents of the *Vk* elements are transmitted to the *Vi* elements if the *j* designator is 0. The VL register determines the number of operations performed by this instruction.

Instruction 142*i0k* transmits the contents of the elements of register *Vk* to the elements of register *Vi*. The VL register determines the number of elements performed by this instruction.

Instruction 143*ijk* forms the logical sums of the contents of elements of *Vj* and elements of *Vk* and enters the results into elements of *Vi*.

If the *j* and *k* designators are equal, the contents of the *Vj* elements are transmitted to *Vi*. The VL register determines the number of operations performed by this instruction.

Instruction 144*ijk* forms the logical differences of the contents of *Sj* and the contents of elements of *Vk* and enters the results into elements of *Vi*. If the *j* designator is 0, the contents of the *Vk* elements are entered into the *Vi* elements. The VL register determines the number of operations performed by this instruction.

Instruction 145*ijk* forms the logical differences of the contents of elements of *Vj* and elements of *Vk* and enters the results into elements of *Vi*. If the *j* and *k* designators are equal, the *Vi* elements are zeroed. The VL register determines the number of operations performed by this instruction.

Instruction 145*iii* zeros elements of *Vi*. The VL register determines the number of elements performed by this instruction.

Instruction 146*ijk* transmits the contents of *Sj* or the contents of element *n* of *Vk* to element *n* of *Vi* depending on the ones mask in the VM register. The content of *Sj* is transmitted if bit *n* of VM is 1; the content of element *n* of *Vk* is transmitted if bit *n* of VM is 0.

INSTRUCTIONS 140 - 147 (continued)

Element n of V_i is 0 if the j designator is 0 and bit n of VM is 1. The VL register determines the number of operations performed by this instruction.

Instruction $146i0k$ zeroes element n of register V_i or transmits the contents of element n of V_k to element n of V_i depending on the ones mask in the VM register. If bit n of VM is 1, element n of V_i is zeroed; if bit n is 0, element n of V_k is transmitted. The VL register determines the number of operations performed by this instruction.

Instruction $147ijk$ transmits the contents of element n of V_j or element n of V_k to element n of V_i depending on the ones mask in the VM register. The content of the V_j element is transmitted if bit n of VM is 1; the content of the V_k element is transmitted if bit n of VM is 0. The VL register determines the number of operations performed by this instruction.

Instructions $140ijk$ through $147ijk$ execute in the Vector Logical functional unit.

For these instructions (except $145iii$), a warning level message is issued if the logical trait $VRECUR$ is specified on the CPU parameter of the CAL invocation statement and either $i=j$ or $i=k$ (for V registers only). A comment level message is issued if $NOVRECUR$ is specified on the CPU parameter of the CAL invocation statement.

Examples:

Code generated	Location	Result	Operand	Comment
	1	10	20	35
140123		V1	S2&V3	
141257		V2	V5&V7	
141033		V0	V3&V3	
142615		V6	S1!V5	
142102		V1	V2	
143714		V7	V1!V4	
144267		V2	S6\V7	
145513		V5	V1\V3	
145500		V5	0	

INSTRUCTIONS 140 - 147 (continued)

Examples: (continued)

Code generated	Location	Result	Operand	Comment
	1	10	20	35
146726		V7	S2!V6&VM	

For the above instruction, assume the following initial register conditions exist:

(VL) = 4
 (VM) = 0 60000 0000 0000 0000 0000
 (S2) = -1
 Element 0 of V6 = 1
 Element 1 of V6 = 2
 Element 2 of V6 = 3
 Element 3 of V6 = 4

After instruction execution, the first four elements of V7 are modified as follows:

Element 0 of V7 = 1
 Element 1 of V7 = -1
 Element 2 of V7 = -1
 Element 3 of V7 = 4

The remaining elements of V7 are unaltered.

Examples: (continued)

Code generated	Location	Result	Operand	Comment
	1	10	20	35
146607		V6	#VM&V7	

Assume the following initial register conditions for the above instruction:

(VL) = 4
 (VM) = 0 50000 0000 0000 0000 0000
 Element 0 of V7 = 1
 Element 1 of V7 = 2
 Element 2 of V7 = 3
 Element 3 of V7 = 4

INSTRUCTIONS 140 - 147 (continued)

After instruction execution, the first four elements of V6 have been modified as follows:

Element 0 of V6 = 1
 Element 1 of V6 = 0
 Element 2 of V6 = 3
 Element 3 of V6 = 0

Examples: (continued)

Code generated	Location	Result	Operand	Comment
	1	10	20	35
147123		V1	V2!V3&VM	

Assume the following initial register conditions exist for the above instruction:

(VL) = 4
 (VM) = 0 60000 0000 0000 0000 0000
 Element 0 of V2 = 1
 Element 1 of V2 = 2
 Element 2 of V2 = 3
 Element 3 of V2 = 4
 Element 0 of V3 = -1
 Element 1 of V3 = -2
 Element 2 of V3 = -3
 Element 3 of V3 = -4

After instruction execution, the first four elements of V1 have been modified as follows:

Element 0 of V1 = -1
 Element 1 of V1 = 2
 Element 2 of V1 = 3
 Element 3 of V1 = -4

The remaining elements of V1 are unaltered.

INSTRUCTIONS 150 - 151

Result	Operand	Description	Machine Instruction
V_i	$V_j < A_k$	Shift (V_j) left (A_k) places to V_i	150ijk
V_i^\dagger	$V_j < 1$	Shift (V_j) left one place to V_i	150ij0
V_i	$V_j > A_k$	Shift (V_j) right (A_k) places to V_i	151ijk
V_i^\dagger	$V_j > 1$	Shift (V_j) right one place to V_i	151ij0

† Special CAL syntax

Instruction 150ijk and its special form shift the contents of the elements of register V_j to the left by the amount specified by the contents of A_k and enter the results into the elements of V_i . The VL register determines the number of elements performed by this instruction. For each element, the shift is end off with zero fill. Elements of V_i are zeroed if the shift count exceeds 63. Element contents are shifted left one place if the k designator is 0; this can be specified through the special form of the instruction.

Instruction 151ijk and its special form shift the contents of the elements of register V_j to the right by the amount specified by the contents of A_k and enter the results into the elements of V_i . The VL register determines the number of elements performed by this instruction. For each element, the shift is end off with zero fill. Elements of V_i are zeroed if the shift count exceeds 63. Element contents are shifted right one place if the k designator is 0; a special form of the instruction accommodates this feature.

Instructions 150ijk and 151ijk execute in the Vector Shift functional unit.

Example:

Code generated	Location	Result	Operand	Comment
	1	10	20	35
150123		V1	V2 < A3	
150450		V4	V5 < 1	; Left 1 place

INSTRUCTIONS 150 - 151 (continued)

Examples: (continued)

Code generated	Location	Result	Operand	Comment
	1	10	20	35
151341		V3	V4>A1	
151450		V4	V5>1	; Right 1 place

INSTRUCTIONS 152 - 153

Result	Operand	Description	Machine Instruction
V_i	$V_j, V_j \langle A_k \rangle$	Double shift (V_j) left (A_k) places to V_i	152ijk
V_i^\dagger	$V_j, V_j \langle 1 \rangle$	Double shift (V_j) left one place to V_i	152ij0
V_i	$V_j, V_j \rangle A_k$	Double shift (V_j) right (A_k) places to V_i	153ijk
V_i^\dagger	$V_j, V_j \rangle 1$	Double shift (V_j) right one place to V_i	153ij0

† Special CAL syntax

Instruction 152ijk and its special form shift 128-bit quantities from elements of V_j by the amount specified in A_k and enter the result into elements of V_i . Element n of V_j is concatenated with element $n+1$ and the 128-bit quantity is shifted left by the amount specified in A_k . The shift is end off with zero fill. The high-order 64 bits of the results are transmitted to element n of V_i .

The VL register determines the number of elements performed by this instruction. The last element of V_j , as determined by VL, is concatenated with 64 bits of zeros. The 128-bit quantities are shifted left one place if the k designator is 0; the special form of the instruction accommodates this feature.

Instruction 153ijk and its special form shift 128-bit quantities from elements of V_j by the amount specified in A_k and enter the result into elements of V_i . Element $n-1$ of V_j is concatenated with element n and the 128-bit quantity is shifted right by the amount specified in A_k . The shift is end off with zero fill. The low-order 64 bits are transmitted to element n of V_i .

The VL register determines the number of elements performed by this instruction. The first element of V_j is concatenated with 64 bits of zeros. The 128-bit quantities are shifted right one place if the k designator is 0; the special form of the instruction accommodates this feature.

Instructions 152ijk and 153ijk execute in the Vector Shift functional unit.

INSTRUCTIONS 152 - 153 (continued)

Example:

Code generated	Location	Result	Operand	Comment
	1	10	20	35
152541		V5	V4,V4<A1	

Assume the following initial register conditions for the above instruction:

(VL) = 4
 (A1) = 3
 Element 0 of V4 = 0 0000 0000 0000 0000 0007
 Element 1 of V4 = 0 60000 0000 0000 0000 0005
 Element 2 of V4 = 1 00000 0000 0000 0000 0006
 Element 3 of V4 = 1 60000 0000 0000 0000 0007

After instruction execution, the first four elements of V5 have been modified as follows:

Element 0 of V5 = 0 00000 0000 0000 0000 0073
 Element 1 of V5 = 0 00000 0000 0000 0000 0054
 Element 2 of V5 = 0 00000 0000 0000 0000 0067
 Element 3 of V5 = 0 00000 0000 0000 0000 0070

The remaining elements of V5 are unaltered.

INSTRUCTIONS 152 - 153 (continued)

Example:

Code generated	Location	Result	Operand	Comment
	1	10	20	35
153026		V0	V2,V2>A6	

Assume the following initial register conditions for the above instruction.

(VL) = 4

(A6) = 3

Element 0 of V2 = 0 00000 0000 0000 0000 0017

Element 1 of V2 = 0 60000 0000 0000 0000 0005

Element 2 of V2 = 1 00000 0000 0000 0000 0006

Element 3 of V2 = 1 60000 0000 0000 0000 0007

After instruction execution, the first four elements of V0 have been modified as follows:

Element 0 of V0 = 0 00000 0000 0000 0000 0001

Element 1 of V0 = 1 66000 0000 0000 0000 0000

Element 2 of V0 = 1 30000 0000 0000 0000 0000

Element 3 of V0 = 1 56000 0000 0000 0000 0000

The remaining elements of V0 are unaltered.

INSTRUCTIONS 154 - 157

Result	Operand	Description	Machine Instruction
V_i	S_j+V_k	Integer sums of (S_j) and (V_k) to V_i	154ijk
V_i	V_j+V_k	Integer sums of (V_j) and (V_k) to V_i	155ijk
V_i	S_j-V_k	Integer differences of (S_j) and (V_k) to V_i	156ijk
V_i^\dagger	$-V_k$	Transmit twos complement of (V_k) to V_i	156i0k
V_i	V_j-V_k	Integer differences of (V_j) less (V_k) to V_i	157ijk

† Special CAL syntax

Instruction 154ijk adds the contents of S_j to each element of V_k and enters the results into elements of V_i . Elements of V_k are transmitted to V_i if the j designator is 0.

The VL register determines the number of operations performed by this instruction.

Instruction 155ijk adds the contents of elements of register V_j to the contents of corresponding elements of register V_k and enters the results into elements of register V_i .

The VL register determines the number of operations performed by this instruction.

Instruction 156ijk subtracts the contents of each element of V_k from the contents of register S_j and enters the results into elements of register V_i . The negative (twos complement) of each element of V_k is transmitted to V_i if the j designator is 0.

The VL register determines the number of operations performed by this instruction.

INSTRUCTIONS 154 - 157 (continued)

Instruction 156i0k transmits the twos complement of the contents of elements of register V_k to the elements of register V_i . The VL register determines the number of elements performed by this instruction.

Instruction 157ijk subtracts the contents of elements of register V_k from the contents of corresponding elements of register V_j and enters the results into elements of register V_i .

The VL register determines the number of operations performed by this instruction.

Instructions 154ijk through 157ijk execute in the Vector Integer Add functional unit.

Example:

Code generated	Location	Result	Operand	Comment
	1	10	20	35
154213		V2	S1+V3	
155456		V4	V5+V6	
156712		V7	S1-V2	
156102		V1	-V2	
157345		V3	V4-V5	

INSTRUCTIONS 160 -167

Result	Operand	Description	Machine Instruction
<i>Vi</i>	<i>Sj*FVk</i>	Floating-point products of (<i>Sj</i>) and (<i>Vk</i>) to <i>Vi</i>	160ijk
<i>Vi</i>	<i>Vj*FVk</i>	Floating-point products of (<i>Vj</i>) and (<i>Vk</i>) to <i>Vi</i>	161ijk
<i>Vi</i>	<i>Sj*HVk</i>	Half-precision rounded floating-point products of (<i>Sj</i>) and (<i>Vk</i>) to <i>Vi</i>	162ijk
<i>Vi</i>	<i>Vj*HVk</i>	Half-precision rounded floating-point products of (<i>Vj</i>) and (<i>Vk</i>) to <i>Vi</i>	163ijk
<i>Vi</i>	<i>Sj*RVk</i>	Rounded floating-point products of (<i>Sj</i>) and (<i>Vk</i>) to <i>Vi</i>	164ijk
<i>Vi</i>	<i>Vj*RVk</i>	Rounded floating-point products of (<i>Vj</i>) and (<i>Vk</i>) to <i>Vi</i>	165ijk
<i>Vi</i>	<i>Sj*IVk</i>	2-floating-point products of (<i>Sj</i>) and (<i>Vk</i>) to <i>Vi</i>	166ijk
<i>Vi</i>	<i>Vj*IVk</i>	2-floating-point products of (<i>Vj</i>) and (<i>Vk</i>) to <i>Vi</i>	167ijk

Instruction 160ijk forms the floating-point products of the contents of *Sj* and elements of *Vk* and enters the results into elements of *Vi*. The results are not normalized if either operand is unnormalized. The number of operations performed is determined by the contents of the VL register.

Instruction 161ijk forms the floating-point products of the contents of elements of *Vj* and elements of *Vk* and enters the results into elements of *Vi*. The results are not normalized if either operand is unnormalized. The number of operations performed is determined by the contents of the VL register.

INSTRUCTIONS 160 -167 (continued)

Instruction 162*ijk* forms the half-precision rounded floating-point products of the contents of the *Sj* register and the contents of elements of the *Vk* register and enters the results into elements of *Vi*. The results are not normalized if either operand is unnormalized. The low-order 18 bits of the results are zeroed.

The number of operations performed by this instruction is determined by the contents of the VL register. This instruction can be used in a divide algorithm when only 30 bits of accuracy are required.

Instruction 163*ijk* forms the half-precision rounded floating-point products of the contents of elements of the *Vj* register and elements of the *Vk* register and enters the results into elements of *Vi*. The results are not normalized if either operand is unnormalized. The low-order 18 bits of the results are zeroed.

The VL register determines the number of operations performed by this instruction. This instruction can be used in a divide algorithm when only 30 bits of accuracy are required.

Instruction 164*ijk* forms the rounded floating-point products of the contents of the *Sj* register and the contents of elements of *Vk* and enters the results into elements of *Vi*. The results will not be normalized if either operand is unnormalized. The VL register determines the number of operations performed by this instruction.

Instruction 165*ijk* forms the rounded floating-point products of the contents of elements of *Vj* and elements of *Vk* and enters the results into elements of *Vi*. The results will not be normalized if either operand is unnormalized. The VL register determines the number of operations performed by this instruction.

Instruction 166*ijk* forms 2 minus the floating-point products of the contents of *Sj* and the contents of elements of *Vk* and enters the results into elements of *Vi*. The results are not normalized if either operand is unnormalized. The VL register determines the number of operations performed by this instruction.

Instruction 167*ijk* forms 2 minus the floating-point products of contents of elements of *Vj* and elements of *Vk* and enters the results into elements of *Vi*. The results are not normalized if either operand is unnormalized. This instruction is used in the divide sequence. The VL register determines the number of operations performed by this instruction.

Instructions 160*ijk* through 167*ijk* execute in the Floating-point Multiply functional unit.

INSTRUCTIONS 160 -167 (continued)

Example:

Code generated	Location	Result	Operand	Comment
	1	10	20	35
160627		V6	S2*FV7	
161123		V1	V2*FV3	
162456		V4	S5*HV6	
163712		V7	V1*HV2	
164314		V3	S1*RV4	
165567		V5	V6*RV7	
166123		V1	S2*IV3	
167456		V4	V5*IV6	

INSTRUCTION 170 - 173

Result	Operand	Description	Machine Instruction
V_i	$S_j + FV_k$	Floating-point sums of (S_j) and (V_k) to V_i	170ijk
V_i^\dagger	+FV k	Normalize (V_k) to V_i	170i0k
V_i	$V_j + FV_k$	Floating-point sums of (V_j) and (V_k) to V_i	171ijk
V_i	$S_j - FV_k$	Floating-point differences of (S_j) less (V_k) to V_i	172ijk
V_i^\dagger	-FV k	Transmit normalized negative of (V_k) to V_i	172i0k
V_i	$V_j - FV_k$	Floating-point differences of (V_j) less (V_k) to V_i	173ijk

† Special CAL syntax

Instruction 170ijk forms the floating-point sums of the contents of S_j and elements of register V_k to elements of register V_i . The results are normalized even if the operands are unnormalized. The VL register determines the number of operations performed by this instruction.

The special form of the instruction (170i0k) normalizes the contents of the elements of V_k and enters the results into elements of V_i .

Instruction 171ijk forms the floating-point sums of the contents of elements of V_j and elements of V_k and enters the results into the elements of register V_i . The results are normalized even if the operands are unnormalized. The number of operations performed is determined by the contents of the VL register.

Instruction 172ijk forms the floating-point differences of the contents of S_j and elements of register V_k and enters the results into register V_i . The results are normalized even if the operands are unnormalized. The negatives (twos complements) of floating-point quantities in elements of V_k are transmitted to V_i if the j designator is 0. The special form (172i0k) accommodates this special case. The number of operations performed is determined by the contents of the VL register.

INSTRUCTION 170 - 173 (continued)

Instruction 173ijk forms the floating-point differences of the contents of elements of register Vj less the contents of elements of registers Vk and enters the results into elements of register Vi. The results are normalized even if the operands are unnormalized. The VL register determines the number of operations performed by this instruction.

Instructions 170ijk through 173ijk execute in the Floating-point Add functional unit.

Example:

Code generated	Location	Result	Operand	Comment
	1	10	20	35
170712		V7	S1+V2	
170501		V5	+V1	; Normalize (V1) ; to V5
171234		V2	V3+V4	
172516		V5	S1-V6	
173712		V7	V1-V2	

INSTRUCTION 174

Result	Operand	Description	Machine Instruction
V_i	$/HV_j$	Floating-point reciprocal approximation of (V_j) to V_i	174ij0

Instruction 174ij0 forms the approximations to the reciprocals of the floating-point values in elements of V_j and enters the results into elements of V_i . The results are meaningless if the contents of elements are unnormalized or 0. This instruction is used in the divide sequence. The VL register determines the number of operations performed by this instruction.

Instruction 174ij0 executes in the Floating-point Reciprocal functional unit.

Example:

Code generated	Location	Result	Operand	Comment
	1	10	20	35
	*	Divide elements of V1 by elements of V2;		
	*	Result to V6		
174320		V3	$/HV2$	
161413		V4	$V1*FV3$	
167532		V5	$V3*IV2$	
161645		V6	$V4*FV5$	
	*	Divide elements of V1 by elements of V2;		
	*	Results accurate to 30 bits, result to V6		
174320		V3	$/HV2$	
165613		V6	$V1*HV3$	
	*	Divide S1 by elements of V2; Result to V6		
174320		V3	$/HV2$	
160413		V4	$S1*FV3$	
167532		V5	$V3*IV2$	
161645		V6	$V4*FV5$	

INSTRUCTIONS 174ij1 - 174ij2

Result	Operand	Description	Machine Instruction
V_i^\dagger	PVj	Population count of (Vj) to (Vi)	174ij1
V_i^\dagger	QVj	Population count parity of (Vj) to (Vi)	174ij2

† Vector Population Count (optional on CRAY-1 Models A and B)

Instruction 174ij1 counts the number of 1 bits in the elements of register Vj and enters the result into the elements of register Vi. The VL register determines the number of elements performed by this instruction.

Instruction 174ij2 enters a 0 or 1 into the elements of Vi depending on whether the elements of Vj have an even or odd number of 1 bits. A 0 is entered into element n of Vi if there is an even number of 1 bits in element n of Vj; a 1 is entered into element n of Vi if there is an odd number of 1 bits in element n of Vj. The number of elements involved is determined by the VL register.

Instructions 174ij1 and 174ij2 execute in the Reciprocal Approximation functional unit.

Example:

Code generated	Location	Result	Operand	Comment
	1	10	20	35
174311		V3	PV1	; Pop count of ; V1 to V3
174522		V5	QV2	; Pop count ; parity of V2 ; to V5

INSTRUCTION 175

Result	Operand	Description	Machine Instruction
VM	Vj,Z	Set VM bits for zero elements of Vj	1750j0
VM	Vj,N	Set VM bits for nonzero elements of Vj	1750j1
VM	Vj,P	Set VM bits for positive elements of Vj	1750j2
VM	Vj,M	Set VM bits for negative elements of Vj	1750j3
Vi,VM†	Vj,Z	Set VM bits and register Vi to Vj, for zero elements of Vj	175ij4
Vi,VM†	Vj,N	Set VM bits and register Vi to Vj, for nonzero elements of Vj	175ij5
Vi,VM†	Vj,P	Set VM bits and register Vi to Vj, for positive elements of Vj	175ij6
Vi,VM†	Vj,M	Set VM bits and register Vi to Vj, for negative elements of Vj	175ij7

† CRAY X-MP Computer Systems only

Instructions 1750j0 through 1750j3 create a mask in the VM register. The 64 bits of the VM register correspond to the 64 elements of Vj. Elements of Vj are tested for the specified condition. If the condition is true for an element, the corresponding bit is set to 1 in the VM register. If the condition is not true, the bit is zeroed.

The number of elements tested is determined by the contents of the VL register; however, the entire VM register is zeroed before elements of Vj are tested. If the contents of an element is 0, it is considered positive. Element 0 corresponds to bit 0, element 1 to bit 1, and so on, from left-to-right in the register.

Instructions 175ij4 through 175ij7 create an identical vector mask as in the above instructions, and in addition create a compressed index list in register Vi based on the results of testing the contents of the elements of register Vj.

INSTRUCTION 175 (continued)

These instructions execute in the Vector Logical functional unit.

Example:

Code generated	Location	Result	Operand	Comment
	1	10	20	35
175050		VM	V5,Z	
175061		VM	V6,N	
175072		VM	V7,P	
175013		VM	V1,M	

INSTRUCTIONS 176 - 177

Result	Operand	Description	Machine Instruction
V_i	,A0,Ak	Read from memory starting at (A0) increased by (Ak) and load into V_i	176i0k
V_i^\dagger	,A0,1	Read from consecutive memory addresses starting with (A0) and load into V_i	176i00
$V_i^{\dagger\dagger}$,A0,Vk	Read from memory using memory address (A0) + (Vk) and load into V_i	176i1k
,A0,Ak	V_j	Store (V_j) to memory starting at (A0) increased by (Ak)	1770jk
,A0,1	V_j	Store (V_j) to memory in consecutive addresses starting with (A0)	1770j0
,A0,Vk ^{††}	V_j	Store (V_j) to memory using memory address (A0) + (Vk)	1771jk

† Special CAL syntax

†† CRAY X-MP Computer Systems only

Instruction 176i0k and 176i00 load words into elements of register V_i directly from memory. A0 contains the starting memory address. This address is increased by the contents of register Ak for each word transmitted. The contents of Ak can be positive or negative allowing both forward and backward streams of references. If the k designator is 0 or if 1 replaces Ak in the operand field of the instruction, the address is increased by 1.

The number of elements transferred is determined by the contents of the VL register.

For instruction 176i1k, register elements begin with 0 and are increased by 1 for each transfer. The low-order 24 bits of each element of Vk contain a signed 24-bit integer which is added to (A0) to obtain the current memory address.

INSTRUCTIONS 176 - 177 (continued)

The VL register determines the number of words transferred.

Instructions 1770jk and 1770j0 store words from elements of register Vj directly into memory. A0 contains the starting memory address. This address is increased by the contents of register Ak for each word transmitted. The contents of Ak can be positive or negative allowing both forward and backward streams of references. If the k designator is 0 or if 1 replaces Ak in the result field of the instruction, the address is increased by 1.

The VL register determines the number of elements transferred.

For instruction 1771jk, register elements begin with 0 and are increased by 1 for each transfer. The low-order 24 bits of each element of Vk contains a signed 24-bit integer which is added to (A0) to obtain the current memory address.

The VL register determines the number of elements transferred.

Example:

Code generated	Location	Result	Operand	Comment
	1	10	20	35
176201		V2	,A0,A1	
176500		V5	,A0,1	
177032		,A0,A2	V3	
177030		,A0,1	V3	

APPENDIX SECTION

SYMBOLIC INSTRUCTION SUMMARY

A

This appendix contains two (CRAY X-MP and CRAY-1) symbolic instructions summary charts. It also lists the functional units for both the CRAY X-MP and CRAY-1 Computer Systems.

A.1 FUNCTIONAL UNITS

Instructions other than simple transmits or control operations are performed by specialized hardware known as functional units. Each unit implements an algorithm or a portion of the instruction set. For more information on Functional Units, refer to the appropriate hardware reference manual.

<u>Functional Unit</u>	<u>Clock Periods</u>		<u>Instructions</u>
	<u>CRAY-1</u>	<u>CRAY X-MP</u>	
Address Integer Add	2	2	030, 031
Address Integer Multiply	6	4	032
Scalar Integer Add	3	3	060, 061
Scalar Logical	1	1	042-051
Scalar Shift	2	2	052-055
	3	3	056, 057
Scalar Pop/Parity/ Leading Zero	4 [†]	4	026
	3	3	027
Vector Integer Add	3	3	154-157
Vector Logical	2	2	140-147, 175
Second Vector Logical	-	4	140-145
Vector Shift	4	3	150, 151, 153
	-	4	152
Vector Pop/Parity	6 [†]	5	174ij1, 174ij2
Floating-point Add	6	6	062, 063, 170-173
Floating-point Multiply	7	7	064-067, 160-167
Floating-point Reciprocal	14	14	070, 174ij0
Memory (Scalar)	11 ^{††}	14 ^{†††}	100-130
	-	17 [¶]	100-130
Memory (Vector)	7 ^{¶¶}	-	176, 177

- † Only with vector population
- †† For Serial 1: scalar 10, vector 6
- ††† 2-and 4-processor X-MP
- ¶ Single-processor X-MP
- ¶¶ For CRAY-1 M Series: 8, 9, or 10

A.2 CRAY-1 SYMBOLIC MACHINE INSTRUCTIONS

LOGICAL OPERATIONS					
<i>Si</i>	<i>Sj</i> & <i>Sk</i>	<i>vi</i>	<i>Sj</i> & <i>vk</i>	<i>vi</i>	<i>vj</i> & <i>vk</i>
<i>Si</i>	<i>Sj</i> &SB				
<i>Si</i>	SB& <i>Sj</i>				
<i>Si</i>	# <i>Sk</i> & <i>Sj</i>				
<i>Si</i>	#SB& <i>Sj</i>				
<i>Si</i>	<i>Sj</i> ! <i>Sk</i>	<i>vi</i>	<i>Sj</i> ! <i>vk</i>	<i>vi</i>	<i>vj</i> ! <i>vk</i>
<i>Si</i>	<i>Sj</i> !SB				
<i>Si</i>	SB! <i>Sj</i>				
<i>Si</i>	<i>Sj</i> \ <i>Sk</i>	<i>vi</i>	<i>Sj</i> \ <i>vk</i>	<i>vi</i>	<i>vj</i> \ <i>vk</i>
<i>Si</i>	<i>Sj</i> \SB				
<i>Si</i>	SB\ <i>Sj</i>				
<i>Si</i>	# <i>Sj</i> \ <i>Sk</i>				
<i>Si</i>	# <i>Sj</i> \SB				
<i>Si</i>	#SB\ <i>Sj</i>				
		VM	<i>Vj</i> ,Z		
		VM	<i>Vj</i> ,N		
		VM	<i>Vj</i> ,P		
		VM	<i>Vj</i> ,M		
<i>Si</i>	<i>Sj</i> ! <i>Si</i> & <i>Sk</i>				
<i>Si</i>	<i>Sj</i> ! <i>Si</i> &SB	<i>vi</i>	<i>Sj</i> ! <i>vk</i> &VM	<i>vi</i>	<i>vj</i> ! <i>vk</i> &VM
		<i>vi</i>	#VM& <i>vk</i>		
FLOATING-POINT OPERATIONS					
EFI					
DFI					
<i>Si</i>	<i>Sj</i> + <i>FSk</i>	<i>vi</i>	<i>Sj</i> + <i>FVk</i>	<i>vi</i>	<i>vj</i> + <i>FVk</i>
<i>Si</i>	+ <i>FSk</i>	<i>vi</i>	+ <i>FVk</i>		
<i>Si</i>	<i>Sj</i> - <i>FSk</i>	<i>vi</i>	<i>Sj</i> - <i>FVk</i>	<i>vi</i>	<i>vj</i> - <i>FVk</i>
<i>Si</i>	- <i>FSk</i>	<i>vi</i>	- <i>FVk</i>		
<i>Si</i>	<i>Sj</i> * <i>FSk</i>	<i>vi</i>	<i>Sj</i> * <i>FVk</i>	<i>vi</i>	<i>vj</i> * <i>FVk</i>
<i>Si</i>	<i>Sj</i> * <i>HSk</i>	<i>vi</i>	<i>Sj</i> * <i>HVk</i>	<i>vi</i>	<i>vj</i> * <i>HVk</i>
<i>Si</i>	<i>Sj</i> * <i>RSk</i>	<i>vi</i>	<i>Sj</i> * <i>RVk</i>	<i>vi</i>	<i>vj</i> * <i>RVk</i>
<i>Si</i>	<i>Sj</i> * <i>ISk</i>	<i>vi</i>	<i>Sj</i> * <i>IVk</i>	<i>vi</i>	<i>vj</i> * <i>IVk</i>
<i>Si</i>	/HS <i>j</i>			<i>vi</i>	/HV <i>j</i>

SHIFT INSTRUCTIONS				REGISTER ENTRY INSTRUCTIONS			
S0	Si<exp	S0	Si>exp	Ai	exp	Si	<exp
Si	Si<exp	Si	Si>exp	Ai	-1	Si	#>exp
Si	Si,Sj<Ak	Si	Sj,Si>Ak			Si	>exp
Si	Si,Sj<1	Si	Sj,Si>1	Si	exp	Si	#<exp
Si	Si<Ak	Si	Si>Ak	Si	0	Si	SB
Vi	Vj<Ak	Vi	Vj>Ak	Si	1	Si	#SB
Vi	Vj<1	Vi	Vj>1	Si	-1		
Vi	Vj,Vj<Ak	Vi	Vj,Vj>Ak	Si	1	Vi,Ak	0
Vi	Vj,Vj<1	Vi	Vj,Vj>1	Si	2	Vi	0
				Si	4	Si	0.4
				Si	0.6		
PROGRAM BRANCHES AND EXITS				BIT COUNT INSTRUCTIONS			
J	exp			Ai	PSj	Vi	PVj
J	Bjk			Ai	QSj	Vi	QVj
JAZ	exp	JSZ	exp	Ai	ZSj		
JAN	exp	JSN	exp				
JAP	exp	JSP	exp				
JAM	exp	JSM	exp				
R	exp						
EX		ERR					
EX	exp	ERR	exp				
PASS							
MONITOR OPERATIONS							
	CA,Aj	Ak				CCI	
	CL,Aj	Ak				ECI	
	CI,Aj					DCI	
	XA	Aj					
	RT	Sj					
	PCI	Sj					
INTEGER ARITHMETIC OPERATIONS							
	Ai	Aj+Ak					
	Ai	Aj+1					
	Ai	Aj-Ak					
	Ai	Aj-1					
	Ai	Aj*Ak					
	Si	Sj+Sk	Vi	Sj+Vk	Vi	Vj+Vk	
	Si	Sj-Sk	Vi	Sj-Vk	Vi	Vj-Vk	

INTER-REGISTER TRANSFERS

A_i	A_k	S_i	S_k
A_i	$-A_k$	S_i	$-S_k$
		S_i	$\#S_k$
A_i	S_j	S_i	A_k
		S_i	$+A_k$
		S_i	$+FA_k$
A_i	B_{jk}	S_i	T_{jk}
A_i	CI	S_i	$V_{j,Ak}$
A_i	CA, A_j	S_i	VM
A_i	CE, A_j	S_i	RT
B_{jk}	A_i	T_{jk}	S_i
		V_i	V_k
		V_i	$-V_k$
		V_i,A_k	S_j
VL	A_k	VM	S_j
VL	1	VM	0

MEMORY TRANSFERS

	(store)		(load)
$,A_0$	B_{jk,A_i}	B_{jk,A_i}	$,A_0$
0, A_0	B_{jk,A_i}	B_{jk,A_i}	0, A_0
$,A_0$	T_{jk,A_i}	T_{jk,A_i}	$,A_0$
$,A_0$	T_{jk,A_i}	T_{jk,A_i}	0, A_0
exp,A_h	A_i	A_i	exp,A_h
$exp,0$	A_i	A_i	$exp,0$
$exp,$	A_i	A_i	$exp,$
$,A_h$	A_i	A_i	$,A_h$
exp,A_h	S_i	S_i	exp,A_h
$exp,0$	S_i	S_i	$exp,0$
$exp,$	S_i	S_i	$exp,$
$,A_h$	S_i	S_i	$,A_h$
$,A_0,A_k$	V_j	V_i	$,A_0,A_k$
$,A_0,1$	V_j	V_i	$,A_0,1$

REGISTER	VALUE
$A_h, h=0$	0
$A_i, i=0$	(A0)
$A_j, j=0$	0
$A_k, k=0$	1
$S_i, i=0$	(S0)
$S_j, j=0$	0
$S_k, k=0$	2^{63}

LOGICAL OPERATORS	
&	0101
AND	<u>1100</u>
	0100
!	0101
OR	<u>1100</u>
	1101
\	0101
XOR	<u>1100</u>
	1001

A.3 CRAY X-MP SYMBOLIC MACHINE INSTRUCTIONS

LOGICAL OPERATIONS				
<i>Si</i>	<i>Sj&Sk</i>	<i>vi</i>	<i>Sj&vk</i>	<i>vi</i> <i>vj&vk</i>
<i>Si</i>	<i>Sj&SB</i>			
<i>Si</i>	<i>SB&Sj</i>			
<i>Si</i>	<i>#Sk&Sj</i>			
<i>Si</i>	<i>#SB&Sj</i>			
<i>Si</i>	<i>Sj!Sk</i>	<i>vi</i>	<i>Sj!vk</i>	<i>vi</i> <i>vj!vk</i>
<i>Si</i>	<i>Sj!SB</i>			
<i>Si</i>	<i>SB!Sj</i>			
<i>Si</i>	<i>Sj\Sj</i>	<i>vi</i>	<i>Sj\vk</i>	<i>vi</i> <i>vj\vk</i>
<i>Si</i>	<i>Sj\SB</i>			
<i>Si</i>	<i>SB\Sj</i>			
<i>Si</i>	<i>#Sj\Sj</i>			
<i>Si</i>	<i>#Sj\SB</i>			
<i>Si</i>	<i>#SB\Sj</i>			
		<i>VM</i>	<i>vj,Z</i>	<i>vi,VM</i> <i>vj,Z</i>
		<i>VM</i>	<i>vj,N</i>	<i>vi,VM</i> <i>vj,N</i>
		<i>VM</i>	<i>vj,P</i>	<i>vi,VM</i> <i>vj,P</i>
		<i>VM</i>	<i>vj,M</i>	<i>vi,VM</i> <i>vj,M</i>
<i>Si</i>	<i>Sj!Si&Sk</i>			
<i>Si</i>	<i>Sj!Si&SB</i>	<i>vi</i>	<i>Sj!vk&VM</i>	<i>vi</i> <i>vj!vk&VM</i>
		<i>vi</i>	<i>#VM&vk</i>	
FLOATING-POINT OPERATIONS				
<i>EFI</i>				
<i>DFI</i>				
<i>Si</i>	<i>Sj+FSk</i>	<i>vi</i>	<i>Sj+FVk</i>	<i>vi</i> <i>vj+FVk</i>
<i>Si</i>	<i>+FSk</i>	<i>vi</i>	<i>+FVk</i>	
<i>Si</i>	<i>Sj-FSk</i>	<i>vi</i>	<i>Sj-FVk</i>	<i>vi</i> <i>vj-FVk</i>
<i>Si</i>	<i>-FSk</i>	<i>vi</i>	<i>-FVk</i>	
<i>Si</i>	<i>Sj*FSk</i>	<i>vi</i>	<i>Sj*FVk</i>	<i>vi</i> <i>vj*FVk</i>
<i>Si</i>	<i>Sj*HSk</i>	<i>vi</i>	<i>Sj*Hvk</i>	<i>vi</i> <i>vj*Hvk</i>
<i>Si</i>	<i>Sj*RSk</i>	<i>vi</i>	<i>Sj*RVk</i>	<i>vi</i> <i>vj*RVk</i>
<i>Si</i>	<i>Sj*ISk</i>	<i>vi</i>	<i>Sj*IVk</i>	<i>vi</i> <i>vj*IVk</i>
<i>Si</i>	<i>/HSj</i>			<i>vi</i> <i>/HVj</i>

SHIFT INSTRUCTIONS		REGISTER ENTRY INSTRUCTIONS	
S0 Si<exp	S0 Si>exp	Ah exp	Si <exp
Si Si<exp	Si Si>exp	Ai -1	Si #>exp
			Si >exp
Si Si,Sj<Ak	Si Sj,Si>Ak	Si exp	Si #<exp
Si Si,Sj<1	Si Sj,Si>1		
Si Si<Ak	Si Si>Ak	Si 0	Si SB
		Si 1	Si #SB
Vi Vj<Ak	Vi Vj>Ak	Si -1	
Vi Vj<1	Vi Vj>1	Si 1	Vi,Ak 0
		Si 2	Vi 0
Vi Vj,Vj<Ak	Vi Vj,Vj>Ak	Si 4	
Vi Vj,Vj<1	Vi Vj,Vj>1	Si 0.4	SMjk 1,TS
		Si 0.6	SMjk 0
			SMjk 1
PROGRAM BRANCHES AND EXITS		BIT COUNT INSTRUCTIONS	
J exp		Ai PSj	Vi PVj
J Bjk		Ai QSj	Vi QVj
		Ai ZSj	
JAZ exp	JSZ exp	MONITOR OPERATIONS	
JAN exp	JSN exp	CA,Aj Ak	CCI
JAP exp	JSP exp	CL,Aj Ak	ECI
JAM exp	JSM exp	CI,Aj	DCI
		MC,Aj	ERI
R exp		XA Aj	DRI
		RT Sj	CLN exp
EX	ERR	PCI Sj	
PASS		SIPI exp	
		SIPI	
		CIPI	
INTEGER ARITHMETIC OPERATIONS			
	Ai Aj+Ak		
	Ai Aj+1		
	Ai Aj-Ak		
	Ai Aj-1		
	Ai Aj*Ak		
	Si Sj+Sj	Vi Sj+Vj	Vi Vj+Vj
	Si Sj-Sj	Vi Sj-Vj	Vi Vj-Vj

INTER-REGISTER TRANSFERS				MEMORY TRANSFERS			
<i>Ai</i>	<i>Ak</i>	<i>Si</i>	<i>Sk</i>	DBM			
<i>Ai</i>	$-Ak$	<i>Si</i>	$-Sk$	EBM			
		<i>Si</i>	$\#Sk$	CMR			
<i>Ai</i>	<i>Sj</i>	<i>Si</i>	<i>Ak</i>				
		<i>Si</i>	$+Ak$	(store)		(load)	
<i>Ai</i>	VL	<i>Si</i>	$+FAk$,A0	<i>Bjk,Ai</i>	<i>Bjk,Ai</i>	,A0
				0,A0	<i>Bjk,Ai</i>	<i>Bjk,Ai</i>	0,A0
<i>Ai</i>	<i>Bjk</i>	<i>Si</i>	<i>Tjk</i>	,A0	<i>Tjk,Ai</i>	<i>Tjk,Ai</i>	,A0
<i>Ai</i>	SB <i>j</i>	<i>Si</i>	ST <i>j</i>	0,A0	<i>Tjk,Ai</i>	<i>Tjk,Ai</i>	0,A0
<i>Ai</i>	CI	<i>Si</i>	<i>Vj,Ak</i>				
<i>Ai</i>	CA, <i>Aj</i>	<i>Si</i>	VM	<i>exp,Ah</i>	<i>Ai</i>	<i>Ai</i>	<i>exp,Ah</i>
<i>Ai</i>	CE, <i>Aj</i>	<i>Si</i>	RT	<i>exp,0</i>	<i>Ai</i>	<i>Ai</i>	<i>exp,0</i>
		<i>Si</i>	SM	<i>exp,</i>	<i>Ai</i>	<i>Ai</i>	<i>exp,</i>
		<i>Si</i>	SR <i>j</i>	, <i>Ah</i>	<i>Ai</i>	<i>Ai</i>	, <i>Ah</i>
<i>Bjk</i>	<i>Ai</i>	<i>Tjk</i>	<i>Si</i>	<i>exp,Ah</i>	<i>Si</i>	<i>Si</i>	<i>exp,Ah</i>
SB <i>j</i>	<i>Ai</i>	ST <i>j</i>	<i>Si</i>	<i>exp,0</i>	<i>Si</i>	<i>Si</i>	<i>exp,0</i>
				<i>exp,</i>	<i>Si</i>	<i>Si</i>	<i>exp,</i>
		<i>Vi</i>	<i>Vk</i>	, <i>Ah</i>	<i>Si</i>	<i>Si</i>	, <i>Ah</i>
		<i>Vi</i>	$-Vk$				
		<i>Vi,Ak</i>	<i>Sj</i>	,A0, <i>Ak</i>	<i>Vj</i>	<i>Vi</i>	,A0, <i>Ak</i>
VL	<i>Ak</i>	VM	<i>Sj</i>	,A0,1	<i>Vj</i>	<i>Vi</i>	,A0,1
VL	1	VM	0				
		SM	<i>Si</i>	,A0, <i>Vk</i>	<i>Vj</i>	<i>Vi</i>	,A0, <i>Vk</i>

REGISTER	VALUE
<i>Ah</i> , <i>h</i> =0	0
<i>Ai</i> , <i>i</i> =0	(A0)
<i>Aj</i> , <i>j</i> =0	0
<i>Ak</i> , <i>k</i> =0	1
<i>Si</i> , <i>i</i> =0	(S0)
<i>Sj</i> , <i>j</i> =0	0
<i>Sk</i> , <i>k</i> =0	2 ⁶³

LOGICAL OPERATORS	
& AND	0101 <u>1100</u> 0100
! OR	0101 <u>1100</u> 1101
\ XOR	0101 <u>1100</u> 1001

FUNCTIONAL INSTRUCTION SUMMARY

B

This appendix contains an instruction summary, listed by function, for CRAY X-MP and CRAY-1 Computer Systems. A detailed description may be found on the referenced pages.

B.1 REGISTER ENTRY INSTRUCTIONS

Instructions in this category provide for entering values such as constants, expression values, or masks directly into registers.

B.1.1 ENTRIES INTO A REGISTERS

<u>Machine Instruction</u>	<u>CAL</u>	<u>Description</u>	<u>Page</u>
01hijkm†	Ah exp	Transmit <i>ijkm</i> to Ah, where the high-order bit of <i>i</i> is 1	3-23
020ijkm or 021ijkm or 022ijk	Ai exp	Enter <i>exp</i> into Ai	3-24
031i00††	Ai -1	Enter -1 into Ai	3-30

B.1.2 ENTRIES INTO S REGISTERS

<u>Machine Instruction</u>	<u>CAL</u>	<u>Description</u>	<u>Page</u>
040ijkm or 041ijkm	Si exp	Enter <i>exp</i> into Si	3-37
042i00††	Si -1	Enter -1 into Si	3-38

† CRAY X-MP Computer Systems only

†† Special CAL syntax

<u>Machine Instruction</u>	<u>CAL</u>	<u>Description</u>	<u>Page</u>
042ijk	Si <exp	Form ones mask in Si from right	3-38
042ijk†	Si #>exp	Form zeros mask in Si from left	3-38
042i77†	Si 1	Enter 1 into Si	3-38
043i00†	Si 0	Clear Si	3-38
043ijk	Si >exp	Form ones mask in Si from left	3-38
043ijk†	Si #<exp	Form zeros mask in Si from right	3-38
047i00†	Si #SB	Enter ones complement of sign bit in Si	3-41
051i00†	Si SB	Enter sign bit into Si	3-41
071i30	Si 0.6	Enter 0.75*(2**48) into Si as normalized floating-point constant	3-57
071i40	Si 0.4	Enter 0.5 into Si as normalized floating-point constant	3-57
071i50	Si 1.	Enter 1 into Si as normalized floating-point constant	3-57
071i60	Si 2.	Enter 2 into Si as normalized floating-point constant	3-57
071i70	Si 4.	Enter 4 into Si as normalized floating-point constant	3-57

B.1.3 ENTRIES INTO V REGISTERS

<u>Machine Instruction</u>	<u>CAL</u>	<u>Description</u>	<u>Page</u>
077i0k†	Vi,Ak 0	Clear element (Ak) of register Vi	3-62
145iii†	Vi 0	Clear Vi	3-67

† Special CAL syntax

B.1.4 ENTRIES INTO SEMAPHORE REGISTER

<u>Machine Instruction</u>	<u>CAL</u>	<u>Description</u>	<u>Page</u>
0034jk†	SMjk 1,TS	Test and set semaphore <i>jk</i> , 0< <i>jk</i> <31 (decimal)	3-15
0036jk†	SMjk 0	Clear semaphore <i>jk</i> , 0< <i>jk</i> <31 (decimal)	3-15
0037jk†	SMjk 1	Set semaphore <i>jk</i> , 0< <i>jk</i> <31 (decimal)	3-15

B.2 INTER-REGISTER TRANSFER INSTRUCTIONS

Instructions in this group provide for transferring the contents of one register to another register. In some cases, the register contents can be complemented, converted to floating-point format, or sign extended as a function of the transfer.

B.2.1 TRANSFERS TO A REGISTERS

<u>Machine Instruction</u>	<u>CAL</u>	<u>Description</u>	<u>Page</u>
023ij0	Ai Sj	Transmit (Sj) to Ai	3-26
023i01†	Ai VL	Transmit (VL) to Ai	3-26
024ijk	Ai Bjk	Transmit (Bjk) to Ai	3-27
026ij7†	Ai SBj	Transfer (SBj) to Ai	3-28
030i0k††	Ai Ak	Transmit (Ak) to Ai	3-30
031i0k††	Ai -Ak	Transmit negative of (Ak) to Ai	3-30
033i00	Ai CI	Channel number to Ai	3-33
033ij0	Ai CA,Aj	Address of channel (Aj) to Ai	3-33
033ij1	Ai CE,Aj	Error flag of channel (Aj) to Ai	3-33

† CRAY X-MP Computer Systems only

†† Special CAL syntax

B.2.2 TRANSFERS TO S REGISTERS

<u>Machine Instruction</u>	<u>CAL</u>	<u>Description</u>	<u>Page</u>
025ijk	Bjk Ai	Transmit (Ai) to Bjk	3-27
027ij7†	SBj Ai	Transfer (Ai) to SBj	3-29
047i0k††	Si #Sk	Transmit ones complement of (Sk) to Si	3-41
051i0k††	Si Sk	Transmit (Sk) to Si	3-41
061i0k††	Si -Sk	Transmit negative of (Sk) to Si	3-50
071i0k	Si Ak	Transmit (Ak) to Si without sign extension	3-57
071i1k	Si +Ak	Transmit (Ak) to Si with sign extension	3-57
071i2k	Si +FAk	Transmit (Ak) to Si as an unnormalized floating-point value	3-57
072i00	Si RT	Transmit (RTC) to Si	3-59
072i02†	Si SM	Read semaphore to Si	3-59
072ij3†	Si STj	Read (STj) register to Si	3-59
073i00	Si VM	Transmit (VM) to Si	3-59
073ij1†	Si SRj	Transfer (SRj) to Sj; j=0	3-59
073ij3†	STj Si	Transmit (Si) to STj	3-59
074ijk	Si Tjk	Transmit (Tjk) to Si	3-59
075ijk	Tjk Si	Transmit (Si) to Tjk	3-59
076ijk	Si Vj,Ak	Transmit (Vj, element (Ak)) to Si	3-62

† CRAY X-MP Computer Systems only

†† Special CAL syntax

B.2.3 TRANSFERS TO V REGISTERS

<u>Machine Instruction</u>	<u>CAL</u>	<u>Description</u>	<u>Page</u>
077ijk	Vi,Ak Sj	Transmit (Sj) to Vi element (Ak)	3-62
142i0k†	Vi Vk	Transmit (Vk) to Vi	3-67
156i0k†	Vi -Vk	Transmit twos complement of (Vk) to Vi	3-77

B.2.4 TRANSFER TO VECTOR MASK REGISTER

<u>Machine Instruction</u>	<u>CAL</u>	<u>Description</u>	<u>Page</u>
0030j0	VM Sj	Transmit (Sj) to VM	3-15
003000†	VM 0	Clear VM	3-15

B.2.5 TRANSFER TO VECTOR LENGTH REGISTER

<u>Machine Instruction</u>	<u>CAL</u>	<u>Description</u>	<u>Page</u>
00200k	VL Ak	Transmit (Ak) to VL	3-11
002000†	VL 1	Enter 1 into VL	3-11

B.2.6 TRANSFER TO SEMAPHORE REGISTER

<u>Machine Instruction</u>	<u>CAL</u>	<u>Description</u>	<u>Page</u>
073i02††	SM Si	Load semaphores from Si	3-59

† Special CAL syntax

†† CRAY X-MP Computer Systems only

B.3 MEMORY TRANSFERS

This category contains instructions that transfer data between registers and memory, enable and disable concurrent block memory transfers, and assure completion of memory references.

B.3.1 BIDIRECTIONAL MEMORY TRANSFERS

<u>Machine Instruction</u>	<u>CAL</u>	<u>Description</u>	<u>Page</u>
002500†	DBM	Disable bidirectional memory transfers	3-13
002600†	EBM	Enable bidirectional memory transfers	3-13

B.3.2 MEMORY REFERENCES

<u>Machine Instruction</u>	<u>CAL</u>	<u>Description</u>	<u>Page</u>
002700†	CMR	Complete memory references	3-13

B.3.3 STORES

<u>Machine Instruction</u>	<u>CAL</u>	<u>Description</u>	<u>Page</u>
035ijk	,A0 Bjk,Ai	Store (Ai) words starting at Bjk to memory starting at (A0)	3-34
035ijk††	0,A0 Bjk,Ai	Store (Ai) words starting at Bjk to memory starting at (A0)	3-34
037ijk	,A0 Tjk,Ai	Store (Ai) words starting at Tjk to memory starting at (A0)	3-34
037ijk††	0,A0 Tjk,Ai	Store (Ai) words starting at Tjk to memory starting at (A0)	3-34

† CRAY X-MP Computer Systems only

†† Special CAL syntax

<u>Machine Instruction</u>	<u>CAL</u>	<u>Description</u>	<u>Page</u>
11hijkm	exp,Ah Ai	Store (Ai) to (Ah) + exp	3-63
11hi000†	,Ah Ai	Store (Ai) to (Ah)	3-63
110ijkm†	exp,0 Ai	Store (Ai) to exp	3-63
110ijkm†	exp, Ai	Store (Ai) to exp	3-63
13hijkm	exp,Ah Si	Store (Si) to (Ah) + exp	3-63
130ijkm†	exp,0 Si	Store (Si) to exp	3-63
130ijkm†	exp, Si	Store (Si) to exp	3-63
13hi000†	,Ah Si	Store (Si) to (Ah)	3-63
1770jk	,A0,Ak Vj	Store (Vj) to memory starting at (A0) incremented by (Ak)	3-89
1770j0†	,A0,1 Vj	Store (Vj) to a memory in consecutive addresses starting with (A0)	3-89
1771jk††	,A0,Vk Vj	Store (Vj) to a memory using memory address (A0)+(Vk)	3-89

B.3.4 LOADS

<u>Machine Instruction</u>	<u>CAL</u>	<u>Description</u>	<u>Page</u>
034ijk	Bjk,Ai ,A0	Read (Ai) words starting at Bjk from memory starting at (A0)	3-34
034ijk†	Bjk,Ai 0,A0	Read (Ai) words starting at Bjk from memory starting at (A0)	3-34
036ijk	Tjk,Ai ,A0	Read (Ai) words starting at Tjk from memory starting at (A0)	3-34
036ijk†	Tjk,Ai 0,A0	Read (Ai) words starting at Tjk from memory starting at (A0)	3-34

† Special CAL syntax

†† CRAY X-MP Computer Systems only

<u>Machine Instruction</u>	<u>CAL</u>	<u>Description</u>	<u>Page</u>
10hijkm	Ai exp,Ah	Read from ((Ah) + exp) to Ai	3-63
10hi000†	Ai ,Ah	Read from (Ah) to Ai	3-63
100ijkm†	Ai exp,0	Read from (exp) to Ai	3-63
100ijkm†	Ai exp,	Read from (exp) to Ai	3-63
12hijkm	Si exp,Ah	Read from ((Ai) + exp) to Si	3-63
120ijkm†	Si exp,0	Read from (exp) to Si	3-63
120ijkm†	Si exp	Read from (exp) to Si	3-63
12hi000†	Si ,Ah	Read from (Ah) to Si	3-63
176i0k	Vi ,A0,Ak	Read from memory starting at (A0) incremented by (Ak) and load into Vi	3-89
176i00†	Vi ,A0,1	Read from consecutive memory addresses starting with (A0) and load into Vi	3-89
176i1k††	Vi ,A0,Vk	Read from memory using memory address (A0) + (Vk) and load into Vi	3-89

B.4 INTEGER ARITHMETIC OPERATIONS

Integer arithmetic operations obtain operands from registers and return results to registers. No direct memory references are allowed.

The assembler recognizes several special syntax forms for increasing or decreasing register contents, such as the operands A_{i+1} and A_{i-1} ; however, these references actually result in register references such that the 1 becomes a reference to A_k with $k=0$.

All integer arithmetic, whether 24-bit or 64-bit, is twos complement and is so represented in the registers. The Address Add functional unit and

† Special CAL syntax

†† CRAY X-MP Computer Systems only

Address Multiply functional unit perform 24-bit arithmetic. The Scalar Add functional unit and the Vector Add functional unit perform 64-bit arithmetic.

No overflow is detected by Integer functional units.

Multiplication of two fractional operands can be accomplished using the floating-point multiply instruction. The Floating-point Multiply functional unit recognizes the conditions where both operands have zero exponents as a special case and returns the high-order 48 bits of the result as an unnormalized fraction. Division of integers would require that they first be converted to floating-point format and then divided using the floating-point units.

B.4.1 24-BIT INTEGER ARITHMETIC

<u>Machine Instruction</u>	<u>CAL</u>	<u>Description</u>	<u>Page</u>
030ijk	$A_i A_{j+A_k}$	Integer sum of (Aj) and (Ak) to Ai	3-30
030ij0†	$A_i A_{j+1}$	Integer sum of (Aj) and 1 to Ai	3-30
031ijk	$A_i A_{j-A_k}$	Integer difference of (Aj) less (Ak) to Ai	3-30
031ij0†	$A_i A_{j-1}$	Integer difference of (Aj) less 1 to Ai	3-30
032ijk	$A_i A_j * A_k$	Integer product of (Aj) and (Ak) to Ai	3-32

B.4.2 64-BIT INTEGER ARITHMETIC

<u>Machine Instruction</u>	<u>CAL</u>	<u>Description</u>	<u>Page</u>
060ijk	$S_i S_{j+S_k}$	Integer sum of (Sj) and (Sk) to Si	3-50
061ijk	$S_i S_{j-S_k}$	Integer difference of (Sj) less (Sk) to Si	3-50

† Special CAL syntax

<u>Machine Instruction</u>	<u>CAL</u>	<u>Description</u>	<u>Page</u>
154ijk	$V_i S_j + V_k$	Integer sums of (Sj) and (Vk) to Vi	3-77
155ijk	$V_i V_j + V_k$	Integer sums of (Vj) and (Vk) to Vi	3-77
156ijk	$V_i S_j - V_k$	Integer differences of (Sj) and (Vk) to Vi	3-77
157ijk	$V_i V_j - V_k$	Integer differences of (Vj) less (Vk) to Vi	3-77

B.5 FLOATING-POINT ARITHMETIC

All floating-point arithmetic operations use registers as the source of operands and return results to registers.

Floating-point numbers are represented in a standard format throughout the CPU. This format is a packed representation of a binary coefficient and an exponent or power of 2. The coefficient is a 48-bit signed fraction. The sign of the coefficient is separated from the rest of the coefficient. Since the coefficient is signed magnitude, it is not complemented for negative values.

B.5.1 FLOATING-POINT RANGE ERRORS

<u>Machine Instruction</u>	<u>CAL</u>	<u>Description</u>	<u>Page</u>
002100	EFI	Enable floating-point interrupt	3-13
002200	DFI	Disable floating-point interrupt	3-13

B.5.2 FLOATING-POINT ADDITION AND SUBTRACTION

<u>Machine Instruction</u>	<u>CAL</u>	<u>Description</u>	<u>Page</u>
062ijk	$S_i S_j + F S_k$	Floating-point sum of (Sj) and (Sk) to Si	3-51

<u>Machine Instruction</u>	<u>CAL</u>	<u>Description</u>	<u>Page</u>
062i0k†	Si +FSk	Normalize (Sk) to Si	3-51
063ijk	Si Sj-FSk	Floating-point difference of (Sj) less (Sk) to Si	3-51
063i0k†	Si -FSk	Transmit the negative of (Sk) as a normalized floating-point value	3-51
170ijk	Vi Sj+FVk	Floating-point sums of (Sj) and (Vk) to Vi	3-81
170i0k†	Vi +FVk	Normalize (Vk) to Vi	3-81
171ijk	Vi Vj+FVk	Floating-point sums of (Vj) (Vk) to Vi	3-81
172ijk	Vi Sj-FVk	Floating-point differences of (Sj) less (Vk) to Vi	3-81
172i0k†	Vi -FVk	Transmit normalized negative of (Vk) to Vi	3-81
173ijk	Vi Vj-FVk	Floating-point differences of (Vj) less (Vk) to Vi	3-81

B.5.3 FLOATING-POINT MULTIPLICATION

<u>Machine Instruction</u>	<u>CAL</u>	<u>Description</u>	<u>Page</u>
064ijk	Si Sj*FSk	Floating-point product of (Sj) and (Sk) to Si	3-53
065ijk	Si Sj*HSk	Half-precision rounded floating-point product of (Sj) and (Sk) to Si	3-53
066ijk	Si Sj*RSk	Rounded floating-point product of (Sj) and (Sk) to Si	3-53

† Special CAL syntax

<u>Machine Instruction</u>	<u>CAL</u>	<u>Description</u>	<u>Page</u>
160ijk	Vi Sj*FVk	Floating-point products of (Sj) and (Vk) to Vi	3-79
161ijk	Vi Vj*FVk	Floating-point products of (Vj) and (Vk) to Vi	3-79
162ijk	Vi Sj*HVk	Half-precision rounded floating-point products of (Sj) and (Vk) to Vi	3-79
163ijk	Vi Vj*HVk	Half-precision rounded floating-point products of (Vj) and (Vk) to Vi	3-79
164ijk	Vi Sj*RVk	Rounded floating-point products of (Sj) and (Vk) to Vi	3-79
165ijk	Vi Vj*RVk	Rounded floating-point products of (Vj) and (Vk) to Vi	3-79

B.5.4 RECIPROCAL ITERATION

<u>Machine Instruction</u>	<u>CAL</u>	<u>Description</u>	<u>Page</u>
067ijk	Si Sj*ISK	2-floating-point product of (Sj) and (Sk) to Si	3-53
166ijk	Vi Sj*IVk	2-floating-point products of (Sj) and (Vk) to Vi	3-79
167ijk	Vi Vj*IVk	2-floating-point products of (Vj) and (Vk) to Vi	3-79

B.5.5 RECIPROCAL APPROXIMATION

<u>Machine Instruction</u>	<u>CAL</u>	<u>Description</u>	<u>Page</u>
070ij0	Si /HSj	Floating-point reciprocal approximation of (Sj) to Si	3-55
174ij0	Vi /HVj	Floating-point reciprocal approximation of (Vj) to Vi	3-84

B.6 LOGICAL OPERATIONS

The Scalar and Vector Logical functional units perform bit-by-bit manipulation of 64-bit quantities. Operations provide for logical products, logical differences, logical sums, logical equivalence, and merges.

A logical product (& operator) is the AND function.

A logical difference (\ operator) is the EXCLUSIVE OR function.

A logical sum (! operator) is the INCLUSIVE OR function.

A logical merge combines two operands depending on a ones mask in a third operand. The result is defined by (operand 2 & mask)!(operand 1 & #mask).

B.6.1 LOGICAL PRODUCTS

<u>Machine Instruction</u>	<u>CAL</u>	<u>Description</u>	<u>Page</u>
044ijk	Si Sj&Sk	Logical products of (Sj) and (Sk) to Si	3-40
044ij0†	Si Sj&SB	Sign bit of (Sj) to Si	3-40
044ij0†	Si SB&Sj	Sign bit of (Sj) to Si; j≠0	3-40
045ijk	Si #Sk&Sj	Logical product of (Sj) and #(Sk) to Si	3-40
045ij0†	Si #SB&Sj	(Sj) with sign bit cleared to Si	3-40
140ijk	Vi Sj&Vk	Logical products of (Sj) and (Vk) to Vi	3-67
141ijk	Vi Vj&Vk	Logical products of (Vj) and (Vk) to Vi	3-67

† Special CAL syntax

B.6.2 LOGICAL SUMS

<u>Machine Instruction</u>	<u>CAL</u>	<u>Description</u>	<u>Page</u>
051ijk	$S_i S_j ! S_k$	Logical sum of (Sj) and (Sk) to Si	3-41
051ij0†	$S_i S_j ! SB$	Logical sum of (Sj) and sign bit to Si	3-41
051ij0†	$S_i SB ! S_j$	Logical sum of sign bit and (Sj) to Si; j≠0	3-41
142ijk	$V_i S_j ! V_k$	Logical sums of (Sj) and (Vk) to Vi	3-67
143ijk	$V_i V_j ! V_k$	Logical sums of (Vj) and (Vk) to Vi	3-67

B.6.3 LOGICAL DIFFERENCES

<u>Machine Instruction</u>	<u>CAL</u>	<u>Description</u>	<u>Page</u>
046ijk	$S_i S_j \backslash S_k$	Logical differences of (Sj) and (Sk) to Si	3-40
046ij0†	$S_i S_j \backslash SB$	Enter (Sj) into Si with sign bit toggled	3-40
046ij0†	$S_i SB \backslash S_j$	Enter (Sj) into Si with sign bit toggled; j≠0	3-40
144ijk	$V_i S_j \backslash V_k$	Logical differences of (Sj) and (Vk) to Vi	3-67
145ijk	$V_i V_j \backslash V_k$	Logical differences of (Vj) and (Vk) to Vi	3-67

† Special CAL syntax

B.6.4 LOGICAL EQUIVALENCE

<u>Machine Instruction</u>	<u>CAL</u>	<u>Description</u>	<u>Page</u>
047ijk	$Si \#Sj \backslash Sk$	Logical equivalence of (Sj) and (Sk) to Si	3-40
047ij0†	$Si \#Sj \backslash SB$	Logical equivalence of (Sj) and sign bit to Si	3-40
047ij0†	$Si \#SB \backslash Sj$	Logical equivalence of sign bit and (Sj) to Si; j≠0	3-40

B.6.5 VECTOR MASK

<u>Machine Instruction</u>	<u>CAL</u>	<u>Description</u>	<u>Page</u>
1750j0	$VM \ Vj, Z$	Set VM bits for zero elements of Vj	3-87
1750j1	$VM \ Vj, N$	Set VM bits for nonzero elements of Vj	3-87
1750j2	$VM \ Vj, P$	Set VM bits for positive elements of Vj	3-87
1750j3	$VM \ Vj, M$	Set VM bits for negative elements of Vj	3-87
175ij4††	$Vi, VM \ Vj, Z$	Set VM bits and register Vi to Vj, for zero elements of Vj	3-87
175ij5††	$Vi, VM \ Vj, N$	Set VM bits and register Vi to Vj, for nonzero elements of Vj	3-87
175ij6††	$Vi, VM \ Vj, P$	Set VM bits and register Vi to Vj, for positive elements of Vj	3-87
175ij7††	$Vi, VM \ Vj, M$	Set VM bits and register Vi to Vj, for negative elements of Vj	3-87

† Special CAL syntax

†† CRAY X-MP Computer Systems only

B.6.6 MERGE

<u>Machine Instruction</u>	<u>CAL</u>	<u>Description</u>	<u>Page</u>
050ijk	$S_i S_j!S_i \& S_k$	Scalar merge of (S_i) and (S_j) to S_i	3-41
050ijo†	$S_j!S_i \& S_B$	Scalar merge of (S_i) and sign bit of (S_j) to S_i	3-41
146ijk	$V_i S_j!V_k \& V_M$	Vector merge of (S_j) and (V_k) to V_i	3-67
146iok†	$V_i \#V_M \& V_k$	Vector merge of (V_k) and zero to V_i	3-67
147ijk	$V_i V_j!V_k \& V_M$	Vector merge of (V_j) and (V_k) to V_i	3-67

B.7 SHIFT INSTRUCTIONS

The Scalar Shift functional unit and Vector Shift functional unit shift 64-bit quantities or 128-bit quantities. A 128-bit quantity is formed by concatenating two 64-bit quantities. The number of bits a value is shifted left or right is determined by the value of an expression for some instructions and by the contents of an A register for other instructions. If the count is specified by an expression, the value of the expression must not exceed 64.

<u>Machine Instruction</u>	<u>CAL</u>	<u>Description</u>	<u>Page</u>
052ijk	$S_0 S_i \langle exp$	Shift (S_i) left exp places to S_0	3-46
053ijk	$S_0 S_i \rangle exp$	Shift (S_i) right exp places to S_0	3-46
054ijk	$S_i S_i \langle exp$	Shift (S_i) left exp places to S_i	3-46
055ijk	$S_i S_i \rangle exp$	Shift (S_i) right exp places to S_i	3-46
056ijk	$S_i S_i, S_j \langle A_k$	Left shift by (A_k) of (S_i) and (S_j) to S_i	3-48

† Special CAL syntax

<u>Machine Instruction</u>	<u>CAL</u>	<u>Description</u>	<u>Page</u>
056ij0†	Si Si,Sj<1	Left shift by one of (Si) and (Sj) to Si	3-48
056i0k†	Si Si<Ak	Left shift by (Ak) of (Si) to Si	3-48
057ijk	Si Sj,Si>Ak	Right shift by (Ak) of (Sj) and (Si) to Si	3-48
057ij0†	Si Sj,Si>1	Right shift by one of (Sj) and (Si) to Si	3-48
057i0k†	Si Si>Ak	Right shift by (Ak) of (Si) to Si	3-48
150ijk	Vi Vj<Ak	Shift (Vj) left (Ak) places to Vi	3-72
150ij0†	Vi Vj<1	Shift (Vj) left one place to Vi	3-72
151ijk	Vi Vj>Ak	Shift (Vj) right (Ak) places to Vi	3-72
151ij0†	Vi Vj>1	Shift (Vj) right one place to Vi	3-72
152ijk	Vi Vj,Vj<Ak	Double shift (Vj) left (Ak) places to Vi	3-74
152ij0†	Vi Vj,Vj<1	Double shift (Vj) left one place to Vi	3-74
153ijk	Vi Vj,Vj>Ak	Double shift (Vj) right (Ak) places to Vi	3-74
153ij0†	Vi Vj,Vj>1	Double shift (Vj) right one place to Vi	3-74

B.8 BIT COUNT INSTRUCTIONS

The instructions described in this category provide for counting the number of bits in an S or V register or counting the number of leading 0 bits in an S or V register.

† Special CAL syntax

B.8.1 SCALAR POPULATION COUNT

<u>Machine Instruction</u>	<u>CAL</u>	<u>Description</u>	<u>Page</u>
026ij0	Ai PSj	Population count of (Sj) to Ai	3-28

B.8.2 VECTOR POPULATION COUNT

<u>Machine Instruction</u>	<u>CAL</u>	<u>Description</u>	<u>Page</u>
174ij1†	Vi PVj	Population count of (Vj) to (Vi)	3-86

B.8.3 SCALAR POPULATION COUNT PARITY

<u>Machine Instruction</u>	<u>CAL</u>	<u>Description</u>	<u>Page</u>
026ij1†	Ai QSj	Population count parity of (Sj) to Ai	3-28
174ij2†	Vi QVj	Population count parity of (Vj) to (Vi)	3-86

B.8.4 SCALAR LEADING ZERO COUNT

<u>Machine Instruction</u>	<u>CAL</u>	<u>Description</u>	<u>Page</u>
027ij0	Ai ZSj	Leading zero count of (Sj) to Ai	3-29

B.9 BRANCH INSTRUCTIONS

Instructions in this category include conditional and unconditional branch instructions. An expression or the contents of a B register specify the branch address. An address is always taken to be a parcel address when the instruction is executed. If an expression has a word-address attribute, the assembler issues an error message.

† Optional on CRAY-1 (Models A and B)

B.9.1 UNCONDITIONAL BRANCH INSTRUCTIONS

<u>Machine Instruction</u>	<u>CAL</u>	<u>Description</u>	<u>Page</u>
0050jk	J Bjk	Jump to (Bjk)	3-18
006ijkm	J exp	Jump to exp	3-19

B.9.2 CONDITIONAL BRANCH INSTRUCTIONS

<u>Machine Instruction</u>	<u>CAL</u>	<u>Description</u>	<u>Page</u>
010ijkm	JAZ exp	Branch to exp if (A0)=0	3-21
011ijkm	JAN exp	Branch to exp if (A0)≠0	3-21
012ijkm	JAP exp	Branch to exp if (A0) positive	3-21
013ijkm	JAM exp	Branch to exp if (A0) negative	3-21
014ijkm	JSZ exp	Branch to exp if (S0)=0	3-22
015ijkm	JSN exp	Branch to exp if (S0)≠0	3-22
016ijkm	JSP exp	Branch to exp if (S0) positive	3-22
017ijkm	JSM exp	Branch to exp if (S0) negative	3-22

B.9.3 RETURN JUMP

<u>Machine Instruction</u>	<u>CAL</u>	<u>Description</u>	<u>Page</u>
001000†	PASS	Pass	3-3
007ijkm	R exp	Return jump to exp; set B00 to (P)+2	3-20

† Special CAL syntax

B.9.4 NORMAL EXIT

<u>Machine Instruction</u>	<u>CAL</u>	<u>Description</u>	<u>Page</u>
004000	EX	Normal exit	3-17
004ijk†	EX exp	Normal exit	3-17

B.9.5 ERROR EXIT

<u>Machine Instruction</u>	<u>CAL</u>	<u>Description</u>	<u>Page</u>
000000	ERR	Error exit	3-2
000ijk†	ERR exp	Error exit	3-2

B.10 MONITOR INSTRUCTIONS

Instructions described in this category are executed only when the CPU is in monitor mode. An attempt to execute one of these instructions when not in monitor mode is treated as a no-op.

The instructions perform specialized functions useful to the operating system.

B.10.1 CHANNEL CONTROL

<u>Machine Instruction</u>	<u>CAL</u>	<u>Description</u>	<u>Page</u>
0010jk	CA,Aj Ak	Set the Current Address (CA) register, indicated by (Aj), to (Ak) and activate the channel	3-3
0011jk	CL,Aj Ak	Set the channel (Aj) limit address to (Ak)	3-4

† Special CAL syntax on CRAY-1 Computer Systems only

<u>Machine Instruction</u>	<u>CAL</u>	<u>Description</u>	<u>Page</u>
0012j0	CI,Aj	Clear Channel (Aj) Interrupt flag	3-5
0012j1†	MC,Aj	Clear Channel (Aj) Interrupt flag and Error flag; set device master-clear (output channel); clear device ready-held (input channel)	3-5
0013j0	XA Aj	Enter XA register with (Aj)	3-6

B.10.2 SET REAL-TIME CLOCK

<u>Machine Instruction</u>	<u>CAL</u>	<u>Description</u>	<u>Page</u>
0014j0	RT Sj	Enter RTC with (Sj)	3-7

B.10.3 PROGRAMMABLE CLOCK INTERRUPT INSTRUCTIONS††

<u>Machine Instruction</u>	<u>CAL</u>	<u>Description</u>	<u>Page</u>
0014j4	PCI Sj	Set program interrupt interval	3-7
001405	CCI	Clear clock interrupt	3-7
001406	ECI	Enable clock interrupts	3-7
001407	DCI	Disable clock interrupts	3-7

B.10.4 INTERPROCESSOR INTERRUPT INSTRUCTIONS†

<u>Machine Instruction</u>	<u>CAL</u>	<u>Description</u>	<u>Page</u>
0014j1	SIPI exp	Set interprocessor interrupt request of CPU exp; 0<exp<3	3-7

† CRAY X-MP Computer Systems only

†† Optional on CRAY-1 (Models A and B)

<u>Machine Instruction</u>	<u>CAL</u>	<u>Description</u>	<u>Page</u>
001401†	SIPI	Set interprocessor interrupt request	3-7
001402	CIPI	Clear interprocessor interrupt	3-7

B.10.5 CLUSTER NUMBER INSTRUCTIONS††

<u>Machine Instruction</u>	<u>CAL</u>	<u>Description</u>	<u>Page</u>
0014j3	CLN <i>exp</i>	Cluster number = <i>exp</i>	3-7

B.10.6 OPERAND RANGE ERROR INTERRUPT INSTRUCTIONS††

<u>Machine Instruction</u>	<u>CAL</u>	<u>Description</u>	<u>Page</u>
002300	ERI	Enable interrupt on (address) range error	3-13
002400	DRI	Disable interrupt on (address) range error	3-13

B.10.7 PERFORMANCE COUNTERS†† †††

<u>Machine Instruction</u>	<u>CAL</u>	<u>Description</u>	<u>Page</u>
0015j0		Select performance monitor	3-10
001501		Set maintenance read mode	3-10
001511		Load diagnostic checkbyte with S1	3-10
001521		Set maintenance write mode 1	3-10

† Special CAL syntax

†† CRAY X-MP Computer Systems only

††† Instructions not supported by CAL at this time

<u>Machine Instruction</u>	<u>CAL</u>	<u>Description</u>	<u>Page</u>
001531		Set maintenance write mode 2	3-10
073i11		Read performance counter into Si	3-59
073i21		Increment performance counter	3-59
073i31		Clear all maintenance modes	3-59

INDEX

INDEX

- 1-parcel instruction format with combined *j* and *k* fields, 2-3
- 1-parcel instruction format with discrete *j* and *k* fields, 2-2
- 16-bit instruction, 2-1
- 2-parcel branch instruction, 2-4
- 2-parcel instruction format for a 24-bit immediate constant with combined *i*, *j*, *k*, and *m* fields, 2-5
- 2-parcel instruction format with combined *i*, *j*, *k*, and *m* fields, 2-4
- 2-parcel instruction format with combined *j*, *k*, and *m* fields, 2-4
- 22-bit immediate constant, 2-3
- 24-bit integer arithmetic, B-9
- 32-bit instruction, 2-1
- 64-bit integer arithmetic, B-9

- A registers, B-1, B-3
- Address Integer Add functional unit, 3-30, 3-31
- Address Integer Multiply functional unit, 3-32
- Arithmetic instructions, 2-2

- B registers, 3-34, 3-35
- Bidirectional memory
 - mode, 3-14
 - transfers, B-6
- Binary machine code, 2-1
- Bit count instructions, B-17
 - CRAY-1, A-3
 - CRAY-XMP, A-6
 - scalar leading zero count, B-18
 - scalar population count, B-18
 - scalar population count parity, B-18
 - vector population count, B-18
- Branch instructions, 2-1, B-18
 - conditional, B-19
 - error exit, B-20
 - normal exit, B-20
 - return jump, B-19
 - unconditional, B-19

- Channel control, B-20
- Channel Limit (CL) register, 3-3, 3-4
- Channel number, 3-33
- Check bit memory storage, 3-10
- CIP register, 3-15
- Clear clock interrupt (CCI) instruction, 3-8

- Cluster number, 3-8
 - instructions, B-22
- CMR, 3-14
- Composite word, 3-43
- Compressed index, 3-88
- Conditional branch instructions, B-19
- CRAY-1 symbolic machine instructions, A-2
- CRAY X-MP symbolic machine instructions, A-5
- Current Address (CA) register, 3-3, 3-33

- DBM, 3-14
- DFI, 3-13
- Disable floating-point interrupt, 3-13
- DL flag, 3-15
- Double shift instructions, 2-2
- DRI, 3-13

- EBM, 3-14
- EFI, 3-13
- Enable floating-point interrupt, 3-13
- ERI, 3-13
- Error condition, 3-2
- Error detection and correction, 3-10
- Error Exit flag, 3-2
- Error exit, B-20
- Error flag, 3-5, 3-33
- Exchange Address (XA) register, 3-2, 3-17
- Exchange
 - package, 3-2, 3-15
 - sequence, 3-2, 3-17

- Flag (F) register, 3-2, 3-8, 3-17
- Floating-point
 - Add functional unit, 3-51, 3-83
 - addition and subtraction, B-10
 - arithmetic, B-10
 - addition and subtraction, B-10
 - multiplication, B-11
 - range errors, B-10
 - reciprocal approximation, B-12
 - reciprocal iteration, B-12
 - constant instructions, 2-2
 - difference, 3-51, 3-82
 - Interrupt flag, 3-13
 - multiplication, B-11
 - Multiply functional unit, 3-53, 3-80
 - operations
 - CRAY-1, A-2,
 - CRAY X-MP, A-5

Floating-point (continued)

- product half-precision rounded of, 3-53
- products half-precision rounded, 3-80
- products, 3-80
- quantity, 3-51
- range errors, B-10
- reciprocal approximation value, 3-55
- Reciprocal functional unit, 3-55, 3-84
- reciprocals, 3-84
- sum, 3-51, 3-82

Functions

- AND, B-13
- EXCLUSIVE OR, B-13
- INCLUSIVE OR, B-13

Functional instruction summary, B-1

Functional units, A-1

Gather, 3-87

General instruction form, 2-1

ICP flag, 3-8

Instruction buffers, 3-2, 3-17

Instruction format, 2-1

- 1-parcel instruction format with discrete *j* and *k* fields, 2-2
- 1-parcel instruction format with combined *j* and *k* fields, 2-2
- 2-parcel instruction format with combined *j*, *k*, and *m* fields, 2-3
- 2-parcel instruction format with combined *i*, *j*, *k*, and *m* fields, 2-4

Instruction

- 32-bit, 2-1
- arithmetic, 2-2
- bit count, B-17
 - CRAY-1, A-3
 - CRAY-XMP, A-6
 - scalar leading zero count, B-18
 - scalar population count, B-18
 - scalar population count parity, B-18
 - vector population count, B-18
- branch, 2-1, B-18
 - conditional, B-19
 - error exit, B-20
 - normal exit, B-20
 - return jump, B-19
 - unconditional, B-19
- buffers, 3-2, 3-17
- clear clock interrupt, 3-8
- cluster number, B-22
- conditional branch, B-19
- double shift, 2-2
- functional summary, B-1
- general form, 2-1
- JAM, 3-21
- JAP, 3-22
- JSM, 3-22
- JSP, 3-22

Instruction (continued)

- monitor, B-20
 - channel control, B-20
 - cluster number, B-22
 - interprocessor interrupt, B-21
 - operand range error interrupt, B-22
 - performance counters, B-22
 - programmable clock interrupt, B-21
 - set real-time clock, B-21
- shift, A-3, A-6, B-16
- summary, B-1
- syntax, 2-1
 - format, 2-1
 - monitor mode, 2-9
 - special register values, 2-5
 - symbolic notation, 2-5
- types, 2-2
- vector, 3-11
 - merge, 3-15

Integer arithmetic operations

- CRAY-1, A-3
- CRAY-XMP, A-6
- operations, B-8
 - 24-bit integer arithmetic, B-9
 - 64-bit integer arithmetic, B-9

Integer-register transfers, B-3

- A registers, B-3
- CRAY-1 A-4
- CRAY-XMP, A-7
- S registers, B-4
- semaphore register, B-5
- V registers, B-5
- vector length register, B-5
- vector mask register, B-5

Internal CPU interrupt request, 3-7, 3-8

Interprocessor interrupt

- instructions, B-21
- requests, 3-7

Interrupt Countdown counter (ICD), 3-8

Interrupt flag, 3-5

Interrupt Interval register (II), 3-8

Introduction, 1-1

JAM instructions, 3-21

JAP instruction, 3-21

JSM instructions, 3-22

JSP instruction, 3-22

Loads, B-7

Logical

- differences, 3-42, B-14
- equivalence, B-15
- instructions, 2-2
- operations, B-13
 - CRAY-1, A-2, A-4
 - CRAY-XMP, A-5, A-7
 - differences, B-14
 - equivalence, B-15
 - merge, B-16
 - products, 3-41, 3-42, B-13
 - sums, B-14
 - vector mask, B-15

Logical (continued)
 products, B-13
 sums, 3-43, B-14

 Mask length, 3-38, 3-39
 Master Clear, 3-5
 Memory
 references, B-6
 completion, 3-14
 transfers, B-6
 bidirectional, B-6
 CRAY-1, A-4
 CRAY-XMP, A-7
 loads, B-7
 references, B-6
 stores, B-6
 Merge, B-16
 Mode register, 3-13
 Monitor instructions, B-20
 channel control, B-20
 cluster number, B-22
 interprocessor interrupt, B-21
 operand range error interrupt, B-22
 performance counters, B-22
 programmable clock interrupt, B-21
 set real-time clock, B-21
 Monitor mode, 3-2, 3-17
 instructions, 2-9
 operations
 CRAY-1, A-3
 CRAY-XMP, A-6
 Monitor program, 3-6

 NIP register, 3-15
 Normal Exit flag, 3-17
 Normal exit, B-20

 Operand range error interrupt instructions,
 B-22
 Operand Range Mode flag, 3-13

 P register, 3-15, 3-18, 3-19, 3-20, 3-21,
 3-22
 Parcel address, 3-18, 3-19, 3-20
 Parcel-address attribute, 3-64
 Parcels, 2-1
 Pass, 3-3
 Performance counters, 3-10, B-22
 Population count
 scalar, B-18
 scalar parity, B-18
 vector, B-18
 Program branches and exits
 CRAY-1, A-3
 CRAY-XMP, A-6
 Programmable clock interrupt instructions,
 B-21

 Ready flag, 3-5
 Real-time clock (RTC) interrupt request, 3-8

 Real-time Clock register, 3-7
 Real-time clock, 3-59
 Reciprocal
 approximation, B-12
 iteration, B-12
 Reciprocal Approximation functional unit,
 3-85
 Register entry instructions, B-1
 A registers, B-1
 CRAY-1, A-3
 CRAY-XMP, A-6
 S registers, B-1
 V registers, B-2
 semaphore registers, B-3
 Register values
 CRAY-1, A-4
 CRAY-XMP, A-7
 Return jump, B-19
 Return linkage, 3-20

 S registers, B-1, B-4
 Scalar
 leading zero count, B-18
 parity, B-18
 population count, B-18
 Scalar Integer Add functional unit, 3-50
 Scalar Leading Zero/Population Count, 3-29
 Scalar Leading Zero/Population, 3-28
 Scalar Logical functional unit, 3-38, 3-39,
 3-43
 Scalar Memory transfers, 2-3
 Scalar Shift functional unit, 3-46, 3-49
 Scatter, 3-87
 SECEDED, 3-10
 Semaphore registers, B-3, B-5
 Set real-time clock, B-21
 Shift count, 3-46, 3-48, 3-49
 Shift instructions, B-16
 CRAY-1, A-3
 CRAY-XMP, A-6
 Sign bit, 3-43, 3-50
 SM register, 3-15, 3-59
 Special characters, 2-7
 Special register values, 2-5, 2-6
 Status register, 3-60
 Stores, B-6
 Summary, B-1
 Symbolic instruction summary, A-1
 functional units, A-1
 CRAY-1 symbolic machine instructions,
 A-2
 CRAY X-MP symbolic machine
 instructions, A-5
 Symbolic notation, 2-5
 general syntax, 2-5
 special syntax forms, 2-8
 Syntax, 2-5
 comment field, 2-8
 location field, 2-7
 operand field, 2-7
 register designators, 2-6
 result field, 2-7

T register, 3-35
Twos complement, 3-50, 3-77

Unconditional branch instruction, 3-18,
3-19, B-19
Unnormalized floating-point value, 3-57

V registers, B-2, B-5
Vector instruction, 3-11
Vector Integer Add functional unit, 3-78
Vector length register, B-5
Vector Logical functional unit, 3-69
Vector mask, 3-86, B-15
 register, B-5
Vector merge instruction, 3-15
Vector population, B-18
Vector Shift functional unit, 3-72, 3-74
VL register, 3-11, 3-26, 3-67, 3-69, 3-77,
3-78, 3-80, 3-82, 3-90
VM register, 3-15, 3-60, 3-69, 3-87

Word boundary, 2-1
WS flag, 3-15

XA register, 3-6

READER COMMENT FORM

CRAY X-MP and CRAY-1 Symbolic Machine Instructions
Reference Manual

SR-0085

Your comments help us to improve the quality and usefulness of our publications. Please use the space provided below to share with us your comments. When possible, please give specific page and paragraph references.

NAME _____

JOB TITLE _____

FIRM _____


ADDRESS _____

CITY _____ STATE _____ ZIP _____

DATE _____



CUT ALONG THIS LINE



NO POSTAGE
NECESSARY
IF MAILED
IN THE
UNITED STATES

BUSINESS REPLY CARD

FIRST CLASS PERMIT NO 6184 ST PAUL, MN

POSTAGE WILL BE PAID BY ADDRESSEE



2520 Pilot Knob Road
Suite 350
Mendota Heights, MN 55120
U.S.A.

Attention:
PUBLICATIONS



READER COMMENT FORM

CRAY X-MP and CRAY-1 Symbolic Machine Instructions
Reference Manual

SR-0085

Your comments help us to improve the quality and usefulness of our publications. Please use the space provided below to share with us your comments. When possible, please give specific page and paragraph references.

NAME _____

JOB TITLE _____

FIRM _____

ADDRESS _____

CITY _____ STATE _____ ZIP _____

DATE _____



CUT ALONG THIS LINE



NO POSTAGE
NECESSARY
IF MAILED
IN THE
UNITED STATES



BUSINESS REPLY CARD

FIRST CLASS PERMIT NO 6184 ST PAUL, MN

POSTAGE WILL BE PAID BY ADDRESSEE



2520 Pilot Knob Road
Suite 350
Mendota Heights, MN 55120
U.S.A.

Attention:
PUBLICATIONS