CRAY-1

COMPUTER SYSTEM®

HARDWARE REFERENCE MANUAL
2240004

Copyright © 1977 by CRAY RESEARCH, INC. This manual or parts thereof may not be reproduced in any form without permission of CRAY RESEARCH, INC.
<table>
<thead>
<tr>
<th>Revision</th>
<th>Print Date</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>1/76</td>
<td>Original printing</td>
</tr>
<tr>
<td>A-01</td>
<td>5/76</td>
<td>Reprint with revision</td>
</tr>
<tr>
<td>A-01</td>
<td>9/76</td>
<td>Corrections to pages 3-20, 3-27, 4-9, 4-10, 4-28, 4-36, 4-43, 4-55, and 4-57.</td>
</tr>
<tr>
<td>B-01</td>
<td>2/77</td>
<td>Changes to exchange package (p 3-36); additions to instructions 152 and 153 (p 4-53); corrections to syndrome bit description p 5-5; corrections to instruction summary, appendix D.</td>
</tr>
<tr>
<td>B-02</td>
<td>7/77</td>
<td>Corrections and changes to pages xi, 2-3, 3-19 through 3-28.1, 3-31, 3-34, 3-36, 3-38, 4-14 through 4-17, 4-54, 4-68, 5-1, 5-3, 5-4, 5-6, 6-2, A-4, D-1 through D-4.</td>
</tr>
<tr>
<td>C</td>
<td>11/77</td>
<td>This printing obsoletes revision B. Features added include 8-bank phasing and I/O master clear procedure. Chart tape reflects only changes introduced with this revision.</td>
</tr>
</tbody>
</table>

Each time this manual is revised and reprinted, all changes issued against the previous version in the form of change packets are incorporated into the new version and the new version is assigned an alphabetic level. Between reprints, changes may be issued against the current version in the form of change packets. Each change packet is assigned a numeric designator starting with 01 for each new revision level. Every page changed by a reprint or by a change packet has the revision level and change packet number in the lower right-hand corner. All changes are noted by a change bar along the margin of the page.

Requests for copies of CRAY RESEARCH, INC. publications should be directed to:

CRAY RESEARCH, INC.
7850 Metro Parkway
Suite 213
Bloomington, MN 55420
Vector control registers ........................................ 3-6
   VL register .................................................. 3-6
   VM register .................................................. 3-6
S registers ..................................................... 3-7
T registers ..................................................... 3-8
A registers ..................................................... 3-8
B registers ..................................................... 3-9
FUNCTIONAL UNITS ............................................. 3-10
   Address functional units .................................. 3-11
      Address add unit ........................................ 3-11
      Address multiply unit .................................. 3-11
   Scalar functional units .................................... 3-12
      Scalar add unit ......................................... 3-12
      Scalar shift unit ....................................... 3-12
      Scalar logical unit ..................................... 3-13
      Population/leading zero count unit .................... 3-13
   Vector functional units .................................... 3-13
      Vector functional unit reservation .................... 3-13
      Recursive characteristic of vector functional units .. 3-14
   Vector add unit .............................................. 3-17
   Vector shift unit ............................................ 3-17
   Vector logical unit ......................................... 3-17
Floating point functional units ............................. 3-17
   Floating point add unit .................................... 3-18
   Floating point multiply unit ............................... 3-18
   Reciprocal approximation unit ............................. 3-18
ARITHMETIC OPERATIONS ........................................ 3-19
   Integer arithmetic ......................................... 3-19
Floating point arithmetic .................................... 3-20
   Normalized floating point ................................ 3-20
   Floating point range errors ............................... 3-21
      Floating point add unit ................................ 3-21
      Floating point multiply unit ............................ 3-22
      Floating point reciprocal approximation unit ......... 3-22
   Double precision numbers ................................ 3-23
   Addition algorithm ......................................... 3-23
   Multiplication algorithm .................................. 3-24
   Division algorithm ......................................... 3-28
LOGICAL OPERATIONS ........................................ 3-29
INSTRUCTION ISSUE AND CONTROL ............................. 3-30
  P register ............................................. 3-30
  CIP register .......................................... 3-31
  NIP register .......................................... 3-31
  LIP register .......................................... 3-32
  Instruction buffers ................................... 3-32
EXCHANGE MECHANISM ........................................ 3-35
  XA register ............................................ 3-35
  M register ............................................. 3-35
  F register ............................................. 3-36
  Exchange package ..................................... 3-36
    Active exchange package ............................ 3-36
  Exchange sequence ................................... 3-39
    Initiated by dead start sequence .................. 3-40
    Initiated by interrupt flag set .................... 3-40
    Initiated by program exit .......................... 3-40
  Exchange sequence issue conditions ................. 3-41
  Exchange package management ......................... 4-42
MEMORY FIELD PROTECTION .................................. 3-43
  BA register ............................................ 3-44
  LA register ............................................ 3-44
DEAD START SEQUENCE ...................................... 3-44

4. INSTRUCTIONS ............................................ 4-1
INSTRUCTION FORMAT ......................................... 4-1
  Arithmetic, logical format ........................... 4-1
  Shift, mask format ................................... 4-2
  Immediate constant format ............................ 4-2
  Memory transfer format ............................... 4-3
  Branch format ........................................ 4-4
SPECIAL REGISTER VALUES ................................... 4-5
INSTRUCTION ISSUE ......................................... 4-5
INSTRUCTION DESCRIPTIONS ................................. 4-6
  000000 Error exit ..................................... 4-7
  001ijk Monitor functions .............................. 4-8
  0020xk Transmit (AK) to VL ............................ 4-10
<table>
<thead>
<tr>
<th>Code</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0021xx</td>
<td>Set the floating point mode flag in the M register</td>
<td>4-11</td>
</tr>
<tr>
<td>0022xx</td>
<td>Clear the floating point mode flag in the M register</td>
<td>4-11</td>
</tr>
<tr>
<td>003xjx</td>
<td>Transmit (Sj) to vector mask</td>
<td>4-12</td>
</tr>
<tr>
<td>004xxx</td>
<td>Normal exit</td>
<td>4-13</td>
</tr>
<tr>
<td>005xjk</td>
<td>Branch to (Bjk)</td>
<td>4-14</td>
</tr>
<tr>
<td>006ijkm</td>
<td>Branch to ijk</td>
<td>4-15</td>
</tr>
<tr>
<td>007ijkm</td>
<td>Return jump to ijk; set B_{00} to (P)</td>
<td>4-16</td>
</tr>
<tr>
<td>010ijkm</td>
<td>Branch to ijk if (A_0) = 0</td>
<td>4-17</td>
</tr>
<tr>
<td>011ijkm</td>
<td>Branch to ijk if (A_0) ≠ 0</td>
<td>4-17</td>
</tr>
<tr>
<td>012ijkm</td>
<td>Branch to ijk if (A_0) positive</td>
<td>4-17</td>
</tr>
<tr>
<td>013ijkm</td>
<td>Branch to ijk if (A_0) negative</td>
<td>4-17</td>
</tr>
<tr>
<td>014ijkm</td>
<td>Branch to ijk if (S_0) = 0</td>
<td>4-18</td>
</tr>
<tr>
<td>015ijkm</td>
<td>Branch to ijk if (S_0) ≠ 0</td>
<td>4-18</td>
</tr>
<tr>
<td>016ijkm</td>
<td>Branch to ijk if (S_0) positive</td>
<td>4-18</td>
</tr>
<tr>
<td>017ijkm</td>
<td>Branch to ijk if (S_0) negative</td>
<td>4-18</td>
</tr>
<tr>
<td>020ijkm</td>
<td>Transmit jkm to Ai</td>
<td>4-19</td>
</tr>
<tr>
<td>021ijkm</td>
<td>Transmit complement of jkm to Ai</td>
<td>4-19</td>
</tr>
<tr>
<td>022ijk</td>
<td>Transmit jk to Ai</td>
<td>4-20</td>
</tr>
<tr>
<td>023ijx</td>
<td>Transmit (Sj) to Ai</td>
<td>4-21</td>
</tr>
<tr>
<td>024ijk</td>
<td>Transmit (Bjk) to Ai</td>
<td>4-22</td>
</tr>
<tr>
<td>025ijk</td>
<td>Transmit (Ai) to Bjk</td>
<td>4-22</td>
</tr>
<tr>
<td>026ijx</td>
<td>Population count of (Sj) to Ai</td>
<td>4-23</td>
</tr>
<tr>
<td>027ijx</td>
<td>Leading zero count of (Sj) to Ai</td>
<td>4-24</td>
</tr>
<tr>
<td>030ijk</td>
<td>Integer sum of (Aj) and (Ak) to Ai</td>
<td>4-25</td>
</tr>
<tr>
<td>031ijk</td>
<td>Integer difference (Aj) and (Ak) to Ai</td>
<td>4-25</td>
</tr>
<tr>
<td>032ijk</td>
<td>Integer product of (Aj) and (Ak) to Ai</td>
<td>4-26</td>
</tr>
<tr>
<td>033ijk</td>
<td>Transmit I/O status to Ai</td>
<td>4-27</td>
</tr>
<tr>
<td>034ijk</td>
<td>Block transfer (Ai) words from memory starting at address (A_0) to B register starting at register jk</td>
<td>4-29</td>
</tr>
<tr>
<td>035ijk</td>
<td>Block transfer (Ai) words from B registers starting at register jk to memory starting at address (A_0)</td>
<td>4-29</td>
</tr>
<tr>
<td>036ijk</td>
<td>Block transfer (Ai) words from memory starting at address (A_0) to T registers starting at register jk</td>
<td>4-29</td>
</tr>
<tr>
<td>037ijk</td>
<td>Block transfer (Ai) words from T registers starting at register jk to memory starting at address (A_0)</td>
<td>4-29</td>
</tr>
</tbody>
</table>
040ijk  Transmit jkm to Si  ................. 4-31
041ijk  Transmit complement of jkm to Si  ................. 4-31
042ijk  Form 64-jk bits of one's mask in Si from right  ... 4-32
043ijk  Form jk bits of one's mask in Si from left  ... 4-32
044ijk  Logical product of (Sj) and (Sk) to Si  ................. 4-33
045ijk  Logical product of (Sj) and complement of Sk to Si  ... 4-33
046ijk  Logical difference of (Sj) and (Sk) to Si  ... 4-33
047ijk  Logical difference of (Sk) and complement of (Sk) to Si  ... 4-33
050ijk  Scalar merge  .......... 4-33
051ijk  Logical sum of (Sj) and (Sk) to Si  ................. 4-33
052ijk  Shift (Si) left jk places to S0  ................. 4-36
053ijk  Shift (Si) right 64-jk places to S0  ................. 4-36
054ijk  Shift (Si) left jk places to Si  ................. 4-36
055ijk  Shift (Si) right 64-jk places to Si  ................. 4-36
056ijk  Shift (Si) and (Sj) left by (Sk) places to Si  ... 4-37
057ijk  Shift (Sj) and (Si) right by (Ak) places to Si  ... 4-37
060ijk  Integer sum of (Sj) and (Sk) to Si  ................. 4-38
061ijk  Integer difference of (Sj) and (Sk) to Si  ................. 4-38
062ijk  Floating sum of (Sj) and (Sk) to Si  ................. 4-39
063ijk  Floating difference of (Sj) and (Sk) to Si  ................. 4-39
064ijk  Floating product of (Sj) and (Sk) to Si  ................. 4-40
065ijk  Half-precision rounded floating product of (Sj) and (Sk) to Si  ................. 4-40
066ijk  Rounded floating product of (Sj) and (Sk) to Si  ................. 4-40
067ijk  Reciprocal iteration; 2-(Sj)*(Sk) to Si  ................. 4-40
070ijk  Floating reciprocal approximation of (Sj) to Si  ................. 4-42
071ijk  Transmit (Ak) or normalized floating point constant to Si  ................. 4-43
072ixx  Transmit (RTC) to Si  ................. 4-45
073ixx  Transmit (VM) to Si  ................. 4-45
074ijk  Transmit (Tjk) to Si  ................. 4-45
075ijk  Transmit (Si) to Tjk  ................. 4-45
076ijk  Transmit (Vj element (Ak)) to Si  ................. 4-46
077ijk  Transmit (Sj) to Vi element (Ak)  ................. 4-46
| 10hijkm | Read from \(((\text{Ah}) + jkm)\) to \(\text{Ai}\) | 4-47 |
| 11hijkm | Store \((\text{Ai})\) to \(((\text{Ah}) + jkm)\) | 4-47 |
| 12hijkm | Read from \(((\text{Ah}) + jkm)\) to \(\text{Si}\) | 4-47 |
| 13hijkm | Store \((\text{Si})\) to \(((\text{Ah}) + jkm)\) | 4-47 |
| 140ijk | Logical products of \((\text{Sj})\) and \((\text{Vk}\) elements) to \(\text{Vi}\) elements | 4-49 |
| 141ijk | Logical products of \((\text{Vj}\) elements) and \((\text{Vk}\) elements) to \(\text{Vi}\) elements | 4-49 |
| 142ijk | Logical sums of \((\text{Sj})\) and \((\text{Vk}\) elements) to \(\text{Vi}\) elements | 4-49 |
| 143ijk | Logical sums of \((\text{Vj}\) elements) and \((\text{Vk}\) elements) to \(\text{Vi}\) elements | 4-49 |
| 144ijk | Logical differences of \((\text{Sj})\) and \((\text{Vk}\) elements) to \(\text{Vi}\) elements | 4-49 |
| 145ijk | Logical differences of \((\text{Vj}\) elements) and \((\text{Vk}\) elements) to \(\text{Vi}\) elements | 4-49 |
| 146ijk | If VM bit = 1, transmit \((\text{Sj})\) to \(\text{Vi}\) elements | 4-49 |
| 147ijk | If VM bit \(\neq 1\), transmit \((\text{Vj}\) elements) to \(\text{Vi}\) elements | 4-49 |
| 150ijk | Single shift of \((\text{Vj}\) elements) left by \((\text{Ak}\) places to \(\text{Vi}\) elements | 4-53 |
| 151ijk | Single shift of \((\text{Vi}\) elements) right by \((\text{Ak}\) places to \(\text{Vi}\) elements | 4-53 |
| 152ijk | Double shifts of \((\text{Vj}\) elements) left \((\text{Ak}\) places to \(\text{Vi}\) elements | 4-54 |
| 153ijk | Double shifts of \((\text{Vj}\) elements) right \((\text{Ak}\) places to \(\text{Vi}\) elements | 4-54 |
| 154ijk | Integer sums \((\text{Sj})\) and \((\text{Vk}\) elements) to \(\text{Vi}\) elements | 4-59 |
| 155ijk | Integer sums \((\text{Vj}\) elements) and \((\text{Vk}\) elements) to \(\text{Vi}\) elements | 4-59 |
| 156ijk | Integer differences of \((\text{Sj})\) and \((\text{Vk}\) elements) to \(\text{Vi}\) elements | 4-59 |
| 157ijk | Integer differences of \((\text{Vj}\) elements) and \((\text{Vk}\) elements) to \(\text{Vi}\) elements | 4-59 |
Floating products of (Sj) and (Vk elements) to Vi elements .................. 4-61
Floating products of (Vj elements) and (Vk elements) to Vi elements .......... 4-61
Half-precision rounded floating products of (Sj) and (Vk elements) to Vi elements .... 4-61
Half-precision rounded floating products of (Vj elements) and (Vk elements) to Vi elements ... 4-61
Rounded floating product of (Sj) and (Vk elements) to Vi elements ............. 4-61
Rounded floating product of (Vj elements) and (Vk elements) to Vi elements .... 4-61
Reciprocal iterations; 2 - (Sj) * (Vk elements) to Vi elements ................. 4-61
Reciprocal iterations; 2 - (Vj elements) * (Vk elements) to Vi elements ....... 4-61
Floating sums of (Sj) and (Vk elements) to Vi elements ..................... 4-64
Floating sums of (Vj elements) and (Vk elements) to Vi elements .............. 4-64
Floating differences of (Sj) and (Vk elements) to Vi elements ................. 4-64
Floating differences of (Vj elements) and (Vk elements) to Vi elements ....... 4-64
Floating point reciprocal approximation of (Vj elements) to Vi elements ........ 4-66
Test (Vj elements) and enter test results into VM; the type of test made is defined by k ................ 4-68
Transmit (VL) words from memory to Vi elements starting at memory address (A0) and incrementing by (Ak) for successive addresses .................. 4-70
Transmit (VL) words from Vj elements to memory starting at memory address (A0) and incrementing by (Ak) for successive addresses ............. 4-70
5. MEMORY SECTION ........................................ 5-1
   INTRODUCTION ............................................. 5-1
   MEMORY CYCLE TIME ...................................... 5-1
   MEMORY ACCESS ............................................ 5-1
   MEMORY ORGANIZATION .................................... 5-3
   MEMORY ADDRESSING ...................................... 5-3
   8-BANK PHASING OPTION .................................. 5-4
   MEMORY PARITY ERROR CORRECTION ....................... 5-5

6. INPUT/OUTPUT SECTION ...................................... 6-1
   MEMORY ACCESS ............................................ 6-1
   RESYNCHRONIZATION ...................................... 6-3
   MEMORY BANK CONFLICTS .................................. 6-3
   I/O MEMORY REQUEST CONDITIONS ......................... 6-4
   I/O LOCKOUT .............................................. 6-4
   I/O INTERRUPTS .......................................... 6-4
   CHANNEL ERROR CONDITIONS ................................ 6-4
   I/O MEMORY ADDRESSING .................................. 6-5
   I/O CHANNEL PARITY ...................................... 6-5
   INPUT CHANNEL SIGNALS .................................... 6-5
      Input data ............................................. 6-5
      Input ready ........................................... 6-5
      Input resume ........................................... 6-6
      Input disconnect ...................................... 6-6
   OUTPUT CHANNEL SIGNALS .................................. 6-6
      Output data ............................................ 6-6
      Output ready ......................................... 6-6
      Output resume ........................................ 6-6
      Output disconnect .................................... 6-6
   CHANNEL OPERATION CONTROL ............................... 6-6
   I/O CHANNEL MASTER CLEAR ............................... 6-7
   REAL-TIME CLOCK ......................................... 6-8

2240004 x C
APPENDIXES
A TIMING SUMMARY ........................................... A-1
B MODULE TYPES ................................................. B-1
C SOFTWARE CONSIDERATIONS ..................................... C-1
D INSTRUCTION SUMMARY .......................................... D-1

FIGURES
1-1 Basic computer system ................................... 1-2
2-1 Physical organization of the mainframe ............... 2-2
2-2 General chassis layout ................................... 2-3
2-3 Clock pulse waveform ..................................... 2-7
3-1 Computation section ....................................... 3-2
3-2 Integer data formats ...................................... 3-19
3-3 Floating point data format ............................... 3-20
3-4 49-bit floating point addition ......................... 3-23
3-5 Floating point multiply pyramid ....................... 3-25
3-6 Relationship of instruction buffers and registers ... 3-30
3-7 Instruction buffers ....................................... 3-33
3-8 Exchange package ......................................... 3-37
4-1 General format for instructions ......................... 4-1
4-2 Format for arithmetic and logical instructions ...... 4-2
4-3 Format for shift and mask instructions ............... 4-2
4-4 Format for immediate constant instructions ........ 4-3
4-5 Format for memory transfer instructions ............. 4-4
4-6 Two-parcel format for branch instructions .......... 4-4
5-1 Memory organization ..................................... 5-2
5-2 Memory address .......................................... 5-3
6-1 Channel I/O control ..................................... 6-2

TABLES
1-1 Characteristics of CRAY-1 Computer System ............ 1-3
2-1 Characteristics of a DD-19 Disk Storage Unit ........ 2-13
SECTION 1

INTRODUCTION
INTRODUCTION

The CRAY-1 Computer System is a powerful general-purpose computer capable of extremely high processing rates. These rates are achieved by combining scalar and vector capabilities into a single central processor which is joined to a large, fast, bi-polar memory. Vector processing by performing iterative operations on sets of ordered data provide results at rates greatly exceeding result rates of conventional scalar processing. Scalar operations complement the vector capability by providing solutions to problems not readily adapted to vector techniques.

Figure 1-1 represents the basic organization of a CRAY-1 system. The central processor unit (CPU) is a single integrated processing unit consisting of a computation section, a memory section, and an input/output section. The memory is expandable from 0.25 million 64-bit words to a maximum of 1.0 million words. The 12 input channels and 12 output channels in the input/output section connect to a maintenance control unit (MCU), a mass storage subsystem, and a variety of front-end systems or peripheral equipment. The MCU provides for system initialization and for monitoring system performance. The mass storage subsystem provides secondary storage and consists of one to eight Cray Research DCU-2 Disk Controllers, each with one to four DD-19 Disk Storage Units. Each DD-19 has a capacity of \(2.424 \times 10^9\) bits so that a maximum mass storage configuration could hold \(9.7 \times 10^9\) 8-bit characters.

I/O channels can be connected to independent processors referred to as front-end computers or I/O stations or can be connected to peripheral equipment according to the requirements of the individual installation. At least one front-end system is considered standard to collect data and present it to the CRAY-1 for processing and to receive output from the CRAY-1 for distribution to slower devices.

Table 1-1 summarizes the characteristics of the system. The following paragraphs provide an additional introduction to the three sections of the CPU; later sections of this manual describe the features in detail.
COMPUTATION SECTION
- Registers
- Functional units
- Instruction buffers

MEMORY SECTION
0.25 M or 0.5 M or 1 M
64-bit bi-polar words

I/O SECTION
- 12 input channels
- 12 output channels

Figure 1-1. Basic computer system
Table 1-1. Characteristics of the CRAY-1 Computer System

**COMPUTATION SECTION**
- 64-bit word
- 12.5 nanosecond clock period
- 2's complement arithmetic
- Scalar and vector processing modes
- Twelve fully segmented functional units
- Eight 24-bit address (A) registers
- Sixty-four 24-bit intermediate address (B) registers
- Eight 64-bit scalar (S) registers
- Sixty-four 64-bit intermediate scalar (T) registers
- Eight 64-element vector (V) registers, 64-bits per element
- Four instruction buffers of 64 16-bit parcels each
- Integer and floating point arithmetic
- 128 instruction codes

**MEMORY SECTION**
- Up to 1,048,576 words of bi-polar memory
  - (64 data bits and eight error correction bits)
- Eight or sixteen banks of 65,536 words each
- Four-clock-period bank cycle time
- One word per clock period transfer rate to B, T, and V registers
- One word per two clock periods transfer rate to A and S registers
- Four words per clock period transfer rate to instruction buffers
- Single error correction - double error detection (SEC-DED)

**INPUT/OUTPUT SECTION**
- Twelve input channels and twelve output channels
- Channel groups contain either six input or six output channels
- Channel groups served equally by memory (scanned every four clock periods)
- Channel priority resolved within channel groups
- Sixteen data bits, three control bits per channel, and 4 parity bits
- Lost data detection
COMPUTATION SECTION

The computation section contains instruction buffers, registers and functional units which operate together to execute a program of instructions stored in memory.

Arithmetic operations are either integer or floating point. Integer arithmetic is performed in two's complement mode. Floating point quantities have signed-magnitude representation.

The CRAY-1 executes 128 operation codes as either 16-bit (one parcel) or 32-bit (two-parcel) instructions. Operation codes provide for both scalar and vector processing.

Floating point instructions provide for addition, subtraction, multiplication, and reciprocal approximation. The reciprocal approximation instruction allows for the computation of a floating divide operation using a multiple instruction sequence.

Integer or fixed point operations are provided as follows: integer addition, integer subtraction, and integer multiplication. An integer multiply operation produces a 24-bit result; additions and subtractions produce either 24-bit or 64-bit results. No integer divide instruction is provided and the operation is accomplished through a software algorithm using floating point hardware.

The instruction set includes Boolean operations for OR, AND, and exclusive OR and for a mask-controlled merge operation. Shift operations allow the manipulation of either 64-bit or 128-bit operands to produce 64-bit results. With the exception of 24-bit integer arithmetic, all operations are implemented in vector as well as scalar instructions. The integer product is a scalar instruction designed for index calculation. Full indexing capability allows the programmer to index throughout memory in either scalar or vector modes. The index may be positive or negative in either mode. This allows matrix operations in vector mode to be performed on rows or the diagonal as well as conventional column-oriented operations.

Each functional unit implements an algorithm or a portion of the instruction set. Units are independent and are fully segmented. This means that a new set of operands for unrelated computation may enter a functional unit each clock period.

2240004  1-4  C
MEMORY SECTION

The memory for the CRAY-1 normally consists of 16 banks of bi-polar 1024-bit LSI memory. Three memory size options are available: 262,144 words, 524,288 words, or 1,048,576 words. Each word is 72 bits long and consists of 64 data bits and 8 check bits. The banks are independent of each other.

Sequentially addressed words reside in sequential banks. The memory cycle time is four clock periods (50 nsec). The access time, that is, the time required to fetch an operand from memory to a scalar register is 11 clock periods (132.5 nsec). There is no inherent memory degradation for 16-bank memories of less than one million words.

The maximum transfer rate for B, T, and V registers is one word per clock period. For A and S registers, it is one word per two clock periods. Transfers of instructions to the instruction buffers occur at a rate of 16 parcels (four words) per clock period.

Thus, the high speed of memory supports the requirements of scientific applications while its low cycle time is well suited to random access applications. The phased memory banks allow high communication rates through the I/O section and provide low read/store times for vector registers.

INPUT/OUTPUT SECTION

Input and output communication with the CRAY-1 is over 12 full duplex 16-bit channels. Associated with each channel are control lines that indicate the presence of data on the channel (ready), data received (resume), or transfer complete (disconnect).

The channels are divided into four channel groups. A channel group consists of either six input paths or six output paths. The four channel groups are scanned sequentially for I/O requests at a rate of one channel group per clock period. The channel group will be reinterrogated four clock periods later whether any I/O request is pending in the channel or not. If more than one channel of the channel group is active, the requests are resolved on a priority basis. The request from the lowest numbered channel is serviced first.

† See 8-Bank Phasing Option, section 5.
VECTOR PROCESSING

All operands processed by the CRAY-1 are held in registers prior to their being processed by the functional units and are received by registers after processing. In general, the sequence of operations is to load one or more vector registers from memory and pass them to functional units. Results from this operation are received by another vector register and may be processed additionally in another operation or returned to memory if the results are to be retained.

The contents of a V register are transferred to or from memory by specifying a first word address in memory, an increment for the memory address, and a length. The transfer proceeds beginning with the first element of the V register and incrementing by one in the V register at a rate of up to one word per clock period depending on memory conflicts.

A result may be received by a V register and re-entered as an operand to another vector computation in the same clock period. This mechanism allows for "chaining" two or more vector operations together. Chain operation allows the CRAY-1 to produce more than one result per clock period. Chain operation is detected automatically by the CRAY-1 and is not explicitly specified by the programmer, although the programmer may reorder certain code segments in order to enable chain operation.

There may be a conflict between scalar and vector operations only for the floating point operations and storage access. With the exception of these operations, the functional units are always available for scalar operations. A vector operation will occupy the selected functional unit until the vector has been processed.

Parallel vector operations may be processed in two ways:

1. Using different functional units and all different V registers.
2. Chain mode, using the result stream from one vector register simultaneously as the operand to another operation using a different functional unit.

Parallel operations on vectors allow the generation of two or more results per clock period. Most vector operations use two vector registers as
operands or one scalar and one vector register as operands. Exceptions are vector shifts, vector reciprocal, and the load or store instructions.

Since many vectors exceed 64 elements, a long vector is processed as one or more 64-element segments and a possible remainder of less than 64 elements. Generally, it is convenient to compute the remainder and process this short segment before processing the remaining number of 64-element segments; however, a programmer may choose to construct the vector loop code in any of a number of ways. The processing of long vectors in FORTRAN is handled by the compiler and is transparent to the programmer.
SECTION 2

PHYSICAL ORGANIZATION
INTRODUCTION

The CRAY-1 computer system consists of the following:
- The CPU mainframe
- A power cabinet
- Two condensing units
- Two motor generators and control cabinets
- A maintenance control unit (MCU)
- One or more disk systems
- An interface to a front-end computer

MAINFRAME

The CRAY-1 mainframe, figure 2-1, is composed of 24 logic chassis. The chassis are arranged two per column in a 270° arc which is 56.5 inches in diameter. The twelve columns are 77 inches high. At the base of the columns, 19 inches high and extending outward 30 inches, are cabinets for power supplies and cooling distribution systems.

Viewing the cabinet from the top, the chassis of the upper circle are labeled A through L proceeding in a counter-clockwise direction from the opening. The chassis of the lower circle are labeled M through X. The assignment of modules to chassis is illustrated in figure 2-2.

MODULES

The CRAY-1 computer system uses only one basic module construction throughout the entire machine. The module consists of two 6 x 8 inch printed circuit boards mounted on opposite sides of a heavy copper heat transfer plate. Each printed circuit board has capacity for a maximum of 144 integrated circuit (IC) packages and approximately 300 resistor packages.
- Dimensions
  - Base - 103\(\frac{1}{2}\) inches diameter by 19 inches high
  - Columns - 56\(\frac{1}{2}\) inches diameter by 77 inches high including height of base

- 24 chassis
- 1662 modules (16 banks); 113 module types
- Each module contains up to 288 IC packages per module
- Power consumption approximately 115 kw input for maximum memory size
- Freon cooled with Freon/water heat exchange
- Three memory options
- Weight 10,500 lbs (maximum memory size)
- Three basic chip types
  - 5/4 NAND gates
  - Memory chips
  - Register chips

Figure 2-1. Physical organization of mainframe
Figure 2-2. General chassis layout
There are 1662 modules in a standard 16-bank CRAY-1 memory. Modules are arranged 72 per chassis as illustrated in figure 2-2. There are 113 module types. Usage varies from 1 to 708 modules per type. Module type and usage is summarized in Appendix B. Each module type is identified by two letters. The first indicates the module series (A, D, F, G, H, J, M, R, S, T, V, X, and Z). The second letter identifies types of modules within a series.

The computation and I/O modules are on the eight chassis forming the center four columns. Each of the eight chassis on either side of the four center columns contains one of the 16 memory banks.

Modules are cooled by transferring heat via the heat transfer plate to cooling bars which in turn transfer the heat to Freon. Power dissipation depends on module density. The maximum module power dissipation by type is approximately 65 watts. The average module dissipation by usage is approximately 49 watts.

Two supply voltages are used for each module: -5.2 volts for IC power; -2.0 volts for line termination.

Each module has 96 pin pairs available for interconnecting to other modules. All interconnections are via twisted pair wire. The average utilization of pins is approximately 60 per cent.

Each module has 144 available test points which can be used for trouble shooting. Test points are driven by circuits which do not drive other loads.

Printed circuit board
The printed circuit board used in the CRAY-1 computer system is a 5-layer board. The two outer surfaces of the PC board are used for signal runs; the inner three layers are used for the -5.2 V, -2.0 V, and ground supplies. Signal foil runs are a nominal 0.0075 inch. The spacing of the signal layer to the adjacent voltage is a nominal 0.008 inch. The dimensions used provide signal lines with an impedance of 50 to 60 ohms.

Conventional PC techniques are used in the construction of the PC board.

† Refer to 8-Bank Phasing Option, section 5.
Holes are drilled in the PC board for component mounting, interconnecting signal layers, and supplying signal and voltages to components. All holes are plated. The two signal layers are tin-lead plated before etching. The finished PC board is refloved to eliminate slivers caused by the etching process.

**Module assembly**
The individual boards of the module are arranged, flow soldered, and inspected prior to being assembled as a module. Logic testing is done at the module level.

**Integrated circuit packages**
All integrated circuit devices used in the CRAY-1 are packaged in a common package type. The package is a 16-pin hermetically sealed flat pack. Gold or tin-lead plated leads are used depending on the vendor. The 16-pin flat pack was chosen for its reliability and compactness.

**IC high-speed logic gate**
With minor exceptions, one type of logic gate is used for the central processing unit. This is an ECL circuit with either four or five inputs and with both normal and inverted outputs available to drive loads. One four-input gate and one five-input gate are packaged in a 16-pin flat pack (5/4 gate). All latches, adders, subtracters, etc., are made of this basic gate. The high-speed logic gate has a minimum propagation delay of 0.5 nsec and a maximum propagation delay of 1 nsec. Edge speeds are 1 nsec or less.

**IC slow-speed logic gate**
The slow-speed gate is a MECL 10K version of the high-speed gate and is used in the memory module for address fanout. The speed is adequate for this application and the lower power requirement is an advantage.

**16x1 register chip**
The 16x1 register chip provides very fast temporary storage for scalar and vector functional units. The chips are used for instruction buffers and for B, T, and V registers. The chips have a 6 nsec read/write time, well within the 12.5 nsec clock period.
1024x1 memory chip
The bipolar 1024x1 LSI chip is the basic building block around which the CRAY-1 memory is built. The chip was developed by Fairchild using the isoplanar technology. The memory chip has a maximum 50 nsec read/write cycle time. Address decoding is internal to the package and is compatible with standard ECL logic levels.

Resistors
Only two resistor types are used throughout the entire CRAY-1 computer system. They are a center-tapped 120-ohm resistor providing two 60-ohm resistors per package; and a 300-ohm resistor tapped to provide a 120-ohm and 180-ohm resistor. The basic resistor package is a three-lead device in a ceramic substrate. The resistance film is tantalum nitride. The lead frame is thermal pulse bonded. An epoxy covering is used to protect the film from mechanical damage.

All printed circuit boards lines are treated as transmission lines. To provide the proper termination of the transmission lines, each line is parallel-terminated to the -2.0 volt supply. A 60-ohm resistor is used to match the transmission line impedance. To minimize noise on the -2.0 V supply, all used logic gate inputs and outputs are terminated with a 60-ohm resistor to -2.0 volts.

The 16x1 register chip and the 1024x1 memory chip provide only a normal signal output (logic gates provide the normal and inverted output signals). To minimize the noise that could be introduced on the -2.0 volt bus by an unbalanced load, these two devices are terminated with a Thévenin equivalent to the -5.2 volt supply. The 300-ohm resistor is used for the Thévenin equivalent termination.

Connector strips
The module connector strip uses 96 individual sockets molded in plastic. The chassis connector strip uses 96 mating pins molded in plastic. Individual pins and sockets when assembled are mounted on 0.050-inch centers with mounting holes provided in the assembled plastic strip. Each board has 96 holes provided for connecting signals to the module connector
strip. The chassis connector strip is assembled with an 18-inch wire crimped to each pin. Wire pairs are twisted after assembly to provide the twisted pair wire transmission lines. The interconnection of twisted pair wires is made in the center of the line using a solder sleeve.

CLOCK
All timing within the mainframe cabinet is controlled by a single phase synchronous clock network. This clock has a period of 12.5 nsec. The lines that carry the clock signal from the central clock source to the individual modules of the CPU are all made of uniform length so that the leading edge of a clock signal arrives at all parts of the CPU cabinet at the same time. A three nanosecond pulse (figure 2-3) is formed on each module.

![Clock pulse waveform](image)

References to clock periods in this manual are often given in the form CPn where n indicates the number of the clock period during which an event occurs. Clock periods are numbered beginning with CPO. Thus, the third clock period would be referred to as CP2.

POWER SUPPLIES
Thirty-six power supplies are used for the CRAY-1 computer system. There are twenty -5.2 volt supplies and sixteen -2.0 volt supplies. The supplies are divided into twelve groups of three. Each group supplies one column.

The power supply design assumes a constant load. The power supplies do not have internal regulation but depend on the motor-generator to isolate and regulate incoming power. The power supplies use a twelve-phase transformer,
Silicon diodes, balancing coil, and a filter choke to supply low ripple DC voltages. The entire supply is mounted on a Freon-cooled heat sink. Power is distributed via bus bars to the load.

**PRIMARY POWER SYSTEM**

The primary power system consists of a 150 KW motor generator, motor-generator control cabinet, and power distribution cabinet. The motor generator supplies 208 V, 400 cycle, three-phase power to the power distribution cabinet, which the power distribution cabinet supplies via a variac to each power supply. The power distribution cabinet also contains voltage and temperature monitoring equipment to detect power and cooling malfunctions.

**COOLING**

Modules in the CRAY-1 computer system are cooled by the exchange of heat from the module heat sink to a cold bar which is Freon cooled. The module heat sink is wedged along both 8-inch edges to a cold bar. Cold bars are arranged in vertical columns, with each column having capacity for 128 modules. The cold bar is a cast aluminum bar containing a stainless steel refrigerant tube.

To assure component reliability, the cooling system was designed to provide a maximum case temperature of 130°F (54°C). To meet this goal, the following temperature differentials are encountered:

- IC case temperature at center of module: 130°F (54°C)
- IC case temperature at edge of module: 118°F (48°C)
- Cold plate temperature at wedge: 78°F (25°C)
- Cold bar temperature: 70°F (21°C)
- Refrigerant tube temperature: 70°F (21°C)

Two 20-ton compressors are located external to the computer room to complete the cooling system.
MAINTENANCE CONTROL UNIT

The CRAY-1 computer system is equipped with a 16-bit minicomputer system that serves as a maintenance tool and provides control for the system initialization. After the CRAY-1 operating system has been initialized and is operational, communication with the MCU is via a software protocol. The MCU is connected to a CRAY-1 channel pair with additional control signals for execution of the master clear operation, I/O master clear operation, dead dump operation, and sample parity error operation.

The maintenance control unit (MCU) includes:
1. A Data General ECLIPSE S-200 minicomputer or equivalent with 32K words of 16-bit memory
2. An 80-column card reader
3. A 132-column line printer
4. An 800 bpi 9-track tape unit
5. Two display terminals
6. A moving head disk drive

Included in the MCU system is a software package that enables it to serve as a local batch station during production hours. As a local station, diagnostic routines may be submitted for execution along with other batch jobs. These diagnostics are typically stored on the local disk and are submitted to the CRAY-1 by operator command.

The system initialization procedure is referred to in this manual as the dead start sequence. This sequence is described in detail in Section 3.

Detailed information about the MCU is presented in separate publications.
FRONT-END COMPUTER

The CRAY-1 computer system may be equipped with one or more front-end computer systems that provide input data to the CRAY-1 computer system and receive output from the CRAY-1 to be distributed to a variety of slow-speed peripheral equipments. A front-end computer system is a self-contained system that executes under the control of its own operating system. Peripheral equipment attached to the front-end computer will vary depending on the use to which the system is put.

A front-end computer may service the CRAY-1 in the following ways:
- As a local operator station
- As a local batch entry station
- As a data concentrator for multiplexing several other stations into a single CRAY-1 channel
- As a remote batch entry station

Detailed information about the front-end system is presented in separate publications.

EXTERNAL INTERFACE

The CRAY-1 is interfaced to front-end systems through special interface controllers that compensate for differences in channel widths, machine word size, electrical logic levels, and control protocols. The interface is a Cray Research, Inc. product implemented in ECL logic compatible with the host system. One or more interface controllers are contained in a small chassis located near the CRAY-1 mainframe. A primary goal of the interface is to maximize the utility of the front-end channel connected to the CRAY-1. Such a channel is generally slower than CRAY-1 channels. It is desirable that channel cables be limited to less than 75 feet. If site conditions require that the interconnected systems be physically located a considerable distance from each other, the effective transmission rate may be degraded.
MASS STORAGE SUBSYSTEM

Mass storage for the CRAY-1 computer system consists of two or more Cray Research Inc. DCU-2 Disk Controllers and multiple DD-19 Disk Storage Units. The disk controller is a Cray Research, Inc. product and is implemented in flat-pack ECL logic similar to that used in the CRAY-1 mainframe. The controller operates synchronously with the mainframe over a 16-bit full-duplex channel. The controller is in a DCC-1 Freon cooled cabinet located near the mainframe. Up to four controllers may be contained in one cabinet. The cabinet requires about five square feet of floor space and is 49 inches high.

Each controller may have from one to four DD-19 disk storage units attached to it. Data passes through the controller to or from one disk storage unit at a time. The controller may be connected to a 16-bit minicomputer station in addition to the CRAY-1. If this additional connection is made, the station and mainframe may share the controller operation on a function-by-function basis.

Each of the DD-19 disk storage units has two ports for controllers. A second independent data path may exist to each disk storage unit through another Cray Research controller. Reservation logic is provided to control access to each disk storage unit.

Operational characteristics of the DD-19 Disk Storage Units are summarized in Table 2-1. Further information about the mass storage subsystem is presented in separate publications.

Table 2-1. Characteristics of a DD-19 Disk Storage Unit

<table>
<thead>
<tr>
<th>Bit capacity per drive</th>
<th>2.424 x 10^9</th>
<th>Latency</th>
<th>16.6 msec</th>
</tr>
</thead>
<tbody>
<tr>
<td>Tracks per surface</td>
<td>411</td>
<td>Access time</td>
<td>15 - 80 msec</td>
</tr>
<tr>
<td>Sectors per track</td>
<td>18</td>
<td>Data transfer rate</td>
<td>35.4 x 10^6</td>
</tr>
<tr>
<td>Bits per sector</td>
<td>32,768</td>
<td>(average bits per sec.)</td>
<td></td>
</tr>
<tr>
<td>Number of head groups</td>
<td>10</td>
<td>Total bits that can be streamed to a unit</td>
<td>5.9 x 10^6</td>
</tr>
<tr>
<td>Recording surfaces per drive</td>
<td>40</td>
<td>(disk cylinder capacity)</td>
<td></td>
</tr>
</tbody>
</table>
SECTION 3

COMPUTATION SECTION
INTRODUCTION

The computation section (figure 3-1) consists of an instruction control network, operating registers, and functional units. The instruction control network performs all decisions related to instruction issue and coordinates the activities for the three types of processing, vector, scalar, and address. Associated with each type of processing are registers and functional units that support the processing mode. For vector processing, there are: a set of 64-bit multi-element registers, three functional units dedicated solely to vector applications, and three floating point functional units supporting both scalar and vector operations. For scalar processing, there are two levels of 64-bit scalar registers and four functional units dedicated solely to scalar processing in addition to the three floating point units shared with the vector operations. For address processing, there are two levels of 24-bit registers and two integer arithmetic functional units.

Vector and scalar processing is performed on data as opposed to address processing which operates on internal control information such as addresses and indexes. The flow of data in the computation section is generally from memory to registers and from registers to functional units. The flow of results is from functional units to registers and from registers to memory or back to functional units. Data flows along either the scalar or vector path depending on the mode of processing it is undergoing. An exception is that scalar registers can provide one of the operands required for vector operations performed in the vector functional units.

The flow of address information is from memory or from control registers to address registers. Information in the address registers can then be distributed to various parts of the control network for use in controlling the scalar, vector, and I/O operations. The address registers can also supply operands to two integer functional units. The units generate address and index information and return the result to the address registers. Address information can also be transmitted to memory from the address registers.
Figure 3-1. Computation section
REGISTER CONVENTIONS

Frequent use is made in this manual of parenthesized register names. This is shorthand notation for the expression "the contents of register ---." For example, "Branch to (P) means "Branch to the address indicated by the contents of the program parcel counter, P."

Extensive use is also made of subscripted designations for the A, B, S, T, and V registers. For example, "Transmit (Tjk) to Si" means "Transmit the contents of the T register specified by the jk designators to the S register specified by the i designator."

In this manual, register bit positions are numbered from left to right starting with bit 0. Bit 63 of an S, V, or T register value represents the least significant bit in the operand. Bit 23 of an A or B register value represents the least significant bit in the operand. When a power of two is meant rather than a bit position, it is referred to as $2^n$, where n is the power of two.

OPERATING REGISTERS

Operating registers are a primary programmable resource of the CRAY-1. They enhance the speed of the system by satisfying the heavy demands for data that are made by the functional units. A single functional unit may require one to three operands per clock period and may deliver results at a rate of one per clock period. Moreover, multiple functional units can be in use concurrently. To meet these requirements, the CRAY-1 has five sets of registers; three primary sets and two intermediate sets. The three primary sets of registers are vector, scalar, and address designated in this manual as V, S, and A, respectively. These registers are considered primary because functional units can access them directly. For the scalar and address registers, an intermediate level of registers exists which is not accessible to the functional units. These registers act as buffers for the primary registers. Block transfers are possible between these registers and memory so that the number of memory references required for scalar and address operands is greatly reduced. The intermediate registers that support scalar registers are referred to as T registers. The intermediate registers that support the address registers are referred to as B registers.
V REGISTERS

Eight V registers, each with 64 elements are the major computational registers of the CRAY-1. Each element of a V register has 64 bits. When associated data is grouped into successive elements of a V register, the register quantity may be considered a vector. Examples of vector quantities are rows or columns of a matrix or elements of a table.

Computational efficiency is achieved by processing each element of a vector identically. Vector instructions provide for the iterative processing of successive vector register elements. A vector operation begins by obtaining operands from the first element of one or more V registers and delivering the result to the first element of a V register. Successive elements are provided each clock period and as each operation is performed, the result is delivered to successive elements of the result V register. The vector operation continues until the number of operations performed by the instruction equals a count specified by the contents of the vector length (VL) register. Vectors having lengths exceeding 64 are handled under program control in groups of 64 and a remainder.

A result may be received by a V register and retransmitted as an operand to a subsequent operation in the same clock period. This use of a register as both a result and operand register allows for the "chaining" of two or more vector operations together. In this mode, two or more results may be produced per clock period.

The contents of a V register are transferred to or from memory in a block mode by specifying a first word address in memory, an increment for the memory address, and a vector length. The transfer then proceeds beginning with the first element of the V register at a maximum rate of one word per clock period, depending upon bank conflicts.

Single-word data transfers are possible between an S register and an element of a V register.

In this manual, the V registers are individually referred to by the letter V and a numeric subscript in the range 0 through 7. Vector instructions
reference V registers by allowing specification of the subscript as the i, j, or k designator as described in section 4 of this manual.

Individual elements of a V register are designated in this manual by decimal numbers in the range 00 through 63.

**V register reservations**
The term "reservation" describes the register condition when a register is in use and therefore not available for use as a result or as an operand register for another operation. During execution of a vector instruction, reservations are placed on the operand V registers and on the result V register. These reservations are placed on the registers themselves, not on individual elements of the V register.

A reservation for a result register is lifted during "chain slot" time. Chain slot time is the clock period that occurs at functional unit time plus two clock periods. During this clock period, the result is available for use as an operand in another vector operation. Chain slot time has no effect on the reservation placed on operand V registers.

A V register may serve only one vector operation as the source of one or both operands.

No reservation is placed on the VL register during vector processing. If a vector instruction employs an S register, no reservation is placed on the S register. It may be modified in the next instruction after vector issue. The length of each vector operation is maintained apart from the VL register. Vector operations employing different lengths may proceed concurrently.

The A₀ and Ak registers in a vector memory reference are treated in a similar fashion. They are available for modification immediately after use.

The vector store instruction (177) is blocked from chain slot execution.

The vector read instruction (176) is blocked from chain slot execution if the memory increment is a multiple of eight.
VECTOR CONTROL REGISTERS

Two registers are associated with vector registers and provide control information needed in the performance of vector operations. They are the vector length (VL) register and the vector mask (VM) register.

VL register
The 7-bit vector length register can be set to 0 through 100\textsubscript{8} and specifies the length of all vector operations performed by vector instructions and the length of the vectors held by the V registers. It controls the number of operations performed for instructions 140 through 177. The VL register may be set to an A register value through use of the 0020 instruction.

VM register
The vector mask register has 64 bits, each of which corresponds to a word element in a vector register. Bit 0 corresponds to element 0, bit 63 to element 63. The mask is used in conjunction with vector merge and test instructions to allow operations to be performed on individual vector elements.

The vector mask register may be set from an S register through the 003 instruction or may be created by testing a vector register for condition using the 175 instruction. The mask controls element selection in the vector merge instructions (146 and 147).
S REGISTERS

The eight 64-bit S registers are the principal scalar registers for the CPU. These registers serve as the source and destination for operands in the execution of scalar arithmetic and logical instructions. The related functional units perform both integer and floating point arithmetic operations.

S registers may furnish one operand in vector instructions. Single-word transmissions of data between an S register and an element of a V register are also possible.

Data can move directly between memory and S registers or can be placed in T registers as an intermediate step. This allows buffering of scalar operands between S registers and memory.

Data can also be transferred between A and S registers.

Another use of the S registers is for setting or reading the vector mask (VM) register or the real-time clock register.

At most, one S register can be entered with data during each clock period. Issue of an instruction is delayed if it would cause data to arrive at the S registers at the same time as data already being processed which is scheduled to arrive from another source.

When an instruction issues that will deliver new data to an S register, a reservation is set for that register to prevent issue of instructions that read the register until the new data has been delivered.

In this manual, the S registers are individually referred to by the letter S and a numeric subscript in the range 0 through 7. Instructions reference S registers by allowing specification of the subscript as the i, j, or k designator as described in section 4 of this manual. The only register to which an implicit reference is made is the S₀ register. The use of this register is implied in the following branch instructions:

014 through 017.

Refer to section 4 for additional information concerning the use of S registers by instructions.
T REGISTERS

There are sixty-four 64-bit T registers in the computation section. The T registers are used as intermediate storage for the S registers.

Data may be transferred between T and S registers and between T registers and memory. The transfer of a value between a T register and an S register requires only one clock period. T registers reference memory through block read and block write instructions. Block transfers occur at a maximum rate of one word per clock period. No reservations are made for T registers and no instructions can issue during block transfers to and from T registers.

In this manual, T registers are referred to by the letter T and a 2-digit octal subscript in the range 00 through 77. Instructions reference T registers by allowing specification of the octal subscript as the jk designator as described in section 4 of this manual.

A REGISTERS

The eight 24-bit A registers serve a variety of applications. They are primarily used as address registers for memory references and as index registers but also are used to provide values for shift counts, loop control, and channel I/O operations. In address applications, they are used to index the base address for scalar memory references and for providing both a base address and an index address for vector memory references.

The address functional units support address and index generation by performing 24-bit integer arithmetic on operands obtained from A registers and delivering the results to A registers.

Data can move directly between memory and A registers or can be placed in B registers as an intermediate step. This allows buffering of the data between A registers and memory.

Data can also be transferred between A and S registers.

The vector length register is set by transmitting a value to it from an A register.
At most, one A register can be entered with data during each clock period. Issue of an instruction is delayed if it would cause data to arrive at the A registers at the same time as data already being processed which is scheduled to arrive from another source.

When an instruction issues that will deliver new data to an A register, a reservation is set for that register to prevent issue of instructions that read the register until the new data has been delivered.

In this manual, the A registers are individually referred to by the letter A and a numeric subscript in the range 0 through 7. Instructions reference A registers by allowing specification of the subscript as the h, i, j, or k designator as described in section 4 of this manual. The only register to which an implicit reference is made is the A0 register. The use of this register is implied in the following instructions:

010 through 013
034 through 037
176 and 177

Refer to section 4 for additional information concerning the use of A registers by instructions.

B REGISTERS

There are sixty-four 24-bit B registers in the computation section. The B registers are used as intermediate storage for the A registers. Typically, the B registers will contain data to be referenced repeatedly over a sufficiently long span that it would not be desirable to retain the data in either A registers or in memory. Examples of uses are loop counts, variable array base addresses, and dimensions.

The transfer of a value between an A register and a B register requires only one clock period. A block of B registers may be transferred to or from memory at the maximum rate of one 24-bit value per clock period. No reservations are made for B registers and no instructions can issue during block transfers to and from B registers.
In this manual, B registers are individually referred to by the letter B and a 2-digit octal subscript in the range 00 through 77. Instructions reference B registers by allowing specification of the octal subscript as the jk designator as described in section 4 of this manual. The only B register to which an implicit reference is made is the B_00 register. On execution of the return jump instruction (007), register B_00 is set to the next instruction parcel address (P) and a branch to an address specified by ijkM occurs. Upon receiving control, the called routine will conventionally save (B_00) so that the B_00 register will be free for the called routine to initiate return jumps of its own. When a called routine wishes to return to its caller, it restores the saved address and executes a 005 instruction. This instruction, which is a branch to (Bjk), causes the address saved in Bjk to be entered into P as the address of the next instruction parcel to be executed.

**FUNCTIONAL UNITS**

Instructions other than simple transmits or control operations are performed by hardware organizations known as functional units. Each unit implements an algorithm or a portion of the instruction set. Units are independent; a number of functional units can be in operation at the same time.

A functional unit receives operands from registers and delivers the result to a register when the function has been performed. The units operate essentially in three-address mode with source and destination addressing limited to register designators.

All functional units perform their algorithms in a fixed amount of time; no delays are possible once the operands have been delivered to the unit. The amount of time required from delivery of the operands to the unit to the completion of the calculation is termed the "functional unit time" and is measured in 12.5 nsec clock periods.

The functional units are all fully segmented. This means that a new set of operands for unrelated computation may enter a functional unit each
clock period even though the functional unit time may be more than one
clock period. This segmentation is made possible by capturing and holding
the information arriving at the unit or moving within the unit at the end
of every clock period.

Twelve functional units are identified in this manual and are arbitrarily
described in four groups: address, scalar, vector, and floating point.
The first three groups each act in conjunction with one of the three
primary register types, A, S, and V, to support the address, scalar, and
vector modes of processing available in the CRAY-1. The fourth group,
floating point, can support either scalar or vector operations and will
accept operands from or deliver results to S or V registers accordingly.

ADDRESS FUNCTIONAL UNITS

The address functional units perform 24-bit integer arithmetic on operands
obtained from A registers and deliver the results to an A register. The
arithmetic is two's complement.

Address add unit

The address add unit performs 24-bit integer addition and subtraction. The
unit executes instructions 030 and 031. The addition and subtraction are
performed in a similar manner. However, the two's complement subtraction
for the 031 instruction occurs as follows. The one's complement of the Ak
operand is added to the Aj operand. Then a one is added in the low order
bit position of the result.

No overflow is detected in the functional unit.

The functional unit time is two clock periods.

Address multiply unit

The address multiply unit executes instruction 032 which forms a 24-bit
integer product from two 24-bit operands. No rounding is performed.

The functional unit does not detect overflow of the product.

The functional unit time is six clock periods.
SCALAR FUNCTIONAL UNITS

The scalar functional units perform operations on 64-bit operands obtained from S registers and in most cases deliver the 64-bit results to an S register. The exception is the population/leading zero count unit which delivers its 7-bit result to an A register.

Four functional units are exclusively associated with scalar operations and are described here. Three functional units are used for both scalar and vector operations and are described under the section entitled Floating Point Functional Units.

Scalar add unit
The scalar add unit performs 64-bit integer addition and subtraction. It executes instructions 060 and 061. The addition and subtraction are performed in a similar manner. However, the two's complement subtraction for the 061 instruction occurs as follows. The one's complement of the Sk operand is added to the Sj operand. Then a one is added in the low order bit position of the result.
No overflow is detected in the unit.
The functional unit time is three clock periods.

Scalar shift unit
The scalar shift unit shifts the entire 64-bit contents of an S register or shifts the double 128-bit contents of two concatenated S registers. Shift counts are obtained from an A register or from the jk portion of the instruction. Shifts are end off with zero fill. For a double shift, a circular shift is effected if the shift count does not exceed 64 and the i and j designators are equal and non-zero.

The scalar shift unit executes instructions 052 through 057. Single-register shift instructions, 052 through 055, are executed in two clock periods. Double-register shift instructions, 056 and 057, are executed in three clock periods.
Scalar logical unit
The scalar logical unit performs bit-by-bit manipulation of 64-bit quantities obtained from S registers. It executes instructions 042 through 051, the mask and Boolean instructions.

The scalar logical unit is an integral part of the modules containing the S registers. Since data does not have to leave the modules for the function to be performed, operations require only one clock period.

Population/leading zero count unit
This functional unit executes instructions 026 and 027. Instruction 026, which counts the number of bits having a value of one in the operand, executes in four clock periods. Instruction 027, which counts the number of bits of zero preceding a one bit in the operand, executes in three clock periods. For either instruction, the 64-bit operand is obtained from an S register and the 7-bit result is delivered to an A register.

VECTOR FUNCTIONAL UNITS
Most vector functional units perform operations on operands obtained from one or two V registers or from a V register and an S register. The reciprocal unit, which requires only one operand, is an exception. Results from a vector functional unit are delivered to a V register.

Successive operand pairs are transmitted to a functional unit each clock period. The corresponding result emerges from the functional unit n clock periods later where n is the functional unit time and is constant for a given functional unit. The vector length determines the number of operand pairs to be processed by a functional unit.

Three functional units are exclusively associated with vector operations and are described in this subsection. Three functional units are associated with both vector operations and scalar operations and are described in the subsection entitled Floating Point Functional Units. When a floating point unit is used for a vector operation, the general description of vector functional units given in this subsection applies.

Vector functional unit reservation
A functional unit engaged in a vector operation remains busy during each clock period and may not participate in other operations. In this state,
the functional unit is said to be reserved. Other instructions that require the same functional unit will not issue until the previous operation is completed. Only one functional unit of each type is available to the vector instruction hardware. When the vector operation completes, the reservation is dropped and the functional unit is then available for another operation.

**Recursive characteristic of vector functional units**

In a vector operation, the result register (designated by i in the instruction) is not normally the same V register as the source of either of the operands (designated by j or k). However, turning the output stream of a vector functional unit back into the input stream by setting i to the same register designator as j or k may be desirable under certain circumstances since it provides a facility for reducing 64 elements down to just a few. The number of terms generated by the partial reduction is determined by the number of values that can be in process in a functional unit at one time (i.e., functional unit time + 2CP).

When the i designator is the same as the j or k designator, a recursive characteristic is introduced into the vector processing because of the way in which element counters are handled. At the beginning of an operation for which i is the same as j or k, the element counters for both the operand register and the operand/result register are set to zero. The element counter for the operand/result register is held at zero and does not begin incrementing until the first result arrives from the functional unit at functional unit time + 2 CP. This counter then begins to advance by one each clock period. Note that until f.u. + 2, the initial contents of element zero of the operand/result register are repeatedly sent to the functional unit. The element counter for the other operand register, however, immediately begins advancing by one on each successive clock period.
thus sending the contents of elements 0, 1, 2, ... on successive clock periods. Thus, the first f.u. + 2 elements of the operand/result register contain results based on the contents of element 0 of the operand/result register and on successive elements of the other operand register. These f.u. + 2 elements then provide one of the operands used in calculating the results for the next f.u. + 2 elements. The third group of f.u. + 2 elements of the operand/result register contains results based on the results delivered to the second group of f.u. + 2 elements, and so on until the final group of f.u. + 2 elements is generated as determined by the vector length.

As an example, consider the summation of a vector of floating point numbers where the initial conditions for the vector operation are the following:
- All elements of register V1 contain floating point values.
- Register V2 will provide one set of operands and will receive the results. Element 0 of this register contains a 0 value.
- The vector length register (VL) contains 64.

A floating point add instruction (171212) is then executed using register V1 for one operand and using register V2 as an operand/result register. This instruction uses the floating point add unit which has a functional unit time of 6 CP causing sums to be generated in groups of eight (f.u. + 2 = 8). The final eight partial sums of the 64 elements of V1 are contained in elements 56 through 63 of V2. Specifically, elements of V2 contain the following sums:

\[
\begin{align*}
(V_{200}) &= (V_{200}) + (V_{100}) \\
(V_{201}) &= (V_{200}) + (V_{101}) \\
(V_{202}) &= (V_{200}) + (V_{102}) \\
(V_{203}) &= (V_{200}) + (V_{103}) \\
(V_{204}) &= (V_{200}) + (V_{104}) \\
(V_{205}) &= (V_{200}) + (V_{105}) \\
(V_{206}) &= (V_{200}) + (V_{106}) \\
(V_{207}) &= (V_{200}) + (V_{107}) \\
(V_{208}) &= (V_{200}) + (V_{108}) = (V_{200}) + (V_{100}) + (V_{108}) \\
(V_{209}) &= (V_{201}) + (V_{109}) = (V_{200}) + (V_{101}) + (V_{109}) \\
(V_{210}) &= (V_{202}) + (V_{110}) = (V_{200}) + (V_{102}) + (V_{110})
\end{align*}
\]
(contents of register V2, continued)

\[
\begin{align*}
(V_{21}) &= (V_{203}) + (V_{11}) = (V_{200}) + (V_{103}) + (V_{11}) \\
(V_{22}) &= (V_{204}) + (V_{112}) = (V_{200}) + (V_{104}) + (V_{112}) \\
(V_{23}) &= (V_{205}) + (V_{113}) = (V_{200}) + (V_{105}) + (V_{113}) \\
(V_{24}) &= (V_{206}) + (V_{114}) = (V_{200}) + (V_{106}) + (V_{114}) \\
(V_{25}) &= (V_{207}) + (V_{115}) = (V_{200}) + (V_{107}) + (V_{115}) \\
(V_{26}) &= (V_{208}) + (V_{116}) = (V_{200}) + (V_{108}) + (V_{116}) \\
&\vdots \\
(V_{255}) &= (V_{248}) + (V_{156}) = (V_{200}) + (V_{108}) + (V_{116}) \ldots + (V_{156}) \\
(V_{256}) &= (V_{249}) + (V_{157}) = (V_{200}) + (V_{109}) + (V_{117}) \ldots + (V_{157}) \\
(V_{257}) &= (V_{250}) + (V_{158}) = (V_{200}) + (V_{110}) + (V_{118}) \ldots + (V_{158}) \\
(V_{258}) &= (V_{251}) + (V_{159}) = (V_{200}) + (V_{111}) + (V_{119}) \ldots + (V_{159}) \\
(V_{259}) &= (V_{252}) + (V_{160}) = (V_{200}) + (V_{112}) + (V_{120}) \ldots + (V_{160}) \\
(V_{260}) &= (V_{253}) + (V_{161}) = (V_{200}) + (V_{113}) + (V_{121}) \ldots + (V_{161}) \\
(V_{261}) &= (V_{254}) + (V_{162}) = (V_{200}) + (V_{114}) + (V_{122}) \ldots + (V_{162}) \\
(V_{262}) &= (V_{255}) + (V_{163}) = (V_{200}) + (V_{115}) + (V_{123}) \ldots + (V_{163})
\end{align*}
\]

Note that if an integer summation were performed instead of a floating point summation, five partial sums would be generated and placed in elements 59 through 63 since the functional unit time for the integer add unit is 3 CP. Assuming that the same registers are used as for the previous example but that the registers now contain integer values, the last five elements of V2 would contain the following values:

\[
\begin{align*}
(V_{259}) &= (V_{200}) + (V_{104}) + (V_{109}) + (V_{114}) \ldots + (V_{159}) \\
(V_{260}) &= (V_{200}) + (V_{108}) + (V_{105}) + (V_{110}) \ldots + (V_{155}) + (V_{160}) \\
(V_{261}) &= (V_{200}) + (V_{101}) + (V_{106}) + (V_{111}) \ldots + (V_{156}) + (V_{161}) \\
(V_{262}) &= (V_{200}) + (V_{102}) + (V_{107}) + (V_{112}) \ldots + (V_{157}) + (V_{162}) \\
(V_{263}) &= (V_{200}) + (V_{103}) + (V_{108}) + (V_{113}) \ldots + (V_{158}) + (V_{163})
\end{align*}
\]

This recursive characteristic of vector processing is applicable to any vector operation, arithmetic or logical. The value initially placed in element 0 of the operand/result register will depend on the operation being performed. For example, when using the floating point multiply unit, element 0 of the operand/result register will usually be set to an initial value of 1.0.
Vector add unit
The vector add unit performs 64-bit integer addition and subtraction for a vector operation and delivers the results to elements of a V register. The unit executes instructions 154 through 157. The addition and subtraction are performed in a similar manner. However, for the subtraction operations, 156 and 157, the Vk operand is complemented prior to addition and during the addition a one is added into the low order bit position of the result.
No overflow is detected by the unit.
The functional unit time for the vector add unit is three clock periods.

Vector shift unit
The vector shift unit shifts the entire 64-bit contents of a V register element or the 128-bit value formed from two consecutive elements of a V register. Shift counts are obtained from an A register. Shifts are end-off with zero fill.
The vector shift unit executes instructions 150 through 153. Functional unit time is four clock periods.

Vector logical unit
The vector logical unit performs bit-by-bit manipulation of 64-bit quantities for instructions 140 through 147. The unit also performs the logical operations associated with the vector mask instruction, 175. Because the 175 instruction uses the same functional unit as instructions 140 through 147, it cannot be chained with these logical operations.
Functional unit time is two clock periods.

FLOATING POINT FUNCTIONAL UNITS
The three floating point functional units perform floating point arithmetic for both scalar and vector operations. When executing a scalar instruction, operands are obtained from S registers and the result is delivered to an S register. When executing most vector instructions, operands are obtained from pairs of V registers or from a V register and an S register and the results are delivered to a V register. The reciprocal instruction, which has only one input operand, is an exception.
A floating point unit is reserved during execution of a vector instruction. Information on floating point out-of-range conditions is contained in the subsection entitled Floating Point Arithmetic.

**Floating point add unit**
The floating point add unit performs addition or subtraction of 64-bit operands in floating point format. The unit executes instructions 062, 063, and 170 through 173. Functional unit time is six clock periods. A result is normalized even if the operands are unnormalized. Out-of-range exponents are detected as described under Floating Point Arithmetic.

**Floating point multiply unit**
The floating point multiply unit executes instructions 060 through 067 and 160 through 167. These instructions provide for full and half precision multiplication of 64-bit operands in floating point format and for computing two minus a floating point product for reciprocal iterations. The half-precision product is rounded; the full-precision product is either rounded or unrounded. Input operands are assumed to be normalized. The unit delivers a normalized result except that the result is not guaranteed to be normalized if the input operands are not normalized. Out-of-range exponents are detected as described under Floating Point Arithmetic. However, if both operands have zero exponents, the result is considered as an integer product and is not normalized. Functional unit time is seven clock periods.

**Reciprocal approximation unit**
The reciprocal approximation unit finds the approximate reciprocal of a 64-bit operand in floating point format. The unit executes instructions 070 and 174. Functional unit time is 14 clock periods. The result is normalized. The input operand is assumed to be normalized; the uppermost bit of the coefficient is not tested but is assumed to be set in the computation.
ARITHMETIC OPERATIONS

Functional units in the CRAY-1 either perform two's complement integer arithmetic or perform floating point arithmetic.

INTEGER ARITHMETIC

All integer arithmetic, whether 24 bits or 64 bits, is two's complement and is so represented in the registers as illustrated in figure 3-2. The address add unit and address multiply unit perform 24-bit arithmetic. The scalar add unit and the vector add unit perform 64-bit arithmetic.

![Two's Complement Integer (24 Bits)](image1)

2's COMPLEMENT INTEGER (24 BITS)

![Two's Complement Integer (64 Bits)](image2)

2's COMPLEMENT INTEGER (64 BITS)

Figure 3-2. Integer data formats

Multiplication of two fractional operands may be accomplished using the floating point multiply instruction. The floating point multiply unit recognizes the conditions where both operands have zero exponents as a special case and returns the upper 48 bits of the product of the coefficients as the coefficient of the result and leaves the exponent field zero.

Division of integers would require that they first be converted to floating point format and then divided using the floating point units.
FLOATING POINT ARITHMETIC

Floating point numbers are represented in a standard format throughout the CPU. This format is a packed representation of a binary coefficient and an exponent or power of two. The coefficient is a 48-bit signed fraction. The sign of the coefficient is separated from the rest of the coefficient as shown in figure 3-3. Since the coefficient is signed magnitude, it is not complemented for negative values.

![Binary Point Diagram](image)

Figure 3-3. Floating point data format

The exponent portion of the floating point format is represented as a biased integer in bits 1 through 15. The bias that is added to the exponents is 40000<sub>8</sub>. The positive range of exponents is 40000<sub>8</sub> through 57777<sub>8</sub>. The negative range of exponents is 37777<sub>8</sub> through 20000<sub>8</sub>. Thus, the unbiased range of exponents is the following:

\[
2^{-20000_{8}} \text{ through } 2^{+17777_{8}}
\]

In terms of decimal values, the floating point format of the CRAY-1 allows the expression of numbers accurate to about 15 decimal digits in the approximate decimal range of \(10^{-2500}\) through \(10^{+2500}\).

A zero value or an underflow result is not biased and is represented as a word of all zeros.

A negative zero is not generated by any functional unit.
Normalized floating point

A non-zero floating point number in packed format is normalized if the most significant bit of the coefficient is non-zero. This condition implies that the coefficient has been shifted to the left as far as possible and therefore the floating point number has no leading zeros in the coefficient.

When a floating point number has been created by inserting an exponent of 40060\textsubscript{8} into a word containing a 48-bit integer, the result should be normalized before being used in a floating point operation. Normalization is accomplished by adding the unnormalized floating point operand to zero. Since S\textsubscript{0} provides a 64-bit zero when used in the S\textsubscript{j} field of an instruction, a normalize of an operand in S\textsubscript{k} can be performed using the following instruction:

\texttt{06210k}

S\textsubscript{i} contains the normalized result.

Floating point range errors

Overflow of the floating point range is indicated by an exponent value of 60000\textsubscript{8} or greater in packed format. Underflow is indicated by an exponent value of 17777\textsubscript{8} or less in packed format. Detection of the overflow condition will initiate an interrupt if the floating point mode flag is set in the mode register and monitor mode is not in effect. The floating point mode flag can be set or cleared by an object program. The object program has the responsibility to clear the f.p. mode flag via a 0022 instruction at the beginning of each vector branch sequence and resetting it via a 0021 instruction after the merge.

Detection of floating point error conditions by the floating point units is described in the following paragraphs.
Floating point add unit - A floating point add range error condition is generated for scalar operands when the larger incoming exponent is greater than or equal to 60000\(_8\). The floating point error flag is set and an exponent of 60000\(_8\) is sent to the result register along with the computed coefficient, as in the following example:

\[
\begin{array}{c}
60000.4 \text{ Range error} \\
+ 57777.4 \\
\hline
60000.6 \text{ Result register.}
\end{array}
\]

Floating point multiply unit - In the floating point multiply unit, if the exponent of either operand is greater than or equal to 60000\(_8\) or if the sum of the two exponents is greater than or equal to 60000\(_8\), the floating point error flag is set and an exponent of 60000\(_8\) is sent to the result register along with the computed coefficient.

An underflow condition is detected when the result exponent is less than or equal to 17777\(_8\) and causes an all zero exponent and coefficient to be returned to the result register.

Underflow is also generated when either, but not both, of the incoming exponents is zero. Both exponents equal to zero is treated as an integer multiply and the result is treated normally with no normalization shift of the result allowed.

Floating point reciprocal approximation unit - For the floating point approximation unit, an incoming operand with an exponent less than or equal to 20001\(_8\) or greater than or equal to 60000\(_8\) causes a floating point range error. The error flag is set and an exponent of 60000\(_8\) is sent to the result register along with the computed coefficient.
Double precision numbers

The CRAY-1 does not provide special hardware for performing double or multiple precision operations. Double precision computations with 95-bit accuracy are available through software routines provided by Cray Research.

Addition algorithm

Floating point addition or subtraction is performed in a 49-bit register. Trial subtraction of the exponents occurs to select the operand to be shifted down for aligning the operands. The larger exponent operand carries the sign and the shift is always to the right. Bits shifted out of the register are lost; no round-up takes place.

![Diagram of 49-bit floating point addition](image)

Figure 3-4. 49-bit floating point addition
**Multiplication algorithm**

The floating point multiply unit in the CRAY-1 computer has an input of 48 bits of coefficient into a multiply pyramid (figure 3-5). The pyramid truncates part of the lower bits of the 96-bit product. To adjust for this truncation, a constant is unconditionally added above the truncation.

Considering that the binary point is to the left of the top bit of the pyramid, that is, at $2^{-1}$, the maximum value of the truncated amount is approximately $2^{-59} \times 317 + 2^{-96}$ or about $5.5 \times 10^{-16}$. Therefore, the effect of the truncation constant on the entire multiply pyramid is a product variation in the following range:

$$1.16 \times 10^{-16} \text{ to } 6.66 \times 10^{-16}$$

The net result of this on the 48-bit fraction transmitted from the functional unit is the possibility of rounding up $2^{-48}$.

In a full precision rounded multiply, a round bit is entered into the pyramid at $2^{-49}$ and allowed to propagate up the pyramid. However, in this case, the product bit $2^{-49}$ is forced to zero.

The following table illustrates the effects of multiply truncation and rounding.

<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>3 11 16 21 26 37 36 35 34 1 2 4 9 16 21 26 31 36 35 34 33 32</td>
</tr>
<tr>
<td></td>
<td>1 2 4 9 19 32 42 52 62 72 70 68 66</td>
</tr>
<tr>
<td></td>
<td>1 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 5 3</td>
</tr>
<tr>
<td></td>
<td>1 0 0 1 1 1 1 0 1 0 0 0 0 0 0 0</td>
</tr>
<tr>
<td></td>
<td>256 32 16 8 4 1</td>
</tr>
<tr>
<td></td>
<td>k k R</td>
</tr>
</tbody>
</table>

Max. missing log. prod. 8
Missing carry

$2^{-59} \times 317 \approx 5.5 \times 10^{-16}$

$2^{-52} \times 3 \approx 6.66 \times 10^{-16}$

$2^{-49} \approx 1.776 \times 10^{-15}$
Logical products are formed to the left of this line. No computation is performed to the right of this line.
Note that reversing the multiplier and multiplicand operands could cause slightly different results, that is, $A \times B$ is not necessarily the same as $B \times A$.

For a half-precision multiply, round bits are entered into the pyramid at bit positions $2^{-32}$ and $2^{-31}$. A carry resulting from this entry is allowed to propagate up and a 31-bit result ($2^{-1}$ to $2^{-30}$) is transmitted back. If the result requires a left shift, the bottom bit ($2^{-30}$) will be zero.

A few simplified examples may help to illustrate the CRAY-1 multiplication algorithm. Each of these examples uses only 6-bit arithmetic to aid understanding of this algorithm and its differences from the conventional algorithm. The multiplication is shown in the usual school presentation (intermediate additions are not shown).

**CASE 1 - RESULT FROM CRAY-1 ALGORITHM 1 BIT HIGH**

$0.5 \times 0.6$

**CRAY-1 algorithm (binary)**

<table>
<thead>
<tr>
<th>.101000</th>
<th>.110000</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>[000]</td>
<td>1</td>
</tr>
<tr>
<td>[00]</td>
<td></td>
</tr>
<tr>
<td>[000]</td>
<td></td>
</tr>
<tr>
<td>[101000]</td>
<td></td>
</tr>
<tr>
<td>[101000]</td>
<td></td>
</tr>
<tr>
<td>.011110000</td>
<td>Round bit</td>
</tr>
</tbody>
</table>

$0.111101 \times 2^{-1} = .75_8 \times 2^{-1}$

**Conventional algorithm (binary)**

<table>
<thead>
<tr>
<th>.101000</th>
<th>.110000</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>.011110000000</td>
<td>truncate</td>
</tr>
</tbody>
</table>

$0.111100 \times 2^{-1} = .74_8 \times 2^{-1}$
CASE 2 - CRAY-1 ALGORITHM ROUNDS CORRECTLY AND IS COMMUTATIVE

0.74 x 0.53

CRAY-1 algorithm, both orders of multiplication

\[
\begin{array}{ll}
.111100 & .101010 \\
.101010 & .111100 \\
\hline
.000000 & .000000 \\
1 & 1 \\
\hline
.100111000 & .100111010 \\
& 1 \\
\hline
.100111 = .47_8 & .100111 = .47_8 \\
\end{array}
\]

Conventional Algorithm

\[
\begin{array}{ll}
.111100 & .101010 \\
\hline
.000000 & .000000 \\
1 & 1 \\
\hline
.100111000 & .100111010 \\
\hline
.100111 = .47_8 \\
\end{array}
\]

CASE 3 - CRAY-1 ALGORITHM NOT COMMUTATIVE, 1 BIT LOW IN ONE ORDER, ROUNDS CORRECTLY IN THE OTHER ORDER.

CRAY-1 algorithm, both orders of multiplication

\[
\begin{array}{ll}
.101011 & .110010 \\
.110010 & .101011 \\
\hline
.000000 & .000000 \\
1 & 1 \\
\hline
.100001010 & .100001100 \\
\hline
.100001 = 41_8 & .100010 = 42_8 \\
\end{array}
\]

Round bit

Truncate

Conventional Algorithm

\[
\begin{array}{ll}
.101011 & .110010 \\
\hline
.000000 & .000000 \\
1 & 1 \\
\hline
.10000110110 & .10010 = .42_8 \\
\end{array}
\]

Round bit
Division algorithm

The CRAY-1 performs floating point division by the method of reciprocal approximation. This facilitates the hardware implementation of a fully-segmented functional unit. Operands may enter the reciprocal unit each clock period because of this segmentation. In vector mode, results are produced at a one clock period rate. These results may be used in other vector operations during chaining because all functional units in the CRAY-1 have the same result rate.

The division algorithm that computes \( S_1 / S_2 \) to full precision requires four operations:

1. \( S_3 = 1/S_2 \)  
   Reciprocal approximation
2. \( S_4 = (2 - S_3 \times S_2) \)  
   Reciprocal iteration
3. \( S_5 = S_1 \times S_3 \)  
   Numerator * approximation
4. \( S_6 = S_4 \times S_5 \)  
   Half-precision quotient * correction factor

The approximation is based on Newton's method. The reciprocal approximation at step 1 is correct to 30 bits. The additional Newton iteration at step 2 increases this accuracy to 47 bits. This iteration is applied as a correction factor with a full-precision multiply operation.

Where 31 bits of accuracy is sufficient, the reciprocal approximation instruction may be used with the half-precision multiply to produce a half-precision quotient.

The 18 low-order bits of the half-precision results are returned as zeros with a round applied to the low-order bit of the 30-bit result.

A scalar quotient is computed in 29 clock periods since operations 2 and 3 issue in successive clock periods.

A vector quotient requires effectively three vector times since operations 1 and 3 are chained together. This hides one of the multiply operations. A vector time is one clock period for each element in the vector.

For example, two 50-element vectors are divided in about 3 * 50 clock periods. This estimate does not include overhead associated with the functional units.
LOGICAL OPERATIONS

The scalar and vector logical units perform bit-by-bit manipulation of 64-bit quantities. Operations provide for forming logical products, differences, sums and merges.

A logical product is the AND function:

| operand one | 1 0 1 0 |
| operand two | 1 1 0 0 |
| result      | 1 0 0 0 |

A logical difference is the exclusive OR function:

| operand one | 1 0 1 0 |
| operand two | 1 1 0 0 |
| result      | 0 1 1 0 |

A logical sum is the inclusive OR function:

| operand one | 1 0 1 0 |
| operand two | 1 1 0 0 |
| result      | 1 1 1 0 |
INSTRUCTION ISSUE AND CONTROL

This section describes the instruction buffers and registers involved with instruction issue and control. Figure 3-6 illustrates the general flow of instruction parcels through the registers and buffers.

Figure 3-6. Relationship of instruction buffers and registers

P REGISTER
The P register is a 22-bit register which indicates the next parcel of program code to enter the next instruction parcel (NIP) register in a linear program sequence. The upper 20 bits of the P register indicate the word address for the program word in memory. The lower two bits indicate the parcel within the word. The content of the P register is normally advanced as each parcel successfully enters the NIP register. The value in the P register normally corresponds to the parcel address for the parcel currently moving to the NIP register.
The P register is entered with new data on an instruction branch or on an exchange sequence. It is then advanced sequentially until the next branch or exchange sequence. The value in the P register is stored directly into the terminating exchange package during an exchange sequence.

The P register is not master cleared. A noisy value is stored in the terminating exchange package at address zero during the dead start sequence.

CIP REGISTER
The CIP (current instruction parcel) register is a 16-bit register which holds the instruction waiting to issue. If this instruction is a two-parcel instruction, the CIP register holds the upper half of the instruction and the LIP holds the lower half. Once an instruction enters the CIP register, it must issue. Issue may be delayed until previous operations have been completed but then the current instruction waiting for issue must proceed. Data arrives at the CIP register from the NIP register. The indicators which make up the instruction are distributed to all modules which have mode selection requirements when the instruction issues.

The control flags associated with the CIP register are generally master cleared. The register itself is not and a noisy instruction will issue during the master clear sequence.

NIP REGISTER
The NIP (next instruction parcel) register is a 16-bit register which holds a parcel of program code prior to entering the CIP register. A parcel of program code which has entered the NIP register must be executed. There is no mechanism to discard it.
If issue of the instruction in the CIP register is delayed, the data in the NIP register is held over for the next clock period. Data entry to the NIP register is blocked for the second parcel of a two-parcel instruction. The resulting blank is then issued at the CIP register at the proper time as a do nothing instruction. A blank instruction differs from a 000 instruction only in that a true 000 instruction causes an error interrupt.

Data entry in the NIP register is also blocked when the arriving data is not valid. This occurs on crossing buffer boundaries and on branching as well as on interrupt conditions.

The NIP register is not master cleared. A noisy instruction may issue during the master clear interval before the interrupt condition blocks data entry into the NIP register.

LIP REGISTER

The LIP (lower instruction parcel) register is a 16-bit register which holds the lower half of a two-parcel instruction at the time the two-parcel instruction issues from the CIP register. This register is almost the same as the NIP register except that it contains valid data at times when the same data has been blocked from entering the NIP register.

INSTRUCTION BUFFERS

There are four instruction buffers in the CRAY-1, each of which holds 64 consecutive 16-bit instruction parcels (figure 3-7). Instruction parcels are held in the buffers prior to being delivered to the NIP or LIP registers.

The beginning instruction parcel in a buffer always has a parcel address that is an even multiple of 100\text{\textit{b}}. This allows the entire range of addresses for instructions in a buffer to be defined by the high-order 16 bits of the beginning parcel address. For each buffer, there is a 16-bit beginning address register that contains this value.

The beginning address registers are scanned each clock period. If the high-order 18 bits of the P register match one of the beginning addresses,
an in-buffer condition exists and the proper instruction parcel is selected from the instruction buffer. An instruction parcel to be executed is normally sent to the NIP. However, the second half of a two-parcel instruction is blocked from entering the NIP and is sent to the LIP, instead, and is available when the upper half issues from the CIP. At the same time, a blank parcel is entered into the NIP.

On an in-buffer condition, if the instruction is in a different buffer than the previous instruction, a change of buffers occurs necessitating a two clock period delay of issue.

An out-of-buffer condition exists when the high-order 18 bits of the P register do not match any instruction buffer beginning address. When this condition occurs, instructions must be loaded into one of the instruction buffers from memory before execution can continue. The
instruction buffer that receives the instructions is determined by a two-bit counter. Each occurrence of an out-of-buffer condition causes the counter to be incremented by one so that the buffers are selected in rotation.

Buffers are loaded from memory four words per clock period, an operation that fully occupies memory. The first group of 16 parcels delivered to the buffer always contains the instruction required for execution. For this reason, the branch out of buffer time is a constant 14 clock periods.† The remaining groups arrive at a rate of 16 parcels per clock period and circularly fill the buffer.

An instruction buffer is loaded with one word of instructions from each of the 16 memory banks‡. The first four instruction parcels residing in an instruction buffer are always from bank 0. Figure 3-7 illustrates the organization of parcels and words in an instruction buffer.

An exchange sequence voids the instruction buffers by setting their beginning address registers to all ones. This prevents a match with the P register and causes one of the buffers to be loaded.

Both forward and backward branching is possible within the buffers. A branch does not cause reloading of an instruction buffer if the instruction being branched to is within one of the buffers. Multiple copies of instruction parcels cannot occur in the instruction buffers. Because instructions are held in instruction buffers prior to issue, no attempt should be made to dynamically modify instruction sequences. As long as the unmodified instruction is in an instruction buffer, the modified instruction in memory will not be loaded into an instruction buffer.

Although optimization of code segment lengths for instruction buffers is not a prime consideration when programming the CRAY-1, the number and size of the buffers and the capability for both forward and backward branching can be used to good advantage. Large loops containing up to 256 consecutive instruction parcels can be maintained in the four buffers or as an alternative, one could have a main program sequence in one or two of the buffers which makes repeated calls to short subroutines maintained in the other buffers. The program and subroutines remain in the buffers undisturbed as long as no out-of-buffer condition causes a buffer to be reloaded.

† Refer to 8 Bank Phasing Option, section 5.
EXCHANGE MECHANISM

Exchange mechanism refers to the technique employed in the CRAY-1 for switching instruction execution from program to program. This technique involves the use of blocks or program parameters known as exchange packages and a CPU operation referred to as an exchange sequence. Three special registers are instrumental in the exchange mechanism. These are the exchange address (XA) register, the mode (M) register, and the flag (F) register.

XA REGISTER

The XA (exchange address) register specifies the first word address of a 16-word exchange package loaded by an exchange operation. The register contains the upper eight bits of a 12-bit field that specifies the address. The lower bits of the field are always zero; an exchange package must begin on a 16-word boundary. The 12-bit limit requires that the absolute address be in the lower 4096 words of memory.

When an execution interval terminates, the exchange sequence exchanges the contents of the registers with the contents of the exchange package at (XA)*16 in memory.

M REGISTER

The M (mode) register is a four-bit register that contains part of the exchange package for a currently active program. The four bits are selectively set during an exchange sequence. Bit 37, the floating point error mode flag, can be set or cleared during the execution interval for a program through use of the 0021 and 0022 instructions. The remaining bits are not altered during the execution interval for the exchange package and can be altered only when the exchange package is inactive in storage. Bits are assigned as follows in word two of the exchange package.

Bit 36  Correctable memory error mode flag. When this bit is set, interrupts on correctable errors are enabled.

Bit 37  Floating point error mode flag. When this bit is set, interrupts on floating point errors are enabled.

Bit 38  Uncorrectable memory error mode flag. When this bit is set, interrupts on uncorrectable memory errors are enabled.

Bit 39  Monitor mode flag. When this bit is set, all interrupts other than memory errors are inhibited.
F REGISTER

The F (flag) register is a nine-bit register that contains part of the exchange package for the currently active program. This register contains nine flags which are individually identified with the exchange package in figure 3-8. Setting any of these flags causes interruption of the program execution. When one or more flags are set, a request interrupt signal is sent to initiate an exchange sequence. The content of the F register is stored along with the rest of the exchange package and the monitor program can analyze the nine flags for the cause of the interruption. Before the monitor program exchanges back to the package, it may clear the flags in the F register area of the package. If any of the bits is set, another exchange will occur immediately.

Any flag, other than the memory error flag, can be set in the F register only if the currently active exchange package is not in monitor mode. This means that these flags will set only if the highest order bit of the M register is zero. With the exception of the memory error flag, if the program is in monitor mode and the conditions for setting an F register are otherwise present, the flag remains cleared and no exchange sequence is initiated.

EXCHANGE PACKAGE

An exchange package is a 16-word block of data in memory which is associated with a particular computer program. It contains the basic parameters necessary to provide continuity from one execution interval for the program to the next. These parameters consist of the following:

- Program address register (P) - 22 bits
- Base address register (BA) - 18 bits
- Limit address register (LA) - 18 bits
- Mode register (M) - 4 bits
- Exchange address register (XA) - 8 bits
- Vector length register (VL) - 7 bits
- Flag register (F) - 9 bits
- Current contents of the eight A registers
- Current contents of the eight S registers
Registers

S Syndrome bits
RAB Read address for error (where B is bank)
P Program address
BA Base address
LA Limit address
XA Exchange address
VL Vector length

E - Error type (bits 0,1)
10 Uncorrectable memory
01 Correctable memory

R - Read mode (bits 10,11)
00 Scalar
01 I/O
10 Vector
11 Fetch

M - Modes+
36 Interrupt on correctable memory error
37 Interrupt on floating point
38 Interrupt on uncorrectable memory error
39 Monitor mode

F - Flags+
31 Console interrupt
32 RTC interrupt
33 Floating point error
34 Operand range
35 Program range
36 Memory error
37 I/O interrupt
38 Error exit
39 Normal exit

†Bit position from left of word

Figure 3-8. Exchange package
The exchange package contents are arranged in a 16-word block as shown in figure 3-8. Data is swapped from memory to the computer operating registers and back to memory by the exchange sequence. This sequence exchanges the data in a currently active exchange package, which is residing in the operating registers, with an inactive exchange package in memory. The XA address of the currently active exchange package specifies the address of the inactive exchange package to be used in the swap. The data is exchanged and a new program execution interval is initiated by the exchange sequence.

The B register, T register, and V register contents are not swapped in the exchange sequence. The data in these registers must be stored and replaced as required by specific coding in the monitor program which supervises the object program execution.

Memory error data

Two bits in the Mode (M) register determine whether or not the exchange package contains data relevant to a memory error if one occurs prior to an exchange sequence. These are bit 36, the "Interrupt on correctable memory error bit" and bit 38, the "Interrupt on uncorrectable memory error bit". The error data, consisting of four fields of information, appears in the exchange package if bit 38 is set and an uncorrectable memory error is detected or if bit 36 is set and correctable memory error is encountered.

Error type (E) - The type of error encountered, uncorrectable or correctable, is indicated in bits 0 and 1 of the first word of the exchange package. Bit 0 is set for an uncorrectable memory error; bit 1 is set for a correctable memory error.

Syndrome (S) - The eight syndrome bits used in detecting the error are returned in bits 2 through 9 of the first word of the exchange package. Refer to section 5 for additional information.
Read mode (R) - This field indicates the read mode in progress when the
error occurred and consists of bits 10 and 11 of the first word of the
exchange package. These bits assume the following values:

00  Scalar
01  I/O
10  Vector
11  Instruction fetch

Read address (RAB) - The RAB field contains the address at which the error
occurred. Bits 12 through 15 (B) of the first word of the exchange package
contain bits $2^3$ through $2^0$ of the address and may be considered as the bank
address; bits 0 through 15 (RA) of the second word of the exchange package
contain bits $2^{19}$ through $2^4$ of the address.

Active exchange package
An active exchange package is an exchange package which is currently
residing in the computer operating registers. The interval of time in
which the exchange package is active is called the execution interval for
the exchange package and also for the program with which it is associated.
The execution interval begins with an exchange sequence in which the
subject exchange package moves from memory to the operating registers.
The execution interval ends as the exchange package moves back to
memory in a subsequent exchange sequence.

EXCHANGE SEQUENCE

The exchange sequence is the vehicle for moving an inactive exchange
package from memory into the operating registers and at the same time
moving the currently active exchange package from the operating registers
back into memory. This swapping operation is done in a fixed sequence
when all computational activity associated with the currently active
exchange package has stopped. The same 16-word block of memory is used
as the source of the inactive exchange package and the destination of the
currently active exchange package. The location of this block is
specified by the content of the exchange address register and is a part of
the currently active exchange package. The exchange sequence may be initiated in three different ways.

1. Dead start sequence
2. Interrupt flag set
3. Program exit

**Initiated by dead start sequence**
The dead start sequence forces the exchange address register content to zero and also forces a 000 code in the NIP register. These two actions cause the execution of a program error exit using memory address zero as the location of the exchange package. The inactive exchange package at address zero is then moved into the operating registers and a program is initiated using these parameters. The exchange package stored at address zero is largely noise as a result of the dead start operation and is in effect discarded by the subsequent entry of new data at these storage addresses.

**Initiated by interrupt flag set**
An exchange sequence can be initiated by setting any one of the nine interrupt flags in the F register. One or more flags set result in a request interrupt signal which initiates an exchange sequence.

**Initiated by program exit**
There are two program exit instructions that cause the initiation of an exchange sequence. The timing of the instruction execution is the same in either case and the difference is only in which of the two flags in the F register is set. The two instructions are:

- Program code 000 - Error exit
- Program code 004 - Normal exit

The two exits provide a means for a program to request its own termination. A non-monitor (object) program will usually use the normal exit instruction to exchange back to the monitor program. The error exit allows for termination of an object program that has branched into an unused area of memory or into a data area. The exchange address selected is the same as for a normal exit.
There is a flag in the F register for each of these instructions. The appropriate flag is set providing the currently active exchange package is not in monitor mode. The inactive exchange package called in this case is normally one that executes in monitor mode and the flags are sensed for evaluation of the cause of program termination.

The monitor program selects an inactive exchange package for activation by setting the address of the inactive exchange package into the XA register and then executing a normal exit instruction.

Exchange sequence issue conditions
An exchange sequence initiated by other than a 000 or 004 instruction has the following hold issue conditions, execution time, and special cases. The corresponding information for the 000 and 004 instructions is provided with the instruction descriptions in Section 4 of this manual.

Hold issue conditions:
- Instruction buffer data invalid
- NIP not blank
- Wait exchange flag not set
- S, V, or A registers busy

Execution time: 49 CPs

Special cases:
- Block instruction issue
- Block I/O references
- Block fetch
EXCHANGE PACKAGE MANAGEMENT

Each 16-word exchange package resides in an area defined during system
dead start that must lie within the lower 4096 words of memory. The
package at address 0 is that of the monitor program. Other packages
provide for object programs and monitor tasks. These packages lie
outside of the field lengths for the programs they represent as
determined by the base and limit addresses for the programs. Only the
monitor program has a field defined so that it can access all of memory
including the exchange package areas. This allows the monitor program
to define or alter all exchange packages other than its own when it is
the currently active exchange package.

Proper management of exchange packages dictates that a non-monitor
program always exchange back to the monitor program that exchanged to
it. This assures that the program information is always swapped back
into its proper exchange package.

Consider the case where exchange packages exist for programs A, B, and C.
Program A is the monitor program, program B is a user program, and program
C is an interrupt processing program.

The monitor program, A, begins an execution interval following dead start.
No interrupts can terminate its execution interval since it is in monitor
mode. The monitor program voluntarily exits by issuing a 004 exit
instruction. Before doing so, however, it sets the contents of the XA
register to point to B's exchange package so that B will be the next
program to execute and it sets the exit address in B's exchange package
to point back to the monitor.

The exchange sequence to B causes the exit address from B's exchange
package to be entered in the XA register. At the same time, the exchange
address in the XA register goes to B's exchange package area along with all
other program parameters for the monitor program. When the exchange is
complete, program B begins its execution interval.
Suppose further that while B is executing, an interrupt flag sets
initiating an exchange sequence. Since B cannot alter the XA register,
the exit is back to the monitor program. Program B's parameters swap back
into B's exchange package area; the monitor program parameters held in
B's package during the execution interval swap back into the operating
registers.

The monitor, upon resuming execution, determines that an interrupt has
caused the exchange and sets the XA register to call the proper interrupt
processor into execution. It does this by setting XA to point to the
exchange package for program C. Then, it clears the interrupt and
initiates execution of C by executing a 004 exit instruction. Depending
on the design of the operating system, the interrupt processor program
could execute in monitor mode or in user mode.

MEMORY FIELD PROTECTION

Each object program at execution time has a designated field of memory
holding instructions and data. The field limits are specified by the
monitor program when the object program is loaded and initiated. The
field may begin at any word address that is a multiple of 16 and may
continue to another address that is also a multiple of 16. The field
limits are contained in two registers, the base address register (BA)
and the limit address register (LA), which are described later in this
subsection.

All memory addresses contained in the object program code are relative
to the base address which begins the defined field. It is, therefore,
not possible for an object program to read or alter any memory location
with a lower absolute address than the base address. Each object program
reference to memory is also checked against the limit address to determine
if the address is within the bounds assigned. A memory reference beyond
the assigned field limit is prevented from altering the memory content
and for a non-monitor mode program, creates an error condition that
terminates program execution. The program or operand range flag is set

2240004

3-43
to indicate the error correction. The monitor program upon resuming execution determines the cause of the interrupt and takes appropriate action, perhaps terminating the user program.

**BA REGISTER**

The 18-bit BA register holds the base address of the user field during the execution interval for each exchange package. The contents of this register are interpreted as the upper 18 bits of a 22-bit memory address. The lower four bits of the address are assumed zero. Absolute memory addresses are formed by adding \((BA) \times 16\) to the relative address specified by the CPU instructions. The BA register always indicates a bank 0 memory address.

**LA REGISTER**

The 18-bit LA register holds the limit address of the user field during the execution interval for each exchange package. The contents of LA are interpreted as the upper 18 bits of a 22-bit memory address. The lower four bits of the address are assumed zero. The LA register always indicates a bank 0 memory address.

The final address that can be executed or referenced by a program is at \([((LA) \times 2^n) - 1\]. Note that the \((LA)\) is absolute, not relative; it is not added to \((BA)\).

**DEAD START SEQUENCE**

The dead start sequence is that sequence of operations required to start a program running in the CPU after power has been turned off and then turned on again. All registers in the machine, all control latches, and all words in memory are assumed to be noisy after power has been turned on. The sequence of operations required to begin a program is initiated by the maintenance control unit. This unit sequences the following operations:

1. Turns on master clear signal.
2. Turns on I/O clear signal.
3. Turns off I/O clear signal.
4. Loads memory via MCU channel.
5. Turns off master clear signal.

The master clear signal stops all internal computation and forces the critical control latches to predetermined states. The I/O signal clears the input channel address registers to zero and sets an active status. The maintenance control unit then loads an initial exchange package and monitor program. The exchange package must be located at address zero in memory. Turning off the master clear signal initiates the exchange sequence to read this package and begin execution of the monitor program. Subsequent actions are dictated by the design of the operating system.
SECTION 4

INSTRUCTIONS
INSTRUCTIONS

INSTRUCTION FORMAT

Each instruction is either a one-parcel (16-bit) instruction or a two-parcel (32-bit) instruction. Instructions are packed four parcels per word. Parcels in a word are numbered from left to right as 0 through 3 and can be addressed in branch instructions. A two-parcel instruction may begin in any parcel of a word and may span a word boundary. A two-parcel instruction that begins in the fourth parcel of a word ends in the first parcel of the next word. No padding to word boundaries is required.

Instructions have the following general form:

\[
\begin{array}{cccccc}
4 & 3 & 3 & 3 & 16 & \\
g & h & i & j & k & m \\
\end{array}
\]

| First parcel | Second parcel |

Figure 4-1. General format for instructions

Five variants of this general format use the fields in different ways. Two of these variant forms are two-parcel formats, two are one-parcel formats, and one is either a one-parcel or a two-parcel format.

ARITHMETIC, LOGICAL FORMAT

For arithmetic and logical instructions, a 7-bit operation code (gh) is followed by three 3-bit address fields. The first field, i, designates the result register. The j and k fields designate the two operand registers or are combined to designate a 6-bit B or T register address. This format is illustrated in figure 4-2.
SHIFT, MASK FORMAT

The shift and mask instructions consist of a 7-bit operation code (gh) followed by a 3-bit field and a 6-bit field. The 3-bit i field designates the result and operand registers. The 6-bit combined jk field specifies a shift or mask count. This format is illustrated in figure 4-3.

IMMEDIATE CONSTANT FORMAT

The instructions that enter immediate constants into A registers have either a one-parcel or a two-parcel form. Only the two-parcel form exists for entering immediate constants into S registers. For the one-parcel form, the j and k fields are combined to give a 6-bit quantity. For the
two-parcel form, the j, k, and m fields are combined to give a 22-bit quantity. In either form, a 7-bit operation code (gh) and a 3-bit result field designating a result register precede the immediate constant. Figure 4-4 illustrates the instruction format for immediate constant instructions.

![Diagram of 16-bit instruction format](image)

![Diagram of 32-bit instruction format](image)

Figure 4-4. Format for immediate constant instructions

MEMORY TRANSFER FORMAT

Instructions that transfer data between the A or S registers and memory require a 32-bit format. For these instructions, a 4-bit operation code (g) is followed by two 3-bit fields and a 22-bit field. The first 3-bit field (h) designates an index (A) register.

When the h field is zero, the special value of zero is considered to be the address index. Contents of Ah are not affected. The second 3-bit field (i) designates a result or source register. The 22-bit field formed by j, k, and m, specifies a memory word address. The upper two bits of the j field are unused. An operand range error occurs if either bit is set.

Figure 4-5 illustrates the format of memory transfer instructions.
Figure 4-5. Format for memory transfer instructions

BRANCH FORMAT

In general, the branch instructions are two-parcel instructions. A 7-bit operation code \((gh)\) is followed by a 25-bit field formed by combining \(i, j, k,\) and \(m\). The 25-bit field contains a parcel address and allows branching to a quarter-word boundary. The 3-bit \(i\) field is unused. A program range error occurs if either of the two low-order bits of \(i\) is set; the high-order bit of \(i\) is ignored.

Figure 4-6 illustrates the two-parcel format for branch instructions.

Figure 4-6. Two-parcel format for branch instructions
The unconditional branch to (Bjk) instruction requires only one parcel. For this instruction, there is a 7-bit operation code (gh) followed by a null i field and a combined jk field which specifies a B register that contains a parcel address. The format is not illustrated.

SPECIAL REGISTER VALUES

The $S_0$ and $A_0$ registers provide special values when referenced in the j or k fields of an instruction. In these cases, the special value is used as the operand and the actual value of the $S_0$ or $A_0$ register is ignored. Such a use does not alter the actual value of the $S_0$ or $A_0$ register. If $S_0$ or $A_0$ is used in the i field, the actual value of the register is provided as the operand.

<table>
<thead>
<tr>
<th>Field</th>
<th>Operand value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ai, i = 0</td>
<td>$(A_0)$</td>
</tr>
<tr>
<td>Aj, j = 0</td>
<td>0</td>
</tr>
<tr>
<td>Ak, k = 0</td>
<td>1</td>
</tr>
<tr>
<td>Si, i = 0</td>
<td>$(S_0)$</td>
</tr>
<tr>
<td>Sj, j = 0</td>
<td>0</td>
</tr>
<tr>
<td>Sk, k = 0</td>
<td>$2^{63}$</td>
</tr>
<tr>
<td>Ah, h = 0</td>
<td>0</td>
</tr>
</tbody>
</table>

INSTRUCTION ISSUE

Instructions are read a parcel at a time from the instruction buffers and delivered to the NIP register. The instruction issues and is passed to the CIP register when the conditions in the functional unit and registers are such that the functions required for execution may be performed without conflicting with a previously issued instruction. Instruction parcels may issue at a maximum rate of one per clock period. Once an instruction has been delivered to the CIP it is considered as issued and it must be completed in a fixed time frame following its final clock period in the CIP register. No delays are allowed from issue to delivery of data to the destination operating registers.

Entry to the NIP is blocked for the second half of a two-parcel instruction. The parcel is delivered to the LIP register, instead. The blank NIP for the second parcel is issued as a do-nothing instruction in the CIP.
INSTRUCTION DESCRIPTIONS

This section contains detailed information about individual instructions or groups of related instructions. Descriptions are presented in the octal code sequence defined by the gh fields. Each subsection begins with boxed information consisting of the format and a brief summary of each instruction described in the subsection. The appearance of an m in a format designates that the instruction consists of two parcels. An x in the format signifies that the field containing the x is ignored during instruction execution.

Following the header information is a more detailed description of the instruction or instructions, including a list of hold issue conditions, execution time, and special cases. Hold issue conditions refer to those conditions that delay issue of an instruction until the conditions are met.

Instruction issue time assumes that if an instruction issues at clock period n, the next instruction will issue at clock period n + issue time if its issue conditions have been met.
This instruction is treated as an error condition and an exchange sequence occurs. The content of the instruction buffers is voided by the exchange sequence. If monitor mode is not in effect, the error exit flag in the F register is set. All instructions issued prior to this instruction are run to completion. When the results of previously issued instructions have arrived at the operating registers, an exchange occurs to the exchange package designated by the contents of the XA register. The program address stored in the exchange package on the terminating exchange sequence is advanced by one count from the address of the error exit instruction. The error exit instruction is not generally used in program code. Its purpose is to halt execution of an incorrectly coded program that branches into an unused area of memory or into a data area.

**Hold issue conditions**

034 - 037 in process  
Exchange in process

**Execution time**

Instruction issue 50 CPs

**Special cases**

None
This instruction performs specialized functions useful to the operating system. Functions are selected through the i designator. The instruction is treated as a pass instruction if the monitor mode bit is not set or if the i designator is 5, 6, or 7.

Subfunctions defined by the i designator are as follows:

- **0010jk**: Set the current address (CA) register for the channel indicated by (Aj) to (Ak) and activate the channel
- **0011jk**: Set the limit address (CL) register for the channel indicated by (Aj) to (Ak)
- **0012jk**: Clear the interrupt flag and error flag for the channel indicated by (Aj)
- **0013jk**: Enter the XA register with (Aj)
- **0014jk**: Enter the real-time clock register with (Sj)

When the i designator is 0, 1, or 2, the instruction controls the operation of the I/O channels. Each channel has two registers that direct the channel activity. The CA register for a channel contains the address of the current channel word. The CL register specifies the limit address. In programming the channel, the CL register is initialized and setting CA activates the channel. As the transfer continues, CA is incremented toward CL. When (CA) = (CL), the transfer is complete for words at initial (CA) through (CL)-1.

When the j designator is 0 or when the content of Aj is less than 2 or greater than 25, the functions are executed as pass instructions. When the k designator is 0, CA or CL is set to 1.

When the i designator is 3, the instruction transmits bits $2^{11}$ through $2^4$ of (Aj) to the exchange address (XA) register. When the j designator is 0, the XA register is cleared.
When the i designator is 4, the instruction transmits the contents of Sj to the real-time clock register. When the j designator is 0, the real-time clock is cleared.

Hold issue conditions
  034 - 037 in process
  Exchange in process
  For 0010 and 0011, Aj or Sj or Ak reserved
  For 0012 or 0013, Aj or Sj or Ak reserved
  For 0014, Aj or Sj or Ak reserved

Execution time
  Instruction issue 1 CP

Special cases
  If the program is not in monitor mode, instruction becomes a no-op although all hold issue conditions remain effective.

For 0010, 0011, and 0012:
  If j = 0, instruction is a no-op
  If \((Aj) < 2\) or \((Aj) \geq 31_8\), instruction is a no-op
  If \(k = 0\), CA or CL is set to 1

For 0013:
  If j = 0, XA register is cleared

For 0014:
  If j = 0, RTC register is cleared

Correct priority interrupting channel number can be read (via 033 instruction) 2 CP after issue of 0012 instruction.
This instruction enters the vector length (VL) register with a value determined by the contents of Ak. The low order seven bits of (Ak) are entered into the VL register. The number of operations performed is determined by first subtracting one from the contents of VL and then adding one to the low-order six bits of the result. For example, if (VL) = 100\textsubscript{8}, then 100-1 = 77 and 77+1 = 100. However, if (VL) = 0, then 0-1 = 177 and 77+1 = 100. Thus, the number of vector operations is 64 when the content of Ak is 0 or 64 before executing the 0020 instruction.

**Hold issue conditions**
- 034 - 037 in process
- Exchange in process
- Ak reserved

**Execution time**
- Instruction issue 1 CP
- VL register ready 1 CP

**Special cases**
- Maximum vector length is 64
- (Ak) = 1 if k = 0
- (VL) = 0 if k ≠ 0 and (Ak) = 0
0021xx  Set f.p. mode flag in M register
0022xx  Clear f.p. mode flag in M register

These instructions set (0021xx) or clear (0022xx) the floating point mode flag in the M register. They do not check the previous state of the flag (there is no way of testing the flag).

When set, the floating point mode flag enables interrupts on floating point overflow errors as described in Section 3.

The object program has the responsibility of clearing the f.p. mode flag at the beginning of a vector branch sequence and of resetting the flag after the merge.

Hold issue conditions
034 - 037 in process
Exchange in process
Ak reserved

Execution time
Instruction issue 1 CP

Special cases
None
003xjx Transmit (Sj) to vector mask

This instruction enters the vector mask (VM) register with the contents of Sj. The VM register is cleared if the j designator is zero. This instruction is used in conjunction with the vector merge instructions (146 and 147) in which an operation is performed depending on the contents of VM.

**Hold issue conditions**
- 034 - 037 in process
- Exchange in process
- Sj reserved
- 003 in process - unit busy 3 CPs
- 14x in process - unit busy (VL) + 4 CPs
- 175 in process - unit busy (VL) + 4 CPs

**Execution time**
- Instruction issue 1 CP
- VM ready in 3 CPs except for use in 073 instruction
- For 073 instruction, VM ready in 6 CPs

**Special cases**
- (Sj) = 0 if j = 0
004xxx Normal exit

This instruction causes an exchange sequence. The contents of the instruction buffers are voided by the exchange sequence. If monitor mode is not in effect, the normal exit flag in the F register is set. All instructions issued prior to this instruction are run to completion. When all results have arrived at the operating registers as a result of previously issued instructions, an exchange sequence occurs to the exchange package designated by the contents of the XA register. The program address stored in the exchange package is advanced one count from the address of the normal exit instruction. This instruction is used to issue a monitor request from a user program.

Hold issue conditions

034 - 037 in process
Exchange in process

Execution time

Instruction issue 50 CPS

Special cases

Block instruction issue
Begin exchange sequence
005xjk  Branch to (Bjk)

This instruction sets the P register to the parcel address specified by the contents of Bjk causing execution to continue at that address. The instruction is used to return from a subroutine.

Hold issue conditions
  034 - 037 in process
  Exchange in process

Execution time
  Instruction issue:
    Both parcels of branch in a buffer and branch address in a buffer  7 CPS
    Both parcels of branch in a buffer and branch address not in a buffer  16 CPS
    Second parcel of branch not in a buffer and branch address in a buffer  16 CPS
    Second parcel of branch not in a buffer and branch address not in a buffer  25 CPS

Special cases
  The parcel following an 005 instruction is not used for branching; however, it can cause a delay of the 005 instruction if it is out of buffer. See execution times.
This two-parcel instruction sets the P register to the parcel address specified by the low order 22 bits of the ijk field. Execution continues at that address. The high order bit of the ijk field is ignored.

Hold issue conditions
034 - 037 in process
Exchange in process

Execution time

Instruction issue:
Both parcels of branch in the same buffer and branch address in a buffer 5 CPs
Both parcels of branch in the same buffer and branch address not in a buffer 14 CPs
Both parcels of branch in different buffers and branch address in a buffer 7 CPs
Both parcels of branch in different buffers and branch address not in a buffer 16 CPs
Second parcel of branch not in a buffer and branch address in a buffer 16 CPs
Second parcel of branch not in a buffer and branch address not in a buffer 25 CPs

Special cases
None
007ijkm Return jump to ijk; set $E_{00}$ to (P)

This two-parcel instruction sets register $E_{00}$ to the address of the following parcel. The P register is then set to the parcel address specified by the low order 22 bits of the ijk field. Execution continues at that address. The high order bit of the ijk field is ignored. The purpose of this instruction is to provide a return linkage for subroutine calls. The subroutine is entered via a return jump. The subroutine returns to the caller at the instruction following the call by executing a branch to the contents of a B register.

**Hold issue conditions**

- 034 - 037 in process
- Exchange in process

**Execution time**

Instruction issue:

- Both parcels of branch in the same buffer and branch address in a buffer: 5 CPs
- Both parcels of branch in the same buffer and branch address not in a buffer: 14 CPs
- Both parcels of branch in different buffers and branch address in a buffer: 7 CPs
- Both parcels of branch in different buffers and branch address not in a buffer: 16 CPs
- Second parcel of branch not in a buffer and branch address in a buffer: 16 CPs
- Second parcel of branch not in a buffer and branch address not in a buffer: 25 CPs

**Special cases**

- None
010i^km Branch to i^km if \((A_0) = 0\)
011i^km Branch to i^km if \((A_0) \neq 0\)
012i^km Branch to i^km if \((A_0)\) positive
013i^km Branch to i^km if \((A_0)\) negative

These two-parcel instructions test the contents of \(A_0\) for the condition specified by the \(h\) field. If the condition is satisfied, the \(P\) register is set to the parcel address specified by the low order 22 bits of the i^km field and execution continues at that address. The high order bit of the i^km field is ignored. If the condition is not satisfied, execution continues with the instruction following the branch instruction.

**Hold issue conditions**
034 - 037 in process
Exchange in process
\(A_0\) busy in last 2 CPs

**Execution time**

**Instruction issue:**
Both parcels of branch in the same buffer and branch address in a buffer\(\quad 5\) CPs
Both parcels of branch in the same buffer and branch address not in a buffer\(\quad 14\) CPs
Both parcels of branch in different buffers and branch address in a buffer\(\quad 7\) CPs
Both parcels of branch in different buffers and branch address not in a buffer\(\quad 16\) CPs
Second parcel of branch not in a buffer and branch address in a buffer\(\quad 16\) CPs
Second parcel of branch not in a buffer and branch address not in a buffer\(\quad 25\) CPs
Both parcels of branch in the same buffer and branch not taken\(\quad 2\) CPs
Both parcels of branch in different buffers and branch not taken\(\quad 4\) CPs
Second parcel of branch not in a buffer and branch not taken\(\quad 13\) CPs

**Special cases**
\((A_0) = 0\) is considered a positive condition

2240004 4-17 C
014ijkm Branch to ijk if \( S_0 = 0 \)
015ijkm Branch to ijk if \( S_0 \neq 0 \)
016ijkm Branch to ijk if \( S_0 \) positive
017ijkm Branch to ijk if \( S_0 \) negative

These two-parcel instructions test the contents of \( S_0 \) for the condition specified by the \( h \) field. If the condition is satisfied, the \( P \) register is set to the parcel address specified by the low order 22 bits of the ijk field and execution continues at that address. The high order bit of the ijk field is ignored. If the condition is not satisfied, execution continues with the instruction following the branch instruction.

**Hold issue conditions**
- 034 - 037 in process
- Exchange in process
- \( S_0 \) busy in last 2 CPs

**Execution time**

**Instruction issue:**
- Both parcels of branch in the same buffer and branch address in a buffer 5 CPs
- Both parcels of branch in the same buffer and branch address not in a buffer 14 CPs
- Both parcels of branch in different buffers and branch address in a buffer 7 CPs
- Both parcels of branch in different buffers and branch address not in a buffer 16 CPs
- Second parcel of branch not in a buffer and branch address in a buffer 16 CPs
- Second parcel of branch not in a buffer and branch address not in a buffer 25 CPs
- Both parcels of branch in the same buffer and branch not taken 2 CPs
- Both parcels of branch in different buffers and branch not taken 4 CPs
- Second parcel of branch not in a buffer and branch not taken 13 CPs

**Special cases**
- \( (S_0) = 0 \) is considered a positive condition
020ijkm  Transmit jkm to Ai
021ijkm  Transmit complement of jkm to Ai

The 020 instruction enters into Ai a 24-bit value that is composed of the 22-bit jkm field and two upper bits of zero.

The 021 instruction enters into Ai a 24-bit value that is the complement of a value formed by the 22-bit jkm field and two upper bits of zero. The complement is formed by changing all one bits to zero and all zero bits to one. Thus, for the 021 instruction, the upper two bits of Ai are set to one and the instruction provides a means of entering a negative value into Ai. The instructions are both two-parcel instructions.

**Hold issue conditions**
- 034 - 037 in process
- Exchange in process
- A register access conflict
- Ai reserved

**Execution time**
- Instruction issue:
  - Both parcels in same buffer  2 CPs
  - Parcels in different buffers  4 CPs
  - Second parcel not in a buffer  13 CPs
  - Ai ready  1 CP

**Special cases**
None
022ijk  Transmit jk to Ai

This one-parcel instruction enters the 6-bit quantity from the jk field into the low order 6 bits of Ai. The upper 18 bits of Ai are zeroed. No sign extension occurs.

Hold issue conditions
  034 - 037 in process
  Exchange in process
  A register access conflict
  Ai reserved

Execution time
  Instruction issue  1 CP
  Ai ready  1 CP

Special cases
  None
023ijx  Transmit (Sj) to Ai

This instruction enters the low order 24 bits of (Sj) into Ai. The high order bits of (Sj) are ignored.

Hold issue conditions
034 - 037 in process
Exchange in process
A register access conflict
Ai reserved
Sj reserved

Execution time
Instruction issue 1 CP
Ai ready 1 CP

Special cases
(Sj) = 0 if j = 0
024ijk  Transmit (Bjk) to Ai
025ijk  Transmit (Ai) to Bjk

The 024 instruction enters the contents of Bjk into Ai.
The 025 instruction enters the contents of Ai into Bjk.

**Hold issue conditions**
- 034 - 037 in process
- Exchange in process
- A register access conflict (024 only)
- Ai reserved

**Execution time**
- For 024, Ai ready 1 CP
- Instruction issue for 024 or 025 1 CP

**Special cases**
- None
026ijx  Population count of \((S_j)\) to \(A_i\)

This instruction counts the number of bits set to one in \((S_j)\) and enters the result into the low order 7 bits of \(A_i\). The upper 17 bits of \(A_i\) are zeroed.

The instruction is executed in the population/leading zero count unit.

**Hold issue conditions**
- 034 - 037 in process
- Exchange in process
- A register access conflict
- \(A_i\) reserved
- \(S_j\) reserved

**Execution time**
- Instruction issue: 1 CP
- \(A_i\) ready: 4 CPs

**Special cases**
- \((A_i) = 0\) if \(j = 0\)
Leading zero count of \((S_j)\) to \(A_i\)

This instruction counts the number of leading zeros in \(S_j\) and enters the result into the low order seven bits of \(A_i\). The upper 17 bits of \(A_i\) are zeroed.
The instruction is executed in the population/leading zero count unit.

**Hold issue conditions**
- 034 - 037 in process
- Exchange in process
- A register access conflict
- \(A_i\) reserved
- \(S_j\) reserved

**Execution time**
- Instruction issue: 1 CP
- \(A_i\) ready: 3 CPs

**Special cases**
- \((A_i) = 64\) if \(j = 0\)
- \((A_i) = 0\) if \((S_j)\) is negative
030ijk  Integer sum of (Aj) and (Ak) to Ai
031ijk  Integer difference (Aj) and (Ak) to Ai

These instructions are executed in the address add unit.

The 030 instruction forms the integer sum of (Aj) and (Ak) and enters the result into Ai. No overflow is detected.

The 031 instruction forms the integer difference of (Aj) and (Ak) and enters the result into Ai. No overflow is detected.

Hold issue conditions
034 - 037 in process
Exchange in process
A register access conflict
Ai, Aj, or Ak reserved

Execution time
Instruction issue 1 CP
Ai ready 2 CPs

Special cases
For 030:
(Ai)= (Ak)  if j = 0 and k ≠ 0
(Ai)= 1     if j = 0 and k = 0
(Ai)= (Aj)+1 if j ≠ 0 and k = 0

For 031:
(Ai)= -(Ak)  if j = 0 and k ≠ 0
(Ai)= -1     if j = 0 and k = 0
(Ai)= (Aj)-1 if j ≠ 0 and k = 0
032ijk  Integer product of (Aj) and (Ak) to Ai

This instruction forms the integer product of (Aj) and (Ak) and enters the low order 24 bits of the result into Ai. No overflow is detected.

This instruction is executed in the address multiply unit.

Hold issue conditions
034 - 037 in process
Exchange in process
A register access conflict
Ai, Aj, or Ak reserved

Execution time
Instruction issue 1 CP
Ai ready 6 CPs

Special cases
(Ai) and (Aj) = 0 if j = 0
(Ak) = 1 and (Ai) = (Aj) if k = 0 and j ≠ 0
This instruction enters channel status information into Ai. The j and k designators and the contents of Aj define the desired information.

- **033i0x**: Channel number of highest priority interrupt request to Ai
- **033ij0**: Current address of channel (Aj) to Ai
- **033ij1**: Error flag of channel (Aj) to Ai

The channel number of the highest priority interrupt request is entered into Ai when the j designator is zero. The contents of Aj specifies a channel number when the j designator is nonzero. The value of the current address (CA) register for the channel is entered into Ai when the k designator is an even number. The error flag for the channel is entered into the low order bit of Ai when the k designator is an odd number. The high-order bits of Ai are cleared. The error flag can be cleared only in monitor mode using the 0012 instruction.

The 033 instruction does not interfere with channel operation and is not protected from user execution.

**Hold issue conditions**
- 034 - 037 in process
- Exchange in process
- A register access conflict
- Ai reserved
- Aj reserved

**Execution time**
- Instruction issue 1 CP
- Ai ready 4 CPs
Special cases

$(A_i) = \text{highest priority channel causing interrupt if } (A_j) = 0$

$(A_i) = \text{current address of channel } (A_j) \text{ if } (A_j) \neq 0 \text{ and } k = 0, 2, 4, 6$

$(A_i) = \text{I/O error flag of channel } (A_j) \text{ if } (A_j) \neq 0 \text{ and } k = 1, 3, 5, 7$

$(A_i) = 0 \text{ if } (A_j) = 1$

2 CPs must elapse after an 0012xx instruction issue before issuing an 033100 instruction.
034ijk Block transfer (Ai) words from memory starting at address (A₀) to B registers starting at register jk.
035ijk Block transfer (Ai) words from B registers starting at register jk to memory starting at address (A₀)
036ijk Block transfer (Ai) words from memory starting at address (A₀) to T registers starting at register jk
037ijk Block transfer (Ai) words from T registers starting at register jk to memory starting at address (A₀)

These instructions perform block transfers between memory and B or T registers.

In all of the instructions, the amount of data transferred is specified by the lower seven bits of (Ai). See special cases for details.

The first register involved in the transfer is specified by jk. Successive transfers involve successive B or T registers until B_{77} or T_{77} is reached. Since processing of the registers is circular, B_{00} will be processed after B_{77} and T_{00} will be processed after T_{77} if the count in (Ai) is not exhausted.

The first memory location referenced by the transfer instruction is specified by (A₀). The A₀ register contents are not altered by execution of the instruction. Memory references are incremented by one for successive transfers.

For transfers of B registers to memory, each 24-bit value is right adjusted in the word; the upper 40 bits are zeroed. When transferring from memory to B registers, only the low order 24 bits are transmitted; the upper 40 bits are ignored.
Hold issue conditions

A_0 reserved
A_i reserved
Block sequence flag set (034 - 037, 176, 177)
034 - 037 in process
Exchange in process
Scalar reference in CP2
Rank B data valid
Fetch request in last clock period
I/O memory request

Execution time

For 034, 036:

Instruction issue 14 CPs + (A_i) if (A_i) ≠ 0; 5 CPs if (A_i) = 0

For 035, 037:

Instruction issue 6 CPs + (A_i) if (A_i) ≠ 0; 7 CPs if (A_i) = 0

Special cases

1. Block all issues when in process.
2. Block all I/O references.
3. An out-of-range memory reference will cause an interrupt condition to occur. For 034, 036, the interrupt will occur in 2 CP + 2 issues. For 035, 037, the interrupt will occur in 0 to 2 CP + 2 issues.
4. For 034, 036, memory reference out of limits will allow two parcels to issue. For 035, 037, two to four parcels will issue.
5. An uncorrected memory parity error will allow a minimum of 2 issues and a maximum of 7 CPs + 2 issues.
6. (A_i) = 0 causes a zero block transfer.

200_8 > (A_i) > 100 causes a wrap-around condition
(A_i) > 177_8, bits 27 through 23 are truncated. The block transfer is equal to the value of 2^0 through 2^6.
7. (A_0) is used as the block length if i = 0.
040ijkm    Transmit jkm to Si
041ijkm    Transmit complement of jkm to Si

These two-parcel instructions provide for entering immediate values into an S register.
The 040 instruction enters into Si a 64-bit value that is composed of the 22-bit jkm field and 42 upper bits of zero.
The 041 instruction enters into Si a 64-bit value that is the complement of a value formed by the 22-bit jkm field and 42 upper bits of zero. The complement is formed by changing all one bits to zero and all zero bits to one. Thus, for the 041 instruction, the upper 42 bits of Si are set to one and the instruction provides for entering a negative value into Si.

Hold issue conditions
   034 - 037 in process
   Exchange in process
   S register access conflict
   Si reserved

Execution time
   Instruction issue
   Both parcels in same buffer    2 CPs
   Both parcels in different buffers 4 CPs
   Second parcel not in a buffer 13 CPs
   Si ready    1 CP

Special cases
   None
The **042** instruction generates a mask of 64-jk ones from right to left in Si. Thus, for example, if jk = 0, Si contains all one bits and if jk = 778, Si contains zeros in all but the lowest order bit.

The **043** instruction generates a mask of jk ones from left to right in Si. Thus, for example, if jk = 0, Si contains all zeroed bits and if jk = 778, Si contains ones in all but the lowest order bit.

These instructions are executed in the scalar logical unit.

**Hold issue conditions**
- 034 - 037 in process
- Exchange in process
- S register access conflict
- Si reserved

**Execution time**
- Instruction issue 1 CP
- Si ready 1 CP

**Special cases**
- None
044\text{jik}  \quad \text{Logical product of } (S_j) \text{ and } (S_k) \text{ to } S_i
045\text{jik}  \quad \text{Logical product of } (S_j) \text{ and complement of } (S_k) \text{ to } S_i
046\text{jik}  \quad \text{Logical difference of } (S_j) \text{ and } (S_k) \text{ to } S_i
047\text{jik}  \quad \text{Logical equivalence of } (S_k) \text{ and } (S_j) \text{ to } S_i
050\text{jik}  \quad \text{Scalar merge}
051\text{jik}  \quad \text{Logical sum of } (S_j) \text{ and } (S_k) \text{ to } S_i

These instructions are executed in the scalar logical unit.

The 044 instruction forms the logical product (AND) of \((S_j)\) and \((S_k)\) and enters the result into \(S_i\). Bits of \(S_i\) are set to one when the corresponding bits of \((S_j)\) and \((S_k)\) are one as in the following example:

\[
\begin{align*}
(S_j) &= 1 \ 1 \ 0 \ 0 \\
(S_k) &= 1 \ 0 \ 1 \ 0 \\
(S_i) &= 1 \ 0 \ 0 \ 0
\end{align*}
\]

\((S_j)\) is transmitted to \(S_i\) if the \(j\) and \(k\) designators have the same non-zero value. \(S_i\) is cleared if the \(j\) designator is zero. The sign bit of \((S_j)\) is extracted into \(S_i\) if the \(j\) designator is non-zero and the \(k\) designator is zero.

The 045 instruction forms the logical product (AND) of \((S_j)\) and the complement of \((S_k)\) and enters the result into \(S_i\). Bits of \(S_i\) are set to one when the corresponding bits of \((S_j)\) and the complement of \((S_k)\) are one as in the following example:

\[
\begin{align*}
(S_j) &= 1 \ 1 \ 0 \ 0 \\
(S_k) &= 1 \ 0 \ 1 \ 0 \\
(S_i) &= 0 \ 1 \ 0 \ 0
\end{align*}
\]

\(S_i\) is cleared if the \(j\) and \(k\) designators have the same value or if the \(j\) designator is zero. \((S_j)\) with the sign bit cleared is transmitted to \(S_i\) if the \(j\) designator is non-zero and the \(k\) designator is zero.
The 046 instruction forms the logical difference (exclusive OR) of \((S_j)\) and \((S_k)\) and enters the result into \(S_i\). Bits of \(S_i\) are set to one when the corresponding bits of \((S_j)\) and \((S_k)\) are different as in the following example:

\[
(S_j) = 1100 \\
(S_k) = 1010 \\
(S_i) = 0110
\]

\(S_i\) is cleared if the \(j\) and \(k\) designators have the same nonzero value. \((S_k)\) is transmitted to \(S_i\) if the \(j\) designator is zero and the \(k\) designator is nonzero. The sign bit of \((S_j)\) is complemented and the result is transmitted to \(S_i\) if the \(j\) designator is nonzero and the \(k\) designator is zero.

The 047 instruction forms the logical equivalence of \((S_j)\) and \((S_k)\), and enters the result into \(S_i\). Bits of \(S_i\) are set to one when the corresponding bits of \((S_j)\) and \((S_k)\) are the same as in the following example:

\[
(S_j) = 1100 \\
(S_k) = 1010 \\
(S_i) = 1001
\]

\(S_i\) is set to all ones if the \(j\) and \(k\) designators have the same nonzero value. The complement of \((S_k)\) is transmitted to \(S_i\) if the \(j\) designator is zero and the \(k\) designator is nonzero. All bits except the sign bit of \((S_j)\) are complemented and the result is transmitted to \(S_i\) if the \(j\) designator is nonzero and the \(k\) designator is zero.

The 050 instruction merges the contents of \((S_j)\) with \((S_i)\) depending on the ones mask in \(S_k\). The result is defined by the Boolean equation 
\((S_i) = (S_j)(S_k) + (S_i)(\overline{S_k})\) as illustrated in the following example:

\[
(S_k) = 11110000 \\
(S_i) = 11001100 \\
(S_j) = 10101010 \\
(S_i) = 10101100
\]
The 050 instruction is intended for merging portions of 64-bit words into a composite word. Bits of Si are cleared when the corresponding bits of Sk are one if the j designator is zero and the k designator is nonzero. The sign bit of (Sj) replaces the sign bit of Si if the j designator is nonzero and the k designator is zero. The sign bit of Si is cleared if the j and k designators are both zero.

The 051 instruction forms the logical sum (inclusive OR) of (Sj) and (Sk) and enters the result into Si. Bits of Si are set when one of the corresponding bits of (Sj) and (Sk) is set as in the following example:

\[(Sj) = 1100\]
\[(Sk) = 1010\]
\[(Si) = 1110\]

(Sj) is transmitted to Si if the j and k designators have the same nonzero value. (Sk) is transmitted to Si if the j designator is zero and the k designator is nonzero. (Sj) with the sign bit set to one is transmitted to Si if the j designator is nonzero and the k designator is zero. A ones mask consisting of only the sign bit is entered into Si if the j and k designators are both zero.

Hold issue conditions

034 - 037 in process
Exchange in process
S register access conflict
Si, Sj, and Sk reserved

Execution time

Si ready 1 CP
Instruction issue 1 CP

Special cases

(Sj) = 0 if j = 0
(Sk) = 2^{63} if k = 0
052ijk  Shift (Si) left jk places to So
053ijk  Shift (Si) right 64-jk places to So
054ijk  Shift (Si) left jk places to Si
055ijk  Shift (Si) right 64-jk places to Si

These instructions are executed in the scalar shift unit. They shift values in an S register by an amount specified by jk. All shifts are end off with zero fill.

The 052 instruction shifts (Si) left jk places and enters the result into So.
The 053 instruction shifts (Si) right by 64-jk places and enters the result into So.
The 054 instruction shifts (Si) left jk places and enters the result into Si.
The 055 instruction shifts (Si) right by 64-jk places and enters the result into Si.

**Hold issue conditions**
- 034 - 037 in process
- Exchange in process
- S register access conflict
- Si reserved
- So reserved (052 and 053 only)

**Execution time**
- For 052, 053, So ready 2 CPs
- For 054, 055, Si ready 2 CPs
- Instruction issue 1 CP

**Special cases**
- None
056ijk  Shift (Si) and (Sj) left by (Ak) places to Si
057ijk  Shift (Sj) and (Si) right by (Ak) places to Si

These instructions are executed in the scalar shift unit. They shift 128-bit values fromed by logically joining two S registers. Shift counts are obtained from register Ak. A shift of one place occurs if the k designator is zero.

All shifts are end-off with zero fill. The shift is effectively a circular shift if the shift count does not exceed 64 and the i and j designators are equal and nonzero. For both the 056 and 057 instructions, (Sj) are unchanged.

The 056 instruction performs left shifts of (Si) and (Sj) with (Si) initially the most significant bits of the double register. The high-order 64 bits of the result are transmitted to Si. Si is cleared if the shift count exceeds 127. The 056 instruction produces the same result as the 054 instruction if the shift count does not exceed 63 and the j designator is zero.

The 057 instruction performs right shifts of (Sj) and (Si) with (Sj) initially the most significant bits of the double register. The low-order 64 bits of the result are transmitted to Si. Si is cleared if the shift count exceeds 127. The 057 instruction produces the same result as the 055 instruction if the shift count does not exceed 63 and the j designator is zero.

Hold issue conditions
  034 - 037 in process
  Exchange in process
  S register access conflict
  Si, Sj, or Ak reserved

Execution time
  Si ready  3 CPs
  Instruction issue  1 CP

Special cases
  (Sj) = 0 if j = 0
  (Ak) = 1 if k = 0

2240004  4-37  C
060ijk  Integer sum of (Sj) and (Sk) to Si
061ijk  Integer difference of (Sj) and (Sk) to Si

These instructions are executed in the scalar add unit.

The 060 instruction forms the integer sum of (Sj) and (Sk) and enters
the result into Si. No overflow is detected.

The 061 instruction forms the integer difference of (Sj) and (Sk) and
enters the result into Si. No overflow is detected.

Hold issue conditions
  034 - 037 in process
  Exchange in process
  S register access conflict
  Si, Sj, or Sk reserved

Execution time
  Si ready  3 CPs
  Instruction issue  1 CP

Special cases
For 060:
  (Si) = (Sk)   if j = 0 and k ≠ 0
  (Si) = 2^{63}   if j = 0 and k = 0
  (Si) = (Sj) with 2^{63} complemented if j ≠ 0 and k = 0
For 061:
  (Si) = -(Sk)   if j = 0 and k ≠ 0
  (Si) = (Sj) with 2^{63} complemented if j ≠ 0 and k = 0
062ijk Floating sum of (Sj) and (Sk) to Si
063ijk Floating difference of (Sj) and (Sk) to Si

These instructions are performed by the floating point add unit. Operands are assumed to be in floating point format. The result is normalized even if the operands are unnormalized. Underflow and overflow conditions are described in Section 3.

The 062 instruction forms the sum of the floating point quantities in Sj and Sk and enters the normalized result into Si.

The 063 instruction forms the difference of the floating point quantities in Sj and Sk and enters the normalized result into Si.

Hold issue conditions
034 - 037 in process
Exchange in process
Si register access conflict
Si, Sj, or Sk reserved
170 - 173 in process; unit busy (VL) + 4 CPs

Execution time
Si ready 6 CPs
Instruction issue 1 CP

Special cases
For 062:
(Si) = (Sk) normalized if j = 0 and k ≠ 0
(Si) = (Sj) normalized if (Sj) exponent is valid, j ≠ 0 and k = 0

For 063:
(Si) = -(Sk) normalized if j = 0 and k ≠ 0
(Si) = (Sj) normalized if (Sj) exponent is valid, j ≠ 0 and k = 0

Arithmetic error allows 0 to 9 CPs + 2 parcels to issue before interrupt occurs if f.p. error flag is set.
064ijk  Floating product of (Sj) and (Sk) to Si
065ijk  Half-precision rounded floating product of (Sj) and (Sk) to Si
066ijk  Rounded floating product of (Sj) and (Sk) to Si
067ijk  Reciprocal iteration; 2-(Sj)*(Sk) to Si

These instructions are executed by the floating point multiply unit. Operands are assumed to be in floating point format. The result is not guaranteed to be normalized if the operands are unnormalized.

The 064 instruction forms the product of the floating point quantities in Sj and Sk and enters the result into Si.

The 065 instruction forms the half-precision rounded product of the floating point quantities in Sj and Sk and enters the result into Si. The low order 18 bits of the result are cleared.

The 066 instruction forms the rounded product of the floating point quantities in Sj and Sk and enters the result into Si.

The 067 instruction forms two minus the product of the floating point quantities in Sj and Sk and enters the result into Si. This instruction is used in the divide sequence as described in Section 3 under Floating Point Arithmetic.

Hold issue conditions
  034 - 037 in process
  Exchange in process
  S register access conflict
  Si, Sj, or Sk reserved
  160 - 167 in process; unit busy (VL) + 4 CPs
Execution time

Instruction issue 1 CP
Si ready 7 CPs

Special cases

\((S_j) = 0 \text{ if } j = 0\)
\((S_k) = 2^{63} \text{ if } k = 0\)

Arithmetic error allows 0 to 9 CPs + 2 parcels to issue before interrupt occurs if f.p. error flag is set.
This instruction is executed in the reciprocal approximation unit. The instruction forms an approximation to the reciprocal of the normalized floating point quantity in Sj and enters the result into Si. This instruction occurs in the divide sequence to compute the quotient of two floating point quantities as described in Section 3 under Floating Point Arithmetic.

The reciprocal approximation instruction produces a result that is accurate to 27 bits. A second approximation may be generated to extend the accuracy to 47 bits using the reciprocal iteration instruction.

**Hold issue conditions**
- 034 - 037 in process
- Exchange in process
- Si or Sj reserved
- 174 in process; unit busy (VL) + 4 CPs

**Execution time**
- Si ready 14 CPs
- Instruction issue 1 CP

**Special cases**
An arithmetic error allows 17 CPs + 2 parcels to issue if the f.p. error flag is set.
(Si) is meaningless if (Sj) is not normalized; the unit assumes that bit 247 of (Sj) = 1; no test is made of this bit.
(Sj) = 0 produces a range error; the result is meaningless.
(Sj) = 0 if j = 0.
This instruction performs one of several functions depending on the value of the j designator. The functions are concerned with transmitting information from an A register to an S register and with generating frequently used floating point constants.

071i0k  Transmit (Ak) to Si with no sign extension
071i1k  Transmit (Ak) to Si with sign extension
071i2k  Transmit (Ak) to Si as unnormalized floating point number
071i3k  Transmit constant $0.75 \times 2^{48}$ to Si
071i4k  Transmit constant 0.5 to Si
071i5k  Transmit constant 1.0 to Si
071i6k  Transmit constant 2.0 to Si
071i7k  Transmit constant 4.0 to Si

When the j designator is 0, the 24-bit value in Ak is transmitted to Si. The value is treated as an unsigned integer. The high-order bits of Si are cleared.

When the j designator is 1, the 24-bit value in Ak is transmitted to Si. The value is treated as a signed integer. The sign bit of Ak is extended to the high order bit of Si.

When the j designator is 2, the 24-bit value in Ak is transmitted to Si as an unnormalized floating point quantity. The result can then be added to zero to normalize. For this instruction, the exponent in bits 1 through 15 is set to 40060_8. The sign of the coefficient is set according to the sign of Ak. If the sign bit of Ak is set, the two's complement of Ak is entered into Si as the magnitude of the coefficient and bit 0 of Si is set for the sign of the coefficient.
When the \( j \) designator is 3, the constant \( 0.75 \times 2^{-48} \) is entered into \( Si \).

When the \( j \) designator is 4, 5, 6, or 7, the normalized floating point constant 0.5, 1.0, 2.0, or 4.0, respectively is transmitted to \( Si \).

**Hold issue conditions**

- 034 - 037 in process
- Exchange in process
- \( Si \) register access conflict
- \( Si \) reserved
- \( Ak \) reserved (all instructions)

**Execution time**

- \( Si \) ready 2 CPs
- Instruction issue 1 CP

**Special cases**

\[ (A_q) = 1 \text{ if } k = 0 \]
\[ (Si) = (Ak) \text{ if } j = 0 \]
\[ (Si) = (Ak) \text{ sign extended if } j = 1 \]
\[ (Si) = (Ak) \text{ unnormalized if } j = 2 \]
\[ (Si) = 0.6 \times 2^{60} \text{ (octal) if } j = 3 \]
\[ (Si) = 0.4 \times 2^0 \text{ (octal) if } j = 4 \]
\[ (Si) = 0.4 \times 2^1 \text{ (octal) if } j = 5 \]
\[ (Si) = 0.4 \times 2^2 \text{ (octal) if } j = 6 \]
\[ (Si) = 0.4 \times 2^3 \text{ (octal) if } j = 7 \]
072ixx  Transmit (RTC) to Si
073ixx  Transmit (VM) to Si
074ijk  Transmit (Tjk) to Si
075ijk  Transmit (Si) to Tjk

These instructions transmit register values to Si except for instruction 075 which transmits (Si) to Tjk.

The 072 instruction enters the 64-bit value of the real-time clock into Si. The clock is incremented by one each clock period. The real-time clock is cleared by the operating system at system initialization and can be reset only by the monitor through use of the 0014 instruction.

The 073 instruction enters the 64-bit value of the vector mask (VM) register into Si. The VM register is usually read after having been set by the 175 instruction.

The 074 instruction enters the contents of Tjk into Si.

The 075 instruction enters the contents of Si into Tjk.

**Hold issue conditions**

034 - 037 in process
Exchange in process
Si register access conflict (072, 073, and 074 only)
Si reserved

For 073 only:

175 in process, unit busy (VL) + 6 CPs
003 in process, unit busy 6 CPs

**Execution time**

Instruction issue 1 CP
For 072 through 074, Si ready 1 CP
For 075, Tjk ready 1 CP

**Special cases**

None
076ijk Transmit (Vj element (Ak)) to Si
077ijk Transmit (Sj) to Vi element (Ak)

These instructions transmit a 64-bit quantity between a V register element and an S register.

The 076 instruction transmits the contents of an element of register Vj to Si.

The 077 instruction transmits the contents of register Sj to an element of register Vi.

The low-order six bits of (Ak) determine the vector element for either instruction.

Hold issue conditions

034 – 037 in process
Exchange in process
Ak reserved
Si register access conflict (076 only)
For 076, Si and Vj reserved
For 077, Vi and Sj reserved

Execution time

Instruction issue 1 CP
For 076, Si ready 5 CPs
For 077, Vi ready 3 CPs

Special cases

(Sj) = 0 if j = 0
(Ak) = 1 if k = 0
10hijkm  Read from ((Ah) + jkm) to Ai
11hijkm  Store (Ai) to (Ah) + jkm
12hijkm  Read from ((Ah) + jkm) to Si
13hijkm  Store (Si) to (Ah) + jkm

These two parcel instructions transmit data between memory and an A register or an S register. The content of Ah is added to the signed integer in the jkm field to determine the memory address. If h is 0, (Ah) is 0 and only the jkm field is used for the address. The address arithmetic is performed by an address adder similar to but separate from the address add unit.

The 10h and 11h instructions transmit 24-bit quantities to or from A registers. When transmitting data from memory to an A register, the upper 40 bits of the memory word are ignored. On a store from Ai into memory, the upper 40 bits of the memory word are zeroed.

The 12h and 13h instructions transmit 64-bit quantities to or from register Si.

Hold issue conditions
   034 - 037 in process
   Exchange in process
   Rank A conflict and unit busy 3 CPs
   Rank B conflict and unit busy 2 CPs
   Rank C conflict and unit busy 1 CP
   Storage hold continuation
   Ah reserved
For 10h and 11h only, Ai reserved
For 12h and 13h only, Si reserved
For 12h only, Si register access conflict
Fetch request in last clock period
Execution time

Instruction issue:
Both parcels in same buffer  2 CPs
Parcels in different buffers  4 CPs
Second parcel not in a buffer  13 CPs
10h only, Ai ready  11 CPs
12h only, Si ready  11 CPs
Memory ready for next scalar read or store  4 CPs

Special cases
Rank A conflict, 3 CPs delay before Si ready
Rank B conflict, 2 CPs delay before Si ready
Rank C conflict, 1 CP delay before Si ready
Hold storage, 1 CP delay if 070 access conflict occurs
An uncorrected memory parity error will allow 14 CP + 2 parcels to issue
An out of range error will allow 5 CP + 2 parcels to issue
(Ah) = 0 if h = 0
140_{ijk} \quad \text{Logical products of (S_j) and (V_k elements) to V_i elements}

141_{ijk} \quad \text{Logical products of (V_j elements) and (V_k elements) to V_i elements}

142_{ijk} \quad \text{Logical sums of (S_j) and (V_k elements) to V_i elements}

143_{ijk} \quad \text{Logical sums of (V_j elements) and (V_k elements) to V_i elements}

144_{ijk} \quad \text{Logical differences of (S_j) and (V_k elements) to V_i elements}

145_{ijk} \quad \text{Logical differences of (V_j elements) and (V_k elements) to V_i elements}

146_{ijk} \quad \text{If VM bit = 1, transmit (S_j) to V_i elements}
\quad \text{If VM bit = 0, transmit (V_k elements) to V_i elements}

147_{ijk} \quad \text{If VM bit = 1, transmit (V_j elements) to V_i elements}
\quad \text{If VM bit = 0, transmit (V_k elements) to V_i elements}

These instructions are executed by the vector logical unit. The number of operations performed is determined by the contents of the VL register. All operations start with element zero of the V_i, V_j, or V_k register and increment the element number by one for each operation performed. All results are delivered to V_i.

For instructions 140, 142, 144, and 146, the content of S_j is delivered to the functional unit for each operation as one of the operands. For instructions 141, 143, 145, and 147, all operands are obtained from V registers.

Instructions 140 and 141 form the logical products (AND) of pairs of operands and enter the result into V_i. Bits of an element of V_i are set to one when the corresponding bits of (S_j) or (V_j element) and (V_k element) are one as in the following:
(Sj) or (Vj element) = 1 1 0 0
(Vk element) = 1 0 1 0
(Vi element) = 1 0 0 0

The 142 and 143 instructions form the logical sums (inclusive OR) of pairs of operands and deliver the results to Vi. Bits of an element of Vi are set to one when one of the corresponding bits of (Sj) or (Vj element) and (Vk element) is one as in the following:

(Sj) or (Vj element) = 1 1 0 0
(Vk element) = 1 0 1 0
(Vi element) = 1 1 1 0

The 144 and 145 instructions form the logical differences (exclusive OR) of pairs of operands and deliver the results to Vi. Bits of an element are set to one when the corresponding bit of (Sj) or (Vj element) are different from (Vk element) as in the following:

(Sj) or (Vj element) = 1 1 0 0
(Vk element) = 1 0 1 0
(Vi element) = 0 1 1 0

The 146 and 147 instructions transmit operands to Vi depending on the contents of the vector mask register (VM). Bit 0 of the mask corresponds to element 0 of a V register. Bit 63 corresponds to element 63. Operand pairs used for the selection depend on the instruction. For the 146 instructions, the first operand is always (Sj), the second operand is (Vk element). For the 147 instruction, the first operand is (Vj element) and the second operand is (Vk element). If bit n of the vector mask is one, the first operand is transmitted; if bit n of the mask is zero, the second operand (Vk element) is selected.
Examples
1. Suppose that a 146 instruction is to be executed and the following
   register conditions exist:
   \( (VL) = 4 \)
   \( (VM) = 0 \ 60000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \)
   \( (S2) = -1 \)
   (Element 0) of V6 = 1
   (Element 1) of V6 = 2
   (Element 2) of V6 = 3
   (Element 3) of V6 = 4

   Instruction 146726 is executed and following execution, the first four
   elements of V7 contain the following values:
   (Element 0) of V7 = 1
   (Element 1) of V7 = -1
   (Element 2) of V7 = -1
   (Element 3) of V7 = 4

   The remaining elements of V7 are unaltered.

2. Suppose that a 147 instruction is to be executed and the following
   register conditions exist:
   \( (VL) = 4 \)
   \( (VM) = 0 \ 600000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \)
   (Element 0) of V2 = 1
   (Element 0) of V3 = -1
   (Element 1) of V2 = 2
   (Element 1) of V3 = -2
   (Element 2) of V3 = 3
   (Element 2) of V3 = -3
   (Element 3) of V4 = 4
   (Element 3) of V3 = -4

   Instruction 147123 is executed and following execution, the first four
   elements of V1 contain the following values:
   (Element 0) of V1 = -1
   (Element 1) of V1 = 2
   (Element 2) of V1 = 3
   (Element 3) of V1 = -4

   The remaining elements of V1 are unaltered.
**Hold issue conditions**

034 - 037 in process  
Exchange in process  
Vi or Vk reserved  
14x in process, unit busy (VL) + 4 CPs  
175 in process, unit busy (VL) + 4 CPs  
003 in process, unit busy 3 CPs  
For 140, 142, 144, 146 only, Sj reserved  
For 141, 143, 145, 147 only, Vj reserved

**Execution time**

Instruction issue 1 CP  
Vi ready 9 CPs if (VL) ≤ 5  
Vi ready (VL) + 4 CPs if (VL) > 5  
Vj or Vk ready 5 CPs if (VL) ≤ 5  
Vj or Vk ready (VL) CPs if (VL) > 5  
Unit ready (VL) + 4 CPs  
Chain slot ready 4 CPs

**Special cases**

(Sj) = 0 if j = 0
150ijk Single shift of \((V_j\ elements)\) left by \((A_k)\) places to \(V_i\) elements
151ijk Single shift of \((V_j\ elements)\) right by \((A_k)\) places to \(V_i\) elements

These instructions are executed in the vector shift unit. The number of operations performed is determined by the contents of the VL register. Operations start with element 0 of the \(V_i\) and \(V_j\) registers and end with elements specified by the contents of VL.

All shifts are end-off with zero fill. The shift count is obtained from \((A_k)\) and elements of \(V_i\) are cleared if the shift count exceeds 63.

**Hold issue conditions**
034 - 037 in process
Exchange in process
\(V_i\) or \(V_j\) reserved
\(A_k\) reserved
150 - 153 in process, unit busy (VL) + 4 CPs

**Execution time**
Instruction issue 1 CP
\(V_i\) ready 11 CPs if \((VL) \leq 5\)
\(V_i\) ready \((VL) + 6\) CPs if \((VL) > 5\)
\(V_j\) ready 5 CPs if \((VL) \leq 5\)
\(V_j\) ready \((VL)\) CPs if \((VL) > 5\)
Unit ready \((VL) + 4\) CPs
Chain slot ready 6 CPs

**Special cases**
\((A_k) = 1\) if \(k = 0\)
152ijk  Double shifts of (Vj elements) left (Ak) places to Vi elements
153ijk  Double shifts of (Vj elements) right (Ak) places to Vi elements

These instructions are executed in the vector shift unit. They shift 128-bit values formed by logically joining the contents of two elements of the Vj register. The direction of the shift determines whether the upper bits or the lower bits of the result are sent to Vi. Shift counts are obtained from register Ak.

All shifts are end-off with zero fill.

The number of operations is determined by the contents of the VL register.

The 152 instruction performs left shifts. In the general case, element 0 of Vj is joined with element 1 and the 128-bit quantity is shifted left by the amount specified by (Ak). The 64 high order bits of the result are transmitted to element 0 of Vi. The figure below illustrates this operation.

((Element 0) of Vj)  ((Element 1) of Vj)

(Element 0) of Vj  (Element 1) of Vj  (Ak)

End off 64-bit result to element 0 of Vi

If (VL) were 1, element 0 would have been joined with 64 bits of zero and only the one operation would be performed. If (VL) > 2, the operation continues by joining element 1 with element 2 and transmitting the 64-bit result to element 1 of Vi. This is illustrated as follows:

((Element 1) of Vj)  ((Element 2) of Vj)

(Element 1) of Vj  (Element 2) of Vj  (Ak)

End off 64-bit result to element 1 of Vi
If (VL) were 2, however, element 1 would have been joined with 64 bits of zero and only two operations would be performed. Thus, the last element of Vj as determined by (VL) is joined with 64 bits of zeros. The following figure illustrates this operation.

<table>
<thead>
<tr>
<th>(Element (VL)-1) of Vj</th>
<th>000.........0</th>
</tr>
</thead>
<tbody>
<tr>
<td>(Element (VL)-1) of Vj</td>
<td>000.........0</td>
</tr>
</tbody>
</table>

End off 64-bit result to element (VL)-1 of Vj

If (AK) > 128, the result is all zeros. If (AK) > 64, the result register contains (AK) - 64 zeros.

Example:

Suppose that a 152 instruction is to be executed and the following register conditions exist:

(VL) = 4
(A1) = 3
(Element 0) of V4 = 0 00000 0000 0000 0000 0007
(Element 1) of V4 = 0 06000 0000 0000 0000 0005
(Element 2) of V4 = 1 00000 0000 0000 0000 0006
(Element 3) of V4 = 1 06000 0000 0000 0000 0007

Instruction 152541 is executed and following execution, the first four elements of V5 contain the following values:

(Element 0) of V5 = 0 00000 0000 0000 0000 0073
(Element 1) of V5 = 0 00000 0000 0000 0000 0054
(Element 2) of V5 = 0 00000 0000 0000 0000 0067
(Element 3) of V5 = 0 00000 0000 0000 0000 0070
The 153 instruction performs right shifts. Element 0 of Vj is joined with 64 low-order bits of zero and the 128 bit quantity is shifted right by the amount specified by (Ak). The 64 low-order bits of the result are transmitted to element 0 of Vi. The figure below illustrates this operation.

<table>
<thead>
<tr>
<th>000.........0</th>
<th>(Element 0) of Vj</th>
</tr>
</thead>
<tbody>
<tr>
<td>(Ak) →</td>
<td>000.........0</td>
</tr>
</tbody>
</table>

---

64-bit result to element 0 of Vi
End off

If (VL) = 1, only the one operation is performed. In the general case, however, instruction execution continues by joining element 0 with element 1, shifting the 128-bit quantity by the amount specified by (Ak), and transmitting the result to element 1 of Vi. This operation is shown below.

<table>
<thead>
<tr>
<th>(Element 0) of Vj</th>
<th>(Element 1) of Vj</th>
</tr>
</thead>
<tbody>
<tr>
<td>(Ak) →</td>
<td>(Element 0) of Vj</td>
</tr>
</tbody>
</table>

---

64-bit result to element 1 of Vj
End off

The last operation performed by the instruction joins the last element of Vj as determined by (VL) with the preceding element. The following figure illustrates this operation.

<table>
<thead>
<tr>
<th>(Element (VL)-2) of Vj</th>
<th>(Element (VL)-1) of Vj</th>
</tr>
</thead>
<tbody>
<tr>
<td>(Ak) →</td>
<td>(Element (VL)-2) of Vj</td>
</tr>
</tbody>
</table>

---

64-bit result to element (VL)-1 of Vj
End off
If \((\text{Ak}) > 128\), the result is all zeros. If \((\text{Ak}) > 64\), the result register contains \((\text{Ak}) - 64\) zeros.

Example:

Suppose that a 153 instruction is to be executed and the following register conditions exist:

\[
\begin{align*}
(\text{VL}) &= 4 \\
(\text{A6}) &= 3 \\
(\text{Element 0}) \text{ of } V_2 &= 0 \ 00000 \ 0000 \ 0000 \ 0000 \ 0017 \\
(\text{Element 1}) \text{ of } V_2 &= 0 \ 60000 \ 0000 \ 0000 \ 0000 \ 0006 \\
(\text{Element 2}) \text{ of } V_2 &= 1 \ 00000 \ 0000 \ 0000 \ 0000 \ 0006 \\
(\text{Element 3}) \text{ of } V_2 &= 1 \ 60000 \ 0000 \ 0000 \ 0000 \ 0007 \\
\end{align*}
\]

Instruction 153026 is executed and following execution, register \(V_0\) contains the following values:

\[
\begin{align*}
(\text{Element 0}) \text{ of } V_0 &= 0 \ 00000 \ 0000 \ 0000 \ 0000 \ 0001 \\
(\text{Element 1}) \text{ of } V_0 &= 1 \ 66000 \ 0000 \ 0000 \ 0000 \ 0000 \\
(\text{Element 2}) \text{ of } V_0 &= 1 \ 50000 \ 0000 \ 0000 \ 0000 \ 0000 \\
(\text{Element 3}) \text{ of } V_0 &= 1 \ 56000 \ 0000 \ 0000 \ 0000 \ 0000 \\
\end{align*}
\]

The remaining elements of \(V_0\) are unaltered.

**Hold issue conditions**

- 034 - 037 in process
- Exchange in process
- \(V_i\) or \(V_j\) reserved
- \(A_k\) reserved
- 150 - 153 in process, unit busy \((\text{VL}) + 4\) CPs

**Execution time**

- Instruction issue 1 CP
- \(V_i\) ready 11 CPs if \((\text{VL}) \leq 5\)
- \(V_i\) ready \((\text{VL}) + 6\) CPs if \((\text{VL}) > 5\)
Execution time (continued)

Vj ready 5 CPs if (VL) ≤ 5
Vj ready (VL) CPs if (VL) > 5
Unit ready (VL) + 4 CPs
Chain slot ready 6 CPs

Special cases

(Ak) = 1 if k = 0
154\text{ijk} \quad \text{Integer sums of (Sj) and (Vk elements) to Vi elements}
155\text{ijk} \quad \text{Integer sums of (Vj elements) and (Vk elements) to Vi elements}
156\text{ijk} \quad \text{Integer differences of (Sj) and (Vk elements) to Vi elements}
157\text{ijk} \quad \text{Integer differences of (Vj elements) and (Vk elements) to Vi elements}

These instructions are executed by the vector add unit.

Instructions 154 and 156 perform integer addition. Instructions 155 and 157 perform integer subtraction. The number of additions or subtractions performed is determined by the contents of the VL register. All operations start with element zero of the V registers and increment the element number by one for each operation performed. All results are delivered to elements of Vi. No overflow is detected.

Instructions 154 and 156 deliver (Sj) to the functional unit as one of the operands for each operation. The other operand is an element of Vk. For instructions 155 and 157, both operands are obtained from V registers.

Hold issue conditions

034 - 037 in process
Exchange in process
Vi or Vk reserved
154 - 157 in process, unit busy (VL) + 4 CPs
For 154 and 156 only, Sj reserved
For 155 and 157 only, Vj reserved
Execution time

Instruction issue 1 CP
Vi ready 10 CPs if (VL) \leq 5
Vi ready (VL) + 5 CPs if (VL) > 5
Vj or Vk ready 5 CPs if (VL) \leq 5
Vj or Vk ready (VL) CPs if (VL) > 5
Unit ready (VL) + 4 CPs
Chain slot ready 5 CPs

Special cases
For 154, if j = 0, then (Sj) = 0 and (Vi element) = (Vk element)
For 156, if j = 0, then (Sj) = 0 and (Vi element) = -(Vk element)
160ijk  Floating products of (Sj) and (Vk elements) to Vi elements
161ijk  Floating products of (Vj elements) and (Vk elements) to Vi elements
162ijk  Half-precision rounded floating products of (Sj) and (Vk elements) to Vi elements
163ijk  Half-precision rounded floating products of (Vj elements) and (Vk elements) to Vi elements
164ijk  Rounded floating products of (Sj) and (Vk elements) to Vi elements
165ijk  Rounded floating products of (Vj elements) and (Vk elements) to Vi elements
166ijk  Reciprocal iterations; 2 - (Sj) * (Vk elements) to Vi elements
167ijk  Reciprocal iterations; 2 - (Vj elements) * (Vk elements) to Vi elements

These instructions are executed in the floating point multiply unit. The number of operations performed by an instruction is determined by the contents of the VL register. All operations start with element zero of the V registers and increment the element number by one for each success operation. Operands are assumed to be in floating point format. Even-numbered instructions in the group deliver (Sj) to the functional unit for each operation as one of the operands. The other operand is an element of Vk. For odd-numbered instructions in the group, both operands are obtained from V registers.

All results are delivered to elements of Vi. If the operands are unnormalized, there is no guarantee that the products will be normalized. Out of range conditions are described in Section 3.
The 160 instruction forms the products of the floating point quantity in Sj and the floating point quantities in elements of Vk and enters the results into Vi.

The 161 instruction forms the products of the floating point quantities in elements of Vj and Vk and enters the results into Vi.

The 162 instruction forms the half-precision rounded products of the floating point quantity in Sj and the floating point quantities in elements of Vk and enters the results into Vi. The low order 18 bits of the result elements are zeroed.

The 163 instruction forms the half-precision rounded products of the floating point quantities in elements of Vj and Vk and enters the results into Vi. The low order 18 bits of the result elements are zeroed.

The 164 instruction forms the rounded products of the floating point quantity in Sj and the floating point quantities in elements of Vk and enters the results into Vi.

The 165 instruction forms the rounded products of the floating point quantities in elements of Vj and Vk and enters the results into Vi.

The 166 instruction forms for each element, two minus the product of the floating point quantity in Sj and the floating point quantity in elements of Vk. It then enters the results into Vi.

The 167 instruction forms for each element pair, two minus the product of the floating point quantities in elements of Vj and Vk and enters the results into Vi.
Hold issue conditions
  034 - 037 in process
  Exchange in process
  V_i or V_k reserved
  16x in process, unit busy (VL) + 4 CPs
  For 160, 162, 164, and 166:
    S_j reserved
  For 161, 163, 165, and 167:
    V_j reserved

Execution time
  Instruction issue 1 CP
  V_i ready 14 CPs if (VL) ≤ 5
  V_i ready (VL) + 9 CPs if (VL) > 5
  V_j or V_k ready 5 CPs if (VL) ≤ 5
  V_j or V_k ready (VL) CPs if (VL) > 5
  Unit ready (VL) + 4 CPs
  Chain slot ready 9 CPs

Special cases
  (S_j) = 0 if j = 0

  Arithmetic error allows a minimum of 21 CP + 2 parcels
  and a maximum of (VL) + 20 CP + 2 parcels to issue
  before interrupt occurs if floating point error flag set.
170ijk Floating sums of (Sj) and (Vk elements) to Vi elements
171ijk Floating sums of (Vj elements) and (Vk elements) to Vi elements
172ijk Floating differences of (Sj) and (Vk elements) to Vi elements
173ijk Floating differences of (Vj elements) and (Vk elements) to Vi elements

These instructions are executed by the floating point add unit. Instructions 170 and 171 perform floating point addition; instructions 172 and 173 perform floating point subtraction. The number of additions or subtractions performed by an instruction is determined by the contents of the VL register. All operations start with element zero of the V registers and increment the element number by one for each operation performed. All results are delivered to Vi. The results are normalized even if the operands are unnormalized.

Instructions 170 and 172 deliver (Sj) to the functional unit for each operation as one of the operands. The other operand is an element of Vk. For instructions 171 and 173, both operands are obtained from V registers.

Out of range conditions are described in Section 3.

Hold issue conditions
- 034 - 037 in process
- Exchange in process
- Vi or Vk reserved
- 170 - 173 in process, unit busy (VL) + 4 CPs

For 170, 172:
- Sj reserved

For 171, 173:
- Vj reserved
Execution time

Instruction issue 1 CP
Vi ready 13 CPs if (VL) ≤ 5
Vi ready (VL) + 8 CPs if (VL) > 5
Vj and Vk ready 5 CPs if (VL) ≤ 5
Vj and Vk ready (VL) CPs if (VL) > 5
Unit ready (VL) + 4 CPs
Chain slot ready 8 CPs

Special cases

(Sj) = 0 if j = 0

Arithmetic error allows a minimum of 13 CP + 2 parcels and a maximum of (VL) + 12 CP + 2 parcels to issue before interrupt occurs if f.p. error flag set.
174ijx Floating point reciprocal approximation of (Vj elements) to Vi elements

This instruction is executed in the reciprocal approximation unit. The instruction forms an approximate value of the reciprocal of the normalized floating point quantity in each element of Vj and enters the result into elements of Vi. The number of elements for which approximations are found is determined by the contents of the VL register.

The 174 instruction occurs in the divide sequence to compute the quotients of floating point quantities as described in Section 3 under Floating Point Arithmetic.

The reciprocal approximation instruction produces results that are accurate to 27 bits. A second approximation may be generated to extend the accuracy to 47 bits using the reciprocal iteration instruction.

Hold issue conditions

034 - 037 in process
Exchange in process
Vi or Vj reserved
174 in process, unit busy for (VL) + 4 CPs

Execution time

Instruction issue 1 CP
Vi ready 21 CPs if (VL) ≤ 5
Vi ready (VL) + 16 CPs if (VL) > 5
Vj ready 21 CPs if (VL) ≤ 5
Vj ready (VL) CPs if (VL) > 5
Unit ready (VL) + 4 CPs
Chain slot ready 16 CPs
Special cases

(Vi element) is meaningless if (Vj element) is not normalized; the unit assumes that bit \(2^{47}\) of (Vj element) is one; no test of this bit is made.

Arithmetic error allows a minimum of 21 CP + 2 parcels and a maximum of (VL) + 20 CP + 2 parcels to issue before interrupt occurs if f.p. error flag set.
Test (Vj elements) and enter test results into VM; the type of test made is defined by k.

This instruction creates a vector mask in VM based on the results of testing the contents of the elements of register Vj. Each bit of VM corresponds to an element of Vj. Bit 0 corresponds to element 0; bit 63 corresponds to element 63.

The type of test made by the instruction depends on the lower two bits of the k designator. The upper bit of the k designator is not interpreted.

If the k designator is 0, the VM bit is set to one when (Vj element) is zero and is set to zero when (Vj element) is nonzero.

If the k designator is 1, the VM bit is set to one when (Vj element) is nonzero and is set to zero when (Vj element) is zero.

If the k designator is 2, the VM bit is set to one when (Vj element) is positive and is set to zero when (Vj element) is negative. A zero value is considered positive.

If the k designator is 3, the VM bit is set to one when (Vj element) is negative and is set to zero when (Vj element) is positive. A zero value is considered positive.

The number of elements tested is determined by the contents of the VL register. VM bits corresponding to untested elements of Vj are zeroed.

The 175 vector mask instruction provides a vector counterpart to the scalar conditional branch instructions.

The 175 vector mask instruction uses the vector logical unit.
Hold issue conditions
034 - 037 in process
Exchange in process
Vj reserved
14x in process, unit busy (VL) + 4 CPs
003 in process, unit busy 3 CPs
175 in process, unit busy (VL) + 4 CPs

Execution time
Instruction issue 1 CP
Vj ready 5 CPs if (VL) ≤ 5
Vj ready (VL) CPs if (VL) > 5
Unit ready except for 073 instruction (VL) + 4 CPs
Unit ready for 073 instruction (VL) + 6 CPs

Special cases
k = 0 or 4, VM bit xx = 1 if (Vj element xx) = 0
k = 1 or 5, VM bit xx = 1 if (Vj element xx) ≠ 0
k = 2 or 6, VM bit xx = 1 if (Vj element xx) is positive
k = 3 or 7, VM bit xx = 1 if (Vj element xx) is negative
176i\(xk\) Transmit (VL) words from memory to Vi elements starting at memory address \((A_0)\) and incrementing by \((Ak)\) for successive addresses

177x\(jk\) Transmit (VL) words from Vj elements to memory starting at memory address \((A_0)\) and incrementing by \((Ak)\) for successive addresses

These instructions transfer blocks of data between \(V\) registers and memory. The 176 instruction transfers data from memory to elements of register Vi. The 177 instruction transfers data from elements of register Vj to memory. Register elements begin with zero and are incremented by one for each transfer. Memory addresses begin with \((A_0)\) and are incremented by the contents of \(Ak\). \(Ak\) contains a signed integer which is added to the address of the current word to obtain the address of the next word. \(Ak\) may specify either a positive or negative increment allowing both forward and backward streams of reference.

The number of words transferred is determined by the contents of the VL register.

**Hold issue conditions**

- 034 - 037 in process
- Exchange in process
- \(A_0\) reserved
- \(Ak\) reserved where \(k = 1\) through \(7\)
- Block sequence flag set (034 - 037, 176, 177)
- Scalar reference
- Rank B data valid
- Fetch request in last clock period
- For 176, vector register \(i\) reserved
- For 177, vector register \(j\) reserved
- I/O memory request
Execution time

For 176:

Instruction issue except for 034-037, 100-137, 176, 177: 1 CP
Instruction issue for above exceptions: (VL) + 4 CPs
Vj ready 14 CPs if (VL) ≤ 5
Vj ready (VL) + 8 CPs if (VL) > 5

For 177:

Instruction issue except for 034-037, 100-137, 176, 177: 1 CP
Instruction issue for above exceptions: (VL) + 5 CPs
Vj ready 5 CPs if (VL) ≤ 5
Vj ready (VL) CPs if (VL) > 5

Special cases

The increment, (A₀)ᵦ = 1 if k = 0
Chain slot issue is 9 CPs if full speed for 176, blocked for 177
Block I/O references
Block 034 - 037, 100 - 137, 176, 177

(Ak) determines speed control. There are 16 memory banks; successive addresses are located in successive banks. References to the same bank can be made every 4 CPs or more. Incrementing (Ak) by 16⁺ places successive memory references in the same bank, so a word is transferred every 4 CPs. If (Ak) is incremented by 8,₊⁺ every other reference is to the same bank and words can transfer every 2 CPs. With any address incrementing that allows 4 CPs before addressing the same bank, the words can transfer each CP.

Memory reference out of limits will allow 6 CPs + 2 parcels to issue.
For 176, a parity error will allow a minimum of 16 CPs + 2 parcels to issue and a maximum of (VL) + 15 CPs + 2 parcels to issue.

⁺ 8 places for 8-bank memory option. Refer to section 5.
₊⁺ 4 places for 8-bank memory option. Refer to section 5.
SECTION 5

MEMORY SECTION
INTRODUCTION

The memory for the CRAY-1 normally consists of 16 banks† of bi-polar 1024-bit LSI memory. Three memory size options are available.

262,144 words,
524,288 words, or
1,048,576 words.

The banks are independent of each other.

MEMORY CYCLE TIME

The memory cycle time is four clock periods (50 nsec). The access time, that is, the time required to fetch an operand from memory to an operational register is 11 clock periods (137.5 nsec). There is no inherent memory degradation for 16-bank memories of less than one million words.

MEMORY ACCESS

The memory of the CRAY-1 Computer System is shared by the computation section and the I/O section. A single port access is provided.

Scalar instructions referencing memory have priority over I/O requests arriving at memory in the same clock period. The I/O request is rejected and resubmitted eight clock periods later. Vector references to memory block access for the length of the transfer plus four clock periods. However, the I/O channel requests are rejected during these transfers.

Under normal operating conditions on codes performing a mix of vector and scalar instructions, the memory access will support four disk and three interface channels without degrading the CPU computation rate. However, a single program requiring memory access continuously will be measurably degraded by maximum I/O transfer conditions. This is caused by the delays imposed on the issue of vector memory instructions

† Refer to 8-Bank Phasing Option later in this section.
A chip plane is one chip per module, 72 modules per bank (64 data; 8 SECDED).

Adding a chip to every module increases memory by 16K words.

Figure 5-1. Memory organization (16 banks)
to clear the I/O channels. Such degradation is anticipated to be less than 10 percent over the same program running with no I/O interference.

MEMORY ORGANIZATION

The memory is organized into 16 interleaved banks† to minimize memory conflicts and to exploit the speed of the memory chip. Each bank occupies a chassis and contains 72 modules. Each module contributes one data or check bit to each 72-bit word in the bank. For a one-million word memory, each module contains 64 memory chips. For smaller memory configurations, the number of bits per module is reduced by reducing the number of memory chips per module as illustrated in figure 5-1. Each module in a half-million word memory contains 32 memory chips; each module in a quarter-million word memory contains 16 memory chips. This technique allows a reduction in memory size with no sacrifice in performance. I/O characteristics and memory access time are the same for all memory sizes. Memory configurations are field upgradable.

MEMORY ADDRESSING

A word in a 16-bank memory is addressed in 20 bits as shown in figure 5-2.

The low order four bits specify one of the 16 banks.
The next 10 bits specify an address within the chip.
The upper six bits specify one of up to 64 chips on the module.

<table>
<thead>
<tr>
<th>2^19</th>
<th>2^13</th>
<th>2^3</th>
<th>2^0</th>
</tr>
</thead>
<tbody>
<tr>
<td>6-bit chip address</td>
<td>10-bit bit address in chip</td>
<td>4-bit bank</td>
<td></td>
</tr>
</tbody>
</table>

Figure 5-2. Memory address

The address structure provided for by the instruction format is sufficient to address four million words directly; however, there are no plans to incorporate this size memory into the CRAY-1.

† Refer to description of 8-Bank Phasing Option
8-BANK PHASING OPTION

Although 16-bank phasing is standard on the CRAY-1, 8-bank phasing (allowing a maximum memory size of 1/2 million words) can be accomplished by replacing two modules and setting the bank select switch to the left or right banks. This option is available on any 16-bank memory machines for the purpose of maintaining memory since it allows the system to run with half of its memory while the other half is being worked on.

Eight-bank phasing also makes possible a system consisting of one-half million words arranged in only eight banks rather than the conventional sixteen. Such a system could be easily field upgraded to a 16-bank full million words simply by completing the remaining banks.

For 8-bank phasing, each of the 576 modules in a half-million word memory contains 64 memory chips; each module in a quarter-million word memory contains 32 memory chips.

A word in an 8-bank memory is addressed in 19 bits.

The low order three bits specify one of the 8 banks.

The next 10 bits specify an address within the chip.

The upper six bits specify one of the 64 chips on the module.

The effect of 8-bank phasing on instruction fetches is a predictable increase of 4 clock periods for filling an instruction buffer. Otherwise, the amount of performance degradation for 8 banks as compared with 16 banks is not readily predictable since it largely results from an increase of memory conflicts for vector memory references.

For 176 and 177 instructions, (Ak) determines speed control. For 8 banks, incrementing by 8 places successive references in the same bank so that a word is transferred every 4 CPs. If (Ak) is incremented by 4, an 8-bank memory transfers words every 2 CPs.

Vector memory rate * 80 x 10^6 references per second

<table>
<thead>
<tr>
<th>Phasing</th>
<th>Increment or multiple</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1-3  4  5-7  8  9-11  12  13-15  16</td>
</tr>
<tr>
<td>8-bank</td>
<td>1  1/2  1  1/4  1  1/2  1  1/4</td>
</tr>
<tr>
<td>16-bank</td>
<td>1  1  1  1/2  1  1  1  1/4</td>
</tr>
</tbody>
</table>
MEMORY PARITY ERROR CORRECTION

An error correction and detection network between the CPU and memory assures that the data written into memory can be returned to the CPU with consistent precision. (Refer to figure 5-3.)

![Diagram of memory data path with SEC-DED](image)

**Figure 5-3.** Memory data path with SEC-DED.

The network operates on the basis of single error correction, double error detection (SEC-DED). If one bit of a data word is altered, the single error alteration is automatically corrected before passing the data word to the computer. If two bits of the same data word are altered, the double error is detected but not corrected. In either case, the CPU may be interrupted depending on interrupt options selected to prevent incorrect data from contaminating a job.

The SEC-DED error processing scheme is based on error detection and correction codes devised by R. W. Hamming†. An 8-bit check byte is appended to the 64-bit data word before the data is written in memory. The eight check bits are each generated as even parity bits for a specific group of data bits. Figure 5-4 shows the bits of the data word used to determine the state of each check bit. An X in the

---

horizontal row indicates that data bit contributes to the generation of that check bit. Thus, check bit number 0 (bit $2^6$) is the bit making group parity odd for the group of bits $2^1, 2^3, 2^5, 2^7, 2^9, 2^{11}, 2^{13}, 2^{15}, 2^{17}, 2^{19}, 2^{21}, 2^{23}, 2^{25}, 2^{27}, 2^{29}$, and $2^{31}$ through $2^{55}$.

The eight check bits are stored in memory at the same location as the data word. When read from memory, the same 72-bit matrix of figure 5-4 is used to generate a new set of parity bits, which are even parity bits of the data word and the old check bits. The resulting eight parity bits are called syndrome bits, shown as bits 64 through 71 in figure 5-4.

![Figure 5-4. Error correction matrix](image-url)
The states of these "S" bits are all symptoms of any error that occurred. The matrix is designed so that any change of state of one data bit will change an odd number of syndrome bits. An error in two columns changes the parity states of an even number of bit groups. Therefore, a double error appears as an even number of syndrome bits set to 1.

The matrix is designed so that SEC-DED decodes the syndrome bits and determines the error condition using the following four rules:

1. If all syndrome bits are 0, no error occurred.
2. If only one syndrome bit is 1, the associated check bit is in error.
3. If more than one syndrome bit is 1 and the parity of all syndrome bits S0 through S7 is even, then multiple errors occurred within the data bits or check bits.
4. If more than one syndrome bit is 1 and the parity of all syndrome bits is odd, then a single and correctable error is assumed to have occurred. The syndrome bits can be decoded to identify the bit in error.
SECTION 6

INPUT/OUTPUT SECTION
The Input/Output section of the CRAY-1 contains twenty-four I/O channels, of which twelve are input channels and twelve are output channels. The channels are assigned the numbers 2 through 31, and channels are divided into four groups as follows:

Group 1  Input channels    2,  6, 12, 16, 22, 26  
Group 2  Output channels   3,  7, 13, 17, 23, 27  
Group 3  Input channels    4, 10, 14, 20, 24, 30  
Group 4  Output channels   5, 11, 15, 21, 25, 31  

Each input channel consists of a data channel (16 data bits and 3 control bits), a 64-bit assembly register, a current address register, and a limit register. Each input channel can cause a CPU interrupt condition when the current address equals the limit register value or when the input device sends a disconnect.

Each output channel consists of a data channel (16 data bits and 3 control bits), a 64-bit disassembly register, a current address register, and a limit register. Each output channel can cause a CPU interrupt condition when the current address equals the limit register value. A disconnect is sent on the output channel after the last word of a record is sent and acknowledged.

MEMORY ACCESS

Each of the four channel groups is assigned a time slot, which is scanned once every four clock periods for a memory request. The lowest-numbered channel in the group has the highest priority. A memory request that is accepted causes the requesting channel to miss the next time slot. Therefore, any given channel can request a memory reference only every eight clock periods. However, another channel in the same group as a channel that has had a memory request denied can cause a memory request four clock periods later. During the next three clock periods, the scanner will allow requests from the other three channel groups. Therefore, it is possible to have an I/O memory request every clock period.
Figure 6-1. Channel I/O control
Maximum request rates are the following:

1 channel 8 CPs
1 channel group 4 CPs
All channel groups 1 CP

I/O CHANNEL PARITY

Channel parity is maintained by one parity bit for each four data bits on the 16-bit channels.

On input, the CRAY-1 samples parity with the data and, if it senses a parity error, immediately generates a channel error interrupt.

On output, the parity bits are sent with the data and are available for checking by the receiving device.

RESYNCHRONIZATION

Each channel resynchronizes the control pulses received from the external devices. Control pulses must be a minimum of 50 nsec ± 10 nsec. The maximum rate is one pulse each 100 nsec.

MEMORY BANK CONFLICTS

Memory bank conflicts are tested for CPU scalar references and I/O memory references. All other memory references (block transfers, exchange sequence, instruction fetch sequence) wait issue until all memory banks are quiet.

Each memory bank can accept a new request every four clock periods. To test for a memory bank conflict, the lower four bits of the memory address move through four 1-clock-period registers. The first register is rank A, the second register is rank B, the third register is rank C, and the fourth register is the memory address register.

Rank A is not explicitly tested against on a scalar reference since I/O is prohibited for scalar in CP2. Scalar causes a three clock period hold of the new request. The lower four bits of a scalar reference address are tested against ranks B and C. Coincidence with rank B causes a two clock

† 3 bits for 8-bank phasing; see description in section 5.
period hold of the new request; coincidence with rank C causes a one clock period hold of the new request. A lack of coincidence allows a new memory reference to proceed without delay.

The lower four bits† of an I/O reference are tested against ranks A, B, and C. Coincidence with rank A, B, or C disallows the I/O request. An I/O request that is disallowed must wait eight clock periods before it can request again.

I/O MEMORY REQUEST CONDITIONS

The following conditions must be present for a memory request to be processed:

1. I/O request
2. No coincidence in rank A, B, or C
3. No scalar instruction in clock period two of a scalar sequence
4. No fetch request
5. No 176, 177, or 034 through 037 in process
6. No exchange sequence
7. No 033 request

I/O LOCKOUT

An I/O memory request can be locked out by a block transfer. Multiple block transfers cannot issue without allowing waiting I/O references to complete. The maximum duration of a lockout caused by block transfers is one block length.

Exchange sequences and instruction fetch sequences can also cause lockouts.

I/O INTERRUPTS

I/O interrupts can be caused by the following:

1. Current address equals limit address
2. External device disconnect on an input channel
3. Channel error condition

† 3 bits for 8-bank phasing; see description in section 5.
The channel number causing an interrupt can be determined by use of a 033 instruction which will read to Ai the highest priority channel number requesting an interrupt. The lowest numbered channel has the highest priority. The interrupt request will continue until cleared by the monitor program.

**CHANNEL ERROR CONDITIONS**

A channel error condition can be generated as follows:
1. Input channel not active and input data ready
2. Input channel current address equals limit address and input ready
3. Input ready received before channel has written previous data in memory (extra ready)
4. Output channel not active and output resume
5. Parity error on an input channel

**I/O MEMORY ADDRESSING**

All I/O memory references are absolute. The current and limit registers are 20 bits, allowing I/O access to all of memory.

**INPUT CHANNEL SIGNALS**

**INPUT DATA**
There are sixteen lines for input data. Data must arrive coincident with the input ready signal and remain until an input resume signal is sent to the sending device.

**INPUT READY**
This signal indicates that data is on the input lines. The input ready signal is resynchronized before sampling the input data. This signal must be a pulse with a minimum width of 50 nsec ± 10 nsec.
INPUT RESUME
This signal indicates that the input data has been received. The input data lines can now receive a new data word. This signal is a 50 nsec pulse.

INPUT DISCONNECT
This signal terminates an input sequence and causes the input channel to interrupt the CPU. This signal must be a pulse with a minimum width of 50 nsec ± 10 nsec.

OUTPUT CHANNEL SIGNALS

OUTPUT DATA
There are sixteen lines for output data. Data is sent coincident with the output ready signal and remains on the line until an output resume signal is received.

OUTPUT READY
This signal indicates that data is on the output lines. This signal is a 50 nsec pulse.

OUTPUT RESUME
This signal indicates the receiving device has received the output data. The output resume is resynchronized allowing a new output data word to change the output data lines. This signal must be a pulse with a minimum width of 50 nsec ± 10 nsec.

OUTPUT DISCONNECT
This signal terminates an output sequence when the last data word in a record (current address equals limit address) has been acknowledged. This signal is a 50 nsec pulse.

CHANNEL OPERATION CONTROL
Channel input and output is controlled by the 20-bit channel address (CA) and channel limit (CL) registers. A set of these registers exists for each channel. The CA register contains the address of the next channel
word. The CL register specifies the limit address. In programming the channel, the CL register is first initialized with the channel limit address and then the channel is activated by setting the beginning address in CA. During the transfer, (CA) increments toward (CL). When (CA) equals (CL), the transfer is complete and an interrupt occurs. The last word read or written is at (CL)-1. The monitor may then determine which channel caused the interrupt and take appropriate action. Any channel may read or write elsewhere in memory with any size block but does so only under the exclusive control of the monitor program.

I/O CHANNEL MASTER CLEAR

The following program sequence master clears an I/O channel. The sequence affects the specified channel only.

0011jk  Set limit address (LA)
0010jk  Set current address (CA)=(LA)
0012jk  Clear interrupt Enables MC
         (Delay, device dependent)
0011jk  Set limit address (LA); disables MC

The device type determines the length of time to wait after turning off MC before trying to program it.

Only one channel of an I/O pair responds to this sequence.

For a normal channel pair, program the input channel and set the delay at 1 μsec.

For a high-speed synchronous channel pair, program the output channel and set the delay at one clock period.
REAL-TIME CLOCK

Programs can be timed precisely by using the clock period counter. This counter is advanced one count each clock period of 12.5 nanoseconds. Since the clock is advanced synchronously with program execution, it may be used to time the program to an exact number of clock periods.

The clock period counter is a 64-bit counter that can be read by a program through the use of the 072 instruction and can only be reset by the 0014 monitor instruction.
APPENDIX SECTION
SUMMARY OF TIMING INFORMATION

When issue conditions are satisfied an instruction completes in a fixed amount of time. Instruction issue may cause reservations to be placed on a functional unit or registers. Knowledge of the issue conditions, instruction execution times and reservations permit accurate timing of code sequences. Memory bank conflicts due to I/O activity are the only element of unpredictability.

SCALAR INSTRUCTIONS

Four conditions must be satisfied for issue of a scalar instruction:

1. The functional unit must be free. No conflicts can arise with other scalar instructions, however vector floating point instructions reserve the floating point units. Memory references may be delayed due to conflicts.

2. The result register must be free.

3. The operand register must be free.

4. Issue is delayed 1 clock period if a result register group input path conflict would exist with a previously issued instruction. One input path exists for each of the four register groups (A, B, S and T).

Scalar instructions place reservations only on result registers. A result register is reserved for the execution time of the instruction. No reservations are placed on the functional unit or operand registers.

A transmit scalar mask instruction to Si (073) instruction is delayed by (VL) + 6 clock periods from the issue of a previous vector mask (175) instruction, and is delayed by 6 clock periods from the issue of a preceding transmit (Sj) to VM (003) instruction.
Execution times in clock periods are given below. An asterisk indicates that issue may be delayed because of a functional unit reservation by a vector instruction. Memory may be considered a functional unit for timing considerations.

(A=A register, M=Memory, B=B register, S=S register, I=Immediate, C=Channel)

24-bit results:

\[
\begin{array}{ccc}
A & \rightarrow & M \\
M & \rightarrow & A \\
A & \rightarrow & B \\
B & \rightarrow & A \\
A & \rightarrow & S \\
A & \rightarrow & I \\
\end{array}
\]

11* \quad A \rightarrow C \\
1* \quad A \rightarrow A+A \\
1 \quad A \rightarrow AxA \\
1 \quad A \rightarrow \text{pop}(S) \\
1 \quad A \rightarrow \text{Izc}(S) \\
1 \quad \text{VL} \rightarrow A

64-bit results:

\[
\begin{array}{ccc}
S & \rightarrow & M \\
M & \rightarrow & S \\
S & \rightarrow & T \\
T & \rightarrow & S \\
S & \rightarrow & I \\
S & \rightarrow & S(\log.)S \\
S & \rightarrow & S(\text{shift})I \\
S & \rightarrow & S(\text{shift})A \\
S & \rightarrow & S(\text{mask})I \\
\text{RTC} & \rightarrow & S \\
\end{array}
\]

11* \quad S \rightarrow S+S \\
1* \quad S \rightarrow S(\text{f.add})S \\
1 \quad S \rightarrow S(\text{f.mult})S \\
1 \quad S \rightarrow S(\text{r.a.}) \\
1 \quad S \rightarrow V \\
1 \quad V \rightarrow S \\
2 \quad S \rightarrow VM \\
3 \quad S \rightarrow RTC \\
1 \quad S \rightarrow A \\
1 \quad VM \rightarrow S

* Issue may be delayed because of a functional unit reservation by a vector instruction. Memory may be considered a functional unit for timing considerations.

VECTOR INSTRUCTIONS

Four conditions must be satisfied for issue of a vector instruction:

1. The functional unit must be free. (Conflicts may occur with vector operations.)
2. The result register must be free. (Conflicts may occur with vector operations.)
3. The operand registers must be free or at chain slot time.
4. Memory must be quiet if the instruction references memory.

Vector instructions place reservations on functional units and registers for the duration of execution.

1. Functional units are reserved for VL+4 clock periods. Memory is reserved for VL+5 clock periods on a write operation, VL+4 clock periods on a read operation.
2. The result register is reserved for the functional unit time + (VL+2) clock periods. The result register is reserved for the functional unit +7 clock periods if the vector length is less than 5. At functional unit time +2 (chain slot time) a subsequent instruction, which has met all other issue conditions, may issue. This process is called "chaining." Several instructions using different functional units may be chained in this manner to attain a significant enhancement of processing speed.

3. Vector operand registers are reserved for VL clock periods. Vector operand registers are reserved for 5 clock periods if the vector length is less than 5. The vector register used in a block store to memory (177 instruction) is reserved for VL clock periods. Scalar operand registers are not reserved.

Vector instructions produce one result per clock period. The functional unit times are given below. The vector read and write instructions (176, 177) produce results more slowly if bank conflicts arise due to the increment value (Ak) being a multiple of $8^+$. Chaining cannot occur for the vector read operation in this case.

- If (Ak) is an odd multiple of $8^+$, results are produced every 2 clock periods.
- If (Ak) is an even multiple of $8^+$, results are produced every 4 clock periods.

Memory must be quiet before issue of the B and T register block copy instructions (034-037). Subsequent instructions may not issue for 14+(Ai) clock periods if (Ai)≠0 and 5 clock periods if (Ai)=0 when reading data to the B and T registers (034,036). They may not issue for 6+(Ai) clock periods when storing data (035,037).

The B and T register block read (034,036) instructions require that there be no register reservation on the A and S registers, respectively, before issue.

$^+$ Multiple of 4 for 8-bank phasing; refer to section 5.
Branch instructions cannot issue until an A0 or S0 operand register has been free for one clock period. Fall-through in buffer requires two clock periods. Branch-in-buffer requires five clock periods. When an "out of buffer" condition occurs the execution time for a branch instruction is 14 clock periods.†

A two parcel instruction takes two clock periods to issue.

Instruction issue is delayed 2 clock periods when the next instruction parcel is in a different instruction parcel buffer. Instruction issue is delayed 14 clock periods if the next instruction parcel is not in an instruction parcel buffer.

**HOLD MEMORY**

A delay of 1, 2, or 3 CP will be added to a scalar memory read if a bank conflict occurs with rank C, B, or A, respectively, of the memory access network. A conflict occurs if the address is in the same bank as the address in rank C, B, or A. Conflicts can occur only with scalar or I/O references. The scalar instruction senses the conflict condition at issue time + 1 CP. The scalar instruction address enters rank A of the memory access network at issue time + 1 CP. The scalar instruction address enters rank B at issue + 2 CP. The scalar instruction address enters rank C at issue + 3 CP.

Scalar instruction timing (no conflict):

<table>
<thead>
<tr>
<th>CP n</th>
<th>Issue, reserve register</th>
</tr>
</thead>
<tbody>
<tr>
<td>CP n+1</td>
<td>Address rank A, sense conflict</td>
</tr>
<tr>
<td>CP n+2</td>
<td>Address rank B</td>
</tr>
<tr>
<td>CP n+3</td>
<td>Address rank C</td>
</tr>
<tr>
<td>:</td>
<td></td>
</tr>
<tr>
<td>CP n+9</td>
<td>Clear register reservation</td>
</tr>
<tr>
<td>CP n+10</td>
<td>Issue</td>
</tr>
</tbody>
</table>

† 18 clock periods for 8-bank phasing option; refer to section 5.
HOLD ISSUE

A delay of issue results if a 100 - 137 instruction is in the CIP register and a hold memory condition exists. The delay will depend on the hold memory delay.

A delay of issue results if a 100 - 137 instruction is in the CIP register and a 100 - 137 instruction in process senses a conflict with rank A, B, or C.

An additional 1 CP delay is added to a hold memory condition if a 070 instruction conflict is sensed.
### MODULE TYPES

<table>
<thead>
<tr>
<th>Alpha Code</th>
<th>Application</th>
<th>No. Used</th>
<th>Alpha Code</th>
<th>Application</th>
<th>No. Used</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td></td>
<td></td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>AA</td>
<td>Address adder</td>
<td>5</td>
<td>GA</td>
<td>Scalar single shift</td>
<td>4</td>
</tr>
<tr>
<td>AB</td>
<td>Storage block address</td>
<td>2</td>
<td>GB</td>
<td>Scalar double shift (front half)</td>
<td>4</td>
</tr>
<tr>
<td>AC</td>
<td>Vector storage control</td>
<td>1</td>
<td>GC</td>
<td>Scalar double shift (back half)</td>
<td>4</td>
</tr>
<tr>
<td>AD</td>
<td>Storage address distribution</td>
<td>3</td>
<td>GD</td>
<td>Data Ak to Si extended</td>
<td>1</td>
</tr>
<tr>
<td>AE</td>
<td>B and T storage control</td>
<td>1</td>
<td>GE</td>
<td>Scalar add (front half)</td>
<td>4</td>
</tr>
<tr>
<td>AF</td>
<td>Address multiply levels 1 and 2</td>
<td>3</td>
<td>GF</td>
<td>Scalar add (back half)</td>
<td>2</td>
</tr>
<tr>
<td>AG</td>
<td>Address multiply level 2</td>
<td>3</td>
<td>GG</td>
<td>Constant to Si</td>
<td>1</td>
</tr>
<tr>
<td>AH</td>
<td>Address multiply upper level 3</td>
<td>1</td>
<td>GH</td>
<td>Pop and zero count to A1</td>
<td>1</td>
</tr>
<tr>
<td>AI</td>
<td>Address multiply lower level 3</td>
<td>1</td>
<td>GI</td>
<td>Real time clock</td>
<td>2</td>
</tr>
<tr>
<td>AJ</td>
<td>Address multiply level 4</td>
<td>1</td>
<td>GR</td>
<td>Scalar registers</td>
<td>32</td>
</tr>
<tr>
<td>AR</td>
<td>Address registers</td>
<td>12</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>D</td>
<td></td>
<td></td>
<td>D</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DA</td>
<td>Input channel control 8-bit</td>
<td>12</td>
<td>HA</td>
<td>Program branch control</td>
<td>1</td>
</tr>
<tr>
<td>DB</td>
<td>Output channel control 8-bit</td>
<td>12</td>
<td>HB</td>
<td>Next instruction parcel</td>
<td>4</td>
</tr>
<tr>
<td>DC</td>
<td>Input data assembly 8-bit</td>
<td>12</td>
<td>HC</td>
<td>Lower program address</td>
<td>1</td>
</tr>
<tr>
<td>DD</td>
<td>Output data disassembly 8-bit</td>
<td>12</td>
<td>HD</td>
<td>Upper program address</td>
<td>2</td>
</tr>
<tr>
<td>DE</td>
<td>Address merge fanout</td>
<td>10</td>
<td>HE</td>
<td>Program parameter data</td>
<td>4</td>
</tr>
<tr>
<td>DF</td>
<td>Channel reference control</td>
<td>1</td>
<td>HF</td>
<td>Fetch sequence control</td>
<td>1</td>
</tr>
<tr>
<td>DG</td>
<td>Channel interrupt control</td>
<td>1</td>
<td>HR</td>
<td>Instruction buffers</td>
<td>8</td>
</tr>
<tr>
<td>DH</td>
<td>Channel address control</td>
<td>1</td>
<td>HK</td>
<td>Exchange sequence control</td>
<td>1</td>
</tr>
<tr>
<td>DI</td>
<td>Synchronizing circuits</td>
<td>3</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DJ</td>
<td>Input channel control 16-bit</td>
<td>12</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DK</td>
<td>Output channel control 16-bit</td>
<td>12</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DL</td>
<td>Input data assembly 16-bit</td>
<td>12</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DM</td>
<td>Output data disassembly 16-bit</td>
<td>12</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>F</td>
<td></td>
<td></td>
<td>F</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FA</td>
<td>Floating add exponent input operands</td>
<td>1</td>
<td>JA</td>
<td>CIP fanout to AR modules</td>
<td>5</td>
</tr>
<tr>
<td>FB</td>
<td>Floating add exponent input operands</td>
<td>1</td>
<td>JB</td>
<td>CIP fanout to GR modules</td>
<td>10</td>
</tr>
<tr>
<td>FC</td>
<td>Floating add coefficient input operands</td>
<td>4</td>
<td>JC</td>
<td>Select vector data paths</td>
<td>1</td>
</tr>
<tr>
<td>FD</td>
<td>Floating add coefficient alignment</td>
<td>4</td>
<td>JD</td>
<td>Vector function issue control</td>
<td>1</td>
</tr>
<tr>
<td>FE</td>
<td>Floating add coefficient add (front half)</td>
<td>3</td>
<td>JE</td>
<td>Floating point issue control</td>
<td>1</td>
</tr>
<tr>
<td>FF</td>
<td>Floating add coefficient add (back half)</td>
<td>3</td>
<td>JF</td>
<td>Vector register issue control</td>
<td>1</td>
</tr>
<tr>
<td>FG</td>
<td>Floating add coefficient result</td>
<td>2</td>
<td>JG</td>
<td>Scalar register issue control</td>
<td>1</td>
</tr>
<tr>
<td>FH</td>
<td>Floating add coefficient result</td>
<td>1</td>
<td>JH</td>
<td>Address register issue control</td>
<td>1</td>
</tr>
<tr>
<td>FI</td>
<td>Floating add exponent data</td>
<td>1</td>
<td>JJ</td>
<td>Storage access issue control</td>
<td>1</td>
</tr>
<tr>
<td>FJ</td>
<td>Floating add exponent result</td>
<td>1</td>
<td>JK</td>
<td>Hold storage issue control</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>M</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MA</td>
<td>First level product</td>
<td>24</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MB</td>
<td>Second level product</td>
<td>10</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MC</td>
<td>Third level product</td>
<td>8</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MD</td>
<td>Fourth level product</td>
<td>3</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ME</td>
<td>Fifth level product</td>
<td>3</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MF</td>
<td>First level ends</td>
<td>2</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MG</td>
<td>First section exponents</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MH</td>
<td>Last section exponents</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

* 16-bit channels can be substituted for 8-bit channels in groups of four
<table>
<thead>
<tr>
<th>Alpha Code</th>
<th>Application</th>
<th>No. Used</th>
<th>Alpha Code</th>
<th>Application</th>
<th>No. Used</th>
</tr>
</thead>
<tbody>
<tr>
<td>RA</td>
<td>Table for $A_0$</td>
<td>1</td>
<td>TC</td>
<td>Clock fanout</td>
<td>9</td>
</tr>
<tr>
<td>RB</td>
<td>Table for $A_0^2$</td>
<td>1</td>
<td>TX**</td>
<td>16-bank phasing</td>
<td>2</td>
</tr>
<tr>
<td>RC</td>
<td>Form $A_1$</td>
<td>3</td>
<td>TY**</td>
<td>8-bank phasing</td>
<td>2</td>
</tr>
<tr>
<td>RD</td>
<td>Form $A_1$</td>
<td>1</td>
<td>TZ</td>
<td>Master clock</td>
<td>1</td>
</tr>
<tr>
<td>RE</td>
<td>Form $A_1$</td>
<td>1</td>
<td>VA</td>
<td>Data to vector registers</td>
<td>32</td>
</tr>
<tr>
<td>RF</td>
<td>Form $A_1$</td>
<td>2</td>
<td>VB</td>
<td>Vector data to jk functions</td>
<td>32</td>
</tr>
<tr>
<td>RG</td>
<td>Form $A_{1,2}$</td>
<td>1</td>
<td>VC</td>
<td>Vector data to j functions</td>
<td>16</td>
</tr>
<tr>
<td>RH</td>
<td>Form $A_{1,2}$</td>
<td>2</td>
<td>VG</td>
<td>Vector length control</td>
<td>1</td>
</tr>
<tr>
<td>RI</td>
<td>Form $A_{1,2}$</td>
<td>1</td>
<td>VE</td>
<td>Vector write control</td>
<td>1</td>
</tr>
<tr>
<td>RJ</td>
<td>Form $A_{1,2}$</td>
<td>2</td>
<td>VF</td>
<td>Front half vector shift</td>
<td>4</td>
</tr>
<tr>
<td>RK</td>
<td>Form $A_{1,2}$</td>
<td>1</td>
<td>VG</td>
<td>Back half vector shift</td>
<td>4</td>
</tr>
<tr>
<td>RL</td>
<td>Form $A_2$</td>
<td>10</td>
<td>VH</td>
<td>Front half vector add</td>
<td>4</td>
</tr>
<tr>
<td>RM</td>
<td>Form $A_2$</td>
<td>2</td>
<td>VI</td>
<td>Back half vector add</td>
<td>2</td>
</tr>
<tr>
<td>RN</td>
<td>Form $A_2$</td>
<td>7</td>
<td>VJ</td>
<td>Vector logical data</td>
<td>4</td>
</tr>
<tr>
<td>RO</td>
<td>Form $A_2$</td>
<td>3</td>
<td>VK</td>
<td>Vector logical control</td>
<td>1</td>
</tr>
<tr>
<td>RP</td>
<td>Form $A_2$</td>
<td>1</td>
<td>VR</td>
<td>Vector registers</td>
<td>32</td>
</tr>
<tr>
<td>RQ</td>
<td>Form $A_2$</td>
<td>1</td>
<td>VA</td>
<td>Storage with memory data</td>
<td>288</td>
</tr>
<tr>
<td>RR</td>
<td>Form $A_2$</td>
<td>1</td>
<td>ZB</td>
<td>buffers</td>
<td></td>
</tr>
<tr>
<td>RS</td>
<td>Reciprocal coefficient</td>
<td>2</td>
<td>ZC</td>
<td>Storage with clock fanout</td>
<td>36</td>
</tr>
<tr>
<td>RT</td>
<td>Reciprocal coefficient</td>
<td>2</td>
<td>ZD</td>
<td>Storage R/W control</td>
<td>1</td>
</tr>
<tr>
<td>RU</td>
<td>Operand delay</td>
<td>9</td>
<td>ZE</td>
<td>Storage section control</td>
<td>2</td>
</tr>
<tr>
<td>RV</td>
<td>Result exponent</td>
<td>1</td>
<td>ZF</td>
<td>Storage with address fanout</td>
<td>120</td>
</tr>
<tr>
<td>SH*</td>
<td>16-bit synchronous input data assembly</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SI*</td>
<td>16-bit synchronous output data assembly</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

---

** SH and SI modules can be substituted for DJ and DK modules, respectively, and are used for the disk controller.

** For 8-bank phasing, TY modules are substituted for TX modules.

*** Figures are for 16-bank memory.
SOFTWARE CONSIDERATIONS

References to software in this publication are limited to those features of the hardware that provide for software or take it into consideration.

SYSTEM MONITOR
A monitor program is loaded at system dead start and remains in memory for as long as the system is used. Only the monitor program executes in monitor mode and can execute monitor instructions. A program executing in monitor mode cannot be interrupted. A monitor program is designed to reference all of memory.

OBJECT PROGRAM
An object program as referred to in this publication means any program other than the monitor program. Generally, the term describes a job-oriented program but may also describe an operating system task that does not execute in monitor mode. An object program may be a machine language program such as a FORTRAN compiler or it may be a program resulting from compilation of FORTRAN statements by the compiler.

OPERATING SYSTEM
The operating system consists of a monitor program, object programs that perform system-related functions, compilers, assemblers, and various utility programs. The operating system is loaded into memory and possibly onto mass storage during system dead start. Features of the operating system system and organization of storage, which is a function of the operating system, will be described in the operating system reference manual.

SYSTEM OPERATION
System operation begins at CPU dead start. Dead start is that sequence of operations required to start a program running in the computer after power has been turned off and then turned on again.
The dead start sequence is initiated from the maintenance control unit (MCU). The sequence is described in detail in Section 3. During the dead start sequence, the MCU loads a program containing an exchange package at absolute address zero in the CRAY-1 memory. A signal from the MCU causes the CRAY-1 to begin execution of the program pointed to by the exchange package.
### INSTRUCTION SUMMARY

<table>
<thead>
<tr>
<th>CRAY-1</th>
<th>CAL</th>
<th>PAGE</th>
<th>UNIT</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>ERR</td>
<td>4-7</td>
<td>-</td>
<td>Error exit</td>
</tr>
<tr>
<td>000j</td>
<td>ERR</td>
<td>4-7</td>
<td>-</td>
<td>Error exit</td>
</tr>
<tr>
<td>++0010j</td>
<td>CA,Aj</td>
<td>Ak</td>
<td>4-8</td>
<td>Set the channel (Aj) current address to (Ak) and begin the I/O sequence</td>
</tr>
<tr>
<td>++0011j</td>
<td>Cl,Aj</td>
<td>Ak</td>
<td>4-8</td>
<td>Set the channel (Aj) limit address to (Ak)</td>
</tr>
<tr>
<td>++0012j</td>
<td>Cl,Aj</td>
<td>4-8</td>
<td>-</td>
<td>Clear channel (Aj) interrupt flag</td>
</tr>
<tr>
<td>++0013j</td>
<td>XA</td>
<td>Aj</td>
<td>4-8</td>
<td>Enter XA register with (Aj)</td>
</tr>
<tr>
<td>++0014j</td>
<td>RT</td>
<td>Sj</td>
<td>4-8</td>
<td>Enter real-time clock register with (Sj)</td>
</tr>
<tr>
<td>0020xk</td>
<td>VL</td>
<td>Ak</td>
<td>4-10</td>
<td>Transmit (Ak) to VL register</td>
</tr>
<tr>
<td>++0020x0</td>
<td>VL</td>
<td>1</td>
<td>4-10</td>
<td>Transmit 1 to VL register</td>
</tr>
<tr>
<td>0021xx</td>
<td>EFI</td>
<td>4-10.1</td>
<td>-</td>
<td>Enable interrupt on floating point error</td>
</tr>
<tr>
<td>0022xx</td>
<td>DFI</td>
<td>4-10.1</td>
<td>-</td>
<td>Disable interrupt on floating point error</td>
</tr>
<tr>
<td>003xjx</td>
<td>VM</td>
<td>Sj</td>
<td>4-11</td>
<td>Transmit (Sj) to VM register</td>
</tr>
<tr>
<td>++003x0x</td>
<td>VM</td>
<td>0</td>
<td>4-11</td>
<td>Clear VM register</td>
</tr>
<tr>
<td>004xxx</td>
<td>EX</td>
<td>4-12</td>
<td>-</td>
<td>Normal exit</td>
</tr>
<tr>
<td>++004ij</td>
<td>EX</td>
<td>exp</td>
<td>4-12</td>
<td>Normal exit</td>
</tr>
<tr>
<td>005xj</td>
<td>J</td>
<td>Bjk</td>
<td>4-13</td>
<td>Jump to (Bjk)</td>
</tr>
<tr>
<td>006ijkm</td>
<td>J</td>
<td>exp</td>
<td>4-14</td>
<td>Jump to exp</td>
</tr>
<tr>
<td>007ijkm</td>
<td>R</td>
<td>exp</td>
<td>4-15</td>
<td>Return jump to exp; set B00 to P</td>
</tr>
<tr>
<td>010ijkm</td>
<td>JAL</td>
<td>exp</td>
<td>4-16</td>
<td>Branch to exp if (AO) = 0</td>
</tr>
<tr>
<td>011ijkm</td>
<td>JAN</td>
<td>exp</td>
<td>4-16</td>
<td>Branch to exp if (AO) ≠ 0</td>
</tr>
<tr>
<td>012ijkm</td>
<td>JAP</td>
<td>exp</td>
<td>4-16</td>
<td>Branch to exp if (AO) positive</td>
</tr>
<tr>
<td>013ijkm</td>
<td>JAM</td>
<td>exp</td>
<td>4-16</td>
<td>Branch to exp if (AO) negative</td>
</tr>
<tr>
<td>014ijkm</td>
<td>JSZ</td>
<td>exp</td>
<td>4-17</td>
<td>Branch to exp if (SO) = 0</td>
</tr>
<tr>
<td>015ijkm</td>
<td>JSN</td>
<td>exp</td>
<td>4-17</td>
<td>Branch to exp if (SO) ≠ 0</td>
</tr>
<tr>
<td>016ijkm</td>
<td>JSP</td>
<td>exp</td>
<td>4-17</td>
<td>Branch to exp if (SO) positive</td>
</tr>
<tr>
<td>017ijkm</td>
<td>JSM</td>
<td>exp</td>
<td>4-17</td>
<td>Branch to exp if (SO) negative</td>
</tr>
<tr>
<td>020ijkm</td>
<td>Ai</td>
<td>exp</td>
<td>4-18</td>
<td>Transmit exp = jkm to Ai</td>
</tr>
<tr>
<td>021ijkm</td>
<td>Ai</td>
<td>exp</td>
<td>4-18</td>
<td>Transmit exp = 1's complement of jkm to Ai</td>
</tr>
<tr>
<td>022ijk</td>
<td>Ai</td>
<td>Sj</td>
<td>4-19</td>
<td>Transmit exp = jk to Ai</td>
</tr>
<tr>
<td>023ijx</td>
<td>Ai</td>
<td>Bjk</td>
<td>4-21</td>
<td>Transmit (Bjk) to Ai</td>
</tr>
<tr>
<td>024ijk</td>
<td>Bjk</td>
<td>Ai</td>
<td>4-21</td>
<td>Transmit (Ai) to Bjk</td>
</tr>
<tr>
<td>026ijx</td>
<td>Ai</td>
<td>PSj</td>
<td>4-22</td>
<td>Pop/LZ Population count of (Sj) to Ai</td>
</tr>
<tr>
<td>027ijx</td>
<td>Ai</td>
<td>ZSj</td>
<td>4-23</td>
<td>Pop/LZ Leading zero count of (Sj) to Ai</td>
</tr>
<tr>
<td>030ijk</td>
<td>Ai</td>
<td>Aj+Ak</td>
<td>4-24</td>
<td>A Int Add Integer sum of (Aj) and (Ak) to Ai</td>
</tr>
<tr>
<td>+03010k</td>
<td>Ai</td>
<td>Ak</td>
<td>4-24</td>
<td>A Int Add Transmit (Ak) to Ai</td>
</tr>
<tr>
<td>+0301j0</td>
<td>Ai</td>
<td>Aj+1</td>
<td>4-24</td>
<td>A Int Add Integer sum of (Aj) and 1 to Ai</td>
</tr>
<tr>
<td>+0311j</td>
<td>Ai</td>
<td>Aj-Ak</td>
<td>4-24</td>
<td>A Int Add Integer difference of (Aj) less (Ak) to Ai</td>
</tr>
<tr>
<td>+031100</td>
<td>Ai</td>
<td>-1</td>
<td>4-24</td>
<td>A Int Add Transmit -1 to Ai</td>
</tr>
<tr>
<td>03110k</td>
<td>Ai</td>
<td>-Ak</td>
<td>4-24</td>
<td>A Int Add Transmit the negative of (Ak) to Ai</td>
</tr>
<tr>
<td>0311j0</td>
<td>Ai</td>
<td>Aj-1</td>
<td>4-24</td>
<td>A Int A'd Integer difference of (Aj) less 1 to Ai</td>
</tr>
<tr>
<td>032ijk</td>
<td>Ai</td>
<td>Aj*Ak</td>
<td>4-25</td>
<td>A Int Mult Integer product of (Aj) and (Ak) to Ai</td>
</tr>
</tbody>
</table>

† Special syntax form
<table>
<thead>
<tr>
<th>CRAY-I</th>
<th>CAL</th>
<th>PAGE</th>
<th>UNIT</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>03310x</td>
<td>Ai</td>
<td>CI</td>
<td>4-26</td>
<td>-</td>
</tr>
<tr>
<td>0331j0</td>
<td>Ai</td>
<td>CA,Aj</td>
<td>4-26</td>
<td>- Address of channel (Aj) to Ai (j≠0; k=0)</td>
</tr>
<tr>
<td>0331j1</td>
<td>Ai</td>
<td>CE,Aj</td>
<td>4-26</td>
<td>- Error flag of channel (Aj) to Ai (j≠0; k=1)</td>
</tr>
<tr>
<td>0341jk</td>
<td>Bjk, Ai</td>
<td>AO</td>
<td>4-28</td>
<td>Memory Read (Ai) words to B register jk from (AO)</td>
</tr>
<tr>
<td>+0341jk</td>
<td>Bjk, Ai</td>
<td>0, AO</td>
<td>4-28</td>
<td>Memory Read (Ai) words to B register jk from (AO)</td>
</tr>
<tr>
<td>0351jk</td>
<td>0, AO</td>
<td>Bjk, Ai</td>
<td>4-28</td>
<td>Memory Store (Ai) words at B register jk from (AO)</td>
</tr>
<tr>
<td>0361jk</td>
<td>Tjk, Ai</td>
<td>AO</td>
<td>4-28</td>
<td>Memory Read (Ai) words to T register jk from (AO)</td>
</tr>
<tr>
<td>+0361jk</td>
<td>Tjk, Ai</td>
<td>0, AO</td>
<td>4-28</td>
<td>Memory Read (Ai) words to T register jk from (AO)</td>
</tr>
<tr>
<td>0371jk</td>
<td>,AO</td>
<td>Tjk, Ai</td>
<td>4-28</td>
<td>Memory Store (Ai) words at T register jk to (AO)</td>
</tr>
<tr>
<td>+0371jk</td>
<td>0, AO</td>
<td>Tjk, Ai</td>
<td>4-28</td>
<td>Memory Store (Ai) words at T register jk to (AO)</td>
</tr>
<tr>
<td>0401jkm</td>
<td>Si</td>
<td>exp</td>
<td>4-30</td>
<td>- Transmit jkm to Si</td>
</tr>
<tr>
<td>0411jkm</td>
<td>Si</td>
<td>exp</td>
<td>4-30</td>
<td>- Transmit int 1's complement of jkm to Si</td>
</tr>
<tr>
<td>0421jk</td>
<td>Si</td>
<td>exp</td>
<td>4-31</td>
<td>S Logical Form 1's mask exp = 64-jk bits in Si from the right</td>
</tr>
<tr>
<td></td>
<td>Si</td>
<td>#exp</td>
<td></td>
<td></td>
</tr>
<tr>
<td>+042177</td>
<td>Si</td>
<td>1</td>
<td>4-31</td>
<td>S Logical Enter 1 into Si</td>
</tr>
<tr>
<td>+042100</td>
<td>Si</td>
<td>-1</td>
<td>4-31</td>
<td>S Logical Enter -1 into Si</td>
</tr>
<tr>
<td>0431jk</td>
<td>Si</td>
<td>exp</td>
<td>4-31</td>
<td>S Logical Form 1's mask exp = jk bits in Si from the left</td>
</tr>
<tr>
<td></td>
<td>Si</td>
<td>#exp</td>
<td></td>
<td></td>
</tr>
<tr>
<td>+043100</td>
<td>Si</td>
<td>0</td>
<td>4-31</td>
<td>S Logical Clear Si</td>
</tr>
<tr>
<td>0441jk</td>
<td>Si</td>
<td>Sj,Sk</td>
<td>4-33</td>
<td>S Logical Logical product of (Sj) and (Sk) to Sj</td>
</tr>
<tr>
<td>+0441j0</td>
<td>Si</td>
<td>Sj,SB</td>
<td>4-33</td>
<td>S Logical Sign bit of (Sj) to Sj</td>
</tr>
<tr>
<td>+0441j0</td>
<td>Si</td>
<td>SB,Sj</td>
<td>4-33</td>
<td>S Logical Sign bit of (Sj) to Si (j≠0)</td>
</tr>
<tr>
<td>+0451jk</td>
<td>Si</td>
<td>#Sk&amp;Sj</td>
<td>4-33</td>
<td>S Logical Logical product of (Sj) and 1's complement of (Sk) to Si</td>
</tr>
<tr>
<td>+0451j0</td>
<td>Si</td>
<td>#SB&amp;Sj</td>
<td>4-33</td>
<td>S Logical (Sj) with sign bit cleared to Sj</td>
</tr>
<tr>
<td>0461jk</td>
<td>Si</td>
<td>Sj\Sk</td>
<td>4-33</td>
<td>S Logical Logical difference of (Sj) and (Sk) to Sj</td>
</tr>
<tr>
<td>+0461j0</td>
<td>Si</td>
<td>Sj\SB</td>
<td>4-33</td>
<td>S Logical Logical difference of (Sj) and (Sk) to Sj</td>
</tr>
<tr>
<td>+0461j0</td>
<td>Si</td>
<td>SB\Sj</td>
<td>4-33</td>
<td>S Logical Logical difference of (Sj) and (Sk) to Sj</td>
</tr>
<tr>
<td>0471jk</td>
<td>Si</td>
<td>#S\Sk</td>
<td>4-33</td>
<td>S Logical Logical equivalence of (Sj) and (Sk) to Sj</td>
</tr>
<tr>
<td>+047100</td>
<td>Si</td>
<td>#Sk</td>
<td>4-33</td>
<td>S Logical Transmit 1's complement of (Sk) to Sj</td>
</tr>
<tr>
<td>+047100</td>
<td>Si</td>
<td>#S\SB</td>
<td>4-33</td>
<td>S Logical Logical equivalence of (Sj) and sign bit to Sj</td>
</tr>
<tr>
<td>+0471j0</td>
<td>Si</td>
<td>#SB\Sj</td>
<td>4-33</td>
<td>S Logical Logical equivalence of (Sj) and sign bit to Sj (j≠0)</td>
</tr>
<tr>
<td>+047100</td>
<td>Si</td>
<td>#SB</td>
<td>4-33</td>
<td>S Logical Enter 1's complement of sign bit into S</td>
</tr>
<tr>
<td>0501jk</td>
<td>Si</td>
<td>Sj\Si\Si\Sk</td>
<td>4-33</td>
<td>S Logical Logical product of (Sj) and (Sk) complement ORed with logical product of (Sj) and (Sk) to Si</td>
</tr>
<tr>
<td>+0501j0</td>
<td>Si</td>
<td>Sj\Si\Si\SB</td>
<td>4-33</td>
<td>S Logical Scalar merge of (Si) and sign bit of (Sj) to Si</td>
</tr>
<tr>
<td>0511jk</td>
<td>Si</td>
<td>Sj\Sk</td>
<td>4-33</td>
<td>S Logical Logical sum of (Sj) and (Sk) to Si</td>
</tr>
<tr>
<td>+051100</td>
<td>Si</td>
<td>Sk</td>
<td>4-33</td>
<td>S Logical Transmit (Sk) to Si</td>
</tr>
<tr>
<td>+0511j0</td>
<td>Si</td>
<td>Sj\SB</td>
<td>4-33</td>
<td>S Logical Logical sum of (Sj) and sign bit to Sj</td>
</tr>
<tr>
<td>+0511j0</td>
<td>Si</td>
<td>SB\Sj</td>
<td>4-33</td>
<td>S Logical Logical sum of (Sj) and sign bit to Sj (j≠0)</td>
</tr>
<tr>
<td>+051100</td>
<td>Si</td>
<td>SB</td>
<td>4-33</td>
<td>S Logical Enter sign bit into S</td>
</tr>
<tr>
<td>0521jk</td>
<td>S0</td>
<td>Si\exp</td>
<td>4-35</td>
<td>S Shift Shift (Sj) left exp = jk places to S0</td>
</tr>
<tr>
<td>+0531jk</td>
<td>S0</td>
<td>Si\exp</td>
<td>4-35</td>
<td>S Shift Shift (Sj) right exp = 64-jk places to S0</td>
</tr>
<tr>
<td>0541jk</td>
<td>S0</td>
<td>Si\exp</td>
<td>4-35</td>
<td>S Shift Shift (Sj) left exp = jk places</td>
</tr>
<tr>
<td>+0551jk</td>
<td>S0</td>
<td>Si\exp</td>
<td>4-35</td>
<td>S Shift Shift (Sj) right exp = 64-jk places</td>
</tr>
<tr>
<td>0561jk</td>
<td>S1</td>
<td>Si,Sj\Ak</td>
<td>4-36</td>
<td>S Shift Shift (Sj and Sj) left (Ak) places to Si</td>
</tr>
<tr>
<td>+0561j0</td>
<td>S1</td>
<td>Si,Sj\Sj&lt;1</td>
<td>4-36</td>
<td>S Shift Shift (Sj and Sj) left one place to Si</td>
</tr>
<tr>
<td>+056100</td>
<td>S1</td>
<td>Sj\Ak</td>
<td>4-36</td>
<td>S Shift Shift (Sj) left (Ak) places to Si</td>
</tr>
</tbody>
</table>

† Special syntax form
++ Privileged to monitor mode.
<table>
<thead>
<tr>
<th>CRAY-1</th>
<th>CAL</th>
<th>PAGE</th>
<th>UNIT</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>057ij0</td>
<td>Si</td>
<td>3,4</td>
<td>S Shift</td>
<td>Shift (S) right (Ak) places to Si</td>
</tr>
<tr>
<td>057ijo</td>
<td>Si</td>
<td>3,4</td>
<td>S Shift</td>
<td>Shift (S) right one place to Si</td>
</tr>
<tr>
<td>057i0k</td>
<td>Si</td>
<td>3,4</td>
<td>S Shift</td>
<td>Shift (S) right (Ak) places to Si</td>
</tr>
<tr>
<td>060ij0</td>
<td>Si</td>
<td>3,4</td>
<td>S Int Add</td>
<td>Integer sum of (S) and (Sk) to Si</td>
</tr>
<tr>
<td>061ij0</td>
<td>Si</td>
<td>3,4</td>
<td>S Int Add</td>
<td>Integer difference of (S) and (Sk) to Si</td>
</tr>
<tr>
<td>061i0k</td>
<td>Si</td>
<td>3,4</td>
<td>S Int Add</td>
<td>Transmit negative of (Sk) to Si</td>
</tr>
<tr>
<td>062ij0</td>
<td>Si</td>
<td>3,4</td>
<td>F.P. Add</td>
<td>Floating sum of (S) and (Sk) to Si</td>
</tr>
<tr>
<td>063i0k</td>
<td>Si</td>
<td>3,4</td>
<td>F.P. Add</td>
<td>Normalization (Sk) to Si</td>
</tr>
<tr>
<td>063i0k</td>
<td>Si</td>
<td>3,4</td>
<td>F.P. Add</td>
<td>Floating difference of (S) and (Sk) to Si</td>
</tr>
<tr>
<td>064ij0</td>
<td>Si</td>
<td>3,4</td>
<td>F.P. Add</td>
<td>Transmit normalized negative of (Sk) to Si</td>
</tr>
<tr>
<td>065ij0</td>
<td>Si</td>
<td>3,4</td>
<td>F.P. Multi</td>
<td>Floating product of (S) and (Sk) to Si</td>
</tr>
<tr>
<td>065i0k</td>
<td>Si</td>
<td>3,4</td>
<td>F.P. Multi</td>
<td>Half precision rounded floating product of (S) and (Sk) to Si</td>
</tr>
<tr>
<td>066ij0</td>
<td>Si</td>
<td>3,4</td>
<td>F.P. Multi</td>
<td>Full precision rounded floating product of (S) and (Sk) to Si</td>
</tr>
<tr>
<td>067ij0</td>
<td>Si</td>
<td>3,4</td>
<td>F.P. Multi</td>
<td>2 floating product of (S) and (Sk) to Si</td>
</tr>
<tr>
<td>070ij0</td>
<td>H/Sj</td>
<td>3,4</td>
<td>F.P. Recp</td>
<td>Floating reciprocal approximation of (S) to Si</td>
</tr>
<tr>
<td>071i0k</td>
<td>Si</td>
<td>3,4</td>
<td>Transmit</td>
<td>Transmit (Ak) to Si with no sign extension</td>
</tr>
<tr>
<td>071i0k</td>
<td>Si</td>
<td>3,4</td>
<td>Transmit</td>
<td>Transmit (Ak) to Si with sign extension</td>
</tr>
<tr>
<td>071i0k</td>
<td>Si</td>
<td>3,4</td>
<td>Transmit</td>
<td>Transmit (Ak) to Si as unnormalized floating point number</td>
</tr>
<tr>
<td>071i0k</td>
<td>Si</td>
<td>3,4</td>
<td>Transmit</td>
<td>Transmit constant 0.75*2**48 to Si</td>
</tr>
<tr>
<td>071i0k</td>
<td>Si</td>
<td>3,4</td>
<td>Transmit</td>
<td>Transmit constant 0.5 to Si</td>
</tr>
<tr>
<td>071i0k</td>
<td>Si</td>
<td>3,4</td>
<td>Transmit</td>
<td>Transmit constant 1.0 to Si</td>
</tr>
<tr>
<td>071i0k</td>
<td>Si</td>
<td>3,4</td>
<td>Transmit</td>
<td>Transmit constant 2.0 to Si</td>
</tr>
<tr>
<td>071i0k</td>
<td>Si</td>
<td>3,4</td>
<td>Transmit</td>
<td>Transmit constant 4.0 to Si</td>
</tr>
<tr>
<td>074i0k</td>
<td>Si</td>
<td>3,4</td>
<td>Transmit</td>
<td>Transmit (Tjk) to Si</td>
</tr>
<tr>
<td>075i0k</td>
<td>Si</td>
<td>3,4</td>
<td>Transmit</td>
<td>Transmit (Si) to Tjk</td>
</tr>
<tr>
<td>076i0k</td>
<td>Vj, Ak</td>
<td>3,4</td>
<td>Transmit</td>
<td>Transmit (Vj, element (Ak)) to Si</td>
</tr>
<tr>
<td>077i0k</td>
<td>Vj, Ak</td>
<td>3,4</td>
<td>Transmit</td>
<td>Transmit (Sj) to Vj element (Ak)</td>
</tr>
<tr>
<td>078i0k</td>
<td>Vj, Ak</td>
<td>3,4</td>
<td>Clear Vj element (Ak)</td>
<td></td>
</tr>
<tr>
<td>079i0k</td>
<td>Vj, Ak</td>
<td>3,4</td>
<td>Memory</td>
<td>Read from ((Ah + exp) to Vj (A0=0)</td>
</tr>
<tr>
<td>080i0k</td>
<td>Vj, Ak</td>
<td>3,4</td>
<td>Memory</td>
<td>Read from (exp) to Vj</td>
</tr>
<tr>
<td>081i0k</td>
<td>Vj, Ak</td>
<td>3,4</td>
<td>Memory</td>
<td>Read from (exp) to Vj</td>
</tr>
<tr>
<td>101i0k</td>
<td>Vj, Ak</td>
<td>3,4</td>
<td>Memory</td>
<td>Read from (Ah) to Vj</td>
</tr>
<tr>
<td>101i0k</td>
<td>Vj, Ak</td>
<td>3,4</td>
<td>Memory</td>
<td>Store (Ai) to (Ah) + exp (A0=0)</td>
</tr>
<tr>
<td>102i0k</td>
<td>Vj, Ak</td>
<td>3,4</td>
<td>Memory</td>
<td>Store (Ai) to exp</td>
</tr>
<tr>
<td>103i0k</td>
<td>Vj, Ak</td>
<td>3,4</td>
<td>Memory</td>
<td>Store (Ai) to exp</td>
</tr>
<tr>
<td>104i0k</td>
<td>Vj, Ak</td>
<td>3,4</td>
<td>Memory</td>
<td>Store (Ai) to (Ah)</td>
</tr>
<tr>
<td>105i0k</td>
<td>Vj, Ak</td>
<td>3,4</td>
<td>Memory</td>
<td>Read from (Ah) to Vj</td>
</tr>
<tr>
<td>106i0k</td>
<td>Vj, Ak</td>
<td>3,4</td>
<td>Memory</td>
<td>Read from (exp) to Vj</td>
</tr>
<tr>
<td>107i0k</td>
<td>Vj, Ak</td>
<td>3,4</td>
<td>Memory</td>
<td>Read from (exp) to Vj</td>
</tr>
<tr>
<td>108i0k</td>
<td>Vj, Ak</td>
<td>3,4</td>
<td>Memory</td>
<td>Read from (Ah) to Vj</td>
</tr>
<tr>
<td>109i0k</td>
<td>Vj, Ak</td>
<td>3,4</td>
<td>Memory</td>
<td>Store (Si) to (Ah) + exp (A0=0)</td>
</tr>
<tr>
<td>110i0k</td>
<td>Vj, Ak</td>
<td>3,4</td>
<td>Memory</td>
<td>Store (Si) to exp</td>
</tr>
<tr>
<td>111i0k</td>
<td>Vj, Ak</td>
<td>3,4</td>
<td>Memory</td>
<td>Store (Si) to exp</td>
</tr>
<tr>
<td>112i0k</td>
<td>Vj, Ak</td>
<td>3,4</td>
<td>Memory</td>
<td>Store (Si) to (Ah)</td>
</tr>
<tr>
<td>113i0k</td>
<td>Vj, Ak</td>
<td>3,4</td>
<td>Memory</td>
<td>Read from (Ah) to Vj</td>
</tr>
<tr>
<td>114i0k</td>
<td>Vj, Ak</td>
<td>3,4</td>
<td>Memory</td>
<td>Store (Si) to exp</td>
</tr>
<tr>
<td>115i0k</td>
<td>Vj, Ak</td>
<td>3,4</td>
<td>Memory</td>
<td>Store (Si) to exp</td>
</tr>
<tr>
<td>116i0k</td>
<td>Vj, Ak</td>
<td>3,4</td>
<td>Memory</td>
<td>Store (Si) to (Ah)</td>
</tr>
<tr>
<td>117i0k</td>
<td>Vj, Ak</td>
<td>3,4</td>
<td>Memory</td>
<td>Read from (Ah) to Vj</td>
</tr>
<tr>
<td>118i0k</td>
<td>Vj, Ak</td>
<td>3,4</td>
<td>Memory</td>
<td>Read from (exp) to Vj</td>
</tr>
<tr>
<td>119i0k</td>
<td>Vj, Ak</td>
<td>3,4</td>
<td>Memory</td>
<td>Read from (exp) to Vj</td>
</tr>
<tr>
<td>120i0k</td>
<td>Vj, Ak</td>
<td>3,4</td>
<td>Memory</td>
<td>Read from (Ah) to Vj</td>
</tr>
<tr>
<td>121i0k</td>
<td>Vj, Ak</td>
<td>3,4</td>
<td>Memory</td>
<td>Store (Si) to (Ah) + exp (A0=0)</td>
</tr>
<tr>
<td>122i0k</td>
<td>Vj, Ak</td>
<td>3,4</td>
<td>Memory</td>
<td>Store (Si) to exp</td>
</tr>
<tr>
<td>123i0k</td>
<td>Vj, Ak</td>
<td>3,4</td>
<td>Memory</td>
<td>Store (Si) to exp</td>
</tr>
<tr>
<td>124i0k</td>
<td>Vj, Ak</td>
<td>3,4</td>
<td>Memory</td>
<td>Store (Si) to (Ah)</td>
</tr>
<tr>
<td>125i0k</td>
<td>Vj, Ak</td>
<td>3,4</td>
<td>V Logical</td>
<td>Logical product of (Sj) and (Vk) to Vi</td>
</tr>
<tr>
<td>126i0k</td>
<td>Vj, Ak</td>
<td>3,4</td>
<td>V Logical</td>
<td>Logical product of (Vj) and (Vk) to Vi</td>
</tr>
</tbody>
</table>

† Special syntax form
<table>
<thead>
<tr>
<th>CRAY-1</th>
<th>CAL</th>
<th>PAGE</th>
<th>UNIT</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>1421j4k Vi Sj,Vk 4-48 V Logical Logical sums of (Sj) and (Vk) to Vi</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>14210k Vi Vk 4-48 V Logical Transmit (Vk) to Vi</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1431j4k Vi Vj!Vk 4-48 V Logical Logical sums of (Vj) and (Vk) to Vi</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1441j4k Vi SJ\Vk 4-48 V Logical Logical differences of (Sj) and (Vk) to Vi</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1451j4k Vi Vj\Vk 4-48 V Logical Logical differences of (Vj) and (Vk) to Vi</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1461j4k Vi SJ\Vk&amp;VM 4-48 V Logical Transmit (Sj) if VM bit = 1; (Vk) if VM bit = 0 to Vi</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>14610k Vi #VMVk 4-48 V Logical Vector merge of (Vk) and 0 to Vi</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1471j4k Vi Vj\Vk&amp;VM 4-48 V Logical Transmit (Vj) if VM bit = 1; (Vk) if VM bit = 0 to Vi</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1501j4k Vi Vj&lt;Ak 4-52 V Shift Shift (Vj) left (Ak) places to Vi</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1501j0 Vi Vj&lt;1 4-52 V Shift Shift (Vj) left one place to Vi</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1511j0 Vi Vj&gt;Ak 4-52 V Shift Shift (Vj) right (Ak) places to Vi</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1511j0 Vi Vj&gt;1 4-52 V Shift Shift (Vj) right one place to Vi</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1521j0 Vi Vj,Vj&lt;Ak 4-53 V Shift Double shift (Vj) left (Ak) places to Vi</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1521j0 Vi Vj,Vj&lt;1 4-53 V Shift Double shift (Vj) left one place to Vi</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1531j4k Vi Vj,Vj&gt;Ak 4-53 V Shift Double shift (Vj) right (Ak) places to Vi</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1531j0 Vi Vj,Vj&gt;1 4-53 V Shift Double shift (Vj) right one place to Vi</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1541j4k Vi Sj+Vk 4-56 V Int Add Integer sums of (Sj) and (Vk) to Vi</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1551j4k Vi Vj+Vk 4-56 V Int Add Integer sums of (Vj) and (Vk) to Vi</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1561j4k Vi Vj-Vk 4-56 V Int Add Integer differences of (Sj) and (Vk) to Vi</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15610k Vi -Vk 4-56 V Int Add Transmit negative of (Vk) to Vi</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1571j4k Vi Vj-Vk 4-56 V Int Add Integer differences of (Vj) and (Vk) to Vi</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1601j4k Vi Sj*FVk 4-58 F.P. Mult Floating products of (Sj) and (Vk) to Vi</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1611j4k Vi Vj*FVk 4-58 F.P. Mult Floating products of (Vj) and (Vk) to Vi</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1621j4k Vi Sj*HvVk 4-58 F.P. Mult Half precision rounded floating products of (Sj) and (Vk) to Vi</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1631j4k Vi Vj*HvVk 4-58 F.P. Mult Half precision rounded floating products of (Vj) and (Vk) to Vi</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1641j4k Vi Sj*RVk 4-58 F.P. Mult Rounded floating products of (Sj) and (Vk) to Vi</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1651j4k Vi Vj*RVk 4-58 F.P. Mult Rounded floating products of (Vj) and (Vk) to Vi</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1661j4k Vi Sj*IVk 4-58 F.P. Mult 2 - floating products of (Sj) and (Vk) to Vi</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1671j4k Vi Vj*IVk 4-58 F.P. Mult 2 - floating products of (Vj) and (Vk) to Vi</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1701j4k Vi Sj+FVk 4-61 F.P. Add Floating sums of (Sj) and (Vk) to Vi</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>17010k Vi +FVk 4-61 F.P. Add Normalize (Vk) to Vi</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1711j4k Vi Vj+FVk 4-61 F.P. Add Floating sums of (Vj) and (Vk) to Vi</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1721j4k Vi Sj+FVk 4-61 F.P. Add Floating differences of (Sj) and (Vk) to Vi</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>17210k Vi -FVk 4-61 F.P. Add Transmit normalized negatives of (Vk) to Vi</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1731j4k Vi Vj-FVk 4-61 F.P. Add Floating differences of (Vj) and (Vk) to Vi</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1741j4k Vi /HFj 4-63 F.P. Rcpl Floating reciprocal approximations of (Vj) to Vi</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>175xj0 VM Vj,Z 4-65 V Logical VM=1 where (Vj) = 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>175xj1 VM Vj,N 4-65 V Logical VM=1 where (Vj) ≠ 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>175xj2 VM Vj,P 4-65 V Logical VM=1 where (Vj) positive</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>175xj3 VM Vj,M 4-65 V Logical VM=1 where (Vj) negative</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1761xk Vi ,A0,Ak 4-67 Memory Read (VL) words to Vi from (A0) incremented by (Ak)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>176ix0 Vi ,A0,1 4-67 Memory Read (VL) words to Vi from (A0) incremented by 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>177xj4k ,A0,Ak Vj 4-67 Memory Store (VL) words from Vj to (A0) incremented by (Ak)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>177xj0 ,A0,1 Vj 4-67 Memory Store (VL) words from Vj to (A0) incremented by 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

† Special syntax form
PUBLICATION CHANGE NOTICE
November 4, 1977

TITLE: CRAY-1 Hardware Reference Manual

PUBLICATION NO. 2240004       REV. C

This printing obsoletes version B and applies to CRAY-1 Computer Systems starting with Serial No. 3. Revision A remains relevant for Serial 1.
PUBLICATION CHANGE NOTICE
May 15, 1978

TITLE: CRAY-1 Hardware Reference Manual

PUBLICATION NO. 2240004 REV. C CHANGE PACKET NO. C-01

This change packet changes the nomenclature for two flags in the exchange package.
Please replace the following pages:
Title page and record of revision
2-11
3-21 and 3-22
3-37 and 3-38
4-71
5-5 and 5-6
6-5 and 6-6
A-3 through A-5
Comment sheet
<table>
<thead>
<tr>
<th>Revision</th>
<th>Print Date</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1/76</td>
<td></td>
<td>Original printing</td>
</tr>
<tr>
<td>A</td>
<td>5/76</td>
<td>Reprint with revision</td>
</tr>
<tr>
<td>A-01</td>
<td>9/76</td>
<td>Corrections to pages 3-20, 3-27, 4-9, 4-10, 4-28, 4-36, 4-43, 4-55, and 4-57.</td>
</tr>
<tr>
<td>B</td>
<td>10/76</td>
<td>Reprint with revision. Addition of: Floating point range error detection, Vector floating point error, Error correction</td>
</tr>
<tr>
<td>B-01</td>
<td>2/77</td>
<td>Changes to exchange package (p 3-36); additions to instructions 152 and 153 (p 4-53); corrections to syndrome bit description p 5-5; corrections to instruction summary, appendix D.</td>
</tr>
<tr>
<td>B-02</td>
<td>7/77</td>
<td>Corrections and changes to pages xi, 2-3, 3-19 through 3-28.1, 3-31, 3-34, 3-36, 3-38, 4-14 through 4-17, 4-54, 4-68, 5-1, 5-3, 5-4, 5-6, 6-2, A-4, D-1 through D-4.</td>
</tr>
<tr>
<td>C</td>
<td>11/77</td>
<td>This printing obsoletes revision B. Features added include 8-bank phasing and I/O master clear procedure. Chart tape reflects only changes introduced with this revision.</td>
</tr>
<tr>
<td>C-01</td>
<td>4/78</td>
<td>This change packet changes the nomenclature for two flags in the exchange package (page 3-37) and corrects technical errors on pages 2-11, 4-71, 5-6, 6-5, and A-3.</td>
</tr>
</tbody>
</table>
MASS STORAGE SUBSYSTEM

Mass storage for the CRAY-1 computer system consists of two or more Cray Research Inc. DCU-2 Disk Controllers and multiple DD-19 Disk Storage Units. The disk controller is a Cray Research, Inc. product and is implemented in flat-pack ECL logic similar to that used in the CRAY-1 mainframe. The controller operates synchronously with the mainframe over a 16-bit full-duplex channel. The controller is in a DCC-1 Freon cooled cabinet located near the mainframe. Up to four controllers may be contained in one cabinet. The cabinet requires about five square feet of floor space and is 49 inches high.

Each controller may have from one to four DD-19 disk storage units attached to it. Data passes through the controller to or from one disk storage unit at a time. The controller may be connected to a 16-bit minicomputer station in addition to the CRAY-1. If this additional connection is made, the station and mainframe may share the controller operation. Either, but not both, can have an operation in progress at one time; software interlocks must be provided to avoid conflicts.

Each of the DD-19 disk storage units has two ports for controllers. A second independent data path may exist to each disk storage unit through another Cray Research controller. Reservation logic is provided to control access to each disk storage unit.

Operational characteristics of the DD-19 Disk Storage Units are summarized in Table 2-1. Further information about the mass storage subsystem is presented in separate publications.

Table 2-1. Characteristics of a DD-19 Disk Storage Unit

<table>
<thead>
<tr>
<th>Bit capacity per drive</th>
<th>(2.424 \times 10^9)</th>
<th>Latency</th>
<th>16.6 msec</th>
</tr>
</thead>
<tbody>
<tr>
<td>Tracks per surface</td>
<td>411</td>
<td>Access time</td>
<td>15 - 80 msec</td>
</tr>
<tr>
<td>Sectors per track</td>
<td>18</td>
<td>Data transfer rate</td>
<td>(35.4 \times 10^6)</td>
</tr>
<tr>
<td>Bits per sector</td>
<td>32,768</td>
<td>(average bits per sec.)</td>
<td></td>
</tr>
<tr>
<td>Number of head groups</td>
<td>10</td>
<td>Total bits that can be streamed to a unit</td>
<td>(5.9 \times 10^6)</td>
</tr>
<tr>
<td>Recording surfaces per drive</td>
<td>40</td>
<td>(disk cylinder capacity)</td>
<td></td>
</tr>
</tbody>
</table>
Normalized floating point

A non-zero floating point number in packed format is normalized if the most significant bit of the coefficient is non-zero. This condition implies that the coefficient has been shifted to the left as far as possible and therefore the floating point number has no leading zeros in the coefficient.

When a floating point number has been created by inserting an exponent of \(40060_8\) into a word containing a 48-bit integer, the result should be normalized before being used in a floating point operation. Normalization is accomplished by adding the unnormalized floating point operand to zero. Since \(S_0\) provides a 64-bit zero when used in the \(S_j\) field of an instruction, a normalize of an operand in \(S_k\) can be performed using the following instruction:

\[062i0k\]

\(Si\) contains the normalized result.

Floating point range errors

Overflow of the floating point range is indicated by an exponent value of \(60000_8\) or greater in packed format. Underflow is indicated by an exponent value of \(17777_8\) or less in packed format. Detection of the overflow condition will initiate an interrupt if the floating point mode flag is set in the mode register and monitor mode is not in effect. The floating point mode flag can be set or cleared by an object program. The object program has the responsibility to clear the f.p. mode flag via a 0022 instruction at the beginning of each vector branch sequence and resetting it via a 0021 instruction after the merge.

Detection of floating point error conditions by the floating point units is described in the following paragraphs.
Floating point add unit - A floating point add range error condition is generated for scalar operands when the larger incoming exponent is greater than or equal to 60000_8. The floating point error flag is set and an exponent of 60000_8 is sent to the result register along with the computed coefficient, as in the following example:

\[
\begin{array}{c}
60000.4 \quad \text{Range error} \\
+ 57777.4 \\
\hline
60000.6 \quad \text{Result register.}
\end{array}
\]

Floating point multiply unit - In the floating point multiply unit, if the exponent of either operand is greater than or equal to 60000_8 or if the sum of the two exponents is greater than or equal to 60000_8, the floating point error flag is set and an exponent of 60000_8 is sent to the result register along with the computed coefficient. An underflow condition is detected when the sum of the exponent is less than or equal to 17777_8 and causes an all zero exponent and coefficient to be returned to the result register. However, if the sum of the exponents is 20000_8 and a normalizing left shift occurs, and exponent of 17777_8 is sent to the result register along with the computed coefficient. Underflow is also generated when either, but not both, of the incoming exponents is zero. Both exponents equal to zero is treated as an integer multiply and the result is treated normally with no normalization shift of the result allowed.

Floating point reciprocal approximation unit - For the floating point reciprocal approximation unit, an incoming operand with an exponent less than or equal to 20001_8 or greater than or equal to 60000_8 causes a floating point range error. The error flag is set and an exponent of 60000_8 is sent to the result register along with the computed coefficient.
Registers

S  Syndrome bits
RAB Read address for error
   (where B is bank)
P  Program address
BA Base address
LA Limit address
XA Exchange address
VL Vector length

E - Error type (bits 0,1)
10 Uncorrectable memory
01 Correctable memory

R - Read mode (bits 10,11)
00 Scalar
01 I/O
10 Vector
11 Fetch

M - Modes†
36 Interrupt on correctable memory error
37 Interrupt on floating point
38 Interrupt on uncorrectable memory error
39 Monitor mode

F - Flags‡
31 PCI interrupt‡‡
32 MCU interrupt
33 Floating point error
34 Operand range
35 Program range
36 Memory error
37 I/O interrupt
38 Error exit
39 Normal exit

†Bit position from left of word
‡‡Supports Programmable Clock option.

Figure 3-8. Exchange Package

2240004
3-37
The exchange package contents are arranged in a 16-word block as shown in figure 3-8. Data is swapped from memory to the computer operating registers and back to memory by the exchange sequence. This sequence exchanges the data in a currently active exchange package, which is residing in the operating registers, with an inactive exchange package in memory. The XA address of the currently active exchange package specifies the address of the inactive exchange package to be used in the swap. The data is exchanged and a new program execution interval is initiated by the exchange sequence.

The B register, T register, and V register contents are not swapped in the exchange sequence. The data in these registers must be stored and replaced as required by specific coding in the monitor program which supervises the object program execution.

**Memory error data**

Two bits in the Mode (M) register determine whether or not the exchange package contains data relevant to a memory error if one occurs prior to an exchange sequence. These are bit 36, the "Interrupt on correctable memory error bit" and bit 38, the "Interrupt on uncorrectable memory error bit". The error data, consisting of four fields of information, appears in the exchange package if bit 38 is set and an uncorrectable memory error is detected or if bit 36 is set and correctable memory error is encountered.

**Error type (E)** - The type of error encountered, uncorrectable or correctable, is indicated in bits 0 and 1 of the first word of the exchange package. Bit 0 is set for an uncorrectable memory error; bit 1 is set for a correctable memory error.

**Syndrome (S)** - The eight syndrome bits used in detecting the error are returned in bits 2 through 9 of the first word of the exchange package. Refer to section 5 for additional information.
Execution time

For 176:

Instruction issue except for 034-037, 100-137, 176, 177: 1 CP
Instruction issue for above exceptions: (VL) + 4 CPs
Vi ready 14 CPs if (VL) ≤ 5
Vi ready (VL) + 9 CPs if (VL) > 5

For 177:

Instruction issue except for 034-037, 100-137, 176, 177: 1 CP
Instruction issue for above exceptions: (VL) + 5 CPs
Vj ready 5 CPs if (VL) ≤ 5
Vj ready (VL) CPs if (VL) > 5

Special cases

The increment, \((A_0)\), = 1 if \(k = 0\)
Chain slot issue is 9 CPs if full speed for 176, blocked for 177

Block I/O references

Block 034 – 037, 100 – 137, 176, 177

\((A_k)\) determines speed control. There are 16 memory banks; successive addresses are located in successive banks. References to the same bank can be made every 4 CPs or more. Incrementing \((A_k)\) by \(16^+\) places successive memory references in the same bank, so a word is transferred every 4 CPs. If \((A_k)\) is incremented by \(8^{++}\) every other reference is to the same bank and words can transfer every 2 CPs. With any address incrementing that allows 4 CPs before addressing the same bank, the words can transfer each CP.

Memory reference out of limits will allow 6 CPs + 2 parcels to issue.

For 176, a parity error will allow a minimum of 16 CPs + 2 parcels to issue and a maximum of \((VL) + 15\) CPs + 2 parcels to issue.

\(^+\) 8 places for 8-bank memory option. Refer to section 5.
\(^{++}\) 4 places for 8-bank memory option. Refer to section 5.
MEMORY PARITY ERROR CORRECTION

An error correction and detection network between the CPU and memory assures that the data written into memory can be returned to the CPU with consistent precision. (Refer to figure 5-3.)

![Diagram of memory data path with SEC-DED]

Figure 5-3. Memory data path with SEC-DED.

The network operates on the basis of single error correction, double error detection (SEC-DED). If one bit of a data word is altered, the single error alteration is automatically corrected before passing the data word to the computer. If two bits of the same data word are altered, the double error is detected but not corrected. In either case, the CPU may be interrupted depending on interrupt options selected to prevent incorrect data from contaminating a job.

The SEC-DED error processing scheme is based on error detection and correction codes devised by R. W. Hamming. An 8-bit check byte is appended to the 64-bit data word before the data is written in memory. The eight check bits are each generated as even parity bits for a specific group of data bits. Figure 5-4 shows the bits of the data word used to determine the state of each check bit. An X in the

---


2240004  5-5  C
horizontal row indicates that data bit contributes to the generation of that check bit. Thus, check bit number 0 (bit \(2^4\)) is the bit making group parity even for the group of bits \(2^1, 2^3, 2^5, 2^7, 2^9, 2^{11}, 2^{13}, 2^{15}, 2^{17}, 2^{19}, 2^{21}, 2^{23}, 2^{25}, 2^{27}, 2^{29}\), and \(2^{31}\) through \(2^{55}\).

The eight check bits are stored in memory at the same location as the data word. When read from memory, the same 72-bit matrix of figure 5-4 is used to generate a new set of parity bits, which are even parity bits of the data word and the old check bits. The resulting eight parity bits are called syndrome bits, shown as bits 64 through 71 in figure 5-4.

![Error correction matrix](image)

**Figure 5-4.** Error correction matrix
The number of the channel causing an interrupt can be determined by use of a 033 instruction which reads to Ai the highest priority channel number requesting an interrupt. The lowest numbered channel has the highest priority. The interrupt request will continue until cleared by the monitor program.

**CHANNEL ERROR CONDITIONS**

A channel error condition can be generated as follows:

1. Input channel not active and input data ready.
2. Input channel current address equals limit address and input ready.
3. Input ready received before channel has written previous data in memory (extra ready).
4. Output channel not active and output resume.
5. Parity error on an input channel.

One of the above error conditions could be forced by the driven interface to signal an interface-related error. For example, a fire code on a disk input channel produces a type 1 error. Refer to documentation for the driven interface for descriptions of these error conditions.

**I/O MEMORY ADDRESSING**

All I/O memory references are absolute. The current and limit registers are 20 bits, allowing I/O access to all of memory.

**INPUT CHANNEL SIGNALS**

**INPUT DATA**

There are sixteen lines for input data. Data must arrive coincident with the input ready signal and remain until an input resume signal is sent to the sending device.

**INPUT READY**

This signal indicates that data is on the input lines. The input ready signal is resynchronized before sampling the input data. This signal must be a pulse with a minimum width of 50 nsec ± 10 nsec.
INPUT RESUME
This signal indicates that the input data has been received. The input data lines can now receive a new data word. This signal is a 50 nsec pulse.

INPUT DISCONNECT
This signal terminates an input sequence and causes the input channel to interrupt the CPU. This signal must be a pulse with a minimum width of 50 nsec ± 10 nsec.

OUTPUT CHANNEL SIGNALS

OUTPUT DATA
There are sixteen lines for output data. Data is sent coincident with the output ready signal and remains on the line until an output resume signal is received.

OUTPUT READY
This signal indicates that data is on the output lines. This signal is a 50 nsec pulse.

OUTPUT RESUME
This signal indicates the receiving device has received the output data. The output resume is resynchronized allowing a new output data word to change the output data lines. This signal must be a pulse with a minimum width of 50 nsec ± 10 nsec.

OUTPUT DISCONNECT
This signal terminates an output sequence when the last data word in a record (current address equals limit address) has been acknowledged. This signal is a 50 nsec pulse.

CHANNEL OPERATION CONTROL

Channel input and output is controlled by the 20-bit channel address (CA) and channel limit (CL) registers. A set of these registers exists for each channel. The CA register contains the address of the next channel
2. The result register is reserved for the functional unit time \((V_0+2)\) clock periods. The result register is reserved for the functional unit +7 clock periods if the vector length is less than 5. At functional unit time +2 (chain slot time) a subsequent instruction, which has met all other issue conditions, may issue. This process is called "chaining." Several instructions using different functional units may be chained in this manner to attain a significant enhancement of processing speed.

3. Vector operand registers are reserved for VL clock periods. Vector operand registers are reserved for 5 clock periods if the vector length is less than 5. The vector register used in a block store to memory (177 instruction) is reserved for VL clock periods. Scalar operand registers are not reserved.

Vector instructions produce one result per clock period. The functional unit times are given below. The vector read and write instructions (176, 177) produce results more slowly if bank conflicts arise due to the increment value \((A_k)\) being a multiple of \(8^\dagger\). Chaining cannot occur for the vector read operation in this case.

If \((A_k)\) is a multiple of \(8^\dagger\), results are produced every 2 clock periods.

If \((A_k)\) is an odd multiple of \(8^\dagger\), results are produced every 4 clock periods.

<table>
<thead>
<tr>
<th>Functional unit</th>
<th>Time (c.p.)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Logical</td>
<td>2</td>
</tr>
<tr>
<td>Shift</td>
<td>4</td>
</tr>
<tr>
<td>Integer add</td>
<td>3</td>
</tr>
<tr>
<td>Floating add</td>
<td>6</td>
</tr>
<tr>
<td>Floating multiply</td>
<td>7</td>
</tr>
<tr>
<td>Reciprocal approximation</td>
<td>14</td>
</tr>
<tr>
<td>Memory</td>
<td>7</td>
</tr>
</tbody>
</table>

\(\dagger\) Multiple of 4 for 8-bank phasing; refer to section 5.
Memory must be quiet before issue of the B and T register block copy instructions (034-037). Subsequent instructions may not issue for 14+(Ai) clock periods if (Ai)≠0 and 5 clock periods if (Ai)=0 when reading data to the B and T registers (034,036). They may not issue for 6+(Ai) clock periods when storing data (035,037).

The B and T register block read (034,036) instructions require that there be no register reservation on the A and S registers, respectively, before issue.

Branch instructions cannot issue until an AO or SO operand register has been free for one clock period. Fall-through in buffer requires two clock periods. Branch-in-buffer requires five clock periods. When an "out of buffer" condition occurs the execution time for a branch instruction is 14 clock periods.

A two parcel instruction takes two clock periods to issue.

Instruction issue is delayed 2 clock periods when the next instruction parcel is in a different instruction parcel buffer. Instruction issue is delayed 14 clock periods if the next instruction parcel is not in an instruction parcel buffer.

**HOLD MEMORY**

A delay of 1, 2, or 3 CP will be added to a scalar memory read if a bank conflict occurs with rank C, B, or A, respectively, of the memory access network. A conflict occurs if the address is in the same bank as the address in rank C, B, or A. Conflicts can occur only with scalar or I/O references. The scalar instruction senses the conflict condition at issue time + 1 CP. The scalar instruction address enters rank A of the memory access network at issue time + 1 CP. The scalar instruction address enters rank B at issue + 2 CP. The scalar instruction address enters rank C at issue + 3 CP.

† 18 clock periods for 8-bank phasing option; refer to section 5.
Scalar instruction timing (no conflict):

CP n  Issue, reserve register
CP n+1 Address rank A, sense conflict
CP n+2 Address rank B
CP n+3 Address rank C
...
CP n+9 Clear register reservation
CP n+10 Issue

HOLD ISSUE

A delay of issue results if a 100 - 137 instruction is in the CIP register and a hold memory condition exists. The delay will depend on the hold memory delay.

A delay of issue results if a 100 - 137 instruction is in the CIP register and a 100 - 137 instruction in process senses a conflict with rank A, B, or C.

An additional 1 CP delay is added to a hold memory condition if a 070 instruction conflict is sensed.
Comment Sheet

Publication Number: 2240004 C-01
Title: CRAY-1 Hardware Reference Manual

Please feel free to share with us your comments, criticisms, or compliments regarding this publication. We value your feedback. Thank you.

Comments:

Mail to: Publications
CRAY RESEARCH, INC.
7850 Metro Parkway
Suite 213
Minneapolis, MN  55420
PUBLICATION CHANGE NOTICE
July 5, 1978

TITLE: CRAY-1 Hardware Reference Manual

PUBLICATION NO. 2240004       REV. C       CHANGE PACKET NO. C-02

This change packet contains changes to the physical description of the CRAY-1.

Please replace the following pages:

Title page and record of revision
Pages 2-1 through 2-11
A-5
Comment sheet
<table>
<thead>
<tr>
<th>Revision</th>
<th>Print Date</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1/76</td>
<td>Original printing</td>
</tr>
<tr>
<td>A</td>
<td>5/76</td>
<td>Reprint with revision</td>
</tr>
<tr>
<td>A-01</td>
<td>9/76</td>
<td>Corrections to pages 3-20, 3-27, 4-9, 4-10, 4-28, 4-36, 4-43, 4-55, and 4-57.</td>
</tr>
<tr>
<td>B</td>
<td>10/76</td>
<td>Reprint with revision. Addition of: Floating point range error detection Vector floating point error Error correction</td>
</tr>
<tr>
<td>B-01</td>
<td>2/77</td>
<td>Changes to exchange package (p 3-36); additions to instructions 152 and 153 (p 4-53); corrections to syndrome bit description p 5-5; corrections to instruction summary, appendix D.</td>
</tr>
<tr>
<td>B-02</td>
<td>7/77</td>
<td>Corrections and changes to pages xi, 2-3, 3-19 through 3-28.1, 3-31, 3-34, 3-36, 3-38, 4-14 through 4-17, 4-54, 4-68, 5-1, 5-3, 5-4, 5-6, 6-2, A-4, D-1 through D-4.</td>
</tr>
<tr>
<td>C</td>
<td>11/77</td>
<td>This printing obsoletes revision B. Features added include 8-bank phasing and I/O master clear procedure. Chart tape reflects only changes introduced with this revision.</td>
</tr>
<tr>
<td>C-01</td>
<td>4/78</td>
<td>This change packet changes the nomenclature for two flags in the exchange package (page 3-37) and corrects technical errors on pages 2-11, 4-71, 5-6, 6-5, and A-3.</td>
</tr>
<tr>
<td>C-02</td>
<td>7/78</td>
<td>This change packet documents changes to the physical description of the CRAY-1 Computer System. Changes are all in section 2.</td>
</tr>
</tbody>
</table>
PHYSICAL ORGANIZATION

INTRODUCTION
The CRAY-1 computer system consists of the following:
- The CPU mainframe
- A power cabinet
- A condensing unit
- Two motor generators and control cabinets
- A maintenance control unit (MCU)
- One or more disk systems, and
- Optional interfaces to one or more front-end computer systems.

MAINFRAME
The CRAY-1 mainframe, figure 2-1, is composed of 24 logic chassis. The chassis are arranged two per column in a 270° arc which is 56.5 inches in diameter. The twelve columns are 77 inches high. At the base of the columns, 19 inches high and extending outward 30 inches, are cabinets for power supplies and cooling distribution systems.

Viewing the cabinet from the top, the chassis of the upper circle are labeled A through L proceeding in a counter-clockwise direction from the opening. The chassis of the lower circle are labeled M through X. The assignment of modules to chassis is illustrated in figure 2-2.

MODULES
The CRAY-1 computer system uses only one basic module construction throughout the entire machine. The module consists of two 6 x 8 inch printed circuit boards mounted on opposite sides of a heavy copper heat transfer plate. Each printed circuit board has capacity for a maximum of 144 integrated circuit (IC) packages and approximately 300 resistor packages.
- Dimensions
  Base - 103\(\frac{1}{2}\) inches diameter by 19 inches high
  Columns - 56\(\frac{1}{2}\) inches diameter by 77 inches high including
  height of base
- 24 chassis arranged in 12 columns
- 1662 modules (16 banks); 113 module types
- Each module contains up to 288 IC packages per module
- Power consumption approximately 118 kw input for maximum memory size
- Refrigerant-22 cooled with refrigerant/water heat exchange
- Three memory options
- Weight 10,500 lbs (maximum memory size)
- Three basic chip types
  5/4 NAND gates
  Memory chips
  Register chips

Figure 2-1. Physical organization of mainframe
Figure 2-2. General chassis layout
There are 1662 modules in a CRAY-1 with a standard 16-bank\(^+\) memory. Modules are arranged 72 per chassis as illustrated in figure 2-2. There are 113 module types. Usage varies from 1 to 708 modules per type. Module type and usage is summarized in Appendix B. Each module type is identified by two letters. The first indicates the module series (A, D, F, G, H, J, M, R, S, T, V, X, and Z). The second letter identifies types of modules within a series.

The computation and I/O modules are on the eight chassis forming the center four columns. Each of the eight chassis on either side of the four center columns contains one of the 16 memory banks.

Modules are cooled by transferring heat via the heat transfer plate to cooling bars which in turn transfer the heat to refrigerant-22. Power dissipation depends on module density. The maximum module power dissipation by type is approximately 65 watts. The average module dissipation by usage is approximately 49 watts.

Two supply voltages are used for each module: -5.2 volts for IC power; -2.0 volts for line termination.

Each module has 96 pin pairs available for interconnecting to other modules. All interconnections are via twisted pair wire. The average utilization of pins is approximately 60 percent.

Each module has 144 available test points that can be used for trouble shooting. Test points are driven by circuits that do not drive other loads.

Printed circuit board

The printed circuit board used in the CRAY-1 computer system is a 5-layer board. The two outer surfaces of the PC board are used for signal runs; the inner three layers are used for the -5.2 V, -2.0 V, and ground supplies. Signal foil runs are a nominal 0.0075 inch. The spacing of the signal layer to the adjacent voltage is a nominal 0.008 inch. The dimensions used provide signal lines with an impedance of 50 to 60 ohms.

Conventional PC techniques are used in the construction of the PC boards.

\(^+\) Refer to 8-Bank Phasing Option, section 5
Holes are drilled in the PC board for component mounting, interconnecting signal layers, and supplying signal and voltages to components. All holes are plated. The two signal layers are tin-lead plated before etching. The finished PC board is reflowed to eliminate slivers caused by the etching process.

**Module assembly**
The individual boards of the module are arranged, flow soldered, and inspected prior to being assembled as a module. Logic testing is done at the module level.

**Integrated circuit packages**
All integrated circuit devices used in the CRAY-1 are packaged in a common package type. The package is a 16-pin hermetically sealed flat pack. Gold or tin-lead plated leads are used depending on the vendor. The 16-pin flat pack was chosen for its reliability and compactness.

**IC high-speed logic gate**
With minor exceptions, one type of logic gate is used for the central processing unit. This is an ECL circuit with either four or five inputs and with both normal and inverted outputs available to drive loads. One four-input gate and one five-input gate are packaged in a 16-pin flat pack (5/4 gate). All latches, adders, subtracters, etc., are made of this basic gate. The high-speed logic gate has a minimum propagation delay of 0.5 nsec and a maximum propagation delay of 1 nsec. Edge speeds are 1 nsec or less.

**IC slow-speed logic gate**
The slow-speed gate is a MECL 10K version of the high-speed gate and is used in the memory module for address fanout. The speed is adequate for this application and the lower power requirement is an advantage.

**16x1 register chip**
The 16x1 register chip provides very fast temporary storage for scalar and vector functional units. The chips are used for instruction buffers and for B, T, and V registers. The chips have a 6 nsec read/write time, well within the 12.5 nsec clock period.
1024x1 memory chip
The bipolar 1024x1 LSI chip is the basic building block around which the CRAY-1 memory is built. The chip was developed by Fairchild using the isoplanar technology. The memory chip has a speed of 25 nsec so that a memory access cycle time of 50 nsec can be achieved. Address decoding is internal to the package and is compatible with standard ECL logic levels.

Resistors
Only two resistor types are used throughout the entire CRAY-1 computer system. They are a center-tapped 120-ohm resistor providing two 60-ohm resistors per package; and a 300-ohm resistor tapped to provide a 120-ohm and 180-ohm resistor. The basic resistor package is a three-lead device in a ceramic substrate. The resistance film is tantalum nitride. The lead frame is thermal pulse bonded. An epoxy covering is used to protect the film from mechanical damage.

All printed circuit boards lines are treated as transmission lines. To provide the proper termination of the transmission lines, each line is parallel-terminated to the -2.0 volt supply. A 60-ohm resistor is used to match the transmission line impedance. To minimize noise on the -2.0 V supply, all used logic gate inputs and outputs are terminated with a 60-ohm resistor to -2.0 volts.

The 16x1 register chip and the 1024x1 memory chip provide only a normal signal output (logic gates provide the normal and inverted output signals). To minimize the noise that could be introduced on the -2.0 volt bus by an unbalanced load, these two devices are terminated with a Thévenin equivalent to the -5.2 volt supply. The 300-ohm resistor is used for the Thévenin equivalent termination.

Connector strips
The module connector strip uses 96 individual sockets molded in plastic. The chassis connector strip uses 96 mating pins molded in plastic. Individual pins and sockets when assembled are mounted on 0.050-inch centers with mounting holes provided in the assembled plastic strip. Each board has 96 holes provided for connecting signals to the module connector.
strip. The chassis connector strip is assembled with an 18-inch wire crimped to each pin. Wire pairs are twisted after assembly to provide the twisted pair wire transmission lines. The interconnection of twisted pair wires is made in the center of the line using a solder sleeve.

CLOCK
All timing within the mainframe cabinet is controlled by a single phase synchronous clock network. This clock has a period of 12.5 nsec. The lines that carry the clock signal from the central clock source to the individual modules of the CPU are all made of uniform length so that the leading edge of a clock signal arrives at all parts of the CPU cabinet at the same time. A three nanosecond pulse (figure 2-3) is formed on each module.

![Clock pulse waveform](image)

Figure 2-3. Clock pulse waveform

References to clock periods in this manual are often given in the form CPn where n indicates the number of the clock period during which an event occurs. Clock periods are numbered beginning with CP0. Thus, the third clock period would be referred to as CP2.

POWER SUPPLIES
Thirty-six power supplies are used for the CRAY-1 computer system. There are twenty -5.2 volt supplies and sixteen -2.0 volt supplies. The supplies are divided into twelve groups of three. Each group supplies one column.

The power supply design assumes a constant load. The power supplies do not have internal regulation but depend on the motor-generator to isolate and regulate incoming power. The power supplies use a twelve-phase transformer,
silicon diodes, balancing coil, and a filter choke to supply low ripple DC voltages. The entire supply is mounted on a refrigerant-22 cooled heat sink. Power is distributed via bus bars to the load.

PRIMARY POWER SYSTEM

The primary power system consists of a pair of 150 KW motor generators, motor-generator control cabinets, and a power distribution cabinet. The motor generators supply 208 V, 400 cycle, three-phase power to the power distribution cabinet, which the power distribution cabinet supplies via a variac to each power supply. The power distribution cabinet also contains voltage and temperature monitoring equipment to detect power and cooling malfunctions.

COOLING

Modules in the CRAY-1 computer system are cooled by the exchange of heat from the module heat sink to a refrigerant-cooled cold bar. The module heat sink is wedged along both 8-inch edges to a cold bar. Cold bars are arranged in vertical columns, with each column having capacity for 144 modules. The cold bar is a cast aluminum bar containing a stainless steel refrigerant tube.

To assure component reliability, the cooling system was designed to provide a maximum case temperature of 130°F (54°C). To meet this goal, the following temperature differentials are encountered:

<table>
<thead>
<tr>
<th>Component</th>
<th>Temperature</th>
</tr>
</thead>
<tbody>
<tr>
<td>IC case temperature at center of module</td>
<td>130°F (54°C)</td>
</tr>
<tr>
<td>IC case temperature at edge of module</td>
<td>118°F (48°C)</td>
</tr>
<tr>
<td>Cold plate temperature at wedge</td>
<td>78°F (25°C)</td>
</tr>
<tr>
<td>Cold bar temperature</td>
<td>70°F (21°C)</td>
</tr>
<tr>
<td>Refrigerant tube temperature</td>
<td>70°F (21°C)</td>
</tr>
</tbody>
</table>

One 50-ton condensing unit is located external to the computer room to complete the cooling system.
MAINTENANCE CONTROL UNIT

The CRAY-1 computer system is equipped with a 16-bit minicomputer system that serves as a maintenance tool and provides control for the system initialization. After the CRAY-1 operating system has been initialized and is operational, communication with the MCU is via a software protocol. The MCU is connected to a CRAY-1 channel pair with additional control signals for execution of the master clear operation, I/O master clear operation, dead dump operation, and sample parity error operation.

The maintenance control unit (MCU) includes:
1. A Data General ECLIPSE S-200 minicomputer or equivalent with 32K words of 16-bit memory
2. An 80-column card reader
3. A 132-column line printer
4. An 800 bpi 9-track tape unit
5. Two display terminals
6. A moving head disk drive

Included in the MCU system is a software package that enables it to serve as a local batch station during production hours. As a local station, diagnostic routines may be submitted for execution along with other batch jobs. These diagnostics are typically stored on the local disk and are submitted to the CRAY-1 by operator command.

The system initialization procedure is referred to in this manual as the dead start sequence. This sequence is described in detail in Section 3.

Detailed information about the MCU is presented in separate publications.
FRONT-END COMPUTER

The CRAY-1 computer system may be equipped with one or more front-end computer systems that provide input data to the CRAY-1 computer system and receive output from the CRAY-1 to be distributed to a variety of slow-speed peripheral equipments. A front-end computer system is a self-contained system that executes under the control of its own operating system. Peripheral equipment attached to the front-end computer will vary depending on the use to which the system is put.

A front-end computer may service the CRAY-1 in the following ways:
- As a local operator station
- As a local batch entry station
- As a data concentrator for multiplexing several other stations into a single CRAY-1 channel
- As a remote batch entry station

Detailed information about the front-end system is presented in separate publications.

EXTERNAL INTERFACE

The CRAY-1 may be interfaced to front-end systems through special interface controllers that compensate for differences in channel widths, machine word size, electrical logic levels, and control protocols. An interface is a Cray Research, Inc. product implemented in ECL logic compatible with the host system. An interface controller is contained in a small cabinet located near the CRAY-1 mainframe. A primary goal of the interface is to maximize the utility of the front-end channel connected to the CRAY-1. Such a channel is generally slower than CRAY-1 channels. It is desirable that channel cables be limited to less than 75 feet. If site conditions require that the interconnected systems be physically located a considerable distance from each other, the effective transmission rate may be degraded.
MASS STORAGE SUBSYSTEM

Mass storage for the CRAY-1 computer system consists of one or more Cray Research, Inc. DCU-2 Disk Controllers and multiple DD-19 Disk Storage Units. The disk controller is a Cray Research, Inc. product and is implemented in flat-pack ECL logic similar to that used in the CRAY-1 mainframe. The controller operates synchronously with the mainframe over a 16-bit full-duplex channel. The controller is in a DCC-1 refrigerant-cooled cabinet located near the mainframe. Up to four controllers may be contained in a cabinet. The cabinet requires about 5 sq. ft. of floor space and is 49 inches high. Each controller may have from one to four DD-19 disk storage units attached to it. Data passes through the controller to or from one disk storage unit at a time. The controller may be connected to a 16-bit minicomputer station in addition to the CRAY-1. If this additional connection is made, the station and mainframe may share the controller operation. Either, but not both, can have an operation in progress at one time; software interlocks must be provided to avoid conflicts.

Each of the DD-19 disk storage units has two ports for controllers. A second independent data path may exist to each disk storage unit through another Cray Research controller. Reservation logic is provided to control access to each disk storage unit.

Operational characteristics of the DD-19 Disk Storage Units are summarized in Table 2-1. Further information about the mass storage subsystem is presented in separate publications.

Table 2-1. Characteristics of a DD-19 Disk Storage Unit

| Bit capacity per drive | 2.424 x 10^9 | Latency |
| Tracks per surface | 411 | Access time |
| Sectors per track | 18 | 16.6 msec |
| Bits per sector | 32,768 | Data transfer rate |
| Number of head groups | 10 | (average bits per sec.) |
| Recording surfaces per drive | 40 | Total bits that can be streamed to a unit |
| | | (disk cylinder capacity) |
| | | 5.9 x 10^6 |
Scalar instruction timing (no conflict):

CP n    Issue, reserve register
CP n+1  Address rank A, sense conflict
CP n+2  Address rank B
CP n+3  Address rank C
...
CP n+9  Clear register reservation
CP n+10 Issue

**HOLD ISSUE**

A delay of issue results if a 100 - 137 instruction is in the NIP register and a hold memory condition exists. The delay will depend on the hold memory delay.

A delay of issue results if a 100 - 137 instruction is in the NIP register and a 100 - 137 instruction in process senses a conflict with rank A, B, or C.

An additional 1 CP delay is added to a hold memory condition if a 070 instruction conflict is sensed.
Comment Sheet

Publication Number: 2240004 C-02
Title: CRAY-1 Hardware Reference Manual

Please feel free to share with us your comments, criticisms, or compliments regarding this publication. We value your feedback. Thank you.

Comments:

Mail to: Publications
CRAY RESEARCH, INC.
7850 Metro Parkway
Suite 213
Minneapolis, MN 55420
Comment Sheet

Publication Number: 2240004 C
Title: CRAY-1 Hardware Reference Manual

Please feel free to share with us your comments, criticisms, or compliments regarding this publication. We value your feedback. Thank you.

Comments:

Mail to: Publications
CRAY RESEARCH, INC.
7850 Metro Parkway
Suite 213
Minneapolis, MN 55420