

UNIVERSAL ASSEMBLER VERSION 1.2 JANUARY 4, 1978 (IN-HOUSE)

CONFIDENTIAL PROPRIETARY INFORMATION

THIS ITEM IS THE PROPERTY OF DATAPoint CORPORATION, SAN ANTONIO, TEXAS, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS ITEM MAY NOT BE TRANSFERRED FROM THE CUSTODY OR CONTROL OF DATAPoint EXCEPT AS AUTHORIZED BY DATAPoint AND THEN ONLY BY WAY OF LOAN FOR LIMITED PURPOSES. IT MUST NOT BE REPRODUCED IN WHOLE OR IN PART AND MUST BE RETURNED TO DATAPoint UPON REQUEST AND IN ALL EVENTS UPON COMPLETION OF THE PURPOSE OF THE LOAN.

NEITHER THIS ITEM NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO PERSONS NOT HAVING A NEED FOR SUCH USE OR DISCLOSURE CONSISTENT WITH THE PURPOSE OF THE LOAN, WITHOUT THE PRIOR WRITTEN CONSENT OF DATAPoint.

COMMAND LINE WAS: SNAP3 PROC,,,PROCIGBPLX

INCLUSION A: PROCPARM/TXT  
 INCLUSION B: PMACHIC/TXT  
 INCLUSION C: GMACROZ/TXT  
 INCLUSION D: PORTASGN/TXT  
 INCLUSION E: PROCEQUS/TXT  
 INCLUSION F: MDEF1800/TXT  
 INCLUSION G: BDEF1800/TXT  
 INCLUSION H: PORTEQUS/TXT  
 INCLUSION I: DDEF1800/TXT  
 INCLUSION J: HDEF1800/TXT

PROGRAM NAME: PROC

PROGRAM ADDRESS BLOCKS:      010000    /ABSOLUTE/    SIZE=000000    (ABS)  
                                  167400    /SYSIVR/      SIZE=000400    (ABS)  
                                  170000    /SYSROM/      SIZE=000047    (ABS)  
                                  000000    /PROCL/       SIZE=002000    (REL)  
                                  000000    /PROCP/       SIZE=004000    (REL)

PRIMARY TRANSFER ADDRESS:    000000    /PROCL/

EXTERNAL DEFINITIONS:

POR	000000	/PROCL/	INPUT	000061	/PROCL/	IVIDL5	000317	/PROCL/	PIN	000074	/PROCL/
EXADR	000104	/PROCL/	EXSTAT	000123	/PROCL/	EXDATA	000134	/PROCL/	OUTPUT	000145	/PROCL/
MIN	000200	/PROCL/	MOUT	000230	/PROCL/	BP	000302	/PROCL/	SC	000304	/PROCL/
SCROML	000310	/PROCL/	SCROM	000311	/PROCL/	SCDON	000335	/PROCL/	UDPOP	000314	/PROCL/
UDOP	000321	/PROCL/	SCLST	000325	/PROCL/	SCRAM	000333	/PROCL/	BETA	000400	/PROCL/
ALPHA	000417	/PROCL/	SYSRET1	000512	/PROCL/	REGS	000557	/PROCL/	STL	000652	/PROCL/
RIND	001215	/PROCL/	SYSTAT	000757	/PROCL/	BT	001000	/PROCL/	RIN256	001110	/PROCL/
RINST	001116	/PROCL/	BCP	001126	/PROCL/	RIN16	001207	/PROCL/	BFSB	001222	/PROCL/
BFAC	001226	/PROCL/	RFS	001300	/PROCL/	SLC	001346	/PROCL/	SRC	001355	/PROCL/
SRE	001366	/PROCL/	CCS	001402	/PROCL/	PLR	001407	/PROCL/	PSR	001440	/PROCL/
INCPA	001463	/PROCL/	INCP	001470	/PROCL/	DECPA	001512	/PROCL/	DECP	001517	/PROCL/
DECX	001541	/PROCL/	INCX	001543	/PROCL/	DS	001647	/PROCL/	DLHL	001651	/PROCL/
DL	001655	/PROCL/	BRL	001731	/PROCL/	EI	001745	/PROCL/	DI	001756	/PROCL/

EXTERNAL REFERENCES (UNDEFINED SYMBOLS):

RETS      FETCHW      SRVRPT      PSHST0      PCMOD      MEMPF\$      SRV00      POPST0      SYSRET0      FETCHI      FETCH      EIROJ

UNUSED LABELS:

RINSIO      SCLSTI      SCDECP      MEMPFSC

1.  
2.  
3.  
4.  
5.  
6.  
7.  
8.  
9.  
10.  
11.  
12.  
13.  
14.  
15.  
16.  
17.  
18.  
19.  
20.  
21.  
22.  
23.  
24.  
25.  
26.  
27.  
28.  
29.

```

*
. 2.9 HJS 78 JUL 20 FINAL RELEASE OF VERSION 9
. 2.9,K HJS 78 APR 23 SPLIT PROC, MAKE RELOCATABLE, CHANGE APF, ADD AML
. 2.9,J HJS 78 MAR 20 RESTRUCTURE INTERRUPT SEQUENCE & MINOR MODS
. 2.9,I HJS 78 FEB 27 CORRECT 9,H FOR FAULT CLEANUP
. 2.9,H HJS 78 FEB 16 EVERYBODY MEMPF'S, KEYBOARD SCAN, & SIR CHANGE
. 2.9,G HJS 78 FEB 3 CORRECT TIMING, COMMENTS, & ADD POR TIMEOUT
. 2.9,F HJS 78 JAN 11 FIXING MIN/MOUT TIMINGS
. 2.9,E HJS 78 JAN 4 TESTING REPEATED KEYIN CONTROLS
. 2.9,D HJS 77 DEC 21 CORRECT STL INSTRUCTION
. 2.9,C HJS 77 DEC 13 BACK OFF FROM KBD RPT & RE-DO STL FOR TIMING
. 2.9,B HJS 77 NOV 20 INCLUDE TIMINGS AS CALCULATED & FIX MINOR BUGS
. 2.9.A HJS 77 NOV 14 CHANGE KEYBOARD CODE TO AID REPEATED KEY CONTROL
*
. 2.8,B HJS 77 SEP 22 MTI CHANGE SO LENGTH IS 2 BYTE NUMBER
. 2.8.A HJS 77 SEP 19 MTI CHANGE TO ALLOW MFRPT ON ANY INTERRUPT
*
. 2.7. HJS 77 SEP 7 MINOR BUG-FIX AND OPTIMIZATION FOR RELEASE
*
. 2.H.B HJS 77 AUG 31 MTI SPECIAL VERSION
*
. 2.5,C HJS 77 AUG 16 UPDATE COMMENTS ON THE CODE
. 2.5,B HJS 77 JULY 13 CORRECTED NAMES FOR COM REGISTERS
. 2.5.A HJS 77 JULY 12 UP TO NEXT NEW VERSION NUMBER
*
. 2.4.B HJS 77 JULY 12 FIXED ILLEGAL MAR CHANGE IN REGL RETURN TO FETCH
. 2.4.A HJS 77 JULY 7 FIXED FILE TO CONFORM TO VRP FORMAT (A LITTLE)
INITIAL PRE-RELEASE OF THE MICRO-CODE
*
    
```

30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54  
55  
56  
57  
58  
59  
60  
61  
62  
63  
64  
65  
66

```

+
.  USEFUL INFORMATION TO BE PASSED ON:
+
.  *****
.  IF SECTOR CONTAINING SEKBS1 IS WRITE PROTECTED THEN CAN NOT DO A RESTART!!!!
.  *****
.  DLSDO CODE, ACCSDO & SYSRET FORCE! PRIVED MODE TO BE SURE CAN WRITE/ACCESS
.  MEMORY THAT PROTECTED, FXIO, COMM MUST DO THIS ALSO!!
.  *****
.  ALL SMR'S AND MDW'S MUST HAVE FOLLOWING MWAIT ,MEMPFX EVERYWHERE
.  IN THE CODE EVEN IF MWAIT ,S+1 IS USED (IGNORING MEMORY FAULT)
.  *****
.  FOR TESTING MEMPF, CHANGE MWAIT MACRO TO BE JT,MP S+1 <<<
.  CODE THERE, TESTABLE AS USED BUT NO EFFECT!!
.  *****
.  EACH SERVICE ROUTINE THAT USES THE MAR MUST HAVE A MWAIT ,S+1 BEFORE THE
.  MAR CHANGED, IF NOT USED, RETURN THROUGH SRVNXT!
.  *****
.  ALL INPUTS FROM A PORT INSTRUCTION SHOULD BE LOGICAL (OUTPUT CAN ONLY BE
.  LOGICAL OR 'IT').
.  ARITHMETICS MAY BE DONE ON INPUTS WITH CAUTION, ONLY IF THE DATA HAS NO SETUP
.  TIME, . . MDR IS OK, BUT IMPI OR URI ARE NO-NO'S.
.  *****
.  DELAY AROUND SECTOR TABLE WRITES IS NOT NECESSARY.
.  *****
.  DELAY DURING FONT LOAD IS ONLY AFTER LDCH. A 400 SEC. DELAY IS NECESSARY
.  FROM AFTER LDCH TO ANY OF RDLM, SDLM, SKCH, MAROL, OR LDMAP.
.  ALSO, RDLM AND SDLM SHOULD NOT BE TOO CLOSE TOGETHER,
.  *****

```

```

.      INC      PROCPARM
.
PROCL  ORG      PROC      LOGICAL SPACE IN ROM'S
PROCP  ORG      0         PHYSICAL SPACE DONE AT LINK TIME
PROCL  USE      PROCL     ENABLE BOTH ADDRESS SPACES
PROCP  USE      PROCP     BUILD CODE IN PHYSICAL SPACE
PROCP  LOC      PROCL,2   LOC'ING TO LOGICAL ADDRESSES

```

```

000000
000000
000000
000000
000000L

```



```

69.
70. 000000L
71.
72.
73.
74. 000000L 01011001 11111111
75.
76. 000001L 11000100 11111110
77. 000002L 00110111 01000110
78.
79. 000003L 01010001 00000000
000004L 00110111 10001100
80. 000005L 00110111 00000100
81. 000006L 00110111 00000011
82. 000007L 00000111 11110101
83. 000010L 00000111 11110100
84.
85.
86.
87.
88. 000011L 00000111 11111111
89.
90. 000012L 00110111 00100101
91. 000013L 00110111 00100100
92. 000014L 01101111 11111001
93.
94. 000015L 00000111 11110001
95. 000016L 00110111 01000100
96.
97. 000017L 01010001 11111111
000020L 00000111 11110011
98. 000021L 01010001 10011100
000022L 00000111 10110000
99. 000023L 01010001 00100100
000024L 00110111 10001001
100. 000025L 00110001 00110111
000026L 01000101 00000010
101. 000027L 11000010 11010010
102.
103.
104.
105. 000030L 01010001 00001100
106. 000031L 00110111 11100000
000032L 00110111 00000101
107. 000033L 01010010 00010000
108. 000034L 11000000 11100110
109.
110. 000035L 01010001 11110000
000036L 00110111 00000101
111.
112. 000037L 01010001 11101111
000040L 00110111 11100000
113. 000041L 01010001 00000000
    
```

```

*
POR:
. INITIALIZE ALL CONTROL TABLES THAT CAN NOT BE INIT'D BY POR MACRO CODE
.
.       BPGX  $
.       STB   RDLN
.       MWAIT ,IGNORE
.       STB   CMPF
.
.       LDPI  PSW0,0
.
.       LDPT  MODW
.       LDPT  BASW
.       LDRT  MRSTAT
.       LDRT  MBITS
.       IFC   APF
.       XIF
.       IFS   APF
.       LDRT  ACCTL
.       XIF
.       LDPT  SDLCMD
.       LDPT  ACUOT
.       LDRT  COMMODE
.       LDPT  LIMP
.       LDRT  KBSCNT
.       LDPT  KBSC
.
.       LDRI  MADR,-1
.
.       LDRI  PDLNP,SEDLBOT,CC
.
.       LDPI  PCOL,SRTMOUT
.
.       TSTIP ,STLIMOUT,STEK
.
.       BRA   POROUT,FZ
.
. MUST INIT SECTOR TABLE & ZERO SYSESR OR IMMEDIATE RESTART OR MEMPF
.       LDPI  MODW,SWBASD
.       LDTI  STAE+STWE
.       PORLST LDPT  MAROH,STW
.
.       DOTI  ,AC,16
.       BRA   PORLST,FC
.
.       LDPI  STW,SYSROM>8,AND,0360
.
.       OLDPI SPO,SESTACK
.       LDPI  MAROH,SYSESR>8
.
.       LDPI  MAROL,SYSESR
    
```

```

DO NOT CLEAR UP THE DISPLAY
TIMEOUT SAFETY (IGNORE MEMORY FAULT)
(INSTEAD OF FAULT JUMP)
** T-REG IS ZERO FOR THE FOLLOWING **
SET EMULATION PSW

PORT CONTROLS APPROPRIATELY
BASE REGISTER IS INITIALLY ZERO
MICRO-BUS STATE INITIALLY OFF!
MICRO-BUS INITIALLY CLEARED FOR ACTION

NO AUDIO CHANNEL INITIALLY

COMM OUTPUT IS OFF
AUTO CALL UNIT IS ALSO OFF
FLUSH THE COMMODE! ("MURF")
IMPLICIT REG IS ZERO AT THE START
SAVE THE SCAN NUMBER AND
START THE FIRST KEY SCAN

NO DEVICE ACCESSED YET ON MICRO-BUS

POINT TO THE BOTTOM LINE

ASSUME THAT A TIMEOUT WILL HAPPEN

CHECK IF IT DID

YES, DON'T INIT STL OR MEMORY

DISABLE BASING FOR SECTOR TABLE LOAD
** INIT WHOLE SECTOR TABLE **

LOOP TILL ALL ARE ACCESS & WRITE ENABLED

STACK TO EMULATION RAM (CAN ELIMINATE)
POINT TO THE EMULATION SUPPORT PAGE

START OF IT (T-REG IS ZERO)
    
```

```

114. 000042L 00110111 11000000
115. 000043L 01101111 11110010
116. 000044L 00110111 00001101
117. 000045L 00110111 00001100
118. 000046L 00110111 00100001
119. 000047L 01110001 11110010
120. 000048L 01101110 01110010
121. 000049L 01010001 00000000
122. 000050L 11000100 11010101
123. 000051L 11000000 11011010
124. 000052L 00110111 10001001
125. 000053L 01010001 11110000
126. 000054L 00110111 10001000
127.
128.
129.
130. >000055L 01011001 11111111
131. >000056L 11001111 11111111

```

```

LDRT  TEMPL          INITIALIZE THE COUNTER
STB   DMAR           CORRECT MAR SO ALL OF PAGE INITED
PORZRO STB  IMAR,MDW  ZERO THE NEXT BYTE (T-REG IS ZERO)
INCR  TEMPL,TEMPL   COUNT ALL OF THE BYTES IN THE PAGE
LDTI  0              DATA TO BE WRITTEN IS ZERO
MWAIT ,IGNORE       !! IGNORE ANY AND ALL FAULTS !!
BRA   PORZRO,FC     CONTINUE TILL ALL PAGE DONE
*
FETPC LDPT  PCOL     LOAD THE PC LSB ADDRESS
POROUT LDPI  PCH,SYSROM>8
.
NOTE:  NORMALLY HERE, PCL IS ZERO AND PCH = SYSROM>8
THIS GENERATES A POINTER TO SRPOWER-UP VECTOR ENTRY
.
BRAX  RETS          OK, MICRO-POR DONE, DO MACRO POR
.
(OOR TIMEOUT) (OR SC ERROR)

```

```

134,
135, 000061L
136,
137,
138,
139,
140,
141,
142,
143,
144,
145,
146,
147,
148,
149,
150,
151, 000061L 00110001 11011100
    000062L 01000101 00000100
152, 000063L 11000010 00110000
153, 000064L 00110001 00010100
    000065L 00110111 00101011
    000066L 00110111 10001111
154, 000067L 00110001 00110001
    000070L 01000101 00000010
155, 000071L 11000011 11001000
156, >000072L 01011001 11111111
    >000073L 11001111 11111111
157,
158,
159, 000074L
160,
161,
162,
163,
164,
165,
166,
167,
168,
169,
170,
171,
172,
173,
174, 000074L 00110001 11011100
    000075L 01000101 00000100
175, 000076L 11000010 00110000
176, 000077L 00110001 00110001
    000100L 01000101 00000100
177, 000101L 11000011 11001011
178, 000102L 01010001 00000110
    
```

```

*
INPUT:
. 5.80 ( 101) IN INPUT FROM 5500 BUS
. 7.80 (IMP 101) INR INPUT TO OTHER THAN A-REG
. *****
. NOTE: INSTRUCTION FETCH TIME (APPROX. 2 MICRO-SEC.) INCLUDED IN COUNT FOR
. TOTAL OF 5 MICRO-SEC. I/O TIMING OF THE INSTRUCTION.
. *****
.
. IF USER THEN IVIOL
. ELSE
. INPUTX:
. IMP <- INBUS
. SINS (ACKNOWLEDGE THE DEVICE)
. DELAY (WAIT FOR BUSS TIMING TO COMPLETE)
. FETCHW
.
. TSTIP ,SWUSER,PSWI
.
. BRA IVIOLS,FZ CONTINUE ONLY IF IN PRIVED MODE
INPUTX LDPP SINS,INBUS,IMPO GET INPUT DATA AND FAST ACKNOWLEDGE
.
. INPW1 TSTIP ,STIHDR,STATUS
.
. BRA INPW1,TZ WAIT FOR ACK. TO MAKE ITSELF KNOWN
FTCHIO BRAX FETCHW 'W' BECAUSE I/O DELAY TIMING NEEDS IT
.
. AS WELL AS EX ADR AND MIN MEMORY WRITES
.
*
PIN:
. 6.25 ( 103) PIN PARITY CHECKING INPUT
. 8.25 (IMP 103) PINR INTO OTHER THAN A-REG
. *****
. NOTE: INSTRUCTION FETCH TIME (APPROX. 2 MICRO-SEC. INCLUDED IN COUNT FOR
. TOTAL OF 5 MICRO-SEC. I/O TIMING OF THE INSTRUCTION.
. *****
.
. IF USER THEN IVIOL
. ELSE
. IF NOT STPFIN IN STATUS THEN INPUTX
. ELSE T <- SVINP
. SCLST
.
.
. *** INITIAL DELAY 2 MICRO-SEC. IN FETCH
.
. TSTIP ,SWUSER,PSWI
.
. BRA IVIOLS,FZ DON'T CONTINUE UNLESS PRIVED
. TSTIP ,STPFIN,STATUS
.
. BRA INPUTX,TZ NO PARITY FAULT, CONTINUE REGULAR INPUT
MINPAR LDTI SVINP USE PARITY INPUT ERROR VECTOR
    
```

179. 000103L 11001111 00101101  
180.

BRA SCLSTW

AND CALL SUPERVISOR ERROR ROUTINE  
PC CORRECT OR BACK UP IF IMP NON-ZERO

```

181.
182. 000104L
183.
184.
185.
186.
187.
188.
189.
190.
191.
192.
193. 000104L 00110001 11011111
      000105L 00110111 00100000
      000106L 00110111 00101100
194. 000107L 00110001 11011100
      000110L 01000101 00000100
195. 000111L 11000010 00110000
196. 000112L 01010101 11101111
      000113L 00110111 10001100
197. 000114L 01010001 10101010
      000115L 00110111 11000000
      000116L 01010001 11101111
      000117L 00110111 11100000
198. 000120L 00110001 11011111
      000121L 00110111 00100001
199. 000122L 11001111 10010100
200.
201. 000123L
202.
203.
204.
205.
206.
207.
208.
209.
210. 000123L 00110001 11011111
      000124L 00110111 00100000
      000125L 00110111 00101100
211. 000126L 00110001 11011100
      000127L 01000101 00000100
212. 000130L 11000010 00110000
213. 000131L 01010101 11101111
      000132L 00110111 10001100
214. 000133L 11001111 10010100
    
```

```

*
EXADR:
.
. 11.50 ( 121) EX ADR          SELECT DEVICE (AND PUT IN STATUS MODE)
. 13.50 (IMP 121) EX ADR
.
.   OTBUS <= IMP
.   IF SWUSER THEN IVIOLS
.   PSW <= PSW .AND. (-1-SWSTDT) MARK IT IN STATUS MODE
.   (SEXADR) <= IMP          SAVE THE EXADR ADDRESS
.   OUTW0
.
.   LDPP  OTBUS,IMPI,SIOD      OUTPUT DATA AND START FIRST DELAY
.
.   TSTIP ,SWUSER,PSWI       SHOULD I HAVE DONE THAT?
.
.   BRA   IVIOLS,FZ
.   DOPI  PSW0,ND,-1-SWSTDT   MARK IN STATUS MODE
.
.   DLDPI MARD,SEXADR
.
.
.   LDPP  MDW,IMPI           OUTPUT ADDRESS TO ITS SAVE AREA
.
.   BRA   OUTW0
*
EXSTAT:
. 11.50 ( 123) EX STATUS      PUT IN STATUS MODE
. 13.50 (IMP 123) EX STATUS
.
.   OTBUS <= IMP
.   IF SWUSER THEN IVIOLS
.   PSW <= PSW .AND. (-1-SWSTDT) MARK IT IN STATUS MODE
.   OUTW0
.
.   LDPP  OTBUS,IMPI,SIOD      OUTPUT DATA AND START FIRST DELAY
.
.   TSTIP ,SWUSER,PSWI       SHOULD I HAVE DONE THAT?
.
.   BRA   IVIOLS,FZ
.   DOPI  PSW0,ND,-1-SWSTDT   MARK IN STATUS MODE
.
.   BRA   OUTW0
    
```

```

215.
216. 000134L
217.
218.
219.
220.
221.
222.
223.
224.
225. 000134L 00110001 11011111
      000135L 00110111 00100000
      000136L 00110111 00101100
226. 000137L 00110001 11011100
      000140L 01000101 00000100
227. 000141L 11000010 00110000
228. 000142L 01010011 00010000
      000143L 00110111 10001100
229. 000144L 11001111 10010100

```

```

*
EXDATA:
. 11.60 ( 125) EX DATA          PUT IN DATA MODE
. 13.60 (IMP 125) EX DATA
.
.      OTBUS <= IMP
.      IF SWUSER THEN IVIOLS
.      PSW <= PSW .OR. SWSTDT      (MARK IN DATA MODE)
.      OUTW0
.
.      LDPP  OTBUS,IMPI,SIOD        OUTPUT DATA AND START FIRST DELAY
.
.      TSTIP ,SWUSER,PSWI          SHOULD I HAVE DONE THAT?
.
.      BRA   IVIOLS,FZ
.      DOPI  PSW0,OR,SWSTDT        MARK IN DATA MODE
.
.      BRA   OUTW0

```

. INPUT OUTPUT OPERATIONS

230.  
231. 000145L  
232.  
233.  
234.  
235.  
236.  
237.  
238.  
239.  
240.  
241.  
242.  
243.  
244.  
245.  
246.  
247.  
248.  
249.  
250.  
251.  
252.  
253.  
254.  
255.  
256.  
257.  
258.  
259.  
260.

```

+
OUTPUT:
. 11.60 (1 ; #2,3; ODD) EX COM OUTPUT TO 5500 BUS
. 13.60 (IMP 1 ) EX COM WITH OTHER THAN THE A-REG
.
. ( 127) EX WRITE WRITE DATA TO THE DEVICE
. (IMP 127) EX WRITE USING OTHER THEN A-REG
.
. ( 131) EX COM1 DO CONTROL STROBE 1
. (IMP 131) EX COM1 USING OTHER THEN A-REG
.
. ( 133) EX COM2 DO CONTROL STROBE 2
. (IMP 133) EX COM2 USING OTHER THEN A-REG
.
. ( 135) EX COM3 DO CONTROL STROBE 3
. (IMP 135) EX COM3 USING OTHER THEN A-REG
.
. ( 137) EX COM4 DO CONTROL STROBE 4
. (IMP 137) EX COM4 USING OTHER THEN A-REG
.
OTBUS <= IMP
IF USER THEN IVDL
OUTW0:
DELAY DELAY 0 (ON DATA GOING DOWN BUS)
SOTS DO COMMAND OUT STROBE
DELAY DELAY 1 (ON COMMAND DOWN BUS)
OUTW2:
DELAY DELAY 2 (ON PARITY COMING BACK)
IF NOT STPF0U IN STATUS THEN FETCHW
ELSE T <= SVOUTP
SCLST
    
```

```

261,
262, 000145L 00110001 11011111          +          LDPP  OTBUS,IMPI,SIOD          OUTPUT DATA AND START ZEROth DELAY
      000146L 00110111 00100000
      000147L 00110111 00101100
263, 000150L 00110001 11011100          TSTIP  ,SWUSER,PSWI
      000151L 01000101 00000100
264, 000152L 11000010 00110000          BRA    IVIOLS,FZ          ONLY CONTINUE IF PRIVED
265, 000153L 00110001 00110001  OUTW0  TSTIP  ,STIODR,STATUS
      000154L 01000101 00000010
266, 000155L 11000011 10010100          BRA    OUTW0,TZ          DELAY 0 WAITING FOR DATA TO REACH DEVICE
267, 000156L 00110111 00101111          STB    SOTS              GIVE COMMAND
268, 000157L 00110001 00110001  OUTW1  TSTIP  ,STIODR,STATUS
      000160L 01000101 00000010
269, 000161L 11000011 10010000          BRA    OUTW1,TZ          DELAY 1 WAITING FOR COMMAND TO GET THERE
270, 000162L 00110111 00101100          STB    SIOD              EXTEND THE COMMAND DELAY FOR FINAL STEP
271, 000163L 00110001 00110001  OUTW2  TSTIP  ,STIODR,STATUS
      000164L 01000101 00000010
272, 000165L 11000011 10001100          BRA    OUTW2,TZ          DELAY 2 WAITING FOR PARITY TO RETURN
273, 000166L 01000101 00001000          TSTIT  ,STPFOU          WAS THERE AN OUTPUT PARITY FAULT?
274, 000167L 11000011 11000101          BRA    FTCHIO,TZ        NO!
275, 000170L 01010001 00001100  MOTPAR LDTI  SVOUTP          YES, TELL SUPERVISOR THAT THERE WAS
276, 000171L 11001111 00101101          BRA    SCLSTW
277,
278, 000172L          *
279,          MINOWT
280,          . COMMON MIN/MOUT FINAL TERMINATION CODE
281,          .
282,          . SIOD
283,          . MODW <= PSW <= PSW .AND. (-1-SWRPT)
284,          . DELAY
285,          . SIOD
286,          . OUTW2
287,          .
288, 000172L 00110111 00101100          STB    SIOD              DOUBLE DELAY AT THE END
      000173L 00110001 11011100          DOPIP  PSW0,ND,-1-SWRPT,PSWI  TURN OFF THE REPEATED FLAG
      000174L 01010101 11011111
      000175L 00110111 10001100
289, 000176L 00110111 00000100          LDPT  MODW              RESET IT AND EI/DI BITS
290, 000177L 11001111 10010000          BRA    OUTW1              GO TO FINAL DELAYS AND PARITY CHECK
    
```



```

291.
292. 000200L
293.
294.
295.
296.
297.
298.
299.
300.
301.
302.
303.
304.
305.
306.
307.
308.
309.
310.
311.
312.
313.
314.
315.
316.
317.
318.
319. 000200L 00110001 11011100
      000201L 01000101 00000100
320. 000202L 11000010 00110000
321. 000203L 01010101 11111110
      000204L 00110111 00000100
322. 000205L 00110001 11000110
      000206L 00110001 11100101
323. 000207L 00110111 00101100
324. 000210L 00110001 00110001 MINW0
      000211L 01000101 00000010
325. 000212L 11000011 01110111
326. 000213L 01000101 00000100
327. 000214L 11000010 10111101
328. 000215L 00110001 00010100
      000216L 00110111 00101011
      000217L 00110111 00100001
329. 000220L 00110001 10010000
      000221L 00010110 01110010
      000222L 00110111 10000110
      000223L 00110001 10110000
      000224L 00110110 10000101
330. 000225L 01010001 00110001
      000226L 01101111 10110001
331. 000227L 11001111 01001101
    
```

```

+
MIN:
. NOTE: IF EI / MIN, THE EI DOESN'T TAKE EFFECT UNTIL THE INSTRUCTION
. AFTER THE MIN. ONE LATER THAN ON 5500
. BUT, IF MIN INTERRUPTED AT MACRO LEVEL FOR ANY REASON,
. WHEN IT IS RETURNED IT WILL BE AS IF THE EI HAD ALREADY TAKEN EFFECT!
.
. (111 061) MIN 5500 COMPATIBLE (UNNECESSARY MIN)
. 9.45 + C * 8.40
. ( 061) MIN MULTIPLE INPUT UNSPECIFIED
. (IMP 061) MIN UNSPECIFIED UNNECESSARY MIN
.
IF USER THEN IVIOL
ELSE MODW <= PSW .AND. -1 = SWINTE
DELAY
IF STPFIN IN STATUS THEN MINPAR
ELSE (HL) <= INBUS
SINS
HL <= HL + 1
TEMP1 <= CODMIN
.
MINOUT:
. DELAY
. T <= URC <= URC - 1
. IF (T .AND. 017) = ZERO THEN MINOWT
. ELSE IREG <= TEMP1
. IF SRVREQ THEN SRVRPT
. ELSE IDCOD (IREG)
.
TSTIP ,SWUSER,PSWI
.
BRA IVIOLS,FZ ONLY CONTINUE IF PRIVED
DOPI MODW,ND,-1=SWINTE DISABLE ONE MS. INTERRUPTS
.
DLDX HL2MR PRELOAD MAR WITH WHERE TO SAVE DATA
.
STB SIQD START ZERO TH DELAY
TSTIP ,STIODR,STATUS WAIT ON INITIAL DELAY
.
BRA MINW0,TZ
TSTIT ,STPFIN
BRA MINPAR,FZ DO NOT CONTINUE IF PARITY FAULT
LPP SINS,INBUS,MDW GET DATA FAST ACKNOWLEDGE AND SAVE IT
.
DADDP URO+UR,MARI UPDATE HL, SADLY CAN'T BE TOO FAST
.
LDRI TEMP1,CODMIN,CC NEEDED ONLY FOR COMMON SPEEDUP CODE
.
BRA MINOUT GO TO COMMON MIN/MOUT CODE
    
```

```

332,
333, 000230L
334,
335,
336,
337,
338,
339,
340,
341,
342,
343,
344,
345,
346,
347,
348,
349,
350,
351,
352,
353,
354,
355,
356, 000230L 00110001 11000110
      000231L 00110001 11100101
      000232L 00110111 01000111
357, 000233L 00110001 11011100
      000234L 01000101 00000100
358, 000235L 11000010 00110000
359, 000236L 01010101 11111110
      000237L 00110111 00000100
360,
361, 000240L 11000100 01011111
      000241L 11000111 00001100
362, 000242L 00110001 00110110
      000243L 00110111 00100000
      000244L 00110111 00101100
363, 000245L 01010001 01010111
      000246L 00110111 00000000
364, 000247L 00110001 00110001
      000250L 01000101 00000010
365, 000251L 11000011 01011000
366, 000252L 01000101 00001000
367, 000253L 11000010 10000111
368, 000254L 00110111 00101111
369, 000255L 00110111 00001100
370, 000256L 00110001 10000110
      000257L 00110001 10100101
371, 000260L 01010001 00111001
      000261L 01101111 10110001
372, 000262L
    
```

```

+
MOUT:
. NOTE: IF EI / MOUT, THE EI DOESN'T TAKE EFFECT UNTIL THE INSTRUCTION
. AFTER THE MOUT, ONE LATER THAN ON 5500
. BUT, IF MOUT INTERRUPTED AT MACRO LEVEL FOR ANY REASON,
. WHEN IT RETURNS, IT WILL BE AS IF THE EI HAD ALREADY TAKEN EFFECT!
.
. (111 071) MOUT FOR 5500 COMPATIBILITY (NOT NECESSARY)
. ( 071) MOUT MULTIPLE OUTPUT UNSPECIFIED
. 9.45 + C * 8.75
. (IMP 071) MOUT UNSPECIFIED UNNECESSARY IMPLICIT CODE
.
. IF USER THEN IVIOLS
. ELSE MODW <= PSW ,AND, (-1-SWINTE)
. OTBUS <= (HL)
. IREG <= CODWRITE SO THAT SOTS WILL BE CORRECT
. DELAY
. IF STPFOU IN STATUS THEN MOTPAR
. ELSE SOTS
. HL <= HL + 1
. DELAY
. TEMP1 <= CODMOUT SO THAT REPEATS WILL BE CORRECT
. MINOUT
.
. DLDX HL2MR,,SMR GET DATA AS SOON AS POSSIBLE
.
. TSTIP ,SWUSER,PSWI ONLY CONTINUE IF PRIVED
.
. BRA IVIOLS,FZ
. DOPI MODW,ND,-1-SWINTE DISABLE ONE M,SEC. INTERRUPT
.
. ?? CHANGES BASE ENABLE/DISABLE BIT ??
.
. MWAIT ,MEMPF0
.
. LDPP OTBUS,MDR,SIOD OUTPUT DATA AND START DELAY
.
. LDPI LIREG,CODWRT FIX IT UP FOR THE SOTS
.
MOTW0 TSTIP ,STIODR,STATUS
.
. BRA MOTW0,TZ DELAY WHILE DATA GETS TO THE DEVICE
. TSTIT ,STPFOU
. BRA MOTPAR,FZ DO THE PARITY CHECK (FASTER THAN EX COM)
. STB SOTS OK, SO DO THE COMMAND NOW!
. STB IMAR
. DLDX MR2HL UPDATE HL (THIS IS FASTEST WAY)
.
. LDRI TEMP1,CODMOUT,CC FOR MINOUT CODE
.
MINOUT
    
```

```

373. 000262L 00110001 00110001
      000263L 01000101 00000010
374. 000264L 11000011 01001101
375.
376.
377. 000265L 00110001 11010010
      000266L 01010100 00000001
      000267L 00110111 01100010
378. 000270L 01000101 00001111
379. 000271L 11000011 10000101
380. 000272L 01110001 11110001
      000273L 00110111 00000000
381.
382. 000274L
383.
384.
385. 000274L 11000100 01000011
      000275L 11000111 00001100
386. 000276L 00110001 00110000
387. 000277L 10100011 00110011
388.
389. >000300L 01011001 11111111
      >000301L 11001111 11111111
    
```

```

MINW1 TSTIP ,STIHDR,STATUS      WAIT ON ACK, TO GET TO THE DEVICE
      BRA MINW1,TZ
      7.00 = MOUT
      6.65 = MIN
      DOPIP URFO+URC,SB,1,URI+URC  DECREMENT THE COUNT IN C
      TSTIT ,017                BASE 16 END?
      BRA MINOWT,TZ             COMPLETE AS A SIMPLE EX COM
      LDPR LIREG,TEMP1          RESTORE TO MIN OR MOUT
*
RINSIO
THIS CODE IS SIMILAR TO RINST CODE ON THE REPEATED PAGE
      MWAIT ,MEMPF0            WAIT ON MIN MDW TO FINISH
      TSTPT FI,SRVREQ          ANY SERVICE REQUESTS? THEN DO THEM
      BRP IDCDDL,TZ           ELSE, CONTINUE MIN'ING OR MOUT'ING
      BRAX SRVRPT              (I KNOW ITS ON THIS PAGE)
      NO SERVICE
    
```

392,				*		
393,				.	NOTE: FOR INSTRUCTION ENTRIES THE WAY THE PC SHOULD BE LEFT IS SPECIFIED	
394,				*		
395,	000302L			BP:		** PC LEFT AFTER THE INSTRUCTION **
396,				. 10,30	( 052) BP	BREAKPOINT
397,				.		
398,				.	T <= SVBKPNT	
399,				.	SCBP	
400,				.		
401,	000302L	01010001	00110000	.	LDTI SVBKPNT	DEBUGGING BREAKPOINT RAM VETCOR
402,	000303L	11001111	00111010	.	BRA SCBP	
403,				*		
404,	000304L			SC:		** PC LEFT AFTER THE INSTRUCTION **
405,				. 10,10	( 067) SC	SYSTEM CALL (SUPERVISOR CALL)
406,				.		
407,				.	T <= SVSCAL	
408,				.	SCBP	
409,				.		
410,	000304L	01010001	00101010	.	LDTI SVSCAL	SUPERVISOR CALL RAM VECTOR
411,				.	BRA SCBP	
412,				*		
413,	000305L			SCBP		** UP THE PC TO NEXT INSTRUCTION **
414,				. 10,00		** RAM VECTOR FOR INTERRUPT **
415,				.		
416,				.	TEMPL <= T	
417,				.	MAR <= MAR + 1	
418,				.	SCPC	
419,				.		
420,	000305L	01101111	11110010	.	LDRT TEMPL	RAM VECTOR SAVED
421,	000306L	00110111	00001100	.	STB IMAR	CORRECT THE PC
422,	000307L	11001111	00100110	.	BRA SCPC	
423,				*		
424,	000310L			SCROML:		** ROM VECTOR ENTRY, PC ALREADY OK? **
425,				.		** FAULT INSIDE MEMORY FAULT ROUTINE **
426,				.		** MEMORY OR SECTOR TABLE PARITY ERROR **
427,				.		** RESTART, DEC PC ALREADY DONE AS NEEDS
428,				.	TEMPL <= T	
429,				SCROM:		
430,				.	TEMPH <= SYSROM>8	
431,				.	SCDON	
432,				.		
433,	000310L	01101111	11110010	.	LDRT TEMPL	
434,	000311L	01010001	11110000	SCROM:	LDRI TEMPH, SYSROM>8	
	000312L	01101111	11110001	.		
435,	000313L	11001111	00100010	.	BRA SCDON	

```

436
437 000314L
438
439
440
441
442
443
444
445
446 000314L 00110001 11011100
000315L 01000101 00000100
447 000316L 11000011 00101110
448
449 000317L
450
451
452
453 000317L 01010001 00011110
454 000320L 11001111 00101101
455
456 000321L
457
458
459
460
461
462
463
464
465
466
467 000321L 01010001 00110110
468
469 000322L
470
471
472
473
474
475
476
477
478
479
480
481
482 000322L 11000100 00101101
000323L 11000111 00001100
483
484 000324L 01101111 11110010
485
    *
    UDPOP:
    . 10,10 ( 000) HALT
    . 10,10 ( 001) HALT
    . 10,10 ( 377) HALT
    . 10,40 IF IN USER MODE
    .
    . IF NOT USER THEN UDOP
    . IVIOLS
    .
    . TSTIP ,SWUSER,PSWI
    .
    . BRA UDOP,TZ
    *
    IVIOLS:
    . 10,15 (11 IF IMP NON=ZERO)
    . T <= SVIVIOL
    . SCLSTI
    . LDTI SVIVIOL
    . BRA SCLSTW
    *
    UDOP:
    . 9,75 ( 147)
    . 9,75 ( 171)
    . 9,75 ( 173)
    . 9,75 ( 175)
    . 9,75 ( 177)
    . +2,85 IF IMP SPECIFIED
    .
    . T <= SVUAINS
    . SCLST
    .
    . LDTI SVUAINS
    *
    SCLSTW
    .
    .
    . SCLSTI:
    . TEMPL <- T
    . SCLST:
    . IF IMP ZERO THEN SC00N
    . SCDECP:
    . MAR <- PC - 1
    . SCPC
    .
    .
    . MWAIT ,MEMPF0
    .
    . SCLSTI LDRT TEMPL
    .
    ** PC LEFT AT NEXT INSTRUCTION **
    UNDEFINED PRIVILEGED OP
    UNDEFINED PRIVILEGED OP
    UNDEFINED PRIVILEGED OP
    UNDEFINED IF IN USER MODE
    ** PC LEFT AT LAST INSTRUCTION **
    TRIES PRIV'D INSTRUCTION WHILE USER MODE
    ** PC LEFT AT LAST INSTRUCTION **
    UNDEFINED OP-CODE
    UNDEFINED OP-CODE
    UNDEFINED OP-CODE
    UNDEFINED OP-CODE
    UNDEFINED OP-CODE
    UNDEFINED OP-CODE VECTOR SYSCALL
    ** RAM VECTOR INTERRUPT **
    ** 5500 I/O BUS PARITY ERROR **
    ** BACKUP PC TO START OF **
    ** INTERRUPTING INSTRUCTION **
    SAVE RAM VECTOR ADDRESS
    
```

486.	000325L	11001001	00100100	SCLST:	BRA	SCRAM,T0,IZ	POINTS TO START OF LAST INSTRUCTION.
487.							** 1 MSEC INTERRUPT WHEN REPEATED **
488.				*			
489.	000326L			SCDECP			
490.				. 9.90			
491.	000326L	00110001	11001001	DLDX	PC2MR,,DMAR	BACK UP TO IMP SPEC CODE	
	000327L	00110001	11101000				
	000330L	00110111	00001101				
492.				*			
493.	000331L			SCPC		** SYSTEM CALL PERFORM SECTION **	
494.				. 9.75			
495.				.	PC <= MAR		
496.				.			
497.	000331L	00110001	10001001	DLDX	MR2PC	SAVE P.C. AS SHOULD BE	
	000332L	00110001	10101000				
498.				*			
499.	000333L			SCRAM:		** RAM VECTOR DOESN'T WANT PC BACKUP **	
500.				. 9.45		** MEMORY, ACCESS & WRITE VIOLATIONS **	
501.				.		** 1 MSEC INTERRUPT WHEN NOT REPEATED **	
502.				.			
503.				.	TEMPH <= SYSIVR>8		
504.				.	SCDON		
505.				.			
506.	000333L	01010001	11101111	LDRI	TEMPH,SYSIVR>8		
	000334L	01101111	11110001				
507.				*			
508.	000335L			SCDON:		STW (SYSROM>8) <= SYSROM>8	(CORRECT LAST SECTOR TABLE ENTRY)
509.				.		(SP(PSW)) <= PSW	(SAVE THE PSW IN SYS SAVE AREA)
510.				.		PSW <= PSW .AND. (-1-SWSCF)	
511.				.		IMP <= PCL	
512.				.		PSHST0 (PCMOD)	PUSH PC ON STACK AND GO TO TEMP
513.				.			
514.				.			
515.				. 8.95	INCL.	IFETCH	
516.				.			
517.	000335L	01010001	11110000	LDPI	MAR0H,SYSDROM>8,AND,0360	CORRECT ENTRY 017 TO BE SURE	
	000336L	00110111	11100000				
518.	000337L	00110111	00000101	LDPT	STW	IN THE SECTOR TABLE	
519.	000340L	01010001	11000000	LDTI	0300		
520.	000341L	00110101	11001011	DOP	SP2MRL,ND	POINT TO THE PSW SAVE BYTE	
521.	000342L	00110001	11101010	LDX	SP2MRH,DMAR		
	000343L	00110111	00001101				
522.	000344L	00110001	11011100	DOPIP	MODW,ND,-1-SWSCF,PSWI	CLEAR NECESSARY SYSCALL FLAGS	
	000345L	01010101	11011010				
	000346L	00110111	00000100				
523.	000347L	00110001	11011100	LDPP	MDW,PSWI	SAVE ORIGINAL PSW IN ITS SAVE AREA	
	000350L	00110111	00100001				
524.	000351L	01010101	11011010	DOPI	PSWD,ND,-1-SWSCF	SET NEW SYSCALL FLAGS	
	000352L	00110111	10001100				
525.	000353L	01010001	00001001	LDPI	LIMP,PCL	GET SET FOR PUSH OF THE P.C.	
	000354L	00110111	00000001				
526.	000355L	11000100	00010010	MWAIT	,IGNORE	WAIT ON WRITE & IF ERROR, TROUBLE	

527. >000356L 01011001 11111111  
 >000357L 01010001 11111111  
 >000360L 11000110 11111111  
 528.  
 529. 000361L  
 530.  
 531.  
 532.  
 533.  
 534.  
 535.  
 536.  
 537. 000361L 01010001 00000110  
 538. 000362L 11001111 11010011  
 539.  
 540. >000363L 01011001 11111111  
 >000364L 11001111 11111111  
 541.  
 542. 000365L 11111111 11111111  
 000366L 11111111 11111111  
 000367L 11111111 11111111  
 000370L 11111111 11111111  
 000371L 11111111 11111111  
 000372L 11111111 11111111  
 000373L 11111111 11111111  
 000374L 11111111 11111111  
 000375L 11111111 11111111  
 000376L 11111111 11111111  
 000377L 11111111 11111111

BRCX PSHST0,F0,MP,PCMOD IF NO ERROR, GO TO IT (SAVED 1 WORD)

\* MEMPFSC

\* NOW! SYSTEM SAVE AREA HAD SECTOR TABLE OR WRITE PROTECT FAULT  
\* USE THE ROM VECTOR POINT TO MARK A DOUBLE BAD INTERRUPT

\* TEMP <= SRSYSMF  
\* FETPC

\* LDTI SRSYSMF DO SPECIAL INTERRUPT  
\* BRA FETPC FORGET PUSH, WILL PROBABLY NOT WORK

\* MEMPF0 BRAX MEMPFS

\* TABPAGE PROCL

```

545,
546, 000400L
547,
548,
549,
550,
551,
552,
553,
554,
555,
556,
557,
558,
559,
560,
561,
562,
563,
564,
565,
566,
567,
568, 000400L 00110001 11011100
000401L 01000101 00000100
569, 000402L 11000010 00110000
570, 000403L 01000101 00100000
571, 000404L 11010010 11000110
572, 000405L 11011011 11000110
573, 000406L 01000101 10000000
574, 000407L 11011000 11110010
575, 000410L 11010010 00000101
576, 000411L 01010011 00100000
000412L 00110111 10001100
577, 000413L 01010001 00111110
578, 000414L 11011111 11100100
579,
580, 000415L
581,
582,
583,
584,
585,
586,
587,
588, 000415L 11010011 11110100
589, 000416L 11011111 11100101
    
```

```

*
BETA:
. 30.70 ( 020) BETA          SAVE ALPHA REGS AND LOAD BETA SET
. (13.55, 17.45) IF SPLIT
.
. 19.55 (111 020) BETAL      LOAD REGS FROM BETA SAVE AREA
. (IOD 020) BETAL           UNSPECIFIED
.
. 17.65 (062 020) SYSSAV     SAVE SYSTEM REGS
. = .10 IF BETA SAVED       UNSPECIFIED
. (IEV 020) SYSSAV
.
NOTE: CAN NOT IMS. INTERRUPT BETWEEN BETA & FOLLOWING INSTRUCTION.
.
.   IF USER THEN IVIOLS
.   ELSE IF IMP ODD OR SWRPT IN PSW THEN BETAL
.   ELSE IF IMP NOT ZERO THEN SYSSAV
.   ELSE IF SWALBT IN PSW THEN FETCHI
.   PSW <- PSW .OR, SWRPT
.
ALPHAS:
.   T <- SESAVAF
.   MODSAV
.
TSTIP ,SWUSER,PSWI          ONLY IF PRIV'D
.
BRA   IVIOLS,FZ
TSTIT ,SWRPT
BRA   BETAL,FZ              IF REPEATED DO SECOND HALF
BRA   BETAL,T0,IO          IF ODD, ONLY LOAD BETA REGS
TSTIT ,SWALBT              TEST HERE, SYSSAV NEEDS IT
BRA   SYSSAV,F0,IZ        SYSTEM SAVE IF NON-ZERO
BRA   FTCHIAB,FZ          SIMPLE BETA, FORGET IT, ALREADY IN BETA
DOPI  PSW0,OR,SWRPT       TWO PARTS, SO REPEATED
.
ALPHAS LDTI  SESAVAF.AND.0177 POINT TO CORRECT SAVE AREA (7 BITS!)
BRA   MODSAV
*
SYSSAV
. 17.65 (062 020) SYSSAV     SYSTEM SAVE WHICHEVER REGISTERS & FLAGS
. =0.10 IF SAVING BETA REGISTERS
.
.   IF SWALBT IN PSW
.   THEN BETAS
.   ELSE ALPHAS
.
BRA   ALPHAS,TZ           SAVE ALL REGISTERS TO THE ALPHA SET
BRA   BETAS              NO, TO BETA SET
    
```



```

590.
591. 000417L
592.
593.
594.
595.
596.
597.
598.
599.
600.
601.
602.
603.
604.
605.
606.
607.
608.
609.
610.
611.
612.
613. 000417L 00110001 11011100
        000420L 01000101 00000100
614. 000421L 11000010 00110000
615. 000422L 01000101 00100000
616. 000423L 11010010 10100011
617. 000424L 11011011 10100011
618. 000425L 11011000 10111010
619. 000426L 01000101 10000000
620. 000427L 11010011 00000101
621. 000430L 01010011 00100000
        000431L 00110111 10001100
622. 000432L 01010001 00110101
623.
    
```

```

*
ALPHA:
. 30.70 ( 030) ALPHA          SAVE BETA REGS AND LOAD ALPHA SET
. (13.35, 17.55) IF SPLIT
.
. 19.65 (111 030) ALPHAL      LOAD REGS FROM ALPHA SAVE AREA
. (IOD 030) ALPHAL            UNSPECIFIED
.
. 27.10 (062 030) SYSRET      RESTORE REGS AND RETURN
. (IEV 030) SYSRET            UNSPECIFIED
.
NOTE: CAN NOT IMS. INTERRUPT BETWEEN ALPHA & FOLLOWING INSTRUCTION.
NOTE: ALPHA UNPROTECTED IN 5500 BY DEFN. OF OLD PROCESSOR MANUAL
.
.   IF USER THEN IVIOLS
.   ELSE IF IMP ODD OR SWRPT IN PSW THEN ALPHAL
.   ELSE IF IMP NOT ZERO THEN SYSRET
.   ELSE IF SWALBT NOT IN PSW THEN FETCHI
.   PSW <- PSW .OR. SWRPT
.
.   BETAS:
.   T <- SESAVBF
.   MODSAV
.
.   TSTIP ,SWUSER,PSWI          ONLY IF PRIVED
.
.   BRA IVIOLS,FZ
.   TSTIT ,SWRPT
.   BRA ALPHAL,FZ              IF REPEATED JUST DO SECOND HALF
.   BRA ALPHAL,T0,IO          NO SAVE, JUST DO ALPHA LOAD
.   BRA SYSRET,F0,IZ          RELOAD REGS & RETURN
.   TSTIT ,SWALBT             IS A SIMPLE ALPHA INSTRUCTION
.   BRA FTCHIAB,TZ            FORGET IT, ALREADY IN ALPHA MODE
.   DOPI PSWO,OR,SWRPT        MARK REPEATED BECAUSE 2 PARTS!
.
.   BETAS LDTI SESAVBF.AND.0177 (7 BITS) TO POINT TO THE SAVE AREA
.   BRA MODSAV
    
```

624,						
625,	000433L			MODSAV		
626,						SAVE FLAGS AND REGS IN SAVE AREA
627,						
628,					MAR <= (SPH, SPIL, AND, 0200, OR, T)	
629,					(MAR) <= UCFLG	(IN SYSTEM SAVE AREA SAVE FLAGS)
630,					IMP <= 8	
631,					REPEAT IMP <= IMP = 1	(AND ALL REGISTERS)
632,					MAR <= MAR = 1	
633,					(MAR) <= IMP	
634,					UNTIL IMP ZERO	
635,					IF SWRPT NOT IN PSW THEN FETCHW	IF NO REPEATED BIT, WAS SYSS
636,					ELSE MODW <= PSW AND, -1-SWINT	
637,					IF SRVREQ NOT ZERO THEN SRVDD	
638,					ELSE IF SWALBT IN PSW	
639,					THEN ALPHAL	
640,					ELSE BETAL	
641,						
642,	000433L	01101111	11110010	LDRT	TEMP2	SAVE AWAY FOR THE MOMENT
643,	000434L	00110001	11011011	DOTIP	,ND,0200,SPIL	GET 128 BYTE BOUNDARY BIT (1 MSBIT)
	000435L	01010101	10000000			
644,	000436L	01110011	11110010	DOPR	MAR0L,OR,TEMP2	COMBINE WITH THE FLAG ADDRESS
	000437L	00110111	11000000			
645,	000440L	00110001	11101010	LDX	SP2MRH	MSB STACK POINTER IS SAVE AREA ALSO
646,	000441L	00110001	00110101	DOPIP	MDW,ND,0303,UCFLG	SAVE THE FLAGS, ONLY 4 BITS OF INTEREST
	000442L	01010101	11000011			
	000443L	00110111	00100001			
647,	000444L	01010001	00010000	LDPI	LIMP,IMP8	INIT COUNT
	000445L	00110111	00000001			
648,	000446L	00110111	00001001	MODSVLP	STB	DIMP
649,	000447L	00110001	11011111	LDTP	IMPI	SPEEDUP, GET DATA NOW
650,	000450L	11010100	11010111	MWAIT	,MEMPF0	
	000451L	11000111	00001100			
651,	000452L	00110111	00001101	STB	DMAR	SAVE THE REGISTER
652,	000453L	00110111	00100001	LDPT	MDW	
653,	000454L	11011000	11011001	BRA	MODSVLP,F0,IZ	LOOP TILL ALL 8 REGS. ARE SAVED
654,	000455L	00110001	11011100	TSTIP	,SWRPT,PSWI	WELL, ONE OR TWO PARTS?
	000456L	01000101	00100000			
655,						
656,	000457L	11010011	01100110	. 11,15	BRA	FTCHABW,TZ
657,	000460L	01010101	11111110	DOPI	MODW,ND,-1-SWINT	ONLY SYSSAV, NO-LOAD NEW REGS.
	000461L	00110111	00000100			TEMPORARILY DISABLE INTERRUPTS FOR IT
658,						
659,						
660,						
661,	000462L	00110001	00110000	TSTPT	FI,SRVREQ	ANY REQUESTS PENDING?
662,	000463L	11010010	10111100	BRA	MODSRV,FZ	YES, DO THEM AND I HOPE NO TROUBLE
663,	000464L	00110001	11011100	TSTIP	,SWALBT,PSWI	WHAT WAS IT?
	000465L	01000101	10000000			
664,	000466L	11010100	11001001	MWAIT	,MEMPF0	NEEDED AFTER MDW AT END OF LOOP ABOVE
	000467L	11000111	00001100			
665,	000470L	11010010	10100011	BRA	ALPHAL,FZ	WAS BETA, DO ALPHAL NOW

DATAPOINT CONFIDENTIAL INFORMATION - SEE PAGE 1

PAGE 23

PROC/TXT

MICRO-PROCESSOR EMULATION SUPPORT CODE - HJS -

78JUL20 11:44

. REGL, ALPHA, BETA MODE SWAPS AND SUB-PARTS

666.

. BRA BETAL

WAS ALPHA DO BETAL NOW

```

667,
668, 000471L
669,
670,
671,
672,
673,
674,
675,
676,
677,
678,
679, 000471L 00110001 11011011
        000472L 01010101 10000000
680, 000473L 01010011 00110101
        000474L 00110111 11000000
681, 000475L 00110001 11101010
        000476L 00110111 01000111
682, 000477L 00110001 11011100
        000500L 01010011 10000000
683, 000501L 01010101 11011111
684, 000502L 11011111 10011011
685,
686, >000503L 01011001 11111111
        >000504L 11001111 11111111
687,
688, 000505L
689,
690,
691,
692,
693,
694,
695,
696,
697,
698,
699,
700,
701,
702,
703,
704,
705,
706,
707,
708,
709,
710,
711,
712,
713,
    
```

```

+
BETAL
. 19.55 (111 020) BETAL          LOAD REGS FROM BETA SAVE AREA
.       (IOD 020) BETAL          UNSPECIFIED
.
. 27.10 (062 030) SYSRET        ONLY IF TO BETA MODE
.
.       MAR <= SPH, (SPL .AND. 300) .OR. SESAVBF
.       T <= PSW .OR. SWALBT .AND. -1-SWRPT
.       MODLDD
. 14.60 TO FETCH (NO FETCH)
.
.       DOTIP ,ND,0200,SPIL
.
.       DOPI  MAROL,OR,SESAVBF,AND,0177  POINT TO BETA FLAGS IN SAVE AREA
.
.       LDX   SP2MRH,SMR
.
.       DOTIP ,OR,SWALBT,PSWI          SET BETA MODE
.
.       DOTI  ,ND,-1-SWRPT            RESET REPEAT FLAG (IF SET)
.       BRA   MODLDD
.
*
MODSRV BRAX  SRVDO                GO TO SERVICE AS NEEDED (MODSAV USES IT)
*
SYSRET
.* NOTE: THIS INSTRUCTION IS VERY LONG IN EXECUTION
.* IF DMA SLOWS IT EVEN FARTHER WE MAY HAVE PROBLEMS
.*
.* WARNING: IF AS SOLUTION TO LENGTH IT IS DONE AS REPEATED INSTRUCTON
.* THEN:   IF INTERRUPTED (I.E. BY RESTART-DEBUG INTERRUPT)
.*         THE PC WILL REFLECT THE ADDRESS OF THE INSTRUCTION TO RETURN
.*         TO, WITH REPEATED FLAG ON AND THE INCORRECT REGISTER SET IN THE
.*         SUPPORT REGISTERS (THE ALPHAL OR BETAL NOT COMPLETED!)
.*         THIS IS VERY BAD! BUT POSSIBILITY IS LOW AND NO SOLUTION SEEN
.*
.* WARNING: IF INSIDE SYSRET (REGISTER LOAD PART) THERE IS A MEMORY FAULT,
.*         THE PC WILL BE INCORRECT BECAUSE OF A SPECIAL PRE-DECREMENT.
.*         IF THE IMP WAS NON-ZERO, IT WILL BE EVEN FARTHER OFF
.*
. 27.20 (062 030) SYSRET        SYSTEM RETURN (FROM SC, BP, ETC)
.       (IMP 030)              UNSPECIFIED
.
.       IMP <= PCL
.       POPST0 (SYSRET)        POP THE RETURN ADDRESS INTO THE PC
.
SYSRET:
. PC <= PC -1
. PSW <= (SP (PSW))
. IF SWALBT THEN BETAL
.     ESLE ALPHAL
.
    
```

714.	000505L 01010001 00001001	LDPI	LIMP,PCL	GET THE RETURN ADDRESS INTO THE P.C.
	000506L 00110111 00000001			
715.	>000507L 01011001 11111111	BRCX	POPST0,,SYSRET0	OFF PAGE WITH SPECIAL RETURN
	>000510L 01010001 11111111			
	>000511L 11001111 11111111			
716.				
717.	000512L 00110001 11001001	SYSRET1:	DLDX PC2MR,,DMAR	CORRECT FOR IMAR IN FETCH CODE
	000513L 00110001 11101000			
	000514L 00110111 00001101			
718.	000515L 00110001 10001001	DLDX	MR2PC	
	000516L 00110001 10101000			
719.	000517L 00110001 11101010	LDX	SP2MRH	GET THE PSW
720.	000520L 01010001 11000000	LDTI	0300	
721.	000521L 00110101 11001011	DOP	SP2MRL,ND	TO BE LOADED
722.	000522L 00110111 00001101	STB	DMAR,SMR	FROM THE SYSTEM SAVE AREA
	000523L 00110111 01000111			
723.	000524L 11001110 11111111	MWAIT	NOOP,MEMPF0	
	000525L 11010100 10101010			
	000526L 11000111 00001100			
724.	000527L 00110001 00110110	LDPP	PSW0,MDR,MODW	GET NEW PSW & SET IT EVEN IF USER MODE!
	000530L 00110111 10001100			
	000531L 00110111 00000100			
725.				MODW MAY CHANGE BASE EN/DIS BIT
726.				BUT DO IT NOW FOR BASED STACK AREA??
727.				NO PROBLEM, IF PROTECTED FIRST POP/PUSH
728.				WOULD FAIL ANYWAY
729.	000532L 01000101 10000000	TSTIT	,SWALBT	WHICH WAY TO GO?
730.	000533L 11010010 11000110	BRA	BETAL,FZ	TO BETA
731.		BRA	ALPHAL	TO ALPHA
732.				
733.	000534L	ALPHAL		
734.		. 19.65	(111 030) ALPHAL	LOAD REGISTERS FROM ALPHA SAVE AREA
735.			(100 030) ALPHAL	UNSPECIFIED
736.				
737.		. 27.70	(062 030) SYSRET	ONLY IF IN ALPHA MODE
738.				
739.			MAR <= SPH, (SPIL .AND. 300) .OR. SESAVAF	
740.			T <= PSW .AND. =1 = SWRPT = SWALBT	
741.			MODL0D	
742.		. 14.70	TO FETCH (NO FETCH)	
743.				
744.	000534L 00110001 11011011	DOTIP	,ND,0200,SPIL	GET IT ON 128 BYTE BOUNDARY
	000535L 01010101 10000000			
745.	000536L 01010011 00111110	DOPI	MAR0L,OR,SESAVAF.AND.0177	ONLY 7 BITS OF INTEREST
	000537L 00110111 11000000			
746.	000540L 00110001 11101010	LDX	SP2MRH,SMR	
	000541L 00110111 01000111			
747.	000542L 00110001 11011100	DOTIP	,ND,-1=SWRPT=SWALBT,PSWI	RESET REPEAT FLAG AND SET ALPHA
	000543L 01010101 01011111			
748.		BRA	MODL0D	

```

749.
750. 000544L
751.
752.
753.
754.
755.
756.
757.
758.
759. 000544L 00110111 10001100
760. 000545L 00010111 10110010
761. 000546L 11010100 10011001
    000547L 11000111 00001100
762. 000550L 00110111 00000100
763. 000551L 00110001 00110110
    000552L 00110010 00110110
764. 000553L 00110111 00001101
    000554L 00110111 01000111
765. 000555L 00110111 00000110
766. 000556L 11011111 01100001
    
```

```

*
MODLOD
.
.   LOAD USERS FLAGS AND REGISTERS
. NOTE: IF MACRO LEVEL PLAYS WITH FLAG BYTE, IT BETTER DO IT CORRECTLY
.
.
.   PSW <= T
.   LUF <= (MDR) + (MDR)
.   MAR <= MAR - 1
.   MODLOP
.
.   LDPT   PSWD           LOAD STATUS WORD
.   CCLR
.   MWAIT  ,MEMPF0
.
.   LDPT   MODW
.   DOTPP  ,AC,MDR,MDR   SET USER FLAGS
.
.   STB    DMAR,SMR      POSITION CORRECTLY
.
.   STB    LUF
.   BRA    MODLOP       AND DO THE REGISTER LOAD
    
```

. REGISTER SAVE AND RESTORE

```

769.
770. 000557L
771.
772.
773.
774.
775.
776.
777.
778.
779.
780.
781.
782.
783.
784.
785.
786. 000557L 11011000 01100100
787. 000560L 00110001 11001011
      000561L 00110001 11101010
      000562L 00110111 01000111
788. 000563L 01010001 00010000
      000564L 00110111 00000001
789. 000565L 11010100 10001010
      000566L 11000111 00001100
790. 000567L 00110001 00110110
791. 000570L 00110111 00001100
      000571L 00110111 01000111
792. 000572L 01101111 11110010
793. 000573L 11010100 10000100
      000574L 11000111 00001100
794. 000575L 00110001 00110110
      000576L 00110111 11100000
795. 000577L 01110001 11110010
      000600L 00110111 11000000
796. 000601L 00110111 00001100
797. 000602L 00110111 00001001
798. 000603L 00110001 11011111
799. 000604L 11010100 01111011
      000605L 11000111 00001100
800. 000606L 00110111 00001101
801. 000607L 00110111 00100001
802. 000610L 11011000 01111101
803. 000611L 11010100 01110110
      000612L 11000111 00001100
804. 000613L 00110111 00001101
805. 000614L 00110001 10010000
      000615L 01101111 11110010
      000616L 00110001 10110000
      000617L 01101111 11110001
806. 000620L 00110001 11001011
      000621L 00110001 11101010
    
```

```

*
REGS:
. 19.40 ( 055) REGS REGISTER SAVE
.
. 16.95 (111 055) REGL REGISTER LOAD
      (IMP 055) REGL REGISTER LOAD UNSPECIFIED
.
. IF IMP NOT ZERO THEN REGL
. ELSE IMP <= 8
. MAR <= (SP, SP+1) + 1
. REPEAT IMP <= IMP - 1
. MAR <= MAR - 1
. (MAR) <= IMP
. UNTIL IMP ZERO
. (SP, SP+1) <= MAR + 1
. FETCHW
.
BRA REGL,F0,IZ DO REGISTER LOAD NOT SAVE!
DLDX SP2MR,,SMR GET TOP ENTRY ON THE STACK
.
LDPI LIMP,IMP8 INITIALIZE COUNTER
MWAIT ,MEMPF0
.
LDTP MDR GET LSB
STR IMAR,SMR
.
LDRT TEMPL HOLD IT
MWAIT ,MEMPF0
.
LDPP MAR0H,MDR GET MSB
.
LDPR MAR0L,TEMPL PUT BOTH IN THE MAR
.
REGSLP STB IMAR (EXTRA CODE MAKES IT FASTER)
STB DIMP COUNT DOWN
LDTP IMPI GET NEXT REGISTER
MWAIT ,MEMPF0
.
STB DMAR POINT TO THE NEXT SAVE LOCN.
LDPT MDW AND OUTPUT THE REGISTER
BRA REGSLP,F0,IZ CONTINUE THROUGH LOOP TILL DONE
MWAIT ,MEMPF0
.
STB DMAR (EXTRA CODE MAKES IT FASTER)
DLDRP TEMP,MARI MOVE THE MAR OUT OF THE WAY
.
DLDX SP2MR PUT STACK POINTER THERE
    
```

. REGISTER SAVE AND RESTORE

807. 000622L 01110001 11110010  
 000623L 00110111 00100001  
 808. 000624L 01110001 11110001  
 809. 000625L 11010100 01101010  
 000626L 11000111 00001100  
 810. 000627L 00110111 00001100  
 811. 000630L 00110111 00100001  
 812. >000631L 01011001 11111111  
 >000632L 11001111 11111111  
 813.

LDPR MDW,TEMPL SAVE NEW TOP OF STACK ENTRY LSB  
 LDTR TEMPH GET SET FOR MSB  
 MWAIT ,MEMPF0  
 STB IMAR POINT TO THE MSB  
 LDPT MDW SAVE IT  
 FTCHABW BRAX FETCHW



```

814.
815. 000633L
816.
817.
818.
819.
820.
821.
822.
823.
824.
825.
826.
827.
828. 000633L 00110001 11000110
      000634L 00110001 11100101
      000635L 00110111 01000111
829. 000636L 01010001 00010000
      000637L 00110111 00000001
830. 000640L 00110111 00001001
831. 000641L 11010100 01011110
      000642L 11000111 00001100
832. 000643L 00110001 00110110
833. 000644L 00110111 00001101
      000645L 00110111 01000111
834. 000646L 00110111 10001111
835. 000647L 11011000 01011111
836. >000650L 01011001 11111111
      >000651L 11001111 11111111
837.
    
```

```

+
REGL
. 16.95 (111 055) REGL REGISTER LOAD
. (IMP 055) REGL REGISTER LOAD UNSPECIFIED
.
. MAR <= HL
. MODLOD:
. IMP <= 8
. REPEAT IMP <= IMP - 1
. IMP <= (MAR)
. MAR <= MAR - 1
. UNTIL IMP ZERO
. FETCHW
.
. DLDX HL2MR,,SMR INIT HL TO MAR AND GET FIRST REG (X)
.
MODLOP LDPI LIMP,IMP8 INIT COUNTER
.
REGLLP STB DIMP COUNT DOWN
        MWAIT ,MEMPF0
.
        LDTP MDR GET DATA AND START NEXT READ FAST!
        STB DMAR,SMR
.
        LDPT IMPD SAVE THE DATA IN ITS REGISTER
        BRA REGLLP,F0,I2 LOOP FOR THE FULL COUNT
        BRAX FETCHW
.
    
```

SECTOR TABLE LOAD

```

840,
841, 000652L
842,
843,
844,
845,
846,
847,
848,
849,
850,
851,
852,
853,
854,
855,
856,
857,
858,
859,
860,
861, 000652L 00110001 11011100
      000653L 01000101 00000100
862, 000654L 11000010 00110000
863, 000655L 01010101 00100000
864, 000656L 11010011 01000111
865,
866, 000657L 00110001 11010010
      000660L 01010101 00000111
      000661L 01101111 11110010
867,
868, 000662L 00010111 10100010
868, 000663L 00010111 10100010
868, 000664L 00010111 10100010
868, 000665L 00010111 10100010
869, 000666L 01010011 00001000
870, 000667L 11011111 01000011
871,
872, 000670L 01101111 11110010
873, 000671L 00110001 11010010
      000672L 01010101 00001111
874, 000673L 11010011 00000101
875,
876, 000674L 11011001 00111110
877, 000675L 01101111 11110001
878, 000676L 00110001 11011111
      000677L 01010101 11110000
879, 000700L 01110010 00110001
880,
881, 000701L 01101111 11110001
882, 000702L 00110001 11010110
      000703L 01110010 00110010
    
```

```

*
STL:
. ( 077) STL          LOAD THE SECTOR TABLE
. 7.90 + C * 2.5 + 0.55 IF C > 8 (OR 4.45 IF C = 0)
.   + 5.05 IF SERVICE
.
. (022 077) STLOA     LOAD SECTOR TABLE STARTING FROM A
. (111 077) STLOB     LOAD SECTOR TABLE STARTING FROM B
. (062 077) STLOC     LOAD SECTOR TABLE STARTING FROM C
. (113 077) STLOD     LOAD SECTOR TABLE STARTING FROM D
. (174 077) STLOE     LOAD SECTOR TABLE STARTING FROM E
.                      (IN ABOVE, HIGH 4 BITS SELECT!)
. 10.25 + C * 2.5 + 0.55 IF C > 8 (OR 6.45 IF C = 0)
.   + 5.05 IF SERVICE
.
. (IMP 077)           UNSPECIFIED
.
. NOTE: DOES NOT CHANGE HL OR C-REGISTERS
. NOTE: IN STLO'C', LOW 4 BITS COUNTER & HIGH 4 BITS OFFSET!
.
.
TSTIP ,SWUSER,PSWI    ONLY IF PRIVED
.
BRA IVIOL5,FZ
TSTIT ND,SWRPT,,,TW  ASSUME WILL BE ZERO, NOT REPEATED
BRA STLNRPT,TZ        WAS NOT REPEATED
.
DORIP TEMP2,ND,07,URI+URC  REPEATED, GET THE HL (MAR) BIAS AND
.
RPT 4
SHIFT SL              THE POINTER BIAS AND COUNT FOR THE
SHIFT SL              THE POINTER BIAS AND COUNT FOR THE
SHIFT SL              THE POINTER BIAS AND COUNT FOR THE
SHIFT SL              THE POINTER BIAS AND COUNT FOR THE
DOTI ,OR,010         FINAL EIGHT STL LOADS
BRA  STLRPTD
.
STLNRPT LDRT TEMP2    REGULAR HL (MAR) NEEDS NO BIAS
TSTIP ,017,URI+URC,TW  GET THE COUNT OF THE STEPS TO DO
.
BRA FTCHIAB,TZ        IF ZERO, WAS NOTHING TO DO. SO, THE END!
.
STLRPTD BRA STLZRD,T0,IZ  DO STANDARD STL
LDRT TEMP1           SAVE AWAY
DOTIP ,ND,0360,IMPI  IMP STL STARTS STL WITH OFFSET
.
DOTR ,AC,TEMP1,,C0    COMBINE GIVEN OFFSET WITH BIAS
.
STLZRD LDRT TEMP1     SAVE THE POINTER/COUNTER AS GENERATED
DOPRP MAR0L,AC,TEMP2,URI+URL,C0  BIAS TABLE ADDRESS (IF NEEDED)
    
```

883.	000704L	00110111	11000000			
	000705L	00110001	11010101	LDRP	TEMP2,URI+URH	SAVE AWAY URH SO CAN BE RESTORED
	000706L	01101111	11110010			
884.	000707L	00110110	11100000	DOP	MARH,IT	
885.	000710L	00110111	01000111	STB	SMR	GET NEXT (FIRST) TABLE ENTRY
886.	000711L	00110111	10000101	LDPT	URO+URH	IN CASE TABLE CROSSES PAGE BOUNDARY
887.						
888.	000712L	01110001	11110001	STLAGN	LOTR	TEMP1
889.						
890.	000713L	11010100	00110100	STLOOP	MWAIT	,STL DONE
	000714L	11010111	00011101			
891.	000715L	00110111	11100000	LDPT	MARH	LOAD VIRTUAL ADDRESS FROM TEMP
892.	000716L	01010001	00000010	LDPI	MODW,SWBASD	DISABLE BASING (AND 1 MS INTERRUPTS)
	000717L	00110111	00000100			
893.	000720L	00110001	00110110	DOPIP	STW,ND,0375,MDR	SET PHYSICAL SECTOR # IN VIRTUAL LOCN.
	000721L	01010101	11111101			
	000722L	00110111	00000101			
894.	000723L	00110001	11011100	LDPP	MODW,PSWI	RESTORE BASING (1 MS INT. 1 INST. DELAY)
	000724L	00110111	00000100			
895.	000725L	00110001	11100101	LDX	HL2MRH	RESTORE MARH FROM H SAVE AREA
896.	000726L	00110111	00001100	STB	IMAR,SMR	GET NEXT TABLE ENTRY
	000727L	00110111	01000111			
897.	000730L	00110001	10100101	LDX	MR2HLH	SAVE MARH IN H
898.	000731L	01110001	10110001	DORIR	TEMP1,AC,017,TEMP1,CC	INC VIRTUAL SECTOR # & DECR COUNT
	000732L	01010010	00001111			
	000733L	01101111	11110001			
899.	000734L	01000101	00000111	TSTIT	,07	AT SPLIT POINT?
900.	000735L	11010010	00110100	BRA	STLOOP,FZ	NO, CONTINUE
901.						LOOPING JUMP IS DURING MEMORY READ
902.						THIS MAKES EXEC FASTER.
903.	000736L	01000101	00001111	TSTIT	,017	REALLY FINISHED?
904.	000737L	11010011	00011101	BRA	STL DONE,TZ	YES, CLEANUP AND END
905.	000740L	00110001	00110000	TSTPT	FI,SRVREQ	NO, ANY SERVICE TO DO?
906.	000741L	11010011	00110101	BRA	STLAGN,TZ	NO, THEN DO SECOND HALF NOW
907.						REPEATED! WILL DO SERVICE BEFORE SECOND
908.						PART BUT DO CLEANUP FIRST
909.	000742L	11010100	00011101	STL DONE	MWAIT	,S+1
	000743L	11010111	00011011			RESTORE BEFORE MEMPF
910.						
911.	000744L	01110001	11110010	LDPR	URO+URH,TEMP2	BUT NOTE: MAR MSB WILL BECOME INCORRECT
	000745L	00110111	10000101			RESTORE H-REG
912.	000746L	01010001	11110000	LDPI	MARH,SYSDROM>8,AND,0360	** FORCE LAST ENTRY TO
	000747L	00110111	11100000			
913.	000750L	00110111	00000101	LDPT	STW	ACCESS PROTECT AND WRITE PROTECT
914.	000751L	01011001	11111101	BPGX	RIND	
915.	000752L	01110001	11110001	TSTIR	,017,TEMP1	REALLY FINISHED?
	000753L	01000101	00001111			
916.	000754L	11000011	01110010	BRA	RIND,TZ	YES, RESET REPEAT FLAG
917.	>000755L	01011001	11111111	BRAX	SRVRPT	NO, DO IT AS REPEATED INST.
	>000756L	11001111	11111111			
918.						(BOTH RIND & SRVRPT INDIRECT TO MEMPF)
919.						

```

922,
923, 000757L
924,
925,
926,
927,
928,
929,
930,
931,
932,
933,
934,
935,
936,
937,
938,
939,
940,
941,
942,
943,
944, 000757L 11001001 00101110
945, 000760L 00110111 00001001
946, 000761L 01010001 00000000
    000762L 00110111 10000010
947, 000763L 00110001 11011100
948, 000764L 11011001 00000110
949, 000765L 00110111 00001001
950, 000766L 00110001 01010001
951, 000767L 11011001 00000110
952, 000770L 01010001 00000000
953, 000771L 00110111 10000001
954, 000772L
955, >000772L 01011001 11111111
    >000773L 11001111 11111111
956, 000774L 11111111 11111111
    000775L 11111111 11111111
    000776L 11111111 11111111
    000777L 11111111 11111111

```

```

*
SYSTAT:
.
. 10.25 ( 157) UDOP          UNDEFINED OP-CODE
. 5.35  (111 157) SYSTAT1    PROCESSOR STATUS WORD
. 5.75  (062 157) SYSTAT2    SELECTABLE NODE I.D.
. 5.95  (113 157) SYSTAT3    SYSTEM STATUS (UNUSED = 0)
. 5.95  (174 157) SYSTAT4    SYSTEM STATUS (UNUSED = 0)
. 5.95  (115 157) SYSTAT5    SYSTEM STATUS (UNUSED = 0)
. 5.95  (176 157) SYSTAT6    SYSTEM STATUS (UNUSED = 0)
. 5.95  (117 157) SYSTAT7    SYSTEM STATUS (UNUSED = 0)
. 5.95  (022 157) SYSTAT8    SYSTEM STATUS (UNUSED = 0)
.
.
. CASE IMP OF
. 0: UDOP;
. 1: B <= PSW;
. 2: B <= SNID;
. 3..8: B <= 0;
. END CASE
. C <= 0
. FETCHI
.
. BRA UDOP,T0,IZ          157 ALONE IS UNDEFINED
. STB DIMP                CHECK 111
. LDPI URO+URC,0          WHATEVER ELSE, C=0
.
. LDTP PSWI              (ASSUME 1)
. BRA SYSTND,T0,IZ
. STB DIMP                CHECK 062
. LDTP SNID
. BRA SYSTND,T0,IZ
. TCLR
. LDPT URO+URB            WILL BE 113 = 022
.
. SYSTND
. FTCHIAB                (FINISHED ALPHA/BETA THAT DID NOTHING)
. BRAX FETCHI
.
. TABPAGE PROCL

```

. BLOCK TRANSFER AND CONVERT

```

959
960 001000L
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998 001000L 11001001 11101110
999 001001L 11001011 11010110
1000 001002L 00110001 11000100
001003L 00110001 11100011
001004L 00110111 01000111
1001 001005L 00010111 10110010
1002 001006L 00110001 11010110
1003 001007L 11000100 11111000
001010L 11010111 00001001
1004 001011L 00110010 00110110
001012L 00110111 11000000
1005 001013L 00110111 10000000
1006 001014L 00110001 11010101
    
```

```

*
BT:
. ( 021) BT          BLOCK TRANSFER
. 2.25 + N * 5.55 = N * 0.15 / ODDSTEP = 0.5 IF MATCH
.
. (111 021) BTR      BLOCK TRANSFER REVERSE
. 4.25 + N * 5.75 = N * 0.15 / ODDSTEP = 0.5 IF MATCH
.
. (062 021) BCV      BLOCK CONVERT
. 4.25 + N * 7.35 = N * 0.15 / ODDSTEP = 0.5 IF MATCH
.
. (100 021) BTR      BTR UNSPECIFIED
. (IEV 021) BCV      BCV UNSPECIFIED
.
. NOTE: NONE OF THESE CHANGE THE CONDITION FLAGS
.
. IF IMP ZERO THEN BTX
. ELSE IF IMP ODD THEN BTR
. ELSE MARL <= A <= L + (DE)      SET CARRY ON OVERFLOW
. MARH <= H + C
. TEMP1 <= 0
. BTCVT
.
. BTX:  MAR <= HL
.       HL <= HL + 1
.       TEMP1 <= A
. BTCVT: TEMP1 <= (DE) <= TEMP1 + (MAR)
.       DE <= DE + 1
.       BTEND
.
. BTR:  MAR <= HL
.       HL <= HL - 1
.       TEMP1 <= A
.       TEMP1 <= (DE) <= TEMP1 + (MAR)
.       DE <= DE - 1
.
. BTEND: IF (TEMP1 + B) ZERO AND CARRY THEN RIN256
.        ELSE RIN256
.
. BRA   BTX,T0,IZ          BT (021)
. BRA   BTR,T0,IO          BTR (111 021)
. DLDX  DE2MR,,SMR         BCV (062 021)
.
. CCLR
. LDTP  URI+URL            ADD DATA AT DE TO TABLE POINTER IN HL
. MWAIT ,MEMPF1
.
. DOPP  MAROL,AC,MDR       A <= MAR <= L + (DE)
.
. LDPT  URO+URA          STORE IN A SO CAN FIND STOP POINT
. LDTP  URI+URH          ADD IN CARRY ALSO
    
```

. BLOCK TRANSFER AND CONVERT

1007	001015L	00110110	11100000	DOP	MARDH,IT	
1008	001016L	00110111	01000111	STB	SMR	INDIRECT THROUGH THIS FOR TABLE ENTRY
1009	001017L	01010001	00000000	TCLR		NO A-REG OFFSETS
1010	001020L	11001111	11100101	BRA	BTCVT	
1011						
1012	001021L	00110001	11000110	* BTX	DLDX	HL2MR,,SMR GET DATA AT HL TO BE MOVED
	001022L	00110001	11100101			
	001023L	00110111	01000111			
1013	001024L	00110001	10010000	DADDP	URO+UR,MARI	INCREMENT HL FOR BT
	001025L	00010110	01110010			
	001026L	00110111	10000110			
	001027L	00110001	10110000			
	001030L	00110110	10000101			
1014	001031L	00110001	11010000	BTCVT	LDTP	URI+URA
1015	001032L	01101111	11110001	LDRT	TEMP1	SAVE THE A-REG OFFSET (ZERO FOR BCV)
1016	001033L	11000100	11100100	MWAIT	,MEMPF1	
	001034L	11010111	00001001			
1017	001035L	00110001	11000100	DLDX	DE2MR	POINT TO WHERE TO STORE RESULT
	001036L	00110001	11100011			
1018	001037L	00110001	00110110	DOPRP	MDW,AC,TEMP1,MDR,C0	STORE DATA IN (DE) AND IN TEMP1
	001040L	01110010	00110001			
	001041L	00110111	00100001			
1019	001042L	01101111	11110001	LDRT	TEMP1	
1020	001043L	00110001	10010000	DADDP	URO+UDE,MARI	INCREMENT DE FOR BT & BCV
	001044L	00010110	01110010			
	001045L	00110111	10000100			
	001046L	00110001	10110000			
	001047L	00110110	10000011			
1021	001050L	11001111	10111100	BRA	BTEND	
1022						
1023	001051L	00110001	11000110	* BTR	DLDX	HL2MR,,SMR GET DATA AT HL TO BE MOVED
	001052L	00110001	11100101			
	001053L	00110111	01000111			
1024	001054L	00010111	10110010	CCLR		
1025	001055L	00110001	10010000	DDECP	URO+UR,MARI	DECREMENT HL FOR BTR
	001056L	01010100	00000001			
	001057L	00110111	10000110			
	001060L	00110001	10110000			
	001061L	01010100	00000000			
	001062L	00110111	10000101			
1026	001063L	00110001	11010000	LDRP	TEMP1,URI+URA	LOAD UP THE A-REG OFFSET
	001064L	01101111	11110001			
1027	001065L	11000100	11001010	MWAIT	,MEMPF1	
	001066L	11010111	00001001			
1028	001067L	00110001	11000100	DLDX	DE2MR	
	001070L	00110001	11100011			
1029	001071L	00110001	00110110	DOPRP	MDW,AC,TEMP1,MDR,C0	GET RESULTANT DATA
	001072L	01110010	00110001			
	001073L	00110111	00100001			
1030	001074L	01101111	10110001	LDRT	TEMP1,,CC	STORE DATA IN (DE)
1031	001075L	00110001	10010000	DDECP	URO+UDE,MARI	BACKUP DE FOR BTR
	001076L	01010100	00000001			

001077L 00110111 10000100  
001100L 00110001 10110000  
001101L 01010100 00000000  
001102L 00110111 10000011

1032.  
1033.  
1034.  
1035.  
1036.  
1037.  
1038.  
1039.  
1040.

001103L 00110001 11010001  
001104L 01110010 00000001  
001105L 11000000 10110111  
001106L 11000011 01110010  
001107L 00010111 10110010

\*  
• BT = 3.50, BTR = 3.70, BCV = 5.30

•  
BTEND TSTRP AC,TEMP1,URI+URB,C0

•  
• BRA RIN256,FC  
• BRA RIND,TZ  
• BRA RIN256

•  
• CCLR

AT THE ENDPOINT?

NO, WANT CARRY TRUE & ZERO TRUE  
YES, END NOW!

NO!  
NO, REPEAT 256 TIMES (OR LESS)  
\*\* ONLY CARRY SET RIN256 CASE \*\*

```

1043,
1044, 001110L
1045,
1046,
1047,
1048,
1049,
1050,
1051,
1052,
1053,
1054,
1055,
1056, 001110L 00110001 11010010
      001111L 01010100 00000001
      001112L 00110111 10000010
1057, 001113L 11000011 01110010
1058, 001114L 01000101 00000001
1059, 001115L 11000010 10101111
1060,
1061,
1062, 001116L
1063,
1064,
1065,
1066,
1067,
1068,
1069,
1070,
1071,
1072, 001116L 00110001 00110000
1073, 001117L 11000010 10101011
1074, 001120L 11000100 10101111
      001121L 11010111 00001001
1075, 001122L 00111001 00110100
      001123L 10101111 00110011
1076,
1077, >001124L 01011001 11111111
      >001125L 11001111 11111111
    
```

```

*
RIN256:
. ODD = 1.45, RPT = 1.60, SRV = 1.35, END = 3.85
.
.   WARNING, CARRY MUST BE CLEAR ON ENTRY
.   BLOCK REPEATED INSTRUCTIONS (THOSE THAT COUNT C THROUGH 256 MAX STEPS)
.   DOES NOT CHANGE FLAGS
.
.   URC <= URC = 1
.   IF ODD THEN RINDO
.   IF ZERO THEN RIND
.   ELSE RINST
.
.   DOPIP  URO+URC,SB,1,URI+URC  IF ZERO, FINISHED
.
.   BRA    RIND,TZ
.   TSTIT  ,1
.   BRA    RINDO,FZ
.
.   DO THEM IN PAIRS SO CAN'T INTERRUPT
.   DURING DOUBLE BYTE MOVE
.   !CAN USE BT IN DISPLAY POINTERS MOVES!
*
RINST:
. SRV = 0.65, RPT = 0.90
.
.   LOOP THROUGH REPEATED INSTRUCTIONS, SET THE REPEAT MODE AND DO
.   SERVICE REQUEST IF NEEDED ELSE RE-EXECUTE THE INSTRUCTION.
.
.   IF SRVREQ NOT ZERO THEN SRVRPT
. RINDO:
.   ELSE IDCOD (IREG)
.
.   TSTPT  FI,SRVREQ
.   BRA    RINRPT,FZ
. RINDO   MWAIT  ,MEMPF1
.
.   BRPX   IDCOD
.
.   GO DO OPCODE AGAIN
.
. RINRPT  BRAX   SRVRPT
.
.   YES, DO IT!
    
```



. BLOCK COMPARE

```

1080,
1081, 001126L
1082,
1083,
1084,
1085,
1086,
1087,
1088,
1089,
1090,
1091,
1092,
1093,
1094,
1095,
1096,
1097,
1098,
1099,
1100, 001126L 11001000 10001101
1101, 001127L 00110001 11000100
      001130L 00110001 11100011
      001131L 00110111 01000111
1102, 001132L 00110001 10010000
      001133L 00010110 01110010
      001134L 00110111 10000100
      001135L 00110001 10110000
      001136L 00110110 10000011
1103, 001137L 11000100 10100000
      001140L 11010111 00001001
1104, 001141L 00110001 00110110
      001142L 01101111 11110001
1105, 001143L 00110001 11000110
      001144L 00110001 11100101
      001145L 00110111 01000111
1106, 001146L 00110001 10010000
      001147L 00010110 01110010
      001150L 00110111 10000110
      001151L 00110001 10110000
      001152L 00110110 10000101
1107, 001153L 01110001 10110001
1108, 001154L 11000100 10010011
      001155L 11010111 00001001
1109, 001156L 00110100 00110110
      001157L 00110111 00000110
1110, 001160L 11000011 10110111
1111, 001161L 11001111 01110010
1112,

```

```

*
BCP:
. ( 041) BCP          BLOCK COMPARE
. 2.15 + N * 5.35 = 0.15 * N / ODDSTEP = 0.5 IF MATCH
.
. (111 041) DFAC      DECIMAL FIELD ADD
. 4.25 + C * 6.95
. (100 041) DFAC      DFAC UNSPECIFIED
. 4.25 + C * 6.85
.
. (062 041) DFSB      DECIMAL FIELD SUBTRACT
. (IEV 041) DFSB      DFSB UNSPECIFIED
.
. IF IMP NOT ZERO THEN DFOP
. ELSE LUF <= T <= (DE) = (HL)
.   DE <= DE + 1
.   HL <= HL + 1
.   IF T ZERO THEN RIN256
.   ELSE RIND
.
. BRA   DFOP,F0,IZ      GO TO DECIMAL STUFF
. DLDX  DE2MR,,SMR
.
. DADDP URO+UDE,MARI    GET DATA AND UPDATE DE
.
. MWAIT ,MEMPF1
.
. LDRP  TEMP1,MDR
.
. DLDX  HL2MR,,SMR      GET DATA AND UPDATE HL
.
. DADDP URO+UR,MARI
.
. LDTR  TEMP1,CC        GET DE DATA
. MWAIT ,MEMPF1
.
. DOPP  LUF,SB,MDR      SUBTRACT HL DATA AND SET COMPARE FLAGS
.
. BRA   RIN256,TZ       CONTINUE IF A MATCH (CARRY ZERO TOO!)
. BRA   RIND            END IF DATA DIFFERS

```

. DECIMAL FIELD OPERATIONS

1115,					
1116,	001162L			DFOP	
1117,					
1118,			(111 041) DFAC		DECIMAL FIELD ADD
1119,			4.25 + C * 7.45		
1120,			(IOD 041) DFAC		DFAC UNSPECIFIED
1121,					
1122,			(062 041) DFSB		DECIMAL FIELD SUBTRACT
1123,			4.25 + C * 7.85		
1124,			(IEV 041) DFSB		DFSB UNSPECIFIED
1125,					
1126,			TEMP1 <= (HL) .AND. 017		SELECT 4 BITS ONLY
1127,			HL <= HL -1		
1128,			MAR <= DE		
1129,			DE <= DE - 1		
1130,			C <= UCFLG		
1131,			T <= (MAR) .AND. 017		
1132,			IF IMP ODD THEN T <= TEMP1 <= T + TEMP1 (DFAC)		(SET CARRY ON 10 OR GREATER)
1133,			LUF <= T + (-10)		& CORRECT IF >= 10
1134,					
1135,			IF NOT C THEN T <= TEMP1 <10, USE ORIGINAL VALUE		
1136,			(MAR) <= T .IOR. URB		
1137,			RIN16		
1138,			ELSE LUF <= T <= T - TEMP1 (DFSB)		(NEGATIVE IF UNDEFLOW)
1139,					
1140,			IF C THEN T <= T + 9 (+ C FOR + 10, TO CORRECT)		
1141,			(MAR) <= T .IOR. URB		
1142,			RIN16		
1143,					
1144,	001162L 01010001 00001111		LDRI TEMP2,017		SELECT 4 BITS, NOT ALL OF THEM
	001163L 01101111 11110010				
1145,	001164L 01010001 10000000		BAL ,DFADD		(ASSUME THIS)
1146,	001165L 11001011 01100110		BRA BFOP,T0,IO		WAS ODD THEREFORE WAS DECIMAL ADD
1147,	001166L 01010001 10000111		BAL ,DFSUB		
1148,	001167L 11001111 01100110		BRA BFOP		WAS EVEN SO IT WAS DECIMAL SUBTRACT
1149,					
1150,	001170L		DFSUB		
1151,	001170L 01110100 11110001		DOPR LUF,SB,TEMP1		SET FLAGS ON SUBTRACT
	001171L 00110111 00000110				
1152,	001172L 11000000 10000011		BRA DFSEND,FC		NO CARRY, NO PROBLEMS
1153,	001173L 01010010 00001001		DOTI ,AC,10=1		CARRY, CORRECT THE VALUE (ADDS 10!)
1154,	001174L 00110011 11010001	DFSEND	DOPP MDW,OR,URI+URB		SET THE ZONE BITS
	001175L 00110111 00100001				
1155,	001176L 11001111 01111000		BRA RIN16		
1156,					
1157,	001177L		DFADD		
1158,	001177L 01110010 11110001		DORR TEMP1,AC,TEMP1		ADD TOGETHER (CARRY FALSE ON RESULT)
	001200L 01101111 11110001				
1159,	001201L 01010010 11110110		DOPI LUF,AC,-10		SET FLAGS & CORRECT IF OVERFLOW
	001202L 00110111 00000110				
1160,	001203L 11000001 01111010		BRA DFAEND,TC		IF OVERFLOWED, CORRECTED NOW
1161,	001204L 01110001 11110001		LDTR TEMP1		NO CARRY, GET CORRECT VALUE

. DECIMAL FIELD OPERATIONS

1162. 001205L 00110011 11010001  
001206L 00110111 00100001

1163.  
1164.

DFAEND DOPP MDW,OR,URI+URB SET THE ZONE BITS

. BRA RIN16

.

```

1167.
1168. 001207L
1169.
1170.
1171.
1172.
1173.
1174.
1175.
1176.
1177. 001207L 00010111 10110010
1178. 001210L 00110001 11010010
        001211L 01010100 00000001
        001212L 00110111 10000010
1179. 001213L 01000101 00001111
1180. 001214L 11000010 10110001
1181.
1182. 001215L
1183.
1184.
1185.
1186.
1187.
1188.
1189.
1190.
1191. 001215L 00110001 11011100
        001216L 01010101 11011111
        001217L 00110111 10001100
1192. >001220L 01011001 11111111
        >001221L 11001111 11111111
1193.
    
```

```

*
RIN16:
. RPT = 1.70, SRV = 1.45, END = 3.95
.
.   FIELD REPEATED INSTRUCTIONS ARE THOSE THAT COUNT C THROUGH 16 MAX STEPS
.
.   URC <- URC - 1
.   IF (T .AND. 017) NOT ZERO THEN RINST
.   ELSE RIND
.
.   CCLR
.   DOPIP  URO+URC,SB,1,URI+URC  COUNT DOWN
.
.   TSTIT  ,017  AT THE END (BASE 16)?
.   BRA    RINST,FZ  NOT YET
*
RIND:
. 3.25 (NON-IMP)
.
.   REPEATED INSTRUCTION END.
.   CLEAR THE REPEATED FLAG
.
.   PSW <- PSW .AND. -1 - SWRPT
.   FETCHW  (BECAUSE SOME END IN MDW WITH NO MWAIT)
.
.   DOPIP  PSW0,ND,-1-SWRPT,PSWI
.
.   BRAX  FETCHW
.
    
```

```

1196
1197 001222L
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207 001222L 01010001 11111111
      001223L 01101111 11110010
1208 001224L 01010001 01000011
      001225L 11001111 01100110
1209
1210 001226L
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220 001226L 01010001 11111111
      001227L 01101111 11110010
1221 001230L 01010001 01000111
1222
1223 001231L
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239 001231L 01101111 10110000
1240 001232L 00110001 11000110
      001233L 00110001 11100101
      001234L 00110111 01000111
1241 001235L 00110001 10010000
      001236L 01010100 00000001
    
```

```

*
BFSB:
. ( 031) BFSB          BINARY FIELD SUBTRACT
. 2.25 + C * 6.90
.
. (111 031)          INTEGER DIVIDE
. (062 031)          INTEGER DIVIDE
.
. T <= BFSUB
. BFOP
.
. LDRI  TEMP2,0377    SELECT ALL THE BITS
.
. BRC   BFOP,,BFSUB
.
*
BFAC:
. ( 011) BFAC          BINARY FIELD ADD
. 2.25 + C * 6.70
.
. (111 011)          INTEGER MULTIPLY
. (IMP 011)          2'S COMPLEMENT
.
. T <= BFADD
. BFOP
.
. LDRI  TEMP2,0377    SELECT ALL THE BITS
.
. BAL   ,BFADD
.
. BFOP
. 4.1
. BINARY FIELD OPERATIONS
.
. LINK <= T
. TEMP1 <= (HL)
. HL <= HL - 1
. MAR <= (DE)
. DE <= DE - 1
. CARRY <= UCFLG
. T <= (MAR)
. IF LINK = BFADD THEN LUF <= (MAR) <= T + TEMP1
.   RIN16
.   ELSE LUF <= (MAR) <= T - TEMP1
.   RIN16
.
. BAS   LINK,CC
. DLDX  HL2MR,,SMR
.
. DDECP URO+UR,MARI    GET (HL) DATA AND UPDATE HL
    
```

	001237L	00110111	10000110		
	001240L	00110001	10110000		
	001241L	01010100	00000000		
	001242L	00110111	10000101		
1242,	001243L	01110001	11110010	LDTR	TEMP2
1243,	001244L	11000100	01011011	MWAIT	,MEMPF1
	001245L	11010111	00001001		
1244,	001246L	00110101	00110110	DORP	TEMP1,ND,MDR,,CC
	001247L	01101111	10110001		PUT IT IN TEMP1
1245,	001250L	00110001	11000100	DLOX	DE2MR,,SMR
	001251L	00110001	11100011		
	001252L	00110111	01000111		
1246,	001253L	00110001	10010000	DDECP	URO+UDE,MARI
	001254L	01010100	00000001		GET (DE) DATA AND UPDATE DE
	001255L	00110111	10000100		
	001256L	00110001	10110000		
	001257L	01010100	00000000		
	001260L	00110111	10000011		
1247,					
1248,	001261L	00110001	00110101	DOTPP	,AC,UCFLG,UCFLG
	001262L	00110010	00110101		CARRY IGNORED, BITS 2&6 NOT BOTH HIGH SET THE CARRY
1249,	001263L	01110001	11110010	LDTR	TEMP2
1250,	001264L	11000100	01001011	MWAIT	,MEMPF1
	001265L	11010111	00001001		
1251,	001266L	00110101	00110110	DOTP	,ND,MDR
1252,	001267L	11101111	00000000	BRR	LINK
1253,					SELECT ADD & SUBTRACT, BINARY & DECIMAL
1254,	001270L	01110010	11110001	BFADD	DOPR MDW,AC,TEMP1
	001271L	00110111	00100001		(DE) <= (DE) + (HL)
1255,	001272L	00110111	00000110	LDPT	LUF
1256,	001273L	11001111	01111000	BRA	RIN16
1257,					
1258,	001274L	01110100	11110001	BFSUB	DOPR MDW,SB,TEMP1
	001275L	00110111	00100001		(DE) <= (DE) - (HL)
1259,	001276L	00110111	00000110	LDPT	LUF
1260,	001277L	11001111	01111000	BRA	RIN16
1261,					

```

1264,
1265, 001300L
1266,
1267,
1268,
1269,
1270,
1271,
1272,
1273,
1274,
1275,
1276,
1277,
1278,
1279,
1280,
1281,
1282,
1283,
1284,
1285,
1286, 001300L 00110001 11000110
      001301L 00110001 11100101
      001302L 00110111 01000111
1287, 001303L 11001001 00101001
1288,
1289, 001304L 00110001 10010000
      001305L 00010110 01110010
      001306L 00110111 10000110
      001307L 00110001 10110000
      001310L 00110110 10000101
1290, 001311L 00110001 00110101
1291, 001312L 00010111 10100010
1292, 001313L 00010111 10110010
1293, 001314L 11000100 00110011
      001315L 11010111 00001001
1294, 001316L 00110001 00110110
1295, 001317L 00010111 10010010
1296, 001320L 00110111 00100001
1297, 001321L 00010111 10010010
1298, 001322L 01101111 11110001
1299, 001323L 01110010 00110001
      001324L 00110111 00000111
1300, 001325L 11001111 01111000
1301,
1302, 001326L 00010111 10110010
1303, 001327L 00110001 10010000
      001330L 01010100 00000001
      001331L 00110111 10000110
      001332L 00110001 10110000
      001333L 01010100 00000000
    
```

```

*
BFS:
. ( 075) BFSL          BINARY FIELD SHIFT LEFT
. 2.25 + C * 4.55
.
. (111 075) BFSR       BINARY FIELD SHIFT RIGHT
. 4.25 + C * 4.55
. (IMP 075) BFSR       BFSR UNSPECIFIED
.
. NOTE: ONLY CHANGES THE CARRY FLAG
.
. MAR <= HL
. IF IMP ZERO THEN HL <= HL + 1 (BFSL)
. C <= UCFLG
. LUCF <= (MAR) <= (MAR) + (MAR) ARITHMETIC SHIFT LEFT
. RIN16
. ELSE HL <= HL + 1 (BFSR)
. L <= UCFLG
. (MAR) <= (MAR) SHFT 1 ARITHMETIC SHIFT RIGHT
. LUF <= L
. RIN16
.
. DLOX HL2MR,,SMR GET DATA TO SHIFT & SELECT R/L ROUTINE
.
. BRA BFSL,T0,IZ
.
. BFSR
. DADDP URO+UR,MARI UPDATE HL
.
. LDTP UCFLG
. SHIFT SL PUT THE CARRY IN THE LSB (BIT 0)
. CCLR AND INTO THE LINK
. MWAIT ,MEMPF1
.
. LDTP MDR GET THE DATA
. SHIFT SR DO EXTENDED SHIFT
. LDPT MDW OUTPUT SHIFTED DATA
. SHIFT SR PUT LINK IN THE MSB
. LDRT TEMP1
. DOPR LUCF,AC,TEMP1,,C0 SET THE CARRY FROM THE MSB (LINK)
.
. BRA RIN16
.
. BFSL
. CCLR UPDATE HL
. DDECP URO+UR,MARI
    
```

1304. 001334L 00110111 10000101  
 1305. 001335L 00110001 00110101  
       001336L 00110010 00110101  
 1306. 001337L 11000100 00100000  
       001340L 11010111 00001001  
 1307. 001341L 00110001 00110110  
       001342L 00110010 00110110  
       001343L 00110111 00100001  
 1308. 001344L 00110111 00000111  
 1309. 001345L 11001111 01111000

•  
 DOTPP ,AC,UCFLG,UCFLG CARRY IN STOPPED IN BIT 2 OR 6 OF UCFLG  
           SET CARRY FROM USER CARRY  
 MWAIT ,MEMPF1  
 DOPPP MDW,AC,MDR,MDR SHIFT LEFT!  
 LDPT LUCF SET CARRY ON RESULT  
 BRA RIN16



. SHIFT OPERATIONS

```

1312
1313 001346L
1314
1315
1316
1317
1318
1319
1320 001346L 00110001 11011111
      001347L 01101111 11110001
1321 001350L 01110010 00110001
      001351L 00110111 00000111
1322 001352L 00110110 10001111
1323 >001353L 01011001 11111111
      >001354L 11001111 11111111
1324
1325 001355L
1326
1327
1328
1329
1330
1331
1332 001355L 00110001 11011111
1333 001356L 00010111 10110010
1334 001357L 00010111 10010010
1335 001360L 00110111 10001111
1336 001361L 01101111 11110001
1337 001362L 01110010 00110001
      001363L 00110111 00000111
1338 >001364L 01011001 11111111
      >001365L 11001111 11111111
1339
1340 001366L
1341
1342
1343
1344
1345
1346
1347
1348
1349 001366L 00110001 00110101
1350 001367L 00010111 10100010
1351 001370L 00010111 10110010
1352 001371L 00110001 11011111
1353 001372L 00010111 10010010
1354 001373L 00110111 10001111
1355 001374L 00010111 10010010
1356 001375L 01101111 11110001
1357 001376L 01110010 00110001
      001377L 00110111 00000111
    
```

```

*
SLC:
. 3.00 ( 002) SLC          SHIFT LEFT CIRCULAR
. 5.00 (IMP 002) SLCR     USING OTHER THAN A-REG
.
.   LUCF <= T <= IMP + IMP
.   IMP <= T + CARRY
.
.   LDRP  TEMP1,IMPI
.
.   DOPR  LUCF,AC,TEMP1,,C0  ADD TOGETHER AND SET USER CARRY
.
.   DOP   IMP0,IT           PUT CARRY IN THE LSB
.   BRAX  FETCHI          DON'T USE IMPFD, WILL GET BAD CARRY
*
SRC:
. 3.20 ( 012) SRC          SHIFT RIGHT CIRCULAR
. 5.20 (IMP 012) SRCR     USING OTHER THAN A-REG
.
.   IMP <= T <= IMP ROT 1
.   LUCF <= T + T
.
.   LDTP  IMPI
.   CCLR
.   SHIFT SR              SET THE LINK BIT ON LSB
.   LDPT  IMP0            RIGHT CIRCULAR
.   LDRT  TEMP1          STORE RESULT
.   DOPR  LUCF,AC,TEMP1,,C0 SET CARRY ON THE MSBIT
.
.   BRAX  FETCHI
*
SRE:
. 3.55 ( 032) SRE          SHIFT RIGHT EXTENDED
. 5.55 (IMP 032) SRER     USING OTHER THAN THE A-REG
.
.   LINK <= UCFLG (CARRY)
.   LINK, IMP <= (LINK, IMP) ROT 1
.   T <= (LINK, IMP) ROT 1  MOVES LINK INTO MSBIT
.   LUCF <= T + T
.
.   LDTP  UCFLG          GET CARRY
.   SHIFT SL            IN LSBIT
.   CCLR
.   LDTP  IMPI          AND INTO LINK
.   SHIFT SR            DO RIGHT EXTEND
.   LDPT  IMP0
.   SHIFT SR            PUT LINK IN MSBIT
.   LDRT  TEMP1
.   DOPR  LUCF,AC,TEMP1,,C0 SET CARRY ON LINK
    
```

1358. >001400L 01011001 11111111  
>001401L 11001111 11111111

BRAX FETCHI

1359.

\*

1360.

TABPAGE PRODL

1361.

\*

1362. 001402L

CCS:

1363.

. 2.75 ( 042) CCS

CONDITION CODE SAVE

1364.

. 4.75 (IMP 042) CCS

USING OTHER THAN A-REG

1365.

\*

1366.

IMP <= UCFLG .AND. 0303

ONLY SEE THE IMPORTANT BITS

1367.

\*

1368. 001402L 00110001 00110101

DOPIP IMPO,ND,0303,UCFLG

001403L 01010101 11000011

001404L 00110111 10001111

1369. >001405L 01011001 11111111

BRAX FETCHI

>001406L 11001111 11111111

1370.

\*

. SINGLE AND DOUBLE PAGED LOAD AND STORE

```

1373.
1374. 001407L
1375.
1376.
1377.
1378.
1379.
1380.
1381.
1382.
1383.
1384.
1385.
1386.
1387.
1388.
1389.
1390.
1391.
1392.
1393.
1394.
1395.
1396.
1397.
1398.
1399.
1400. 001407L 00110111 00001100
      001410L 00110111 01000111
1401. 001411L 00110001 10001001
      001412L 00110001 10101000
1402. 001413L 11010100 11110100
      001414L 11010111 00001001
1403. 001415L 00110001 00110110
      001416L 00110111 11000000
1404. 001417L 00110001 11100111
      001420L 00110111 01000111
1405. 001421L 11001110 11111111
      001422L 11010100 11101101
      001423L 11010111 00001001
1406. 001424L 00110001 00110110
      001425L 00110111 10001101
1407. 001426L 11011001 11100001
1408. 001427L 00110111 00001100
      001430L 00110111 01000111
1409. 001431L 11001110 11111111
      001432L 11010100 11100101
      001433L 11010111 00001001
1410. 001434L 00110001 00110110
      001435L 00110111 10001111
1411. >001436L 01011001 11111111
      >001437L 11001111 11111111
    
```

```

*
PLR:
. 5.85 ( 1R4)  PLR,IDX      LOAD REGISTER FROM PAGED LOCATION
      ( 105)  PLR,IDX      A=REG LOAD (104 IS NOT A PLR)
      ( 114)  PLR,IDX      LOAD B=REG FROM PAGED LOCATION
      ( 124)  PLR,IDX      LOAD C=REG FROM PAGED LOCATION
      ( 134)  PLR,IDX      LOAD D=REG FROM PAGED LOCATION
      ( 144)  PLR,IDX      LOAD E=REG FROM PAGED LOCATION
      ( 154)  PLR,IDX      LOAD H=REG FROM PAGED LOCATION
      ( 164)  PLR,IDX      LOAD L=REG FROM PAGED LOCATION

. 9.25 (111 124) DPL,IDX      BC REG PAIR LOADED FROM PAGED INDEX
      (062 114) DPLR,IDX     BC REG PAIR REVERSED
      (113 144) DPL,IDX      DE REG PAIR LOADED FROM PAGED INDEX
      (174 134) DPLR,IDX     DE REG PAIR REVERSED
      (115 164) DPL,IDX      HL REG PAIR LOADED FROM PAGED INDEX
      (176 154) DPLR,IDX     HL REG PAIR REVERSED

      (117 105) PLA,IDX      XA REG PAIR UNSPECIFIED
      (IMP 1R4)  PLR,IDX      UNSPECIFIED MIXED UP REG PAIR
                               USE 105 NOT 104 FOR 1R4 WITH R=0

      PC <= MAR <= MAR + 1
      MAR <= X, (MAR)
      I35 <= (MAR)
      IF IMP NOT ZERO THEN IMP <= (MAR+1)

STB   IMAR,SMR              GET THE INDEX

LDLX  MR2PC                 AND SAVE AWAY NEW PC

MWAIT ,MEMPF1

LDPP  MAR0L,MDR            LSB ADDRESS

LDX   XX2MRH+URX,SMR       MSB ADDRESS AND GET DATA

MWAIT NOOP,MEMPF1

LDPP  I350,MDR             GOT THE DATA

BRA   FETPL,T0,IZ         IF IMP NOT ZERO GET ANOTHER BYTE
STB   IMAR,SMR

MWAIT NOOP,MEMPF1

LDPP  IMPO,MDR            GET THE SECOND DATA BYTE

FETPL BRAX  FETCH
    
```

```

1412,
1413, 001440L
1414,
1415,
1416,
1417,
1418,
1419,
1420,
1421,
1422,
1423,
1424,
1425,
1426,
1427,
1428,
1429,
1430,
1431,
1432,
1433,
1434,
1435,
1436,
1437,
1438,
1439, 001440L 00110111 00001100
      001441L 00110111 01000111
1440, 001442L 00110001 10001001
      001443L 00110001 10101000
1441, 001444L 11010100 11011011
      001445L 11010111 00001001
1442, 001446L 00110001 00110110
      001447L 00110111 11000000
1443, 001450L 00110001 11100111
1444, 001451L 00110001 11011101
      001452L 00110111 00100001
1445, 001453L 11011001 11001110
1446, 001454L 00110001 11011111
1447, 001455L 11010100 11010010
      001456L 11010111 00001001
1448, 001457L 00110111 00001100
1449, 001460L 00110111 00100001
1450, >001461L 01011001 11111111
      >001462L 11001111 11111111
1451,
    
```

```

*
PSR:
. 5.20 ( 1R6) PSR,IDX STORE REG INTO PAGED LOCATION
      ( 107) PSR,IDX A REG SAVE (106 IS NOT A PSR)
      ( 116) PSR,IDX STORE REG=B INTO PAGED LOCATION
      ( 126) PSR,IDX STORE REG=C INTO PAGED LOCATION
      ( 136) PSR,IDX STORE REG=D INTO PAGED LOCATION
      ( 146) PSR,IDX STORE REG=E INTO PAGED LOCATION
      ( 156) PSR,IDX STORE REG=H INTO PAGED LOCATION
      ( 166) PSR,IDX STORE REG=L INTO PAGED LOCATION

. 8.55 (111 116) DPSR,IDX BC REGISTER PAIR SAVED
      (062 116) DPSR,IDX BC REGISTER PAIR REVERSE SAVED
      (113 146) DPS,IDX DE REGISTER PAIR SAVED
      (174 136) DPSR,IDX DE REGISTER PAIR REVERSE SAVED
      (115 166) DPS,IDX HL REGISTER PAIR SAVED
      (176 156) DPSR,IDX HL REGISTER PAIR REVERSE SAVED

      (117 107) PS ,IDX XA REGISTER PAIR UNSPECIFIED
      (IMP IR6) PS ,IDX UNSPECIFIED MIXED REGISTERS SAVED
                          (USE 107 NOT 1R6 FOR R=0)

      PC <= MAR <= MAR + 1
      MAR <= X, (MAR)
      (MAR) <= I35
      IF IMP NOT ZERO THEN (MAR+1) <= IMP

STB IMAR,SMR GET THE INDEX
DLDX MR2PC UPDATE THE PC SO IT CORRECT
MWAIT ,MEMPF1
LDPP MAROL,MDR LSB ADDRESS
LDX XX2MRH+URX AND MSB ADDRESS FROM X=REG
LDPP MDW,I35I SAVE THE REGISTER IN MEMORY

BRA FETPS,T0,IZ DONE IF IMP ZERO
LDTP IMPI GET OTHER REG TO SAVE
MWAIT ,MEMPF1

STB IMAR POINT TO ITS SAVE AREA
LDPT MDW SAVE IT
FETPS BRAX FETCHW
    
```

```

1454,
1455, 001463L
1456,
1457,
1458,
1459,
1460,
1461,
1462,
1463,
1464,
1465,
1466,
1467,
1468,
1469, 001463L 11011000 11001001
1470, 001464L 01010001 00000110
      001465L 00110111 00000001
1471, 001466L 00110001 11010000
1472, 001467L 11011111 11000000
1473,
1474, 001470L
1475,
1476,
1477,
1478,
1479,
1480,
1481,
1482,
1483,
1484,
1485,
1486,
1487,
1488,
1489,
1490,
1491,
1492,
1493, 001470L 11011000 11000100
1494, 001471L 01010001 00000110
      001472L 00110111 00000001
1495, 001473L 01010001 00000001
1496, 001474L 11011010 11000000
1497, 001475L 01010001 00000010
1498, 001476L 00110111 00001001
1499, 001477L 01101111 11110001
1500, 001500L 00110001 11011111
      001501L 01110010 00110001
      001502L 00110111 01101111
1501, >001503L 01011001 11111111
    
```

```

*
INCPA:
. 4,20 ( 017) INCP HL,A INCREMENT REG PAIR USING A AS DISP.
. 6,05 (062 017) INCP BC,A
. (174 017) INCP DE,A
. (022 017) INCP XA,A
. -.65 IF NO CARRY
.
. (176 017) INCP HL,A UNSPEC'D
. (100 017) INCP UNSPECIFIED MISMATCHED REG PAIRS
.
. IF IMP ZERO THEN IMP <= URL
. T <= URA
. INCPIT
.
. BRA INCPAS,F0,IZ
. LDPI LIMP,URL USE HL IF NO IMP SPECIFICATION
INCPAS LDTP URI+URA
. BRA INCPIT T LOADED WITH VALUE TO ADD, GO DO IT
*
INCP:
. 4,15 ( 015) INCP HL INCREMENTED BY 1
. 6,15 (111 015) INCP XA,2
. 6,00 (062 015) INCP BC INCREMENTED BY 1
. 6,15 (113 015) INCP BC,2
. 6,00 (174 015) INCP DE INCREMENTED BY 1
. 6,15 (115 015) INCP DE,2
. 6,15 (117 015) INCP HL,2
. 6,00 (022 015) INCP XA INCREMENTED BY 1
. -.65 IF NO CARRY
.
. (176 015) INCP HL BY 1 UNSPECIFIED
.
. IF IMP ZERO THEN IMP <= URL
. T <= 1
. IF IMP ODD THEN T <= 2
. IMP <= IMP - 1
. LUF <= IMP, IMP-1 <= IMP, IMP-1 + T
.
. BRA INCPS,F0,IZ
. LDPI LIMP,URL DEFAULT TO HL PAIR
INCPS LDTI 1 ASSUME ITS BY 1 (ODD)
. BRA INCPIT,F0,IO
. LDTI 2 NO, BY 2 CAUSE WAS EVEN
. STB DIMP CORRECT IT TO BE ODD
INCPIT LDRT TEMP1
. DOPRP IMPFO,AC,TEMP1,IMPI,C0 INC THE LSB (T=SAVE NECESSARY)
.
. BRAX FETCHI,FC IF NO CARRY FORGET THE MSB
    
```

```

1502. >001504L 11000000 11111111
      001505L 00110111 00001001
1503. 001506L 00110001 11011111
      001507L 01010010 00000000
      001510L 00110111 01101111
1504.
1505.
1506. >001511L 11001111 11111111

```

```

      STB   DIMP
      DOPIP IMPFO,AC,0,IMPI

```

INC THE MSB (COULD USE IT)

CAN'T USE 'IT IMPFO' BECAUSE DELAYED  
ALU CARRY THROUGH PROCESSOR CARRY

BRA FETCHI

REGISTER PAIR INCREMENT AND DECREMENT

```

1507
1508 001512L
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523 001512L 11011000 10110010
1524 001513L 01010001 00000110
      001514L 00110111 00000001
1525 001515L 00110001 11010000
1526 001516L 11011111 10101001
1527
1528 001517L
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547 001517L 11011000 10101101
1548 001520L 01010001 00000110
      001521L 00110111 00000001
1549 001522L 01010001 00000001
1550 001523L 11011010 10101001
1551 001524L 01010001 00000010
1552 001525L 00110111 00001001
1553 001526L 01101111 11110001
1554 001527L 00110001 11011111
      001530L 01110100 00110001
      001531L 00110111 01101111

```

```

*
DECPA:
. 4.20 ( 037) DECP HL,A DECREMENT REG, PAIR USING A AS DISP.
.
. 6.05 (062 037) DECP BC,A
      (174 037) DECP DE,A
      (022 037) DECP XA,A
. -.65 IF NO CARRY
.
      (176 037) DECP HL,A UNSPEC'D
      (100 037) DECP UNSPECIFIED MIXED REGS
.
      IF IMP ZERO THEN IMP <= URL
      T <= URA
      DECPIT
.
      BRA DECPAS,F0,IZ
      LDPI LIMP,URL SELECT HL AS DEFAULT REG PAIR
.
DECPAS LDTP URI+URA
      BRA DECPIT GO DECR, USING A-REG AS DISP.
*
DECP:
. 4,15 ( 035) DECP HL DECREMENT BY 1
. 6,15 (111 035) DECP XA,2
. 6,00 (062 035) DECP BC DECREMENT BY 1
. 6,15 (113 035) DECP BC,2
. 6,00 (174 035) DECP DE DECREMENT BY 1
. 6,15 (115 035) DECP DE,2
. 6,15 (117 035) DECP HL,2
. 6,00 (022 035) DECP XA DECREMENT BY 1
. -.65 IF NO CARRY
.
      (176 035) DECP HL DECREMENT BY 1 UNSPEC'D
.
      IF IMP ZERO THEN IMP <= URL
      T <= 1
      IF IMP ODD THEN T <= 2
      IMP <= IMP - 1
      IMP, IMP-1 <= IMP, IMP-1 = T
.
      BRA DECPS,F0,IZ
      LDPI LIMP,URL
.
DECPS LDTI 1 EXACTLY LIKE ABOVE BUT USING SB'S NOT AC
      BRA DECPIT,F0,IO
      LDTI 2
      STB DIMP
DECPIT LDRT TEMP1
      DOPRP IMPFO,SB,TEMP1,IMPI,C0

```

1555.	>001532L	01011001	11111111	BRAX	FETCHI,FC	IF NO CARRY FORGET THE MSB
	>001533L	11000000	11111111			
1556.	001534L	00110111	00001001	STB	DIMP	
1557.	001535L	00110001	11011111	DOPIP	IMPFO,SB,0,IMPI	
	001536L	01010100	00000000			
	001537L	00110111	01101111			
1558.	>001540L	11001111	11111111	BRA	FETCHI	
1559.						



```

1562
1563 001541L
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579 001541L 01010001 01101011
    001542L 11011111 10011011
1580
1581 001543L
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597 001543L 01010001 10000000
    
```

```

*
DECX:
. 11.40 ( 025) DECI.LSP.IDX DECREMENT INDEX BY DISPLACEMENT
. 14.90 (111 025) DECI.LSP.MSB.IDX WITH DOUBLE BYTE DISPLACEMENT
.
. 11.90 (062 025) LFID.LSP.IDX BC LOADED WITH DECREMENTED INDEX
. 13.40 (113 025) LFID.LSP.MSP.IDX WITH DOUBLE BYTE DECREMENT
. 11.90 (174 025) LFID.LSP.IDX DE LOADED WITH DECREMENTED INDEX
. 13.40 (115 025) LFID.LSP.MSP.IDX WITH DOUBLE BYTE DECREMENT
. 11.90 (176 025) LFID.LSP.IDX HL LOADED WITH DECREMENTED INDEX
. 13.40 (117 025) LFID.LSP.MSP.IDX WITH DOUBLE BYTE DECREMENT
.
. (022 025) LFID.LSP.IDX XA LOADED UNSPECIFIED
.
. T <= DECIT
. INDX (AND SELECT INC. OR DEC. CODE)
.
. BRC INDX,,DECIT GO TO INDEX SPECIFYING DECIT SET
*
INCX:
. 11.10 ( 005) INCI.LSP.IDX INCREMENT INDEX BY DISPLACEMENT
. 14.60 (111 005) INCI.LSP.MSP.IDX WITH DOUBLE BYTE DISPLACEMENT
.
. 11.80 (062 005) LFII.LSP.IDX BC LOADED WITH INCREMENTED INDEX
. 13.30 (113 005) LFII.LSP.MSP.IDX WITH DOUBLE BYTE INCREMENT
. 11.80 (174 005) LFII.LSP.IDX DE LOADED WITH INCREMENTED INDEX
. 13.30 (115 005) LFII.LSP.MSP.IDX WITH DOUBLE BYTE INCREMENT
. 11.80 (176 005) LFII.LSP.IDX HL LOADED WITH INCREMENTED INDEX
. 13.30 (117 005) LFII.LSP.MSP.IDX WITH DOUBLE BYTE INCREMENT
.
. (022 005) LFII.LSP.IDX XA LOADED UNSPECIFIED
.
. T <= INCIT
. INDX
.
. BAL ,INCIT
    
```

```

1598,
1599, 001544L
1600,
1601,
1602,
1603,
1604,
1605,
1606,
1607,
1608,
1609,
1610,
1611,
1612,
1613,
1614,
1615,
1616,
1617,
1618,
1619,
1620, 001544L 00110111 00001100
      001545L 00110111 01000111
1621, 001546L 01101111 11110000
1622, 001547L 11010100 10011000
      001550L 11010111 00001001
1623, 001551L 00110001 00110110
1624, 001552L 00110111 00001100
      001553L 00110111 01000111
1625, 001554L 01101111 11110010
1626, 001555L 01010001 00000000
1627, 001556L 11011010 10001010
1628, 001557L 11010100 10010000
      001560L 11010111 00001001
1629, 001561L 00110001 00110110
1630, 001562L 00110111 00001100
      001563L 00110111 01000111
1631, 001564L 00110111 00001001
1632, 001565L 01101111 11110001
1633, 001566L 00110001 10001001
      001567L 00110001 10101000
1634, 001570L 11010100 10000111
      001571L 11010111 00001001
1635, 001572L 00110001 00110110
      001573L 00110111 11000000
1636, 001574L 00110001 11100111
      001575L 00110111 01000111
1637, 001576L 11101111 00000000
1638,
1639, 001577L 11010100 10000000
      001600L 11010111 00001001
    
```

```

+
INDX
.
. INDEXED OPERATIONS TAKES 2 BYTES ON PAGE X=REG ADDS DISPLACEMENT TO IT
. AND STORES THE RESULT IN A REG. PAIR OR BACK ON TOP OF ITSELF
.
.
.   MAR <= MAR + 1           GET DISPL. & INDEX BYTES
.   TEMPL <= (MAR)
.   MAR <= MAR + 1
.   TEMPH <= IF IMP ODD
.               THEN IMP <= IMP - 1   (MSB IN MEMORY)
.                   (MAR)             (RESULT GIVEN TO TEMPH)
.                   MAR <= MAR + 1
.   ELSE 0                   (NO MSB BYTE, USE ZERO)
.
.   PC <= MAR                 PC SET TO INDEX BYTE
.   MAR <= X, (MAR)
.   IF LINK = DECIT          DO THE INCX OR DECX
.       THEN T <= (MAR, MAR+1) - T
.       ELSE T <= (MAR, MAR+1) + T
.   IF IMP ZERO THEN (MAR, MAR+1) <= T
.       ELSE (IMP, IMP-1) <= T
.
.
.   STB   IMAR,SMR           GET DISPLACEMENT LSP
.
.   BAS   LINK               FREE REGISTER FOR INC, DEC SELECT
.   MWAIT ,MEMPF1
.
.   LDTP  MDR
.   STB   IMAR,SMR           GET MSP OR INDEX
.
.   LDRT  TEMPL              SAVE LSP (LSP DISPLACEMENT)
.   TCLR                                     ASSUME MSP IS ZERO
.   BRA   INDGET,F0,IO
.   MWAIT ,MEMPF1           NO, GET MSP OF DISPLACEMENT
.
.   LDTP  MDR
.   STB   IMAR,SMR           GOT MSB
.                                     POINT AND GET INDEX
.
.   STB   DIMP               CORRECT IMP REG
.   LDRT  TEMPH              SAVE MSP
.   OLDX  MR2PC              PC SAVED AS CORRECT VALUE NOW
.
.   MWAIT ,MEMPF1           GOT INDEX
.
.   LDPP  MAR0L,MDR          INDEX TO THE MAR LSB
.
.   LDX   XX2MRH+URX,SMR    AND MAR MSB FROM THE X=REG
.
.   BRR   LINK               SELECT DECIT OR INCIT
.
.
.   INCIT MWAIT ,MEMPF1
    
```

1640.	001601L	00110001	00110110	LDTP	MDR	
1641.	001602L	00110111	00001100	STB	IMAR,SMR	START TO READ FOR MSB FAST
	001603L	00110111	01000111			
1642.	001604L	01110010	00110010	DORR	TEMPL,AC,TEMPL,,C0	ADD DATA AND DISPLACEMENT LSB
	001605L	01101111	11110010			
1643.	001606L	11010100	01111001	MWAIT	,MEMPF1	
	001607L	11010111	00001001			
1644.	001610L	00110001	00110110	DOTRP	,AC,TEMPH,MDR	ADD MSB PART, LEAVE RESULT IN T
	001611L	01110010	11110001			
1645.	001612L	11011000	01011111	BRA	INDXL,F0,IZ	SELECT LOAD REG PAIR OR RELOAD MEMORY
1646.						
1647.	001613L	00110111	00100001	LDPT	MDW	PUT MSB RESULT BACK IN MEMORY
1648.	001614L	00110111	00000110	LDPT	LUF	SET CONDITION CODES
1649.	001615L	01110001	11110010	LDTR	TEMPL	
1650.	001616L	11010100	01110001	MWAIT	,MEMPF1	PUT LSB DATA BACK ALSO
	001617L	11010111	00001001			
1651.	001620L	00110111	00001101	STB	DMAR	IN CORRECT SPOT
1652.	001621L	00110111	00100001	LDPT	MDW	
1653.	>001622L	01011001	11111111	BRAX	FETCHW	
	>001623L	11001111	11111111			
1654.						
1655.	001624L	11010100	01101011	DECIT	MWAIT ,MEMPF1	
	001625L	11010111	00001001			
1656.	001626L	00110001	00110110	LDTP	MDR	GET LSB DATA
1657.	001627L	00110111	00001100	STB	IMAR,SMR	START TO READ FOR MSB FAST
	001630L	00110111	01000111			
1658.	001631L	01110100	00110010	DORR	TEMPL,SB,TEMPL,,C0	SUBTRACT DISPLACEMENT FROM THE DATA
	001632L	01101111	11110010			
1659.	001633L	11010100	01100100	MWAIT	,MEMPF1	
	001634L	11010111	00001001			
1660.	001635L	00110001	00110110	DOTRP	,SB,TEMPH,MDR	SIMILARLY FOR THE MSB PART
	001636L	01110100	11110001			
1661.	001637L	11011001	01110100	BRA	INDXS,T0,IZ	SELECT LOAD REG PAIR OR RELOAD MEMORY
1662.						
1663.	001640L	00110111	00001001	INDXL	STB DIMP	CORRECT POINTER TO MSB
1664.	001641L	00110111	01101111	LDPT	IMPFO,IIMP	LOAD THE INDEX INTO A REGISTER PAIR
	001642L	00110111	00001000			
1665.	001643L	01110001	11110010	LDPR	IMPO,TEMPL	THE LSB ALSO
	001644L	00110111	10001111			
1666.	>001645L	01011001	11111111	BRAX	FETCH	
	>001646L	11001111	11111111			
1667.						

. DOUBLE LOADS AND DOUBLE STORES

1670,		*			
1671,	001647L	DS:			
1672,		. 6,10	( 027) DS	DE,HL	DE WHERE HL POINTS
1673,		. 8,80	(111 027) DS	BC,HL	BC WHERE HL POINTS
1674,		. 8,10	(113 027) DS	BC,DE	BC WHERE DE POINTS
1675,		. 7,95	(174 027) DS	DE,BC	DE WHERE BC POINTS
1676,		. 7,95	(176 027) DS	HL,BC	HL WHERE BC POINTS
1677,		. 8,10	(117 027) DS	HL,DE	HL WHERE DE POINTS
1678,		.			
1679,		.	(062 027) DS	BC,BC	UNSPECIFIED
1680,		.	(115 027) DS	DE,DE	UNSPECIFIED
1681,		.	(022 027) DS	XA,BC	UNSPECIFIED
1682,		.			
1683,		.	T ← DSTORE		
1684,		.	DLS		
1685,		.			
1686,	001647L 01010001 00110000	.	BRC DLS,,DSTORE		SELECT REG PAIRS & DO SAVE
	001650L 11011111 01010001	.			
1687,		*			
1688,	001651L	DLHL:			
1689,		. 6,50	( 057) DL	HL,HL	
1690,		.			
1691,		.	LINK ← DSTORE		
1692,		.	T ← URL		
1693,		.	DLSLMP		
1694,		.			
1695,	001651L 01010001 00111111	.	BAL LINK,DLOAD		LOAD REG PAIR
	001652L 01101111 11110000	.			
1696,	001653L 01010001 00000110	.	LDTI URL	HL	
1697,	001654L 11011111 01000011	.	BRA DLSLMP	FROM (HL)	
1698,		*			
1699,	001655L	DL:			
1700,		. 6,50	( 047) DL	DE,HL	LOAD DE FROM (HL)
1701,		. 9,20	(111 047) DL	BC,HL	LOAD BC FROM (HL)
1702,		. 8,35	(062 047) DL	BC,BC	LOAD BC FROM (BC)
1703,		. 8,50	(113 047) DL	BC,DE	LOAD BC FROM (DE)
1704,		. 8,35	(174 047) DL	DE,BC	LOAD DE FROM (BC)
1705,		. 8,50	(115 047) DL	DE,DE	LOAD DE FROM (DE)
1706,		. 8,35	(176 047) DL	HL,BC	LOAD HL FROM (BC)
1707,		. 8,50	(117 047) DL	HL,DE	LOAD HL FROM (DE)
1708,		.			
1709,		.	(022 047) DL	XA,BC	UNSPECIFIED
1710,		.			
1711,		.			
1712,		.	T ← DSTORE		
1713,		.	DLS		
1714,		.			
1715,	001655L 01010001 00111111	.	BAL ,DLOAD		LOAD SELECT



1764.	001710L 00110111 00001001		
	001711L 11010100 00110110	MWAIT	,MEMPF1
	001712L 11010111 00001001		
1765.	001713L 00110001 00110110	LDPP	IMPO,MDR GET THE MSB
	001714L 00110111 10001111		
1766.	>001715L 01011001 11111111	BRAX	FETCH
	>001716L 11001111 11111111		
1767.		*	
1768.	001717L	DSTORE	
1769.		.	SAVE REGISTER PAIR IN MEMORY
1770.		.	
1771.		.	(MAR, MAR+1) <= IMP, IMP-1
1772.		.	
1773.	001717L 00110001 11011111	LDPP	MDW,IMPI,DIMP OUTPUT LSB AND POINT TO MSB
	001720L 00110111 00100001		
	001721L 00110111 00001001		
1774.	001722L 00110001 11011111	LDTP	IMPI
1775.	001723L 11010100 00101100	MWAIT	,MEMPF1
	001724L 11010111 00001001		
1776.	001725L 00110111 00001100	STB	IMAR
1777.	001726L 00110111 00100001	LDPT	MDW OUTPUT MSB
1778.	>001727L 01011001 11111111	BRAX	FETCHW
	>001730L 11001111 11111111		
1779.		.	

```

1782.
1783. 001731L
1784.
1785.
1786.
1787.
1788.
1789.
1790.
1791. 001731L 00110001 11011100
      001732L 01000101 00000100
1792. 001733L 11010010 00000111
1793. 001734L 01010001 10101011
      001735L 00110111 11000000
      001736L 01010001 11101111
      001737L 00110111 11100000
1794. 001740L 00110001 11011111
      001741L 00110111 00000011
1795. 001742L 00110111 00100001
1796. >001743L 01011001 11111111
      >001744L 11001111 11111111
1797.
1798. 001745L
1799.
1800.
1801.
1802.
1803.
1804.
1805.
1806.
1807.
1808.
1809.
1810.
1811.
1812. 001745L 00110001 11011100
      001746L 01000101 00000100
1813. 001747L 11010010 00000111
1814. 001750L 01010011 00000001
      001751L 00110111 10001100
1815. 001752L 00110111 00000100
1816. >001753L 01011001 11111111
      >001754L 11001001 11111111
1817. >001755L 11001111 11111111
    
```

```

*
BRL:
. 4.55 ( 072) BRL          BASE REGISTER LOAD
. 6.55 (IMP 072) BRL      BASE REGISTER LOAD FROM OTHER THAN A-REG
.
.   IF USER THEN IVIOLS
.   ELSE (SEBRLS) <= BASW <= IMP
.   FETCHW
.
TSTIP ,SWUSER,PSWI

BRA   IVIOL1,FZ
DLDPI MAR0,SEBRLS          SAVE BASE REG VALUE AWAY

LDPP  BASW,IMPI           LOAD BASE REG BEFORE WRITE!

LDPT  MDW
BRAX  FETCHW

*
EI:
. 3.10 ( 050) EI          ENABLE INTERRUPTS
.
. 8.55 (111 050) EJMP,LSB,MSB  ENABLE INTERRUPTS AND JUMP TO ADDRESS
.   (100 050) EJMP,LSB,MSB    UNSPECIFIED
.
. 10.20 (062 050) EUR        ENABLE INTERRUPTS AND RETURN
.   (IEV 050) EUR            UNSPECIFIED
.
.   IF USER THEN IVIOLS
.   ELSE MODW <= PSW <= PSW .OR. SWINTE
.   IF IMP ZERO THEN FETCHI
.   ELSE EIROJ
.
TSTIP ,SWUSER,PSWI          NOT ALLOWED IN USER MODE

BRA   IVIOL1,FZ
DDPI  PSW0,OR,SWINTE       SET THE INTERRUPTS ON BIT

LDPT  MODW
BRAX  FETCHI,T0,IZ        IN EMULATION SUPPORT ALSO
                              WAS SIMPLE EI

BRA   EIROJ                WAS EJMP OR EUR
    
```

```

1818.
1819. 001756L
1820.
1821.
1822.
1823.
1824.
1825.
1826. 001756L 00110001 11011100
      001757L 01000101 00000100
1827. 001760L 11010010 00000111
1828. 001761L 01010101 11111110
      001762L 00110111 10001100
1829. 001763L 00110111 00000100
1830. >001764L 01011001 11111111
      >001765L 11001111 11111111
1831.
1832. >001766L 01011001 11111111
      >001767L 11001111 11111111
1833.
1834. 001770L 01011001 11111111
      001771L 11001111 00110000
1835.
1836. 001772L 11111111 11111111
      001773L 11111111 11111111
      001774L 11111111 11111111
      001775L 11111111 11111111
      001776L 11111111 11111111
      001777L 11111111 11111111
1837. 002000
1838. 000000
1839. 000000
1840. 000000

```

```

*
DI:
. 3.10 ( 040) DI          DISABLE INTERRUPTS IF ALLOWED
.
.   IF USER THEN IVIOL$
.   ELSE MODW <= PSW <= PSW .AND. (-1-SWINTE)
.   FETCHI
.
.   TSTIP ,SWUSER,PSWI      NOT ALLOWED IN USER MODE
.
.   BRA   IVIOL1,FZ
.   DOPI  PSWD,ND,-1-SWINTE  RESET THE BIT, DISABLING INTERRUPTS
.
.   LDPT  MODW              IN EMULATION SUPPORT ALSO
.   BRAX  FETCHI
.
*
MEMPF1 BRAX  MEMPFS
.
*
IVIOL1 BRAX  IVIOLS
.
.   TABPAGE PROCL
.
PROCLN EQU  $-PROCP
      USE  PROCL
      SKIP PROCLN
      END  POR

```







004000	FLEX	*1321A												
000631	FTCHABW	*812	656											
000772	FTCHIAB	*954	575	620	874									
000072	FTCHIO	*156	274											
	HL2MRH	322	356	828	895	1012	1023	1105	1240	1286	1751			
	HL2MRL	322	356	828	1012	1023	1105	1240	1286	1751				
	I35I	1444												
	I350	1406												
	IDCOOH	1075												
	IDCODL	387	1075											
	IIMP	1664												
	IMAR	117	369	421	791	796	810	896	1400	1408	1439	1448	1620	
		1624	1630	1641	1657	1762	1776							
	IMP8	647	788	829										
	IMPFO	1500	1503	1554	1557	1664								
	IMPT	193	198	210	225	262	649	798	878	1320	1332	1352	1446	
		1500	1503	1554	1557	1773	1774	1794						
	IMPO	153	834	1322	1335	1354	1368	1410	1665	1763	1765			
	INBUS	153	328											
001577	INCIT	*1639	1597											
001470	INCP	*1474												
001463	INCPA	*1455												
001466	INCPAS	*1471	1469											
001477	INCPIT	*1499	1472	1496										
001473	INCPS	*1495	1493											
001543	INCX	*1581												
001565	INDGET	*1632	1627											
001544	INDX	*1599	1579											
001640	INDXL	*1663	1645											
001613	INDXS	*1647	1661											
000061	INPUT	*135												
000064	INPUTX	*153	177											
000067	INPW1	*154	155											
020005	IO	*41:A	572	617	999	1146	1496	1550	1627	1738				
	IT	118	329	884	1007	1013	1020	1102	1106	1289	1322			
	ITW	1035												
000317	IVIOLS	*449	152	175	195	212	227	264	320	358	569	614	862	
		1834												
001770	IVIOL1	*1834	1792	1813	1827									
020004	IZ	*40:A	486	574	618	653	786	802	835	876	944	948	951	
		998	1100	1287	1407	1445	1469	1493	1523	1547	1645	1661	1737	
		1741	1816											
	KBSC	95												
010001	KBSCNT	*49:A	94											
	LIMP	525	647	714	788	829	1470	1494	1524	1548	1750			
030000	LINK	*82:A	1239	1252	1621	1637	1695	1736	1743	1746	1752			
	LIREG	363	380											
	LUCF	1299	1308	1321	1337	1357								
	LUF	765	1109	1151	1159	1255	1259	1648						
010003	MADR	*54:A	97											
	MARIH	329	805	1013	1020	1025	1031	1102	1106	1241	1246	1289	1303	
	MARIL	329	805	1013	1020	1025	1031	1102	1106	1241	1246	1289	1303	

	MAROH	106	112	197	517	794	884	891	912	1007	1793		
	MAROL	113	197	644	680	745	795	882	1004	1403	1442	1635	1793
010004	MBITS	*55:A	83										
010005	MBSTAT	*56:A	82										
010006	MCRCH	*57:A											
010007	MCRCL	*58:A											
	MDR	362	724	763	790	794	832	893	1004	1018	1029	1104	1109
		1244	1251	1294	1307	1403	1406	1410	1442	1623	1629	1635	1640
		1644	1656	1660	1761	1765							
010010	MDSKS	*59:A											
010011	MDSKT	*60:A											
	MDW	117	198	328	523	646	652	801	807	811	1018	1029	1154
		1162	1254	1258	1296	1307	1444	1449	1647	1652	1773	1777	1795
	MEMPFS	540	1832										
000363	MEMPF0	*540	361	385	482	650	664	723	761	789	793	799	803
		809	831										
001766	MEMPF1	*1832	1003	1016	1027	1074	1103	1108	1243	1250	1293	1306	1402
		1405	1409	1441	1447	1622	1628	1634	1639	1643	1650	1655	1659
		1760	1764	1775									
000361	MEMPFSC	*529											
000200	MIN	*292											
000262	MINDOUT	*372	331										
000172	MINOWT	*278	379										
000102	MINPAR	*178	327										
000210	MINW0	*324	325										
000262	MINW1	*373	374										
020002	MO	*38:A	76	120	361	385	482	526	650	664	723	761	789
		793	799	803	809	831	890	909	1003	1016	1027	1074	1103
		1108	1243	1250	1293	1306	1402	1405	1409	1441	1447	1622	1628
		1634	1639	1643	1650	1655	1659	1760	1764	1775			
000544	MODL0D	*750	684										
000636	MODL0P	*829	766										
000433	MODSAV	*625	578										
000503	MODSRV	*686	662										
000446	MODSVLP	*648	653										
	MODW	80	289	321	359	522	657	724	762	892	894	1815	1829
000170	MOTPAR	*275	367										
000247	MOTW0	*364	365										
000230	MOU	*333											
020003	MP	*39:A	361	385	482	527	650	664	723	761	789	793	799
		803	809	831	890	909	1003	1016	1027	1074	1103	1108	1243
		1250	1293	1306	1402	1405	1409	1441	1447	1622	1628	1634	1639
		1643	1650	1655	1659	1760	1764	1775					
	MR2HLH	370	897										
	MR2HLL	370											
	MR2PCH	497	718	1401	1440	1633							
	MR2PCL	497	718	1401	1440	1633							
010013	MSECT	*62:A											
010012	MTRAK	*61:A											
	OTBUS	193	210	225	262	362							
000145	OUTPUT	*231											
000153	OUTW0	*265	199	214	229	266							







	URX	1404	1443	1636	
030010	LXPNTR	*95:A			
000002	VER	*1:A			
030016	XCRCH	*101:A			
030017	XCRCL	*102:A			
030015	XDATA	*100:A			
030014	XPNTR	*99:A			
030013	XSTAT	*98:A			
	XX2MRH	1404	1443	1636	1745
	XX2MRL	1744			