# RM MASSBUS ADAPTER TECHNICAL DESCRIPTION MANUAL

First Edition, October 1980

### Copyright © 1980 by Digital Equipment Corporation

The information in this manual is for informational purposes and is subject to change without notice.

Digital Equipment Corporation assumes no responsibility for any errors which may appear in this manual.

### Printed in U.S.A.

This document was set on DIGITAL's DECset-8000 computerized typesetting system.

The following are trademarks of Digital Equipment Corporation, Maynard, Massachusetts:

DEC	DECUS	<b>DECnet</b>
DECsystem-10	DECSYSTEM-20	DECwriter
DIBOL	Digital Logo	EduSystem
IAS	LSI-11	MASSBUS
OMNIBUS	PDP	PDT
Q-BUS	RSTS	RSX
ÙNIBUS	VAX	VMX
	VT	

# **CONTENTS**

CHAPTER 1	INTRODUCTION	Page
1.1	GENERAL	1-1
1.2	RM ADAPTER DESCRIPTION	1-1
1.2.1	Function	
1.2.2	Physical Description	1-1
1.3	SINGLE-PORT AND DUAL-PORT CAPABILITY	1_3
1.4	ADAPTER MODIFICATIONS	
1.5	RELATED DOCUMENTATION	
CHAPTER 2	INTERFACE-LEVEL DESCRIPTION	
2.1	SYSTEM OVERVIEW	2-1
2.2	PHYSICAL CABLE LOCATIONS	2-1
2.3	MASSBUS INTERFACE	
2.3.1	Data Lines.	
2.3.2	Control Lines	
2.4	DRIVE INTERFACE	
2.4.1	Interface Cable A	
2.4.1	Interface Cable B	
2.4.2	POWER SEQUENCE CABLE	2-7
2.3	POWER SEQUENCE CABLE	2-10
CHAPTER 3	TECHNICAL DESCRIPTION	
3.1	INTRODUCTION	3-1
3.2	ADAPTER CIRCUIT MODULES	3-1
3.2.1	Control Interface (IF)	
3.2.2	Data Sequencer (DS)	
3.2.3	Control Sequencer (CS)	3-2
3.2.4	Drive Interface	3-2
3.2.5	Port A MASSBUS Transceiver	3-2
3.2.6	Port B MASSBUS Transceiver	
3.3	POWER-UP SEQUENCING	3-2
3.4	INITIALIZE SEQUENCE	3-5
3.5	DEVICE SELECTION	
3.6	REGISTER SELECTION	
3.7	HANDSHAKE CONTROL	
3.7.1	Register Write	
3.7.2	Register Read	

# **CONTENTS (Cont)**

		Page
3.8	DETAILED BLOCK DIAGRAM	3-13
3.8.1	Port Transceivers	
3.8.2	RM Adapter Registers	
3.8.3	RM Adapter PLAs	
3.8.3.1	ATA Control/Request PLA	3-17
3.8.3.2	Error Sum PLA (IF9)	3-18
3.8.3.3	ATA, RMR, INIT PLA (IF6)	3-18
3.8.3.4	Sector/Track PLA (DS11)	3-18
3.8.3.5	CYL/AOE/IAE PLA (DŚ12)	3-18
3.8.4	Command Sequencer (CS1, CS2)	3-18
3.8.5	Read/Write Sequencer (CS4)	3-20
3.8.6	Data Sequencer Data Paths	3-22
3.8.6.1	Write Path	
3.8.6.2	Read Path	
3.9	COMMAND EXECUTION	3-22
3.9.1	Command Immediate Execution	3-25
3.9.1.1	No-Op Command	
3.9.1.2	Drive Clear Command	
3.9.1.3	Release Command	
3.9.1.4	Read-In Preset Command	
3.9.1.5	Pack Acknowledge Command	
3.9.2	Command Immediate with ATA Execution	
3.9.2.1	Offset Command	
3.9.2.2	Return-To-Centerline Command	3-27
3.9.2.3	Recalibrate Command	
3.9.2.4	Seek Command	
3.9.2.5	Search Command	
3.9.3	Data Transfer Command Execution	3-28
3.9.3.1	Write Data Execution	
3.9.3.2	Read Data Execution	
3.9.3.3	Write Header and Data Execution	
3.7.3.3	Write fieder and Data Exception	J-J7
CHAPTER 4	RM ADAPTER APPLICATIONS	
4.1	INTRODUCTION	4-1
4.2	ADAPTER DIFFERENCES	
4.3	RM02 ADAPTER/DISK DRIVE COMBINATION	4-2
4.4	RM03 ADAPTER/DISK DRIVE COMBINATION	4-7
4.5	RM05 ADAPTER/DISK DRIVE COMBINATION	
4.6	RM80 ADAPTER/DISK DRIVE COMBINATION	
4.6.1	Backplane Jumper Connection	
4.6.2	Adapter Register Summary	
ADDENDIY A	ADAPTER MODI II E COMPATIRII ITV	

# **FIGURES**

Figure No.	Title	Page
1-1	RM Adapter Physical Configurations	1-2
1-2	Single-Port, Multi-Drive Connections	
1-3	Dual-Port, Multi-Drive Connections	
1-4	RM Adapter Backplane Layout	1-6
2-1	Disk Drive Interfaces	2-1
2-2	Disk Subsystem Cabling	2-2
2-3	MASSBUS Interface Lines	
2-4	Cable A Interface Lines	2-7
2-5	Cable B Interface Lines	2-9
2-6	Power Sequence Cable Configuration	2-10
3-1	Adapter Circuit Module Locations	3-1
3-2	Typical Power-Up Configuration	3-2
3-3	Power-Up Sequence Flowchart	
3-4	Initialize Sequence Functional Block Diagram	
3-5	Drive Selection Functional Block Diagram	
3-6	Register Selection Block Diagram	
3-7	Register Read/Write Handshaking Block Diagram	3-10
3-8	Handshake Timing for Register Write	3-12
3-9	Handshake Timing for Register Read	
3-10	RM Adapter Block Diagram	
3-11	Attention Control/Request PLA	
3-12	Command Sequencer Block Diagram	
3-13	Read/Write Sequencer Block Diagram	3-21
3-14	Write Data Flow Path Diagram	
3-15	Read Data Flow Path Diagram	
3-16	Recalibrate Command Flowchart	
3-17	Seek Command Flowchart	
3-18	Search Command Flowchart	
3-19	Data Transfer Command Flowchart	
3-20	Write Data Command Flowchart	
3-21	Read Data Command Flowchart	
3-22	Write Header and Data Command Flowchart	
4-1	RM02 Adapter Configuration	
4-2	Adapter Position in Cabinet	
4-3	RM02 Drive-Type Jumper Connections	
4-4	RM02 Adapter Register Summary	
4-5	RM03 Adapter Configuration	
4-6	Adapter Position in Cabinet	
4-7	RM03 Drive-Type Jumper Connections	
4-8	RM03 Adapter Register Summary	
4-9	RM05 Adapter Configuration	
4-10	Adapter Position(s) in Cabinet.	

# FIGURES (Cont)

Title	
RM05 Drive-Type Jumper Connections	4-14
RM80 Jumper Location on Adapter Backplane	4-20
RM80 Adapter Register Summary	4-21
	RM05 Drive-Type Jumper Connections RM05 Adapter Register Summary RM80 Adapter Configuration Adapter Position in Cabinet RM80 Drive-Type Jumper Connections RM80 Jumper Location on Adapter Backplane

# TABLES (Cont)

Table No.	Title	
1-1	RM Adapter Circuit Modules	. 1-3
2-1	RM Adapter Registers	. 2-5
2-2	Selection of Control Commands	
2-3	Tag Line and Bus Bit Decoding Arrangement	. 2-9
4-1	RM02 Adapter Circuit Modules	
4-2	RM03 Adapter Circuit Modules	
4-3	RM05 Adapter Circuit Modules	. 4-14
4-4	RM80 Adapter Circuit Modules	
A-1	Adapter Module Assignments	

### CHAPTER 1 INTRODUCTION

### 1.1 GENERAL

This manual describes the RM adapter and its operation in a disk subsystem. The first three chapters contain a general description of the adapter and the last chapter outlines modifications that are necessary to make the adapter compatible with specific disk drives.

### 1.2 RM ADAPTER DESCRIPTION

### 1.2.1 Function

The RM adapter is an electronic assembly used to interface MASSBUS controllers with disk drive units. The adapter performs the functions listed below.

- Acts as an interface between the RH controller and the disk drive electronics
- Converts the controller command requests into drive command sequences
- Establishes the mode of operation (single-port or dual-port)
- Monitors and reports drive status to the RH controller

### 1.2.2 Physical Description


The RM adapter consists of an integrated backplane designed to accept up to eight plug-in circuit modules, a card cage, several circuit modules, and a power supply assembly.

There are two physical adapter configurations (Figure 1-1). In Figure 1-1A, the adapter backplane and associated card cage are shown mounted vertically on the RM adapter chassis. Up to eight circuit modules are plugged into the card cage. The actual number of modules depends upon whether the adapter is set up for single-port or dual-port operation. (Refer to Paragraph 1.3 for an explanation of dual porting.) Table 1-1 lists the six types of modules used in the adapter. Port-A and port-B modules are used in pairs. Access to the circuit modules is gained through a removable cover on the end of the logic cage.

The power supply assembly is next to the card cage on the adapter chassis. The power supply provides all of the necessary dc operating voltages (-15 volts and +5 volts) for the logic circuits and includes an ac outlet to provide power for disk drive operation. Cooling for the power supply circuitry is provided by a fan built into the power supply chassis.

The second RM adapter configuration is shown in Figure 1-1B. In this configuration, the integrated backplane and the card cage are shown mounted in a horizontal position on the adapter chassis. Because of this arrangement, the physical dimensions of this unit are different from those in the configuration described previously. Except for these physical differences, however, both adapters are the same.





(B) BACKPLANE AND CARD CAGE MOUNTED HORIZONTALLY

CZ-0303

Figure 1-1 RM Adapter Physical Configurations

Table 1-1 RM Adapter Circuit Modules

Module No.	Name .
M5923	Port B asynchronous
M5923	Port B synchronous
M5922	Port A asynchronous
M5922	Port A synchronous
M7686/M7686-YA*	Control interface
M7685/M7685-YA/M8685*	Data sequencer
M7687	Drive interface
M7684	Control sequencer

<sup>\*</sup> Refer to Appendix A for module compatibility information.

### 1.3 SINGLE-PORT AND DUAL-PORT CAPABILITY

The RM adapter can operate as either a single-port or dual-port device.

In the single-port configuration, two M5922 port A transceiver modules are used and the adapter interfaces a single RH controller as shown in Figure 1-2. Up to eight disk drives can be connected to a single controller.

The dual-port configuration uses two additional port transceiver modules (M5923) and the adapter is connected as shown in Figure 1-3 to permit time-shared access of the disk drive by two RH controllers. A port select switch (located either on the front edge of the backplane or on the front door of the drive cabinet) permits selection of operation on port A, port B, or a programmable mode which allows either port to be accessed (as determined by program control).

### 1.4 ADAPTER MODIFICATIONS

The RM adapter can be used with a variety of disk drive models. However, because of differences in disk storage capacities, spindle speeds, number of tracks, and single and dual port options, some wiring alterations (such as changes in jumper connections) are required to make the RM adapter compatible with specific drive models. Special drive features, such as skip sectoring, also necessitate minor modifications. These modifications are usually made at the factory prior to shipment.

Figure 1-4 illustrates the layout of the RM adapter backplane and identifies some of the areas where wiring changes are required. The J1 area, for example, is where specific drive-type operating characteristics such as spindle speed, byte capacity, and single or dual port capabilities are selected.

Jumper connections are made in the J4 area to establish the drive serial number. The serial number provides a means of distinguishing between different drives with identical characteristics that are connected to the same controller.

Other modifications include the use of a special data sequencer module and in some instances the addition of a jumper connection on the adapter backplane wiring to alter the number of cylinder addresses that can be selected by the associated disk drive.

In addition to hardware modifications, there are a number of software changes related to bits in the RM adapter registers and the functions of various register bits.

Chapter 4 describes the specific modifications required to make the RM adapter compatible for operation with each applicable disk drive unit.

### 1.5 RELATED DOCUMENTATION

For additional information on the RM adapter subsystem, refer to the user's guide, service manual, and field maintenance print set covering the specific disk drive involved.




Figure 1-2 Single-Port, Multi-Drive Connections




Figure 1-3 Dual-Port, Multi-Drive Connections




Figure 1-4 RM Adapter Backplane Layout

# CHAPTER 2 INTERFACE-LEVEL DESCRIPTION

### 2.1 SYSTEM OVERVIEW

There are two major interfaces in an RM disk subsystem. One is the MASSBUS interface between the RH controller and the RM adapter. The other is the internal interface between the RM adapter and the drive unit itself. Figure 2-1 shows these two interfaces but does not show interfaces for dual-port or multi-drive configurations since the only difference is an increased amount of external cabling.




Figure 2-1 Disk Drive Interfaces

### 2.2 PHYSICAL CABLE LOCATIONS

Figure 2-2 shows the routing of all the cables connecting the RH controller, RM adapter, and drive unit in an RM disk drive subsystem. The MASSBUS interface cable is described in Paragraph 2.3. The drive interface cables (cable A and cable B) are described in Paragraph 2.4, and Paragraph 2.5 contains a description of the power sequence cabling.

### 2.3 MASSBUS INTERFACE

The controller-to-adapter interface, or MASSBUS (Figure 2-3), consists of two sections; data bus lines and control bus lines.




Figure 2-2 Disk Subsystem Cabling




Figure 2-3 MASSBUS Interface Lines

### 2.3.1 Data Lines

The data bus section of the MASSBUS consists of a 19-bit (18 data bits plus parity bit) parallel data path and 6 control lines (Figure 2-3). The data bus lines are described in the following paragraphs.

Parallel Data Path – consists of an 18-bit data path designated D00 through D17 and an associated parity bit (DPA). The data path is bidirectional and employs odd parity. Data is transmitted synchronously, using a clock generated in the RM adapter and synchronized with timing from the disk drive.

RUN – asserted by the RH controller to connect the adapter to the data bus. This action occurs after a data transfer command has been decoded by the RH controller. RUN is strobed by the adapter logic on the trailing edge of the END OF BLOCK (EBL) pulse at the end of each sector. If RUN is still asserted at this time, the data transfer continues for the next sector; if it is negated, the data transfer is terminated.

OCCUPIED (OCC) – generated by the RM adapter to indicate "data bus busy." The adapter asserts OCC as soon as a valid data transfer command is decoded and the RUN line is asserted. Errors may prevent the adapter from executing a command. An error circuit in the RH controller times out in these cases since there is no assertion of OCC or of SYNC CLOCK (SCLK). This condition then causes the MISSED TRANSFER (MXF) error to be set in the RH controller. OCC is negated when GO is negated at the end of the data transfer command.

END OF BLOCK (EBL) – asserted by the adapter at the end of each sector (the next word clock after the two ECC words). EBL is asserted prior to the normal time for the last SCLK pulse during error conditions that make it necessary to terminate operations immediately. In such cases, the data transfer is terminated prior to the end of the sector.

EXCEPTION (EXC) – asserted by the RM adapter when an abnormal condition occurs in the drive during a data transfer. The RM adapter asserts this signal to indicate an error during a data transfer command (read, write, or write-check). EXC is asserted at or prior to assertion of EBL and is negated at the negation of EBL.

SYNC CLOCK (SCLK) and WRITE CLOCK (WCLK) – timing signals used to control the strobing of data in the RH controller and/or the RM adapter. During a read operation, the RH controller strobes the data lines when SCLK is negated and the adapter changes the data when SCLK is asserted. During a write operation, the RH controller receives SCLK and echos it back to the RM adapter as WCLK. When WCLK is asserted, the data lines are strobed; when WCLK is negated, the RH controller changes the data on the data lines. These signals are synchronized with the timing from the servo surface of a platter in the drive.

### 2.3.2 Control Lines

The control bus section of the MASSBUS consists of a 17-bit (16 bits plus parity bit) parallel control and status data path, and 14 control lines (Figure 2-3). The control bus lines are described in the following paragraphs.

Parallel Control – consists of a 16-bit parallel data path designated C00 through C15 and an associated parity bit (CPA). The control lines are bidirectional and employ odd parity.

Drive Select Lines [DS (0:2)] – transmit a 3-bit binary code from the RH controller to select a particular drive. The drive responds when the logical address plug on the front panel of the drive corresponds to the transmitted binary code.

CONTROLLER-TO-DRIVE (CTOD) Signal – generated by the RH controller to indicate the direction in which control and status information is to be transferred. For a controller-to-drive transfer, the RH controller asserts CTOD. For a drive-to-controller transfer, the RH controller negates this signal.

Register Select Lines [RS (0:4)] – transmit a 5-bit binary code from the RH controller to the adapter of the selected disk drive. The binary code selects one of the remote adapter registers.

### NOTE

The sixteen registers in the RM adapter are designated by RM codes 00<sub>8</sub> through 07<sub>8</sub> and 10<sub>8</sub> through 17<sub>8</sub>. These codes are also referred to as the octal MASSBUS addresses. Table 2-1 lists these registers and their addresses. If a register code higher than 17<sub>8</sub> is detected by the RM adapter hardware, an illegal register (ILR) error will occur.

**DEMAND (DEM) Signal** – asserted by the RH controller to indicate that a register read/write is to take place on the control bus lines. For a controller-to-drive register read/write, DEM is asserted by the RH controller when data is present on the control bus. For a drive-to-controller transfer, DEM is asserted by the RH controller to request register data and is negated when the register data has been strobed off the control bus lines. In both cases, the RS, DS, and CTOD signals are generated and allowed to settle before assertion of DEM.

Table 2-1 RM Adapter Registers

MASSBUS Address (Octal)	Register	Mnemonic	Туре
00	Control (shared with controller)	RMCS1	Read/write
01	Drive status	RMDS	Read only
02	Error 1	RMER1	Read/write
03	Maintenance 1	RMMR1	Read/write
04	Attention summary	RMAS	Read/write
05	Desired sector/track address	RMDA	Read/write
06	Drive type	RMDT	Read only
07	Look ahead	RMLA	Read only
10	Serial number	RMSN	Read only
11	Offset	RMOF	Read/write
12	Desired cylinder address	RMDC	Read/write
13	Holding	RMHR	Read only
14	Maintenance 2	RMMR2	Read only
15	Error 2	RMER2	Read/write
16	ECC position	RMEC1	Read only
17	ECC pattern	RMEC2	Read only

TRANSFER (TRA) Signal – asserted by the RM adapter associated with the selected drive in response to DEM. For a controller-to-drive register read/write, TRA is asserted after the register data has been strobed and is negated after DEM is negated. For a drive-to-controller transfer, TRA is asserted after the data has been gated onto the bus lines and negated after the negation of DEM is received.

Attention (ATTN) Line - shared by all disk drives attached to an RH controller. It may be asserted by the adapter in any of the drives as a result of an abnormal condition or status change. An ATA status bit is set whenever the ATTN line is asserted. ATTN may be asserted due to any of the conditions listed below.

- When an error occurs and no data transfer is taking place (ATTN is asserted immediately)
- At the completion of a data transfer command if an error occurred during the data transfer (ATTN is asserted at the end of the data transfer)
- At the completion of a mechanical motion function (seek, recalibrate, etc.) or a search command
- As a result of the medium-on-line (MOL) bit changing states (except in the unload operation). In the dual-controller configuration, a change in the state of MOL causes the assertion of ATTN to both controllers.

The ATA bit is cleared by the actions listed below.

- Asserting initialize (INIT) on the MASSBUS (affects all drives)
- Executing a drive clear command
- Causing INIT by a system initiate operation
- Writing a 1 into the attention summary register (in the bit position for this particular drive), which clears the ATA bit, but does not clear the error
- Writing a valid command (with the GO bit asserted) into the RMCS1 register if no error
  occurs. Note that clearing the ATA bit of one drive does not always cause the ATTN line to
  be negated because other drives may also be asserting the line.

### NOTE

There are three cases in which ATA is not reset when a command is written into the control register (with the GO bit set). These are: (1) if a control bus parity error occurs during the register write, (2) if an error was previously set, or (3) if an illegal function (ILF) code is written.

INITIALIZE (INIT) Signal – asserted by the RH controller to perform a system reset of all logic circuits. It is asserted when a 1 is written into the CLR bit (bit 05 of the status register in the RH controller) and when the system issues an initiate function. When an RM adapter receives the INIT pulse, the adapter immediately aborts the execution of any current command and performs all actions described for the drive clear command.

### NOTE

In the dual-controller configuration, an INIT pulse is honored only from the controller that has seized the drive, or from either controller if the drive is in the unseized state.

FAIL Signal – indicates that a power-fail condition has occurred in the RH controller. While FAIL is asserted, the RM adpater logic inhibits reception of the INIT and DEM signals.

### 2.4 DRIVE INTERFACE

The internal signal interface between the RM adapter and the drive unit is accomplished through two cables as shown in Figure 2-1. These cables, designated cable A and cable B, route data command sequences and synchronizing timing signals between the RM adapter and the drive.

### 2.4.1 Interface Cable A

The cable A signal lines are shown in Figure 2-4 and are described in the following paragraphs.

Select Address (1, 2, 4) - binary encoded lines that contain a logical number representing the address of one of the eight possible disk drives. The address value (0 through 7) is front-panel selectable by means of a removable logical address plug.

The binary code on these lines is present at least 200 nanoseconds prior to the PLUG VALID signal becoming asserted and remains present until at least 200 nanoseconds after the unit number plug is removed.




Figure 2-4 Cable A Interface Lines

PLUG VALID - indicates that a unit number plug (switch cap) is inserted in the front panel.

SECTOR COUNT 1, 2, 4, 8, 16 – represents binary encoded lines that contain a logical number corresponding to the address of the sector presently under the heads. The value changes on the leading edge of the sector pulse and clears on the leading edge of the index pulse. The maximum count is  $29_{10}$  in 18-bit format or  $31_{10}$  in 16-bit format.

INDEX Pulse - indicates the beginning of sector 0 and occurs once per revolution.

FAULT Signal – indicates that a fault has occurred in the drive. A fault condition immediately inhibits the write capability to prevent data destruction.

The fault condition may be cleared by a drive clear command or the fault clear switch on the operator panel (providing the fault no longer exists).

SEEK ERROR Signal – indicates that the drive is unable to complete a seek within the specified time or that the carriage has moved to a position outside the recording area. A seek error can also occur when an address greater than the maximum track address is selected and the invalid address is not detected.

A return-to-zero seek command clears the seek error condition, returns the heads to cylinder 0, and enables an on-cylinder signal to the RH controller.

SECTOR Pulse - indicates the beginning of each sector. This pulse is typically 1.25 microseconds wide.

ON CYLINDER – indicates that the servo has positioned the heads over the desired track. It is cleared with any instruction causing carriage movement.

UNIT READY - indicates that the following drive conditions have occurred.

- Disk is revolving at correct speed
- Heads are loaded
- No drive fault condition exists

WRITE PROTECTED – asserted when the WRITE PROTECT switch on the drive front panel is pressed. The WRITE PROTECT signal prevents data from being written onto the disk. Attempting any write function causes a write lock error (WLE) indication.

TAG 1, 2, 3 – selects one of three functions and also permits the bit pattern on the ten bus lines to be decoded. Only one tag line at a time is asserted. When tag 1 is asserted, the bus lines contain a binary number that represents the cylinder address to which the heads are to move. Tag 2 decodes bits 0 through 4 of the bus lines to select the drive head. Tag 3 selects one of five possible drive control commands as shown in Table 2-2.

Table 2-2 Selection of Control Commands

1 able 2-2	Selection of Control Commands
Command	Function
Bit 0 (Write Gate)	Enables the write driver, allowing data to be written by the selected head onto the disk.
Bit 1 (Read Gate)	Enables the read circuits and allows data read by the selected head to be sent to the RH controller.
Bit 2 (Servo Offset Plus)	Enables the read/write head to offset slightly from the nominal on-cylinder position to a new position (typically 250 microinches) toward the spindle.
Bit 3 (Servo Offset Minus)	Enables the read/write head to offset from the nominal on-cylinder position to a new position (typically 250 microinches) away from the spindle.
Bit 4	Not used.
Bit 5	Not used.
	NOTE This seek takes significantly longer than a normal seek to track 0, and should only be used for recalibration.
Bit 6 (RTZ)	Causes the heads to be positioned over track 0, resetting the head register, clearing the seek error flip-flop, and resetting the cylinder address register.
Bits 7-9	Not used.

Table 2-3 gives the tag line and bus bit decoding arrangement.

Tag 1 Tag 2 Tag 3 Asserted **Asserted** Asserted Bus Cylinder Head Control Bit Address Select Select Write gate 0 1 1 2 2 1 Read gate 2 4 4 Servo offset plus 3 8 8 Servo offset minus 4 16 Not used\* Not used .5 6 32 Not used\* Not used 64 Not used\* Return to zero 7 128 Not used Not used 8 Not used Not used 256

Table 2-3 Tag Line and Bus Bit Decoding Arrangement

Power Sequence Pick and Power Sequence Hold - A ground on both of these lines causes the drive to energize if the following conditions have already been met.

Not used


Both ac and dc power are on

512

- Start switch is turned on
- No other drive in the chain is attempting to start

### 2.4.2 Interface Cable B

The cable B signal lines are shown in Figure 2-5 and are described in the following paragraphs.



CZ-3078

Not used

Figure 2-5 Cable B Interface Lines

<sup>\*</sup> May or may not be used depending upon number of heads

SERVO CLOCK – generates write clock and is used for data timing in the adapter. SERVO CLOCK is phase-locked and generated from the servo track bit pattern.

READ DATA Line - transmits data read from the disk.

**READ CLOCK** - strobes the read data from the drive to the adapter.

START ENABLE - indicates that the start switch has been activated.

WRITE CLOCK (WCLK) - strobes data from the adapter to the disk. The WRITE CLOCK is generated by the retransmission of the servo clock to the drive by the RM adapter during write data operations.

WRITE DATA Line - transmits data to be written on the disk.

SEC 30 OR 32 (Format) – configures the disk into 32 sectors per revolution when asserted. When not asserted, the configuration is for 30 sectors.

INITIALIZE (INIT) - clears all drive fault latches and seek error flip-flops (providing the fault no longer exists).

### 2.5 POWER SEQUENCE CABLE

The power sequence cable (Figure 2-6) prevents two or more drives from starting up simultaneously. This could happen, for example, if there is a power failure while several drives are running. If the power is restored before the drives are shut down, the current drawn by all the drive motors starting up could be enough to overload the building circuit breakers.




Figure 2-6 Power Sequence Cable Configuration

The cable consists of three lines: start in progress (SIP), grant, and ground. The SIP line is a parallel connection to all the drives on the power sequence cable. It is normally high. When a drive starts up, however, the drive pulls the SIP line low. No other drive will be able to start while the SIP line is low.

The grant line is connected in series through all the drives on the power sequence cable. The signal coming into a drive from the previous drive on this line is called GRANT-IN. The signal leaving a drive and entering the next drive is called GRANT-OUT. If a drive in the sequence is powered down, the grant line passes directly through that drive, so that GRANT-OUT always matches GRANT-IN. The first drive in the sequence has a jumper plug (Figure 2-6) that ties GRANT-IN to ground on the first drive. When a drive detects a low GRANT-IN, it can start if instructed to do so (assuming SIP is high).

While the first drive is going through its start cycle, it pulls its GRANT-OUT high. This is interpreted by the next drive in the sequence as a high GRANT-IN. Thus, the next drive cannot start up until the first drive has gone through its start-up cycle.

Any drive in the sequence may be stopped and then restarted, but only if all the drives before it are either running or powered down.


# CHAPTER 3 TECHNICAL DESCRIPTION

### 3.1 INTRODUCTION

This chapter provides a technical description of the RM adapter. Each circuit module is described briefly and detailed block diagrams are used to illustrate the operation of various circuit elements. Command execution is described in detail with the aid of command flowcharts.

### 3.2 ADAPTER CIRCUIT MODULES

There are six different types of circuit modules in the RM adapter. Two of these, the port A MASS-BUS transceiver module (M5922) and the port B MASSBUS transceiver module (M5923), are used in pairs. The other four modules, control interface (M7686/M7686-YA), data sequencer (7685/7685-YA/8685), control sequencer (M7684), and drive interface (M7687), are used individually in the RM adapter. Each of these boards is described briefly in the following paragraphs. Figure 3-1 shows the locations of the circuit modules in the logic card cage.



CZ-0308

Figure 3-1 Adapter Circuit Module Locations

### 3.2.1 Control Interface (IF)

The control interface module is used primarily for asynchronous MASSBUS handshaking and register transfer control. This circuit module also contains the RMAS, RMER1, RMER2, RMCS1, RMDT, RMDS, RMOF and RMHR registers. (Refer to Table 2-1.)

### 3.2.2 Data Sequencer (DS)

The data sequencer module controls the flow of data to or from the disk. The logic on this module includes bit-clock and word-clock generation logic, error correcting code logic, and cycle redundancy check logic. The RMDC, RMEC1, RMEC2 and RMDA registers are on this module.

### 3.2.3 Control Sequencer (CS)

The command sequencing logic on this module handles all command execution. Read/write sequencing also occurs on this board and the CS module contains the differential drivers and controls that handle data on cable A going to the drive. Registers RMMR1, RMMR2, RMSN and RMLA are on this module.

### 3.2.4 Drive Interface

The drive interface module is used primarily as an interface for information on cable B between the RM adapter and the drive unit. The information on this cable includes the read and write clocks and the data being transmitted.

### 3.2.5 Port A MASSBUS Transceiver

One of the two port A transceiver modules transmits asynchronous control signals between the MASS-BUS and the IF module. The other module handles synchronous data between the MASSBUS and the DS module.

### 3.2.6 Port B MASSBUS Transceiver

Two port B transceivers are used when the disk drive is configured for dual-port operation. The two port B transceiver modules perform the same functions as the port A modules but are only active when the disk drive is in the port B mode.

### 3.3 POWER-UP SEQUENCING

In a multidrive installation, the power sequence cable that is connected between the backplanes carries three signals (GRANT-IN, GRANT-OUT, and START IN PROGRESS) used to control the power-up sequence. The power sequence cable is described in Paragraph 2.5 of this manual.

Figure 3-2 shows a typical system configuration. The grant line, which handles the GRANT-IN and GRANT-OUT signals, is connected serially through each drive. The START IN PROGRESS (SIP) line is common to all of the drives. Pin 1 of J8 on the backplane of the drive physically closest to the controller is grounded by a jumper plug (Figure 2-6). Thus, the grant signal initially appears low to all the drives on the power sequence cable.




Figure 3-2 Typical Power-Up Configuration

The presence of a low GRANT-IN signal is one of two prerequisites for a drive to be able to start up. The other prerequisite (with respect to the power sequence cable) is that the SIP line be high. The SIP line is high until a drive begins its power-up sequence at which time the SIP line is pulled low. A low SIP line prevents all of the other drives from starting up.

Figure 3-3 shows the flow diagram for the power-up sequence. The sequence of events during power-up is described below.

- 1. With all drive switches in the appropriate position for on-line starting, the start enable line on cable B will assert when the front-panel START switch is pressed.
- 2. In the RM adapter, the conditions listed below are needed to start the sequence.
  - Power supply circuit breakers (CB1 and CB2) are set to ON
  - DC power is OK (from CS)
  - There is GRANT-IN signal from a drive closer to the controller than the drive trying to power up. If this is the first drive in the string, GRANT-IN will always be present because the line is grounded at the backplane.
- 3. The drive attempting to start tests the SIP line to see if another drive is in its power-up sequence. If another drive is already starting up, the drive attempting to start will wait for the other drive to finish its sequence.
- 4. If no other drive is starting up, this drive initiates the actions listed below.
  - Negates POWER SEQUENCE PICK to drive
  - Negates POWER SEQUENCE HOLD to drive
  - Asserts the SIP line to prevent other drives from trying to start-up
- 5. During the time the drive is starting up, it constantly tests for the UNIT READY signal.
- 6. Upon receipt of the UNIT READY signal, the RM adapter issues the GRANT-OUT signal to the next drive and negates the SIP line.
- 7. When the drive has completed its start-up cycle, UNIT READY is asserted to indicate that the spindle is up to speed, the heads are loaded, and no faults exist in the drive.

When UNIT READY is asserted, the drive has finished its start-up sequence and is considered "powered up". If, for some reason, the drive did not start, GRANT-OUT is sent to the other drives to allow them a chance to start. The drive continues sending GRANT-OUT until the fault that prevented its start-up is cleared. Then, a new start-up sequence is initiated in the drive.




Figure 3-3 Power-Up Sequence Flowchart

When a drive is turned off following a successful start-up sequence, the actions listed below occur.

- The START ENABLE line is negated and both pick and hold lines are asserted.
- The start relay de-energizes but the GRANT-OUT signal is still passed along to the next drive.
- The drive starts in the normal manner after the START/RUN switch is pressed again.

### NOTE

Even though a drive is stopped, other drives further out on the string can start-up because the grant line is passed through the powered-down drive.

### 3.4 INITIALIZE SEQUENCE

This sequence places the adapter and drive circuits in a known logic state. Figure 3-4 shows that the sequence starts with the receipt of the MASSBUS INIT signal through either port A or B transceivers.

The MASSBUS INIT signal (whether coming from port A or B) clears the ATA bit in the attention summary register (on the control interface module). The ATA/RMR/INIT PLA generates the signal INIT A/B. This signal goes to E83 (in Figure 3-4) in the control sequencer module and is converted to the MBA CLR signal. The MBA CLR signal performs the functions listed below.

- Clears bit 0 of RMMR1
- Sets on-latch flip-flop
- Clears the enable search latch
- Clears the ECC pattern register (RMEC2)
- Clears both error registers (RMER1 and RMER2)
- Clears any drive faults (if the fault has been removed)

Note that POWER OK (generated at power-on time) or a drive clear command also generates the MBA CLR signal.

### 3.5 DEVICE SELECTION

This circuitry compares the drive select address (in control and status register 2, from the MASSBUS) with the unique code of the device address lines originating in the disk drive.

Figure 3-5 is a functional block diagram of the drive select circuitry. Note that the device select lines (DS0-DS2) utilize the port A and B transceivers and are passed on to the IF module as DRV ADDR 1, 2, 4. The drive address comparator that is used depends upon the port selected by the software. The other input to the comparator is from the disk drive and is available from interface cable A through the CS module. The actual disk address is the other input and originates at the front panel of the disk drive. The front panel has a coded logical address plug (indicating a number from 0 to 7) that is inserted into a socket. The plug output enables switches in the socket and produces three signals: DEV ADS 1, 2 and 4. The logical address plug generates an additional signal called PLUG EN. This signal enables the address comparators and indicates that a logical address plug has been properly inserted into the front panel of the drive.

When the DRIVE SELECT signal from the MASSBUS and DEV ADS signal from the drive match, the output from the address comparators will start the handshake sequence (see Paragraph 3.7), enabling register selection and access in the device.




Figure 3-4 Initialize Sequence Functional Block Diagram




Figure 3-5 Drive Selection Functional Block Diagram

### 3.6 REGISTER SELECTION

The register selection circuitry (Figure 3-6) selects the RM adapter register desired by the software. The five register select lines come through the selected port transceiver and enter the control interface module. The register select lines are then routed to the ATA REQ logic and handshake control and register read/write circuits described in Paragraph 3.7.

### 3.7 HANDSHAKE CONTROL

These circuits (shown as a block diagram in Figure 3-7) establish the timing required during a register read or a register write.

Prior to the actual handshake sequence, the device selection logic compares the DRIVE SELECT signal with the device address and the port selection logic establishes which port is to be used.

The register information is routed to or from the selected register on the control bus lines. The control bus has 16 data lines and one parity line.

### 3.7.1 Register Write

When the RH controller writes information into an RM adapter register, the following sequence occurs.

- 1. The device select lines select the desired drive (Figure 3-5).
- 2. The register select lines select the desired register (Figure 3-6).
- 3. The MASSBUS places the information on the 16 control bus lines and asserts the CTOD line.
- 4. The controller asserts demand (DEM) (Figure 3-7) and initiates the handshake sequence. The timing for this register write is shown in Figure 3-8.
- 5. DEM enables the gray code counter which accesses a new location in the handshake PROM during every cycle of the system clock.

### NOTE

The handshake takes six clock cycles and cannot be interrupted during this time. The other port is inhibited by the TOO LATE signal from the PROM.

- 6. LD BUF signal loads the control bus information into the control line buffer (holding register).
- 7. ASY WRT signal loads the control bus information from the control line buffer into the selected register. If the control and status register 1 (RMCS1) was written, the GO bit will set on the next clock cycle.
- 8. The handshake PROM sends TRA to the controller to indicate that the sequence is complete and that the information has been received.
- 9. The controller negates DEM when it receives TRA from the drive. If the RH controller does not receive TRA within 1.5 microseconds following DEM, the non-existent drive bit will be set.
- 10. Negated DEM negates TRA, and the sequence is complete.




Figure 3-6 Register Selection Block Diagram

Figure 3-7 Register Read/Write Handshaking Block Diagram (Sheet 1 of 2)




Figure 3-7 Register Read/Write Handshaking Block Diagram (Sheet 2 of 2)




Figure 3-8 Handshake Timing for Register Write

#### 3.7.2 Register Read

When the RH controller reads information from a register, the following sequence occurs.

- 1. The device select lines select the desired drive.
- 2. The register select lines select the desired register.
- 3. The controller negates the CTOD line and asserts DEM.
- 4. DEM starts the handshake sequence and the gray code counter accesses the PROM. The timing for this read sequence is shown in Figure 3-9.
- 5. The EN REG TO TIST signal places the information on the control bus.
- 6. LD BUF loads the control line buffer (holding register) from the control bus.
- 7. EN BUF TO TIST places the information on the control bus.
- 8. The handshake PROM sends TRA to the controller to indicate that the contents on the requested register are on the control bus lines.
- 9. The controller negates DEM when it receives the TRA signal. If the RH controller does not receive TRA within 1.5 microseconds following DEM, the non-existent drive bit will be set.
- 10. Negated DEM negates TRA, and the sequence is complete.

#### 3.8 DETAILED BLOCK DIAGRAM

A detailed block diagram of the RM adapter is shown in Figure 3-10. This illustration is referenced throughout this chapter to describe the major functional elements used on each circuit module. Print set page numbers (IF1, DS8, etc.) are also referenced.

#### 3.8.1 Port Transceivers

Two port A transceiver modules (M5922) are used for single-port operation. These modules must be inserted into locations on the RM adapter backplane as shown in Figure 3-1. One port A transceiver receives and transmits all of the asynchronous control signals between the MASSBUS and control interface module via the A control bus as shown in Figure 3-10. The second port A transceiver receives and transmits all the synchronous data information between the MASSBUS and data sequencer module. For dual-port operation, two port B transceivers (M5923) must also be inserted into their specific locations so that all four transceiver positions are occupied.

Each transceiver circuit module is equipped with a switch which allows the module to be enabled or disabled manually. Thus, the transceiver modules for both ports can be plugged into the backplane but either port can be disabled manually if desired. Figure 1-4 shows the switch positions for enabling and disabling the port transceiver modules.

The control information on the MASSBUS enters through the port transceivers into the input multiplexer (IF1). This 17-bit-wide multiplexer selects either control bus A or B for its input. If port A is selected, its 16 control bits and parity bit are placed onto the tristate bus. A parity check is made on this control data by the parity generator and checker circuit (IF2). If the control data on the bus fails the odd parity test, the parity circuit will set the parity error bit (PAR) in error register 1.




Figure 3-9 Handshake Timing for Register Read




Figure 3-10 RM Adapter Block Diagram

#### 3.8.2 RM Adapter Registers

There are 16 registers in the RM adapter. All of these registers are on three circuit modules (control interface, data sequencer, and control sequencer) and access to any register can be gained from the tristate control bus. (Refer to Figure 3-10.)

Attention Summary Register (RMAS) – The RMAS register is not like other addressable registers. It is composed of two flip-flops (one for port A and one for port B) located in each RM adapter. The output of these flip-flops conditions a decoder whose outputs correspond to one of the eight possible drives which can be selected by a single RH controller. Each output is connected to the control bus whose line number corresponds to the number assigned to the drive (and consequently the bit position in the register).

Holding Register (RMHR) – This is an addressable register with no drive function. It is used only by diagnostic software. Whenever writing into any legal register, the same data is concurrently loaded into the holding register. When reading this register, the complement of the register contents is read.

Offset Register (RMOF) - The RMOF register (IF8) is used to hold offset information necessary to move the heads slightly off the track centerline (typically a 250 microinch movement). This register must be loaded prior to issuing an offset command.

Error Register 1 (RMER1) – The RMER1 register (IF10) contains error status indicators for the RM adapter operations and for errors associated with the read data stream.

Error Register 2 (RMER2) – The RMER2 register (IF11) contains error information on the status and performance of the drive.

Control Register (RMCS1) – The RMCS1 register (IF8) is used by both the RM adapter and the RH controller to store the disk commands and operational status. Setting the GO bit causes the drive to recognize the function code in the register. However, actual command execution can only begin after the RUN line has been asserted by a data transfer command.

Drive Status Register (RMDS) - The RMDS register (IF9) contains the operational status indicators for the selected drive.

Drive Type Register (RMDT) - The RMDT register (IF9) allows the program to distinguish between different kinds of drives.

Maintenance Register 1 (RMMR1) – The RMMR1 register (CS8) is used to perform maintenance operations. This register has two distinct 16-bit sections: a read-only section and a write-only section. The write-only section provides a method to control the logic functions of the RM adapter. The read-only section permits monitoring of these operations.

Maintenance Register 2 (RMMR2) - The RMMR2 register (CS9) is used in conjunction with the RMMR1 register to configure the RM adapter in the maintenance mode.

Serial Number Register (RMSN) – The RMSN register (CS7) contains the lowest four digits of the drive serial number. It provides the program with a means to distinguish between different drives connected to the same RH controller. The serial number register is coded (at the factory) from 16 pairs of wirewrap posts on the RM adapter backplane.

Look Ahead Register (RMLA) - The RMLA register (CS7) contains the count of the sector that is currently positioned under the heads. The count value is reset to 0 by the index pulse and is incremented at each sector pulse.

Disk Address Register (RMDA) – The RMDA register (DS11) is used to program the sector and track on the disk to which, or from which, a transfer is desired. The register content is incremented each time a data sector/block is transferred.

Desired Cylinder Register (RMDC) – The RMDC register (DS12) contains the address of the cylinder to which the drive positioner moves the heads for a seek or search.

ECC Position Register (RMEC1) – The RMEC1 register (DS10) contains the address of the error burst within the data field.

ECC Pattern Register (RMEC2) - The RMEC2 register (DS8) contains a reference pattern that a program can use to correct the incorrect data (in memory). A "1" in this register corresponds to a bad bit; a "0" corresponds to a good bit.

#### 3.8.3 RM Adapter PLAs

The RM adapter uses five programmable logic arrays (PLAs) to perform signal testing and error decoding operations. Each PLA has 16 input lines (variables) and 8 output lines (functions). Inside each PLA is a matrix that acts as an input decoder. The particular crosspoint pattern used has been selectively connected by a factory masking procedure. Each device output bit is the product of a match between the PLA input variables with the combinational logic in the input decoder.

In a PLA, some combinations of inputs may have no effect on the output, and some groups of input combinations may generate the same output. These functions are different from a read-only memory (ROM) where all combinations of inputs cause an output to appear.

3.8.3.1 ATA Control/Request PLA – This PLA is used to control the port A or B attention summary registers and to set the port request flip-flops. Each port always has access to its RMAS register. The status of the RMAS register is read through an 8-bit-wide output multiplexer onto the port control bus via its output lines CONT (0-7) OUT L. If port A is requested, the ATA control/request PLA asserts the SET CONT REQ A H line shown in Figure 3-11. To select the port A RMAS register, the PLA asserts RMAS A H. When writing the port A RMAS register, the PLA asserts the WRT ATA DEC A H signal. To read the register, it asserts the TRANS A H signal.




Figure 3-11 Attention Control/Request PLA

3.8.3.2 Error Sum PLA (IF9) – The error sum PLA is used to monitor the error conditions that can occur in the RM adapter or disk drive.

This PLA generates a composite error signal whenever one or more error conditions are detected at its input. An exception error signal is produced and sent to the MASSBUS to indicate that an error condition has occurred during a data transfer. Any class-B error (catastrophic error) causes an abort signal to be asserted. This abort condition terminates any non-data transfer commands immediately and resets the GO bit.

If an abort condition occurs during a data transfer command, the PLA asserts the ABORT L line. This signal causes an END-OF-BLOCK (EBL) pulse to be generated to end the data sequence.

3.8.3.3 ATA, RMR, INIT PLA (IF6) – This PLA is used to generate the attention conditions, to initialize registers, and to detect when a register write attempt was made illegally during a data command sequence. The RMR SET signal out of this PLA indicates a register modification refused (RMR) condition. If bit 2 (RMR) of error register 1 is set, it means that an illegal attempt was made to write into a register before the completion of a data command sequence.

The attention bit in the RMAS register and RMDS register is set when any of several attention conditions are detected by the PLA. For instance, ATA is set for any error condition in the error registers or if the MOL bit changes state. It is also set at the completion of a seek, search, recalibrate, offset, or return-to-centerline command.

- 3.8.3.4 Sector/Track PLA (DS11) This PLA is used in conjunction with the RMDA register to detect when one of several disk address limits are reached. At its input are the five track bits, the five sector bits, and a format bit. From this input information, the PLA indicates when the last sector is reached (sector wraparound), when the last track is reached (track address wraparound), when the last sector and last track are reached, and also whether any invalid sector or track is found in the RMDA register.
- 3.8.3.5 CYL/AOE/IAE PLA (DS12) This PLA is used in conjunction with the RMDC register to indicate when the heads reach the maximum cylinder address on the disk. It also indicates when the last sector address on the disk pack or head/disk assembly (HDA) is reached. Two error conditions are provided by this PLA. It sets the invalid address error (IAE) and the address overflow error (AOE).

#### 3.8.4 Command Sequencer (CS1, CS2)

The command sequencer controls most of the command operations of the RM adapter. During data handling commands, the read/write sequencer controls the data transfer portion of these functions.

The command sequencer is illustrated in Figure 3-12. It consists of a program counter and four PROMs having 256 memory locations each. The counter is used to step through the sequence and to address the PROMs. The counter is held at 0 whenever the GO bit in the control register is cleared.

A branch multiplexer feeds the program counter with address information. This multiplexer selects either the lower four bits of the function code (F0-F3) or the lower four bits of a branch address. At the beginning of any command, the multiplexer strobes the function code into the program counter setting up the command sequencer PROMs. Upon receiving another clock strobe, the multiplexer selects the branch address from the branch address PROM as an input.

The program counter receives the function codes or branch address and proceeds to establish PROM outputs.




Figure 3-12 Command Sequencer
Block Diagram

Various test conditions are monitored by the test bit multiplexer. The output of this multiplexer affects the program counter. If the program counter changes because of a test condition, this change either branches the program counter to a new address or sequences the PROM.

For example, if test condition 3 (D3 input) is selected and the UNIT READY signal is not asserted, a new branch address is loaded into the program counter. When branch on test occurs, the sequencer jumps to the new address and continues its program sequence from the new address.

Some of the more important signals out of the command sequencer PROMs are given below. The ENABLE SEARCH signal enables the sector compare circuit (CS5) to look for a sector match with the sector address in the disk address register. Once this match is detected, SECTOR COMPARE is issued to the read/write sequencer. The match allows this sequencer to begin controlling the reading and writing of data.

The EN CYLINDER, EN HEAD, EN CONTROL, EN OFFSET, and RECAL signals permit positioning and control information to be transmitted by the differential drivers (CS6) to the drive. The TAG signal is used in conjunction with the EN CYLINDER, EN HEAD and EN CONTROL signals to select the appropriate tag line for transmisstion to the drive.

#### 3.8.5 Read/Write Sequencer (CS4)

The read/write sequencer controls the format synchronization to enable the reading and writing of data.

Figure 3-13 shows that the read/write sequencer consists of a word counter and three  $512 \times 8$  PROMs. As long as SECTOR COMPARE H is unasserted, the counter remains cleared. As soon as SECTOR COMPARE becomes asserted, the counter increments and provides the addressing for the PROMS. Clocking for the counter is provided by the word clock. The read/write PROM (E72) generates timing for the seven major subdivisions of each sector. These subdivisions are listed below.

- 1. Sector gap and sync byte
- 2. Header area
- 3. CRC
- 4. Header gap and sync byte
- 5. Data area
- 6. ECC area
- 7. Postamble

The E81 and E90 PROMs control the reading or writing of a sector data area. One signal out of these PROMs is PROM LOOK FOR SYNC (PLFS). This signal inhibits the bit counter on DS4 from incrementing during the gap areas. When the sync byte in either the header or data area is detected, the BRANCH signal allows the word counter to branch to a count that corresponds to either the start of the header or data areas of a sector.

The BRANCH signal forces the counter to be in sync with the sector, so that the counter will be able to accurately keep track of the number of data words the head is into the sector. The BR RD TO WRT signal is used in a write data command to negate READ GATE (following the reading of header words) and to assert write gate.

E92 in Figure 3-13 prevents a race condition from occurring during a write header and data command (FORMAT H). FORMAT H is synchronized with the WORD CLK.




Figure 3-13 Read/Write Sequencer Block Diagram

#### 3.8.6 Data Sequencer Data Paths

Although the read/write sequencer is located on the control sequencer module (M7684), the data paths are on the data sequencer module (M7685, M7685-YA, or M8685). Paragraphs 3.8.6.1 and 3.8.6.2 describe the write and read paths, respectively.

3.8.6.1 Write Path – Figure 3-14 shows the path taken by data during a write command. Assuming port A is selected, data words requested from the MASSBUS are loaded into the data buffer (DS1) one word at a time. The shift register is parallel loaded from the data buffer register and from here the data is serially shifted to the right.

The serial output (SR00 H) from the shift register is sent to three places. One path takes the data to the CRC circuit (DS5) (for CRC generation during the header write) and to the ECC circuit (DS8, DS10) (for ECC generation during the data write), where it can be checked or corrected. The second path presents the serial data to a series of gates on DS7 that act like a multiplexer. This multiplexer can select its output data from one of three sources at its input. It can select the serial shift register data (SR00 H), or a CRC output word, or an ECC pattern out of the ECC pattern register (RMEC2). The input that is selected depends upon what portion of a sector format is being written and also which command was issued. Write data, together with write clock, is transmitted via cable B to the disk drive. The third path allows a parity check to be made on this serial data as it leaves the shift register. The logic for the parity generator and checker is shown on page DS3 of the RM adapter print set.

3.8.6.2 Read Path – Figure 3-15 shows the path taken by data during a read command. The data being read from the disk enters the RM adapter via drive cable B. The data enters and leaves the differential receivers (on module M7687) on the read data line in sync with the read clock generated by the disk. A branch of the read data is fed to the CRC (DS5) and ECC (DS8, DS10) circuits where the header words and data words can be checked for CRC and ECC errors, respectively. The read data is shifted serially into the shift register, a parity bit is added, and the data is then loaded in parallel into the data buffer (DS1). As the read data leaves the data buffer, a comparison is made between the first two header words only to be sure they match the desired-cylinder, sector, and track address information stored in the RMDC and RMDA registers. The read data from the data buffer is then inverted and sent over the data out bus to whichever port is selected.

#### 3.9 COMMAND EXECUTION

All command execution is handled by the command sequencer after the GO bit is set. As long as the GO bit in the control register is cleared, the program counter on CS1 remains reset to 0.

On the first clock pulse after the GO bit becomes active, the sequencer jumps to a PROM address specified by the function code excluding bit F4. Function code bit F4 indicates a data command and is monitored as 1 of the 16 test conditions later on in the microcode sequence.

After the sequencer jumps to the PROM address specified by the function code, further sequencing depends upon the type of command. There are three types of commands.

#### Type 1: Command Immediate

In this type of command, the sequencer jumps to the function code and then immediately ends by resetting GO. The operation performed by the command occurs immediately on decoding the function. The following commands fall into this category.

- No-op command
- Release command
- Read-in-preset command
- Drive clear command
- Pack acknowledge command




Figure 3-14 - Write Data Flow Path Diagram




Figure 3-15 Read Data Flow Path Diagram

#### Type 2: Command Immediate with ATA

These are mechanical motion commands where the sequencer jumps to the function code, executes a sequence (i.e., mechanically positions the heads), sets ATA, and resets GO. The following commands fall into this category.

- Offset command
- Return-to-centerline (RTC) command
- Recalibrate command
- Seek command
- Search command

#### Type 3: Data Transfer Commands

These are the commands that cause data to be transferred to or from the disk. In executing these commands, the command sequencer jumps to the function code, then jumps to address 128, executes a sequence, and then loops during enable search. When the desired sector is found, the read/write sequencer synchronizes with the sector format, transfers the appropriate data, and ends the sector with an end-of-block (EBL) pulse. Upon receiving this pulse, the command sequencer continues through its program and ends by resetting GO. The following commands fit into this category.

- Read data command
- Read header and data command
- Write check data command
- Write check header and data command
- Write data command
- Write header and data command

#### 3.9.1 Command Immediate Execution

Command immediate causes a jump directly from the function code location to the end where reset GO L is asserted. (All PROM addresses listed below are in octal.)

#### 3.9.1.1 No-Op Command - This command simply resets the GO bit.

PROM ADDR (DEC)	PROM Instruction	Active Signals
0 = Start	Branch to Function	BRANCH H
1 = Function	Branch to End	SET PULSE L
176 = End	Reset GO	END RESET GO L

3.9.1.2 Drive Clear Command – This command clears any drive errors if the cause of the error is no longer present. It also clears the bits indicated in the following registers.

RMDS	Bits 14 and 15
RMER1	All bits
RMER2	All bits
RMAS	All bits
RMMR1	All bits
RMEC2	All bits

PROM ADDR (DEC)	PROM Instruction	Active Signals
0 = Start 11 = Function	Branch to Function Branch to DRV CLR	BRANCH H SET PULSE L BRANCH H
175 = DRV CLR 176 = End	Increment Reset GO	DRIVE CLR L RESET GO L

3.9.1.3 Release Command – This command performs a drive clear function and then releases the drive for use by the other port.

PROM ADDR (DEC)	PROM ADDR (DEC) PROM Instruction			
0 = Start	Branch to Function	BRANCH H		
13 = Function	Branch to End	SET PULSE L RELEASE CMD L		
176 = End	Reset GO	END RESET GO L		

3.9.1.4 Read-In Preset Command – This command sets the volume valid bit (06) in the drive status register for the port that issued the command. It also clears all bits in the RMDC and RMDA registers as well as clearing the following bits in the offset register (bits 7, 10, 11, and 12).

PROM ADDR (DEC)	PROM Instruction	Active Signals
0 = Start 21 = Function	Branch to Function Branch to End	BRANCH H SET PULSE L
176 = End	Reset GO	READ IN CMD L RESET GO L

3.9.1.5 Pack Acknowledge Command – This command must be issued before any data transfer or positioning command if the disk drive has gone off- and on-line again (i.e., MOL changes state). This command sets volume valid (bit 6 in the drive status register). Note that volume valid is generated from ROM (E50 on IF6).

PROM ADDR (DEC)	PROM Instruction	Active Signals
0 = Start 23 = Function	Branch to Function Branch to End	BRANCH H SET PULSE L
176 = End	Reset GO	SET VV H RESET GO H

#### 3.9.2 Command Immediate with ATA Execution

These commands are executed exactly like a command immediate, except that the attention bit (ATA) is set while resetting the GO bit to flag the end of the command.

3.9.2.1 Offset Command - In disk drives where the offset command is used, the command sets the offset mode flip-flop in the RM adapter and conditions the adapter for an offset sequence during the next read data command. When this occurs, the ATA flip-flop is set, completing the command.

PROM ADDR (DEC)	PROM Instruction	Active Signals
0 = Start	Branch to Function	BRANCH H
15 = Function	Branch to ATA	SET PULSE L OFFSET CMD L
177 = ATA + End	Set ATA Reset GO	P SET ATA L RESET GO L

OFFSET CMD L sets the offset mode flip-flop.

The offset request is not sent to the drive until TAG 3 occurs during the read data transfer command. When TAG 3 and TAG BUS 2 or 3 (depending upon the direction of offset) is asserted, the drive negates ON CYL until the offset is complete. When the offset is complete, the drive asserts ON CYL. At this time, the RM adapter asserts TAG BUS 1 (READ GATE) after recognizing the sector pulse. When the data transfer is finished, TAG 3 is negated and the drive returns to centerline. As long as the offset mode flip-flop is set, the offset request is sent to the drive for each data transfer operation. At the completion of the read data transfer operation or the last sector, the drive returns the heads to track centerline.

The offset mode flip-flop is reset by the conditions listed below.

- Loading of the desired cylinder register (indicating a seek to a new cylinder)
- An implied seek
- Return-to-centerline command

3.9.2.2 Return-To-Centerline Command – This command resets the offset mode flip-flop and allows a four millisecond delay for the drive to complete the return-to-centerline movement. The ATA flip-flop is then set completing the operation.

PROM ADDR (DEC)	PROM Instruction	Active Signals
0 = Start	Branch to Function	BRANCH H
17 = Function	Branch to ATA	SET PULSE L
19 = Function	Branch to End	RET TO CNT L
177 = ATA + End	Set ATA Reset GO	P SET ATA L RESET GO L

RET TO CNT L resets the offset mode flip-flop.

- 3.9.2.3 Recalibrate Command This command positions the heads over cylinder 0 and sets the current cylinder address register to 0. Figure 3-16 shows a flowchart of this command. The command begins by testing function code bit 4 and UNIT READY. (F4 is tested to determine if this could be a data command.) UNIT READY is tested to ensure that all interlock conditions are met in the disk drive. The sequencer then checks to see whether any abort conditions are present. The control tag, together with control bus bit 7, is then sent to the disk drive. At this point, the on latch is tested to be sure the drive has accepted the command and has initiated motion of the heads. If it passes this test, the sequencer then waits for ON CYLINDER to become active again, indicating that the heads are over the correct cylinder. It then sets the ATA bit and resets GO.
- 3.9.2.4 Seek Command This command causes the heads to move to the cylinder address specified in the RMDC register. The command is complete when the current cylinder in the drive equals the desired cylinder. A flowchart of this command is provided in Figure 3-17. All commands begin by testing unit ready and F4 to see if the drive is busy and whether this function is a data command. If the sequencer passes these tests and there are no abort conditions present, it issues TAG 1 and cylinder information to the drive. The SET PULSE has already reset the on-latch flip-flop and the sequencer now waits for ON CYLINDER to become active again. When ON CYLINDER is detected, the sequencer then jumps to the end where the sequencer sets ATA and resets GO.
- 3.9.2.5 Search Command This command searches for the desired cylinder and sector address and interrupts the CPU when the desired sector is under the heads. A flowchart for this command is shown in Figure 3-18. Like all other commands, it begins by testing drive UNIT READY, F4, and abort conditions. After testing ABORT, the sequencer jumps to decimal address 144 and uses the implied seek portion of a data command. It issues TAG 1 and cylinder information to the drive and then tests the occupied bit to determine if the sequence should continue the search.

Occupied will always be 0 during a search command but will be a 1 during the implied seek/search portion of the data transfer command. If occupied = 0, the search routine continues. The SET PULSE has already reset the on latch flip-flop so the sequencer waits for ON CYLINDER to become active. When it does so, indicating that the heads are on cylinder, the sequencer then asserts the ENABLE SEARCH signal, starting the search for the correct sector. Each sector is continuously compared with the contents of the disk address register until a match is found. At this point, if no error conditions are present to cause an abort, the SECTOR COMPARE signal causes the sequencer to jump to the end of its routine, setting ATA and resetting the GO bit.

### 3.9.3 Data Transfer Command Execution

All data commands are executed by the same routine which starts at decimal address 128. Prior to the routine, command execution is similar to other commands. That is, the sequencer starts at 0 and jumps to the function and then to the routine.

The data routine consists of five consecutive segments. They are as follows.

- 1. Check initial conditions
- 2. Execute an implied seek and head selection
- 3. Execute an offset (if required)
- 4. Execute a search and data transfer
- 5. Continue or terminate




Figure 3-16 Recalibrate Command Flowchart




Figure 3-17 Seek Command Flowchart (Sheet 1 of 2)




Figure 3-17 Seek Command Flowchart (Sheet 2 of 2)




Figure 3-18 Search Command Flowchart

A data command flowchart is presented in Figure 3-19. Before executing the data command, the microcode checks for a drive ready condition. Next, the microcode checks for any abort conditions. If an abort is indicated, the command terminates at this point. The microcode then checks the RUN line on the MASSBUS interface. The command proceeds if the RUN line is active. If not, the program loops on checking for an abort condition or an active RUN line. If the RUN line does not become active within 50 milliseconds after the GO bit is set, a timeout causes an abort condition.

- The second segment of the program involves the implied seek. Seek execution starts at decimal 144 address and increments up to location 156. During this portion of the microcode, all signals required for seek execution become active. EN CYLINDER, which becomes active first, is used to enable the outputs of the desired cylinder register onto the bus lines to the drive. The TAG H signal is gated with EN CYLINDER to generate TAG 1 to the drive. On the leading edge of TAG 1, the drive strobes the tag bus lines. On the trailing edge of TAG 1, the drive initiates the seek. The sequencer then checks the occupied bit to determine whether to perform a search command or a data command. The ON LATCH flip-flop is checked to ensure that head motion was initiated. If occupied is not asserted, the sequencer initiates a search command. If asserted, the search will still be performed, but a data transfer command will follow.


Head selection begins at decimal address 157 of the command sequencer and continues to location 165. During this period, the sequencer asserts EN HEAD to gate the output of the desired address register onto the drive bus lines. The TAG H line is asserted and gated with EN HEAD to generate TAG 2 to the drive. The drive selects the new head on the trailing edge of TAG 2. The microcode includes a five microsecond waiting period after head selection to allow the heads to settle and provide reliable data.

After head selection has been completed (and during the head settling time), ON CYLINDER is checked. If not active, the sequencer loops and checks for any aborts. The sequencer stays in this loop for 500 milliseconds. If ON CYLINDER does not become active within this time, the sequencer will abort the command.

The third segment of the microcode permits offset commands to be executed provided the offset flip-flop has been set by the offset command. When the offset flip-flop is set, the sequencer asserts EN CONTROL to move the offset direction bit from the offset register to the tag bus lines. The sequencer then asserts TAG H and gates this signal with EN CONTROL to generate TAG 3 which goes to the disk drive. ON CYLINDER is tested and allows the sequencer to advance to the next segment when ON CYLINDER becomes active at the completion of the offset operation. The sequencer causes an abort condition if ON CYLINDER does not become active within 500 milliseconds.

The fourth segment of the microcode starts the search routine when the command sequencer asserts the EN SEARCH signal. The sequencer loops until either the correct sector is found and the entire sector has been transferred, or until a timeout occurs. If a timeout occurs, the command is aborted. (The timeout occurs if there is no match between the sector count from the drive and the desired address sector within three revolutions.) When the correct sector is found (SECTOR COMPARE is true), the read/write sequencer takes control and executes a read or write sequence for one sector. At the end of that sector, an EBL pulse is generated to notify the command sequencer that it may proceed.

The fifth segment of the microcode determines whether or not the command should continue. The microcode determines this by checking to see if an implied seek is needed, a new head is to be selected, or if the sequence should proceed to the next sector. If none of these functions is required and the sequencer resets the GO bit, the command terminates.






Figure 3-19 Data Transfer Command Flowchart (Sheet 2 of 2)

3.9.3.1 Write Data Execution – During a write data command, the RM adapter transfers 256 data words onto the disk for each sector specified by the controller. The RM adapter also generates a sync byte to precede the data field and a 32-bit ECC word after it. If the adapter detects an error (such as CRC, HCE, FMT or BSE) in the header, it aborts the command.

Figure 3-20 is a flowchart of the write data command. As with all data commands, the read/write sequencer takes control of the sector format synchronizing after a search is executed and a sector match is found. This results in the assertion of sector compare which permits the read/write PROM program counter to begin incrementing. The microcode asserts READ GATE at the word and sector count of 4 and then begins looking for the sync byte at word and sector count 11. After sync byte is detected, the first header word is read from the disk into the buffer at count 128. The header is then compared with the desired cylinder address. At count 129, the second header word is read from the disk and compared with the desired disk address register. At this point, the CRC word is read from the disk and checked for an HCRC error. This concludes the read header portion of the write command. The read gate is disabled, and write gate is enabled by the BR RD TO WRT L signal.

The write portion of the command begins by writing the header gap and sync byte on the disk. Data is then requested from the MASSBUS, 256 data words are written, and the data is gated to the ECC generation circuits during the writing process.

At this point, the RM adapter generates two ECC words and writes them on the disk followed by a postamble which completes the sector. The microcode then generates an EBL pulse to notify the command sequencer that it has finished the data portion of the command.

3.9.3.2 Read Data Execution - Figure 3-21 shows the flowchart for a read data command. The first 13 blocks in a read data command are the same as a write data command. Therefore, these blocks are not duplicated on this flowchart. These blocks are shown in Figure 3-20.

This flowchart deals with the operation of the read/write sequencer from the time it receives a SEC-TOR COMPARE signal until the end of that sector. When the command sequencer has finished the seek and head selection operations, it asserts EN SEARCH which initiates a search for the correct sector. When a sector match is found, the sequencer sets SECTOR COMPARE and the read/write sequencer begins incrementing. The READ GATE signal is enabled at word and sector count 4. At word and sector count 11, LOOK FOR SYNC is asserted and the counter is stopped. When the sync byte is detected, the word clock is started again. Beginning from clock pulse 128, the first header word is read into the data buffer and compared with the desired cylinder address. The format bit and bad sector flags are also checked at this time.

At count 129, a second header word is read from the disk and compared with the disk address register. If this is a read header and data command, both of these words are sent to the MASSBUS with SCLK pulses. At count 130, the CRC word is read and checked for HCRC errors. The read gate is disabled while testing for errors. The read gate is then enabled again at count 132 and looking for data sync begins at count 136. After sync is detected, data words are read from count 161 until a total of 256 data words are read. Each data word is shifted into the data buffer and through the ECC logic and parity generation circuitry and then onto the MASSBUS with a SCLK pulse. At count 417 and 418, two ECC words are read and compared with the words generated by the ECC logic for DCK errors. If no errors are found, an EBL pulse is generated to signal the command sequencer that the current sector has been read.




Figure 3-20 Write Data Command Flowchart

#### READ/WRITE SEQUENCER OUTPUTS WORD P EN CRC OUT BR RD TO WRT 130 COUNTER PROM FUNCTION THE FLOW FOR READ DATA COMMAND IS THE SAME AS 132-417 P READ GATE 000-121 P EN CRC/ECC WRITE DATA COMMAND UP TO WHEN READ GATE IS P LFS, BRANCH (TO 161) P PRE CLEAR CRC/ECC 136 001 START COUNTER DISABLED AND A CHECK BRANCH TO 161 IS MADE FOR ANY HEADER P DATA EN SCLK 004-129 P READ GATE 161-416 READ 256 DATA OR CRC WORD ERRORS. WORDS FROM DISK REFER TO FLOW FOR LAST READ DATA P LFS, BRANCH (TO 128) 416 011 CHECK ECC WRITE DATA CMD FOR 1ST 13 BLOCKS. P HEADER AREA (FMT & CYL) 417-418 P EN ECC OUT 128 P HEADER AREA (TRK & SECTOR) 419 P EN EBL 129 **READ 2 ECC** WORDS AND CHECK FOR DATA NOTE: THE WORD COUNT AND PROM CHECK ERROR FUNCTIONS ARE THE SAME FOR READ HEADER HEADER AND DATA COMMAND, EXCEPT AT COUNTS ANY NO AND DATA 128 AND 129. SCLK IS GENERATED SO ERRORS READ THE 2 HEADER WORDS CAN BE SENT TO MEMORY. ERROR DATA ABORT, GO BACK YES NO CORRECTION YES CHECK TO COMMAND INHIBIT ERROR SEQUENCER INCREMENT CTR. STOP WORD CLOCK ENABLE READ YES CALCULATE ECC GATE AT COUNT NO POSITION AND PATTERN 132 DETERMINE IF GENERATED CORRECTABLE OR EBL NOT CORRECTABLE STOP COUNTER AND LOOK FOR DATA SYNC AT COUNT 136 **RETURN TO** COMMAND SÈQ. RETURN TO COMMAND AND TEST FOR SEQ. FORCE EBL TO CONTINUE OR ALLOW ABORT TERMINATE SYNC CZ-0038 DETECTED YES

Figure 3-21 Read Data Command Flowchart

3.9.3.3 Write Header and Data Execution – This command formats the disk with gaps, headers, and data for specified sectors. The RH controller supplies 2 header words and 256 data words for each sector. The RM adapter generates the gaps including sync bytes, CRC word, and ECC words.

Figure 3-22 is a flowchart of the write header and data command. Once the sector compare signal is asserted, the read/write sequencer assumes control over the sector formatting. The read/write sequencer enables the word clock and write gate, and begins writing 27 bytes of 0s plus a sync byte on the disk. It then requests the two appropriate header words from the MASSBUS and writes them while generating their CRC code. Next, the read/write sequencer writes this CRC word and 17 bytes of data preamble on the disk. The preamble is ended by writing a sync byte, indicating the beginning of the data field. At this point, the RM adapter starts requesting data from the MASSBUS. A total of 256 data words are written followed by their 2-word ECC pattern. The postamble is the last to be written before generating an EBL pulse to notify the command sequencer to resume control.




Figure 3-22 Write Header and Data Command Flowchart

# CHAPTER 4 RM ADAPTER APPLICATIONS

#### 4.1 INTRODUCTION

The first three chapters of this manual provide a general description of the RM adapter and its operation. This chapter, however, covers adapter modifications that must be made to compensate for different disk drive operating characteristics and special features.

#### 4.2 ADAPTER DIFFERENCES


Adapter modifications are required because of differences in drive spindle speeds, disk storage capacities, number of tracks, special features such as skip sectoring, and whether or not the drive is equipped with the dual-port option. In order to compensate for these differences, the adapter changes that are required include such things as the addition or removal of jumper connections, the use of different data sequencer circuit modules, and changes in the bit assignments within the adapter registers.

The pages that follow provide separate coverage for each RM adapter/disk drive combination. Each section provides the information listed below.

- Adapter physical configuration
- Adapter mounting position within the cabinet
- Drive-type jumper connections on adapter backplane
- Circuit modules used
- Adapter register summary for specific drive involved
- Special wiring connections (if applicable)

Refer to Figure 1-4 for the locations of the drive-type connections and the circuit modules within the adapter card cage.

## 4.3 RM02 ADAPTER/DISK DRIVE COMBINATION



BACKPLANE AND CARD CAGE MOUNTED VERTICALLY

Figure 4-1 RM02 Adapter Configuration





Figure 4-2 Adapter Position in Cabinet

Rear View of J1 on Adapter Backplane



JUMPER 5-6:

IN FOR PORT A ONLY;

OUT FOR EITHER PORT

OR DUAL PORT

JUMPER 3-4: IN

Figure 4-3 RM02 Drive-Type Jumper Connections

Table 4-1 RM02 Adapter Circuit Modules

Module No.	Quantity	Description						
M5923	2*	Port B transceiver						
M5922	2	Port A transceiver						
M7686/M7686-YA	1**	Control interface						
M7685/M7685-YA/M8685	1***	Data sequencer						
M7687	1	Drive interface						
M7684	1	Control sequencer						

<sup>\*</sup> Used when equipped with dual-port option.

<sup>\*\*</sup> YA version used when dual-port switches are mounted on cabinet door.

<sup>\*\*\*</sup> Any module can be used. M8685 is the newest version.


REGISTER DESIGNATION	REGISTER NAME	UNIBUS ADDRESS	MASS								BIT ASS	SIGNME	NTS'							READ OR
				15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00	WRITE
RMCS1	CONTROL ①	(776700)	00	0	0	1	0	DVA	0	0	0	0	0	F4	F3	F2	F1	FO	GO	READ/WRITE
① SHARED WITH	CONTROLLER			① DEP	ENDS O	N CONT	ROLLE	USED	·	<b>4</b>	·		· · · · · · · · · · · · · · · · · · ·			<u></u>				
RMDA	DISK ADDRESS	(776706)	05	0	0	0	TA 16	TA 8	TA 4	TA 2	TA 1	0	0	0	SA 16	SA 8	SA 4	SA 2	SA 1	READ/WRITE
RMDS	DRIVE STATUS	(776712)	01	ATA	ERR	PIP	MOL	WRL	LBT	PGM	DPR	DRY	w	0	0	0	0	0	ОМ	READ
RMER1	ERROR REGISTER NO. 1	(776714)	02	DCK	UNS	OPI	DTE	WLE	IAE	AOE	HCRC	HCE	ECH	WCF	FER	PAR	RMR	ILR	NLF	READ/WRITE
RMAS	ATTENTION SUMMARY	(776716)	04	0	0	0+	0	0	0	0	0	ATA 7	ATA 6	ATA 5	ATA 4	ATA 3	ATA 2	ATA 1	ATA 0	READ/WRITE
RMLA	LOOK AHEAD	(776720)	07	0	0	0	0	0	SC 16	SC 8	SC 4	SC 2	SC 1	0	0	0	0	0	0	READ.
																				_
RMMR1	MAINTENANCE REGISTER NO. 1	(776724)	03	OCC DBCK	R/G DBEM	EBL DEBL	REX MSEN	ESRC MCLK	PLFS	ECRC MUR	PDA MOC	PHA MSER	CONT	WC MS	EECC	WD MWP	LS MI	LST MSC	DMD	READ WRITE
					l	٠	L	<u> </u>	<u> </u>	L	L	L	L	L	<b></b>		<b></b>	<b></b>	<u></u> _	) ·
RMDT	DRIVE TYPE	(776726)	06	0	0	MOH 1	0	DRQ	0	0	DT 8	DT 7	DT 6	DT 5	DT 4	DT 3	DT 2	DT 1	DT O	READ
ŀ				L	l	L	L			L	L	L	L	L	<b></b>	1	<b>.</b>	ı	L	CZ-0329

Figure 4-4 RM02 Adapter Register Summary (Sheet 1 of 2)

	REGISTER DESIGNATION	REGISTER NAME	U <b>NIBUS</b> ADDRESS	MASSBI								BIT AS	SIGNME	NTS							
					15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00	1
	RMSN	SERIAL NUMBER	(776730)	10	SN 9000	SN 4000	SN 2000	SN 1000	SN 800	SN 400	SN 200	SN 100	SN 80	SN 40	SN 20	SN 10	SN 8	SN 4	SN 2	SN 1	READ
	RMOF	OFFSET	(776732)	11	0	0	0	FMT 16 <sub>①</sub>	ECI	НСІ	0	0	OFF DIR	0	0	0	0	0	0	0	READ/WRITE
	① 1 = 16-BIT WORD FORMAT; 0 = 18-BIT FORMAT																				
	RMDC	DESIRED CYLINDER	(776734)	12	0	0	0	0	0	0	DC 512	DC 256	DC 128	DC 64	DC 32	DC 16	DC 8	DC 4	DC 2	DC 1	READ/WRITE
																					•
	RMHR	HOLDING REGISTER	(776736)	13	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	READ
																					-
	RMMR2	MAINTENANCE REGISTER NO. 2	(776740)	14	RQA	RQB	TAG	TEST BIT	cc	СН	88 9	88 8	8 <b>8</b> 7	<b>BB</b> 6	88 5	88 4	88 3	88 2	B8 1	<b>88</b> 0	READ
																					_
	RMER2	ERROR REGISTER NO 2	(776742)	15	BSE	SKI	OPE	IVC	LSC	LBC	0	0	DVC	0	0	0	DPE	0	0	0	READ/WRITE
			·																		
	RMEC1	ECC POSITION	(776744)	16	0	0	0	P 4096	P 2048	P 1024	P 512	P 256	P 128	P 64	P 32	P 16	P 8	P 4	P 2	P 1	READ
																					_
,	RMEC2	ECC PATTERN	(776746)	17	0	0	0	0	0	PAT 11	PAT 10	PAT 9	PAT 8	PAT 7	PAT 6	PAT 5	PAT 4	PAT 3	PAT 2	PAT 1	READ
								•					***********		<u> </u>		·				-

Figure 4-4 RM02 Adapter Register Summary (Sheet 2 of 2)

## 4.4 RM03 ADAPTER/DISK DRIVE COMBINATION



BACKPLANE AND CARD CAGE MOUNTED VERTICALLY

Figure 4-5 RM03 Adapter Configuration





Figure 4-6 Adapter Position in Cabinet

Rear View of J1 on Adapter Backplane



JUMPER 5-6: IN FOR PORT A ONLY; OUT FOR EITHER PORT OR DUAL PORT

JUMPERS 1-2, 3-4: IN

Figure 4-7 RM03 Drive-Type Jumper Connections

Table 4-2 RM03 Adapter Circuit Modules

Module No.	Quantity	Description
M5923	2*	Port B transceiver
M5922	2	Port A transceiver
M7686/M7686-YA	1**	Control interface
M7685/M7685-YA/M8685	1***	Data sequencer
M7687	1	Drive interface
M7684	1	Control sequencer

<sup>\*</sup> Used when equipped with dual-port option.

<sup>\*\*</sup> YA version used when dual-port switches are mounted on the cabinet door.

<sup>\*\*\*</sup> Any module can be used. M8685 is the newest version.


REGISTER DESIGNATION	REGISTER NAME	UNIBUS ADDRESS	MASS ADDR								BIT ASS	SIGNME	NTS'							READ OR
				15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00	WRITE
RMCS1	CONTROL ①	(776700)	00	0	0	0	0	DVA	0	0	0	0	0	F4	F3	F2	F1	FO	GO	READ/WRITE
① SHARED WITH	I CONTROLLER			① DEP	ENDS O	N CONT	ROLLE	RUSED		·		<b></b>	L	L			<u> </u>	<u></u>		•
RMDA	DISK ADDRESS	(776706)	05	0	0	0	TA 16	TA 8	TA 4	TA 2	TA 1	0	0	0	SA 16	SA 8	SA 4	SA 2	SA 1	READ/WRITE
						<b>T</b>				<b>,</b> .	,					,				,
RMDS	DRIVE STATUS	(776712)	01	АТА	ERR	PIP	MOL	WRL	LBT	PGM	DPR	DRY	8	0	0	0	0	0	ОМ	READ
																				-
RMER1	ERROR REGISTER NO. 1	(776714)	02	DCK	UNS	OPI	DTE	WLE	IAE	AOE	HCRC	HCE	ECH	WCF	FER	PAR	RMR	ILR	ILF	READ/WRITE
RMAS	ATTENTION SUMMARY	(776716)	04	0	0	0	0	0	0	0	0	ATA 7	ATA 6	ATA 5	ATA 4	ATA 3	ATA 2	ATA 1	ATA 0	READ/WRITE
																				•
RMLA	LOOK AHEAD	(776720)	07	0	0	o	0	0	SC 16	SC 8	SC 4	SC 2	SC 1	0	0	0	0	0	0	READ
						<b></b>	L			•			<del> </del>	·					<b>L</b>	•
RMMR1	MAINTENANCE REGISTER NO. 1	(776724)	03	осс	R/G	EBL	REX	ESRC	PLFS	ECRC	PDA	PHA	CONT	WC	EECC	WD	LS	LST	DMD	READ
				DBCK	DBEM	DEBL	MSEN	MCLK	MRD	MUR	MOC	MSER	MDF	MS	L	MWP	MI	MSC	DMD	WRITE
					l	l			r	Ι	T	T		T				I	Γ	1
RMDT	DRIVE TYPE	(776726)	06	0	0	MOH 1	0	DRQ	0	0	DT 8	DT 7	DT 6	DT 5	DT 4	DT 3	DŤ 2	DT 1	DT O	READ
																				67.6959

Figure 4-8 RM03 Adapter Register Summary (Sheet 1 of 2)

REGISTER DESIGNATION	REGISTER NAME	UNIBUS ADDRESS	MASSE								BIT AS	SIGNME	NTS							
RMSN	SERIAL NUMBER	(776730)	10	15 SN 8000	14 SN 4000	13 SN 2000	12 SN 1000	11 SN 800	10 SN 400	09 SN 200	08 SN 100	07 SN 80	06 SN 40	05 SN 20	04 SN 10	03 SN 8	02 SN 4	01 SN 2	00 SN 1	READ
RMOF	OFFSET	(776732)	11	0 1 =	0 16-BIT \	O WORD F	FMT 16 ① ORMAT		HCI BIT FO	0 RMAT	0	OFF DIR	0	0	0	0	0	a	0	READ/WRITE
RMDC	DESIRED CYLINDER	(776734)	12	0	0	0	0	0	0	DC 512	DC 256	DC 128	DC 64	DC 32	DC 16	DC 8	DC 4	DC 2	DC 1	READ/WRITE
RMHR	HOLDING REGISTER	(776736)	13	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	READ
RMMR2	MAINTENANCE REGISTER NO. 2	(776740)	14	ROA	RQB	TAG	TEST BIT	сс	сн	- <b>BB</b> - 9	88 8	8B 7	88 6	<b>88</b> 5	BB 4	BB 3	BB 2	88 1	88 0	READ
RMER2	ERROR REGISTER NO. 2	(776742)	15	BSE	SKI	OPE	IVC	LSC	LBC	0	0	DVC	0	0	0	DPE	0	0	0	READ/WRITE
RMEC1	ECC POSITION	(776744)	16	0	0	0	P 4096	P 2048	P 1024	P 512	P 256	P 128	P 64	P 32	P 16	P 8	P 4	P 2	P 1	READ
RMEC2	ECC PATTERN	(776746)	17	0	0	0	0	0	PAT 11	PAT 10	PAT 9	PAT 8	PAT 7	PAT 6	PAT 5	PAT 4	PAT 3	PAT 2	PAT 1	READ .

Figure 4-8 RM03 Adapter Register Summary (Sheet 2 of 2)

## 4.5 RM05 ADAPTER/DISK DRIVE COMBINATION



BACKPLANE AND CARD CAGE MOUNTED HORIZONTALLY

Figure 4-9 RM05 Adapter Configuration





Figure 4-10 Adapter Position(s) in Cabinet

Rear View of J1 on Adapter Backplane



JUMPER 5-6:

IN FOR PORT A ONLY; OUT FOR EITHER PORT OR DUAL PORT

Figure 4-11 RM05 Drive-Type Jumper Connection

Quantity Per Adapter **Description** Module No. 2\* Port B transceiver M5923 M5922 2 Port A transceiver M7686-YA Control interface 1 M7685-YA/M8685 Data sequencer Drive interface M7687 Control sequencer M7684

Table 4-3 RM05 Adapter Circuit Modules

<sup>\*</sup> Used when equipped with dual-port option.

<sup>\*\*</sup> Either module can be used. M8685 is the newer version.




Figure 4-12 RM05 Adapter Register Summary (Sheet 1 of 2)





Figure 4-12 RM05 Adapter Register Summary (Sheet 2 of 2)

### 4.6 RM80 ADAPTER/DISK DRIVE COMBINATION



BACKPLANE AND CARD CAGE MOUNTED VERTICALLY

Figure 4-13 RM80 Adapter Configuration





Figure 4-14 Adapter Position in Cabinet

# Rear View of J1 on Adapter Backplane



JUMPER 5-6: IN FOR PORT A ONLY; OUT FOR EITHER PORT

OR DUAL PORT

JUMPER 1-2: IN

Figure 4-15 RM80 Drive-Type Jumper Connections

Table 4-4 RM80 Adapter Circuit Modules

Module No.	Quantity	Description				
M5923 M5922 M7686/M7686-YA M8685 M7687 M7684	2* 2	Port B transceiver Port A transceiver Control interface Data sequencer Drive interface Control sequencer				

<sup>\*</sup> Used when equipped with dual-port option.

<sup>\*\*</sup> YA version used when dual-port switches are mounted on cabinet door.

#### 4.6.1 Backplane Jumper Connection

A special jumper connection is required on the backplane of the RM80 Adapter. This jumper modifies the cylinder addressing arrangement so that the adapter will be compatible with the R80 drive unit. The jumper must be connected on the rear of the backplane between CD1 and CC2 (ground). Refer to Figure 4-16.




Figure 4-16 RM80 Jumper Location on Adapter Backplane

#### 4.6.2 Adapter Register Summary

Figure 4-17 illustrates the bit assignments in the RM80 Adapter registers. The major difference between these bit assignments and those associated with other drives is the addition of the SSEI bit in the offset register and the SSE bit in error register 2. Both of these bits are related to a special skip-sector feature used exclusively in the RM80.




Figure 4-17 RM80 Adapter Register Summary (Sheet 1 of 2)




Figure 4-17 RM80 Adapter Register Summary (Sheet 2 of 2)

# APPENDIX A ADAPTER MODULE COMPATIBILITY

Table A-1 shows the adapter module revisions that are used with the various disk drives.

CS designates circuit schematic.

WL designates wire list.

WT designates wire table. This term is used in manufacturing facilities only.

The letter following CS, WL or WT designates the revision level of the module or backplane.

Table A-1 Adapter Module Assignments

Module	RM02/03	RM80	RM05
M7684	CS = R	yes	yes
M7685	CS = C	no	no CS D
M7685-YA M8685	yes yes	no yes	CS = D CS = B
M7686	CS = J	yes	no
M7686-YA*	yes	yes	yes
M7687	CS = C	yes	yes
M5922	CS = E	yes	yes
M5923	CS = E	yes	yes
70-13398 Backplane	WL = C $WT = D$	WL = D WT = E	WL = D WT = E

<sup>\*</sup>If dual port switches are mounted on the front door, M7686-YA must be used.