# digital

### equipment international

# TECHNICIAN'S HANDBOOK

1974

compiled by

Training Department

Digital Equipment International Ballybrit Galway Ireland

First Edition February 1974 Second Printing May 1974 Third Printing August 1974 Fourth Printing April 1975 Fifth Printing March 1977 Copyright © 1974, 1975, 1977 Digital Equipment International

3/77-15

# CONTENTS

1	CALENDAR 1974/1975	
2	TROUBLE SHOOTING	
3	GENERAL NOTES	
4	8 FAMILY NOTES	
5	11 FAMILY NOTES	
6	I.C. INDEX	
7	SAFETY	

### FOREWORD

The content of this book is draft information which has been compiled at short notice. Please inform your Training Department of any errors, ambiguities or omissions you find.

Any comments or suggestions concerning the format, content or scope of the book would be welcomed by the Training Department.

# []

## CALENDAR 1974/1975

NAME :		
AREA :	 	

Fiscal Calendar

Page

	1974 FISCAL CALENDAR														
	FIR	ST	QU	IAR	TER	)		THIRD QUARTER							
MONTH	S	м	τ	w	τ	F	s	MONTH	S	м	τ	W	τ	F	S
JUL	1 8 15 22	2 9 16 23	3 10 17 24	4 11 18 25	5 12 19 26	6 13 20 27	7 14 21 28	JAN	30 6 13 20	31 7 14 21	1 8 15 22	2 9 16 23	3 10 17 24	4 11 18 25	5 12 19 26
AUG	29 5 12 19	30 6 13 20	31 7 14 21	1 8 15 22	2 9 16 23	3 10 17 24	4 11 18 25	FEB	27 3 10 17	28 4 11 18	29 5 12 19	30 6 13 20	31 7 14 21	1 8 15 22	2 9 16 23
SEP	26 2 9 16 23	27 3 10 17 24	28 4 11 18 25	29 5 12 19 26	30 6 13 20 27	31 7 14 21 28	1 8 15 22 29	MAR	24 3 10 17 24	25 4 11 18 25	26 5 12 19 26	27 6 13 20 27	28 7 14 21 28	1 8 15 22 29	2 9 16 23 30
	SEC	:ON	D	JUA	RTE	R		FOURTH QUARTER							
MONTH	s	м	τ	w	τ	F	s	MONTH	s	M	T	w	τ	F	s
ост	30 7 14 21	1 8 15 22	2 9 16 23	3 10 17 24	4 11 18 25	5 12 19 26	6 13 20 27	APR	31 7 14 21	1 8 15 22	2 9 16 23	3 10 17 24	4 11 18 25	5 12 19 26	6 13 20 27
NOV	28 4 11 18	29 5 12 19	30 6 13 20	31 7 14 21	1 8 15 22	2 9 16 23	3 10 17 24	MAY	28 5 12 19	29 6 13 20	30 7 14 21	1 8 15 22	2 9 16 23	3 10 17 24	4 11 18 25
DEC	25 2 9 16 23	26 3 10 17 24	27 4 11 18 25	28 5 12 19 26	29 6 13 20 27	30 7 14 21 28	1 8 15 22 29	JUN	26 2 9 16 23	27 3 10 17 24	28 4 11 18 25	29 5 12 19 26	30 6 13 20 27	31 7 14 21 28	1 8 15 22 29

	19	75	5	FI.	SC	A	L	CAL	ΕΛ	ID	A	R			
FIRST QUARTER						THIRD QUARTER									
MONTH	s	м	τ	w	τ	F	s	MONTH	s	м	т	w	τ	F	s
JUL	30 7 14 21	1 8 15 22	2 9 16 23	3 10 17 24	4 11 18 25	5 12 19 26	6 13 20 27	JAN	29 5 12 19	30 6 13 20	31 7 14 21	1 8 15 22	2 9 16 23	3 10 17 24	4 11 18 25
AUG	28 4 11 18	29 5 12 19	30 6 13 20	31 7 14 21	1 8 15 22	2 9 16 23	3 10 17 24	FEB	26 2 9 16	27 3 10 17	28 4 11 18	29 5 12 19	30 6 13 20	31 7 14 21	1 8 15 22
SEP	25 1 8 15 22	26 2 9 16 23	27 3 10 17 24	28 4 11 18 25	29 5 12 19 26	30 6 13 20 27	31 7 14 21 28	MAR	23 2 9 16 23	24 3 10 17 24	25 4 11 18 25	26 5 12 19 26	27 6 13 20 27	28 7 14 21 28	1 8 15 22 29
	SEC	CON	DC	UA.	RTE	R		FOURTH QUARTER							
MONTH	s	м	т	w	Т	F	s	MONTH	s	м	τ	w	т	F	s
ост	29 6 13 20	30 7 14 21	1 8 15 22	2 9 16 23	3 10 17 24	4 11 18 25	5 12 19 26	APR	30 6 13 20	31 7 14 21	1 8 15 22	2 9 16 23	3 10 17 24	4 11 18 25	5 12 19 26
NOV	27 3 10 17	28 4 11 18	29 5 12 19	30 6 13 20	31 7 14 21	1 8 15 22	2 9 16 23	МАҮ	27 4 11 18	28 5 12 19	29 6 13 20	30 7 14 21	1 8 15 22	2 9 16 23	3 10 17 24
DEC	24 1 8 15 22	25 2 9 16 23	26 3 10 17 24	27 4 11 18 25	28 5 12 19 26	29 6 13 20 27	30 7 14 21 28	JUN	25 1 8 15 22	26 2 9 16 23	27 3 10 17 24	28 4 11 18 25	29 5 12 19 26	30 6 13 20 27	31 7 14 21 28

### TROUBLE SHOOTING

MAINTENANCE		2.3
Reliability		2.4
Component Failu	ires	2.5
Production Erro	ors	2.8
TROUBLE SHOOTING		2.9
Fault Detection	1	2.9
Fault Location		2.10
Fault Rectifica	ation	2.15
Tools		2.15
Soldering		2.16
IC Removal		2.18

.

#### MAINTENANCE

The work of the computer technician in the manufacturing environment is part of a much wider subject maintenance. Maintenance divides into two parts and our work contributes to each:

#### (a) Preventive Maintenance:

aimed at preventing unserviceability. The production of a reliable and high quality product is the foundation of the preventive maintenance programme at the customers site. The initial adjustments made during manufacture are to secure reliable as well as optimum performance.

#### (b) Corrective Maintenance:

fixing a piece of equipment which is not working properly or not working at all. In our environment there is a peculiarity - the equipment with which we deal will probably never have worked before.

Maintenance is closely related to another subject - RELIABILITY - which has a close bearing on both aspects of our work.


#### RELIABILITY

It is easy to understand that a piece of machinery must have a degree of reliability. No machine is perfectly reliable - the wear between moving parts takes care of that - but, on the other hand, few machines are totally unreliable, if we exclude those that are nearly worn out.

The reliability of a mechanism is related to its complexity and its quality and is measured as a Failure Rate (failures per "n" hours or "n" operations) or as a MEAN TIME BETWEEN FAILURES (MTBF).

Now consider a piece of electronic equipment. One might expect to encounter 100% reliability because of the lack of moving parts. Unfortunately the cycling of the components between their ON and OFF temperatures produces expansions and contractions that fatigue metal and plastics and give rise to electrical failures. Nevertheless the reliability of electronic devices is far greater than that of mechanical or electromechanical devices.

If we draw a graph of reliability against time for the working life of a batch of devices or components, the curve always comes out like this:



and three zones are easily discernible.



#### Burn-In:

where initial failures occur: when the first contact with work weeds out delicate parts and exposes weaknesses.



#### Useful Life:

with a relatively low rate of random failures.



#### Wear Out:

when old age and wear and tear combine to produce a rising failure rate.

Of these three aspects of reliability our work is governed by the first - Burn-In, because our trouble shooting and testing procedures eliminate the weak and delicate components and represent a significant fraction of the Burn-In period of the systems we ship.

In trouble shooting newly manufactured modules, assemblies and sub-assemblies, the technician has to deal with faults stemming from two main sources:

- (a) Component Failures
- (b) Production Errors

#### COMPONENT FAILURES

Table 1 summarises the commonest faults associated with components. The components are given in order of failure rates. Although the typical rates quoted are for the Useful Life part of their reliability curves, the relative order of failure rates is approximately the same during Burn-in.

TABLE 1									
COMPONENT	COMMON FAULT	TYPICAL CAUSES	% FAILURES PER 1000 HOURS						
Lamps	Open Circuit	Fatigue from thermal and magnetic motion at ON/OFF	1.2						
Capacitors (electrolytic)	Open Circuit Short Circuit	Stressed and broken connections Dielectric breakdown or leakage	0.2						
Transistors (Si-power)	Performance Change Open Circuit Short Circuit	Seal or chip defect Broken bond or conn- ection Crystalline break- down - connection clearance	0.08						
Capacitors (paper)	Open Circuit Short Circuit	Stressed and broken connections Dielectric failure	0.05						
Transistors (Ge-power)		See Si Power Transistors	0.05						
Capacitors Glass/Mica		See Paper Capacitors	0.03						
Relays	Contact Failure Action Failure	Arcing - corrosion - fatigue Mechanical stress	0.03						
Resistors (variable)	Change in value Open Circuit	Track wear - substrat cracks - turn shorts Wiper or connection failure	ce 0.03						
I.C's. (linear)	Performance Change Short Circuits Open Circuits	Chip and package defects - stresses Fouled connections Broken bonds and connections	0.03						

COMPONENT	COMMON FAULT	TYPICAL CAUSES	<pre>% FAILURES PER 1000 HOURS</pre>
Zener Diodes	Performance Change	Chip and package defects	
	Short Circuits	Crystal failures	0.01
	Open circuits & intermittent connections	Bond and connection failure	
Switches		See Relays	0.01
Transformers	Short Circuits	Insulation failure or connector clear- ance	0.01
	Open Circuits	rcuits Connector or wind- ing failure	
Transistors (Ge -low pwr.)		See Si-power Transistors	0.01
I.C's. Digital		See I.C's linear	0.01
Resistors (WW)	Value change	shorted turns	0.01
()))	Open Circuit	rcuit Fatigued winding or connector	
Transistors (Si Low Pwr.)		See Transistors (Si-power)	0.008
Multiway Connectors	High R	Galvanic corrosion	
connectors	Open Circuit	Broken Pin	0.005
	Short Circuit	Bent Pin	
Diodes	Performance Change	Crystal defects	
	Short circuit	Crystal failure	0.005
	Open Circuit	Bond failure	
Resistors (film & comp)	Value Change	Substrate cracks - composition aging	0.005
	Open Circuit	Cracking, connector failure	0.005

COMPONENT	COMMON FAULT	TYPICAL CAUSES	<pre>% FAILURES PER 1000 HOURS</pre>
Connection (solder)	Open	Fatigue	0.001
Connection (wrapped)	Open	Fatigue	0.0001

#### PRODUCTION ERRORS

No matter how rigorous the inspection procedure of the production areas a percentage of errors escape detection. Some of the more common errors are listed below.

COMPONENT	ERRORS
I.C's.	<ol> <li>Reversed</li> <li>Wrong type</li> <li>Legs not inserted (bent under by insertion machine)</li> </ol>
Resistors	<ol> <li>Wrong Value</li> <li>Wrong Place</li> <li>One connector in wrong hole</li> <li>Missing</li> <li>Additional - inserted in space intended to be vacant</li> <li>Diode or capacitor instead</li> </ol>
Diodes	<ol> <li>Wrong type 7. Reversed</li> <li>Wrong place</li> <li>One connector in wrong hole</li> <li>Missing</li> <li>Additional - inserted in space intended to be vacant</li> <li>Resistor or capacitor instead</li> </ol>
Capacitors	<ol> <li>Wrong type</li> <li>Wrong value</li> <li>Wrong place</li> <li>Connector in wrong hole</li> <li>Wrong polarity</li> <li>Diode or resistor instead</li> <li>Additional - inserted in space intended to be vacant</li> </ol>

COMPONENT	ERRORS
Etch	<ol> <li>Cracked tracks (sometimes two or more at same site.</li> <li>Break in track(s)</li> <li>Lifted track</li> <li>Missing etch - lifted or guillo- tined off on one or more edges</li> <li>Solder shorts</li> <li>Open circuit plated through holes</li> <li>Note - all defects may be concealed by components or handles.</li> </ol>
Joints	<ol> <li>Dry</li> <li>Unsoldered</li> <li>Excess solder shorting components or tracks.</li> <li>Open circuit - apparently soldered.</li> </ol>

#### TROUBLE SHOOTING

The process of trouble shooting divides into three stages:

- 1. Detection of the fault
- 2. Location of the fault
- 3. Repair of the fault

#### FAULT DETECTION

This merely implies "becoming aware" of the existence of a fault. Because, in our case, the technician is the first user of the equipment this stage holds few complications. This is not true in other environments where the technician has to unravel the ideas and actions of the user - where "faulty readers" need switching on and "dead videos" need the brightness turned up.

#### FAULT LOCATION


The technician can use a number of different methods to locate a fault. He can:

- (a) Start at the output end of a system and search back towards the input until he finds the point at which the "signal" stops.
- (b) Start at the input end of the system and search forward to locate the point at which the "signal" is lost.
- (c) Start half-way between input and output and move forward to a new half-way point if the "signal" is present, or backward if not.
- (d) Cast about at random until he discovers the fault.
- (e) Gather all available information and use his power of reasoning and his theoretical knowledge to deduce which components have failed.

These methods have names. They are known respectively as:

- (a) Output to input.
- (b) Input to output
- (c) Half split
- (d) Random or non-systematic
- (e) Theoretical analysis or non-sequential.

If we consider these methods applied to this functional diagram.




- (a) Output-to-input is of most use in the convergent area (a lot of combinational logic falls into this category).
- (b) Input-to-output is of most use in the divergent area.
- (c) Half split is the fastest way to identify the faulty area of the system but is applicable to a system with a long serial aspect and which, like the diagram, can be considered in "functional" blocks.
- (d) Random is difficult to justify.
- (e) Theoretical analysis, for ordinary mortals, is likely to be a technique to support either a, b, or c.

Generally speaking, a reasonable plan would be to use the half split method to localise the area of the fault and then to use output-to-input or input-to-output according to the nature of the circuitry in that area. To support the methods of fault location there are certain 'tools' at the disposal of the technician. Some of these, alone or in combination, are powerful enough to obviate the need for a formal method of fault location but this is only true when the system or fault is relatively uncomplicated. Usually these "tools" are included as techniques or aids in the location sequence. They are listed below in the order in which they should be of use when tracing an obscure fault in a large system to component level:

- a) Logical Approach Work deliberately, eliminating the irrelevant as you go so that each decision has only to be made once. Untidy thinking often sends us round the same loop of deduction several times - with varying results for each cycle.
- b) <u>Pencil and Paper</u> An invaluable aid to the previous item allowing us to work out and record the most logical approach to the fault. When having second thoughts later on we have a record of the sequence of reasoning - complete with its errors.
- c) <u>Knowledge</u> If you don't know how the thing works then you are reduced to the RANDOM method of fault location with the added disadvantage of not knowing what you are looking for. If you have only a partial knowledge then every deduction you make will be suspect and surrounded with alternatives.
- d) Experience As time passes the technician accumulates a mental file of faults which eventually separates into groups of related faults. The diary section of this book is intended to help this process.
- e) <u>Symptoms</u> Make sure that you use all of the data that the hardware offers: all lamp and register indications and switch settings. Note the effect of, and response to, manual operation. If the correct output is not obtained from a system then the incorrect output, if any, may be significant.

- f) <u>Diagnostics</u>. This is an extension of the previous item, but the power of repetitive selftesting is realised against intermittent and partial failures. Too often the reserve of diagnostic programmes is inadequately used. Make sure that the programmes and listings are up to date.
- g) <u>Programming</u>. Vital to the selection, understanding and interpretation of diagnostics and vital for the generation of your own test programmes - another neglected technique.
- h) <u>Documentation</u>. Manuals, Handbooks, Prints, Timing diagrams and Flow-charts - OF THE CORRECT REVISION. The flow-charts and timing diagrams are generally underestimated. They are the only source of dynamic information - the data is presented with the provisos of relative timing included.
- j) <u>Substitutions</u>. The location of a fault within a particular module or assembly can be confirmed by substituting an identical item that is known to be serviceable. The occasional substitution of a good module also checks the continued serviceability of the other parts of the system which may have suffered during the troubleshooting process.
- k) <u>Inspection</u>. A close examination for production errors at the suspected site can often reveal the cause of the fault.
- <u>Test Equipment</u>. The intelligent use of testequipment which is well kept and properly calibrated includes the frequent checking of its performance - 'scope probes need frequent checking.
- m) <u>Hand Tools</u>. Generally associated with the repair of faults but often useful in the final stages of fault location. In this situation, for instance:



By sucking away the solder from, say - pin 6 of the 74H4O and checking that it is isolated from the etch with a multi-meter the line is disconnected from the gate (without damaging the IC) and its state can be checked.

At this final stage it is sometimes possible to combine the rectification of the fault with the last stage of fault location. If, in the example above, the two 8881's were in the same IC and one of them were known to be at fault the obvious course of action would be to change the IC.

The way in which a technician works varies from fault to fault but in each case the sequence of events will include some of the methods and techniques mentioned here. The order in which they are used is again a function of circumstances and can differ widely from the order suggested here. For instance - the half-split method may be found to be useless for identifying the faulty function at system level but ideal for pin-pointing the faulty component in a sub-assembly.

#### FAULT RECTIFICATION

The action taken to remove a fault from a system will usually involve making an adjustment or replacing a component. In both cases you will need hand tools.

#### TOOLS

Keep your tools safe and in good condition. They will stay in good condition longer if you don't lend them. Several Tools need special attention:

- a) Soldering Iron Keep at least two bits one fine point and one long chisel. The fine point serves (for technicians dealing with modules) as a general purpose bit but having such a small surface area for its volume it gets very hot and is hard to keep in good condition. It also tends to develop a pronounced hook at the tip when used for heavier work and this can lead to damage in delicate work. For heavier jobs change to a chisel bit. The occasional bit change removes the oxide dust from the element body and helps to keep the iron efficient. Bit changing can be carried out when the iron is hot by manipulating the retaining collar and hot parts with pliers. Bits should be cleaned frequently and for this reason the sponge must be moistened often. If ever the flex of the iron gets damaged or burnt have it replaced.
- b) Cutters Keep a fine pair for working on  $\overline{IC's}$ . A narrow point is needed to clip the pins cleanly. When trimming pins or leads make sure the clippings are aimed in a safe direction.
- c) <u>Solder Sucker</u> Do not modify the action of a solder sucker by tampering with the spring. The intensity of its action can be adjusted at the point of work by tilting the nozzle to allow extra air to enter. Do not use

oily or greasy lubricants in the bore of the sucker - they will destroy the internal washers. To maintain an efficient action the cylinder should be cleared of debris frequently.

#### SOLDERING

The object of a soldered joint is to join two pieces of metal for electrical continuity with a degree of mechanical strength. In the electronics industry the two pieces of metal will almost always be copper because:

- a) It is a good conductor of electricity
- b) It is relatively cheap in comparison to silver
- c) It is flexible and withstands wear
- d) It is a good conductor of heat

If an attempt is made to solder together two pieces of bare copper wire with the aid of a dry iron and some bar solder it will be impossible to produce a soldered joint. To produce a successful joint the solder must be able to flow freely into the pores of the metal: this freedom to flow is prevented by the presence of copper oxide on the surface of the metal and also by sundry other contaminants.

To remove the oxide and contamination a fairly savage flux would be needed - a substance like 'killed spirit' which would be too corrosive for our use. So, in practice we dont attack copper oxide with severe fluxes: we prevent the copper from oxidising by plating it with a thin layer of another metal which does not oxidise so readily and which solders easily ( tin and tin-lead coatings are common). The plating oxidises, of course but this oxide is easy to deal with and a mild flux is adequate. For our purposes the solder is made as a fine tube and the flux is put in the tube. Solder manufactured in the form of wire with the flux inside is known as cored solder. The flux is usually resin which is comparatively mild but strong enough to deal with ordinary surface contamination.

There are two jargon words associated with soldering:

- Wetting. When a surface of metal has a coating of bright molten solder adhering to it the surface is said to be wetted. The flowing on of the molten solder is called wetting.
- Tinned. When the wetted surface has cooled it is known as a tinned surface. A soldering iron is tinned by cleaning the bit and applying a coating of bright molten solder - in other words, by wetting the bit with solder.

To make a soldered joint:

- a) Tin the bit of the iron and wipe or shake off surplus solder.
- b) Heat the joint by applying the tip of the bit so that the joint is between you and the bit -
- c) At the same time apply the tip of the solder to the joint from the front.
- d) At the moment the joint 'wets' remove the solder and then the iron.
- e) Keep the joint perfectly still until the solder is seen to set.

The amount of solder applied to the joint is a matter of timing at the instant of wetting. The aim is to produce a joint with a concave fillet of solder -the upper photographs on page 4-62 of the Workmanship Standards Manual illustrate the required effect. Surplus solder at the joint can run through a platedthrough hole and cause solder shorts beneath components on the other side of a board. On the other hand, an attempt to make the joint with insufficient solder causes overheating and the formation of dusty oxides which the flux cannot remove.

Above all - any movement of a joint before it has set must be avoided. Movement of a setting joint produces a dry joint with a typical dull grainy appearance. Dry joints have little or no mechanical strength and electrical properties which can vary from open circuit to semi-conductor rectification.

#### I C REMOVAL

The following sequence assumes that the IC is not to be saved for re-use:

- a) Cut the legs of the IC at the top where they enter the body of the device using a pair of miniature side-cutters. Remove the body of the IC.
- b) Remove each leg by applying heat and gently withdrawing it from side 1 using a pair of fine-nosed pliers. If a leg is reluctant to move, leave it.
- c) Turn the board over and heat each hole individually, removing solder with a de-soldering tool. If any remaining leg is retained by a bend at the tip it can be straightened and the removal completed from side 1. Where no obstruction is apparent the addition of a little extra solder may facilitate removal.
- d) Clean both sides of the area with solvent and inspect for damage.

NOTES

### **GENERAL NOTES**

OPERATIONAL AMPLIFIERS	3.3
Feedback The Differential Amplifier Virtual Earth	3.3 3.6 3.8
FLIP FLOPS	
J-K Flip Flop D-Type Flip Flop Redefined D-Type Flip Flop Set/Reset Flip Flop	3.10 3.10 3.11 3.12
MAGNETIC DATA RECORDING	3.13
Pulse Recording Return to Zero Non-Return to Zero NRZI System Limitations Manchester	3.13 3.14 3.15 3.16 3.16 3.18
THE TTL NAND GATE	3.19
Totem Pole Output	3.21
FORMULAE	3.22
LOCATION OF I.C's.	3.25
INFORMATION DIRECTORY	3.26

.

#### **OPERATIONAL AMPLIFIERS**

The idea of the amplifier as a 'component' to be inserted into a piece of equipment and adjusted for the required performance seems to have originated in the late 1940's. This idea became a reality in the 1960's with the arrival of the integrated circuit.

The underlying principle of such a versatile amplifier is that the parameters of an amplifier can be set by adjusting the amount of FEEDBACK between its input and output terminals.

For an 'op-amp' to be truly versatile it would need to have:

- (a) Infinite gain
- (b) Infinitely High input impedance
- (c) Zero output impedance
- (d) Infinite bandwidth


We could, of course, add small physical size and minute power consumption.


In practice the op-amp is a very high gain, wide band, direct-coupled amplifier with a performance that can be pre-set over a wide range by selecting a suitable feedback arrangement.

#### FEEDBACK

In a simple amplifier, having a gain of A

Vout =  $A \times Vin$ 





So, with Feedback, Vin becomes Vin +  $\beta$ .Vout and since Vout = A.Vin

$$Vin = Vin + \beta.A.Vin$$

Now Gain =  $\frac{\text{Vout}}{\text{Vin}}$ 

So gain with feedback,  $A' = \frac{A.Vin}{Vin + \beta.A.Vin}$ 

$$A' = \frac{A}{1 + A\beta}$$

Let's try an example:

Suppose we have an amplifier with a gain of 50 If Vin = 1V $\therefore$  Vout = 50VNow suppose we feedback 1% of this, i.e.  $\beta = 0.01$ Now Vin = 1 Volt + (0.01 x 50) = 1V + 0.5V= ? Remember, Vin and Vout are a.c. signals so 1V + 0.5V is a matter of relative phase. Let us exclude all but IN-PHASE and ANTI-PHASE.

If  $\beta$  is in-phase 1V + 0.5V = 1.5V so now Vin is bigger, Vout gets bigger.  $\beta$ Vout gets bigger so Vin gets bigger again ..... This is a POSITIVE FEEDBACK and gives us impressive gain figures, instability and oscillators.

Let us concentrate on the ANTI-PHASE condition:

So Vout drops to 25V and  $\beta$  drops to 0.25V.....

It is quicker to use the "gain with feedback" formulae.

$$A' = \frac{A}{1 + A\beta} = \frac{50}{1 + (50 \times 0.01)}$$

$$=\frac{50}{1.5}$$
 = 33.33

So Vout settles at 33  $\frac{1}{3}$  V.


In practical op-amps, gain is very high. If we feedback a large portion of Vout


so Gain = 
$$\frac{A}{1 + A\beta}$$
 =  $\frac{A}{\beta A}$  =  $\frac{1}{\beta}$ 

So the feedback fraction sets the gain and since  $\beta$  is determined by the feedback components, the gain of an op-amp is selectable for any particular application (within reason).


#### THE DIFFERENTIAL AMPLIFIER

Several circuits are suitable for use as direct-coupled amplifiers but, of these, the differential amplifier has superior stability and interference rejection qualities. The dual input arrangement of this circuit gives the op-amp much of its versatility.






If Q1 and Q2 are matched and if Rl = R2 then in the quiescent state the two collectors will be at the same potential. If we apply a differential signal to the input terminals, (inputs are driven with opposite polarities) one collector potential will rise and the other will fall - in other words antiphase outputs will result. But if a signal affects both inputs equally, in the same sense (noise, for example) then both collectors will respond in phase. This in-phase response to commonmode inputs can be used to cancel interference.




Because the differential amplifier forms the first stage of an op-amp the symbol is:



This allows the selection of either positive or negative feedback.

VIRTUAL EARTH



Because the gain is extremely high then the current into the amplifier at point X must be virtually zero; and if this is so then the voltage at point X must also be virtually zero. In fact, point X is a virtual Earth - approximately at ground without actually being grounded - under all operating conditions.

We must now account for Vin and Iin. Vin must be dropped across Zin and Iin can only flow through Zfb, as Ifb. So if Iin = Ifb and point X is at ground (virtual) then

Vin	=	_	Vout	
Zin			Zfb	
Vout	=	_	Zfb	 Gain
Vin			Zin	

This is a re-statement of the earlier argument but in a more practical context. It is also an elaboration of Fig. 2, Page 272 of the 1973-74 LOGIC HANDBOOK - part of an article on op-amps to which the reader is referred for terminology and configuration details.

#### FLIP FLOPS

If we think of flip-flops as logic elements, and not as sophisticated bistable circuits, it is surprising how little there is to know about them. Since we spend so much of our time dealing with flip-flops we must be clear about their operation.

There are certain factors common to all types of flipflop:

a) Complementary Outputs:




Every flip-flop has two outputs which we know as the 1 and  $\emptyset$  outputs. They are also called Q and Q, true and false, ON and OFF, and SET and RESET. These two outputs are usually opposite in state - if one is Hi then the other is Lo and vice-versa.

When 1 is Hi and  $\emptyset$  is Lo the flip-flop is said to be SET.

When 1 is Lo and  $\emptyset$  is Hi the flip-flop is said to be RESET.

b) SET and/or RESET Inputs:



Most flip-flops have inputs which can force the outputs to a particular state. These inputs are enabled Lo. If held high they have no effect on the operation of the device. The input which forces the set condition is called SET (sometimes PRE for PRESET) and the other, which forces Reset is known as RESET.

Note: If both inputs are made Lo at the same time both outputs go Hi - normally an undesirable state.


#### c) Clock Input:

Most flip-flops have a clock input that controls the insertion of binary data. The clock pulse usually causes the flip-flop to record the input state prevailing before the pulse.



J-K FLIP FLOP

The J-K has two data inputs, designated J and K. Data applied to these inputs will not affect the outputs



UNTIL THE CLOCK PULSE ENDS. The effect the inputs have on the outputs is quite definite. On the trailing edge of the clock pulse the outputs:


Do not change if J and K are both Lo.

Complement if both J and K are Hi.

Otherwise they copy the inputs.

Inputs		Outputs when Clock Pulse Ends	
J	K	1	0
Lo	Lo	No Change	
Lo	Hi	Lo	Hi
Hi	Lo	Hi	Lo
Hi	Hi	Changes	


Sometimes the J or K or both inputs have combinational gating included within the device. For example:



Here the J input is determined by Jl, J2, and J3 where

 $J = J1. J2. \overline{J3}$ 

D-TYPE FLIP FLOP



The D-type has a single information input, D. The output responds to the state of the D input


AT THE START OF THE CLOCK PULSE.

It will not respond to a change of input taking place during or after the pulse. The behaviour of the D-type at the leading edge of the clock pulse is simply:

- a) If D is Lo it RESETS (or stays Reset).
- b) If D is Hi it SETS (or stays Set).

## REDEFINED D-TYPE FLIP FLOP

In modern logic circuitry many signals are true (asserted) when Lo. This means that the D-type often has its "active" condition as RESET - a state associated with "inactive". This situation is remedied by re-drawing the device with the  $\emptyset$  output in the l position and vice-versa. In other words, the pin numbers for the outputs are reversed; so for the 7474:




Notice that the sense of the D input is inverted to signify the change.


We now have a flip-flop that looks SET when responding to a Lo assertion. All that is needed now is to change the Set and Reset input titles so that their effects match the new arrangement:




This gives the final redefinition as:



One final complication. Sometimes outputs are shown twice on the same flip-flop - one for each sense of the output. In other words an output is drawn for the circuits it affects when Hi and again for those it affects when Lo.



SET / RESET FLIP FLOP



This flip-flop has no clock input.


If a Lo is applied:


- (a) to the Set input the flip-flop SETS (or stays set)
- (b) to the Reset input the flip-flop RESETS (or stays Reset)
- (c) to both inputs both outputs go Hi, but on removal of the inputs the output state is unpredictable.

## MAGNETIC DATA RECORDING

These elementary notes summarise the methods of magnetic recording available to the engineer. Some methods not in current use are included to indicate the advantages of those that are.

The bit cell boundaries, pulse directions and field polarities have been chosen arbitrarily as innumerable variations will be encountered in practice. Alternative titles are given where a recording technique is known by more than one name.







Pulses of Write Current are applied for 'ones'. Zeros are signified by absence of pulse.

Disadvantage: Since zero bit cells contain no event the data is not self-clocking.

When the tape or surface has been pre-magnetised (saturated by a D.C. erase) this method is known as Return to Saturation or Return to Bias.



A development of the previous method with zeros written by current pulses in the opposite direction. As there is an event in each bit cell the data can be selfclocking. The greater signal range gives an improved signal to noise ratio.




The write current reverses only on bit changes, i.e.  $\varnothing$  to 1 or 1 to  $\varnothing.$ 

Note that write current always flows and that data is not self-clocking as some bits are not marked by an event.

### METHOD NRZI known variously as:

i)	Non-return	to	Zero	Inverted
ii)	Non-return	to	Zero	Inhibited
iii)	Non-return	to	Zero	Incremented
iv)	NRZ change	on	ones.	



Write current reverses to indicate a 1. No reversal for a  $\ensuremath{\varnothing}$  .

Not self clocking. Preferred to NRZ as any error affects only one bit whereas an error in NRZ propagates i.e. affects all subsequent bits in the read cycle.


Used in several D.E.C. products including TU1Ø, TU2O, DF32, and RSØ8.

#### SYSTEM LIMITATIONS

The recovery of data which has been recorded using the techniques described above simply involves an amplitude detection system (and suitable clocking arrangements to mark the data times for the NRZ systems).

Noise pulses caused by tape imperfections do not usually have sufficient magnitude to be interpreted as data but any large pulse would also have to coincide with data-time in the NRZ systems.

So - error rates can be insignificant when signals have to meet both amplitude and timing standards. Unfortunately, these standards limit the amount of data we can record on a given length of surface since compression of the data produces wide variations in amplitude and timing. For example, if we raise the data rate in NRZI




certain pulses degrade both in amplitude and timing: for two reversals close together the detected voltage for the first is just getting established when the field of the next reversal influences it causing an early peak of reduced amplitude.

It is possible to overcome this deficiency of NRZI by detecting the zero-crossings instead of the peaks of the read waveform. This modified form of NRZI is used in the RK05.

NRZI used with zero-crossing (more accurately, zeroapproaching) detection gives low error rates and high data density. There remains the one major disadvantage - the data is not self-clocking - which means that in multi-track systems head skew, both static and dynamic, can interfere with the relationship between the clock and data tracks. Also, in single track systems clock information must be combined with data.

For these reasons use is often made of phase and frequency modulation techniques, the commonest of which is described overleaf.




A l is indicated by a flux reversal in one direction and a  $\emptyset$  by a reversal in the other direction. Information is retrieved by merely detecting the polarity of the output pulses.

However, some intermediate flux reversals are necessary to enable transitions of the correct polarity to be made and thus frequencies of up to twice the bit rate are encountered.

This form of recording is used in the TU60 and Dectape.

## THE TTL NAND GATE



This circuit is fundamental to the system of TTL logic and yet the conventional analytical approach to its operation is not easy to grasp, especially for the technician encountering logic for the first time.

An N-P-N transistor consists essentially of two blocks of N type semi-conductor separated by a thin layer of P-type.




We usually think of the transistor as its symbol is drawn, with the base controlling the flow of electron current from emitter to collector. But, when a transistor is used as a switch it will still work if the collector and emitter

are interchanged: both are N-type and even in discrete transistors where emitter and collector dopings are markedly different, the device will still function upside-down.


C

Consider this circuit:-

The emitter of the transistor can be switched to either  $\emptyset$  V or +5V. If it is taken to  $\emptyset$  V then, because the base is high it will switch the transistor on and connect the output point to  $\emptyset$  V. (O/P goes to "about"  $\emptyset$  V - in fact 0.4V = Vce (sat) for any transistor).




When the switch is taken to +5V the transistor works upside-down; the emitter behaves as a collector and the collector as an emitter. Now the transistor is on (still with its base high) but this time the output point is connected to +5V via an "ON" transistor so output goes to about +5V.




If the collector of Ql is taken to the base of a second transistor Q2, then Q2 will be cut off when the switch is to ground (because Q2 base is taken to about Ø V via Ql) and the output will rise to +5V. When the switch is at +5V, the base of Q2 is high: Q2 conducts heavily and the divider effect of the 16k and 1k resistors combined with Vce (Sat) gives an output of about 0.7V.

To provide multiple inputs Q1 is given a number of emitters. If one or more of these is taken LOW the transistor works as a normal N-P-N and Q2 is off. However, if all the emaitters are HIGH then Q1 operates in its inverted mode and turns on Q2. This gives a NAND function.




TOTEM POLE OUTPUT



Q2 is used as a phase splitter and drives a cascade pair Q3 and Q4. When Q2 is cut off its emitter is at ground and Q4 must also be off. Q2 collector is at +5V - so is Q3 base. Q3 is therefore on and the output is High.

When Q2 is conducting its emitter is a fraction of a volt above ground - enough to turn on Q4 and switch the output to ground. Q3 base is slightly higher in potential than Q4 base and Q3 would like to conduct but diode Dl has to operate in the flat part of its characteristic, just above ØV,

and limits the current to a negligible value.




Resistors	$R = R_1 + R_2$	in series
	$1/R = 1/R_1 + 1/R_2$	in parallel
	$R = \frac{R_1  R_2}{R_1  +  R_2}$	2 in parallel
Ohms Law	$I = \frac{E}{R} R = \frac{E}{I} E = IR$	
Power	$P = VI P = I^2 R P = \frac{E^2}{R}$	
Charge in Capacitor	Q = VC	Q in Couls C in Farads V in Volts
Capacitors	$\frac{1}{C} = \frac{1}{C_1} + \frac{1}{C_2}$	in series
	$C = \frac{C_1 C_2}{C_1 + C_2}$	2 in series
	$C = C_1 + C_2$	in parallel
Capacitive Reactance	$X_{c} = \frac{1}{2  \Pi  fc}$	f in Hz
Charge/ Discharge of CR	T = 5CR	T = time to 99.7% change
CR Time - constant	T = CR	T in Secs
Capacitor Charge State	$V = V_s e^{-\left(\frac{t}{cr}\right)}$	V = aiming volt e = 2.7182

Inductors	$L = L_1 + L_2$	in series
	$1_{L} = 1_{L_{1}} + 1_{L_{2}}$	in parallel
	$L = \frac{L_1  L_2}{L_1  +  L_2}$	2 in parallel
	$L = L_1 + L_2 + 2M$	series with mutua inductance
	$L = \frac{L_1  L_2 - M^2}{L_1 + L_2 + 2M}$	parallel with mutual inductance
LR Time constant	$T = \frac{L}{R}$	T in secs. L in Henries.
Cha <b>rge</b> / Discharge of LR	$T = 5 \frac{L}{R}$	T = time for 99.7% change
Inductor Charge State	$I = I_s e^{-\left(\frac{tL}{R}\right)}$	I in Amps e = 2.7182 $I_s = aiming current$
Inductive Reactance	$X_L = 2 \pi fL$	f in Hz
Q of Coil	$Q = \frac{X_L}{P}$	
Resonant Frequency	$f = \frac{1}{2  \Pi \sqrt{LC}}$	
Impedance	Z = R	series resonance
	$Z = \frac{L}{CR}$	Parallel resonance
	$Z = \sqrt{X^2 + R^2}$	X and R in series
	$Z = \frac{R}{\sqrt{R^2 + X^2}}$	X and R in paralle
	$Z = R^{\pm} jX$	combined impedance

Conductance	$G = \frac{1}{R}$	G in mhos
Susceptance	$B = \frac{1}{X}$	B in mhos
Admittance	$Y = \frac{1}{Z}$	Y in mhos
Transistor	$\text{Hfb} = \frac{\Delta I_c}{\Delta I_e}$	
	Hfe = $\frac{\text{Hfb}}{1 - \text{Hfb}} = \frac{\Delta I_c}{\Delta I_b}$	
Gain	$A = \frac{Vout}{V \text{ in}}$	
	$A' = \frac{\beta}{1 - \beta}$	with feedback $\beta$ = Fb fraction

### LOCATION OF I.C's.

With the module component side up the I.C's are numbered starting beside the Al contact set. This plan of the M8330 shows the system:



It also shows two of the pitfalls:

- (a) Note that after El2 comes Tl which looks like an I.C. and could easily be included in the count. (In fact, transformers are given E numbers in some modules - G227 for example.)
- (b) I.C's. falling out of line are counted as single I.C. rows. Here E32 could be taken as part of row E33-36 and again cause misidentification.
- IF IN DOUBT CONSULT THE PRINT.

## INFORMATION DIRECTORY

In this list the abbreviations used indicate the book in which the information will be found.

LSDH	-	Logic System Design Handbook
WSM	-	Workmanship Standards Manual
LH	-	Logic Handbook
CLW	~	Computer Lab Workbook
ITDDL	-	Introduction to DEC Drawing & Logic
SCH	-	Small Computer Handbook
ITP	-	Introduction to Programming

ITEM	REF.	CHAPTER/PAGE
Cable characteristics connections	LSDH WSM	Ch. 4 Ch. 1 Ch. 6
types Component Identifier	LH WSM	393 Ch. 8
Decimal to Binary Conversion	CLW ITP	App.F Ch. 1
Flip Flops timing signal names	LH LH ITDDL	11 18 2.20
Flow Charting Flow Chart Symbols	SCH ITP	3.3 App.C
Gates timing considerations unused inputs truth tables	LH LH ITDDL	16 16

Information Directory (cont'd)			
Logic levels noise margins symbols	LH ITDDL SCH	App.A	9 2.5
Noise logic noise margins lines	LH LSDH		9 81
Powers of eight two	WSM CLW SCH	App.G	8.14 A.35
Prefixes (milli, micro, etc)	WSM		8.8
Resistor Codes	WSM		8.3
Signal Names Soldering Standards	ITDDL WSM WSM		2.19 4.43 7.3
Wire Wrapping Wire Terminations	WSM WSM	Ch. 3 Ch. 7	

Information Directory (cont'd)


# 8 FAMILY NOTES


Basic Instructions	4.2
Group 1 Operate Microinstructions	4.2
Group 2 Operate Microinstructions	4.2
Instruction Bit Assignments	4.3
Rim Loaders	4.4
MQ Microinstruction Bit Assignments	4.4
Memory Extension & Time Share MC8-E	
Combined Operate Microinstructions	4.5
MQ Microinstructions	4.5
Internal IOT Microinstructions	
Program Interrupt and Flag	4.6
Loading Constants into the AC	4.6
Extended Arithmetic Element KE8-E	
Teletype Keyboard Reader	4.7
Teletype Teleprinter Punch	4.8
PC8-E Reader Punch	4.8
LE-8 Line Printer	4.8
TCO8-P Dectape Control	4.9
TD8-E Dectape Control	4.9
TA8-E DECcassette IOT Instructions	4.10
RKO8-P Control & TKOl Disk Drive &	
Control	4.10
VT8-E Instructions	4.11
RFO8 Disk File	4.12
DF32-D Disk File & Control	4.12
VC8-E CRT Display Control	4.12
CR8-E Card Reader & Control or CM8-E	
Optical Mark Card Reader & Control	
XY8-E Incremental Plotter Control	4.13
TM8-E/F Magtape Control	4.14
Data Transfer Signals	4.14
ASCII Code	4.15
Omnibus Pin Assignments	4.16
Module Contact Designators	4.17
Information Directory	4.18


Mnemonic	Code	Operation	Time (µsec.)
		BASIC INSTRUCTIONS	
AND	0000	logical AND	2.6
TAD	1000	2's complement add	2.6
ISZ	2000	increment, and skip if zero	2.6
DCA	3000	deposit and clear AC	2.6
JMS	4000	jump to subroutine	2.6
JMP	5000	jump	1.2
IOT	6000	in/out transfer	-
OPR	7000	operate	1.2

		GROUP I OPERATE MICROINSTRUCTIONS (1.2)	
			Sequence
NOP	7000	no operation	-
CLA		clear AC	1
CLL	7100	clear link	1
CMA	7040	complement AC	2
CML	7020	complement link	2
RAR	7010	rotate AC and link right one	4
RAL	7004	rotate AC and link left one	4
RTR	7012	rotate AC and link right two	4
RTL	7006	rotate AC and link left two	4
IAC	7001	increment AC	3
BSW	7002	Swap Bytes in AC	4

	GROUP 2 OPERATE MICROINSTRUCTIONS (1.2)			
			Sequence	
SMA	7500	skip on minus AC	1	
SZA		skip on zero AC	1	
SPA		skip on plus AC	1	
SNA		skip on non zero AC	1	
SNL	7420	skip on non-zero link	1	
SZL	7430	skip on zero-link	1	
SKP	7410	skip unconditionally	1	
OSR	7404	inclusive OR, switch register		
		with AC	3	
HLT	7402	halts the program	3	
CLA	7600	clear AC	2	







		RIM_LOAL	DERS	
(Low	Speed)		(High	Speed)
7756/ 7757/ 7760/ 7761/ 7762/ 7763/ 7764/ 7765/ 7766/ 7766/ 7767/ 7770/ 7771/	6032 6031 5357 6036 7106 7006 7510 5357 7006 6031 5367 6034 7420		7756/ 7757/ 7760/ 7761/ 7762/ 7763/ 7764/ 7765/ 7766/ 7766/ 7770/ 7770/ 7771/ 7772/ 7773/	6014 6011 5357 6016 7106 7006 7510 5374 7006 6011 5367 6016 7420
7774/ 7775/	3376 5356		7774/ 7775/	

			01451	nocric		4051	GNMENT	-			
0	ł	2	3	4	5	6	7	8	9	10	1
1	1	, 1	1	CLA	MQA		MQL				1

	MEMORY E	XTENSION & TIME SHARING TYPE MC8-E	
CDF CIF	62n1 62n2	Change to Instruction Field n	1.2 1.2
CDI CINT	62n3 6204	Instruction Field n	1.2
RDF	6204 6214 6224	Read Data Field	1.2 1.2 1.2
RIB RMF	6234 6244		1.2
SINT CUF SUF	6254 6264 6274	<u>-</u>	1.2 1.2 1.2

.

		and the second secon
	COMBINED OPERATE MICROMISTRUCTIONS	
		Sequence
CIA 7041	complement and increment AC	2, 3
LAS 7604	load AC with switch register	2, 3
STL 7120	set link (to 1)	1, 2
GLK 7204	get link (put link in AC bit 11)	1, 4
CLA CLL 7300	clear AC and link	1
CLA IAC 7201	set $AC = 1$	1, 3
CLA CMA 7240	set $AC = -1$	1, 2
CLL RAR 7110	shift positive number one right	1, 4
CLL RAL 7104	shift positive number one left	1, 4
CLL RTL 7106	clear link, rotate 2 left	1, 4
CLL RTR 7112	clear link, rotate 2 right	1, 4
SZA CLA 7640	skip if $AC = 0$ , then clear $AC$	1, 2
SZA SNL 7460	skip if $AC = 0$ or link is 1, or	
	both	1
SNA CLA 7650	skip if AC $\neq$ 0, then clear AC	1, 2
SMA CLA 7700	skip if $AC < O$ , then clear AC	1, 2
SMA SZA 7540	skip if AC $\leq$ 0	1,
SMA SNL 7520	skip if $AC < O$ or link is 1, or	
	both	1
SPA SNA 7550		1
SPA SZL 7530	skip if AC $\geqslant$ O, and if the link	
	is O	1
	skip if AC $\geqslant$ O, then clear AC	1, 2
SNA SZL 7470	skip if AC $\neq$ 0 and link = 0	1

		MQ MICROINSTRUCTION	· · · · · · · · · · · · · · · · · · ·
		Time	(µsec.)
NOP	7401	No operation	1.2
CLA	7601	Clear AC	1.2
MQL	7421	Load MQ from AC then Clear AC	1.2
MQA	7501	Inclusive OR the MQ with the AC	1.2
CAM	7621	Clear AC and MQ	1.2
SWP	7521	Swap AC and MQ	1.2
ACL	7701	Load MQ into AC	1.2
CLA, SWP	7721	Load AC from MQ then Clear MQ	1.2

		INTERNAL IOT MICROINSTRUCTIONS PROGRAM INTERRUPT AND FLAG	
			Time (µsec.)
SKON	6000	Skip if Interrupt ON, and turn OFF	1.2
ION	6001	Turn Interrupt ON	1.2
IOF	6002	Turn Interrupt OFF	1.2
SRQ	6003	Skip on Interrupt Request	1.2
GTF	6004	Get Interrupt Flags	1.2
RTF	6005	Restore Interrupt Flags	1.2
SGT	6006	Skip on Greater Than Flag	1.2
CAF	600 <b>7</b>	Clear All Flags	1.2

	LOADI	NG CONSTANTS IN	ITO THE AC	(1.2 µSEC	<u>)</u>
OCTAL	Decimal	OCTAL	Instr	uction	S
Constant	Constant	Instruction	Con	bined	
5777	-1025	7250			
		7352	CLA CLL		
6000	-1024	7333	CLA CLL		
7775	-3	7346	CLA CLL	CMA RT	L .
7776	-2	7344	CLA CLL	CMA RA	L
7777	-1	7340	CLA CLL	CMA	
4000	-0	7330	CLA CLL	CML RA	R
0000	0	7300	CLA CLL		
0001	1	7301	CLA CLL	IAC	
0002	2	7305	CLA CLL	IAC RA	L
0002	2	7326	CLA CLL	CML RT	Ե
0003	3	7325	CLA CLL	CML IA	C RAL
0004	4	7307	CLA CLL	IAC RT	L
0006	6	7327	CLA CLL	CML IA	C RTL
0100	64	7302	CLA IAC		
2000	1024	7332	CLA CLL	CML RT	R
3777	2047	7350	CLA CLL		

	EXTENDED	ARITHMETIC ELEMENT KE8-E (optional)
Mode Ins	tructions	
SWAB SWBA	7431 7447	switch Mode from A to B switch Mode from B to A
<u>Shift In</u>	structions	
SCA SCA CLA SCL NMI SHL ASR LSR ASC	7641 7403 (Mode A) 7411 7413 7415 7417	logical OR step counter with AC step counter to AC step counter load (from memory) normalize shift left arithmetic shift right logical shift right AC to step counter
Arithmet	ic Instruction	15
MVY DVI SAM Double P		multiply divide subtract AC from MQ ructions (Mode B)
DLD DST DAD DPIC DCM DPSZ	7763 7445 7443 7573 7575 7451	double precision load double precision store double precision add double precision increment double precision complement double precision skip if zero

	TEL	ETYPE KEYBOARD READER
Mnemonic Symbol	Octal Code	Operation
KCF	6030	Clear Keyboard Flag
KSF	6031	Skip on Keyboard Flag
KCC	6032	Clear Keyboard Flag, and AC, Advance Reader
KRS	6034	Read Keyboard Buffer Static
KIE	6035	Set/Clear Interrupt Enable
KRB	6036	Read Keyboard Buffer, Clear Flag

		TELETYPE TELEPRINTER PUNCH
Mnemonic Symbol	Octal Code	Operation
TFL TSF TCF TPC TSK TLS	6040 6041 6042 6044 6045 6046	Set Teleprinter Flag Skip on Teleprinter Flag Clear Teleprinter Flag Load Teleprinter and Print Skip on Printer or Keyboard Interrupt Clear Flag Load Teleprinter and Print

		PC8-E READER PUNCH
Mnemonic Symbol	Octal Code	Operation
RPE RSF RRB RFC RFC RRB PCE PSF PCF PPC PLS	6020 6021 6022	Set Reader/Punch Interrupt Enable Skip on Reader Flag Read Reader Buffer Reader Fetch Character Read Buffer and Fetch New Character Clear Reader/Punch Interrupt Enable Skip on Punch Flag Clear Punch Flag Load Punch Buffer and Punch Character Clear Flag Load Punch Buffer and Punch

		LE-8 LINE PRINTER
Mnemonic Symbol	Octal Code	Operation
PSKF	6661	Skip on Character Flag
PCLF	6662	Clear the Character Flag
PSKE		Skip on Error
PSTB	6664	
PSIE	6665	Set Program Interrupt Flag
PCLF PSTB	6666	Clear Line Printer Flag, Load Character, and Print
PCIE	6667	Clear Program Interrupt Flag

1

TCO8-P DECTAPE CONTROL			
Mnemonic Symbol	Octal Code	Operation	Time (µs)
DTRA	6761	Read Status Register A	2.6
DTCA	6762	Clear Status Register A	2.6
DTXA	6764	Load Status Register A	2.6
DTLA	6766	Clear and Load Status	
		Register A	3.6
DTSF	6771	Skip on Flag	2.6
DTRB	6772	Read Status Register B	2.6
DTXB	6774	Load Status Register B	2.6

TD8-E DECTAPE CONTROL			
Mnemonic Symbol	Octal Code	Operation	
SDSS	67X1	Skip if single line flag is set.	
SDST	67X2	Skip if time error flag is set.	
SDSQ	67X3	Skip if Quad Line flag is set.	
SDLC	67X4	Load Command Register from the AC, clear Time Error, and start UTS delay if UNIT, DIRECTION, or STOP/ GO flip-flops are changed.	
SDLD	6 <b>7</b> X5	Load Data Register from the AC, do not clear the AC, and clear Single Line and Quad Line flags.	
SDRC	67X6	Load contents of Command Register, Mark Track Register, and Status bits into the AC. Clear Single Line and Quad Line flags.	
SDRD	67X7	Load contents of Data Register into the AC, and clear Single Line and Quad Line flags.	

TAB-E DEC CASSETTE IOT INSTRUCTIONS				
Mnemonic Symbol		Operation		
KCLR	67XO	Clear all. Clears Status A and B Registers.		
KSDR	67X1	Skip on Data flag, for either a read or a write.		
KSEN	67X2	Skip on, EOT/BOT or EOF or Drive Empty or Timing Error, Block Error or Write Lock and "Write" True.		
KSBF	67X3	Skip on Ready Flag.		
KLSA	67X4	Load Status A from AC 4-ll, clear AC, load complement Status A back into AC.		
KSAF	67X5	Skip on any flag or error condition.		
KGOA	67X6	Assert the contents of Status A, transfer data into the AC for a read, out of the AC into the Read/ Write buffer for a write.		
KRSB	67X7	Read Status B into AC 4-11.		

R	<u>ков-р с</u>	ONTROL & RKO1 DISK DRIVE & CONTROL	
Mnemonic Symbol	Octal Code	Operation	Time (µs)
DLDA	6731	Load Disk Address (Maintenance Only)	2.6
DLDC	6732	Load Command Register	2.6
DLDR	6733	-	2.6
DRDA	6734	Read Disk Address	2.6
DLDW	6735	Load Disk Address and Write	2.6
DRDC	6736	Read Disk Command Register	3.6
DCHP	6737	Load Disk Address and Check	
ł		Parity	4.6
DRDS	6741	Read Disk Status Register	2.6
DCLS	6742	Clear Status Register	2.6
DMNT	6743	Load Maintenance Register	3.6
DSKD	6745	Skip on Disk Done	3.6
DSKE	6747	Skip on Disk Error	4.6
DCLA	6751	Clear All	2.6
DRWC	6752	Read Word Count Register	3.6
DLWC	6753	Load Word Count Register	3.6
DLCA	6755	Load Current Address Register	3.6
DRCA	6757	Read Current Address Register	4.6

		VT8-E INSTRUCTIONS
Mnemonic Symbol	Octal Code	Operation
DPLA	6050	Load starting address of data buffer
DPGO	6051	Load starting extended address of data buffer and go - start display after next vertical retrace in one of the two modes. Enable or dis- able interrupts from keyboard and printer.
DPSM	6052	Stop the display. Inhibit video and further device-initiated breaks.
DPMB	6053	Maintenance instruction - perform a single one-cycle data break.
DPMD	6054	Maintenance instruction - read extended break, address or status registers.
DPCL	6056	Skip on real-time clock flag; clear the flag if it is set.
DPBELL	605 <b>7</b>	Generate a half-second audible tone.
Keyboard I	Instruct	ions
DKCF	6030	Clear keyboard flag.
DKSK	6031	Skip on keyboard flag.
DKCC	6032	Clear keyboard flag, clear AC.
DKOB	6034	OR contents of keyboard buffer with AC, and deposit in AC.
SKIN	6035	Enable interrupt if AC $ll = l$ . Disable interrupt if AC $ll = 0$ .
DKRB	6036	Read keyboard buffer - transfer contents of keyboard buffer to AC - clear keyboard flag.
Printer In	structi	ons
PNSF	6040	Set printer flag.
PNSK	6041	Skip on printer flag.
PNCF	6042	Clear printer flag.
	6043	Not used.
PNLP	6044	Load printer buffer from AC5-11 - print.
PNSI	6045	Skip if about to interrupt.
PNPC	6046	Load printer buff - print - clear printer flag.
······		

	RFOB DISK FILE				
Mnemonic Symbol		Operation			
DCIM	6611	Clear Disk Interrupt Enable and Core Memory Address Extension Register			
DIML	6615	Load Interrupt Enable and Memory Address Extension Register.			
DIMA	6616	Load Interrupt and Extended Memory Address			
DFSE	6621	Skip on Disc Error			
DISK	6623	Skip Error or Completion Flag			
DCXA	6641	Clear High Order Address Register			
DXAL	6643	Clear and Load High Order Address Register			
DXAC	6645				
DMMT	6646	Initiate Maintenance Register.			

	ום	F32-D DISK FILE AND CONTROL	
Mnemonic Symbol	Octal Code	Operation	Time (µs)
DCMA	6601	Clear Disk Address Register	2.6
DMAR	6603	Load Disk Address Register and Read	3.6
DMAW	6605	Load Disk Address Register and Write	3.6
DCEA	6611	Clear Disk Extended Address	2.6
DSAC	6612	Skip on Address Confirmed Flag	2.6
DEAL	6615	Load Disk Extended Address	3.6
DEAC	6616	Read Disk Extended Address	3.6
DFSE	6621	Skip on Zero Error Flag	2.6
DFSC	6622	Skip on Data Completion Flag	2.6
DMAC	6626	Read Disk Memory Address	
		Register	3.6

		VC8-E CRT DISPLAY CONTROL
Mnemonic Symbol	Octal Code	Operation
DILC	6050	Clears Enables, Flags and Delays
DICD	6051	Clears Done Flag
DISD	6052	Skip on Done Flag
DILX	6053	Load X Register
DILY	6054	Load Y Register
DIXY	6055	Clear Done Flag; Intensify- Set Done Flag
DILE	6056	Transfers AC to Enable Register
DIRE	6057	Transfers Display Enable/Status Register
L		to AC

CR8-E CARD READER & CONTROL or CM8-E OPTICAL MARK CARD READER & CONTROL				
Mnemonic Symbol	Octal Code	Operation		
RCSF RCRA RCRB RCNO RCRC RCNI RCSD RCSE RCRD RCSI RCSI RCTF	6631 6632 6634 6635 6636 6671 6672 6674 6675 6677	Skip on Data Ready Read Alphanumeric Read Binary Read Conditions Out to Card Reader Read Compressed Read Condition in From Card Reader Skip on Card Done Flag Select Card Reader and Skip if Ready Clear Card Done Flag Skip if Interrupt Being Generated Clear Transition Flags		

XY8-E INCREMENTAL PLOTTER CONTROL				
	Octal Code	Operation		
PLCE PLSF PLCF	6500 6501 6502	Clear Interrupt Enable Skip on Plotter Flag		
PLPU	6502 6503 6504	Clear Plotter Flag Pen Up Load Direction Register, Set Flag		
PLPD PLCF PLLR		Pen Down Clear Flag, Load Direction Register,		
PLSE	6507	Set Flag Set Interrupt Enable		

TM8-E F MAGTAPE CONTROL					
Mnemonic Symbol		Operation			
LWCR CWCR LCAR CCAR LCMR LFGR LDBR RWCR CLT RCAR RMSR RCMR RFSR RDBR SKEF SKCB	6701 6702 6703 6704 6705 6706 6707 6711 6712 6713 6714 6715 6716 6717 6717 6721	Load Command Register Load Function Register Load Data Buffer Register Read Word Count Register Clear Transport Read Current Address Register Read Main Status Register Read Command Register Read Function Register & Status Read Data Buffer			
SKJD SKTR CLF		Skip if Job Done			

DATA TRANSFER SIGNALS					
Control Signals CO, Cl, C2 control the data path and loading within the processor. They come into play during I/O transfers and are controlled from outside by the peripheral interface. When it is time for a device to make either an input or out- put transfer, the device will ground the appro- priate combination of C control lines.					
	COL	Cl L	C2 L		
Output, AC Unchanged	Hi	Hi	Hi		
Output, AC Cleared	Lo	Hi	Hi		
Input, AC Or'd with Input Data	Hi	Lo	Hi		
Jam Input	Lo	Lo	Hi		
	LO	Hi	$\mathbf{Lo}$		
Input, Data Added to PC		111	ЦО		

ASCII CODE					
Character	Code	Character	Code		
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z O I 2 3 4 5 6 7 8 9	301 302 303 304 305 306 307 310 311 312 313 314 315 316 317 320 321 322 323 324 322 323 324 322 323 324 325 326 327 330 331 322 260 261 262 263 264 265 266 267 270 271	<pre> indiceter  indic</pre>	241 242 243 244 245 246 247 250 251 252 253 254 255 256 257 272 273 274 275 276 277 300 333 334 335 336 337 204 205 206 207		


PIN	Dl		D2	C1		C2		B1		В2		Al		A 2		
A			+15V			+5 V					+5V				+5V	
в			-15V			-15	7				-15V				-15V	
С	GND		GND	GND		GND			GND		GND		SP*GNI	)	GND	
D	MA8	L	IRØ I	IO PAUSE	L	TPl		H	MA4	L	INT STB H	ł	маø	L	ЕМАØ	L
Е	MA9	L	IR1 I	- CØ	L	TP2		H	MA5	L	BRK PROG I	-	MAl	L	EMAl	L
F	GND		GND	GND		GND			GND		GND		GND		GND	
н	MAlØ	L	IR2 I	- C1	L	TP3		H	MA6	L	MA,MS LD I		MA2	L	EMA2	L
J	MAll	L	F I	C2	L	TP4		H	MA7	L	OVERFLOW I		MA 3	L	MEM START	L
ĸ	MD8	L	D I	BUS STB	L	TSl		L	MD4	L	BRK DA CT I		мdø	L	MD DIR	L
L	MD9	L	E I	INT I/O	L	TS2		L	MD5	L	BRK CYC I		MDl	L	SOURCE	н
М	MD1Ø	L	USR MD H	INL XFR	L	TS3		L	MD6	L	LA EN. I	-	MD2	L	STROBE	н
N	GND		GND	GND		GND			GND		GND	_	GND		GND	
Р	MD11	L	F SET I	INT ROST	L	TS4		L	MD7	L	INT PROG H	I	MD3	L	INHIBIT	H
R	DATA 8	L	PULSE LA H	I INIT.	Н	LNK	DATA	L	DATA	4 L	RES 1 H	I	DATA Ø	5 L	RETURN	н
s	DATA 9	L	STOP I	SKIP	L	LNK	LOAD	L	DATA	5 L	RES 2 H	I	DATA 1	L	WRITE	н
Т	GND		GND	GND		GND			GND		GND		GND		GND	
υ	DATA 1Ø	L	KEY CTRL I	CPMA DIS	L	IND	1	L	DATA	6 L	RUN I		DATA 2	L	ROM ADDR	L
v	DATA 11	L	SW I	MS, IR DIS	L	IND	2	L	DATA	7 L	POWER OK H	I	DATA 3	L	LINK	L


Blank pins are not interconnected on the bus but may be test points on individual modules. \* This pin is connected to GND on the bus but serves as a logic signal within modules to facilitate testing.

OMNIBUS PIN ASSIGNMENTS

4.16

ົດ





# Information Directory

In this list the abbreviations used indicate the book in which the information will be found.

ITP -	-	Introduction to Programming
SCH -	-	Small Computer Handbook
LH -	-	Logic Handbook
$\left. \begin{array}{c} \text{Vol I} \\ \text{Vol II} \\ \text{Vol III} \end{array} \right\} -$	-	PDP8 <b>e/f/m</b> Maintenance Manual

	ITEM	PAGE	REFERENCE		
A	Auto Indexing	3-27	ITP Vol I		
B	Bus Drivers Bus Receivers Bin Format	10-34 10-36 App.E	SCH SCH ITP		
V	Cables Connector Blocks Cycle Timing	393 393 3-55	LH LH Vol I Print Set		
	CO, Cl, C2	3-147 9-12	Vol I SCH		
D	Data Break single cycle flowchart single cycle timing 3-cycle flowchart 3-cycle timing transfers priority Device Codes Drivers	$\begin{array}{r} 4-16\\ 9-48\\ 9-49\\ 10-15\\ 10-13\\ 4-11\\ 3-154\\ 6-40\\ 9-58\\ 10-7\\ 9-33\\ 10-34 \end{array}$	SCH SCH SCH SCH SCH Vol I ITP SCH Vol II SCH SCH		


		·····	
E	Extended Memory	4-20	ITP
	Field (Memory) Front Panel (indicators & functions) Flags (programmed data transfers) Fan Out Flow Charts (processor)	3-5 4-3 3-1 6-2 4-1 8 3-15	SCH ITP SCH ITP SCH LH Vol I Print Set
	<pre>I.C's location Interrupts   (data transfers) Interrupt System Instructions   (Comprehensive list of   machine, option &amp; peri-   pheral instructions)</pre>	3-25 6-22 3-151 App.D A-45	This book ITP Vol I ITP SCH
L	Logic Symbols Loading (fan out) Link Table	A-10 8 3-143	SCH LH Vol I
М	Memory Field Memory Page Memory (Extended) Major Register Control Signals ENO, 1, 2	3-5 3-5 4-20 3-124	SCH SCH ITP Vol I
	Data T, F Right, Left, Twice	3-128 3-134	Vol I Vol I
	Overshoot Op-amps Operating Systems (general) (detail)	10-30 269 2-20	SCH LH SCH ITP
P	Positive I/O External Bus Propogation Delay Propogation (on cables) Pages (Memory) Paper Tape Formats	10-1 17 9-58 10-30 3-5 4-16 A-21	SCH LH SCH SCH SCH ITP SCH

Рc	continued		
	Part Numbers (DEC)	Appendix Spare Parts List Appendix of Each Chapter	SCH Vol II & III
	Program (Echo Test, Print all characters, clean core, etc.)	4-1	Vol I
R	Ringing Receivers Rim	10-30 10-36 App.E	SCH SCH ITP
s -	Subroutines Software (general)	3-16 2-20	ITP SCH
Τ	Terminations Tape (Paper) Formats Thresholds (TTL)	10-30 4-16 A-21 9	SCH ITP SCH LH

NOTES

# 11 FAMILY NOTES

Legend Single Operand Double Operand Branch Jump & Subroutine Trap & Interrupt Miscellaneous Condition Code Operators PDP11-40 Floating Point Unit Floating Point: PDP11-45 Hardware Multiply-Divide (KE11-A) Numerical Op Code List Processor Register Addresses Interrupt Vectors	5.3 5.4 5.5 5.6 5.6 5.7 5.7 5.8 5.9 5.10 5.11 5.11
Interrupt Vectors Device Register Addresses Absolute Loader Bootstrap Loader MR11-DB Bootstrap Loader 7-Bit ASCII Code Unibus Pin Assignments	



GENEF	RAL REGISTER ADDRESSING		Mode R
Mode	Name	Symbolic	Description
O 1 2 3 4 5 6 7	register register deferred auto increment auto-incr deferred auto-decrement auto-decr deferred index index deferred	<b>–</b> (R)	<pre>(R) is operand [ex.R2=%2] (R) is address (R) is adrs; (R)+(1 or 2) (R) is adrs of adrs; (R)+2 (R) -(1 or 2): (R) is adrs (R) -2; (R) is adrs of adrs (R) +X is adrs (R) +X is adrs of adrs</pre>

PROC	RAM COUNTER ADDRESSING		Reg = 7 Mode 7	
2 3 6 7	immediate absolute relative relative deferred	@#A A	operand n follows instr A address A follows instr instr adrs + 4 + X is adrs instr adrs + 4 + X is adrs of adrs	

LEGEND			
Op Codes	Operations		
<pre>= 0 for word/l for byte SS = source field (6 bits) DD = destination field (6 bits) R = gen reg. (3 bits), 0 to 7 XXX = offset (8 bits) +127 to -128 N = number (3 bits) NN = number (6 bits)</pre>	<pre>() = contents of s = contents of source d = contents of destin. r = contents of register <b>4</b> = becomes X = relative address % = register definition</pre>		

continued overleaf

<u>legend</u> (c	ontinued)
Boolean	Condition Codes
$ \begin{array}{l} \wedge = \text{AND} \\ \forall = \text{inclusive OR} \\ \forall = \text{exclusive OR} \\ \thicksim = \text{NOT} \end{array} $	<pre>* = conditionally set/cleared - = not affected 0 = cleared 1 = set</pre>

SINGLE OPE	RAND	OPR dst		
15	OP Code	6 5 0 DD		
Mnemonic	Op Code	Instruction	dst Result	NZVC
General CLR(B) COM(B) INC(B) DEC(B) NEG(B) TST(B)	■050DD ■051DD ■052DD ■053DD ■054DD ■057DD	clear complement (1's) increment decrement negate (2's com) test	$ \begin{array}{c} 0 \\ \checkmark d \\ d + 1 \\ d - 1 \\ -d \\ d \end{array} $	0 1 0 0 * * 0 1 * * * - * * * - * * * * * * 0 0
Rotate & ROR(B) ROL(B) ASR(B) ASL(B) SWAB	Shift 060DD 061DD 062DD 063DD 0003DD	rotate right rotate left arith shift right arith shift left swap bytes	→C, d C, d← d/2 2d	* * * * * * * * * * * *
Multiple ADC(B) SBC(B) ▲SXT	Precision ■055DD ■056DD 0067DD	add carry subtract carry sign extend	d + C d - C 0 or -1	* * * * * * * * - * * -

▲ Applies to the 11/40 & 11/45 computers ● Applies to the 11/45 computer


DOUBLE OPE	<b>rand</b> O	PR src, dst OPR src	, R 01	C OPR	R, đ	st	
	15 OP Co	6 5 odeSSDI	ہ ک	]			
	15	98 6 5	0	-			
	OP	Code R SS OF	R DD				
Mnemonic	Op Code	Instruction	Opera	ation	ΝZ	v	С
General		1					
MOV (B) CMP (B) ADD SUB	■1SSDD ■2SSDD 06SSDD 16SSDD	move compare add subtract	d <b></b> +s s−d d+s - d+d -		* *	0 * *	*
Logical							
BIT (B) BIC (B) BIS (B)	■3SSDD ■4SSDD ■5SSDD	bit test (AND) bit clear bit set (OR)	s∧d d <b>4</b> - (~ d <b>4</b> s ~	-s)∧d v d	* * * * * *	0	-
<u>Register</u>							
MUL DIV ASH ASHC XOR	070RSS 071RSS 072RSS 073RSS 074RDD	multiply divide shift arithmetically arith shift combined exclusive OR		5	* *	*	* *
BRANCH				on is		sfi	Led
15	8	J Branc 7 0 New P	C <b>←</b> Upo	locati dated			
Base	Code		offse	=)			
Op code =	Base Cod	e + XXX	adrs d	of br	inst	r -	- 2
Mnemonic	Base Code	Instruction			anch diti		
Branches							
BR BNE BEQ BPL BMI BVC BVS BCC BCS	000400 001000 100000 100400 102000 102400 103000 103400	branch (unconditional br if not equal (to 0) br if equal (to 0) branch if plus branch if minus br if overflow is clo br if overflow is set br if carry is clear br if carry is set	0) ear	(alw ≠0 =0 + -	ays) Z = Z = N = V = C = C =	0 1 0 1 0 1 0	

BRANCH (co	ont'd)		
Mnemonic	Base Code	Instruction	Branch Condition
Signed Co	nditional	Branches	
BGE BLT BGT BLE	002000 002400 003000 003400	br if greater or eq (to 0) br if less than (0) br if greater than (0) br if less or equal (to 0)	<ul> <li>&gt; 0 N₩V=0</li> <li>∠ 0 N₩V=1</li> <li>&gt; 0 Zv (N₩V)=0</li> <li>∠ 0 Zv (N₩V)=1</li> </ul>
Unsigned	Condition	al Branches	
BHI BLOS BHIS BLO	101000 101400 103000 103400	branch if higher branch if lower or same branch if higher or same branch if lower	<pre>&gt; CvZ=0 &lt; CvZ=1 &gt; C = 0 &lt; C = 1</pre>

JUMP & SU	JUMP & SUBROUTINE				
Mnemonic	Op Code	Instruction	Notes		
JMP JSR RTS MARK▲ SOB▲	0001DD 004RDD 00020R 0064NN 077RNN	jump jump to subroutine ) return from subroutine) mark subtract 1 & br (if ≠ 0	PC←dst use same R aid in subr rtn. (R)-1, then if (R) ≠ O: PC← Updated PC - (2 x NN)		

Mnemonic	Op Code	Instruction	Notes
EMT	104000-	emulator trap	PC at 30, PS at 32
		(not for general use)	
TRAP	104400-	trap	PC at 34, PS at 36
	104777	crap	rc at 34, PS at 30
BPT	000003	breakpoint trap	PC at 14, PS at 16
IOT	000004	input/output trap	PC at 20, PS at 22
RTI	000002	return from interrupt	
RTT▲	000006	return from interrupt	

MISCELLANE	OUS	
Mnemonic	Op Code	Instruction
HALT	000000	halt
WAIT	000001	wait for interrupt
RESET	000005	reset external bus
NOP	000240	(no operation)
●SPL	00023N	set priority level (to N)
▲MFPI	0065SS	move from previous instr space
▲MTPI	0066DD	move to previous instr space
●MFPD	1065SS	move from previous data space
●MTPD	1066DD	move to previous data space




<u> PDP11-40</u>	FLOATING PO	<u>NT UNIT</u>	
Mnemonic	Op Code	Instruction	NZVC
FADD FSUB FMUL FDIV	07500R 07501R 07502R 07503R	floating add floating subtract floating multiply floating divide	* * 0 0 * * 0 0 * * 0 0 * * 0 0

FLOATING POINT	r; PDP11-45		
Mnemonic	Op Code	Instruction	Operation
CFCC SETF SETI SETD SETL	170000 170001 170002 170011 170012	copy fl cond codes set floating mode set integer mode set fl dbl mode set long integer mode	FD←O FL←O FD←1 FL←1
LDFPS STFPS STST	1701 src 1702 dst 1703 dst	load FPP prog status store FPP prog status store (exc codes & adr)	
CLRF,CLRD TSTF, TSTD ABSF,ABSD NEGF,NEGD	1704 fdst 1705 fdst 1706 fdst 1707 fdst	clear floating/double test fl/dbl make absolute fl/dbl negate fl/dbl	fdst←0 fdst←lfdst  fdst←-fdst
MULF,MULD MODF,MODD ADDF,ADDD LDF,LDD SUBF,SUBD	171 (AC) fsrc 171 (AC+4) fsrc 172 (AC) fsrc 172 (AC+4) fsrc 173 (AC) fsrc	multiply fl/dbl multiply & integerize add fl/dbl load fl/dbl subtract fl/dbl	AC←AC x fsrc AC←AC + fsrc AC←fsrc AC←AC—fsrc
CMPF,CMPD STF,STD DIVF,DIVD	173(AC+4)fsrc 174(AC)fdst 174(AC+4)fsrc	compare fl/dbl (to AC) store fl/dbl divide fl/dbl	fdst <b>←</b> AC AC <b>←</b> AC/fsrc
STEXP STCFI,STCFL STCDI,STCDL STCFD,STCDF	175 (AC) dst 175 (AC+4) dst 176 (AC) fdst	store exponent Store & convert fl or dbl to int or long int store & convert (dbl-fl)	
LDEXP LDCIF,LDCID LDCLF,LDCLD LDCDF,LDCFD	176 (AC+4) src 177 (AC) src 177 (AC+4) fsrc	load exponent fload & convert int or flong int to fl or dbl load & convert (dbl-fl)	

HARDWARE MULTIPLY-DIVIDE (KE11-A)						
OP/REG	ADDRESS	READ	WRITE			
DIV Divide	777300	Read Zero's	Load Divisor, Start divide.			
AC	777302	Read AC	Load AC			
MQ	777304	Read MQ	Load MQ, sign extends into AC			
MUL Multiply	777306	Read Zero's	Load multiplicand. Start multiply			
SC SR	777310 777311	Read SC and SR	Load SC and load SR bits O, 6, 7			
NOR Normalize	777312	Read SC	Start Normalize			
LSH Logical Shift	777314	Read Zero's	Load SC, Start logical shift			
ASH Arithmet. Shift	777316	Read Zero's	Load SC, start arith- metic shift			

NUMERICAL OP CODE LIST		
Op Code Mnemonic	Op Code Mnemonic	Op Code Mnemonic
00 00 00 HALT	OO 60 DD ROR	10 40 00
00 00 01 WAIT	OO 61 DD ROL	
00 00 02 RTI	OO 62 DD ASR	
00 00 03 BPT	OO 63 DD ASL	10 43 77
00 00 04 IOT 00 00 05 RESET	OO 64 NN MARK OO 65 SS MFPI	10 44 00
00 00 05 RESEI	OO 66 DD MTPI	10 44 00
00 00 07 (unused)	OO 67 DD SXT	TRAP
00 00 07 (unusea)	OC 07 DD DAI	10 47 77
OO O1 DD JMP	00 70 00	
OO O2 OR RTS		10 50 DD CLRB
00 02 OK KIB	- ┌ (unused)	10 51 DD COMB
00 02 10	00 77 77	10 52 DD INCB
	~~ · · · J	10 53 DD DECB
(unused)	O1 SS DD MOV	10 54 DD NEGB
00 02 27.	O2 SS DD CMP	10 55 DD ADCB
00 02 2/1	O3 SS DD BIT	10 56 DD SBCB
00 02 3N SPL	O4 SS DD BIC	10 57 DD TSTB
00 02 40 NOP	O5 SS DD BIS	
	O6 SS DD ADD	10 60 DD RORB
00 02 41		10 61 DD ROLB
	O7 OR SS MUL	10 62 DD ASRB
cond codes	O7 1R SS DIV	10 63 DD ASLB
00 02 77	O7 2R SS ASH	
	O7 3R SS ASHC	10 64 00]
OO O3 DD SWAB	O7 4R DD XOR	
		「 (unused)
OO O4 XXX BR	07 50 OR FADD	10 64 77
OO 10 XXX BNE	07 50 lR FSUB	-
OO 14 XXX BEQ	07 50 2R FMUL	10 65 SS MFPD
OO 20 XXX BGE	07 50 3R FDIV	10 66 DD MTPD
OO 24 XXX BLT		_
OO 30 XXX BGT	07 50 40	10 67 00
OO 34 XXX BLE	(unused)	(unused)
		E i
OO 4R DD JSR	07 67 77	10 77 77
00 50 DD CLR	O7 7R NN SOB	11 SS DD MOVB
OO 51 DD COM		12 SS DD CMPB
OO 52 DD INC	10 00 XXX BPL	13 SS DD BITB
OO 53 DD DEC	10 04 XXX BMI	14 SS DD BICB
OO 54 DD NEG	10 10 XXX BHI	15 SS DD BISB
OO 55 DD ADC	10 14 XXX BLOS	16 SS DD SUB
00 56 DD SBC	10 20 XXX BVC	17 44 45
OO 57 DD TST	10 24 XXX BVS	17 00 00
	10 30 XXX BCC,BHIS	L floating
	10 34 XXX BCS,BLO	point
		17 77 77



INTERRL	PT VECTORS	
000	(reserved)	
004	Time Out & other errors	
010	illegal & reserved instr	
014	BPT	
020	IOT	
024	Power Fail	
030	EMT	
034	TRAP	
240	PIRQ	
244	Floating Point trap	
250	Segmentation trap	

DEVICE REGISTER ADDRESSES						
]	Device	Cont & Stat	trol tus	Data Buffer	Vector	Priority Level
CR11	Card Reader data buffer 1 data buffer 2	777	160	777 162 777 164	230	BR6
KW11-L	Line Clock	777	546	-	100	BR6
	Real Time Clock control & status counter		540 544	772 542	104	BR6
LA3O	DECwriter keyboard printer		560 564	777 562 777 566		BR4 BR4
LP11	Line Printer	777	514	777 516	200	BR4
LT33	Teletype keyboard printer		560 564	777 562 777 566		BR4 BR4
PC11	Paper Tape reader punch		550 554	777 552 777 556		BR4 BR4
RC11/ RS64	Disk (64K words) look ahead disk address error status command & status word count current address maintenance	777 777 777 777 777 777	440 442 444 446 450 452 454	777 456	210	BR5
RF11/ RS11	Disk (256K words) control status word count current mem adrs disk address adrs ext error maintenance look ahead	777 777 777 777 777 777	460 462 464 466 470 474 476	777 472	204	BR5
RK11/ RKO5	Disk Cartridge drive status error control status word count current address disk address maintenance	777 777 777 777 777 777	400 402 404 406 410 412 414	777 416	220	BR5

Device Register Addresses (cont'd)					
Device		Control & Status	Data Buffer	Vector	Priority Level
TC11/ TU56	DECtape control command word count current address	777 340 777 342 777 344 777 346	777 350	214	BR6
TM11/ TUlO	Magtape status command byte counter current address read lines	772 520 772 522 772 524 772 526 772 532	772 530	224	BR5

ABSOLUTE LOADER	
Starting Address:-	500
20K 24K	017 037 057 077 117 137 157
	arger)

BOOTSTRAP LOADE	<u>:R</u>	=···· •· <u></u>		
Address	Contents		Address	Contents
-744 -746 -750 -752 -754 -756 -760 -762	016 701 000 026 012 702 000 352 005 211 105 711 100 376 116 162		-764 -766 -770 -772 -774 -776	000 002 - 400 005 267 177 756 000 765 177 560 (KB) or 177 550 (PR)
	773 000 773 100 773 200	Disk/D	Tape Bootstr ECtape Boots eader Bootst	trap


R11-DB BOOTSTRAP LOADER	
Device	Starting Address
RF11 RK11 TC11 TM11 RP11 RC11	773 100 773 110 773 120 773 136 773 154 773 220

OOO         NUL         O53         +         126           OO1         SOH         O54         ,         127         1           OO2         STX         O55         -         130         1           OO3         ETX         O56         .         131         1           OO4         EOT         O57         /         132         1           OO5         ENQ         O60         O         133         1           OO5         ENQ         O60         O         133         1           OO6         ACK         O61         1         134         1           OO7         BEL         O62         2         135         1           O10         BS         O63         3         136         1           O11         HT         O64         4         137         1           O12         LF         O65         5         140         1           O13         VT         O66         6         141         1           O14         FF         O67         7         142         1           O15         CR         O70         8	7-BIT ASCII CODE						
OO1       SOH       O54       ,       127         OO2       STX       O55       -       130       131         OO3       ETX       O56       .       131       132         OO4       EOT       O57       /       132       133         OO5       ENQ       O60       O       133         OO6       ACK       O61       1       134         OO7       BEL       O62       2       135         O10       BS       O63       3       136         O11       HT       O64       4       137         O12       LF       O65       5       140         O13       VT       O66       6       141         O14       FF       O67       7       142       143	Char.						
017SI $072$ : $145$ $073$ $020$ DLE $073$ ; $146$ $021$ DC1 $074$ $<$ $147$ $022$ DC2 $075$ = $150$ $023$ DC3 $076$ > $151$ $024$ DC4 $077$ ? $152$ $025$ NAK $100$ @ $153$ $026$ SYN $101$ A $154$ $027$ ETB $102$ B $155$ $030$ CAN $103$ C $156$ $031$ EM $104$ D $157$ $032$ SUB $105$ E $160$ $033$ ESC $106$ F $161$ $034$ FS $107$ G $162$ $035$ GS $110$ H $163$ $036$ RS $111$ I $164$ $037$ US $112$ J $165$ $040$ SP $113$ K $166$ $041$ ! $114$ L $167$ $043$ # $116$ N $171$ $043$ # $116$ N $171$ $044$ \$ $120$ P $173$ $046$ \$ $121$ $0$ $174$	VWXYZL/J < abcdefghijklmnopqrstuvwxyz{-}						

UNIBUS PIN ASSIGNMENTS							
Pin	Signal		Pin	Signal			
AA1	INIT	L	BAl	BG6	Н		
AA2	Power (+5	5V)	BA2	Power (+5	5V)		
AB1	INTR	L	BBl	BG5	Н		
AB2	Ground		BB2	Ground			
AC1	DOO	L	BCl	BR5	$\mathbf{L}$		
AC2	Ground		BC2	Ground			
ADl	DO2	$\mathbf{L}$	BD1	Ground			
AD2	DOl	$\mathbf{L}$	BD2	BR4	L		
AEl	DO4	$\mathbf{L}$	BEl	Ground			
AE2	DO3	$\mathbf{L}$	BE2	BG4	H		
AF1	DO6	$\mathbf{L}$	BFl	ACLO	$\mathbf{L}$		
AF2	DO5	$\mathbf{L}$	BF2	DCLO	$\mathbf{L}$		
AHl	DO8	$\mathbf{L}$	BHl	AOl	$\mathbf{L}$		
AH2	DO 7	$\mathbf{L}$	BH 2	AOO	$\mathbf{L}$		
AJ1	D10	$\mathbf{L}$	BJl	AO3	L		
AJ2	DO9	$\mathbf{L}$	BJ2	AO2	$\mathbf{L}$		
AKl	D12	$\mathbf{L}$	BKl	AO5	$\mathbf{L}$		
AK2	D11	L	BK2	AO4	$\mathbf{L}$		
ALI	D14	$\mathbf{L}$	BL1	A07	$\mathbf{L}$		
AL2	D13	$\mathbf{L}$	BL2	A06	L		
AM1	PA	L	BM1	A09	$\mathbf{L}$		
AM2	D15	$\mathbf{L}$	BM2	A08	$\mathbf{L}$		
ANI	Ground		BN1	A11	$\mathbf{L}$		
AN2	PB	$\mathbf{L}$	BN2	A10	$\mathbf{L}$		
AP1	Ground		BP1	A13	$\mathbf{L}$		
AP2	BBSY	$\mathbf{L}$	BP2	A12	$\mathbf{L}$		
ARl	Ground		BR1	A15	${\tt L}$		
AR2	SACK	L	BR2	Al4	$\mathbf{L}$		
AS1	Ground		BS1	A17	$\mathbf{L}$		
AS2	NPR	$\mathbf{L}$	BS2	A16	$\mathbf{L}$		
AT1	Ground		BT1	Ground			
AT2	BR7	$\mathbf{L}$	BT2	Cl	$\mathbf{L}$		
AUl	NPG	н	BUl	SSYN	$\mathbf{L}$		
AU2	BR6	L	BU2	CO	L		
AV1	BG7	Н	BV1	MSYN	$\mathbf{L}$		
AV2	Ground		BV2	Ground			


		UNIBUS	PIN A	SSIGNMENTS		
Signal		Pin		Signal		Pin
A00	$\mathbf{L}$	BH2		DO6	L	AF1
AOl	$\mathbf{L}$	BHl		D07	$\mathbf{L}$	AH 2
A02	L	BJ2		D08	L	AHl
AO3	L	BJl		DO9	$\mathbf{L}$	AJ2
AO4	L	BK2		D10	L	AJl
A05	$\mathbf{L}$	BKl	]	Dll	$\mathbf{L}$	AK2
A06	L	BL2		D12	$\mathbf{L}$	AKl
A07	L	BLl	ļ	D13	$\mathbf{L}$	AL2
A08	$\mathbf{L}$	BM2		D14	L	AL1
AO9	$\mathbf{L}$	BM1		D15	$\mathbf{L}$	AM2
A10	L	BN2		Ground		AB2
A11	L	BN1		Ground		AC2
A12	L	BP2		Ground		ANl
A13	$\mathbf{L}$	BP1		Ground		APl
A14	$\mathbf{L}$	BR2		Ground		ARl
A15	$\mathbf{L}$	BR1		Ground		AS1
A16	L	BS2		Ground		AT1
A17	L	BS1		Ground		AV2
ACLO	L	BF1		Ground		BB2
BBSY	L	AP2		Ground		BC2
BG4	Н	BE2		Ground		BDl
BG5	н	BBl		Ground		BEl
BG6	н	BAl		Ground		BTl
BG7	Н	AVl		Ground		BV2
BR4	$\mathbf{L}$	BD2	1	INIT	L	AAl
BR5	$\mathbf{L}$	BCl		INTR	L	ABl
BR6	$\mathbf{L}$	AU2		MSYN	L	BVl
BR7	$\mathbf{L}$	AT2		NPG	Н	AUl
со	L	BU2		NPR	$\mathbf{L}$	AS2
C1	L	BT2		PA	L	AM1
DOO	L	ACl		PB	L	AN2
D01	L	AD2		+5V <b>*</b>		AA2
DO2	L	ADl		+5V <b>*</b>		BA2
DO3	L	AE2		SACK	$\mathbf{L}$	AR2
DO4	L	AE1		DCLO	L	BF2
DO5	L	AF2		SSYN	L	BUl
to th	e bus be c	termina onnected	ator	pins to su only. +5V a the Unibu	shou!	ld

MODULE CONTACT DESIGNATIONS



#### ROM MAPS

The inputs to a ROM are matrixed in a system of AND gates so that each combination of Hi and Lo input signals enables a particular internal bus-bar. If there are n inputs then there will be  $2^n$  internal bus-bars.



Initially, the ROM chip is manufactured with every bus-bar connected via diodes to each of the outputs. In the 'blasting' process any undesired connection between a busbar and an output is rendered open-circuit. Thus each combination of inputs selects a particular combination of outputs. The particular way in which a ROM has been blasted is expressed in a ROM map. ROM maps are constructed to show the output combination which each unique input combination produces. They are laid out as follows:

OUTPUTS			\ / ( = \ \ \ / ( \ \ \ \ / (	Y3 (Pin =Y2 (Pin	9) Conf MPC Ø3L 10) Conf MPC Ø2L n 11) Conf MPC Ø1L in 12) Conf MPC Ø4L
<u>Octal</u>	Decimal		<u> </u>	Octal	Note:
Address	Address	HGFEDCBA	****	Data	
løø	64				Pin designations
1Ø1	65	ØlØØØØØl	ØØ11	ØØ3	differ from map
1Ø2	66	ØlØØØØlØ	ØØ11	ØØ3	to map.
1		1		1 1 1	
175	125	Ø11111Ø1	ØØ11	ØØ3	
176	126	Ø111111Ø	ø1ø1	ØØ5	
177	127	Ø1111111			
		A A A A A A A A A A A A A A A A A A A	( A(Pi B(Pin C(Pin (Pin #Ø Pin #Ø2 n #Ø1)	n #Ø5) #Ø6) is #Ø7) is Ø4) is D 3) is DP is DPF	is DPE CC Zero (1) H s DPE CC Cout (1) H DPE CC Neg (1) H DPE CC Vbit (1) H PF IR 1Ø (1) H F IR Ø9 (1) H IR Ø8 (1) H IR 15 (1) H

When trouble shooting a processor, it is best to ignore the columns headed Octal Address, Decimal Address, and Octal Data. The column headed by a string of letters in reverse alphabetical order represents the possible input combinations. The pin numbers are given at the bottom of the column. The next column gives the output combination relevant to each particular input combination. The pin numbers are given at the top of the column.

PDP11 UNIBUS SIGNALS			
Signal	Asser ted	No of Lines	Function
Bus Address AO to A17	L	18	Specify an address in core, in the processor or in a peripheral device.
Bus Data DO to D15	L	16	Supply a 16-bit data word.
Bus Ctrl Line CO Bus Ctrl Line Cl	L L	1 1	Define one of four Unibus operations.
N.P.R. (Non Processor Request)	L	1	Asserted by a device wish- ing to gain control of the bus without interrupting the current programme.
N.P.G. (Non- Processor Grant)	H	1	Asserted by the processor to grant bus control in response to a N.P.R.
B.R. (Bus Request)	L	4	Asserted by a device request- ing bus control in order to interrupt the current program (four priority levels - BR7, BR6, BR5, BR4)
B.G. (Bus Grant)	Н	4	Asserted by the processor to grant bus control in response to a B.R. (Four priority levels, BG7, BG6, BG5, BG4.)
Bus Sack	L	l	Asserted by a device to acknowledge an N.P.G. or a B.G.
Bus Bsy	L	1	Asserted by a device to take over bus control.
Bus Int. (Interrupt)	L	1	Asserted by a device after it has received bus control (B.Bsy asserted) to indicate to the processor that it wishes to interrupt the current programme. Simultan- eously the device puts its vector address on the bus data lines. This vector address is the core address of the appropriate device- handling sub-routine.

Continued Overleaf

#### PDP11 Unibus Signals (Cont'd)

Signal	Asserted	No of Lines	Function
Bus M. Sync. (Master Sync.)	L	1	Asserted by bus master to inform slave that address, data and control signals are valid on the bus.
Bus Slave Sync.	L	1	Asserted by slave to inform the bus master that he (slave) has completed the instruction issued by the master.
Bus A.C. LO	L	1	Monitors A.C. power supply and initiates power fail routine in the event of a failure.
Bus D.C. LO	L	1	Held high for 70 milli <del>-</del> seconds during power fail routine.
Bus Parity	Ľ	2	Used by parity memory option.
Bus Initialise	L	1	20 millisecond pulse used to clear all device registers on the bus. Generated at 1. Power Up 2. Start Switch 3. Reset Instruction

#### INFORMATION DIRECTORY

In this list the abbreviations used indicate the book in which the information will be found.

11/05CM PDP11/05 Computer Manual

11/40SMM PDP11/40 System Maintenance Manual

KD11/A.PM KD11/A Processor Manual

PH Peripherals Handbook, 1973-74

llPr.HB PDP11 05/10/35/40 Processor Handbook

RMM Relevant Maintenance Manual

11/45Pr.HB PDP11/45 Processor Handbook

	ITEM	PAGE	REFERENCE
A	Addressing Address Map	3-1 281	llPr.HB PH
С	Cables, Harnesses Cyclic Redundancy (KGll)	4-195	Print Set PH
D	Device Priority Levels		RMM
E	Extended Arithmetic Element Extended Instruction Set	7-1	RMM llpr.HB
F	Floating Instruction Set Floating Point Processor (11/45)	7-6 167	llPr.HB ll/45PRH
/	I.C's Location Interrupts Integrated Circuit Chips ISP Notation	3-25 5-3 App.A App.C	This book PH RMM 11Pr.HB

ITEM	PAGE	REFERENCE
<pre>K KT-11-C Memory Management Option (11/45) KT-11-D Memory Management Option (11/40)</pre>	147 6-1	ll/45Pr.HB llPr.HB
M Memories - General Microprogramming - General Memories - Semiconductor (11/45)	11-1 5-5	11/05CM 11/05CM RMM
Memories - Parity (11/45) Module Configuration	241	11/45Pr.HB
(11/05)	1-1-6	11/05CM
<b>P</b> Paper Tape Format P.I.R.Q. (11/45)	B-5 239	PH 11/45Pr.HB
<b>S</b> Segmentation (11/45) Stack Subroutines	159 5-1 5-1	ll/45Pr.HB 11 Pr.HB 11 Pr.HB
<b>7</b> <sub>T-Bit</sub> Traps	2-5 5-17	11 Pr.HB 11 Pr.HB
$m{U}_{ ext{Unibus}}$	5-1	РН
V <sub>V-Bit</sub>	2-5	ll Pr.HB
Z Z-Bit	2-5	ll Pr.HB

### IC INDEX

This section contains basic information on the more common devices in use within the company. The information is laid out in the following form:

Device <u>Designator</u>

Dec Part No.

14	13	12	11	10	9	8	]	
) :	<u>Pin</u> (	Conn	ectic	ons 			<u>Title</u>	
1	2	3	4	5	6	7		

(held in the reproduction centre).

Amplifying or detailed information follows the diagram. Further details can be found in the published data of the major manufacturers or in the purchase specification

> WHERE THIS INDEX DISCLOSES A SIMILARITY BETWEEN DEVICES, UNDER NO CIRCUMSTANCES IS IT TO BE TAKEN AS AN AUTHORITY TO EFFECT A SUBSTITUTION.


 14
 13
 12
 11
 10
 9
 8
 Vcc

 Image: Constraint of the second state of the second s

19-09704

Single 7-Input NOR Gate


380




19-09485

Quad 2-Input NOR Gate

19-09486




### 1402




This device can be used as a quad 256-bit shift register, or a dual 512-bit shift register, or a 1024-bit shift register, by suitably interconnecting the inputs and outputs of the individual registers.

This is a MOS device and uses a Vss of +5V and a Vdd of -5V. Clock  $\emptyset 2$  is the antiphase version of clock  $\emptyset 1$ . Both clock inputs are required for the shifting action to take place.




## 1540G






Continued Overleaf




#### 19-10459



PIN NO.	SYMBOL	NAME	FUNCTION
1	Vcc	Vcc Power Supply	+5v. supply
2	Vgg	Vgg Power Supply	-12v. supply
3	Gnd	Ground	Ground
4	RDE	Received Data Enable	A low on the receiver enable line places the received data onto the output lines.
5-12	RD8- RD1	Received Data Bits	These are the 9 data output lines. These lines may be "Wire-Ored". When 5, 6, or 7 level code is selected the most significant unused bits are Low. Character will be right justified into the least significant bits. RD1 (Pin 12) is the least signi- ficant bit, RD8 (Pin 5) is the most significant bit. A High indicates a Mark.
13	PER	Receive Parity Error	This line goes to a High if the received character parity does not agree with the selec- tion (Pin 39).
14	FER	Framing Error	This line goes to a High if the received character has no valid Stop bit. i.e. the bit following the Parity bit is not marking.
15	OR	Overrun	This line goes to a High if the previously received char- acter is not read (DA line not Reset) before the present character is transferred to the receiver holding register.
16	SWE	Status Word Enable	A Low on this line places the Status Word bits (PE, DA, TBMT, FE, OR) onto the output lines.
17	RCP	Receiver Clock Line	Requires a clock 16 times required Rx baud rate.
18	RDA	Reset Data Available	A Low on this line will reset the DA line.

Continued Overleaf


PIN NO.	SYMBOL	NAME	FUNCTION
19	DA	Received Data	This line goes to a High when an entire character has been received and transferred to the receiver Holding register.
20	SI	Serial Input	This line accepts the Serial bits input stream. A High must be present when Data is not being received. High is a Mark. Low is a Space.
21	XR	External Reset	Should be pulsed after Power turn on to a High. Reset all registers. Sets Serial Output line to a High. Sets TBMT to a High. Sets EOC to a High.
22	TBMT	Transmitter Buffer Empty	The Transmitter Buffer Empty flag goes to a High when the data bits Holding Register may be loaded with another character.
23	DS	Data Strobe	A Low to High transition on this line will enter the data bits into the Data Bits Holding Register. Data loading is con- trolled by the rising edge of DS.
24	EOC	End of Character	This line goes to High each time a full character including Stop bits is transmitted. It remains at this level until the start of transmission which is the mark to space transition of the Start bit. It will remain at a High when data is not being transmitted.
25	SO	Serial Output	This line will serially, by bit, provide the entire transmitted character. It will remain at a High when no data is being trans- mitted. High is a Mark, Low is a Space.
26-33	DB1- DB8	Data Bit Inputs	These are the 8 parallel data input lines. If 5, 6 or 7 bits are transmitted the least most significant bits are used. DB1 is the least significant bit (Pin 26). DB8 is the most signi- ficant bit, (Pin 33). A High input will cause a mark (High) to be transmitted.



Continued Overleaf

PIN NO.	SYMBOL	NAME	FUNCTION
34	CS	Control Strobe	A high on this lead will enter the control bits (POE, NB1, NB2, SB, NP) into the control bits Holding register. This line can be strobed or hard wired to a High level.
35	NP	No Parity	A High on this lead will eliminate the parity bit from the transmitted and received character. The stop bits will immediately follow the last data bit on transmission. The receiver will not check parity or reception. It will, when asserted, also clamp the PE to a Low.
36	2SB	Two Stop Bits	This lead will select the number of stop bits. 1 or 2 to be appended immediately after the parity bit. A low will insert 1 stop bit and a High will insert 2 stop bits.
37-38	NB2, NB1	Number of Bits/ Charact.	
39	PEV	Even Parity Select	L Inserts/checks odd H Inserts/checks even
40	ТСР	Trans- mitter	Requires clock freq. 16 times required Tx baud rate.

19-10010




2518

21-11049

16	15	14	13	12	11	10	9	
Vcc	IN3	IN2	INl	OUT 1	OUT 2	OUT 3	OUT 4	
Recirculate Clock								
Reci	Lrcul	late-	1		L <sub>(</sub>	Cloc}	2	
	Ircu: IN5			Vgg		Cloc} OUT 6	-	

Hex 32-bit Shift Register




Continued Overleaf..

#### 2518 Continued

RECIRCULATE	FUNCTION					
1	Registers recirculate					
0	Data entered from inputs					

NOTE: Recirculate is also labelled "load".

3101




A matrix of 64 flip flops arranged to give 16 words of 4 bits each. The required word is addressed via the 4 select inputs.

WRITE	Data	ı at	the	input	s	is
entered	at	the	sele	ected	aċ	ldress.

READ The complement of the data stored at the selected address is non-destructively read at the sense outputs.

ME	WR	OPERATION
L	L	Write
L	Н	Read
Н	L	Inhibit
Н	н	-

Open collector outputs are provided to allow expansion of the word length. Thus, several devices can be used together to form a fast-access (approx. 33 ns) scratchpad memory.



INP	UTS					
ENABLE	SEL	ECT	OUTPUTS			
G	В	А	YO	¥1	¥2	¥3
H	Х	х	Н	H	H	H
L	L	L	L	H	н	H
L	L	н	н	L	H	H
L	Н	L	Н	Ħ	L	H
L	H	H	н	H	H	L

Assigns the input (L at ENABLE) to one of 4 outputs, determined by the 'SELECT' settings.

5314

19-10391

See 314.

A version of 314 selected for speed of operation and noise immunity.

#### See 380.

A version of 380 selected for speed of operation and noise immunity.

5384 See 384. A version of 384 selected for speed of operation and noise immunity.

5003	See 74187 for pin connections.
23-000A2-03	A version of the same device but data is not entered by the manufacturer.


6380

EGOO

5380

See 380.

A version of 380 selected for speed of operation and noise immunity.




74HOO

See 7400.



# 7401

19-05590




Quad 2-Input NAND Gate

Open collector outputs.

19-09004


Quad 2-Input NOR Gate



## 7404

19-09686


Hex Inverter



74H04


See 7404.

19-09931



Open collector outputs.

7408




**19-1**0155

Quad 2-Input AND Gate

19-05576

Triple 3-Input NAND Gate



74H10


See 7410.

19-09057


74 H11

19-09267

Triple 3-Input AND Gate




19-09955



Open collector outputs

7413






Dual 4-input NAND Schmitt Triggers

19-09928

Hex Inverter Buffer/ Driver




Open collector high voltage outputs.

7417

19-09929

Hex Buffer/ Driver




Open collector high voltage outputs.


•

7420

19-05577



74H21




19-09058

Dual 4-Input AND Gate

74S22

19-10540

Dual 4-Input NAND Gate





Open collector outputs

7426


19-10236

Quad 2-Input NAND Gate






19-10878



7430




19-05578


8-Input NAND Gate



Quad 2-Input NAND Buffer




## 7440



74H40

See 7440.

19-05586




19-10046

BCD to Decimal Decoder

	INP	UTS		OUTPUTS									
D	С	В	А	0	1	2	3	4	5	6	7	8	9
L	L	L	L	L	Н	Η	H	H	H	Н	H	Η	H
L	L	L	Η	н	L	Η	H	Н	Η	Η	Η	Н	Η
L	L	Η	L	H	Η	$\mathbf{L}$	Η	Н	Η	Η	Η	Η	Η
L	L	Η	H	н	Η	H	$\mathbf{L}$	Н	Η	Η	H	Η	Н
L	Н	L	L	H	Η	H	H	L	H	H	H	H	Н
L	H	L	H	H	Н	H	H	Η	L	Η	Η	Н	н
L	н	Η	$\mathbf{L}$	Н	Η	H	Н	Η	Η	L	Н	Η	Н
L	Η	Η	Η	н	н	Η	н	н	Η	Η	L	Η	н
н	L	L	L	Н	Н	Η	Η	Η	Η	Η	Η	$\mathbf{L}$	Η
H	L	L	H	Н	H	H	H	Ή	Η	H	Н	Н	L
Η	L	н	$\mathbf{L}$	H	н	Η	Н	Η	H	н	Н	Н	н
H	L	Н	Η	H	Η	Η	Η	Н	Η	Η	Η	Η	H
Η	Η	L	L	н	Η	Η	H	Η	н	H	Η	Н	Η
Η	Η	L	Η	н	H	Η	H	Η	Н	Ħ	Η	Η	Η
Η	Н	Η	L	н	H	H	Η	H	Η	H	Η	Н	Η
H	Η	Н	Н	Η	Η	Η	Η	Н	Η	Η	Η	Η	Η



Dual 2-Wide 2-Input AND-OR Invert Gate




Used in X-OR, comparator and select functions.



See 7450.

19-09060

## **74H52**




19-09061

Expandable 4-Wide AND-OR Gate






Expandable 4-Wide AND-OR Invert Gate



## **74H53**


19-09062

Expandable 4-Wide AND-OR Invert Gate




#### **74H55**

19-09063



19-05581



Dual 4-Input Expander

Used in conjunction with expandable gates.

See 7460.


**74H60** 

19-09064



19-09065


Triple 3-Input Expander



#### 74S64

19-10542

4-2-3-2 Input AND-OR Invert Gate




74S65

As 74S64, with open collector outputs.

19-10543

7470

19-05589




	OUTPUTS					
PRESET	CLEAR	CLOCK	J	K	1	ø
L H L H H H H	H L H H H H		X X H L L H X	X X L H L H X	Chai	L H L H Change nges Change

$$J = J1. J2. \overline{J3}$$
  
K = K1. K2. K3

Input information is transferred to the outputs on the positive-going edge of the clock pulse.

74H72




Continued Overleaf..

#### 74H72 Continued

	INPUTS							
PRESET	PRESET CLEAR CLOCK J K							
L H L H H H H	H L H H H H	× × × ↓ ↓ ↓	X X L H L H	X X L L H H	H L L H H H No Change H L L H Changes			

$$J = J1. J2. J3$$
  
K = K1. K2. K3


## 7473



6.32

	INPUTS	OUTPUTS		
CLEAR	CLOCK	1 0		
L	x	x	x	LH
н	1	L	L	No Change
н		Н	L	H L
н		L	н	LH
Н	л	н	Changes	

19-05547



Dual D-Type Flip Flop

Continued Overleaf..

#### 7474 Continued

	OUTPUTS				
PRESET	CLEAR	CLOCK	D	1	Ø
L H L H H	H L H H H	X X X A L	X X X H L X	H L H L No	L H L H Change

#### 74H74


See 7474.

19-09667

#### 7475

19-09050

Quad Bistable Latch




Function Table for each latch

INP	UTS	OU	TPUTS
D	С	1	ø
L	H	L	н
н	H	H	L
	L	No	Change

When the Enable (C) is H each latch responds to the information at its D input, i.e.: latch RESETS when D goes low -SETS when D goes H. The transition of Enable to L causes the latches concerned to lock in their pre-transition state.






19-05585


Dual J - K Flip-Flop

	IN	OUTPUTS			
PRESET	CLEAR	CLOCK	J	K	l ø
L	H	X	X	X	H L
H	L	X	X	X	L H
L	L	X	X	X	H H
H	H	I	L	L	No Change
H	H	I	H	L	H L
H	H	<u> れ</u>	L	H	L H
H	H		H	H	Changes

19-09714



16 Flip-flops arranged in a 4 x 4 matrix. Each flip-flop is 1 bit of 16 words : the word length is determined by the number of memories connected in parallel.




\* To all 16 flip-flops.


To address a flip-flop (word) the X and Y lines associated with that flip-flop are taken H.

To store information, the required flip-flop is addressed and a High applied to Wl (to write a l) or WØ (to write a  $\emptyset$ ).

To read information, the state of the addressed flip-flop is found at the sense outputs. Reading is non-destructive. The memory is volatile - data is lost if Vcc is removed.




Al-4 = Number Bl-4 = AddendSl-4 = Sum




Compares two 4-bit numbers for magnitude and indicates the decision with a H on the appropriate output line.

When devices are cascaded to allow comparison of numbers larger than 4 bits, the decision outputs are connected to the related cascading inputs of the device handling the next most significant bits. The stage handling the least significant bits must have a H applied to the A=B input.




## **74H87**



Operation is controlled by the B and C inputs to transmit the data at the inputs (Al - 4) to the outputs (Yl - 4) either true or complemented; or to set the outputs to the complement of the C input. Thus:-

CON' INPI	TROL UTS	OUTPUTS				
В	С	Yl	¥2	¥3	¥4	
L	L	Āl	A2	Ā3	Ā4	
L	Н	Al	A2	A3	A4	
н	L	Н	Н	Н	н	
н	H	L	L	L	L	




64 flip-flops arranged to give 16 4-bit words. Open collector outputs allow expansion of word length and the number of words.

The required word is addressed in binary on the select inputs: data can then be written or read:-

OPERATION	ME	WE	OUTPUT STATE
Write	L	L	Complement of data in
Read	L	н	Complement of Sel word
Inhibit Storage	H	L	Complement of data in
-	Н	н	High

19-09051




Counts the H to L transitions at the A input. The maximum count before reset is determined by the connections to I/P A and I/P B. e.g. with Qa connected to B:

COUNT	OUTPUT						
	Qđ	Qc		Qa			
0	L	L	L	L			
1	L	L	Г	H			
2	L	L	H	L			
3	L	L	H	H			
4	L	н	L	L			
5	L	H	$\mathbf{L}$	H			
6	L	H	H	L			
7	L	H	H	H			
8	н	L	L	L			
9	H	L	L	H			

RES	SET 1	INPU	OUTPUT				
Rol	Ro2	Rgl	Rg2	Qđ	Qc	Qb	Qa
Н	H	L	х	L	L	L	L
н	Н	x	L	L	L	L	L
x	х	H	H	Н	L	L	н
x	L	х	L	$\left \right\rangle$			
L	х	L	х		OUN	ነ ጥ	
L	х	x	L			-	
x	L	L	Х	J			

#### FUNCTION TABLE




Counts the H to L transitions at I/P A. With the B I/P connected to Qa the count is:

FUNCTION TABLE

RESET I	OUTPUTS					
Rol	Ro2	Qđ	Qc	Qb	Qa	
H	н	L	L	L	L	
L	х	co	UNT	ľ		
х	L	COUNT				

	OUTPUTS						
COUNT	Qđ	Qc	Qb	Qa			
0	L	L	L	Ŀ			
1	L	L	L	н			
2	L	L	н	L			
3	L	L	н	н			
4	L	Н	L	L			
5	$\mathbf{L}$	н	L	н			
6	Н	L	L	L			
7	н	L	L	н			
8	Н	L	н	L			
9	Н	L	н	н			
10	н	н	L	L			
11	н	н	L	Н			





19-09054

4-Bit Binary Counter


Counts H to L	transitions at I/P A.	With B
I/P connected	to Qa the count is:	

	(	JUTI	PUT	
COUNT	Qđ	Qc	Qb	Qa
0	L	L	L	L
1	L	L	L	н
2	$\mathbf{L}$	L	н	L
3	L	L	H	H
4	L	Η	L	L
5	$\mathbf{L}$	H	L	н
6	L	H	Н	L
7	L	H	H	Н
8	Η	L	L	L
9	Η	L	L	H
10	Н	L	H	L
11	H	L	H	н
12	Ĥ	Н	L	Γ.
13	H	н	L	н
14	H	H	H	L
15	H	Н	H	H

#### FUNCTION TABLE

RESET	OUTPUT				
Rol	Ro2	Qđ	Qc	Qb	Qa
Н	Н	L	L	L	L
L	х	COUNT			
x	L	COUNT			

.




Parallel Load: Data at the parallel inputs is loaded, with mode H, and appears at the outputs after  $\checkmark$  of clock 2.

Shift Right: Occurs on  $\oint$  of clock 1 with mode L. Moves data one bit along register and loads the serial input level to stage A for every clock pulse.

Shift Left: Occurs on ♥ of clock 2 with Mode H but requires outputs to be connected to inputs of previous stages.








All five flip-flops in the register can be cleared by applying L to clear with preset enable or preset inputs L.

Paralled loading is accomplished by applying data to the preset inputs and pulsing PRESET ENABLE H.

With CLEAR H and PRESET ENABLE L the data is right shifted 1 bit per clock **†** and data at serial input is entered at stage A.








19-09712

Open collector outputs are provided to permit tying for multi-bit comparisons.

8251



19-09594

to Decimal


Continued Overleaf


[	INP	UTS						OUT	PUT	s			
D	С	В	Α	0	1	2	3	4	5	6	7	8	9
L L L L L	L L L L H	L L H H L	L H L H L	L H H H H	H L H H H	H H L H H	H H H L H	H H H H L	H H H H H	H H H H H	H H H H H	H H H H H	H H H H H
L L H H	H H H L L	L H H L L	H L H L H	H H H H H	H H H H H	H H H H H	H H H H H	H H H H H	L H H H H	H L H H H	H H L H H	H H H L H	H H H H L
H H H H H	L L H H H	H H L H H	L H L H L H	H H H H H	H H H H H	H H H H H	H H H H H	H H H H H	H H H H H	H H H H H H	H H H H H	X X X X X X X	X X X X X X X

19-09934

Quad 2-line

Selector






CONTRO	L INPUT	OUTPUT
С	D	Yn
L	L	Bn
L	Н	Bn
Н	L	Ān
н	Н	Н

19-09615

4-bit Parallel Access Shift Register



CONTROI	L SIGNAL	REGISTER				
LOAD	SHIFT	FUNCTION				
L	L	Hold				
Н	L	Parallel Load				
L	H	Shift *				
Н	Н	Right				


\* + Serial Input into Stage A.

8598

Vcc En Α4 Α3 A2 Al Μ7 Ao 16 15 14 13 12 11 10 9 23-000A1-02 -Address Select -32 x 8-Bit Outputs R.O.M. LT 2 3 8 4 5 6 7 MO M1 М2 М3 М5 Μ4 M6 GND


> Required address set on select lines. Data at output when En. low.

> > 6.50



19-09713

8875



19-10647


Triple 3-Input NOR Gate

Dual 4-Input NOR Gate

Same function as 7427 but circuitry and characteristics different.

19-09705

Quad 2-Input NAND Gate




Open collector outputs.

Same function as 740l but different circuitry and characteristics allow it to handle greater currents. This makes the device suitable for use as a Unibus Driver.

### 8885


19-10649

Quad 2-Input NOR Gate



Same function as 7402 but circuitry and characteristics different.

19-10454




El	0	1	2	3	4	5	6	7	GS	Ao	Al	A2	EO
н	Х	Х	Х	Х	X	Х	Х	Х	H	H	H	H	н
L	Η	Η	Η	н	H	Η	Η	H	Н	H	Ĥ	H	Ъ
L	Х	Х	Х	Х	Х	Х	Х	ц	L	L	L	L	н
Ľ	Х	Х	Х	Х	Х	Х	$\mathbf{L}$	H	L	н	L	L	н
L	Х	Х	Х	Х	Х	$\mathbf{L}$	Η	H	L	L	н	L	н
L	Х	Х	Х	Х	L	Η	Η	Η	L	H	н	L	н
L	Х	Х	Х	$\mathbf{L}$	Η	Η	Η	Η	L	L	L	н	н
L	Х	Х	$\mathbf{L}$	Η	Η	Н	Η	Η	L	H	L	H	н
L	Х	$\mathbf{L}$	Η	Η	Н	H	Η	Н	L	L	H	H	н
L	L	Η	Η	H	H	Η	H	H	L	H	H	H	H


The 9318 accepts data from 8 active low inputs and provides a binary representation on the 3 active low outputs. A priority is assigned to each input so that when two or more inputs are simultaneously active, the input with the highest priority is represented on the output, with input line 7 having the highest priority. A high on the input enable (E1) will force all outputs to the inactive state and allow new data to settle without producing erroneous information at the outputs. A group signal output (GS) and an enable output (EO) are provided with the three data outputs. The GS is active level low when all inputs are high. Using the output enable along with the input enable allows priority encoding of N input signals. Both EO and GS are inactive high when the input enable is high.

19-09373

Monostable Multivibrator



Duration of the output pulse is a function of the external timing components which must be connected thus:-




The input gating allows leading or trailing edge triggering:-

The device is retriggerable: the application of a further trigger pulse before the delay times-out will cause the output pulse to extend its duration.

Retriggering can be prevented by tying the  $\overline{Q}$  output to an active Low.

	INP	JTS		OUTF	UTS
Al	А2	Bl	B2	Q	Q
Н	Н	Х	Х	L	Н
X	Х	L	Х	L	H
Х	Х	Х	L	L	Н
L	Х	Н	H	L	н
L	Х	4	Н	Л	ប
L	Х	н	Â.	Л	ប
x	L	Н	Н	L	н
x	L	4	Н	L	ប
x	L	Н	4	Л	ប
н	¥	H	Η	Л	ប
¥	*	Η	H	Л	ប
+	н	Н	Н	л	ប

19-10951



RX

Vcc

RX

The duration of the output pulse for each monostable is set by the associated timing components:

Dual

Monostable Multi-

vibrator

The output pulse can be terminated before its normal width by taking the CD input (Reset) Low.

I	NPU	TS	OUTPUTS				
A	в	CD	Q	Q			
L	4	н	Л	J			
+	H	н	Л	JU			
Х	Х	L	RESI	ETS			

14

Q

Q

СХ

Q

Q

The input gating allows leading or trailing edge triggering:-

The device like the 9601 is retriggerable. This facility can be overidden by taking  $\overline{Q}$  to an active L (or Q to a high).


See 380.

A version of the 380 but with different 19-11113 circuitry and characteristics.

#### 74121

19-10230

Monostable Multivibrator




An internal timing resistor is provided. The timing capacitor is connected between pins 11 and 10.

The input coding allows leading or trailing edge triggering:-

IN	PUTS		OUT	PUTS
Al	A2	В	Q	Q
L	х	Н	L	Н
х	L	н	L	н
x	x	L	L	Н
Н	н	x	L	Н
н	+	н	л	ប
•	н	H	л	ប
+	↓	н	Л	ប
L	x	4	л	ប
x	L	4	л	ប

74123


19-10436




Dual Retriggerable Monostable Multivibrator


INP	UTS		OUTPUTS			
CLEAR	А	В	Q	Q		
L	х	x	L	H		
х	Н	х	L	н		
х	х	L	L	H		
Н	L	4	л	ប		
н	¥	н	л	ប		
¥	Ŀ	н	л	ប		

The input gating allows leading or trailing edge triggering. The device is retriggerable: by applying a further trigger pulse during the output pulse its duration can be extended. The clear input allows any output pulse to be terminated independently of the timing components, Rx and Cx, which are connected thus:-





6.57




Selects one of 16 data sources.

The internal logic is similar in form to that shown for the 74151.


		I	NPU	rs	OUTPUT		
	SEL	ECT		STROBE	W		
D	С	В	А	S			
X	X	x	х	Н	н		
L	L	L	$\mathbf{L}$	L	ĒŌ		
L	L	L	н	L	Ēl		
L	L	н	L	L	Ē2		
L	L	н	н	L	E3		
L	н	L	L	L	Ē4		
L	н	L	Н	L	Ē5		
L	н	н	L	L	Ē6		
L	Н	н	H	L	Ē7		
Н	L	L	L	L	E8		
Н	L	L	н	L	E9		
Н	L	н	L	L	EĪO		
Н	L	н	H	L	Ell		
н	н	L	L	L	E12		
Н	н	L	н	L	E13		
н	н	н	L	L	E14		
н	н	н	н	L	E15		

74151 15 14 13 16 12 11 10 9 Vcc D4 D5 D6 D7 А В С 8 - 1 Data 19-09936 Selector D3 D2 Dl DO Y Х G GND Mux. 2 3 4 5 6 7 1 8




CONT	ROL II	NPUTS	STROBE	OUTPUT		
А	В	С	G	Х		
L	L	L	L	DO		
Н	$\mathbf{L}$	L	L	D1		
L	Н	L	L	D <b>2</b>		
Н	Н	L	L	D3		
L	L	H	L	D4		
H	L	H	L	D5		
L	H	Ħ	L	D <b>ī</b> 6		
H	Η	H	L	D7		
Don	't Cai	re	H	Н		


.



CONTROL	INPUT	STROBE	OUTPUT
E	F	G	Y
L	L	L	А
Н	L	L	В
L	н	L	С
Н	н	L	D
Don'	t Care	Н	L



	II	IPU	JTS	5								(	OUTPUTS								
Gl	G2	D	С	В	A	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
L	$\mathbf{L}$	L	L	L	L	г	H	Н	Η	Н	Η	Н	H	H	H	Η	Η	Ħ	н	н	н
L	L	L	L	L	Η	н	L	Η	Η	H	H	H	Η	Η	Η	Η	Η	H	Η	Η	н
L	L	L	Ŀ	Η	L	н	Η	L	Η	Η	H	Η	Η	Η	н	H	Η	H	H	H	H
L	L	L	L	Η	H	н	Η	Η	L	H	Η	Η	Η	Η	Η	Η	Η	Η	H	H	н
L	L	L	Η	L	L	н	Η	Η	H	L	Η	Η	Η	H	H	Η	Η	Η	Η	Η	н
L	L	Г	Η	L	H	н	Η	Η	Η	H	L	Η	Η	Η	Η	Η	Η	Η	H	н	н
L	L	L	Η	Η	L	н	Η	H	Η	Η	Η	L	Η	Η	Η	Н	H	Η	Η	н	н
L	L	L	Η	Η	н	н	H	Η	Η	Η	Η	Η	L	Η	Η	Η	Η	Η	Н	Η	н
L	L	H	L	L	L	Η	Η	H	H	Η	Η	Η	Η	L	Η	Η	H	Н	Η	Η	н
L	L	Η	L	L	н	н	Η	Η	Η	Η	Η	Ħ	Η	Η	L	Η	Η	Н	Η	H	H
L	L	Η	L	Η	L	Н	Η	Η	Η	Η	Η	Ħ	Η	H	H	L	Η	H	Η	Η	н
L	L	Η	L	Η	Η	н	Η	н	H	Η	Η	Η	Η	Η	Η	Η	L	Η	Η	Η	Н
L	г	Η	Η	L	L	Н	Н	Η	H	Η	Η	Η	Η	Η	н	Η	H	L	Ħ	Η	H
L	L	H	Η	L	н	Η	H	Η	Η	Η	H	Η	Η	Η	Η	Η	Н	Η	L	н	Н
L	L	Η	Η	Η	г	Н	H	H	Η	H	Η	H	Η	Η	H	H	Η	Н	Η	L	H
L	г	Η	H	H	н	н	H	Η	Η	H	Η	Η	Η	Н	Η	H	H	Η	Η	H	L
L	н	Х	Х	х	х	Н	Η	H	Η	H	Η	H	Η	Η	н	Η	H	Н	H	H	H
н	L	х	Х	Х	х	H	Η	H	н	Η	Η	Η	H	Η	H	Η	н	н	H	H	Н
н	н	X	Х	X	x	Н	H	H	H	H	Η	Н	Η	н	H	H	H	H	H	H	H



	OUTPUT						
STROBE	STROBE SELECT A B						
н	х	х	x	L			
L	L	-	-	A			
L	Н	-	-	В			

Strobe H sets all outputs Low. With Strobe Low, select input directs either A or B inputs to outputs.


### 74*S*158

19-10549

Quad
2 - 1
Data
Selector/
Mux.

See 74157 for pin connections; but outputs inverted, thus:-

	OUTPUT			
STROBE	SELECT	А	В	Y
H	х	х	х	Н
L	L	-	_	Ā
L	Н	-	-	B




The counter is cleared by applying a Low to CLEAR. Presetting occurs when LOAD is taken Low: Information at the data input is then entered on the next clock  $\blacklozenge$ . Both count enable inputs (P and T) must be taken H to count. The carry output is used for cascading counters.

74174








Continued Overleaf..

Information at the D
inputs is transferred
to the Q outputs on
the positive-going
edge of the clock
pulse.


II	OUTPUT		
CLEAR	CLOCK	D	Q
L H H H	X A L	X H L X	L H L No Change

19-10651

Quad D-Type Flip-Flop



IN	PUTS	OU'.	TPUTS	
CLEAR	CLOCK	D	Q	Q
L	x	х	L	Н
Н	•	H	H	L
Н	1	L	L	Н
Н	L	Х	No	Change



G and P = Look Ahead Carry.

The 74181 performs logic functions with Mode High, or Arithmetic functions with Mode Low. The required functions are selected at the SELECT inputs. The interpretation of the functions depends on the assertion level of the data – the alternatives are given in the following tables:-

										DATA AS	SERTED HIGH		
SI	ELI	SCI	٢.	M=H LOGIC					M = L; ARITHMETIC OPERATIONS				
3	2	1	0	F		CTI	-			Cn = H	Cn = L		
L	L	L	L	F	=	Ā		F	=	A	F = A 🋏 1		
Ľ	L	L	н	F	~	A+:	B	F	=	A+B	F = (A+B) ►+ 1		
L	L	н	L	F	=	Āв		F	=	A+B	F = (A+B) ►+ 1		
L	L	н	H	F	=	0		F	=	-l (2COMP)	F = ZERO		
L	H	L	L	F	=	AB		F	=	A►+ AB	F = A ▶ + AB ▶ + 1		
L	H	L	н	F	=	Ē		F	=	(A+B) ►+ AB	F = (A+B) ►+ AB̄ ►+ 1		
L.	H	H	L	F	=	A (	₿в	F	=	A - B - 1	$\mathbf{F} = \mathbf{A} - \mathbf{B}$		
L	H	H	н	F	=	AB		F	=	AB - 1	$F = A\overline{B}$		
н	L	L	L	F	=	Ā	⊦в	F	=	A ► AB	F = A ►+ AB ►+ 1		
н	L	L	н	F	=	A (	Эв	F	=	A ►+ B	F = A ►+ B ►+ 1		
н	L	н	L	F	=	в		F	=	(A+B) ►+ AB	$F = (A + \overline{B}) \rightarrow AB \rightarrow 1$		
н	L	Η	н	F	=	AB		F	=	AB - 1	F = AB		
н	H	L	г	F	=	1		F	=	A ▶+ A*	$F = A \rightarrow A \rightarrow 1$		
н	н	L	н	F	=	A -	- B	F	=	(A+B) ►+ A	$F = (A+B) \blacktriangleright A \triangleright + 1$		
н	Н	н	L	F	=	Α -	- В	F	=	(A+B) ►+ A	$F = (A + \overline{B}) \rightarrow A \rightarrow 1$		
н	H	H	н	F	=	A		F	=	A - 1	F = A		

\* Each bit is shifted to the next more significant position. + = OR  $\bigoplus$  = EX OR  $\Longrightarrow$  + = Arithmetic Plus (Add)


Continued Overleaf..

#### 74181 continued.

T	DATA ASSERTED LOW							
SELECT.	M=H LOGIC M=L; ARITHMET:	IC OPERATIONS						
3210	FUNCTIONS Cn = L	Cn = H						
LLLL	$\mathbf{F} = \overline{\mathbf{A}}$ $\mathbf{F} = \mathbf{A} - 1$	$\mathbf{F} = \mathbf{A}$						
LLLH	$F = \overline{AB}$ $F = AB - 1$	F = AB						
LLHL	$F = \overline{A} + B$ $F = A\overline{B} - 1$	$F = \overline{AB}$						
LLHH	F = 1 $F = -1$ (2COMP)	F = Z E RO						
LHLL	$F = \overline{A + B} F = A \blacktriangleright + (A + \overline{B})$	F = A ► (A+B) ► 1						
LHLH	$F = \overline{B}$ $F = AB \rightarrow + (A + \overline{B})$	$F = AB \rightarrow (A + \overline{B}) \rightarrow 1$						
LHHL	$F = \overline{A \oplus B} F = A - B - 1$	F = A - B						
L H H H	$F = A + \overline{B} F = A + \overline{B}$	$F = (A + \overline{B}) \rightarrow 1$						
HLLL	$F = \overline{A}B$ $F = A \blacktriangleright + (A + B)$	$F = A \blacktriangleright + (A+B) \blacktriangleright + 1$						
HLLH	$F = A \oplus B$ $F = A \blacktriangleright B$	F = A ► B ► 1						
HLHL	$F = B$ $F = A\overline{B} \rightarrow + (A+B)$	$F = A\overline{B} \rightarrow (A+B) \rightarrow 1$						
нгнн	F = A + B F = A + B	F = (A+B) ►+ 1						
HHLL	$\mathbf{F} = \mathbf{O} \qquad \mathbf{F} = \mathbf{A} \blacktriangleright + \mathbf{A}^*$	$F = A \blacktriangleright + A \blacktriangleright + 1$						
ннгн	$F = A\overline{B}$ $F = AB \rightarrow A$	F = AB ► A ► 1						
нннг	$F = AB$ $F = A\overline{B} \rightarrow A$	$F = AB \rightarrow A \rightarrow 1$						
нннн	F = A F = A	F = A + 1						

\* Each bit is shifted to the next more significant position.

The device functions as a comparator in the subtract mode (F = A minus B) with Cn High. When the input words are equal A = B is High.




Used in conjunction with adders or A.L.U's. in arithmetic operations to anticipate the carry inputs and thus increase the speed greatly.

DESIGNATION	FUNCTION
GO, G1, G2, G3	Carry Generate Inputs Active-Low
PO, P1, P2, P3	Carry Generate Inputs Active-Low
Cn	Carry Input
Cn+x, Cn+y, Cn+z	Carry Outputs
G	Carry Generate Output Active-Low
P	Carry Propagate Output Active-Low

The SN74182 is a high-speed, look-ahead carry generator capable of anticipating a carry across four binary adders or group of adders. They are cascadable to perform full look-ahead across n-bit adders. Carry, generate-carry, and propogate-carry functions are provided.

23-000A2-01






Data is entered by the manufacturer and cannot be changed. Open collector outputs.

WORD	H	G	F	Е	D	С	в	A	
0	L	L	L	L L	L	L	$\mathbf{L}$	L	
1	L	L	$\mathbf{L}$	$\mathbf{L}$	L	L	L	Н	
2	L	L	$\mathbf{L}$	$\mathbf{L}$	L	$\mathbf{L}$	Н	$\mathbf{L}$	
-									
-									
254	н	н	н	н	Н	н	н	L	
255	н	Н	Н	H	H	н	H	H	

Word selection is in 8-bit binary:


When either or both of the ENABLE inputs is taken High the memory is inhibited and all four outputs go High.



A, B, C, D = Parallel Inputs

The counter counts 1 for each clock when En is Low. If Down/Up is Low the counter counts up - if High it counts down.

The counter may be preset by setting the required data at the parallel inputs. The outputs will assume these levels when LOAD is taken Low.



19-10018


74193

Continued Overleaf..

The counter counts the L to H transitions of the Count (Clock) inputs. The direction of counting is determined by which COUNT input is pulsed while the other is held High.


When a High is applied to CLEAR all four outputs are forced Low.

The counter may be preset by setting the required data at the parallel inputs. The outputs will assume these levels when LOAD is taken Low.



	INPU	TS	OUTPUTS	
CLEAR	sø	Sl	CLOCK	Qa Qb Qc Qd
L	Х	х	Х	LLLL
H	Х	Х	L	No Change
Н	Η	H	Ť	Parallel Load
Н	L	Η	†	Shift Right + Right Serial Input to Qa
H	H	L	t	Shift Left + Left Serial Input to Qd
Н	L	L	Х	No Change

74197



Continued Overleaf..

.


Divide by 2 operation. Input at clock 1: Output at Qa. 1

Divide by 8. Input at clock 2: Output at Qd.

Binary Counter; Qa must be connected to CLOCK 2. The counter can be preset by setting the required starting value on the data inputs and a Low on COUNT/LOAD. (This is also known at latch operation).

The CLEAR input overrides the clock inputs and sets the outputs Low.

#### 97401



Low output leakage current. Open collectors.

NOTES

## SAFETY

Safety	7.2
Electric Shock	7.3
Resuscitation	7.6

This chapter is intended as a supplement to existing safety information and instructions at the plant.



The computer technician is not exposed to many hazards. The commonest concern the **EYES**.

(a) Solvent Splashes

When applying solvents with a brush, make sure the hairs "flick" away from you. Do not inhale solvent fumes.

(b) Wire Clippings

The wedge action of side cutters can send a clipping a long way with surprising accuracy. Make sure the firing line is downwards and below eye level.

(c) Solder

Once in a while a conductor under tension can flick a speck of molten solder.

The **FORK LIFT TRUCK** is one of the finest generators of accidents in industry. When it's around, be **CAREFUL**.

This leaves the risk of **ELECTRIC SHOCK** - considered to be slight in our environment, and for that reason it gets forgotten entirely, with the result that every now and again somebody finds himself acting as a conductor.

The following paragraphs explain the exact nature of the hazard. The flow-chart shows how to help the victim of an electrical accident.

#### ELECTRIC SHOCK

Death by electric shock is a consequence of current passing through the body. The actual cause of death can be any of, or a combination of:

(a) Heart Damage

The normal action of the heart is that of a pump activated by electric pulses. A pulse from the brain contracts the muscle around the lower heart chambers moving blood into the upper chambers. While this is going on the pulse is moving up a delay line of nervous material called the BUNDLE OF HISS. When it emerges it contracts the muscle around the upper chambers and the blood, with valves behind it closed by pressure, exits via a large artery called the Aorta. The point here is not the technical economy of having one pulse do the work of two, but that the whole thing is electronic and cannot be expected to function again after receiving a sizeable fraction of mains power.

(b) Cessation of Breathing

The nervous system controlling our breathing does not take kindly to mains power. In fact, it stops working - but this stoppage is usually temporary.

(c) Burns

Large amounts of power passing through the body will produce charring at the high resistance points. Death from extensive burns usually results from the body retiring into secondary shock (a different sort of shock) but we rarely encounter power in such quantities in our environment.

7.3

The effect electricity has on the human body is governed by several factors:

(a) Frequency

DC and low frequency A.C. are the worst.

(b) <u>Current</u>

Table	1
-------	---

1 - 10 mA	perceptible
10 - 20 mA	painful contractions
20 - 100 mA	via chest interrupts breathing
100 - 200 mA	via heart causes permanent damage
200 mA +	Burns

#### (c) Path Through Body

Hand to hand or hand to foot - both involve the chest; i.e. breathing and heart.

The magnitude of the current passing through the body is governed by a well known expression  $I = \frac{E}{P}$ 

E is a function of whichever generator the victim is connected to.

R is a function of skin resistance at the entry and exit points. (What goes on in between these points is wet meat, pipes containing fluids, and nerves, all of which add up to about zero ohms.) Skin resistance varies from about  $500\Omega$  when wet to 100k when dry.

We are now in a position to calculate our way through a few possible accidents.

Suppose somebody gets one hand on Mains Live while the other is clutching a metal bay frame, on a dry, cool day when his skin, moistened slightly by work, has a resistance of about 6k.

In the USA or Puerto Rico he would experience, across the chest, a current of  ${}^{120}/_6$  = 20 mA. He would experience a painful contraction, which would throw him forcibly against the nearest object.

In Ireland, however, he would pass  ${}^{220}/_6$  = 36.6 mA. His breathing would stop at about the same moment he hits the floor - unconscious. If his breathing were to stay in spasm for longer than  $2\frac{1}{2}$  minutes, he would begin to suffer brain damage, caused by oxygen starvation - maybe enough damage for the respiratory nervous system to lose interest in recovering.

And yet, prompt ARTIFICIAL RESPIRATION could have ensured his recovery.


Now - imagine the same situation on a hot day after some physical exertion. The hands completing the circuit will be relatively wet - with sweat. Skin resistance of about 1.5k:

In the USA the victim will pass  $^{120}/_{1.5} = 80$  mA, and will certainly lose his respiratory action, and will get into the condition just described, only worse.


In Ireland the casualty will pass  $^{220}/_{1.5}$  = 146 mA. He will probably die instantaneously from heart damage: but he may not, and who will be in a position to say that he is dead?

In both cases ARTIFICIAL RESPIRATION must be started immediately and continued until expert medical opinion says that it should stop. A casualty can have a serviceable heart and yet not regain the power of breathing for some hours. Artificial respiration can keep shock victims alive.

#### **RESUSCITATION**







7.7

NOTES

#### **INFORMATION REQUEST**

The Manufacturing training group plans an annual revision of the Technicians Handbook.

Your comments and suggestions will help us in our effort to improve its content and usefulness. Please take a few minutes and send us your thoughts.

1. What factual errors, if any, did you find? (Please be specific, give page numbers, etc.) Comments \_\_\_\_\_

2. In general, were the copy and illustrations easy to understand? Comments \_\_\_\_\_

\_\_\_\_\_

- Did you feel any important subject needed a more 3. detailed explanation? Comments \_\_\_\_\_
- Did you feel any superfluous or unnecessary information 4. was given? Comments \_\_\_\_\_

5. What changes, if any, would you like to see made in the next edition?

Thank you for your help.

Your Name \_\_\_\_\_ Mail to: Organization \_\_\_\_\_ Howard Brown Location \_\_\_\_\_ Manufacturing Training \_\_\_\_\_ Maynard, Mass.