

Showcase:

PROPOSAL FOR A SINGLE BOARD,
HIGH PERFORMANCE WORKSTATION

Charles R. Rupp

17 Nov. 1983

- I. MARKET TRENDS
- II. SHOWCASE OVERVIEW
- III. SOFTWARE COMMENTS
- IV. BASIC DISPLAY METRICS
- V. CMU 8x8 MACHINE
- VI. SHOWCASE DISPLAY ENGINE

MARKET TRENDS

Ref: "WORKSTATION MARKET ANALYSIS:
RESOLUTION AND REFRESH"
Lorraine M. Tastaglia, 6 Oct. 1983

- ① WINDOW EXISTS AND IS CLOSING
- ② HISTORICALLY A STRONG MARKET FOR DEC
- ③ MUST PLAY THE SPEC GAME:
 - MAXIMUM WHETSTONES
 - MAXIMUM DISPLAY PERFORMANCE (USER)
 - MAXIMUM MASS STORAGE
- ④ CONSISTENT TREND TOWARD MORE PIXELS ON THE SCREEN ("RESOLUTION")
 - LEADERSHIP PRODUCT NEEDS AT LEAST 1600 x 1280 GOING TO 2000 x 1600.
- ⑤ REFRESH RATE:
 - 60 Hz IS A MUST
 - CUSTOMERS WILL GENERALLY CHOOSE HIGHER RESOLUTION OVER HIGHER REFRESH RATE FOR SAME \$
- ⑥ COLOR SPEC GAME:
 - RESOLUTION IS BASED UPON THE MEMORY AND NOT THE TUBE
 - ⇒ MUST PROVIDE THE MEMORY EVEN IF IT DOESN'T EFFECTIVELY INCREASE RESOLUTION
- ⑦ INTEGRATED OPERATING ENVIRONMENT ("ION") IS A MUST... EVEN IF NOT USED!

DIGITAL EQUIPMENT CORPORATION
CONFIDENTIAL AND PROPRIETARY

c.r.g. 3
5/12/83

1 of 8

The SHOWCASE VAXstations

A SET OF 6 HIGH PERFORMANCE, LOW COST WORKSTATIONS BASED ON DEC'S 1980'S SHOWCASE TECHNOLOGIES:

- uVAX
- Linear Bitmap Displays with programmable resolution, performance and planes.
- LAN file, print and compute servers

EXECUTE ALL NON-PRIVELEGED VAX SOFTWARE

- Multiple process windows to remote compute server using virtual terminal capabilities

IN ANY COMBINATION WITH:

- Local software application process windows running under:
 - uVMS
 - ELAN (with or without SDA)
 - UNIX

APPLICATION - EVERY PROFESSIONAL APPLICATION WHICH REQUIRES DISPLAY INTERACTION IN OFFICE, FACTORY, LABORATORY AND FIELD ENVIRONMENTS.


GOAL - BECOME THE DOMINANT END USER AND OEM SUPPLIER IN THE WORKSTATION MARKETPLACE:

1985-1990 Revenues > \$2B

Showcase BLOCK DIAGRAM

c. Re.
 Rev. 0 5/3/83
 Rev. 1 5/12/83

DIGITAL EQUIPMENT CORPORATION
 CONFIDENTIAL AND PROPRIETARY



- 2 VERSIONS USING 1 CHIP MVAX:

- ① 1/2 MB
- ② 2 MB

- DEVICE EMULATORS
- PERIPHERAL EMULATORS
- PROCESS LEVEL WINDOW MANAGEMENT
- DISPLAY CONTROL
- USER I/O CONTROL

- LINEAR BITMAP ARCHITECTURE IN 2 VERSIONS:

- ① 16x2
→ 3 ADDRESSING MODES
- ② 16x8
→ 5 ADDRESSING MODES

- 6 VERSIONS:


- ① 1088x864 BW, 1 PLANE (15")
- ② 800x640 COLOR, 2 OR 4 PLANE (15")
- ③ 1088x864 BW, 1-8 PLANES (15")
- ④ 1600x1088 BW, 1-4 PLANES (19")
- ⑤ 2000x1600 BW, 1, 2 PLANES (25")
- ⑥ 1088x864 COLOR, 1-8 PLANES (19")

SHOWCASE PRODUCT SET

MODEL #	1	2	3	4	5	6
(1) CPU ENGINE	uVAX	uVAX	uVAX	uVAX	uVAX	uVAX
(2) CPU MEMORY	1/2 MB	1/2 MB	2 MB	2 MB	2 MB	2 MB
CPU OS	ELAN	ELAN	uVMS UNIX ELAN	uVMS UNIX ELAN	uVMS UNIX ELAN	uVMS UNIX ELAN
DISPLAY	15" B&W (7)	15" COLOR	15" B&W	19" B&W	25" B&W	19" COLOR
HxV RESOLUTION	1088x 864	800x 640	1088x 864	1600x 1080	2000x 1600	1088x 864
PLANES/ ADDRESS MODES	1, 3	4, 2	1,2,4 5	1,2,4 4	1,2 3	1,2,4 5
(3) RS232 LINES	4	4	6	6	6	6
(4) PERSONAL STORE	NO	NO	YES	YES	YES	YES
(5) CGI XFM OPTION	NO	NO	YES	YES	YES	YES
(6) TRANSFER COST						

- (1) SINGLE CHIP uVAX IN ALL VERSIONS
- (2) MOSTLY 256Kbit CHIPS
- (3) 1 DEDICATED FOR KEYBOARDS; IOP SUPPORT FOR: MODEM, MOUSE, TABLET, LOCAL HARDCOPY, etc.
- (4) VERY LOW COST MINIFLOPPY OR TAPE USING 1 RS232 LINE > 50Kbytes
- (5) FOR ADVANCED APPLICATIONS: ADDITIONAL \$850 COST CGI = COMPUTER GENERATED IMAGE
- (6) GOAL AT MATURE MANUFACTURING RAMP
- (7) ALTERNATIVE IS 15" VR210 MONITOR AT 800x640

DIGITAL EQUIPMENT CORPORATION
CONFIDENTIAL AND PROPRIETARY



DIGITAL EQUIPMENT CORPORATION
*** COMPANY CONFIDENTIAL ***

SHOWCASE DEVELOPMENT
SCENARIO

Charles R. Dupp
5 May 1983

SOFTWARE COMMENTS

① IO EMULATION...

A SINGLE MICROPROCESSOR HAS SUFFICIENT CAPABILITY TO PERFORM THE FUNCTION OF A NUMBER UNSOPHISTICATED "BUS PERIPHERALS" SUCH AS...

- DZ EMULATOR
- DISK EMULATOR
- TERMINAL EMULATORS SUCH AS VT100, VT125, TEK4014

EMPHASIS ON HIGHER PERFORMANCE THAN BUS/SERIAL LINE COUNTERPARTS i.e. 50 kband effective vice 9.6kband

② "ION"


- DOUBTFUL THAT ONE APPROACH WILL SATISFY ANY LARGE PROPORTION OF ALL POSSIBLE APPLICATIONS



- ① ALLOW AT LEAST CURRENT ENVIRONMENTS
- ② ALLOW FOR ALTERNATIVE IONS DEVELOPED BY OEMS.

BASIC DISPLAY METRICS

● DISPLAY REFRESH CONSISTENCY: (SIMPLIFIED)



⇒ CHANGE IN ANY ONE PARAMETER MUST BE ACCOMPANIED BY: PROPORTIONAL CHANGE IN ONE OR MORE OTHER PARAMETERS.

EXAMPLE: (VS100)

$$H_T = 1088 \text{ (HORIZONTAL PIXELS)}$$

$$V_T = 864 \text{ (VERTICAL PIXELS)}$$

$$F_{rate} = 60 \text{ (60 Hz REFRESH)}$$

$$M_{cyc} = 0.4 \times 10^{-6} \text{ (400 nsec MEMORY)}$$

$$M_{width} = 64 \text{ (64 MEMORY CHIPS)}$$

* $R_{dc} = 0.5$ (1 OF EVERY 2 MEMORY CYCLES USED FOR DISPLAY REFRESH)

$Blankoh = 0.295$ (HORIZONTAL AND VERTICAL BLANKING INTERVALS REPRESENT 29.5% OF A FRAME TIME).

* NOTE: ACTUALLY PERCENT OF TIME THAT MEMORY IS USED FOR REFRESH.

- MAXIMUM UPDATE RATE (U_{max}) CONSISTENCY

↙ MAXIMUM POSSIBLE PIXELS/SECOND WRITTEN

$$U_{max} \times M_{cyc} \leq U_{DC} \times M_{width} \times (1 + Blankoh)$$

↑ UPDATE DUTY CYCLE (0 → 1)

- FOR STANDARD DYNAMIC RAMS

$$U_{DC} = 1 - R_{DC}$$

($U_{DC} < 2$ FOR "VRAMS")

} $U_{DC} = R_{DC} = 0.5$
TENDS TO BE COST/
PERFORMANCE OPTIMAL

⇒ COMMON PARAMETERS WITH THE REFRESH CONSISTENCY EQUATION IS THE BASIS FOR UPDATE VS. RESOLUTION TRADEOFFS.

EXAMPLE: (VS100)

$$U_{max} \leq \frac{U_{DC} \times M_{width} \times (1 + Blankoh)}{M_{cyc}} = 103.6 \text{ MHz}$$

OR 9.6 nsec/pixel

- LEAST UPPER BOUND UPDATE RATE (U_{LUB})

⇒ MAXIMUM WRITING RATE FOR TYPICAL DISPLAY PRIMITIVES INCLUDING CHARACTERS AND VECTORS TAKING INTO ACCOUNT THE SETUP OVERHEAD.

- DISPLAY UPDATE "ARCHITECTURAL EFFICIENCY"

$$e = \frac{U_{LUB}}{U_{max}}$$

$$0 < e \leq 1.0$$

BASIC UPDATE PRIMITIVES

AOPs

AREA OPERATIONS

(LARGE NUMBER OF PIXELS MOVED \Rightarrow NEGLIGIBLE SETUP OVERHEAD)

- "CLEAR OP" \Rightarrow WRITE ONLY
 - "WINDOW OP" \Rightarrow READ + WRITE CYCLE
- $U_{WINDOW OP} = 1/2 \cdot U_{CLEAR OP}$

COPs

"CHARACTER OPERATIONS"

- SIGNIFICANT OVERHEAD
- AREA WIDTH \ll M_{WIDTH}
 \Rightarrow RELATIVELY INEFFICIENT

VOPs

VECTOR OPERATIONS

- MODERATE OVERHEAD
- 1 PIXEL / MEMORY CYCLE IS TYPICAL.



- ANYBODY CAN DO FAST AOPs (THE SPEC GAME)
- FAST COPs AND VOPs REQUIRES SPECIAL ATTENTION

ARCHITECTURAL EFFICIENCY EXAMPLES

VK100/VT125

$$M_{width} = 12$$

$$U_{DC} = 0.5$$

$$M_{cyc} = 500 \text{ nsec}$$

$$Blankoh = 0.25$$

$$U_{max} = 15.48 \text{ MHz}$$

ACTUAL WRITING RATES:

$$\text{CLEAR: } U_{CLEAR} = 12 \text{ MHz} \quad (e_{CLEAR} = 0.77)$$

$$\left. \begin{array}{l} \text{COPS} \uparrow \\ \text{VOPS} \end{array} \right\} \Rightarrow 1 \text{ pixel} / 2 \text{ update cycles}$$

$$\Rightarrow U_{COP} = U_{VOP} = 0.45 \text{ MHz} \quad (e = 0.03)$$

$$e_{avg} \approx 0.04 \quad (\text{Weighting average by primitive frequency})$$

VS100 (CAN ONLY READ/WRITE 16 BITS/MEMORY CYCLE)

$$\text{AOPS: } \text{CLEAR} = 20 \text{ MHz} \quad (e = 0.19)$$

$$\text{WINDOW} = 10 \text{ MHz} \quad (e = 0.10)$$

$$\text{COPS: } 50 \mu\text{sec}/\text{char} = 0.9 \text{ MHz} \quad (e = 0.009)$$

$$\text{VOPS: } 2 \mu\text{sec}/\text{pixel} = 0.5 \text{ MHz} \quad (e = 0.005)$$

$$e_{avg} \approx 0.015$$

TYPICAL FLIGHT SIMULATOR

$$e_{avg} > 0.9$$

SHOWCASE GOALS

$$e_{CLEAR} = 1$$

$$e_{WINDOW} \approx 0.45$$

$$e_{COP} \approx 0.25$$

$$e_{VOP} \approx 0.08$$



$$e_{avg} > 0.2$$

BITMAP DISPLAY ARCHITECTURE EVOLUTION

<u>MEMORY</u>	<u>GENERATION</u>	<u>EXAMPLE</u>	<u>POTENTIAL e</u>
	0.	FRAME BUFFER (QVSS)	NO ATTEMPT TO USE U_{max}
(1x1)	1.	POINT GENERATOR VK100 / VT125	0.04
(h x 1)	2.	REFRESH WORD RASTER OP (VS100)	0.05 ~ 0.09
(h x v)	3.	TWO DIMENSIONAL RASTER OP (SHOWCASE)	0.15 ~ 0.3

2D RASTER OP CONCEPT ($M_{width} = h \times v$)

- ABILITY TO WRITE 2D CHUNK OF COPS AND VOPS IN ONE MEMORY CYCLE



The 8 by 8 Display

Robert F. Sproull¹, Ivan E. Sutherland³, Alistair Thompson²,
Satish Gupta¹, and Charles Mintzer⁴

December 1981

¹Computer Science Department, Carnegie-Mellon University, Pittsburgh, Pennsylvania 15213

²TECSIE-Software, 29 rue des Pyramides, Paris

³Sutherland, Sproull, and Associates, Pittsburgh, Pennsylvania 15213

⁴Interactive Systems, Santa Monica, California 90405

● BASIC CONCEPTS:

- ① TWO-DIMENSIONAL RASTER OPS ("BLOCK")
- ② X-Y ADDRESSING BY ASSOCIATING COORDINATES WITH DRAM ROWS AND COLUMNS.

This research was sponsored by the Defense Advanced Research Projects Agency, under contracts F33615-78-C-1551 and N00123-78-C-0806. The work reported here was a collaboration between the computer science departments of the California Institute of Technology and Carnegie-Mellon University. The views and conclusions contained in this document are those of the authors and should not be interpreted as representing the official policies, either expressed or implied, of the Defense Advanced Research Projects Agency or the U.S. Government.

BIT ADDRESSING FOR A 2x2 MACHINE

- NAME EACH MEMORY CHIP 0, 1, 2 AND 3
(1 CHIP PER PIXEL IN THE BLOCK)

		MEMORY															
		→ ROW															
		← HORIZONTAL BLOCK ADDRESS															
X	Y	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
0	0	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
1	0	2	3	2	3	2	3	2	3	2	3	2	3	2	3	2	3
2	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
3	1	2	3	2	3	2	3	2	3	2	3	2	3	2	3	2	3
4	2	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
5	2	2	3	2	3	2	3	2	3	2	3	2	3	2	3	2	3
6	3	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
7	3	2	3	2	3	2	3	2	3	2	3	2	3	2	3	2	3
8	4	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
9	4	2	3	2	3	2	3	2	3	2	3	2	3	2	3	2	3
10	5	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
11	5	2	3	2	3	2	3	2	3	2	3	2	3	2	3	2	3
12	6	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
13	6	2	3	2	3	2	3	2	3	2	3	2	3	2	3	2	3
14	7	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
15	7	2	3	2	3	2	3	2	3	2	3	2	3	2	3	2	3

ARBITRARY
2x2 ALWAYS
USES EXACTLY
1 BIT FROM
EACH MEMORY
CHIP.

⇒ ①
DATA IS
GENERALLY
ROTATED ON
BLOCK
BOUNDARIES

② NOT ALL BITS IN AN
ARBITRARY BLOCK HAVE
THE SAME HORIZONTAL
AND VERTICAL BLOCK
ADDRESS.


↑
VERTICAL
BLOCK ADDRESS

↑
MEMORY
COLUMN


$$M = X \text{ div } 2 ; i = X \text{ mod } 2$$

$$N = Y \text{ div } 2 ; j = Y \text{ mod } 2$$


CMU 8x8 BLOCK DIAGRAM



MEMORY ADDRESS GENERATION AND CONNECTION



MEMORY CYCLE:



OTHER POINTS:

1. INVESTIGATED 64×1 , 8×8 AND 1×64 CONFIGURATIONS. USED ONLY THE 8×8
 - \Rightarrow CHOSEN FOR "SYMMETRY" REASONS
 - \Rightarrow CONCEPT OF "ADDRESSING MODES"
2. CONCEPT OF "STAGGERED ADDRESSING" DISCARDED DUE TO COMPLEXITY
3. NEED FOR PARALLEL SET OF ROTATORS AND FUNCTION OPERATORS TO GET ULTIMATE POTENTIAL PERFORMANCE.

COMMENT : RESTRICTIONS ① AND ② ARE A RESULT OF IMPOSING THE X (ROW), Y (COLUMN) ADDRESSING SCHEME.

2DLBMC IMPLEMENTATION OF THE 8x8 CONCEPT

- ① USE LINEAR BIT MAP ADDRESSING
 - ⇒ VAXstation COMPATIBILITY
 - ⇒ PROGRAMMABLE RESOLUTION
 - ⇒ ARBITRARY BIT MAPS
 - ⇒ NO OPPORTUNITY TO USE ROW/COLUMN ASSOCIATION


- ② MULTIPLE ADDRESSING MODES USING THE STAGGERED APPROACH
 - ⇒ NO NEED FOR SEPARATE LINE BUFFER
 - ⇒ ARBITRARY VERTICAL BUT FIXED HORIZONTAL BOUNDARIES
 - ⇒ COST/PERFORMANCE OPTIMAL MULTI-PLANE (COLOR) CAPABILITY
 - $\left. \begin{array}{l} h \times v \\ (h/2) \times (v/2) \\ (h \cdot v) \times 1 \end{array} \right\}$
 - $\left. \begin{array}{l} h \times r \times 1 \\ h \times 1 \times v \end{array} \right\}$ planes

- ③ MEMORY COMPONENTS
 - ⇒ CAN USE ANY TYPE OR SIZE INCLUDING VRAM
 - ⇒ SELF REFRESH CAPABILITY
 - ⇒ PROGRAMMABLE DUTY CYCLES :
RESOLUTION VS. UPDATE SPEED
 - ⇒ # PLANES VS. UPDATE SPEED
 - ⇒ DON'T NEED INDIVIDUAL CHIP RAS CONTROL

② SC 16x1 / 40 PINS DBL W/ SEPARATE XCVR


16x1
= 800x640

PREFERRED LOW COST CONFIGURATION



Same displays as configuration ① BUT WITH Half-speed GUP Interface.
≈ 20 mbits


⑤ SC 32x1 / 56 PINS DBL W/ SEPARATE XCVR



MEM	R BW	60 Hz M-pixels	30 Hz M-pixels
150 ns	106.6	1.33	2.66
200 ns	80.0	1.0	2.0
250 ns	64.0	0.8	1.6

maximum GUP rate:
≈ 20 Mixels (16 bit)
≈ 40 Mixels (32 bit)

③ SC 8x2 / 88 PINS DBL W/ XCVR




Same displays as configurations ①, ② & ⑤ for single plane plus 2-plane capability for displays in configurations ④, ⑥
GUP Interface same performance as ①

④ SC 16x2 / 64 PINS

16x2
= 1088x864

"HYPER" HIGHER COMPLEXITY CHIP




Single plane display formats same as configurations ⑤.
2-plane formats same as configurations ①, ②, & ③
GUP Interfaces same as configurations ⑤.

MULTIPLE CHIP LBMC CONFIGURATIONS :

c.r.f.
10/23/83

MULTI-D MC 16 x 11 / 40 PINS EACH

$$\left\{ \begin{array}{l} 16 \times 2 \\ \Rightarrow 1088 \times 864 \end{array} \right.$$




Characteristics same as configuration H, but more chips, not necessarily greater cost.

MULTI-H MC 16 x 21 / 64 PINS EACH

$$\left\{ \begin{array}{l} 16 \times 4 \\ \Rightarrow 1600 \times 1280 \end{array} \right.$$

4-PLANE SYSTEM IS SAME AS CONFIGURATIONS C, E, G




SINGLE PLANE SYSTEM:

MEM	DBW	60 MHz P/ELS	30 MHz P/ELS
150ns	213.2	2.67	5.34
200ns	160.0	2.0	4.00
250ns	128.0	1.6	3.2

COST EXAMPLE FOR CONFIGURATION H:


<u>1051</u>	<u>ALLOWED COST</u>
64K x 4	FOR (LBMC + VRDT)
\$50	\$120
\$25	\$60
\$10	\$12

4K16X2 SHOWCASE



- Using 200 nsec Memory:
 With 1:1 DC ⇒
- 80 MHz VIDEO
 - 1088 x 864 SCREEN FORMAT (60 Hz)
 - 256 KByte Memory (2 screens)

4K16X8 SHOWCASE



- B/W • 1:3 DC (Superscroll) Color • 1:1 DC
- 160 MHz VIDEO
 - 1600 x 1100 screen
 - 8 PLANES
 - 40 MHz
 - 960 x 800