## MAINDEC 1

## INSTRUCTION TEST


#### Abstract

Instruction Test is a sequence of sixteen programs which tests the operation of all PDP-1 instructions except the iot group. For deferrable instructions, indirect addressing is checked. The augmented instructions are checked with the defer bit both 1 and 0 .

The programs are numbered octally (1-20). Program 1 clears memory locations 0000-7766, but does not test any instructions. Programs 2-20 test every instruction at least once before it is used; in general, an instruction is not used within the program which tests it.

A RIM loader is read in together with Program 1 and remains in locations 7772-7777 throughout the entire Instruction Test. This short loading routine is used to read in Programs 2-20. However, if the loader fails to operate properly, read in mode may be used instead. Sense switches 1 and 2 control the execution of Programs 3-20. With SS 1 on, the program halts after read in. With SS2 on, the program iterates. With both switches off, each program is read in and executed once.


## CHAPTER 1

## CONSOLE OPERATING PROCEDURE

The tables below describe the console operating procedure to be used when running the Instruction Test program.

TABLE 1-1 TAPES REQUIRED FOR TEST

Instruction Test program tape.

TABLE 1-2 SWITCHES

| Switch | Setting | Function |
| :--- | :---: | :---: |
| SENSE SWITCH 1 <br> (Used in Programs <br> 3 through 20) | 0 | Program is executed after read in. <br> Program halts after completion of read in. |
| SENSE SWITCH 2 <br> (Used in Programs <br> 3 through 20) | 0 | Program is executed once and the next program <br> is read in. |
| TEST WORD <br> (Used in Program 3) | Program iterates until this switch is turned off. <br> If the contents of the TEST WORD switches are <br> not shown, the computer halts at Errhlt 3 of |  |

## TABLE 1-3 LOAD SEQUENCE

a) Load the Instruction Test tape into reader.
b) Turn off all SENSE SWITCHES.
c) Begin reading the tape using read-in mode, i.e. push down on the READ IN switch (refer to PDP-1 Maintenance Manual, paragraph 5-6a). The computer should read in Program 1, execute it, then read in Program 2 and halt with MA equal to 0001.
d) Push CONTINUE switch down. The jmp and szs test runs until operator intervenes or until an error halt occurs (running time equals $100 \mu \mathrm{sec}$ per iteration).
e) Push STOP switch down.
f) Turn on all SENSE SWIICHES.
g) Set ADDRESS switches to 0032 .
h) Push down on START switch. The szs test runs until operator intervenes or until an error halt occurs (running time equals $75 \mu \mathrm{sec}$ per iteration).
i) Push STOP switch down.
i) Set the TEST WORD switches to 777777 (all on).
k) Set SS1 (SENSE SWITCH 1) to desired position. If on, each program halts upon completion of read-in; if off program is executed after read-in.

1) Set SS2 to desired position. If on, the next program which is read in iterates until SS2 is turned off. Iffoff, each program is executed once and then the next program is read in.
m) Read in Program 3: (1) Use read-in mode, i.e. push READ IN switch down; or, alternatively, (1) Set ADDRESS switches to 7772 and (2) Push START switch down.
n) If SS1 and SS2 are both off, the remaining programs are read in and executed in sequence. Upon completion of the Instruction Test the computer halts with: PC equal 0001; MA equal 0000; MB equal 0020 (number of last program); AC equal 000777; $1 O$ equal 777000 and all program flags on.

TABLE 1-4 PROGRAM 1 ERROR HALTS

| Error No. | Contents of MA | Cause of Error Halt |
| :---: | :---: | :---: |
| Anyhlt | not relevant | Not a programmed halt. |

TABLE 1-5 PROGRAM 1 POST-ERROR RESTART PROCEDURE

| Error No. | Procedure |
| :--- | :---: |
| Anyhlt | If cause of halt is not apparent, skip this program. <br> (The remaining programs may hove to be read in by means <br> of the READ IN switch.) |

TABLE $1-6$ PROGRAM 2 ERROR HALTS

| Error No. | Contents <br> of MA | Cause of Error Halt |
| :--- | :--- | :--- |
| Halt | 0001 | Not an error halt. This is the test for hlt instruction |
| Errhlt 1 | 0003 | The jmp instruction located in 0002 failed to execute the jump. |
| Errhlt 2 | 0006 | szs 10 or szs ' 10 error with SS1 off. |
| Errhlt 3 | 0011 | $\underline{\text { szs } 20}$ or szs' 20 error with SS2 off. |
| Errhlt 4 | 0014 | szs 30 or szs ' 30 error with SS3 off. |

TABLE 1-6 PROGRAM 2 ERROR HALTS
(continued)

| Error No. | Contents of MA | $\therefore \therefore \quad \therefore \quad$ Cause of Error Halt |
| :---: | :---: | :---: |
| Errhlt 5 | 0017 | szs 40 or szs ' 40 error with SS4 off. |
| Errhlt 6 | 0022 | szs 50 or szs ' 50 error with SS5 off. |
| Errhlt 7 | 0025 | szs 60 or szs ' 60 error with SS6 off. |
| Errhlt 8 | 0030 | szs 70 or szs ' 70 error with all SS's off. |
| Errhlt 9 | 0034 | szs ' 10 or szs 10 error with SS1 on. |
| Errhlt 10 | 0037 | szs ' 20 or szs 20 error with SS2 on. |
| Errhlt 11 | 0042 | szs ' 30 or szs 30 error with SS3 on. |
| Errhlt 12 | 0045 | szs ' 40 or szs 40 error with SS4 on. |
| Errhlt 13 | 0050 | szs ' 50 or szs 50 error with SS5 on. |
| Errhlt 14 | 0053 | szs ' 60 or szs 60 error with SS6 on. |
| Errhlt 15 | 0056 | szs ' 70 or szs 70 error with all SS's on. |
| Errhlt 16 | 3001 | The jmp instruction located in 3000 failed to execute the jump. |
| Errhlt 17 | 5000 | The imp instruction located in 4777 failed to execute the jump. |
| Errhlt 18 | 6001 | The imp instruction located in 6000 failed to execute the jump. |
| Other | any <br> other | If all the sense switches are off, this halt was probably caused by incorrect execution of a $\underline{j m p}$ instruction, i.e., by a jump to the wrong address. <br> If all the sense switches are on, then this is not a programmed halt. |

TABLE 1-7 PROGRAM 2 POST-ERROR RESTART PROCEDURE

| Error No. | Procedure |
| :---: | :---: |
| Halt | The test for jmp is ready to start. Push CONTINUE. |
| Errhlt 1 | Record the contents of PC. To restart program set ADDRESS switches to 0002. Push START. |
| Errhlt 2-8 | Check to make sure that all sense switches are off. Set the ADDRESS switches to 0002 . Push START. |
| Errhlt 9-15 | Check to make sure that all sense switches are on. Set the ADDRESS switches to 0032. Push START . |
| Errhlt 16-18 | Set the ADDRESS switches to 0002. Turn on the SINGLE INST. switch. Push START and trace the program. The first four instructions executed constitute the jmp test. |
| Other | If sense switches off - (same as Errhlt 16-18 above). <br> If sense switches on -- Try restarting the program at 0032 using START. If this doesn't work, try reloading the program. |

TABLE 1-8 PROGRAM 3 ERROR HALTS

| Error No. | Contents of MA | Contents of AC | Cause of Error Halt |
| :---: | :---: | :---: | :---: |
| SS1 | 0002 |  | Not an error halt. The test for skp is ready to start. Location 0000 contains program number. |
| Errhlt 1 | 0004 |  | The 650000 instruction failed to skip. |
| Errhlt 2 | 0006 |  | The 654000 instruction failed to skip. |
| Errhlt 3 | 0011 |  | The 640000 instruction skipped. |
| Errhlt 4 | 0014 |  | The 644000 instruction skipped. |
| Errhlt 5 | 0020 | $\begin{array}{r} 000000 \\ \text { not } 000000 \end{array}$ | The sza instruction failed to skip. <br> The cla instruction failed to clear AC. |
| Errhlt 6 | 0024 | $\begin{array}{r} 000000 \\ \text { not } 000000 \end{array}$ | The sza instruction failed to skip. <br> The lat instruction failed to load AC with all is (are all TEST WORD switches on?); or the cma instruction failed to complement whichever bits are not zero. |
| Errhlt 7 | 0026 | 000000 | The spa instruction failed to skip. |
| Errhlt 8 | 0030 | 000000 | The sma' instruction failed to skip. |
| Errhlt 9 | 0033 | $\begin{array}{r} 777777 \\ \text { not } 777777 \end{array}$ | The sza ' instruction failed to skip. <br> The cma instruction failed to complement properly. |
| Errhlt 10 | 0035 | 777777 | The spa ' instruction failed to skip. |
| Errhlt 11 | 0037 | 777777 | The sma instruction failed to skip. |
| Other | any other |  | Not a programmed halt. |

TABLE 1-9 PROGRAM 3 POST-ERROR RESTART PROCEDURE

| Error No. | Procedure |
| :--- | :--- |
| SSI | Program is ready to start. Make sure all TEST WORD switches are <br> on. Push CONTINUE. |
| Errhlt 1-4 | Set ADDRESS switches to 0003 and push START. Program restarts. <br> Errhlt 5-11 <br> START. <br> Location 0000 contains the number of the program that is in the <br> number of the error table that you checked. -- Set the ADDRESS <br> switches to 0003 and push START down. If the halt persists, try ADDRESS switches to 0003. Push <br> reloading the program. |

TABLE 1-10 PROGRAM 4 ERROR HALTS

| Error No. | Contents of MA | Cause of Error Halt |
| :---: | :---: | :---: |
| SS1 | 0002 | Not an error halt. The test for xor is ready to start. |
| Errhlt 1 | 0006 | Incorrect execution of xor. The exclusive-OR of 777777 with 777777 was attempted. |
| Errhlt 2 | 0011 | Incorrect execution of xor. The exclusive-OR of 000000 with 000000 was attempted. |
| Errhlt 3 | 0015 | Incorrect execution of xor. The exclusive-OR of 000000 (in the AC) with 777777 was attempted. |
| Errhlt 4 | 0022 | Incorrect execution of xor. The exclusive-OR of 777777 (in the AC) with 000000 was attempted. |
| Errhlt 5 | 0024 | The sas failed to skip when comparing equal numbers (000000). |
| Errhlt 6 | 0026 | The sas skipped properly but failed to replace the contents of the $A C$. The $A C$ initially contained 000000 . |
| Errhlt 7 | 0030 | The sad failed to skip when comparing unequal numbers. |
| Erriti 8 | 0032 | The sad skipped properly but failed to replace the contents of the $A C$. The $A C$ initially contained 000000. |
| Errhlt 9 | 0036 | The sas skipped when comparing unequal numbers. |
| Errhtl 10 | 0041 | The sas rightly did not skip, but then failed to replace the contents of the $A C$. The AC initially contained 777777 . |
| Errhlt 11 | 0045 | The sad skipped when comparing equal numbers. |
| Errhlt 12 | 0050 | The sad rightly did not skip, but then failed to replace the contents of the $A C$. The AC initially contained 777777. |
| Other | any other | Not a programmed halt. |

TABLE 1-11 PROGRAM 4 POCT-ERROR RESTART PROCEDURE

| Error No. | Procedure |
| :--- | :--- |
| SSI | To start test push CONTINUE. (If SSI is left on, the next pro- <br> gram stops at this same location after read-in.) |
| Errhlt 1-12 | Record contents of the AC. Turn on SS2. Set ADDRESS switches <br> to 0003. Push START. |
| Computer. Make sure that this number corresponds to the program |  |
| number of the error table that you checked. -- Set the ADDRESS |  |
| switches to 0003 and push START down. If the halt persists, try |  |
| reloading the program. |  |

TABLE 1-12 PROGRAM 5 ERROR HALTS

| Error No. | Contents of MA | Cause of Error Halt |
| :---: | :---: | :---: |
| SS1 | 0002 | Not an error halt. The test for dac, dap, dip is ready to start. |
| Errhlt 1 | 0007 | Incorrect execution of dap and/or dip. All Os should have been deposited into location 0063. Any ls in bits $0-5$ imply a dip error; any 1 s in bits 6-17 imply a dap error. |
| Errhlt 2 | 0012 | Incorrect execution dac. All Os should have been deposited into location 0064. |
| Errhlt 3 | 0017 | Incorrect execution of dap and/or dip. All ls should have been deposited into location 0063. Any 0 s in bits $0-5$ imply a dip error; any 0 s in bits 6-17 imply a dap error. |
| Errhlt 4 | 0022 | Incorrect execution of dac. All is should have been deposited into location 0064. |
| Errhlt 5 | 0026 | (Same as Errhlt 3) . |
| Errhlt 6 | 0031 | (Same as Errhlt 4) |
| Errhlt 7 | 0036 | (Same as Errhlt 1) |
| Errhlt 8 | 0041 | (Same as Errhlt 2) |
| Errhlt 9 | 0044 | Incorrect execution of lac. All Os should have been loaded into the $A C$. |
| Errhlt 10 | 0047 | Incorrect execution of lac. All is should have been loaded into the $A C$. |
| Errhlt 11 | 0052 | (Same as Errhlt 10) |
| Errhlt 12 | 0055 | (Same as Errhlt 9) |
| Other | any other | Not a programmed halt. |

TABLE 1-13 PROGRAM 5 POST-ERROR RESTART PROCEDURE

| Error No. | Procedure |
| :--- | :--- |
| SSI | To start test push CONTINUE. (If SS1 is left on, the next pro- <br> gram stops at this same location after read-in.) |
| Errhlt 1,3,5,7 | Record the contents of location 0063. Turn on SS2. Push CON- <br> TINUE. If the trouble is in the jam transfer then error halts also <br> occur for dac and lac. |
| Errhlt 2,5,6,8 | Record the contents of location 0064. Turn on SS2. Push CON- <br> TINUE. If the trouble is in the jam transfer then error halts also <br> occur for dip, dap and lac. |
| Orrhlt 9-12 | Record the contents of the AC. Turn on SS2. Push CONTINUE. <br> If the trouble is in the jam transfer then error halts also occur for <br> dac, dap and dip. |

TABLE 1-14 PROGRAM 6 ERROR HALTS

| Error No. | Contents of MA | Cause of Error Halt |
| :---: | :---: | :---: |
| SS1 | 0002 | Not an error halt. The test for dzm is ready to start. |
| Errhlt 1 | 0010 | The dzm instruction failed to clear location 0166 which contained all 1 s . |
| Errhlt 2 | 0014 | The dzm instruction failed to clear location 0166 which contained all 0 s . |
| Errhlt 3 | 0021 | Carry chain in the $A C$ failed to propagate the length of the register. AC should contain 000001 . |
| Errhlt 4 | 0023 | End-around carry in the $A C$ failed to operate. AC should contain 000001. |
| Errhlt 5 | 0030 | Contents of $A C$ incorrect after indexing. AC should contain 000000. |
| Errhlt 6 | 0035 | Carry chain did not stop at bit 17. AC should contain 377777. |
| Errhlt 7 | 0042 | Carry chain did not stop at bit 16. AC should contain 377776. |
| Errhlt 8 | 0047 | Carry chain did not stop at bit 15. AC should contain 377774. |
| Errhlt 9 | 0054 | Carry chain did not stop at bit 14. AC should contain 377770. |
| Errhlt 10 | 0061 | Carry chain did not stop at bit 13. AC should contain 377760. |
| Errhlt 11 | 0066 | Carry chain did not stop at bit 12. AC should contain 377740. |
| Errhlt 12 | 0073 | Carry chain did not stop at bit 11. AC should contain 377700. |
| Errhlt 13 | 0100 | Carry chain did not stop at bit 10. AC should contain 377600. |
| Errhlt 14 | 0105 | Carry chain did not stop at bit 9. AC should contain 377400. |
| Errhlt 15 | 0112 | Carry chain did not stop at bit 8. AC should contain 377000. |

TABLE 1-14 PROGRAM 6 ERROR HALTS (continued)

| Error No. | Contents <br> of MA | Cause of Error Halt |
| :--- | :--- | :--- |
| Errhlt 16 | 0117 | Carry chain did not stop at bit 7. AC should contain 376000. |
| Errhlt 17 | 0124 | Carry chain did not stop at bit 6. AC should contain 374000. |
| Errhlt 18 | 0131 | Carry chain did not stop at bit 5. AC should contain 370000. |
| Errhlt 19 | 0136 | Carry chain did not stop at bit 4. AC should contain 360000. |
| Errhlt 20 | 0143 | Carry chain did not stop at bit 3. AC should contain 340000. |
| Errhlt 21 | 0150 | Carry chain did not stop at bit 2. AC should contain 700000. |
| Errhlt 22 | 0155 | Carry chain did not stop at bit 1. AC should contain 600000 . |
| Errhlt 23 | 0162 | Carry chain did not stop at bit 0. AC should contain 400000. |
| Other | any other | Not a programmed halt. |

TABLE 1-15 PROGRAM 6 POST-ERROR RESTART PROCEDURE

| Error No. | Procedure |
| :--- | :--- |
| SS1 | Check SS2 for desired setting. Push CONTINUE. |
| Errhlt 1-2 | Record the contents of location 0166. Turn on SS2. Set the <br> ADDRESS switches to 0003. Push START. |
| Errhlt 3-23 | Record the contents of the AC. Turn on SS2. Set the ADDRESS <br> Switches to 0003. Push START. |
| Location 0000 contains the number of the program that is in the Make sure that this number corresponds to the program <br> number of the error table that you checked. -- Set the ADDRESS |  |
| switches to 0003 and push START down. If the halt persists, try |  |
| reloading the program. |  |

TABLE 1-16- PROGRAM 7 ERROR HALTS

| Error No. | Contents of MA | Contents of Memory Location | Cause of Error Halt |
| :---: | :---: | :---: | :---: |
| SS1 | 0002 |  | Not an error halt. The test for isp is ready to start. |
| Errhlt 1 | 0012 | $\begin{aligned} & 0050=+ \\ & 0050=- \end{aligned}$ | The isp failed to skip on a positive number. <br> The isp incorrectly indexed location 0050. The correct number equals 1 more than the contents of location 0046. |
| Errhlt 2 | 0015 |  | The isp incorrectly indexed location 0050. The AC and location 0046 both contain the correct number . |
| Errhlt 3 | 0022 | $0047=+$ $0047=-$ | The isp incorrectly indexed location 0046. The correct number equals 1 more than the contents of location 0044. <br> The isp skipped on a negative number. |
| Errhlt 4 | 0025 |  | The isp incorrectly indexed location 0047. The AC and location 0045 both contain the correct number. |
| Errhlt 5 | 0030 | $\begin{aligned} & 0047=+ \\ & 0047=- \end{aligned}$ | The isp failed to skip on a positive number. <br> The isp incorrectly indexed the number 777776 (contained in location 0047). |
| Errhlt 6 | 0032 |  | The isp incorrectly indexed the number 777776 (contained in location 0047). |
| Errhlt 7 | 0035 | $0050=+$ $0050=-$ | The isp incorrectly indexed the number 377777 (contained in location 0050). <br> The isp skipped on a negative number. |

TABLE 1-16 PROGRAM 7 ERROR HALTS
(continued)

| Error No. | Contents <br> of MA | Contents of <br> Memory <br> Location | Cause of Error Halt |
| :--- | :--- | :--- | :--- |
| Errhlt 8 | 0040 |  | The isp incorrectly indexed the number <br> 377777 (contained in location 0050). |
| Other | any other |  | Not a programmed halt. |

TABLE 1-17 PROGRAM 7 POST-ERROR RESTART PROCEDURE

| Error No. | Procedure |
| :--- | :--- |
| SS1 | To start test push CONTINUE. (If SS1 is left on, the next pro- <br> gram stops at this same location after read-in.) |
| Errhlt 1, 2, 7, 8 | Record the contents of locations 0046 and 0050. Turn on SS2. <br> Set the ADDRESS switches to 0003. Push START. This restarts <br> the program. |
| Errhlt 3, 4,5,6 | Record the contents of locations 0045 and 0047. Turn on SS2. <br> Set the ADDRESS switches fo 0003. Push START. This restarts <br> the program. |
| Location 0000 contains the number of the program that is in the |  |
| computer. Make sure that this number corresponds to the pro- |  |
| gram number of the error table that you checked. - Set the |  |
| ADDRESS switches to 0003 and push START down. If the halt |  |
| persists, try reloading the program. |  |

TABLE 1-18 PROGRAM 10 ERROR HALTS:

| Error No. | $\begin{gathered} \text { Contents } \\ \text { of MA } \end{gathered}$ | Cause of Error Halt |
| :---: | :---: | :---: |
| SS 1 | 0002 | This is not an error halt. The test for and is ready to start. |
| Errhlt 1 | 0006 | Incorrect execution of 77777 and 777777. The correct contents of the $A C$ equal 77777. |
| Errhlt 2 | 0012 | Incorrect execution of 000000 and 777777 . The correct contents of the $A C$ equal 000000 . |
| Errhit 3 | 0016 | Incorrect execution of 000000 and 000000 . The correct contents of the $A C$ equal 000000 . |
| Errhlt 4 | 0022 | Incorrect execution of 77777 and 000000 . The correct contents of the $A C$ equal 000000 . |
| Errhlt 5 | 0026 | Incorrect execution of 000000 ior 000000 . The correct contents of the $A C$ equal 000000 . |
| Errhlt 6 | 0032 | Incorrect execution of 000000 ior 777777 . The correct contents of the $A C$ equal 77777. |
| Errhlt 7 | 0036 | Incorrect execution of 777777 ior 777777 . The correct contents of the $A C$ equal 777777. |
| Errhlt 8 | 0042 | Incorrect execution of 777777 ior 000000 . The correct contents of the $A C$ equal 77777. |
| Other | any other | Not a programmed halt. |

TABLE 1-19 PROGRAM 10 POST-ERROR RESTART PROCEDURE

| Error No. | Procedure |
| :--- | :--- |
| SSI | To start push CONTINUE. (If SSI is left on, the program stops at <br> this same location after read-in.) |
| Errhlt 1-8 | Record the contents of the AC. Turn on SS2. Push CONTINUE. <br> (Note that the and effects an MB $\rightarrow A C$ while the ior effects <br> MB AC.) |
| Other | Location 0000 contains the number of the program that is in the <br> computer. Make sure that this number corresponds to the program <br> number of the error table that you checked. -- Set the ADDRESS <br> switches to 0003 and push START down. If the halt persists, try <br> reloading the program. |

TABLE 1-20 PROGRAM 11 ERROR HALTS

| Error No. | Contents of MA | Contents of Register | Cause of Error Halt |
| :---: | :---: | :---: | :---: |
| SS 1 | 0002 |  | Not an error halt. The test for lio, dio and spi is ready to start. |
| Errhlt 1 | 0010 | $C(A C)=C(I O)$ $C(A C) \neq C(I O)$ | Incorrect execution of dio. Should have deposited the 10 in location 0034. <br> Incorrect execution of lio. Should have loaded 10 with the contents of location 0033 (which is equal to the AC ) |
| Errhlt 2 | 0014 |  | The spi failed to skip on a positive 10 . |
| Errhlt 3 | 0020 | $\begin{aligned} & C(A C)=C(I O) \\ & C(A C) \neq C(I O) \end{aligned}$ | (Same as Errhlt 1) <br> (Same as Errhlt 1) |
| Errhit 4 | 0025 |  | The spi ' failed to skip on a negative 10 . |
| Other |  |  | Not a programmed halt. |

TABLE 1-21 PROGRAM 11 POST-ERROR RESTART PROCEDURE

| Error No. | Procedure |
| :---: | :---: |
| SS 1 | To start test push CONTINUE. (If SS1 is left on, the next program stops at this same location after read-in.) |
| Errhlt 1, 3 | Record the contents of the AC and the 1O. Turn on SS2. Set the ADDRESS switches to 0003. Push START. (CONTINUE may be used instead of the restart procedure described above. However, an invalid error halt may occur for spi if the lio loaded in the wrong sign.) |
| Errhlt 2, 4 | Record the contents of the AC. Turn on SS2. Push CONTINUE. |
| Other | Location 0000 contains the number of the program that is in the computer. Make sure that this number corresponds to the program number of the error table that you checked. -- Set the ADDRESS switches to 0003 and push START down. If the halt persists, try reloading the program. |

TABLE 1-22 PROGRAM 12 ERROR HALTS

| Error No. | Contents of MA | Overflow | Cause of Error Halt |
| :---: | :---: | :---: | :---: |
| SS1 | 0002 |  | Not an error halt. The test for add and szo is ready to start. |
| Errhlt 1 | 0006 | off on | The szo instruction failed to skip on no overflow. The szo instruction failed to clear OVERFLOW. |
| Errhlt 2 | 0011 | off on | The szo ' instruction skipped on no overflow. The szo and szo ' instructions failed to clear OVERFLOW. |
| Erthlt 3 | 0015 |  | Incorrect execution of 000000 add 000000. Correct contents of AC equal 000000. |
| Errhlt 4 | 0020 |  | Incorrect execution of 000000 add 377777 . Correct contents of AC equal 377777 。 |
| Errhlt 5 | 0023 |  | Incorrect execution of 377777 add 000000. Correct contents of AC equal 377777. |
| Errhit 6 | 0027 |  | Incorrect execution of 000000 add 400000. Correct contents of AC equal 400000. |
| Errhlt 7 | 0032 |  | Incorrect execution of 400000 add 000000. Correct contents of AC equal 400000. |
| Errhlt 8 | 0034 | off on | OVERFLOW was incorrectly set or szo failed to skip with no overflow. <br> OVERFLOW was incorrectly set and szo also failed to clear it. |
| Errhlt 9 | 0037 |  | Incorrect execution of 400000 add 377777 . Correct contents of AC equal 000000 . |

TABLE 1-22 PROGRAM 12 ERROR HALTS
(continued)

| E: or No. | Contents of MA | Overflow | Cause of Error Halt |
| :---: | :---: | :---: | :---: |
| E: $11+10$ | 0043 |  | Full-register carry failed. The number 252525 was added to itself. The correct contents of AC equal 525252 . |
| E hit 11 | 0045 | $0$ <br> 1 | OVERFLOW was not set and/or szo ' failed to skip on overflow. <br> The szo' failed to skip on overflow and in addition failed to clear OVERFLOW. |
| E hit 12 | 0051 |  | Full-register carry failed. The number 125252 was added to itself. The correct contents of the AC equal 252524. |
| E hlt 13 | 0055 |  | Clear-AC-on-minus-zero failed. The correct contents of the $A C$ equal 1000000. |
| E hlt 14 | 0057 | $0$ <br> 1 | OVERFLOW incorrectly set or szo failed to skip on no overflow. <br> OVERFLOW incorrectly set and in addition the szo failed to clear it. |
| \| mit 15 | 0063 |  | Ripple carry failed to propagate properly. <br> Correct contents of AC equal 000001. |
| rhit 16 | 0065 | $0$ <br> 1 | OVERFLOW incorrectly set or szo failed to skip on no overflow. <br> OVERFLOW incorrectly set and in addition szo failed to clear it. |
| rhit 17 | 0071 |  | Ripple carry failed to initiate properly in some bit. Correct contents of AC equal 252525. |

TABLE 1-22 PROGRAM 12 ERROR HALTS
(continued)

| Error No. | Contents <br> of MA | Overflow | Cause of Error Halt |
| :--- | :---: | :---: | :--- |
| Errhlt 18 | 0075 |  | Ripple carry failed to initiate properly in some bit. <br> Correct contents of AC equal 525252. |
| Errhlt 19 | 0077 | 0 | OVERFLOW incorrectly set or szo failed to skip <br> on no overflow. <br> OVERFLOW incorrect set and in addition szo <br> failed to clear it. |
| Errhlt 20 | 0107 |  | Incorrect execution of sub. Location 0127 contains <br> the correct result of the operation. (Minus 1 <br> was subtracted from a number, which equalled 1 less <br> than the contents of location 0127.) |
| Other | any other |  | Not a programmed error halt. |

TABLE 1-23 PROGRAM 12 POST-ERROR RESTART PROCEDURE

| Error No. | Procedure |
| :--- | :--- |
| SSI | To start test push CONTINUE. (If SSI is left on, the next pro- <br> gram stops at this same location after read-in.) |
| Errhlt 1, 2,8, | On any overflow error, first make sure that the szo instruction op- <br> erates correctly (see a below) then start the program at the appro- <br> priate address (see b below) and step through it, with the SINGLE <br> INST. switch on, until the PC equals the address of the Errhlt. |
| a Turn on SS2; turn on the SiNGLE INST. switch; set the <br> overflow flip-flop. (To turn on the overflow flip-flop: set <br> the ADDRESS switches to OO42, leave the SINGLE INST. switch <br> on, push START, push CONTINUE. At this point the OVER- <br> FLOW light should be on.) Set the ADDRESS switches to OOO2; |  |

TABLE 1-23 PROGRAM 12 POST-ERROR RESTART PROCEDURE (continued)

| Error No. | Procedure |
| :---: | :---: |
|  | push START. Using CONTINUE step through the program until the MEMORY ADDRESS reads 0012. <br> The correct sequence is: <br> START--MA $=0002$, OVERFLOW is on; CONTINUE--MA $=0003$, <br> OVERFLOW is off; CONTINUE through MA $=0004,0005,0007$, 0010 and 0012 . ( $M A=0006$ or 0011 denotes errors in the instruction.) <br> b Set the ADDRESS switches. Push START. |
| $\begin{aligned} & \text { Errhlt } 3,4,5,6 \\ & 7,9,10,12,13 \\ & 15,17,18 \end{aligned}$ | Record the contents of the AC. Turn on SS2; set ADDRESS switches to 0003; push START. |
| Other | Location 0000 contains the number of the program that is in the comcomputer. Make sure that this number corresponds to the program number of the error table that you checked. -- Set the ADDRESS switches to 0003 and push START down. If the halt persists, try reloading the program. |

TABLE 1-24 PROGRAM 13 ERROR HALTS

| Error No. | Contents of MA | Cause of Error Halt |
| :---: | :---: | :---: |
| SS 1 | 0002 | This is not an error halt. The test for cli is ready to start. |
| Errhlt 1 | 0006 | The law instruction failed to clear the $A C$. With the $A C$ all 1s, 0 was loaded (law) into it. The correct contents of the $A C$ equal 000000 . |
| Errhlt 2 | 0011 | The law incorrectly executed the $\mathrm{MB}_{6-17} \mathrm{AC}$. <br> The correct contents of the AC equal 007777. |
| Errhlt 3 | 0015 | The law-0 instruction was incorrectly executed. The correct contents of the $A C$ equal 777777 . If the contents of the $A C$ equal 000000 then law ${ }^{1}$ is not complementing the $A C$, i.e. not sensing the defer bit correctly. |
| Errhlt 4 | 0020 | The law -7777 instruction was incorrectly executed. The correct contents of the AC equal 770000 . |
| Errhlt 5 | 0030 | The cli instruction failed to clear the 10 (which was all 1s). |
| Errhlt 6 | 0035 | The cli instruction failed to clear the 10 (which was all Os). |
| Other | any other | This is not a programmed halt. |

TABLE 1-25 PROGRAM 13 POST-ERROR RESTART PROCEDURE

| Error No. | Procedure |
| :---: | :---: |
| SS 1 | To start test push CONTINUE. (If SSI is left on, the next program stops at this same location after read-in.) |
| Errhlt 1 | Record the contents of the AC. Turn on SS2; set the ADDRESS switches to 0003; push START. |
| Errhlt 2 | Record the contents of the AC. Turn on SS2; push CONTINUE. If the computer skips Errhlt 3 and stops at Errhlt 4, then the trouble is definitely in the $M B_{6-17}^{1} A C$ transfer. |
| Errhlt 3, 4 | Record the contents of the AC. Turn on SS2; set the ADDRESS switches to 0003; push START. |
| Errhlt 5, 6 | Record the contents of the 10 and check to see that 10 equals $A C$ (since it is actually the AC that is checked for zero). Turn on SS2; set the ADDRESS switches to 0003; push START. |
| Other | Location 0000 contains the number of the program that is in the computer. Make sure that this number corresponds to the program number of the error table that you checked. -- Set the ADDRESS switches to 0003 and push START down. If the halt persists, try reloading the program. |

TABLE 1-26 PROGRAM 14 ERROR HALTS

| Error No. | Contents of MA | Cause of Error Halt |
| :---: | :---: | :---: |
| SSI | 0002 | This is not an error halt. The test for the clf, szf; stf is ready to start. |
| Errhlt 1 | 0005 | All program flags off: szf 7 failed to skip. Any flag on: clf 7 failed to clear all flags. |
| Errhlt 2 | 0022 | Bits 15-17 of location 0021 contain the number $f$ ( f is octal). <br> Flag $f$ off: stf $f$ failed to set the flag. <br> Flag $f$ on: szf ' $f$ failed to skip. |
| Errhlt 3 | 0033 | (Same as Errhlt 1). |
| Errhlt 4 | 0040 | Any program flag off: stf 7 failed to set all flags. <br> Any program flag on: szf' 7 failed to skip. |
| Errhlt 5 | 0047 | Bits 15-17 of location 0046 contain the number $f(f$ is octal). <br> Flag foff: szff failed to skip. <br> Flaf $f$ on: clf $f$ failed to clear flag. |
| Other | any other | Not a programmed halt. |

TABLE 1-27 PROGRAM 14 POST-ERROR REST RT PROCEDURE

| Error No. | Procer :re |
| :---: | :---: |
| SS 1 | To start test push CONTINUE. (If $; 1$ is left on, the next program stops at this same location afte read-in.) |
| Errhlt 1-5 | Record which instruction caused the error. Turn on SS2; set the ADDRESS switches to 0003; push ST RT. (To change the speed of the program, alter the contents of I sation 0070. The number in this location is indexed until positi ...) |
| Other | Location 0000 contains the number : the program that is in the computer. Make sure that this num ar corresponds to the program number of the error table that you c ecked. -- Set the ADDRESS switches to 0003 and push START dc in. If the halt persists, try reloading the program. |

TABLE 1-28A PROGRAM 15 ERROR HALTS

| Error No. | Contents of MA | Cause of Error Halt |
| :---: | :---: | :---: |
| SS 1 | 0002 | Not an error halt. Test for jisp is ready to start. |
| Errhlt 1 | 0105 | The cal instruction failed to save the contents of PC. (See Table 1-28D). |
| Errhlt 2 | 0110 | The cal instruction failed to save the contents of $A C$ in 0100. (See Table 1-28D). |
| Errhlt 3 | 0744 | The first jda instruction failed to save the contents of PC. (See Table 1-28C). |
| Errhlt 4 | 0747 | The first jda instruction failed to save the AC. (See Table 1-28C). |
| Errhlt 5 | 0763 | The first isp instruction failed to save the PC. (See Table 1-28B). |
| Errhlt 6 | 1005 | The third jda instruction failed to save the PC. (See Table 1-28C). |
| Errhlt 7 | 1010 | The third jda instruction failed to save the AC. (See Table 1-28C). |
| Errhlt 8 | 1104 | The third isp instruction failed to save the PC. (See Table 1-28B). |
| Errhlt 9 | 6024 | The second jpp instruction failed to save the PC. (See Table 1-28B). |

TABLE 1-28A PROGRAM 15 ERROR HALTS (continued)

| Error No. | Contents <br> of MA | Cause of Error Halt |
| :--- | :--- | :--- |
| Errhlt 10 | 6046 | The second jda instruction failed to save the PC and/or <br> failed to save the contents of OVERFLOW in $A C_{0}$. <br> (See Table 1-28C). |
| Errhlt 11 | 6051 | The second jda instruction failed to save the AC. (See <br> Table 1-28C). |
| Other | any other | Probably due to incorrect execution of cal, isp or ida, i.e. <br> a jump to the wrong address. |

TABLE 1-28B PROGRAM 15 - LOCATIONS RELEVANT TO isp TRANSFERS

|  | First isp |  | Second jsp |  | Third isp |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | AC | PC | AC | PC | AC | PC |
| before isp | 77775 | 0020 | 776020 | 1757 | 771677 | 6100 |
| during jsp: $\begin{aligned} & \xrightarrow{0} A C \\ & P C \xrightarrow{1} A C \\ & \xrightarrow{0} P C \\ & M B \xrightarrow{1} P C \end{aligned}$ | 000000 000020 | $\begin{aligned} & 0000 \\ & 0757 \end{aligned}$ | $\begin{aligned} & 000000 \\ & 001757 \end{aligned}$ | $\begin{aligned} & 0000 \\ & 6020 \end{aligned}$ | $\begin{aligned} & 000000 \\ & 006100 \end{aligned}$ | $\begin{aligned} & 0000 \\ & 1100 \end{aligned}$ |
| after isp | 000020 | 0760 | 001757 | 6021 | 006100 | 1101 |

TABLE 1-28C PROGRAM 15 - LOCATIONS RELEVANT TO ida TRANSFERS

|  | First ida |  |  | Second jda |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | AC | Location 0737 | PC | AC | Location 6040 | PC |
| before jda | 771737 | 000040 | 0040 | 006040 | 771737 | 1737 |
| during jda: |  |  |  |  |  |  |
| $A C \xrightarrow{i} M B$ |  | 771737 |  |  | 006040 |  |
| ${ }^{0}$ AC | 000000 |  |  | 000000 |  |  |
| $\xrightarrow{0} P C$ |  |  | 0000 |  |  | 0000 |
| $M A \xrightarrow{1} P C$ |  |  | 0737 |  |  | 6040 |
| $\xrightarrow{+1} P C$ |  |  | 0740 |  |  | 6041 |
| after jda | 000040 | 771737 | 0741 | 401737 | 6040 | 6042 |
|  |  |  |  |  |  |  |

TABLE T-28C PROGRAM 15 - LOCATIONS RELEVANT TO ida TRANSFERS (continued)


TABLE 1-28D PROGRAM 15 - LOCATIONS RELEVANT TO cal TRANSFERS

|  | cal |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | AC | Location 0100 | PC | MA |
| before cal | 77777 | ------ | 3002 | ----- |
| during cal: |  |  |  |  |
| $100 \rightarrow$ MA |  |  |  | 000100 |
| $A C \underset{+}{+} \mathrm{MB}$ |  | 77777 |  |  |
| $\xrightarrow{0} A C$ | 000000 |  |  |  |
| $P C \xrightarrow{\rightarrow} \mathrm{AC}$ | 003002 |  |  |  |
| $\xrightarrow{0} P C$ |  |  | 0000 |  |
| $\mathrm{MA} \rightarrow \mathrm{PC}$ |  |  | 0100 |  |
| $\xrightarrow{+1} P C$ |  |  | 0101 |  |
| after cal | 003002 | 777777 | 0102 | 000100 |

TABLE 1-29 PROGRAM 15 POST-ERROR RESTART PROCEDURE

| Error No. | Procedure |
| :---: | :---: |
| SS 1 | The test for isp is ready to start. Push CONTINUE. |
| $\begin{aligned} & \text { Errhlts } 1,3,5,6, \\ & 8,9,10 \end{aligned}$ | Record the contents of AC. Turn on SS2 and push CONTINUE. Use Tables 1-28B, 1-28C and 1-28D (Program 15 error halts) to determine which transfers are not operating properly. |
| Errhlt 2 | Record the contents of 0100 . Turn on SS2 and push CONTINUE. Use Table 1-28D (Program 15 error halts) to determine which transfers are not operating properly. |
| Errhlt 4 | Record the contents of 0737 . Turn on SS2 and push CONTINUE. Use Table 1-28C (Program 15 error halts) to determine which transfers are not operating properly. |
| Errhlt 7 | Record the contents of 1000. Turn on SS2 and push CONTINUE. Use Table 1-28C (Program 15 error halts) to determine which transfers are not operating properly. |
| Errhlt 11 | Record the contents of 6040. Turn on SS2 and push CONTINUE. Use Table 1-28C (Program 15 error halts) to determine which transfers are not operating properly. |
| Other | Record the contents of PC and AC. Turn on SS2; set the ADDRESS switches to 0003 and push START. Use Tables 1-28B, 1-28C and 1-28D (Program 15 error halts) to determine which of the jump instructions (isp, jda, cal) failed to operate properly. |

TABLE 1-30 PROGRAM 16 ERROR HALTS

| Error No. | Contents <br> of MA | Cause of Error Halt |
| :--- | :--- | :--- |
| SS1 | 0002 | Not an error halt. The test for nop is ready to start. <br> Errhlt 1 <br> 0003 |
| Errhlt 2 The nop was not executed, i.e. the computer stopped. |  |  |
| Errhlt 3 | 0005 | The xat instruction was incorrectly executed. <br> The indirect addressing was not executed correctly. <br> uses 5 levels of indirect addressing, but the extend mode <br> allows only 1 level.) |
| Other | any other | Not a programmed halt. |

TABLE 1-31 PROGRAM 16 POST-ERROR RESTART PROCEDURE

| Error No. | Procedure |
| :---: | :---: |
| SS 1 | To start test push CONTINUE. (If SSI is left on, the next program stops at this same location after read-in.) |
| Errhlt 1 | Turn on SS2; set the ADDRESS switches to 0003; push START. |
| Errhlt 2 | Turn on SS2; turn on the SINGLE INST. switch; set the ADDRESS switches to 0004; push START. The program starts by executing the xct instruction. |
| Errhlt 3 | Turn on SS2; turn on the SINGLE INST switch; set the ADDRESS switches to 0015; push START. The first instruction clears AC. The instruction is the lac' (defer bit on) which caused the halt. |
| Other | Location 0000 contains the number of the program that is in the computer. Make sure that this number corresponds to the program number of the error table that you checked. -- Set the ADDRESS switches to 0003 and push START down. If the halt persists, try reloading the program. |

TABLE 1-32 PROGRAM 17 ERROR HALTS

| Error No. | Contents of MA | Cause of Error |
| :---: | :---: | :---: |
| SS 1 | 0002 | Not an error halt. Test for ral and ril is ready to start. |
| Errhlt. 1 | 0017 | The ral sl instruction (in location 0014) failed. The correct contents of the AC are in location specified by the address of the sas instruction in 0016. |
| Errhlt 2 | 0022 | The rilsl instruction (in location 0015 ) failed. The correct contents of the $1 O$ are in the $A C$. |
| Errhlt 3 | 0053 | The rar sl instruction (in location 0050) failed. The correct contents of the $A C$ are in the location specified by address of the sas instruction in 0052. |
| Errhlt 4 | 0056 | The rir sl instruction (in location 0051) failed. The correct contents of the $I O$ are in the $A C$. |
| Errhlt 5 | 0102 | The ral s9 instruction failed to rotate the $A C$ correctly. The correct contents of the AC equal 070777. |
| Errhlt 6 | 0105 | The ril s9 instruction failed to rotate the 10 nine bits. The correct contents of the 10 equal 070777. |
| Errhlt 7 | 0111 | The rar instruction failed to rotate the $A C$ nine bits. The correct contents of the AC equal 777070 . |
| Errhlt 8 | 0114 | The rir instruction failed to rotate the 10 nine bits. The correct contents of the 10 equal 777070 . |

TABLE 1-32 PROGRAM 17 ERROR HALTS (continued)

| Error No. | Contents of MA | Cause of Error Halt |
| :---: | :---: | :---: |
| Errhlt 9 | 0120 | The rel instruction failed to rotate the combined registers nine bits. The contents of the $A C$ are incorrect. The $A C$ should contain 777777 . |
| Errhlt 10 | 0124 | The rel instruction failed to rotate the combined registers nine bits. The contents of the 10 are incorrect. The 10 should contain 070070. |
| Errhlt 11 | 0130 | The rer instruction failed to rotate the combined registers nine bits. The contents of the $A C$ are incorrect. The AC should contain 070777. |
| Errhlt 12 | 0134 | The rer instruction failed to rotate the combined registers nine bits. The contents of the 10 are incorrect. The 10 should contain 777070. |
| Errhlt 13 | 0140 | The ral instruction rotated the $A C$ although no rotation was specified. The correct contents of the $A C$ equal 777070. |
| Errhlt 14 | 0143 | The ril instruction rotated the 10 although no rotation was specified. The correct contents of the 10 equal 777070. |
| Errhlt 15 | 0147 | The rar instruction rotated the $A C$ although no rotation was specified. The correct contents of the $A C$ equal 777070. |
| Errhlt 16 | 0152 | The rir instruction rotated the 10 although no rotation was specified. The correct contents of the 10 equal 777070. |

TABLE 1-32 PROGRAM 17 ERROR HALTS (continued)

| Error No. | Contents of MA | Cause of Error Halt |
| :---: | :---: | :---: |
| Errhlt 17 | 0155 | The rel instruction changed the contents of the $A C$ although no rotation was specified. The correct contents of the $A C$ equal 777070. |
| Errhlt 18 | 0160 | The rel instruction changed the contents of the 10 although no rotation was specified. The correct contents of the 10 equal 777070. |
| Errhlt 19 | 0163 | The rer instruction changed the contents of the AC although no rotation was specified. The correct contents of the $A C$ equal 777070 . |
| Errhlt 20 | 0166 | The rar instruction changed the contents of the 10 although no rotation was specified. The correct contents of the 10 equal 777070 . |
| Errhlt 21 | 0203 | The ral instruction failed during execution of a 36-bit rotation. The contents of the AC are incorrect. The correct contents of AC are in the location specified by the address of the lio instruction in 0173. |
| Errhlt 22 | 0206 | The ral instruction failed during execution of a 36-bit rotation. The contents of 10 are incorrect. The correct contents of 10 are in the location specified by the address of the lio instruction in 0173 (the correct contents of 10 are also in AC unless Errhlt 21 occurred). |

TABLE 1-32 PROGRAM 17 ERROR HALTS (continued)

| Error No. | Contents of MA | Cause of Error Halt |
| :---: | :---: | :---: |
| Errhlt 23 | 0222 | The rar instruction failed during execution of a 36 -bit rotation. The contents of the AC are incorrect. The correct contents of the AC are in the location specified by the address of the lio instruction in 0173. |
| Errhit 24 | 0225 | The rar instruction failed during execution of a 36 -bit rotation. The contents of $1 O$ are incorrect. The correct contents of $1 O$ are in the location specified by the address of the lio instruction in 0173 (the correct contents of 10 are also in AC unless Errhlt 23 occurred). |
| Errhlt 25 | 0245 | Failure to execute a series of eight rcr and rel instructions, for a total of 72 bits rotation. The contents of the $A C$ are incorrect. The correct contents of the $A C$ are in the location specified by the address of the lio instruction in 0173. |
| Errhlt 26 | 0250 | Failure to execute a series of eight $\underline{r c r}$ and rcl instructions for a total of 72 bits rotation. The contents of the 10 are incorrect. The correct contents of the 10 are in the location specified by the address of the lio instruction in 0173. |
| Other | any other | Not a programmed halt. |

TABLE 1-33 PROGRAM 17 POST-ERROR RESTART PROCEDURE

| Error No. | Procedure |
| :--- | :--- |
| SSI | The test for ral and ril is ready to start. Push CONTINUE . <br> Errhlts (all) <br> Turn on SS2, set the ADDRESS switches to O003 and push START. <br> Other |
| Location 0000 contains the number of the program that is in the <br> computer. Make sure that this number corresponds to the program <br> number of the error table that you checked. -- Set the ADDRESS <br> switches to 0003 and push START down. If the halt persists, try <br> reloading the program. |  |

TABLE I-34 PROGRAM 20 ERROR HALTS

| Error No. | Contents of MA | Cause of Error Halt |
| :---: | :---: | :---: |
| EOT | 0000 | If PC equals $0001, M A$ equals $0000, M B$ equals 000020 , AC equals 000777, IO equals 777000, and all program flags are on, then the Instruction Test is completed. If not, then refer to Other under the Error Halts. |
| SS 1 | 0002 | Not an error halt. Test for sal and sil is ready to start. |
| Errhlt 1 | 0012 | The sal instruction failed to shift the AC correctly 17 bits. The initial contents of $A C$ were 377777 ; the correct contents of $A C$ are 000000. |
| Errhlt 2 | 0015 | The sil instruction failed to shift the 10 correctly 17 bits. The correct contents of the 10 are 000000 (the initial contents of the 10 were 377777 ). |
| Errhlt 3 | 0025 | The sar instruction failed to shift the AC correctly 17 bits. The correct contents of the $A C$ equal 000000 (the initial contents of the $A C$ were 377777 ). |
| Errhlt 4 | 0030 | The sir instruction failed to shift the 10 correctly 17 bits. The correct contents of the 10 equal 000000 (the initial contents of the 10 were 377777). |
| Errhlt 5 | 0041 | The sar instruction failed to shift the AC correctly 17 bifs. The correct contents of the AC equal 777777 (the initial contents of the $A C$ were 400000). |

TABLE 1-34 PROGRAM 20 ERROR HALTS (continued)

| Error No. | Contents of MA | Cause of Error Halt |
| :---: | :---: | :---: |
| Errhlt 6 | 0045 | The sir instructions failed to shift the 10 correctly 17 bits. The correct contents of the 10 equal 777777 (the initial contents of the 10 were 400000 ). |
| Errhit 7 | 0052 | The scl instruction failed to shift the registers correctly. The contents of the AC are incorrect. The correct contents of the $A C$ equal 377776 . The initial contents of the $A C$ and the 10 were 377777 . |
| Errhlt 8 | 0056 | The scl instruction failed to shift the registers correctly. The contents of the 10 are incorrect. The correct contents of the 10 equal 777776. The initial contents of the $A C$ and the 10 were 377777 . |
| Errhlt 9 | 0063 | The scr instruction failed to shift the registers correctly. The contents of $A C$ are incorrect. The correct contents of the $A C$ equal 177777. The initial contents of the $A C$ and the 10 were 377777 . |
| Errhlt 10 | 0067 | The scr instruction failed to shift the registers correctly. The contents of $1 O$ are incorrect. The correct contents of 10 equal 577777. The initial contents of $A C$ and $1 O$ were 377777 . |
| Other | any other | Not a programmed halt. |

TABLE l-35 PROGRAM 20 POST-ERROR RESTART PROCEDURE

| Error No. | Procedure |
| :---: | :---: |
| EOT | End of the Instruction Test |
| SS 1 | The test for sal and sil is ready to start. Push CONTINUE. |
| Errhlts (all) | Record the contents of AC and/or IO (whichever is appropriate). Turn on SS2, set the ADDRESS switches to 0003 and push START. |
| Other | Location 0000 contains the number of the program that is in the computer. Make sure that this number corresponds to the program number of the error table that you checked. -- Set the ADDRESS switches to 0003 and push START down. If the halt persists, try reloading the program. |

## CHAPTER 2

SUGGESTED APPLICATION OF THE INSTRUCTION TEST PROGRAM

The four procedures described below provide useful methods for testing the PDP-1 instructions.

## a FULL TEST PROCEDURE

1) Execute Programs 1 and 2.
2) Turn on SS2. Read in Program 3 and allow it to iterate.
3) Turn on SSI and use the following sequence for the remaining programs (Programs 4 through 20):
i) Turn off SS2 (program currently executing, completes execution; next program is read in and the computer halts with MA equal 0002). Note that the number of the program just read is in location 0000.
ii) Turn on SS2.
iii) Push CONTINUE (the program executes and iterates until SS2 is turned off).
or

If the state of the computer has been changed after the halt at MA equal to 0002, then set the ADDRESS switches to 0003 and push down on START.
iv) Allow the program to iterate (Program iterates until SS2 is turned off).
v) Repeat steps (i) through (v) until the Instruction Test is complete.
b DAILY TEST PROCEDURE - Before beginning normal operation of the computer, ensure that the instructions are working correctly by executing the Instruction Test once (SSI and SS2 both off for Programs 3-20).

〔 COMPUTER MALFUNCTIONS - Attempt to perform the full checkout (a above). If Program 1 fails to execute, skip it since it does not test any instructions. However, if the RIM loader fails to execute correctly then read in the remaining programs by means of the following sequence:

1) Read in Program 2 using the READ IN switch.
2) After executing Program 2, turn on SS2 and leave it on.
3) Push down STOP.
4) Push down on the READ IN switch (the next program is read in and executes repeatedly).
5) Allow the program to iterate.
6) Repeat steps 3) through 6) until the Instruction Test is completed.
d MARGIN CHECKS - Perform margin checks using the full test procedure (a above).
Detailed methods for checking margins are presented in paragraph 11-7b of the PDP-1 Maintenance Manual.

## CHAPTER 3

## PROGRAM DESCRIPTION

## 3-1 GENERAL

Instruction Test is a sequence of programs designed to test the operation of PDP-1 instructions. The test checks the following instructions: from the arithmetic group -add, sub, idx, isp; all the logical instructions; all the data handling instructions; all the shift/rotate group; all the skip group; and all the operate group (except lat, which is only partly tested).

The Instruction Test comprises a series of sixteen programs (octally numbered 1 through 20). The first program clears memory and locates a RIM loader in the high end of core. (The RIM loader is a short sequence which simulates the read-in mode normally controlled by computer hardware; the loader reads a paper tape in read-in mode format.) This first program of the instruction test does not have any error halts; the program assumes that the few instructions it uses are working properly. However, this program is not an essential part of the Instruction Test, and may be skipped if it doesn't run properly.

The remaining fifteen programs of the Instruction Test check the instructions listed above (refer to table 3-1). In general, a given instruction is not used within the same program that tests it; the few instructions used within the same program are used only after the program has already checked them. Every instruction is checked at least once before it is assumed to be working (refer to table 3-2).

## TABLE 3-1

LIST OF INSTRUCTIONS TESTED BY MAINDEC I-INSTRUCTION TEST
(Each instruction is listed alphabetically with the number of the program which tests it.)
$\left.\begin{array}{lc|cc|cc}\hline \text { Instruction } & \begin{array}{l}\text { Tested by } \\ \text { Program }\end{array} & \text { Instruction } & \begin{array}{c}\text { Tested by } \\ \text { Program }\end{array} & \text { Instruction }\end{array} \begin{array}{c}\text { Tested by } \\ \text { Program }\end{array}\right]$

TABLE 3-2 INSTRUCTIONS TESTED OR USED WITHIN EACH PROGRAM OF MAINDEC I - INSTRUCTION TEST
(Programs are listed in numerical order. Each instruction is listed in the order of test under the program which tests it.)

| Inst. | Checked by Prog. | Instructions Used Within Program |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | RIM | T | 2 | 3 | 4 | 5 | 6 | 7 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 20 |
| hlt | 2 |  |  | X | $\times$ | $\times$ | $x$ | $\times$ | $\times$ | $\times$ | X | $\times$ | X | $\times$ | x | $\times$ | $\times$ | $\times$ |
| ¡mp | 2 | $\times$ | $\times$ | $\times$ | $\times$ | $x$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | X | $\times$ | $\times$ | $\times$ | $\times$ | x |
| szs | 2 |  |  |  | $\times$ | $x$ | $\times$ | $x$ | $\times$ | $\times$ | x | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | x | X |
| cla | 3 |  |  |  |  | X | $\times$ | $\times$ |  |  | x | X | X |  |  | $\times$ |  |  |
| cma | 3 |  |  |  |  | $x$ | $\times$ | $\times$ |  |  |  | x | $\times$ |  |  |  |  | x |
| sma | 3 |  |  |  |  |  |  | $\times$ |  |  |  |  |  |  |  |  |  |  |
| spa | 3 |  |  |  |  |  |  | $\times$ |  |  | $\times$ |  |  |  |  |  |  |  |
| sza | 3 |  |  |  |  | $x$ | $\times$ | $x$ | $\times$ | $\times$ | x | $\times$ | $\times$ |  |  |  |  | $x$ |
| 654000 | 3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 650000 | 3 |  |  |  |  |  |  |  | $\times$ |  |  | X |  |  |  |  |  |  |
| lat | 3* |  |  |  | $x$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
| xor | 4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| sas | 4 |  |  |  |  |  | $\times$ |  | $\times$ | $\times$ | x | $\times$ | x |  | $\times$ | $\times$ | $\times$ | x |
| sad | 4 |  |  |  |  |  |  |  | $\times$ |  |  |  |  |  |  |  | x |  |
| dip | 5 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| dap | 5 |  |  |  |  |  |  |  |  |  |  |  |  | $\times$ |  |  | $\times$ |  |
| dac | 5 |  |  |  |  |  |  | $x$ | $\times$ |  |  | x | $x$ | $\times$ | $x$ |  | $x$ |  |
| lac | 5 |  |  |  |  |  |  | $x$ | $x$ | $\times$ |  | $x$ | $\times$ | $\times$ | $\times$ | x | $\times$ | $x$ |

*only partially tested

TABLE 3-2 INSTRUCTIONS TESTED OR USED WITHIN EACH PROGRAM OF MAINDEC 1 - INSTRUCTION TEST
(continued)

| Inst | Checked | Instructions Used Within Program |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Inst. | by Prog. | RIM | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 20 |
| dzm | 6 |  | $\times$ |  | . |  |  |  |  |  | $\times$ |  |  |  |  |  |  |  |
| idx | 6 |  | $\times$ |  |  |  |  |  | $\times$ |  | $\times$ | $\times$ |  | x |  |  | $\times$ |  |
| isp | 7 |  | $\times$ |  |  | - |  |  |  |  |  |  |  | $\times$ |  |  | x |  |
| and | 10 |  |  |  |  |  |  |  |  |  |  |  |  |  | $\times$ |  | $\times$ |  |
| ior | 10 |  |  |  |  |  |  |  |  |  |  |  |  |  | $\times$ |  |  |  |
| lio | 11 |  |  |  |  |  |  |  |  |  |  |  | x |  |  |  | $\times$ | . |
| dio | 11 | $\times$ |  |  |  |  |  |  |  |  |  |  | x |  |  |  | $\times$ | $\times$ |
| spi | 11 | $\times$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| add | 12 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\times$ |  |
| szo | 12 |  |  |  |  |  |  |  |  |  |  |  |  |  | $\times$ |  |  |  |
| sub | 12 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | x |  |
| law | 13 |  |  |  |  |  |  |  |  |  |  |  |  | $\times$ | $\times$ |  | $\times$ |  |
| cli | 13 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| clf | 14 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| stf | 14 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\times$ |
| szf | 14 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| isp | 15 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ¡da | 15 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| cal | 15 |  |  |  | - |  |  |  |  |  |  |  |  |  |  |  |  |  |
| nop | 16 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| xct | 16 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ral | 17 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

TABLE 3-2 INSTRUCTIONS TESTED OR USED WITHIN EACH PROGRAM OF MAINDEC 1 - INSTRUCTION TEST
(continued)

| Inst. | Checked by Prog. | Instructions Used Within Program |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | RIM | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 20 |
| ril | 17 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| rar | 17 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| rir | 17 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| rcl | 17 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| rcr | 17 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| sal | 20 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| sil | 20 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| sar | 20 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| sir | 20 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| sel | 20 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| scr | 20 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| rpb | not tested | $\times$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

The RIM loader, read in with Program 1, reads a tape in read-in mode format, thereby simulating computer read-in mode. The RIM loader occupies locations 7772 through 7777 . The loader remains in core throughout the entire Instruction Test. It may be used to read in any or all of the other programs in the test. Sense switch 2 controls this option.

A tape in read-in mode format contains a series of instructions; the even numbered instructions make up the program to be stored in core; the odd numbered instructions are dio instructions, each having an address that determines the storage location for the next (even numbered) instruction. The last even numbered instruction of the tape may be followed by a jmp command. This jmp specifies the starting address for the stored program and, after read-in is completed, causes program execution to begin.

The RIM loader reads in an odd numbered instruction and, by sensing the sign of the 10 , checks to determine if the instruction is a dio or a imp. A +10 indicates that the instruction is dio (since the dio op code $=32$ ); conversely, -10 indicates jmp (op code $=60$ ). If the instruction is a dio, the loader reads in the next instruction and executes the dio. On the other hand, if the instruction is a jmp, the computer executes the jmp thereby leaving the RIM loader and beginning operations at the address specified by the imp. In this way, the RIM loader simulates the computer read-in mode.


Figure 1 Instruction Test RIM Loader

## 3-3 PROGRAM 1

Program 1 clears memory locations 0000 through 7766 by means of the dzm instruction. Two of the principal reasons for clearing memory are: (1) If memory cannot be cleared, this may indicate extensive troubles within the computer, rather than merely one defective instruction; (2) the test for the imp instruction (part of Program 2) follows Program 1, and clearing memory increases the probability that a jmp, executed to the wrong address, will result in an immediate computer halt.

Program 1 occupies locations 7766 through 7771, and uses location 7776 (location 7776 is also used by the RIM loader). Program 1 first clears location 0000, and then clears successive locations up to and including 7766. However, location 7766 is subsequently indexed so that its final contents equal 000001 . This fact can be useful in the event that the computer should halt before reading in Program 2 of the Instruction Test. Should the computer halt with the contents of 7766 not equa! to 000001 , then memory was not properly cleared by Program 1. However, if the contents of 7766 do equal 000001 when the computer halts, then a computer malfunction probably prevented proper execution of the RIM loader. In the latter case, the remaining programs of the Instruction Test can be loaded by using the computer read-in mode.


Figure 2 Instruction Test Program 1

Program 2 test the hlt instruction, the imp instruction, and all the szs instructions. It has three routines: the first is a single-instruction test for hlt; the second tests imp and the szs instructions with the sense switches off; the third checks the szs instructions with all sense switches on. Operator intervention is required to start the second and third routines as well as to read in Program 3.

Program 2 is automatically read in and initiated at the completion of Program 1. The first instruction in Program 2 is a hlt at location 0001. This is the only time the hit instruction is checked. After the computer executes this halt, the operator should ensure that all sense switches are turned off. At this time, the operator may also wish to check for the proper execution of Program 1. With all sense switches off, the computer is ready to execute the second routine of Program 2. This routine is initiated by pressing CONTINUE.

The routine begins by checking the imp instruction. This instruction is tested by requiring successive jumps to locations $3000,4777,6000$ and 0004 . These particular four addresses were chosen so that every bit in the PC is both cleared to 0 from a 1 , and set to 1 from a 0 . Upon completing the jump sequence, the computer begins the sense switch check.

The sense switch check comprises a series of szs and hlt instructions which test each of the szs instructions beginning with szs 10 and running through szs 70. The routine checks both the normal and deferred condition of each sense switch when it is in the OFF position. The routine then loops back to the start of the jmp check. The second routine continues to iterate until an error halt is encountered or until the operator intervenes by stopping the computer.

If the computer halts with the contents of the MA between 0006 and 0030 , then the hit is a result of an szs error. The particular szs error which caused the halt can be obtained from TABLE 1-6 (Program 2 - Error Halts). A halt at any other location is probably a imp error. After allowing the second routine to run, the operator stops the computer, turns on all sense switches and sets the ADDRESS switches to 0032. The operator then pushes the START to cause the computer to begin executing the third routine of Program 2.

The third routine checks the sense switches in the UP position. This check is identical to the sense switch test of the second routine, however, error halts are positioned in MA locations 0034-0056. See TABLE 1-6 (Program 2 - Error Halts) to define error. A halt in any other location is not a programmed halt. The third routine continues to iterate until the operator intervenes by stopping the computer.

Befure read-in of Program 3, the desired settings for SS1 and SS2 must be selected. SS1 deterinines whether the program is executed upon completion of read-in (SSl off) or whether the computer halts after read-in (SSI on). Whenever execution of a program is completed, SS2 determines whether the next program is read in (SS2 off) or whether the same program iterates (SS2 on). The setting of SSI has no effect on the iteration of a program.

After setting SSI and SS2, the operator reads in Program 3. This may be accomplished either by pressing the READ IN switch or by setting the ADDRESS switches to 7772 and pushing down on START.


Figure 3 Instruction Test Program 2

## 3-5 PROGRAM 3

Program 3 tests two instructions from the operate group (cla, ema) and five instructions from the skip group (sma, spa, sza, 654000, 650000). The lat instruction is also partially tested. The instructions from the skip group are checked both with the defer bit equal to 0 and with the defer bit equal to 1. The instructions 654000 and 650000 are unconditional skips but when the defer bit is 0 (i.e., 644000 and 640000 ) the instructions are equivalent to the nop instruction. The skip instructions are tested by asserting the condition for skip and placing a hlt after each skip instruction. The 644000 and 640000 instructions are checked to make sure they do not skip. Since, so far, only hlt, imp and szs have been tested, some of the operate instructions are paired with the skip instructions for testing. Therefore, to determine which of two instructions caused the halt, the AC must be checked.

The program begins by sensing SS1. With SS1 off, the program is automatically executed after being read into core memory. However, if SS1 is on, upon completing read-in the computer halts with the MA equal to 0002. Program execution is resumed by pushing CONTINUE. The above conditions hold both when the program is read in using the RIM loader, and when the READ IN switch is used. (Location 0000 contains the program number.)

The program first tests the unconditional skips. A hlt is placed after each skip instruction: Then 644000 and 640000 are checked to see that they do not skip. Next, the AC is loaded with is using the TEST WORD switches and the lat instruction; the AC is then cleared (cla) and checked for zero (sza). If the computer halts here (MA equal to 0020), the $A C$ must be checked to determine whether the cla instruction failed to clear it or whether the sza failed to skip properly.

The $A C$ is again loaded with is using lat, complemented (cma), and checked for +0 (sza). If the computer hal ts here (MA equal to 0024), the AC must be checked to determine whether the halt was caused by a failure to skip or whether lat or cma failed to operate properly. The lat is used to ensure that all bits are complemented properly. (Clearing the AC, complementing twice, and checking for all zeros would not detect any bits which failed to complement; this procedure could not even indicate that the cma failed to operate.)
After being complemented, the $A C$ equals +0 . Next the spa and sma ' are checked by placing hlt after each. Then the AC is again complemented and sza', spa' and sma are checked by placing hittafter each.

With SS2 off, the program transfers to the RIM loader and the next program is read in. However, if SS2 is on, the computer loops back to location 0003 and iterates the same program until SS" is turned off. Note that switch 1 is sensed only after read-in. Thus the program iterates even if SS1 is on.


Figure 4 Instruction Test Program 3

## 3-6 PROGRAM 4

Program 4 tests three instructions (xor, sas, sad). The exclusive-OR is formed four times to include all possible combinations. The sas and sad instructions are checked to ensure that they skip when the condition is asserted and also to ensure that they don't skip if the skip condition is not asserted. The $A C$ is used during the execution of both sas and sad. Therefore, a check is performed to see if the contents of the AC were properly replaced.

The program begins by sensing SS1. With SS1 off, the program is automatically executed after being read into core memory. However, if SS1 is on, upon completing read-in the computer halts with the MA equal to 0002. Program execution is resumed by pushing CONTINUE. The above conditions hold both when the program is read in using the RIM loader, and when the READ IN switch is used. (Location 0000 contains the program number.)

The xor test follows the sensing of switch 1. This part of the program occupies locations 0003 through 0022 and has four error halts. The exclusive-OR is formed as follows: AC all is with a core location containing all 1 s ; AC all Os with a location containing all Os ; AC all Os with all 1s; and the $A C$ all ls with all Os. This series of operations forms all possible combinations of the exclusive-OR for each bit of the $A C$.

The $A C$ is loaded with all is by being cleared and complemented. Next, the exclusive-OR is formed with a location (0054) containing:all 1s. The AC is checked; if it is not +0 , an error halt occurs. If no halt occurs, and exclusive-OR is formed with a location (0055) containing all Os, and the $A C$ is checked for +0. Affer this check, with the $A C$ still +0 , the exclusive- $O$ 只 is again formed with the location containing all 1 s . The $A C$ contains all 1 s , and is therefore complemented before checking for +0 . When this check is completed, the $A C$ is once more complemented (so that it contains all 1s) and the exclusive-OR is formed with the location containing all Os. The AC is then complemented for the last time and checked for +0 . At the end of this check, the program begins the sas and sad test.

The sas and sad test occupies locations 0023 through 0050; it contains eight error halts. Two test numbers ( 000000 and 777777) are used to check the compare instructions. The test has four parts: (1) The sas instruction is used to compare two equal numbers (000000). If the computer
skips, the contents of the $A C$ are checked to ensure that they were properly replaced after the sas instruction. However, if the computer fails to skip, an error halt occurs. (2) The same test is then made for sad, comparing unequal numbers. (3) Next, sas is used to compare unequal numbers, and the $A C$ is checked to ensure that its contents were properly replaced. If the computer skips, an error halt occurs. (4) Finally, the same test is made for sad comparing equal numbers (777777). This completes the test of the compare instructions, and switch 2 is sensed.


Figure 5 Instruction Test Program 4

## 3-7 PROGRAM 5

Program 5 tests four instructions (dip, dap, dac, lac). Some test numbers are transferred between two memory locations and the AC. To ensure that the transfers were properly executed, the AC and the memory locations are compared after each eighteen-bit transfer. The dip, dap and dac instructions are used to deposit Os into memory locations containing Os, to deposit is into locations containing $\mathrm{Os}, \mathrm{Is}$ into locations containing Is , and Os into locations containing is. Similarly, the lac instruction is used to load the $A C$ with Is and Os.

The program begins by sensing SS1. With SS1 off, the program is automatically executed after being read into core memory. However, if SSI is on, upon completing read-in the computer halts with the MA equal to 0002. Program execution is resumed by pushing CONTINUE. The above conditions hold both when the program is read in using the RIM loader, and when the READ IN switch is used. (Location 0000 contains the program number.)

The dip, dap and dac test follows the sensing of switch 1. This part of the program occupies locations 0003 through 0041 and has eight error halts. Four halts are dip and dap errors; the remaining four are used in the dac check.

The contents of the $A C$ are deposited into location 0063 using dip and dap. Then the $A C$ is compared against 0063. If they differ, an error halt occurs. Next, the contents of the AC are deposited into location 0064 using dac. The $A C$ is compared against 0064 and, if they differ, and error halt occurs. This procedure is repeated four times. The first and fourth times, the initial contents of the $A C$ are all 0 s; the second and third times, the initial contents are all 1 s . This sequence effects a transfer into memory of all $0_{s}$ into all $0 s$, all $1 s$ into all $\mathrm{O}_{\mathrm{s}}$, all 1 s into all $1 s$, and all 0 s into all $1 s$. Then the program proceeds with the lac test.

The lac test occupies locations 0042 through 0055; it has four error halts. 'This test is quite similar to the test for dip, dap and dac. The $A C$ is successively loaded with all 0 s , all 1 s , all 1 s , and all 0 s . After loading with $0 s$ the $A C$ is checked using the sza instruction; after loading with $1 s$ the $A C$ is compared against a core location (0062) which contains all Is. This completes the lac test and switch 2 is sensed.

With SS2 off, the program transfers to the RIM loader and the next program is read in. However, if SS2 is on, the computer loops back to location 0003 and iterates the same program until SS2 is turned off. Note that switch 1 is sensed only after read-in. Thus, the program iterates even if SS1 is on.


Figure 6 Instruction Test Program 5

Program 6 tests two instructions -- $d z m$ and $i d x$. The program is designed to facilitate the diagnosis of troubles in the $A C$. For this reason, there are more error halts than are required to merely check the idx instruction.

The dzm instruction is tested to ensure that it clears a memory location containing all is as well as a location containing all $0 s$. The idx instruction is tested by checking for the proper execution of various $A C$ operations. Four checks are performed: (1) Checks that the carry propagates the full length of the $A C_{;}(2)$ checks that the end-around carry functions properly; (3) checks that the contents of the $A C$ are correct after an idx; (4) checks that the carry terminates properly in each bit of the $A C$.

The program begins by sensing SS1. With SS1 off, the program is automatically executed after being read into core memory. However, if SS1 is on, upon completing read-in the computer halts with the MA equal to 0002. Program execution is resumed by pushing CONTINUE. The above conditions hold both when the program is read in using the RIM loader, and when the READ IN switch is used. (Location 0000 contains the program number.)

The dzm test follows the sensing of switch 1. This test occupies locations 0003 through 0014. It has two error halts. The first results from failure to clear a memory location containing all ls ; the second results from failure to clear a memory location containing all 0 s . The program deposits 1 s into memory location 0166. This is accomplished by clearing and complementing the $A C$ and depositing its contents into the memory location. Then location 0166 is cleared with a dzm and the results are checked by loading the contents into the $A C$ and checking for +0 . If the $A C$ is +0 , the first halt is skipped and the same location is once more cleared with a dzm. The same check is again performed, and if the second halt is skipped, the program proceeds to the idx test.

The idx test occupies locations 0015 through 0165 and has 21 error halts. The first three halts test the $A C$ for the propagation of the carry chain, the end-around carry, and the contents after an idx . The remaining 18 halts check for termination of the carry chain in each of the $A C$ bits beginning with the last, $A C_{17}$.
The idx test uses memory location 0166 as a temporary buffer. The program deposits is into the buffer by clearing and complementing the $A C$ and transferring its contents. Then the buffer is
indexed once. Since the number indexed is all $1 s$, the carry clears the $A C$ and the end-around carry makes $A C_{17}$ equal 1. The $A C$ is checked for a 0 in the sign bit to ensure that the carry propagated the length of the register. If the $A C$ is positive $\left(A C_{s}=1\right)$, the first halt is skipped. The $A C$ is then checked for nonzero to test the end-around carry. If the $A C$ is not zero, the second halt is skipped.

The final contents of the AC should be 000001. Note, however, that the first two halts would be skipped if the $A C$ contained any positive number greater than zero. Therefore, the $A C$ must be checked to ensure that its contents are 000001. This is accomplished by complementing the $A C$, depositing its contents into the buffer, indexing the buffer once, and checking the $A C$ for +O. Complementing the $A C$ produces the number 777776 which is then deposited in the buffer; attempting to index this number causes the computer to clear the $A C$. The $A C$ is checked for $t^{r}$ If this condition is asserted, the third halt is skipped and the test for termination of the carry chain commences.

To check the last fifteen bits of the accumulator $\left(\mathrm{AC}_{3-17}\right)$ for proper carry chain termination, a number is deposited into the buffer. This number consists of 1 s in all bits except for a 0 in the sign bit and a 0 in the bit which is being checked. If the carry chain does not terminate properly, it continues the length of the AC and causes a sign change. Note that this test was preceded by the check which ensures that the carry can propagate the full length of the register. The $A C$ is checked for sign; if posifive, the error halt is skipped. The check for each bit has a separate error halt. The check for the first three bits $\left(\mathrm{AC}_{0-2}\right)$ is similar, except that the test number aliso has the sign bit equai to $i$ and the $A C$ is checked for a minus sign. This completes the idx test and the program senses switch 2 .

With SS2 off, the program transfers to the RIM loader and the next program is read in. However, if SS2 is on, the computer loops back to location 0003 and iterates the same program until SS2 is turned off. Note that switch 1 is sensed only after read-in. Thus, the program iterates even if SS1 is on.


Figure 7 Instruction Test Program 6

Program 7 tests the isp instruction. One location is indexed (isp) through all the positive numbers. A check is made after each indexing to ensure that the skip occurred and that the location was incremented by exactly 1. Another location is indexed (isp) through all the negative numbers. A similar check is made after each indexing to ensure that no skip occurred and that the location was correctly incremented.

The program begins by sensing SS1. With SS1 off, the program is automatically executed after being read into core memory. However, if $S S 1$ is on, upon completing read-in the computer halts with the MA equal to 0002. Program execution is resumed by pushing CONTINUE. The above conditions hold both when the program is read in using the RIM loader, and when the READ IN switch is used. (Location 0000 contains the program number.)

The isp test commences after the sensing of switch 1 . This part of the program occupies locations 0003 through 0040 . Locations 0045 through 0050 are used for indexing. The program has eight error halts. First, the two locations used for indexing are initialized. Next, the program loops as the locations are indexed until their contents equal 777776 and 377777 . Finally, after leaving the loop, the locations are indexed until a sign change occurs. The idx instruction is used to check the results after each isp. In the first part of the test, locations 0045 and 0047 are each initialized with 377777 ; locations 0046 and 0050 are each initialized with 77776 .

The second part of the test, the loop, contains four indexing instructions. It begins by indexing (isp) location 0050 which contains 777776 . Indexing this number once produces 000000 . Therefore, an error halt occurs if the computer does not skip. Then, location 0046, which also conta' 777776, is indexed (idx) and the contents of locations 0050 and 0046 are compared. If their contents differ, an error halt results.

Similarly, location 0047, which contains 377777, is indexed (isp) to 400000; then it is checked to make sure it produces no skip. Location 0045 is indexed (idx) and compared against 0047. The program iterates this sequence and does not leave the loop until locations 0045 and 0047 contain 777776, and locations 0046 and 0050 contain 377777 . Notice that subsequent to the first indexing, no sign change has occurred. After leaving the loop, the program enters part three of the test.

The last part of the test checks that, on indexing (isp) 777776 once, the resulting number is 000000; it also checks that a skip takes place. Similarly, it checks that, on indexing (isp)

377777 once, the resulting number is 400000 and also that no skip results. This ends the test and switch 2 is sensed.

With SS2 off, the program transfers to the RIM loader and the next program is read in. However, if SS2 is on, the computer loops back to location 0003 and iterates the same program until SS2 is turned off. Note that switch 1 is sensed only after read-in. Thus, the program iterates even if SS1 is on.


Figure 8 Instruction Test Program 7

Program 10 tests two instructions (and, ior). For each bit, all possible combinations of the AND are formed. Similarly, all possible combinations of the inclusive-OR are formed. A check is made to ensure that each operation was correctly executed. After any error halt the program may be restarted simply by pushing CONTINUE.

The program begins by sensing SS1. With SS1 off, the program is automatically executed after being read into core memory. However, if SS1 is on, upon completing read-in the computer halts with the MA equal to 0002. Program execution is resumed by pushing CONTINUE. The above conditions hold both when the program is read in using the RIM loader, and when the READ IN switch is used. (Location 0000 contains the program number.)

The and test follows the sensing of switch 1. This part of the program occupies locations 0003 through 0022 and has four error halts. The two test numbers used (000000 and 777777) are in locations 0046 and 0047, respectively.

The AC is loaded with all 1s, ANDed (and) with all 1s; then the contents of the AC are checked. The procedure is repeated, ANDing 1 s to $\mathrm{Os}, \mathrm{Os}$ to $\mathrm{Os}, \mathrm{Os}$ to l ; each and being followed by a check of the $A C$. This sequence forms all possible combinations for each bit of the and instruction. The program then executes the ior test.

The ior test occupies locations 0023 through 0042 and has four error halts. This test is identical to the and test except that instead of ANDing two numbers, the inclusive-OR is formed. After the ior test, switch 2 is sensed.

With SS2 off, the program transfers to the RIM loader and the next program is read in. However, if SS2 is on, the computer loops back to location 0003 and iterates the same program until SS2 is turned off. Note that switch 1 is sensed only after read-in. Thus, the program iterates even if $S S 1$ is on.


Figure 9 Instruction Test Program 10

## 3-11 PROGRAM 11

Program 11 tests three instructions (lio, dio, spi). A test number is loaded into the 10 and deposited from the 10 into a temporary buffer. The $A C$ is used to check that the number was correctly transferred. The spi instruction is then checked. The test number takes on all possible values.
The program begins by sensing SS1. With SS1 off, the program is automatically executed after being read into core memory. However, if SS1 is on, upon completing read-in the computer halts with the MA equal to 0002. Program execution is resumed by pushing CONTINUE. The above conditions hold both when the program is read in using the RIM loader, and when the READ IN switch is used. (Location 0000 contains the program number.)

The lio, dio and spi test follows the sensing of switch 1. The test has two parts. In the first part, the test number ranges over all positive values; in the second, the test number ranges over all negative values. Location 0034 is used as a temporary buffer and location 0033 contains the test number. The first portion of the test occupies locations 0003 through 0016 and has two error halts.

At the start of the test, the location containing the test number and the $\Delta C$ are both cleared. Then a loop, which comprises the test for all positive numbers, is entered. The 10 is loaded with the test number, and its contents are deposited in the temporary buffer. The contents of the buffer are compared against the AC; if they differ, an error halt occurs. On a halt, the contents of the 10 must be checked to determine whether the lio or dio caused the error. Next, the spi is checked to ensure that it skips on a positive 1O. Then the program indexes the test number and jumps to the beginning of the loop. (Note that execution of idx leaves the test number in the $\Delta C$, in preparation for the comparison after the 10 transfer.) When the test number becomes negative, the program leaves this loop and enters the second part of the test.

The second part occupies locations 0017 through 0027 and has two error halts. It consists of a loop which is similar to the first loop except that spi ' is checked to ensure that it skips on negative 10 . When the test number is indexed to to, the program leaves this loop and senses switch 2.

With SS2 off, the program transfers to the RIM loader and the next program is read in. However, if SS2 is on, the computer loops back to location 0003 and iterates the same program until SS2 is turned off, Note that switch 1 is sensed only after read-in. Thus, the program iterates even if SSS is on.


Figure 10 Instruction Test Program 11

## 3-12 PROGRAM 12

Program 12 tests three instructions (add, szo, sub). To facilitate trouble diagnosis, each of the operations which make up the add instruction are checked separately. Because of this feature, however, there are more error halts in the program than would be required merely to test this instruction. The capability of testing the component operations of add should prove equally useful for troubleshooting the sub instruction, since the two instructions differ only in that sub includes a complement operation which is not used in add. The szo instruction is checked to ensure that it skips on overflow, that it does not skip on no overflow, and that it correctly sets and clears the overflow flip-flop.

The program begins by sensing SS1. With SS1 off, the program is automatically executed after being read into core memory. However, if SSI is on, upon completing read-in the computer halts with the MA equal to 0002. Program execution is resumed by pushing CONTINUE. The above conditions hold both when the program is read in using the RIM loader, and when the READ IN switch is used. (Location 0000 contains the program number.)

The add and szo test follows the sensing of switch 1. This test occupies locations 0003 through 0077 and contains 19 error halts. Seven halts are used for the szo, and the remaining twelve halts are used for add.

The add test checks for correct execution of the partial add, the end-around carry, the fullregister carry, the clear-on-minus-zero, and the ripple carry. The ripple carry is checked to ensure that it propagates through the entire register and also to ensure that it is initiated properly at each bit of the $A C$. Interspersed within the add test are checks on the szo instruction.

The test checks that szo skips on zero overflow. This is done by executing szo, szo ' and szo followed by a halt, and szo ', and another halt. If the overflow flip-flop is set, the first szo clears it. Then the szo ${ }^{\prime}$ is executed, followed by another szo which skips the first halt. However, if the flip-flop was zero, the first szo skips the szo' and the next szo skips the first halt. In either case, the overflow flip-flop is cleared and the first halt is skipped. Note that the only other way the first halt can be skipped is if the szo fails to clear the flip-flop and if, furthermore, the szo' fails to skip with the flip-flop set. In this case, the szo' which follows the first halt detects the error. After completing this check, the program begins the test for the partial add.

The partial add is tested by performing a sequence of additions which form every combination of the partial add for each bit in the AC. First the AC is cleared and the number 000000 is ad to it. Then 377777 is added to 000000, 000000 to 377777,400000 to 000000 , and 000000 to 400000. After each addition, the contents of the AC are checked. Then a check is made to see that the overflow flip-flop was not set during this sequence.

The test for the full-register carry follows the overflow check. The AC is loaded with the number 252525 (alternate 0 s and 1 s) and the same number is added to it, producing the number 525252 and $A C$ overflow. The contents of the $A C$ are checked. This tests the full-register carry for the odd bits in the AC. Then the overflow is tested and cleared. Next, the even bits are tested for the full-register carry by adding 125252 to itself. Again the AC is checked, followed by a short test for clear-on-AC-minus-zero.

This test is performed by loading the $A C$ with -0 and adding +0 to it. The AC is checked for +0 , and the overflow flip-flop is sensed to ensure that it was not set. The ripple-carry test follows this overflow check.

The ripple carry is tested to ensure that it travels the entire length of the $A C$; it is also tested to ensure that it is correctly initiated in every bit. The $A C$ is loaded with all 1 s , and +1 is added to it. The carry ripples the entire length of the register and around the end, leaving the final contents of the $A C$ equal to +1 . As before, the contents of $A C$ and of the overflow flip-flop are checked.

To test that the ripple carry initiates properily at each bit, the $A C$ is loaded with the number 252525 , to which the number 777777 is then added. Unless the carry initiates correctly in al. even bits of the $A C$, the contents of AC are incorrect and, upon checking, cause a halt. Similarly, the odd bits are tested using the number 525252 and adding 777777 . Overflow is checked for the last time, concluding the test for add and szo. The program then proceeds to the test for sub.

The sub test occupies locations 0100 through 0111 ; it has only one error halt. If the add instruction is working correctly, it is necessary to check only the execution of sub once to ensure that it, too, is operating correctly. However, Program 12 tests the sub instruction $262,144\left(2^{18}\right)$ times. This large number of tests is desirable because sometimes an instruction operates inco rectly only when executed repeatedly. As previously mentioned, the add and sub instructions
are almost identical in operation; consequently, it suffices to test one of the two for repeated execution.

The repetitive sub test is effected by subtracting -1 (equivalent to adding +1 ) and checking the results against a location which is being indexed. This procedure is followed, beginning with to and continuing through the positive numbers, the negative numbers, and back to zero. No check is made for overflow (which should occur). At this point the test is complete and switch 2 is sensed.

With SS2 off, the program transfers to the RIM loader and the next program is read in. However, if SS2 is on, the computer loops back to location 0003 and iterates the same program until SS2 is turned off. Note that switch 1 is sensed only after read-in. Thus, the program iterates even if $S S 1$ is on.


Figure 11 Instruction Test Program 12


Figure 11 Instruction Test Program 12 (continued)

## 3-13 PROGRAM 13

Program 13 tests two instructions (law, cli). The AC is loaded (law) so that, for each bit, all combinations occur. The law instruction is also checked with the defer bit equal to 1 (Load Accumulator With $-N$ ). To check cli, the 10 is cleared twice; the first time the 10 contains all 1 s , the second time all Os.

The program begins by sensing SS1. With SS1 off, the program is automatically executed after being read into core memory. However, if SS1 is on, upon completing read-in the computer halts with the MA equal to 0002. Program execution is resumed by pushing CONTINE. The above conditions hold both when the program is read in using the RIM loader, and when the READ IN switch is used. (Location 0000 contains the program number.)

The law test follows the sensing of switch 1. This part of the program occupies locations 0003 through 0020 and has four error halts. The law instruction clears the AC prior to loading it with a number. To check the correct execution of the AC clear, the accumulator is loaded with all 1s, and then loaded (law) with 0 s and checked for +0 . Then the MB- $\frac{1}{6-17} A C$ is checked by successively loading 7777, $-0,-7777$. The contents of the $A C$ are checked against a location in core after each load instruction. The program then enters the cli test.

The cli test occupies locations 0021 through 0035 and has two error halts. To check the cli instruction the 10 is loaded with 1 s , cleared, checked for all 0 s , cleared again, and checked for $O$ s again. The $1 O$ is checked for $O$ s by transferring its contents to the $A C$ and checking the accumulator for +0 . The transfer from 10 to $A C$, as well as the loading of the 10 , is effected using a memory location as a temporary buffer. After the cli test is executed, switch 2 is sensed. With SS2 off, the program transfers to the RIM loader and the next program is read in. However, if SS2 is on, the computer loops back to location 0003 and iterates the same program until SS2 is furned off. Note that switch 1 is sensed only after read-in. Thus, the program iterates even if SS1 is on.


Figure 12 Instruction Test Program 13

## 3-14 PROGRAM 14

Program 14 tests all instructions pertaining to the program flags ( $c l f$, stf, szf), then clears mem before reading in the next program. (The reason for clearing memory is explained in the Program 15 description.) Program 14 clears any flags that may be on, sets each flag in sequence (starting with flag 1 and proceeding through flag 6), clears all flags simultaneously, sets all flags simultaneously, and then clears each flag in sequence (again proceeding 1-6). The program transfers to a count loop before each clf or stf instruction. The count loop introduces a time delay so that the program flag settings may be observed at the console. An szf instruction follows each clf or stf to check for the correct execution of the instructions.

The program begins by sensing SS1. With SS1 off, the program is automatically executed after being read into core memory. However, if SS1 is on, upon completing read-in the computer $h$ with the MA equal to 0002. Program execution is resumed by pushing CONTINUE. The above conditions hold both when the program is read in using the RIM loader, and when the READ IN switch is used. (Location 0000 contains the program number.)

The program has five parts. First, a short sequence initializes the loops which comprise parts two and four, and clears all the flags. Since the second part sets the flags, it is necessary to have the flags cleared in order to test the stf instruction.

Second, a loop sets all flags, one at a time, and checks to ensure that they were set. Third, a sequence clears all flags simultaneously, checks that they were all cleared sets all flags simultaneously, and checks that they were all set. Fourth, a loop clears all flags, one at a time, and checks that each was cleared. Fifth, a count loop is used as a time delay by parts two, three and four. The delay is generated by counting to $2^{15}$.

The count loop, part five, occupies locations 0057 through 0065 . It is used as a time delay by parts two, three and four. When the program enters the count loop, the AC contains the address for the return. Therefore, this address is deposited in the address portion of a jump instruction. Then the number 700000 is deposited into location 0057. That location is incremented until it becomes positive, and the program executes the jump which was set up for the return.

The first part of the test occupies locations 0003 through 0015 and has one error halt. In preparation for part two, all the program flags are cleared and checked to ensure that they were clea Then the address part of szf, stf and clf instructions in parts two and four is set to operate on
flag 1. After setting the instruction addresses, the program proceeds to part two.

Part two occupies locations 0016 through 0026 and has one halt. It uses the count loop to introduce a time delay, sets flag 1, checks that flag 1 was set, indexes the stf and szf ' so that the next flag will be set and checked, and then jumps back to the start of part two. Part two is executed six times (once for each flag 1-6); the program then proceeds to part three.

Part three occupies locations 0027 through 0042 and has one halt. This part introduces a time delay, clears all flags simultaneously, checks that all flags were cleared, introduces another time delay, sets all flags simultaneously, and then sets up part four to execute six times. Part four occupies locations 0043 through 0053 and has one halt. It is identical to part two, except that the flags are cleared and checked for clear, instead of being set and checked for set. After the program completes part four, switch 2 is sensed.

With 552 off, the program jumps to location 7766, and clears memory locations 0000 through 7765, then transfers to the RIM loader which reads in Program 15. However, if SS2 is on, the computer loops back to location 0003 and iterates Program 14 until the sense switch is turned off. Note that switch 1 is sensed only after read-in. Thus the program can iterate, regardless of the setting of swifch 1 .


MAIN PROGRAM


Figure 13 Instruction Test Program 14

## 3-15 PROGRAM 15

Program 15 tests three instructions (isp, jda, cal). Memory locations 0000 through 7765 are cleared prior to reading this program into core. Clearing memory increases the probability that a jump to an incorrect address will cause a halt. Consequently, the memory-clear facilities error diagnosis, should such a jump occur.

The program checks all the transfers which make up the jsp, ida and cal instructions except for the transfer of the EXD flip-flop into $A C_{1}$ (which is executed concurrently with the PC $\xrightarrow{1} A C$ ). The program does not test for the EXD transfer because the extend-mode instructions are not checked within the Instruction Test. The transfers are checked for all possible combinations for each bit (refer to Tables 1-16B, 1-16C, and 1-16D under Program 15 Error Halts).

The program begins by sensing SS1. With SS1 off, the program is automatically executed after being read into core memory. However, if SS1 is on, upon completing read-in the computer halts with the MA equal to 0002. Program execution is resumed by pushing CONTINUE. The above conditions hold both when the program is read in using the RIM loader, and when the READ IN switch is used. (Location 0000 contains the program number.)

The isp test occupies 0016-0017, 0757-0764, 1100-1105, 1755-1756, 6020-6025 and 6076-6077. This part of the program has three error halts. The jsp instruction comprises four transfers:
$\xrightarrow{0} A C, P C \xrightarrow{1} A C, L O P C$ and $M B \xrightarrow{1} P C$. By locating the test in various parts of memory, all possible combinations of each transfer are checked for each bit.

Three isp instructions are executed within the jsp test. After each jump, bit 1 of the $A C$ is cleared to mask out the transfer of EXD into $A C_{1}$. Then the contents of $A C$ are checked to ensure that the $P C \xrightarrow{1} A C$ was correctly performed.

The jda test occupies locations $32-37,737-750,1000-1011,1731-1736,5772-5777$ and 6040-6052. This part of the program has six error halts. The ida instruction comprises six transfers:

$$
A C \longrightarrow M B, L \xrightarrow{0} A C, P C \xrightarrow{1} A C, L O C, M A \xrightarrow{1} P C \text { and } L^{+1} P C .
$$

By locating the test in various parts of memory, all possible combinations of these six transfers are checked for each bit.

As in the isp test, three instructions are executed within the jda test and $A C_{p}$ is cleared before the contents of the $A C$ are checked. Moreover, a check is made to ensure that the contents of the $A C$ were saved in the location specified by the address of the jda.


Figure 14 Instruction Test Program 15


Figure 14 Instruction Test Program 15 (continued)

The transfer of the overflow flip-flop into $A C_{0}$ is checked during the second ida. Overflow is transferred into $A C_{0}$ during any $P C \xrightarrow{1} A C$. Therefore, following this second $\underline{j d a}, A C_{0}$ is loaded with a 1 after masking out $A C$, but before checking the contents of the $A C$. Overflow is cleared before executing the third $\underline{j d a}$.

The cal test occupies locations 0100-0110 and 3000-3001. This part of the program has two error halts. The jda and cal instructions are identical except that jda inhibits the $100 \xrightarrow{1}$ MA. Therefore, it suffices to check that the cal signal is properly decoded and that the jump is correctly executed to location 0101 . After the cal test, switch 2 is sensed.

With SS2 off, the program transfers to the RIM loader and the next program is read in. However, if SS2 is on, the computer loops back to location 0003 and iterates the same program until SS2 is turned off. Note that switch 1 is sensed only after read-in. Thus, the program iterates even SS1 is on.

## 3-16 PROGRAM 16

Program 16 tests two instructions (nop, xet) and also tests that indirect addressing is properly executed. The indirect address is deferred five times. Note that if the computer is operating in the extend mode, indirect addressing is limited to one level; this causes an error halt.

The program begins by sensing SS1. With SS1 off, the program is automatically executed after being read into core memory. However, if SSI is on, upon completing read-in the computer hal ts with the MA equal to 0002. Program execution is resumed by pushing CONTINUE. The above conditions hold both when the program is read in using the RIM loader, and when the READ IN switch is used. (Location 0000 contains the program number.)

The first instruction, after the program senses switch 1 , is nop. This constitutes the entire test for the nop instruction. If the nop is executed, the program enters the test for xct.

The program tests the execute instruction by using it to jump to the beginning of the indirectaddressing test. If xct fails to execute the jump, the program halts.

The test for indirect addressing occupies locations 0015 through 0020, and has one halt. The AC is cleared, and then loaded with all 1s, using the lac instruction and using five levels of indirect addressing. Then the contents of the AC are checked to ensure that indirect addressing was performed six times. This completes the test for indirect addressing. Switch 2 is then sensed.

With SS2 off, the program transfers to the RIM loader and the next program is read in. However, if SS2 is on, the computer loops back to location 0003 and iterates the same program until SS2 is turned off. Note th. it switch 1 is sensed only after read-in. Thus, the program iterates even if SS1 is on.


Figure 15 instruction Test Program 16

## 3-17 PROGRAM 17

Program 17 tests the rotate instructions (ral, ril, rar, rir; rel, rcr). All instructions are check for nine-bit rotation and for no rotation. Successively using each of the nine available bits (bits 17-9 of the instruction), ral, ril, rar and rir are checked to ensure that they rotate the registers, one bit at a time. The combined-register rotate commands are checked for stop and go, and also for rapid execution. The rapid execution tests both left and right rotation as well as alternation between left and right.

The program begins by sensing SS1. With SS1 off, the program is automatically executed after being read into core memory. However, if SS1 is on, upon completing read-in the computer halts with the MA equal to 0002. Program execution is resumed by pushing CONTINUE. The above conditions hold both when the program is read in using the RIM loader, and when the READ IN switch is used. (Location 0000 contains the program number.)

The rotate test follows the sensing of switch 1. This part of the program occupies locations 0003 through 0255, and has 26 error halts. The test has three parts. It first checks ral, ril, rar and rir, for one-bit rotation, using each of the last nine bits in the instruction. Second, the test checks that all instructions execute nine-bit rotations properly, and checks that no rotation takes plac bits 9-17 of the instruction are all zero. Finally, the test checks $r$ rl and rcr for repeated execution as well as for alternate (right-left) execution.

The first part of the rotate test checks ral, ril, rar and rir to ensure that a one-bit rotate is executec properly. Each instruction is executed nine times, each time using a different bit to specify the rotate; e.g., for ral: 661001, 661002, 661004, 661010, 661020, 661040, 661100,661200, 66 0 After every pair of commands (ral-ril; rar-rir), the contents of AC and IO are checked to ensure that the instruction was properly executed.

The second part of the rotate test executes a nine-bit rotate, using each of the six instructions once. Then all six instructions are executed, specifying no rotation (bits 9-17 all zero). The registers are checked after each pair of instructions (ral-ril; rar-rir) and after each of the ral, rer instructions.

The third and final part of the rotate test is a three-loop sequence which is iterated, using different test numbers. The purpose of this iteration is to subject the computer to the most adverse condit: ns of rotation. The first loop executes four ral ( 9 bits) instructions in a row, checks the result, anu
repeats this sequence $256\left(2^{8}\right)$ times. The second loop is like the first, except that the rcr command is used instead of the ral. The third loop alternately executes rcl and rer for a total of eight rotate commands, checks the result, and repeats the sequence 256 times. Using different test numbers, the three loops are executed six times. This concludes the test for rotate, and switch 2 is sensed. With SS2 off, the program transfers to the RIM loader and the next program is read in. However, if SS2 is on, the computer loops back to location 0003 and iterates the same program until SS2 is turned off. Note that switch 1 is sensed only after read-in. Thus, the program iterates even if SS1 is on.


Figure 16 Instruction Test Program 17


Figure 16 Instruction Test Program 17 (continued)

Program 20 tests all the shift instructions (sal, sil, sar, sir, scl, scr). Some test numbers are shif to check the following operations: That bit 0 is shifted into bit 1 on the right shifts; that 0 s are shifted into bit 17 on left shifts; and that the $A C$ and $1 O$ are treated as one register on combined shifts.

The program begins by sensing SS1. With SS1 off, the program is automatically executed after being read into core memory. However, if SS1 is on, upon completing read-in the computer halts with the MA equal to 0002. Program execution is resumed by pushing CONTINUE. The above conditions hold both when the program is read in using the RIM loader, and when the READ IN switch is used. (Location 0000 contains the program number.)

The shift test commences after the sensing of switch 1. The test occupies locations 0003 through 0070, and has ten halts. The test has five parts. The first part checks the left shifts on both AC and 10 to ensure that Os are introduced into bit 17. The second checks the right shifts on both $A C$ and 10 to ensure that the sign bit (equal to 0 ) is shifted into bit 1 . The third checks the right shifts of both $A C$ and $I O$ to ensure that the sign bit (equal to 1 ) is shifted into bit 1 . The fourth checks the combined left shift to ensure that bit 0 of the $1 O$ is shifted into bit 17 of the AC The fifth and last part of the test checks the combined right shift to ensure that AC bit 17 is shifted into $1 O_{0}$.

To check the left shift (part one of the test), the AC and $1 O$ are both loaded with the number 377777 , and each of these two registers is shifted left seventeen times. Then the AC and IO are checked for zero; the AC by means of an sza instruction, the IO by depositing its contents into a memory location and comparing the location with AC.

Part two of the test, which comprises half of the right-shift check, is identical to part one except that the shift is right. The other half of the right-shift check (part three of the test) is identical to part two except that the number 400000 is used instead of 377777 .

For the combined shift check (parts four and five of the test), the AC and $1 O$ are each loaded with the number 377777; the combination is shifted left once, and the results are checked. The test number is reloaded into both registers; the combination is shifted right one bit; and the results are again checked. This completes the shift test. Switch 2 is then sensed.

If switch 2 is on, the program iterates the shift test until the switch is turned off. If switch 2 is
off, the program executes a short terminal routine, and halts. The terminal routine sets the principal computer registers to the configuration shown in Table $3-3$ below. This configuration indicates the successful completion of the PDP-1 Instruction Test.

TABLE 3-3 COMPUTER STATE AT COMPLETION OF INSTRUCTION TEST

| Register | Contents |
| :--- | ---: |
| PROGRAM COUNTER | 000000000001 |
| MEMORY ADDRESS | 000000000000 |
| MEMORY BUFFER | 000000000000010000 |
| ACCUMULATOR | 000000000111111111 |
| IN-OUT | 111111111000000 |
| PROGRAM FLAGS |  |



Figure 17 Instruction Test Program 20

PROGRAM LISTING
MAINDEC 1 - INSTRUCTION TEST
PROGRAM 1 (Clears Locations 0000 through 7766) and RIM LOADER

| Location | Contents | Mnemonic Code | Remarks |
| :--- | :--- | :--- | :--- |
| 7766 | 340000 | zero dzm 000 | START OF Program 1. Clears memory locations <br> 0000 through 7766. (Note: location 7766 is <br> indexed once after clearing.) |
| 7767 | 447766 | idx zero | Increments dzm instruction so that next location <br> is cleared. |
| 7770 | 467776 | isp temp | Leaves routine after clearing location T766. |
| 7771 | 607766 | 730002 | rimp zero rpb ' |

PROGRAM LISTING
MAINDEC 1 - INSTRUCTION TEST PROGRAM 2 (Tests hlt, imp, szs)

| Location | Contents | Mnemonic Code | Remarks |
| :---: | :---: | :---: | :---: |
| 0000 | 000002 | 000002 | Program number. |
| 0001 | 760400 | start hlt | Tests for hlt. |
| 0002 0003 | 603000 <br> 760400 | $\begin{aligned} & \text { imp } 3000 \\ & \text { hlt } \end{aligned}$ | Start of $\frac{\mathrm{jmp}}{1}$ test. Checks $M B_{7,8} \xrightarrow{\rightarrow} P_{7,8}$. |
| 0004 | 650010 | sense szs ' 10 | Tests szs' with all sense switches off. |
| 0005 | 640010 | szs 10 | Tests szs with all sense switches off. |
| 0006 | 760400 | hlt |  |
| 0007 | 650020 | szs ' 20 |  |
| 0010 | 640020 | szs 20 |  |
| 0011 | 760400 | hlt |  |
| 0012 | 650030 | szs ' 30 |  |
| 0013 | 640030 | szs 30 |  |
| 0014 | 760400 | hlt |  |
| 0015 | 650040 | szs ' 40 |  |
| 0016 | 640040 | szs 40 |  |
| 0017 | 760400 | hit |  |
| 0020 | 650050 | szs ' 50 |  |
| 0021 | 640050 | szs 50 |  |
| 0022 | 760400 | hlt |  |
| 0023 | 650060 | szs ' 60 |  |
| 0024 | 640060 | szs 60 |  |
| 0025 | 760400 | hit |  |
| 0026 | 650070 | szs ' 70 |  |
| 0027 | 640070 | szs 70 | 4 |
| 0030 | 760400 | hlt |  |
| 0031 | 600002 | jimp start + 1 | Loops back to start of imp test. |
| 0032 | 640010 | a szs 10 | Tests szs with all sense switches on. |
| 0033 | 650010 | szs ' 10 | Tests szs ' with all sense switches on. |
| 3-52 |  |  |  |

PROGRAM LISTING
MAINDEC 1 - INSTRUCTION TEST PROGRAM 2
(continued)

| Location | Contents | Mnemonic Code | Remarks |
| :---: | :---: | :---: | :---: |
| 0034 | 760400 | hlt |  |
| 0035 | 640020 | szs 20 |  |
| 0036 | 650020 | szs ' 20 |  |
| 0037 | 760400 | hlt |  |
| 0040 | 640030 | szs 30 |  |
| 0041 | 650030 | szs ' 30 |  |
| 0042 | 760400 | hit |  |
| 0043 | 640040 | szs 40 |  |
| 0044 | 650040 | szs ' 40 |  |
| 0045 | 760400 | hit |  |
| 0046 | 640050 | szs 50 |  |
| 0047 | 650050 | szs ' 50 |  |
| 0050 | 760400 | hit |  |
| 0051 | 640060 | szs 60 |  |
| 0052 | 650060 | szs ' 60 |  |
| 0053 | 760400 | hlt |  |
| 0054 | 640070 | szs 70 |  |
| 0055 | 650070 | szs ' 70 |  |
| 0056 | 760400 | hlt |  |
| 0057 | 600032 | jmp a | Iterates szs test with all switches on. |
| 3000 3001 | $\begin{aligned} & 604777 \\ & 760400 \end{aligned}$ | $\begin{aligned} & \text { jmp } 4777 \\ & \text { hlt } \end{aligned}$ | $\begin{aligned} & \text { Checks } \xrightarrow{0} P C_{7,8} \text { and } \\ & M B_{6} \xrightarrow{\rightarrow} P C_{6} \text { and } \\ & M B_{9-17} \xrightarrow{\rightarrow} P C_{9-17} . \end{aligned}$ |
| 4777 5000 6000 600.1 | $\begin{aligned} & 606000 \\ & 760400 \\ & 600004 \\ & 760400 \end{aligned}$ | jmp 6000 <br> hl + <br> imp sense <br> hlt |  |

PROGRAM LISTING
MAINDEC I-INSTRUCTION TEST PROGRAM 3
(Tests cla, cma, sma, spa, sza, 654000, 650000, lat partly)

| Location | Contents | Mnemonic Code | Remarks |
| :---: | :---: | :---: | :---: |
| 0000 | 000003 | 000003 | Program number. |
| $\begin{aligned} & 0001 \\ & 0002 \end{aligned}$ | $\begin{aligned} & 640010 \\ & 760400 \end{aligned}$ | Start szs 10 hlt | With SSI on, program halts after reading in. |
| $\begin{aligned} & 0003 \\ & 0004 \\ & 0005 \\ & 0006 \end{aligned}$ | 650000 <br> 760400 <br> 654000 <br> 760400 | 650000 <br> hlt <br> 654000 <br> hlt | Test the two unconditional skips. |
| $\begin{aligned} & 0007 \\ & 0010 \\ & 0011 \\ & 0012 \\ & 0013 \\ & 0014 \end{aligned}$ | 640000 <br> 600012 <br> 760400 <br> 644000 <br> 600016 <br> 760400 |  640000 <br>  imp a <br>  hlt <br> a  <br>  644000 <br>  imp b <br>   <br> hlt  | Tests no selection on skip. |
| 0015 | 762200 | lat | Loads $A C$ with all l's in preparation for cla test. Note: no check for proper execution of lat. |
| $\begin{aligned} & 0016 \\ & 0017 \\ & 0020 \end{aligned}$ | $\begin{aligned} & 760200 \\ & 640100 \\ & 760400 \end{aligned}$ | b cla <br> sza <br> hlt | Jointly tests cla and sza. If halt occurs, check $A C$ to determine which of the two instructions failed. |

PROGRAM LISTING

## MAINDEC 1 - INSTRUCTION TEST PROGRAM 3 (continued)

| Location | Contents | Mnemonic Code | Remarks |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & 0021 \\ & 0022 \\ & 0023 \\ & 0024 \end{aligned}$ | 762200 <br> 761000 <br> 640100 <br> 760400 | lat cma <br> sza <br> hlt | Tests cma, sza, and partially tests lat. If halt occurs, check $A C$ to determine which instruction failed. |
| $\begin{aligned} & 0025 \\ & 0026 \end{aligned}$ | $\begin{aligned} & 640200 \\ & 760400 \end{aligned}$ | spa <br> hlt | Tests spa for skip. |
| $\begin{aligned} & 0027 \\ & 0030 \end{aligned}$ | $\begin{aligned} & 650400 \\ & 760400 \end{aligned}$ | $\begin{aligned} & \text { sma ' } \\ & \text { hlt } \end{aligned}$ | Tests sma for skip. |
| $\begin{aligned} & 0031 \\ & 0032 \\ & 0033 \end{aligned}$ | $\begin{aligned} & 761000 \\ & 650100 \\ & 760400 \end{aligned}$ | cma <br> sza ' <br> hlt | Tests cma, sza for skip. If halt occurs, check contents of AC to determine which instruction failed. |
| $\begin{aligned} & 0034 \\ & 0035 \end{aligned}$ | $\begin{aligned} & 650200 \\ & 760400 \end{aligned}$ | $\begin{aligned} & \text { spa ' } \\ & \text { hlt } \end{aligned}$ | Checks spa ' for skip. |
| 0036 0037 | $\begin{aligned} & 640400 \\ & 760400 \end{aligned}$ | sma <br> hlt | Checks sma for skip. |
| $\begin{aligned} & 0040 \\ & 0041 \\ & 0042 \end{aligned}$ | $\begin{aligned} & 640020 \\ & 600003 \\ & 607772 \end{aligned}$ | szs 20 <br> jmp start +2 <br> jmp 7772 | With SS2 on, this program iterates. With SS2 off, jumps to the RIM loader and reads in the next program. |

PROGRAM LISTING
MAINDEC 1 - INSTRUCTION TEST PROGRAM 4 (Tests xor, sas, sad)

| Location | Contents | Mnemonic Code | Remarks |
| :---: | :---: | :---: | :---: |
| 0000 | 000004 | 000004 | Program number. |
| $\begin{aligned} & 0001 \\ & 0002 \end{aligned}$ | $\begin{aligned} & 640010 \\ & 760400 \end{aligned}$ | $\begin{gathered} \text { start szs } 10 \\ \text { hlt } \end{gathered}$ | If SS1 is on, program halts after reading in. |
| 0003 | 761200 | 761200 | Loads accumulator with all l's. |
| $\begin{aligned} & 0004 \\ & 0005 \\ & 0006 \end{aligned}$ | $\begin{aligned} & 060054 \\ & 640100 \\ & 760400 \end{aligned}$ | xor ones <br> sza <br> hlt | START OF xor Test. Checks exclusive-OR of all l's with all l's. |
| $\begin{aligned} & 0007 \\ & 0010 \\ & 0011 \end{aligned}$ | $\begin{aligned} & 060055 \\ & 640100 \\ & 760400 \end{aligned}$ | xor zeros <br> sza <br> hlt | Checks exclusive-OR of all $0^{\prime}$ 's with all $0^{\prime}$ s. |
| $\begin{aligned} & 0012 \\ & 0013 \\ & 0014 \\ & 0015 \end{aligned}$ | $\begin{aligned} & 060054 \\ & 761000 \\ & 640100 \\ & 760400 \end{aligned}$ | xor ones cma <br> sza <br> hlt | Checks exclusive-OR of all 0 's with all 1's. |
| $\begin{aligned} & 0016 \\ & 0017 \end{aligned}$ | $\begin{aligned} & 761000 \\ & 060055 \end{aligned}$ | cma <br> xor zeros | Checks exclusive-OR of all 1 's with all 0 's. END OF xor Test. |
| $\begin{aligned} & 0020 \\ & 0021 \\ & 0022 \end{aligned}$ | $\begin{aligned} & 761000 \\ & 640100 \\ & 760400 \end{aligned}$ | cma <br> sza <br> hlt |  |
| $\begin{aligned} & 0023 \\ & 0024 \end{aligned}$ | 520055 <br> 760400 | sas zeros hlt | START OF sas and sad Tests. Compares 0's with l's and checks for skip. |
| 0025 0026 | 640100 <br> 760400 | $\begin{aligned} & \text { sza } \\ & \text { hlt } \end{aligned}$ | Checks that sas replaces contents of AC. |

PROGRAM LISTING
MAINDEC 1 - INSTRUCTION TEST PROGRAM 4 (continued)

| Location | Contents | Mnemonic Code | Remarks |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & 0027 \\ & 0030 \end{aligned}$ | 500054 <br> 760400 | sad ones <br> hlt | Compares I's with 0's and checks for skip. |
| $\begin{aligned} & 0031 \\ & 0032 \end{aligned}$ | 640100 760400 | sza <br> hlt | Checks that sad replaces contents of AC. |
| $\begin{aligned} & 0033 \\ & 0034 \\ & 0035 \\ & 0036 \end{aligned}$ | $\begin{aligned} & 761000 \\ & 520055 \\ & 650000 \\ & 760400 \end{aligned}$ | cma <br> sas zeros <br> 650000 <br> hlt | Checks that sas does not skip. AC, all l's, compared against all 0's. |
| $\begin{aligned} & 0037 \\ & 0040 \\ & 0041 \end{aligned}$ | $\begin{aligned} & 761000 \\ & 640100 \\ & 760400 \end{aligned}$ | cma <br> sza <br> hlt | Checks that sas replaces contents of AC. |
| $\begin{aligned} & 0042 \\ & 0043 \\ & 0044 \\ & 0045 \end{aligned}$ | $\begin{aligned} & 761000 \\ & 500054 \\ & 650000 \\ & 760400 \end{aligned}$ | cma <br> sad ones <br> 650000 <br> hlt | Checks that sad does not skip. AC, all l's, compared against all l's. |
| $\begin{aligned} & 0046 \\ & 0047 \\ & 0050 \end{aligned}$ | $\begin{aligned} & 761000 \\ & 640100 \\ & 760400 \end{aligned}$ | cma <br> sza <br> hlt | Checks that sad replaces contents of AC. END OF sas and sad Test. |
| $\begin{aligned} & 0051 \\ & 0052 \\ & 0053 \end{aligned}$ | $\begin{aligned} & 640020 \\ & 6000003 \\ & 607772 \end{aligned}$ | szs 20 <br> ¡mp start +2 <br> jmp 7772 | With SS2 on, this program iterates. With SS2 off, jumps to RIM loader and reads in next program. |
| 0054 | 777777 | ones 777777 | Contains all l's. |
| 0055 | 000000 | zeros 000000 | Contains all 0 's. |

PROGRAM LISTING
MAINDEC 1 - INSTRUCTION TEST PROGRAM 5 (Tests dip, dap, dac, lac)

| Location | Contents | Mnemonic Code | Remarks |
| :---: | :---: | :---: | :---: |
| 0000 | 000005 | 000005 | Program number. |
| $\begin{aligned} & 0001 \\ & 0002 \end{aligned}$ | 640010 <br> 760400 | $\begin{gathered} \text { start szs } 10 \\ \text { hlt } \end{gathered}$ | If SS1 is on, program halts after reading in. |
| 0003 | 760200 | cla | START OF dip, dap, and dac Test. Clears the $A C$. |
| $\begin{aligned} & 0004 \\ & 0005 \\ & 0006 \\ & 0007 \end{aligned}$ | $\begin{aligned} & 300063 \\ & 260063 \\ & 520063 \\ & 760400 \end{aligned}$ | dip regs dap regs sas regs hlt | Checks that dip and dap deposit all 0 's into all 0 's. |
| $\begin{aligned} & 0010 \\ & 0011 \\ & 0012 \end{aligned}$ | 240064 <br> 520064 <br> 760400 | dac temp <br> sas temp <br> hlt | Checks that dac deposits all 0 's into all 0's. |
| 0013 | 761000 | cma | Loads AC with all l's. |
| 0014 <br> 0015 <br> 0016 <br> 0017 | 300063 <br> 260063 <br> 520063 <br> 760400 | dip regs dap regs sas regs hlt | Checks that dip and dap deposit all l's into all 0 's. |
| $\begin{aligned} & 0020 \\ & 0021 \\ & 0022 \end{aligned}$ | 240064 <br> 520064 <br> 760400 | dac temp <br> sas temp <br> hlt | Checks that dac deposits all l's into all 0 's. |

PROGRAM LISTING
MAINDEC 1-INSTRUCTION TEST PROGRAM 5 (continued)

| Location | Contents | Mnemonic Code | Remarks |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & 0023 \\ & 0024 \\ & 0025 \\ & 0026 \end{aligned}$ | $\begin{aligned} & 300063 \\ & 260063 \\ & 520063 \\ & 760400 \end{aligned}$ | dip regs dap regs sas regs hlt | Checks that dip and dap deposit all l's into all l's. |
| $\begin{aligned} & 0027 \\ & 0030 \\ & 0031 \end{aligned}$ | $\begin{aligned} & 240064 \\ & 520064 \\ & 760400 \end{aligned}$ | dac temp <br> sas temp <br> hlt | Checks that dac deposits all l's into all l's. |
| 0032 | 761000 | cma | Clears AC. |
| $\begin{aligned} & 0033 \\ & 0034 \\ & 0035 \\ & 0036 \end{aligned}$ | 300063 <br> 260063 <br> 520063 <br> 760400 | dip regs dap regs sas regs hlt | Checks that dip and dap deposit all 0's into all l's. |
| $\begin{aligned} & 0037 \\ & 0040 \\ & 0041 \end{aligned}$ | $\begin{aligned} & 240064 \\ & 520064 \\ & 760400 \end{aligned}$ | dac temp <br> sas temp <br> hlt | Checks that dac deposits all $0^{\prime}$ 's into all 1's. <br> END OF dip, dap, dac Test. |
| $\begin{aligned} & 0042 \\ & 0043 \\ & 0044 \end{aligned}$ | $\begin{aligned} & 200061 \\ & 640100 \\ & 760400 \end{aligned}$ | lac zeros <br> sza <br> hlt | START OF lac Test. Checks that all 0's are loaded into $A C$, which contains all 0 's. |
| $\begin{aligned} & 0045 \\ & 0046 \\ & 0047 \end{aligned}$ | $\begin{aligned} & 200062 \\ & 520062 \\ & 760400 \end{aligned}$ | lac ones sas ones hlt | Checks that all l's are loaded into AC, which contains all O's. |

PROGRAM LISTING
MAINDEC 1 - INSTRUCTION TEST PROGRAM 5 (continued)

| Location | Contents | Mnemonic Code | Remarks |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & 0050 \\ & 0051 \\ & 0052 \end{aligned}$ | $\begin{aligned} & 200062 \\ & 520062 \\ & 760400 \end{aligned}$ | lac ones sas ones hlt | Checks that all I's are loaded into AC, which contains all l's. |
| $\begin{aligned} & 0053 \\ & 0054 \\ & 0055 \end{aligned}$ | 200061 <br> 640100 <br> 760400 | lac zeros <br> sza <br> hlt | Checks that all 0 's are loaded into $A C$, which contains all 1's. <br> END OF lac Test. |
| $\begin{aligned} & 0056 \\ & 0057 \\ & 0060 \end{aligned}$ | $\begin{aligned} & 640020 \\ & 600003 \\ & 607772 \end{aligned}$ | szs 20 <br> jmp start +2 <br> jmp 7772 | With SS2 on, this program iterates. With SS2 off, jumps to RIM loader and reads in next program. |
| 0061 | 000000 | zeros 000000 | Contains all 0 's. |
| 0062 | 777777 | ones 777777 | Contains all l's. |
| 0063 | 000000 | regs 000000 | Test location for dip and dap. |
| 0064 | 000000 | temp 000000 | Test locetion for dac. |

## PROGRAM LISTING

MAINDEC 1 - INSTRUCTION TEST PROGRAM 6 (Tests dzm , idx )

| Location | Contents | Mnemonic Code | Remarks |
| :---: | :---: | :---: | :---: |
| 0000 | 000006 | 000006 | Program number. |
| $\begin{aligned} & 0001 \\ & 0002 \end{aligned}$ | $\begin{aligned} & 640010 \\ & 760400 \end{aligned}$ | $\begin{gathered} \text { start szs } 10 \\ \text { hlt } \end{gathered}$ | If SS1 is on, program halts after reading in. |
| $\begin{aligned} & 0003 \\ & 0004 \end{aligned}$ | $\begin{aligned} & 761200 \\ & 240166 \end{aligned}$ | $761200$ dac temp | Loads AC with all l's and deposits all l's in test location for the dzm. |
| 0005 | 340166 | dzm temp | START OF dzm Test. Zeros the test location, which contains all l's. |
| $\begin{aligned} & 0006 \\ & 0007 \\ & 0010 \end{aligned}$ | 200166 <br> 640100 <br> 760400 | lac temp <br> sza <br> hlt | Checks that test location was cleared. |
| 0011 | 340166 | dzm temp | Zeros test location, which contains all 0 's. |
| $\begin{aligned} & 0012 \\ & 0013 \\ & 0014 \end{aligned}$ | 200166 <br> 640100 <br> 760400 | lac temp <br> sza <br> hlt | Checks that test location was cleared. END OF dzm Test. |
| $\begin{aligned} & 0015 \\ & 0016 \end{aligned}$ | $\begin{aligned} & 761200 \\ & 240166 \end{aligned}$ | $761200$ <br> dac temp | START OF idx Test. Loads AC with all 1's and deposits all I's in test location temp. |
| 0017 | 440166 | idx temp | Indexes test location once to 000001. |
| 0020 0021 | 640200 <br> 760400 | spa <br> hlt | Checks that the carry propagated to $\mathrm{AC}_{0}$. |
| 0022 0023 | 650100 <br> 760400 | $\begin{aligned} & \text { sza ' } \\ & \text { hlt } \end{aligned}$ | Checks that end-around carry was executed. |

PROGRAM LISTING
MAINDEC 1 - INSTRUCTION TEST PROGRAM 6 (continued)

| Location | Contents | Mnemonic Code | Remarks |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & 0024 \\ & 0025 \\ & 0026 \\ & 0027 \\ & 0030 \end{aligned}$ | $\begin{aligned} & 761000 \\ & 240166 \\ & 440166 \\ & 640100 \\ & 760400 \end{aligned}$ | cma <br> dac temp <br> idx temp <br> sza <br> hlt | Checks the contents due to previous idx, and also checks that the attempt to index -1 results in +0 . |
| $\begin{aligned} & 0031 \\ & 0032 \\ & 0033 \\ & 0034 \\ & 0035 \end{aligned}$ | $\begin{aligned} & 200167 \\ & 240166 \\ & 440166 \\ & 640200 \\ & 760400 \end{aligned}$ | lac +b 1 dac temp idx temp spa hlt | Checks that the carry chain terminates at bit 17 of the AC. The number 377776 is deposited in the test location and indexed. If the carry chain does not stop correctly, the AC changes sign and the program halts. |
| 0036 <br> 0037 <br> 0040 <br> 0041 <br> 0042 | 200170 <br> 240166 <br> 440166 <br> 640200 <br> 760400 | $\|a c+b\|+1$ dac temp idx temp spa hlt | Checks that the carry chain terminates at bit 16 of the AC by indexing the number 377775 . |
| 0043 <br> 0044 <br> 0045 <br> 0046 <br> 0047 | 200171 <br> 240166 <br> 440166 <br> 640200 <br> 760400 | $\mid a c+b 1+2$ dac temp idx temp spa hlt | Checks that the carry chain terminates at bit 15 of the AC by indexing the number 37777 . |
| $\begin{aligned} & 0050 \\ & 0051 \\ & 0052 \\ & 0053 \\ & 0054 \end{aligned}$ | $\begin{aligned} & 200172 \\ & 240166 \\ & 440166 \\ & 640200 \\ & 760400 \end{aligned}$ | $\|a c+b\|+3$ dac temp idx temp spa hlt | Checks that the carry chain terminates at bit 14 of the AC by indexing the number 377767 . |

PROGRAM LISTING
MAINDEC 1 - INSTRUCTION TEST PROGRAM 6 (continued)

| Location | Contents | Mnemonic Code | Remarks |
| :---: | :---: | :---: | :---: |
| 0055 | 200173 | lac tbl+4 | Checks that the carry chain terminates at bit |
| 0056 | 240166 | dac temp | 13 of the AC by indexing the number 377757 . |
| 0057 | 440166 | idx temp |  |
| 0060 | 640200 | spa |  |
| 0061 | 760400 | hit |  |
| 0062 | 200174 | $l a c+b l+5$ | Checks that the carry chain terminates at bit |
| 0063 | 240166 | dac temp | 12 of the AC by indexing the number 377737 . |
| 0064 | 440166 | idx temp |  |
| 0065 | 640200 | spa |  |
| 0066 | 760400 | hit |  |
| 0067 | 200175 | lac tbl +6 | Checks that the carry chain terminates at bit |
| 0070 | 240166 | dac temp | 11 of the AC by indexing the number 377677. |
| 0071 | 440166 | idx temp |  |
| 0072 | 640200 | spa |  |
| 0073 | 760400 | hit |  |
| 0074 | 200176 | $l a c+b l+7$ | Checks that the carry chain terminates at bit |
| 0075 | 240166 | dac temp | 10 of the AC by indexing the number 377577. |
| 0076 | 440166 | idx temp |  |
| 0077 | 640200 | spa |  |
| 0100 | 760400 | hit |  |
| 0101 | 200177 | lac tbl +10 | Checks that the carry chain terminates at bit |
| 0102 | 240166 | dac temp | 9 of the AC by indexing the number 377377 . |
| 0103 | 440166 | $i d x$ temp |  |
| 0104 | 640200 | spa |  |
| 0105 | 760400 | hit |  |

PROGRAM LISTING
MAINDEC 1 - INSTRUCTION TEST PROGRAM 6 (continued)

| Location | Contents | Mnemonic Code | Remarks |
| :---: | :---: | :---: | :---: |
| 0106 <br> 0107 <br> 0110 <br> 0111 <br> 0112 | $\begin{aligned} & 200200 \\ & 240166 \\ & 440166 \\ & 640200 \\ & 760400 \end{aligned}$ | lac $\mathfrak{b} 1+11$ <br> dac temp <br> idx temp <br> spa <br> hlt | Checks that the carry chain terminates at bit 8 of the AC by indexing the number 376777 . |
| 0113 <br> 0114 <br> 0115 <br> 0116 <br> 0117 | $\begin{aligned} & 200201 \\ & 240166 \\ & 440166 \\ & 640200 \\ & 760400 \end{aligned}$ | lac $+\mathrm{bl} \mid+12$ dac temp idx temp spa hlt | Checks that the carry chain terminates at bit 7 of the AC by indexing the number 375777 . |
| 0120 <br> 0121 <br> 0122 <br> 0123 <br> 0124 | $\begin{aligned} & 200202 \\ & 240166 \\ & 440166 \\ & 640200 \\ & 760400 \end{aligned}$ | lac tbl+13 dac temp idx temp spa hlt | Checks that the carry chain terminates at bit 6 of the AC by indexing the number 373777 . |
| $\begin{aligned} & 0125 \\ & 0126 \\ & 0127 \\ & 0130 \\ & 0131 \end{aligned}$ | $\begin{aligned} & 200203 \\ & 240166 \\ & 440166 \\ & 640200 \\ & 760400 \end{aligned}$ | $\mid a c+b 1+14$ dac temp idx temp spa hlt | Checks that the carry chain terminates at bit 5 of the AC by indexing the number 367777 . |
| $\begin{aligned} & 0132 \\ & 0133 \\ & 0134 \\ & 0135 \\ & 0136 \end{aligned}$ | $\begin{aligned} & 200204 \\ & 240166 \\ & 440166 \\ & 640200 \\ & 760400 \end{aligned}$ | lac $+\mathrm{bl} \mid+15$ <br> dac temp <br> idx temp <br> spa <br> hlt | Checks that the carry chain terminates at bit 4 of the AC by indexing the number 357777 . |

PROGRAM LISTING
MAINDEC 1 - INSTRUCTION TEST PROGRAM 6 (continued)

| Location | Contents | Mnemonic Code | Remarks |
| :---: | :---: | :---: | :---: |
| 0137 | 200205 | $l a c t b 1+16$ | Checks that the carry chain terminates at bit |
| 0140 | 240166 | dac temp | 3 of the AC by indexing the number 337777. |
| 0141 | 440166 | idx temp |  |
| 0142 | 640200 | spa |  |
| 0143 | 760400 | hlt |  |
| 0144 | 200206 | lac tb2 | Checks that the carry chain terminates at bit |
| 0145 | 240166 | dac temp | 2 of the AC by indexing the number 677777. |
| 0146 | 440166 | idx temp |  |
| 0147 | 640400 | sma |  |
| 0150 | 760400 | hlt |  |
| 0151 | 200207 | lac tb2+1 | Checks that the carry chain terminates at bit |
| 0152 | 240166 | dac temp | 1 of the AC by indexing the number 577777 . |
| 0153 | 440166 | idx temp |  |
| 0154 | 640400 | sma |  |
| 0155 | 760400 | hlt |  |
| 0156 | 200210 | lac tb2 +2 | Checks that the carry chain terminates at bit |
| 0157 | 240166 | dac temp | 0 of the AC by indexing the number 377777. |
| 0160 | 440166 | idx temp |  |
| 0161 | 640400 | sma | END OF idx Test. |
| 0162 | 760400 | hit |  |
| 0163 | 640020 | szs 20 | With SS2 on, this program is iterated. With |
| 0164 | 600003 | imp start +2 | SS2 off, the program jumps to the RIM loader |
| 0165 | 607772 | jmp 7772 | and reads in the next program. |
| 0166 | 000000 | temp 000000 | Temporary storage. |

PROGRAM LISTING
MAINDEC 1 - INSTRUCTION TEST PROGRAM 6 (continued)

| Location | Contents | Mnemonic Code | Remarks |
| :---: | :---: | :---: | :---: |
| 0167 | 377776 | tbl 377776 | Numbers to test carry chain termination in |
| 0170 | 377775 | 377775 | AC bits 3 through 17. |
| 0171 | 377773 | 377773 |  |
| 0172 | 377767 | 377767 |  |
| 0173 | 377756 | 377756 |  |
| 0174 | 377737 | 377737 |  |
| 0175 | 377677 | 377677 |  |
| 0176 | 377577 | 377577 |  |
| 0177 | 377377 | 377377 |  |
| 0200 | 376777 | 376777 |  |
| 0201 | 375777 | 375777 |  |
| 0202 | 373777 | 373777 |  |
| 0203 | 367777 | 367777 |  |
| 0204 | 357777 | 357777 |  |
| 0205 | 337777 | 337777 |  |
| 0206 | 677777 | tb2 677777 | Numbers to test carry chain termination in |
| 0207 | 577777 | 577777 | AC bits 0 through 2. |
| 0210 | 377777 | 37777 |  |

PROGRAM LISTING
MAINDEC 1 - INSTRUCTION TEST PROGRAM 7 (Tests isp)

| Location | Contents | Mnemonic Code | Remarks |
| :---: | :---: | :---: | :---: |
| 0000 | 000007 | 000007 | Program number. |
| $\begin{aligned} & 0001 \\ & 0002 \end{aligned}$ | $\begin{aligned} & 640010 \\ & 760400 \end{aligned}$ | $\begin{gathered} \text { start szs } 10 \\ \text { hlt } \end{gathered}$ | If SSI is on, computer halts after reading in. |
| $\begin{aligned} & 0003 \\ & 0004 \\ & 0005 \\ & 0006 \\ & 0007 \\ & 0010 \end{aligned}$ | $\begin{aligned} & 200050 \\ & 240044 \\ & 240046 \\ & 200051 \\ & 240045 \\ & 240047 \end{aligned}$ | lac tn 1 <br> dac cntl <br> dac $\dagger 1$ <br> lac $\operatorname{tn} 2$ <br> dac cnt 2 <br> dac +2 | Initializes cntl and +1 with the number 377777 Initializes ent2 and $\dagger 2$ with the number 777776 |
| $\begin{aligned} & 0011 \\ & 0012 \end{aligned}$ | $\begin{aligned} & 460047 \\ & 760400 \end{aligned}$ | loop isp $\dagger 2$ <br> hlt | START OF isp Test. Indexes t2 to 000000 and through to 377777 and checks that it skips each time. |
| $\begin{aligned} & 0013 \\ & 0014 \\ & 0015 \end{aligned}$ | $\begin{array}{r} 440045 \\ 520047 \\ 760400 \end{array}$ | $\begin{aligned} & \text { idx cnt2 } \\ & \text { sas t2 } \\ & \text { hlt } \end{aligned}$ | Checks that $\dagger 2$ was indexed to the correct number. |
| $\begin{aligned} & 0016 \\ & 0017 \end{aligned}$ | 500050 600027 | sad tnl jmp last | Leaves loop when ent 2 has been indexed to 377777 . |
| $\begin{aligned} & 0020 \\ & 0021 \\ & 0022 \end{aligned}$ | $\begin{aligned} & 460046 \\ & 650000 \\ & 760400 \end{aligned}$ | isp $\dagger 1$ <br> 650000 <br> hlt | Indexes t1 to 400000 and through to 777776 and checks each time that it does not skip. |
| $\begin{aligned} & 0023 \\ & 0024 \\ & 0025 \end{aligned}$ | 440044 <br> 520046 <br> 760400 | idx cntl <br> sas $\dagger 1$ <br> hlt | Checks that tl was indexed to the correct number. |

PROGRAM LISTING
MAINDEC 1 - INSTRUCTION TEST PROGRAM 7 (continued)

| Location | Contents | Mnemonic Code | Remarks |
| :---: | :---: | :---: | :---: |
| 0026 | 600011 | imp loop | Jumps to the start of the loop. |
| $\begin{aligned} & 0027 \\ & 0030 \end{aligned}$ | 460046 <br> 760400 | last isp $\dagger 1$ hlt | Indexes the number 777776 to 000000 . Also checks that a skip occurs. |
| $\begin{aligned} & 0031 \\ & 0032 \end{aligned}$ | 640100 760400 | sza <br> hlt | Checks that the result of the index was 000000. |
| $\begin{aligned} & 0033 \\ & 0034 \\ & 0035 \end{aligned}$ | $\begin{aligned} & 460047 \\ & 650000 \\ & 760400 \end{aligned}$ | isp +2 <br> 650000 <br> hlt | Indexes the number 377777 to 400000 . Also checks that no skip results. |
| $\begin{aligned} & 0036 \\ & 0037 \\ & 0040 \end{aligned}$ | $\begin{aligned} & 440045 \\ & 520047 \\ & 760400 \end{aligned}$ | $\begin{aligned} & \text { idx cnt2 } \\ & \text { sas t2 } \\ & \text { hlt } \end{aligned}$ | Checks that the result of the index was 400000. END OF isp Test. |
| $\begin{aligned} & 0041 \\ & 0042 \\ & 0043 \end{aligned}$ | $\begin{aligned} & 640020 \\ & 600003 \\ & 607772 \end{aligned}$ | $\begin{aligned} & \text { szs } 20 \\ & \text { imp start +2 } \\ & \text { imp } 7772 \end{aligned}$ | With SS2 on, the program iterates. With SS2 off, program jumps to RIM loader and reads in next program. |
| 0044 | 000000 | cnt 1000000 | Contains number which is compared against tl; to check isp. |
| 0045 | 000000 | cnt2000000 | Contains number which is compared against t2; to check isp. |
| 0046 | 000000 | †1 000000 | Test location 1. |


| PROGRAM LISTING |  |  |  |
| :--- | :--- | :--- | :--- |
| MAINDEC 1-INSTRUCTION TEST PROGRAM 7 (continued) |  |  |  |
| Location | Contents | Mnemonic Code | Remarks |
| 0047 | 000000 | t2 000000 | Test location 2. |
| 0050 | 377777 | $\operatorname{tn1} 377777$ | Test number 1. |
| 0051 | 777776 | $\operatorname{tn2} 777776$ | Test number 2. |


| PROGRAM LISTING |  |  |  |
| :---: | :---: | :---: | :---: |
| MAINDEC 1-INSTRUCTION TEST PROGRAM 10 (Tests and, ior) |  |  |  |
| Location | Contents | Mnemonic Code | Remarks |
| 0000 | 000010 | 000010 | Program number. |
| $\begin{aligned} & 0001 \\ & 0002 \end{aligned}$ | 640010 <br> 760400 | start szs 10 <br> hlt | With SSI on, the program halts after reading in. |
| $\begin{aligned} & 0003 \\ & 0004 \\ & 0005 \\ & 0006 \end{aligned}$ | 200047 <br> 020047 <br> 520047 <br> 760400 | lac +2 <br> and +2 <br> sas $\dagger 2$ <br> hlt | START OF and Test. ANDs all l's with all l's. Checks that the result is all l's. |
| $\begin{aligned} & 0007 \\ & 0010 \\ & 0011 \\ & 0012 \end{aligned}$ | 200046 <br> 020047 <br> 640100 <br> 760400 | lac $\dagger 1$ <br> and +2 <br> sza <br> hlt | ANDs all O's with all l's. Checks that the result is all O's. |
| $\begin{aligned} & 0013 \\ & 0014 \\ & 0015 \\ & 0016 \end{aligned}$ | 200046 <br> 020046 <br> 640100 <br> 760400 | lac $\dagger 1$ <br> and $\dagger 1$ <br> sza <br> hlt | ANDs all O's with all O's. Checks that the result is all $0^{1}$ s. |
| 0017 0020 | 200047 <br> 020046 | lac +2 <br> and $\dagger 1$ | ANDs all l's with all O's. Checks that the result is all $0^{\prime}$ s. |
| 0021 0022 | 640100 <br> 760400 | $\begin{aligned} & \text { sza } \\ & \text { hlt } \end{aligned}$ | END OF and Test. |

MAINDEC 1 - INSTRUCTION TEST PROGRAM 10 (continued)

| Location | Contents | Mnemonic Code | Remarks |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & 0023 \\ & 0024 \\ & 0025 \\ & 0026 \end{aligned}$ | 200046 <br> 040046 <br> 640100 <br> 760400 | lac 11 <br> ior tl <br> sza <br> hlt | START OF ior Test. Forms the inclusive-OR of all $0^{\prime}$ 's with all $0^{\prime}$ s. Checks that the result is all $0^{\prime} s$. |
| $\begin{aligned} & 0027 \\ & 0030 \\ & 0031 \\ & 0032 \end{aligned}$ | 200046 <br> 040047 <br> 520047 <br> 760400 | lac +1 <br> ior +2 <br> sas $\dagger 2$ <br> hlt | Forms the inclusive-OR of all 0 's with all I's Checks that the result is all l's. |
| $\begin{aligned} & 0033 \\ & 0034 \\ & 0035 \\ & 0036 \end{aligned}$ | 200047 <br> 040047 <br> 520047 <br> 760400 | lac +2 <br> ior +2 <br> sas $\dagger 2$ <br> hlt | Forms the inclusive-OR of all $1^{1}$ with all 1 's. Checks that the result is all l's. |
| $\begin{aligned} & 0037 \\ & 0040 \\ & 0041 \\ & 0042 \end{aligned}$ | $\begin{aligned} & 200047 \\ & 040046 \\ & 520047 \\ & 760400 \end{aligned}$ | lac +2 <br> ior $\dagger 1$ <br> sas +2 <br> hit | Forms the inclusive-OR of all 1's with all $0^{\prime}$ s Checks that the results is all l's. END OF ior Test. |
| $\begin{aligned} & 0043 \\ & 0044 \\ & 0045 \end{aligned}$ | $\begin{aligned} & 640020 \\ & 600003 \\ & 607772 \end{aligned}$ | szs 20 <br> jmp start+2 <br> jmp 7772 | With SS2 on, the program iterates. With SS2 off, the program jumps to RIM loader and reads in next program. |
| 0046 | 000000 | 11000000 | Contains all ${ }^{\text {a's. }}$ |
| 0047 | 777777 | †2 777777 | Contains all l's. |

PROGRAM LISTING
MAINDEC 1 - INSTRUCTION TEST PROGRAM 11
(Tests lio, dio, spi)

| Location | Contents | Mnemonic Code |  | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| 0000 | 000011 |  | 000011 | Program number. |
| $\begin{aligned} & 0001 \\ & 0002 \end{aligned}$ | 640010 <br> 760400 | start | $\begin{aligned} & \text { szs } 10 \\ & \text { hlt } \end{aligned}$ | With SS1 on, the program halts after reading in. |
| 0003 | 340033 |  | $\mathrm{dzm}+1$ | Initializes tI with all 0 's. |
| 0004 | 760200 |  | cla | Clears AC for the test. |
| $\begin{aligned} & 0005 \\ & 0006 \end{aligned}$ | $\begin{aligned} & 220033 \\ & 320034 \end{aligned}$ | a | lio +1 dio $\dagger 2$ | START OF lio, dio, and spi Test. Loads 10 from t ; deposits 10 in t 2. |
| $\begin{aligned} & 0007 \\ & 0010 \end{aligned}$ | $\begin{aligned} & 520034 \\ & 760400 \end{aligned}$ |  | sas +2 <br> hlt | Checks that contents of t 2 are same as those of tl . If error halt occurs, check 10 to determine which of the two instructions failed |
| $\begin{aligned} & 0011 \\ & 0012 \end{aligned}$ | 640200 600017 |  | spa <br> jmp b | Jumps out of loop when number in +1 reaches 400000. |
| $\begin{aligned} & 0013 \\ & 0014 \end{aligned}$ | 642000 <br> 760400 |  | spi <br> hlt | Tests spi to ensure that it skips. |
| 0015 | 440033 |  | $i d x+1$ | Increments by 1 the number in +1 . |
| 0016 | 600005 |  | jimp a | Jumps to start of loop at a. |

PROGRAM LISTING
MAINDEC 1 - INSTRUCTION TEST PROGRAM 11 (continued)

| Location | Contents |  | nic Code | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 0017 \\ & 0020 \end{aligned}$ | $\begin{aligned} & 652000 \\ & 760400 \end{aligned}$ |  | $\begin{aligned} & \text { spi ' } \\ & \text { hlt } \end{aligned}$ | Checks that spi ' skips on a negative 10 . |
| 002' | 440033 |  | $i d x+1$ | Increments by 1 the number in $\dagger 1$ 。 |
| $\begin{aligned} & 0022 \\ & 0023 \end{aligned}$ | 220033 <br> 320034 |  | lio 11 dio $\dagger 2$ | Loads 10 from +1 ; deposits 10 in t 2 . |
| $\begin{aligned} & 0024 \\ & 0025 \end{aligned}$ | 520034 760400 |  | $\begin{aligned} & \text { sas } \dagger 2 \\ & \text { hlt } \end{aligned}$ | Checks that contents of +2 are same as those of tl . |
| 0026 | 640100 |  | sza | Jumps out of loop when number in tl is 000000 |
| 0027 | 600017 |  | jimp b | Jumps to start of loop at b. END OF lio, dio, spi Test. |
| $\begin{aligned} & 0030 \\ & 0031 \\ & 0032 \end{aligned}$ | $\begin{aligned} & 640020 \\ & 600003 \\ & 607772 \end{aligned}$ |  | szs 20 <br> jmpstart+ 2 <br> jmp 7772 | With SS2 on, program iterates. With SS2 off, program jumps to RIM loader and reads in next program. |
| 0033 | 000000 | t1 | 000000 | Test location 1. |
| 0034 | 000000 | t2 | 000000 | Test location 2. |

PROGRAM LISTING
MAINDEC 1-INSTRUCTION TEST PROGRAM 12
(Tests add, szo, sub)

| Location | Contents | Mnemonic Code | Remarks |
| :---: | :---: | :---: | :---: |
| 0000 | 000012 | 000012 | Program number. |
| $\begin{aligned} & 0001 \\ & 0002 \end{aligned}$ | 640010 <br> 760400 | $\begin{gathered} \text { start szs } 10 \\ \text { hlt } \end{gathered}$ | With SS1 on, program halts after reading in. |
| 0003 | 641000 | szo | START OF szo Test. Turns off OVERFLOW. |
| 0004 | 651000 | szo ' | Checks that szo ' does not skip. |
| $\begin{aligned} & 0005 \\ & 0006 \end{aligned}$ | 641000 <br> 760400 | $\begin{aligned} & \text { szo } \\ & \text { hlt } \end{aligned}$ | Checks that szo does not skip. |
| $\begin{aligned} & 0007 \\ & 0010 \\ & 0011 \end{aligned}$ | $\begin{aligned} & 651000 \\ & 650000 \\ & 760400 \end{aligned}$ | szo ${ }^{\prime}$ <br> 650000 <br> hlt | Checks that szo ' does not skip. |
| 0012 <br> 0013 <br> 0014 <br> 0015 | 760200 400116 640100 760400 | cla <br> add zero <br> sza <br> hlt | START OF add Test. Checks partial-add of all $0^{\prime} s$ to all $0^{\prime}$ s. |
| $\begin{aligned} & 0016 \\ & 0017 \\ & 0020 \end{aligned}$ | $\begin{aligned} & 400117 \\ & 520117 \\ & 760400 \end{aligned}$ | add pmax <br> sas pmax <br> hlt | Checks partial-add of 377777 to 000000. |

> PROGRAM LISTING
> MAINDEC 1 - INSTRUCTION TEST PROGRAM 12 (continued)

| Location | Contents | Mnemonic Code | Remarks |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & 0021 \\ & 0022 \\ & 0023 \end{aligned}$ | $\begin{aligned} & 400116 \\ & 520117 \\ & 760400 \end{aligned}$ | add zero sas pmax hit | Checks partial-add of 000000 to 37777 。 |
| $\begin{aligned} & 0024 \\ & 0025 \\ & 0026 \\ & 0027 \end{aligned}$ | $\begin{aligned} & 760200 \\ & 400120 \\ & 520120 \\ & 760400 \end{aligned}$ | cla <br> add nmax <br> sas nmax <br> hlt | Checks partial-add of 400000 to 000000. |
| $\begin{aligned} & 0030 \\ & 0031 \\ & 0032 \end{aligned}$ | $\begin{aligned} & 400116 \\ & 520120 \\ & 760400 \end{aligned}$ | add zero <br> sas nmax <br> hlt | Checks partial-add of 000000 to 400000 . |
| $\begin{aligned} & 0033 \\ & 0034 \end{aligned}$ | $\begin{aligned} & 641000 \\ & 760400 \end{aligned}$ | $\begin{aligned} & \text { szo } \\ & \text { hlt } \end{aligned}$ | Checks that OVERFLOW is off. |
| $\begin{aligned} & 0035 \\ & 0036 \\ & 0037 \end{aligned}$ | $\begin{aligned} & 400117 \\ & 640100 \\ & 760400 \end{aligned}$ | add pmax <br> sza <br> hlt | Checks that 400000 add to 377777 results in all $0^{\prime}$ s. |

MAINDEC 1 - INSTRUCTION TEST PROGRAM 12 (continued)

| Location | Contents | Mnemonic Code | Remarks |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & 0040 \\ & 0041 \\ & 0042 \\ & 0043 \end{aligned}$ | $\begin{aligned} & 200121 \\ & 400121 \\ & 520122 \\ & 760400 \end{aligned}$ | lac zoz <br> add zoz <br> sas ozo <br> hlt | Sets OVERFLOW and checks the full-register carry for the odd bits in the $A C\left(A C_{1}, A C_{3}, A C_{5}\right.$, etc.) |
| $\begin{aligned} & 0044 \\ & 0045 \end{aligned}$ | 651000 $760400$ | $\begin{aligned} & \text { szo ' } \\ & \text { hlt } \end{aligned}$ | Tests that OVERFLOW was set, and clears it. |
| $\begin{aligned} & 0046 \\ & 0047 \\ & 0050 \\ & 0051 \end{aligned}$ | 200123 400123 520124 760400 | lac ab add $a b$ sas ac hlt | Checks full-register carry for even bits of the $A C\left(A C_{0}, A C_{2}\right.$, etc.) |
| $\begin{aligned} & 0052 \\ & 0053 \\ & 0054 \\ & 0055 \end{aligned}$ | 200115 <br> 400116 <br> 640100 <br> 750400 | lac ones add zero sza hlt | Checks clear-on-AC-minus-0. |
| $\begin{aligned} & 0056 \\ & 0057 \end{aligned}$ | $\begin{aligned} & 641000 \\ & 760400 \end{aligned}$ | $\begin{aligned} & \text { szo } \\ & \text { hlt } \end{aligned}$ | Checks that OVERFLOW is off. |
| $\begin{aligned} & 0060 \\ & 0061 \\ & 0062 \\ & 0063 \end{aligned}$ | $\begin{aligned} & 761000 \\ & 400125 \\ & 520125 \\ & 760400 \end{aligned}$ | cma <br> add ad <br> sas ad <br> hlt | Checks that ripple-carry propagates entire length of $A C$ by adding 000001 to 777777 . |

## PROGRAM LISTING

MAINDEC 1 - INSTRUCTION TEST PROGRAM 12 (continued)

| Location | Contents | Mnemonic Code | Remarks |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & 0064 \\ & 0065 \end{aligned}$ | $\begin{aligned} & 641000 \\ & 760400 \end{aligned}$ | szo <br> hlt | Checks that OVERFLOW is off. |
| $\begin{aligned} & 0066 \\ & 0067 \\ & 0070 \\ & 0071 \end{aligned}$ | 200122 400115 520122 760400 | lac ozo <br> add ones <br> sas ozo <br> hlt | Checks that carry chain initiates in all even bits of $A C\left(A C_{0}, A C_{2}\right.$, etc.) |
| $\begin{aligned} & 0072 \\ & 0073 \\ & 0074 \\ & 0075 \end{aligned}$ | $\begin{aligned} & 200121 \\ & 400115 \\ & 520121 \\ & 760400 \end{aligned}$ | lac zoz <br> add ones <br> sas zoz <br> hlt | Checks that carry chain initiates in all odd bits of $A C$. |
| $\begin{aligned} & 0076 \\ & 0077 \end{aligned}$ | $\begin{aligned} & 641000 \\ & 760400 \end{aligned}$ | $\begin{aligned} & \text { szo } \\ & \text { hlt } \end{aligned}$ | Checks that OVERFLOW is off. END OF szo and add Test. |
| $\begin{aligned} & 0100 \\ & 0101 \\ & 0102 \end{aligned}$ | $\begin{aligned} & 760200 \\ & 240127 \\ & 761000 \end{aligned}$ | cla dac temp cma | Initializes in preparation for the sub fest. |
| 0103 <br> 0104 <br> 0105 <br> 0106 <br> 0107 | $\begin{aligned} & 420126 \\ & 240130 \\ & 440127 \\ & 520130 \\ & 760400 \end{aligned}$ | loop sub mone <br> dac qemp <br> idx temp <br> sas qemp <br> hlt | START OF sub Test. Adds 1 to AC (subtracts -1 ) and deposits $A C$ in location qemp. Checks by incrementing location temp, by 1 , and comparing contents against qemp. |

PROGRAM LISTING
MAINDEC 1 - INSTRUCTION TEST PROGRAM 12 (continued)

| Location | Contents | Mnemonic Code | Remarks |
| :---: | :---: | :---: | :--- |
| 0110 | 520116 | sas zero | Jumps out of loop when contents of temp reach <br> 0 (temp is initially 0 and is incremented by 1 <br> until it becomes 0 again). |
| 0111 | 600103 |  | imp loop |

PROGRAM LISTING
MAINDEC 1 -INSTRUCTION TEST PROGRAM 12 (continued)

| Location | Contents | Mnemonic Code | Remarks |  |
| :---: | :---: | :---: | :---: | :--- |
| 0123 | 125252 | $a b$ | 125252 | Number used in full register carry test. |
| 0124 | 252524 | ac | 252524 | Result of full register carry test. |
| 0125 | 000001 | ad | 000001 | Plus one. |
| 0126 | 777776 | mone 777776 | Minus one. |  |
| 0127 | 000000 | temp 000000 | Test location used as temporary storage . |  |
| 0130 | 000000 | qemp 000000 | Test location used as temporary storage. |  |

PROGRAM LISTING
MAINDEC 1 - INSTRUCTION TEST PROGRAM 13
(Tests law, cli)

| Location | Contents | Mnemonic Code | Remarks |
| :---: | :---: | :---: | :---: |
| 0000 | 000013 | 000013 | Program number. |
| $\begin{aligned} & 0001 \\ & 0002 \end{aligned}$ | 640010 <br> 760400 | $\begin{gathered} \text { start szs } 10 \\ \text { hit } \end{gathered}$ | With SSI on, program halts after reading in. |
| 0003 | 761200 | 761200 | START OF law Test. Loads AC with all l's. |
| $\begin{aligned} & 0004 \\ & 0005 \\ & 0006 \end{aligned}$ | $\begin{aligned} & 700000 \\ & 640100 \\ & 760400 \end{aligned}$ | $\text { law } 0$ <br> sza <br> hlt | Checks loading of AC with +0. |
| $\begin{aligned} & 0007 \\ & 0010 \\ & 0011 \end{aligned}$ | $\begin{aligned} & 707777 \\ & 520042 \\ & 760400 \end{aligned}$ | law 7777 <br> sas ck <br> hlt | Checks loading of AC with +7777 . |
| $\begin{aligned} & 0012 \\ & 0013 \\ & 0014 \\ & 0015 \end{aligned}$ | 710000 <br> 761000 <br> 640100 <br> 760400 | $\text { law ' } 0$ <br> cma <br> sza <br> hlt | Checks loading of AC with -0000. |
| 0016 | 717777 | law ' 7777 | Checks loading of AC with -7777. |
| $\begin{aligned} & 0017 \\ & 0020 \end{aligned}$ | $\begin{aligned} & 520043 \\ & 760400 \end{aligned}$ | sas dk <br> hlt | END OF law Test. |

PROGRAM LISTING
MAINDEC 1 -INSTRUCTION TEST PROGRAM 13 (continued)

| Location | Contents | Mnem | nic Code | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 0021 \\ & 0022 \end{aligned}$ | 761200 240041 |  | $761200$ <br> dac temp | START OF cli Test. Loads AC with all I's and deposits l's in location temp. |
| 0023 | 220041 |  | lio temp | Loads IO with all l's. |
| $\begin{aligned} & 0024 \\ & 0025 \\ & 0026 \\ & 0027 \\ & 0030 \end{aligned}$ | $\begin{aligned} & 764000 \\ & 320041 \\ & 200041 \\ & 640100 \\ & 760400 \end{aligned}$ |  | cli dio temp lac temp sza hlt | Checks that 10 is cleared when it contains all l's. |
| $\begin{aligned} & 0031 \\ & 0032 \\ & 0033 \\ & 0034 \\ & 0035 \end{aligned}$ | $\begin{aligned} & 764000 \\ & 320041 \\ & 200041 \\ & 640100 \\ & 760400 \end{aligned}$ |  | cli <br> dio temp lac temp <br> sza <br> hlt | Checks that IO is cleared when it contains all $\mathrm{O}^{\mathrm{s}}$. END OF cli Test. |
| $\begin{aligned} & 0036 \\ & 0037 \\ & 0040 \end{aligned}$ | $\begin{aligned} & 640020 \\ & 600003 \\ & 607772 \end{aligned}$ |  | $\text { szs } 20$ <br> jmpstart+2 <br> ¡mp 7772 | With SS2 on, program iterates. With SS2 off, program jumps to RIM loader and reads in next program. |
| 0041 | 000000 | temp | 000000 | Location used for transfer between 10 and $A C$. |
| 0042 | 007777 | ck | 007777 | Check number for law 7777 . |

PROGRAM LISTING
MAINDEC 1 - INSTRUCTION TEST PROGRAM 13 (continued)

| Location | Contents | Mnemonic Code | Remarks |
| :---: | :---: | :---: | :---: |
| 0043 | 770000 | $\mathrm{dk} \quad 770000$ | Check number for law -7777. |

PROGRAM LISTING
MAINDEC 1-INSTRUCTION TEST PROGRAM 14
(Tests clf, stf, szf)

| Location | Contents | Mnemonic Code | Remarks |
| :---: | :---: | :---: | :---: |
| 0000 | 000014 | 000014 | Program number. |
| $\begin{aligned} & 0001 \\ & 0002 \end{aligned}$ | $\begin{aligned} & 640010 \\ & 760400 \end{aligned}$ | $\begin{gathered} \text { start szs } 10 \\ \text { hlt } \end{gathered}$ | With SS1 on, program halts after reading in. |
| $\begin{aligned} & 0003 \\ & 0004 \\ & 0005 \end{aligned}$ | $\begin{aligned} & 760007 \\ & 640007 \\ & 760400 \end{aligned}$ | clf 7 <br> szf 7 <br> hlt | Clears any flags that may be on, and checks that all flags are off. |
| $\begin{aligned} & 0006 \\ & 0007 \\ & 0010 \\ & 0011 \\ & 0012 \\ & 0013 \end{aligned}$ | $\begin{aligned} & 200066 \\ & 260020 \\ & 200067 \\ & 260021 \\ & 260045 \\ & 260046 \end{aligned}$ | $\begin{aligned} & \text { lac } e \\ & \text { dap } a+1 \\ & \text { lac } f \\ & \text { dap } a+2 \\ & \operatorname{dap} c+1 \\ & \operatorname{dap} c+2 \end{aligned}$ | Initializes all instructions for flag 1. |
| $\begin{aligned} & 0014 \\ & 0015 \end{aligned}$ | $\begin{aligned} & 200072 \\ & 240071 \end{aligned}$ | lac cde dac abc | Sets up count for loop which sets flags. |
| $\begin{aligned} & 0016 \\ & 0017 \end{aligned}$ | 700020 600060 | xa law $a+1$ <br> a jimp count + 1 | Introduces a time delay. |

PROGRAM LISTING
MAINDEC 1 - INSTRUCTION TEST PROGRAM 14 (continued)

| Location | Contents |  | nic Code | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 0020 \\ & 0021 \\ & 0022 \end{aligned}$ | $\begin{aligned} & 760011 \\ & 650001 \\ & 760400 \end{aligned}$ |  | stf 1 <br> szf ' 1 <br> hlt | Sets flag (beginning with 1) and checks that it was set. If a halt occurs, flag must be checked to determine which instruction caused the hal . |
| $\begin{aligned} & 0023 \\ & 0024 \end{aligned}$ | $\begin{aligned} & 440020 \\ & 440021 \end{aligned}$ |  | $\begin{aligned} & i d x a+1 \\ & i d x a+2 \end{aligned}$ | Increments so that the next flag is checked $(2,3, . . ., 6)$. |
| 0025 | 460071 |  | isp abc | Jumps out of loop when all six flags have been set and checked. |
| 0026 | 600016 |  | jmp $\times$ a | Jumps to start of loop. |
| $\begin{aligned} & 0027 \\ & 0030 \end{aligned}$ | $\begin{aligned} & 700031 \\ & 600060 \end{aligned}$ |  | law b <br> jmp count+ 1 | Introduces a time delay. |
| $\begin{aligned} & 0031 \\ & 0032 \\ & 0033 \end{aligned}$ | $\begin{aligned} & 760007 \\ & 640007 \\ & 760400 \end{aligned}$ | $b$ | clf 7 <br> szf 7 <br> hlt | Clears all flags and checks that all are cle If halt occurs, flags must be checked to determine which instruction caused the halt. |
| $\begin{aligned} & 0034 \\ & 0035 \end{aligned}$ | 700036 600060 |  | law b + 5 <br> jmp count+ 1 | Introduces a time delay. |

$$
\begin{gathered}
\text { PROGRAM LISTING } \\
\text { MAINDEC } 1 \text { - INSTRUCTION TEST PROGRAM } 14 \text { (continued) }
\end{gathered}
$$

| Location | Contents | Mne | nic Code | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 0036 \\ & 0037 \\ & 0040 \end{aligned}$ | $\begin{aligned} & 760017 \\ & 650007 \\ & 760400 \end{aligned}$ |  | stf 7 <br> szf' 7 <br> hlt | Sets all flags and checks that all flags were set. If halt occurs, all flags must be checked to determine which instruction caused the halt |
| $\begin{aligned} & 0041 \\ & 0042 \end{aligned}$ | $\begin{aligned} & 200072 \\ & 240071 \end{aligned}$ |  | lac cde dac abc | Sets up count for loop which clears flags . |
| $\begin{aligned} & 0043 \\ & 0044 \end{aligned}$ | 700045 600060 | xc c | law $c+1$ <br> jmp count+ | Introduces a time delay. |
| $\begin{aligned} & 0045 \\ & 0046 \\ & 0047 \end{aligned}$ | $\begin{aligned} & 760001 \\ & 640001 \\ & 760400 \end{aligned}$ |  | cIf 1 <br> szf 1 <br> hit | Clears flags (beginning with 1) and checks that each flag was cleared. If halt occurs, flag must be checked to determine which instruction caused the halt. |
| $\begin{aligned} & 0050 \\ & 0051 \end{aligned}$ | $\begin{aligned} & 440045 \\ & 440046 \end{aligned}$ |  | $\begin{aligned} & i d x c+1 \\ & i d x c+2 \end{aligned}$ | Indexes instructions so that next flag is checked. |
| 0052 | 460071 |  | isp abc | Leaves loop when all six flags have been cleared. |
| 0053 | 600043 |  | jmp xc | Jumps to start of loop. |

PROGRAM LISTING
MAINDEC 1 - INSTRUCTION TEST PROGRAM 14 (continued)

| Location | Contents | Mnemonic Code |  | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 0054 \\ & 0055 \\ & 0056 \end{aligned}$ | $\begin{aligned} & 640020 \\ & 600006 \\ & 607766 \end{aligned}$ |  | $\begin{aligned} & \text { szs } 20 \\ & \text { imp start+5 } \\ & \text { imp } 7766 \end{aligned}$ | With SS2 on, program iterates. With SS2 off, program jumps to the sequence which clears memory. |
| $\begin{aligned} & 0057 \\ & 0060 \\ & 0061 \\ & 0062 \\ & 0063 \\ & 0064 \\ & 0065 \end{aligned}$ | $\begin{aligned} & 000000 \\ & 260065 \\ & 200070 \\ & 240057 \\ & 460057 \\ & 600063 \\ & 600000 \end{aligned}$ | count | 000000 <br> dap count+ 6 <br> lac mxx dac count isp count jmp count+4 imp . . . | Sequence introduces time delay so that action of program flags is visible from console. |
| $\begin{aligned} & 0066 \\ & 0067 \end{aligned}$ | $\begin{aligned} & 000011 \\ & 000001 \end{aligned}$ | e <br> f | 000011 <br> 000001 | Numbers used to set the flag <br> instruction to operate on flag 1. |
| 0070 | 700000 | mxx | 700000 | Number used to count up the count loop. |
| 0071 | 000000 | $a b c$ | 000000 | Location loaded with number in cde to count up to 6 in flag loops. |
| 0072 | 777771 | cde | 777771 | Number loaded into abc for counting up flag loops. |

PROGRAM LISTING
MAINDEC 1 - INSTRUCTION TEST PROGRAM 14 (continued)

| Location | Contents | Mnemonic Code | Remarks |
| :---: | ---: | :---: | :--- |
| 7765 | 770013 | 770013 | Sequence clears memory locations |
| 7766 | 340000 | zero dzm 0000 | 0000 through 7764 in preparation |
| 7767 | 447766 | idx zero | for next program. After location |
| 7770 | 467765 | isp 7765 | 7765 is cleared, program jumps |
| 7771 | 607766 | imp zero | to RIM loader and reads in next program. |

PROGRAM LISTING
MAINDEC 1-INSTRUCTION TEST PROGRAM 15
(Tests jsp, ida, cal )

| Location | Contents | Mnemonic Code |  | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| 0000 | 000015 |  | 000015 | Program number . |
| $\begin{aligned} & 0001 \\ & 0002 \end{aligned}$ | 640010 <br> 760400 | start | szs 10 <br> hit | With SS1 on, program halts after reading in. |
| $\begin{aligned} & 0003 \\ & 0004 \end{aligned}$ | 641000 <br> 651000 |  | $\begin{aligned} & \text { szo } \\ & \text { szo ' } \end{aligned}$ | Clears OVERFLOW. |
| 0005 | 600016 |  | jmp test 1 | Goes to first jsp test. |
| 0016 | 200120 | test 1 | lac num | Initializes AC to 777757. |
| 0017 | 620757 | ispl | isp chekl | $\begin{aligned} & \text { Checks bit } 13 \text { on } \xrightarrow{0} \mathrm{PC} \text {. Checks bits } \\ & 9-12 \text { and } 14-17 \text { on } \mathrm{MB} \xrightarrow[\longrightarrow]{1} \mathrm{PC} \text {. } \end{aligned}$ |
| $\begin{aligned} & 0032 \\ & 0033 \end{aligned}$ | 200123 <br> 240737 | test4 | lac num +3 dac chek4 | Deposits 000040 into location equal to jda address. |
| $\begin{aligned} & 0034 \\ & 0035 \end{aligned}$ | $\begin{aligned} & 641000 \\ & 651000 \end{aligned}$ |  | $\begin{aligned} & \text { szo } \\ & \text { szo ' } \end{aligned}$ | Clears OVERFLOW. |
| 0036 | 200124 |  | lac num +4 | Initializes AC to 771737. |

PROGRAM LISTING
MAINDEC 1 - INSTRUCTION TEST PROGRAM 15 (continued)

| Location | Contents | Mnemonic Code | Remarks |
| :---: | :---: | :---: | :---: |
| 0037 | 170737 | jdal jda chek4 | Checks bit 12 on $\xrightarrow{0} P C$. Checks bits 911 and 13-17 on MA $\xrightarrow{1} P C$. Checks $\xrightarrow{+1}$ PC. |
| 0100 | 000000 | 000000 | Stores number that AC contained when cal was executed. |
| 0101 | 020117 | and mask | Masks out transfer of EXD flip-flop to AC, |
| 0102 | 240116 | dac temp | Saves AC. |
| 0103 | 703002 | law call +1 | Contents of PC when cal was executed. |
| 0104 <br> 0105 | 520116 <br> 760400 | sas temp hlt | Checks that PC was saved. |
| 0106 <br> 0107 <br> 0110 | $\begin{aligned} & 200100 \\ & 520114 \\ & 760400 \end{aligned}$ | $\begin{aligned} & \text { lac } 0100 \\ & \text { sas ones } \\ & \text { hlt } \end{aligned}$ | Checks that AC was saved in location 100. |
| 0111 <br> 0112 <br> 0113 | $\begin{aligned} & 640020 \\ & 600003 \\ & 607772 \end{aligned}$ | $\text { szs } 20$ <br> jmpstart+2 <br> ¡mp 7772 | With SS2 on, program iterates. With SS2 off, program jumps to RIM loader and reads in next program. |

PROGRAM LISTING
MAINDEC 1 - INSTRUCTION TEST PROGRAM 15 (continued)

| Location | Contents | Mnemonic Code |  | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| 0114 | 777777 | ones | 777777 | Locations that hold test numbers or constants; |
| 0115 | 400000 | ovflo | 400000 | or that are used for temporary storage. |
| 0116 | 000000 | temp | 000000 |  |
| 0117 | 577777 | mask | 577777 |  |
| 0120 | 777757 | num | 777757 |  |
| 0121 | 776020 |  | 776020 |  |
| 0122 | 771677 |  | 771677 |  |
| 0123 | 000040 |  | 000040 |  |
| 0124 | 771737 |  | 771737 |  |
| 0125 | 006040 |  | 006040 |  |
| 0126 | 006000 |  | 006000 |  |
| 0127 | 771777 |  | 771777 |  |
| 0737 | 000000 | chek4 | 000000 | Stores number that $A C$ contained when the first $\dagger$ ida was executed. |
| 0740 | 020117 |  | and mask | Masks out transfer of EXD flip-flop to AC |
| 0741 | 240116 |  | dac temp | Saves AC. |
| 0742 | 700040 |  | law jda 1+1 | Contents of PC when the first jda was executed |
| 0743 0744 | $\begin{aligned} & 520116 \\ & 760400 \end{aligned}$ |  | sas temp <br> hlt | Checks bits $0-5,8-11$ and 13-17 on $\xrightarrow{0} A C$. Checks bit 12 on $\mathrm{PC} \xrightarrow{1} \mathrm{AC}$. |

PROGRAM LISTING
MAINDEC 1 -INSTRUCTION TEST PROGRAM 15 (continued)

| Location | Contents | Mnemonic Code | Remarks |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & 0745 \\ & 0746 \\ & 0747 \end{aligned}$ | $\begin{aligned} & 200737 \\ & 520124 \\ & 760400 \end{aligned}$ | lac chek4 <br> sas num +4 <br> hlt | Checks $A C \rightarrow M B$. Correct contents of AC equal 771737. |
| 0750 | 601731 | imp test5 | Goes to second jda test. |
| 0757 | 020117 | chekl and mask | Masks out transfer of EXD flip-flop to $A C_{1}$. |
| 0760 | 240116 | dac temp | Saves AC. |
| 0761 | 700020 | law jsp 1+1 | Contents of PC when first isp was executed. |
| $\begin{aligned} & 0762 \\ & 0763 \end{aligned}$ | 520116 760400 | sas temp <br> hlt | Checks bits $0-12$ and $14-17$ on $\xrightarrow{10} A C$. Checks bit 13 on $\mathrm{PC} \xrightarrow{1} A C$. |
| 0764 | 601755 | jmp test2 | Goes to second jpp test. |
| 1000 | 000000 | chek6 000000 | Stores number that $A C$ contained when the third jda was executed. |

PROGRAM LISTING
MAINDEC 1 - INSTRUCTION TEST PROGRAM 15 (continued)

| Location | Contents | Mnemonic Code | Remarks |
| :---: | :---: | :---: | :---: |
| 1001 | 020117 | and mask | Masks out transfer of EXD flip-flop to $A C_{1}$. |
| 1002 | 240116 | dac temp | Saves AC. |
| 1003 | 706000 | law jda3+1 | Contents of PC when third jda was executed. |
| $\begin{aligned} & 1004 \\ & 1005 \end{aligned}$ | 520116 760400 | sas temp <br> hlt | Checks bits 0-5 and 8-17 on $\xrightarrow{\mathrm{L}^{0}} A C$. Checks bits 6 and 7 on $P C \xrightarrow{1} A C$. |
| $\begin{aligned} & 1006 \\ & 1007 \\ & 1010 \end{aligned}$ | $\begin{aligned} & 201000 \\ & 520127 \\ & 760400 \end{aligned}$ | lac chek6 <br> sas num +7 <br> hlt | Checks $A C \underset{~}{\longrightarrow}$ MB. Correct contents of $A C$ equal 771777. |
| 1011 | 603000 | jmp test7 | Goes to cal test. |
| 1100 | 020117 | chek3 and mask | Masks out transfer of EXD flip-flop to $A C_{1}$. |
| 1101 | 240116 | dac temp | Saves AC. |
| 1102 | 706100 | law isp3+1 | Contents of PC when third isp was executed. |
| 1103 1104 | 520116 760400 | sas temp <br> hlt | Checks bits $0-5,8-10$ and 12-17 on $\xrightarrow{0} A C$. Checks bits 6,7 , and 11 on $P C \xrightarrow{1} A C$. |

PROGRAM LISTING
MAINDEC 1 - INSTRUCTION TEST PROGRAM 15 (continued)


PROGRAM LISTING
MAINDEC 1 - INSTRUCTION TEST PROGRAM 15 (continued)

| Location | Contents | Mnemonic Code | Remarks |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & 5774 \\ & 5775 \end{aligned}$ | $\begin{aligned} & 200126 \\ & 241000 \end{aligned}$ | lac num +6 <br> dac chek6 | Deposits 006000 into location equal to address of third ida. |
| 5776 | 200127 | lac num +7 | Initializes $A C$ to 771777. |
| 5777 | 171000 | ¡da3 ¡da chek6 | Checks bits 6 and 7 on $\xrightarrow{0} P C$. Checks bit 6 on MA $\xrightarrow{1} P C$. Checks $\xrightarrow{+1} P C$. |
| 6020 | 020117 | chek2 and mask | Masks out transfer of EXD flip-flop to $A C_{1}$. |
| 6021 | 240116 | dac temp | Saves AC. |
| 6022 | 701757 | law jsp2+1 | Contents of PC when the second isp was executed. |
| $\begin{aligned} & 6023 \\ & 6024 \end{aligned}$ | 520116 760400 | sas temp <br> hlt | Checks bits $0-7$ and 13 on $\xrightarrow{0} A C$. Checks bits 8-12 and 14-17 on PC $\xrightarrow{1} A C$. |
| 6025 | 606076 | jmp test3 | Goes to third jpp test. |
| 6040 | 000000 | chek5 000000 | Stores number contained in $A C$ when the second ida was executed. |
| 6041 | 020117 | and mask | Masks out transfer of EXD flip-flop to $A C_{1}$. |

## PROGRAM LISTING

MAINDEC 1-INSTRUCTION TEST PROGRAM 15-(continued)

| Location | Contents | Mnemonic Code | Remarks |
| :---: | :---: | :---: | :---: |
| 6042 | 240116 | dac temp | Saves AC. |
| 6043 | 701737 | law ida $2+1$ | Contents of PC when second jda was executed |
| 6044 | 040115 | ior ovflo | To check transfer of OVERFLOW to $A C_{0}$. |
| $\begin{aligned} & 6045 \\ & 6046 \end{aligned}$ | $\begin{aligned} & 520116 \\ & 760400 \end{aligned}$ | sas temp <br> hlt | Checks bits 6, 7, and 12 on $\xrightarrow{0} A C$. Checks bits 8-11 and 13-17 on PC $\xrightarrow{1} A C$. Checks transfer of OVERFLOW to $A C_{0}$. |
| $\begin{aligned} & 6047 \\ & 6050 \\ & 6051 \end{aligned}$ | $\begin{aligned} & 206040 \\ & 520125 \\ & 760400 \end{aligned}$ | lac chek5 sas num +5 hlt | Checks $A C \xrightarrow{\longrightarrow} M B$. Corract contents of AC equal 006040. |
| 6052 | 605772 | jmp test6 | Goes to third jda test. |
| 6076 | 200122 | test3 lac num +2 | Initializes AC to 771677. |
| 6077 | 521100 | isp3 isp chek3 | Checks bits 6, 7, and 11 on $\xrightarrow{0} P C$. Checks bits 8 and 11 on $M B \xrightarrow{1} P C$. |

## PROGRAM LISTING

MAINDEC 1 - INSTRUCTION TEST PROGRAM 16
(Tests nop, xct, and deferred addressing)

| Location | Contents | Mnemonic Code | Remarks |
| :---: | :---: | :---: | :---: |
| 0000 | 000016 | 000016 | Program number. |
| $\begin{aligned} & 0001 \\ & 0002 \end{aligned}$ | $\begin{aligned} & 640010 \\ & 760400 \end{aligned}$ | $\begin{gathered} \text { start szs } 10 \\ \text { hlt } \end{gathered}$ | With SS1 on, program halts after reading in. |
| 0003 | 760000 | nop | If computer halts here, program failed to execute nop. |
| 0004 | 100014 | xet inst | Checks xet by jumping to next. |
| 0005 | 760400 | hlt | Program failed to execute the xct instruction. |
| $\begin{aligned} & 0006 \\ & 0007 \\ & 0010 \\ & 0011 \\ & 0012 \end{aligned}$ | $\begin{aligned} & 350007 \\ & 350010 \\ & 350011 \\ & 350012 \\ & 340013 \end{aligned}$ | $\begin{array}{ll} \dagger 1 & d z m^{\prime} \dagger 2 \\ \dagger 2 & d z m^{\prime} \dagger 3 \\ \dagger 3 & d z m^{\prime} \dagger 4 \\ \dagger 4 & d z m^{\prime} \dagger 5 \\ \dagger 5 & d z m \end{array}$ | Used to give address to to instruction located in next. |
| 0013 | 777777 | t6 777777 |  |
| 0014 | 600015 | inst jmp next | Instruction which is executed by xct. |
| $\begin{aligned} & 0015 \\ & 0016 \\ & 0017 \\ & 0020 \end{aligned}$ |  | $\begin{aligned} & \text { next cla } \\ & \text { lac }{ }^{\prime}+1 \\ & \text { sas t6 } \\ & \text { hlt } \end{aligned}$ | Clears $A C$ and checks that deferable addressing was correctly executed. |
| $\begin{aligned} & 0021 \\ & 0022 \\ & 0023 \end{aligned}$ | $\begin{aligned} & 640020 \\ & 600003 \\ & 607772 \end{aligned}$ | $\begin{aligned} & \text { szs } 20 \\ & \text { jmp start + } 2 \\ & \text { jmp } 7772 \end{aligned}$ | With SS2 on, program iterates. With SS2 off, program jumps to RIM loader and reads in next program. |

## MAINDEC 1 - INSTRUCTION TEST PROGRAM 17

(Tests ral, ril, rar, rir, rel, rer)

| Location | Contents | Mnemonic Code | Remarks |
| :---: | :---: | :---: | :---: |
| 0000 | 000017 | 000017 | Program number. |
| $\begin{aligned} & 0001 \\ & 0002 \end{aligned}$ | $\begin{aligned} & 640010 \\ & 760400 \end{aligned}$ | start szs 10 <br> hlt | With SS1 on, program halts after reading in. |
| $\begin{aligned} & 0003 \\ & 0004 \\ & 0005 \\ & 0006 \\ & 0007 \\ & 0010 \\ & 0011 \end{aligned}$ | $\begin{aligned} & 200261 \\ & 240014 \\ & 200262 \\ & 240015 \\ & 700303 \\ & 260016 \\ & 220302 \end{aligned}$ | lac ral 1 <br> dac lshft <br> lac rill <br> dac 1shft+1 <br> law test +1 <br> dap 1shft+2 <br> lio test | START OF ral sl and ril sl Test. Sets up instructions for rotate left one bit. |
| $\begin{aligned} & 0012 \\ & 0013 \end{aligned}$ | $\begin{aligned} & 320265 \\ & 200265 \end{aligned}$ | loopleft dio temp lac temp | Sets contents of AC equal to contents of 10 . |
| 0014 | 661000 | 1shft ral . . . | Rotates AC left one bit. This operation is repeated nine times; each time a different bit is used to specify the rotation. |
| 0015 | 662000 | ril . . . | Rotates 10 left one bit. This operation is repeated nine times; each time a different bit is used to specify the rotation. |

## PROGRAM LISTING

MAINDEC 1 - INSTRUCTION TEST PROGRAM 17 (continued)

| Location | Contents | Mnemonic Code | Remarks |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & 0016 \\ & 0017 \end{aligned}$ | 520000 <br> 760400 | $\begin{aligned} & \text { sas . . . } \\ & \text { hlt } \end{aligned}$ | Checks that AC was rotated. |
| $\begin{aligned} & 0020 \\ & 0021 \\ & 0022 \end{aligned}$ | $\begin{aligned} & 320265 \\ & 520265 \\ & 760400 \end{aligned}$ | dio temp sas temp hlt | Checks that 10 was rotated. |
| $\begin{aligned} & 0023 \\ & 0024 \\ & 0025 \end{aligned}$ | $\begin{aligned} & 200014 \\ & 020276 \\ & 400014 \end{aligned}$ | lac 1shft and mask add 1shft | Moves the 1, which specifies the single rotation, left one bit in the ral instruction. |
| $\begin{aligned} & 0026 \\ & 0027 \end{aligned}$ | $\begin{aligned} & 500277 \\ & 600037 \end{aligned}$ | sad lastleft <br> imp setup r | Jumps out of rotate left loop if the registers have been rotated nine bits left. |
| 0030 | 240014 | dac lshft | Sets up the next ral instruction. |
| $\begin{aligned} & 0031 \\ & 0032 \\ & 0033 \\ & 0034 \end{aligned}$ | $\begin{aligned} & 200015 \\ & 020276 \\ & 400015 \\ & 240015 \end{aligned}$ | lac 1shft +1 and mask add 1shft+1 dac 1shft+1 | Moves the 1, which specifies the single rotation, left one bit in the ril instruction. |
| 0035 | 440016 | idx 1 shft +2 | Sets address of the sas instruction that checks left rotation of $A C$. |

PROGRAM LISTING
MAINDEC 1 - INSTRUCTION TEST PROGRAM 17 (continued)

| Location | Contents | Mnemonic Code | Remarks |
| :---: | :---: | :---: | :---: |
| 0036 | 600012 | jmp loopleft | Jumps to start of rotate left loop. END OF ral sl and ril si Test. |
| 0037 <br> 0040 <br> 0041 <br> 0042 <br> 0043 <br> 0044 <br> 0045 | $\begin{aligned} & 200263 \\ & 240050 \\ & 200264 \\ & 240051 \\ & 700312 \\ & 260052 \\ & 220313 \end{aligned}$ | setupr lac rarl <br> dac rshft <br> lac rirl <br> dac rshft +1 <br> law test+ 10 <br> dap rshft+2 <br> lio test+11 | START OF rars1 and rir s1 Test. Sets up loop for right rotation. |
| $\begin{aligned} & 0046 \\ & 0047 \end{aligned}$ | 320265 <br> 200265 | loopright dio temp lac temp | Sets contents of AC equal to contents of 10 . |
| 0050 | 671000 | rshft rar . . . | Rotates $A C$ right one bit. This operation is repeated nine times; each time a different bit is used to specify the rotation. |
| 0051 | 672000 | rir . . . | Rotates 10 right one bit. This operation is repeated nine times; each time a different bit is used to specify the rotation. |
| $\begin{aligned} & 0052 \\ & 0053 \end{aligned}$ | $\begin{aligned} & 520000 \\ & 760400 \end{aligned}$ | $\begin{aligned} & \text { sas . . • } \\ & \text { hlt } \end{aligned}$ | Checks that AC was rotated. |

PROGRAM LISTING
MAINDEC 1 - INSTRUCTION TEST PROGRAM 17 (continued)

| Location | Contents | Mnemonic Code | Remarks |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & 0054 \\ & 0055 \\ & 0056 \end{aligned}$ | $\begin{aligned} & 320265 \\ & 520265 \\ & 760400 \end{aligned}$ | dio temp <br> sas temp <br> hlt | Checks that 10 was rotated. |
| $\begin{aligned} & 0057 \\ & 0060 \\ & 0061 \end{aligned}$ | $\begin{aligned} & 200050 \\ & 020276 \\ & 400050 \end{aligned}$ | lac rshft and mask add rshft | Moves the 1 , which specifies the single rotation, left one bit position. |
| $\begin{aligned} & 0062 \\ & 0063 \end{aligned}$ | 500300 600075 | sad lastright <br> jmp nex $\dagger$ | Jumps out of loop if registers have been shifted right nine times. |
| 0064 | 240050 | dac rshft | Finishes setting up the rar instruction. |
| $\begin{aligned} & 0065 \\ & 0066 \\ & 0067 \\ & 0070 \end{aligned}$ | $\begin{aligned} & 200051 \\ & 020276 \\ & 400051 \\ & 240051 \end{aligned}$ | lac rshft + 1 <br> and mask <br> add rshft +1 <br> dac rshft +1 | Moves the 1, which specifies the single rotation, left one bit in the rir instruction. |
| $\begin{aligned} & 0071 \\ & 0072 \\ & 0073 \end{aligned}$ | $\begin{aligned} & 200052 \\ & 420270 \\ & 240052 \end{aligned}$ | lac rshft +2 <br> sub one <br> dac rshft+2 | Sets address of the sas instruction that checks right rotation of $A C$. |
| 0074 | 600046 | imp loopright | Jumps to start of rotate right loop. END OF rar s1 and rirsl Test. |

## PROGRAM LISTING

MAINDEC 1 - INSTRUCTION TEST PROGRAM 17 (continued)

| Location | Contents | Mnemonic Code | Remarks |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & 0075 \\ & 0076 \end{aligned}$ | $\begin{aligned} & 200302 \\ & 220302 \end{aligned}$ | next lac test lio test | START OF 9 bit rotation Test. Loads $A C$ and $I O$ with test number. |
| $\begin{aligned} & 0077 \\ & 0100 \end{aligned}$ | 661777 <br> 662777 | $\begin{aligned} & \text { ral s9 } \\ & \text { ril s9 } \end{aligned}$ | Rotates both registers lett nine bits. |
| 0101 <br> 0102 | 520313 <br> 760400 | $\begin{aligned} & \text { sas test }+11 \\ & \text { hlt } \end{aligned}$ | Checks that AC was correctly rotated. |
| 0103 <br> 0104 <br> 0105 | $\begin{aligned} & 320265 \\ & 520265 \\ & 760400 \end{aligned}$ | dio temp sas temp hlt | Checks that 10 was correctly rotated. |
| $\begin{aligned} & 0106 \\ & 0107 \end{aligned}$ | $\begin{aligned} & 671777 \\ & 672777 \end{aligned}$ | $\begin{aligned} & \text { rar s9 } \\ & \text { rir } 59 \end{aligned}$ | Rotates both registers right nine bits. |
| 0110 <br> 0111 | $\begin{aligned} & 520302 \\ & 760400 \end{aligned}$ | sas fest hlt | Checks that AC was correctly rotated. |
| 0112 <br> 0113 <br> 0114 | $\begin{aligned} & 320265 \\ & 520265 \\ & 760400 \end{aligned}$ | dio temp sas temp hlt | Checks that 10 was correctly rotated. |
| 0115 | 200313 | lac test+11 | Sets up the AC for combined rotation test. |

PROGRAM LISTING
MAINDEC 1 - INSTRUCTION TEST PROGRAM 17 (continued)

| Location | Contents | Mnemonic Code | Remarks |
| :---: | :---: | :---: | :---: |
| 0116 | 663777 | rcl s9 | Rotates combined registers left nine bits. |
| $\begin{aligned} & 0117 \\ & 0120 \end{aligned}$ | 520315 760400 | sas testc <br> hlt | Checks that AC has correct contents. |
| $\begin{aligned} & 0121 \\ & 0122 \\ & 0123 \\ & 0124 \end{aligned}$ | 200316 <br> 320265 <br> 520265 <br> 760400 | lac testc +1 dio temp sas temp hlt | Checks that 10 has correct contents. |
| 0125 | 200315 | lac testc | Sets up AC for combined right rotation. |
| 0126 | 673777 | rer s9 | Rotates combined registers right nine bits. |
| $\begin{aligned} & 0127 \\ & 0130 \end{aligned}$ | $\begin{aligned} & 520313 \\ & 760400 \end{aligned}$ | $\begin{aligned} & \text { sas test }+i \bar{i} \\ & \text { hlt } \end{aligned}$ | Checks that AC has correct contents. |
| $\begin{aligned} & 0131 \\ & 0132 \\ & 0133 \\ & 0134 \end{aligned}$ | $\begin{aligned} & 200302 \\ & 320265 \\ & 520265 \\ & 760400 \end{aligned}$ | lac test dio temp sas temp hlt | Checks that IO has correct contents. END OF 9 bit rotation Test. |

PROGRAM LISTING
MAINDEC 1 - INSTRUCTION TEST PROGRAM 17 (continued)

| Location | Contents | Mnemonic Code | Remarks |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & 0135 \\ & 0136 \end{aligned}$ | 661000 662000 | ral <br> ril | START OF 0 bit rotation Test. Executes ral and ril with no bits specified. |
| $\begin{aligned} & 0137 \\ & 0140 \end{aligned}$ | $\begin{aligned} & 520302 \\ & 760400 \end{aligned}$ | sas test <br> hlt | Checks that AC did not rotate. |
| 0141 <br> 0142 <br> 0143 | $\begin{aligned} & 320265 \\ & 520265 \\ & 760400 \end{aligned}$ | dio temp sas temp hlt | Checks that 10 did not rotate. |
| $\begin{aligned} & 0144 \\ & 0145 \end{aligned}$ | $\begin{aligned} & 671000 \\ & 672000 \end{aligned}$ | rar <br> rir | Executes rar and rir with no bits specified. |
| $\begin{aligned} & 0146 \\ & 0147 \end{aligned}$ | $\begin{aligned} & 520302 \\ & 760400 \end{aligned}$ | sas fest hlt | Checks that AC did not rotate. |
| $\begin{aligned} & 0150 \\ & 0151 \\ & 0152 \end{aligned}$ | $\begin{aligned} & 320265 \\ & 520265 \\ & 760400 \end{aligned}$ | dio temp sas temp hlt | Checks that 10 did not rotate. |
| 0153 | 663000 | rel | Executes rel with no bits specified. |
| $\begin{aligned} & 0154 \\ & 0155 \end{aligned}$ | 520302 <br> 760400 | sas test <br> hlt | Checks that contents of AC are correct. |

PROGRAM LISTING
MAINDEC 1 - INSTRUCTION TEST PROGRAM 17 (continued)

| Location | Contents | Mnemonic Code | Remarks |
| :---: | :---: | :---: | :---: |
|  |  | dio temp | Checks that contents of 10 are correct. |
| 0157 | 520265 | sas temp |  |
| 0160 | 760400 | hlt |  |
| 0161 | 673000 | rer | Executes rer with no bits specified. |
| $\begin{aligned} & 0162 \\ & 0163 \end{aligned}$ | $\begin{aligned} & 520302 \\ & 760400 \end{aligned}$ | sas test <br> hlt | Checks that contents of AC are correct. |
| 0164 <br> 0165 <br> 0166 | $\begin{aligned} & 320265 \\ & 520265 \\ & 760400 \end{aligned}$ | dio temp sas temp hlt | Checks that contents of $1 O$ are correct. END OF 0 bit rotation Test. |
| $\begin{aligned} & 0167 \\ & 0170 \end{aligned}$ | $\begin{aligned} & 700266 \\ & 260173 \end{aligned}$ | law flip dap fastloops | Sets up loops for fast rotation. |
| $\begin{aligned} & 0171 \\ & 0172 \end{aligned}$ | $\begin{aligned} & 200274 \\ & 240275 \end{aligned}$ | lac number dac count | START OF rcl s9 high speed Test. Sets up location which counts the number of loops. |
| 0173 | 220000 | fastloops lio... | Loads 10 with test number. |
| $\begin{aligned} & 0174 \\ & 0175 \end{aligned}$ | $\begin{aligned} & 320265 \\ & 200265 \end{aligned}$ | fastleft dio temp lac temp | Sets contents of AC equal to 10 . |

PROGRAM LISTING
MAINDEC 1 - INSTRUCTION TEST PROGRAM 17 (continued)

| Location | Contents | Mnemonic Code | Remarks |
| :---: | :---: | :---: | :---: |
| 0176 | 663777 | rel s9 | Rotates combined registers 36 bits left. |
| 0177 | 663777 | rcl s9 |  |
| 0200 | 663777 | rcl s9 |  |
| 0201 | 663777 | rel s9 |  |
|  | $530173$ | sas ' fastloops | Checks that contents of AC are correct. |
| 0203 | 760400 |  |  |
| 0204 |  | dio temp | Checks that contents of 10 are correct. |
| 0205 | 520265 | sas temp |  |
| 0206 | 760400 |  |  |
| $\begin{aligned} & 0207 \\ & 0210 \end{aligned}$ | $\begin{aligned} & 460275 \\ & 600174 \end{aligned}$ | isp count <br> jmp fastleft | Leaves loop when it has been executed $2^{8}$ times. END OF rcl s9 high speed Test. |
| $\begin{aligned} & 0211 \\ & 0212 \end{aligned}$ | $\begin{aligned} & 200274 \\ & 240275 \end{aligned}$ | lac number dac count | START OF rer s9 high speed Test. Sers up location which counts the number of loops. |
| $\begin{aligned} & 0213 \\ & 0214 \end{aligned}$ | 320265 200265 | fastright dio temp lac temp | Sets contents of AC equal to 10. |
| 0215 | 673777 | rer 99 | Rotates combined registers right 36 bits . |
| 0216 | 673777 | rer s9 |  |
| 0217 | 673777 | rcr s9 |  |
| 0220 | 673777 | rer 99 |  |

PROGRAM LISTING
MAINDEC 1 - INSTRUCTION TEST PROGRAM 17 (continued)

| Location | Contents | Mnemonic Code | Remarks |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & 0221 \\ & 0222 \end{aligned}$ | 530173 <br> 760400 | sas ' fastloops hlt | Checks that contents of AC are correct. |
| $\begin{aligned} & 0223 \\ & 0224 \\ & 0225 \end{aligned}$ | $\begin{aligned} & 320265 \\ & 520265 \\ & 760400 \end{aligned}$ | dio temp <br> sas temp hlt | Checks that contents of IO are correct. |
| $\begin{aligned} & 0226 \\ & 0227 \end{aligned}$ | $\begin{aligned} & 460275 \\ & 600213 \end{aligned}$ | isp count <br> jmp fastright | Leaves loop when it has been executed $2^{8}$ times. END OF rcr s9 high speed Test. |
| $\begin{aligned} & 0230 \\ & 0231 \end{aligned}$ | $\begin{aligned} & 200274 \\ & 240275 \end{aligned}$ | lac number dac count | START OF rel s9 - rcr s9 high speed Test. Sets up location which counts the number of loops. |
| $\begin{aligned} & 0232 \\ & 0233 \end{aligned}$ | 320265 <br> 200265 | reverse dio temp lac temp | Sets contents of AC equal to contents of 10 . |
| 0234 0235 | $\begin{aligned} & 673777 \\ & 663777 \end{aligned}$ | rer s9 <br> rel s9 | Alternates combined nine-bit left and right rotations. |
| 0236 | 673777 | rcr s9 |  |
| 0237 | 663777 | $\mathrm{rcl} \mathrm{~s} 9$ |  |
| 0240 | 673777 | rer s9 |  |
| 0241 | 663777 | rel s9 |  |
| 0242 | 673777 | rcr s9 |  |
| 0243 | 663777 | rel s9 |  |

PROGRAM LISTING
MAINDEC 1 - INSTRUCTION TEST PROGRAM 17 (continued)

| Location | Contents | Mnemonic Code | Remarks |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & 0244 \\ & 0245 \end{aligned}$ | $\begin{aligned} & 530173 \\ & 760400 \end{aligned}$ | sas ' fastloops hlt | Checks that contents of AC are correct. |
| $\begin{aligned} & 0246 \\ & 0247 \\ & 0250 \end{aligned}$ | $\begin{aligned} & 320265 \\ & 520265 \\ & 760400 \end{aligned}$ | dio temp sas temp hit | Checks that contents of 10 are correct. |
| $\begin{aligned} & 0251 \\ & 0252 \end{aligned}$ | $\begin{aligned} & 460275 \\ & 600232 \end{aligned}$ | isp count <br> jmp reverse | Leaves loop when it has been executed $2^{8}$ times. END OF rel s9-rar s9 Test. |
| 0253 | 440173 | idx fastloops | Sets up the address of lio instruction so that the next test number is retrieved. |
| $\begin{aligned} & 0254 \\ & 0255 \end{aligned}$ | 520301 <br> 600173 | sas finish <br> jmp fastloops | Skips when all test numbers have been checked in the loops. |
| $\begin{aligned} & 0256 \\ & 0257 \\ & 0260 \end{aligned}$ | $\begin{aligned} & 640020 \\ & 600003 \\ & 607772 \end{aligned}$ | $\begin{aligned} & \text { szs } 20 \\ & \text { jmp start+2 } \\ & \text { imp } 7772 \end{aligned}$ | With SS2 on, program iterates. With SS2 off, program jumps to RIM loader and reads in the next program. |

PROGRAM. LISTING
MAINDEC 1 - INSTRUCTION TEST PROGRAM 17 (continued)

| Location | Contents | Mnemonic Code | Remarks |
| :---: | :---: | :---: | :---: |
| 0261 | 661001 | rall 661001 |  |
| 0262 | 662001 | rill 662001 |  |
| 0263 | 671001 | rarl 671001 |  |
| 0264 | 672001 | rirl 672001 |  |
| 0265 | 000000 | temp 000000 |  |
| 0266 | 000000 | flip 000000 | Test numbers used in high-speed loops for |
| 0267 | 777777 | 777777 | combined rotation. |
| 0270 | 000001 | one 000001 |  |
| 0271 | 777776 | 777776 |  |
| 0272 | 525252 | 525252 |  |
| 0273 | 525254 | 525254 |  |
| 0274 | 777000 | number 777000 |  |
| 0275 | 000000 | count 000000 |  |
| 0276 | 000777 | mask 000777 |  |
| 0277 | 662000 | lastleft 662000 |  |
| 0300 | 672000 | lastright 672000 |  |
| 0301 | 220274 | finish lio flip +6 |  |

PROGRAM LISTING
MAINDEC 1 - INSTRUCTION TEST PROGRAM 17 (continued)

| Location | Contents | Mnemonic Code | Remarks |
| :--- | :--- | :--- | :--- |
| 0302 | 777070 | test | 777070 |
| 0303 | 776161 | 776161 | Test numbers used in one-bit rotation. |
| 0304 | 774343 | 774343 |  |
| 0305 | 770707 | 770707 |  |
| 0306 | 761617 | 761617 |  |
| 0307 | 743437 | 743437 |  |
| 0310 | 707077 | 707077 |  |
| 0311 | 616177 | 616177 |  |
| 0312 | 434377 |  | 434377 |
| 0313 | 070777 |  | 070777 |
| 0314 | 777777 |  | 777777 |

## PROGRAM LISTING

## MAINDEC 1 - INSTRUCTION TEST PROGRAM 20

(Tests sal, sil, sar, sir, scl, scr)

| Location | Contents | Mnemonic Code | Remarks |
| :---: | :---: | :---: | :---: |
| 0000 | 000020 | 000020 | Program number |
| $\begin{aligned} & 0001 \\ & 0002 \end{aligned}$ | $\begin{aligned} & 640010 \\ & 760400 \end{aligned}$ | $\begin{gathered} \text { start szs } 10 \\ \text { hlt } \end{gathered}$ | With SSI on, program halts after reading in. |
| $\begin{aligned} & 0003 \\ & 0004 \end{aligned}$ | $\begin{aligned} & 200077 \\ & 220077 \end{aligned}$ | lac test lio test | START OF sal and sil Test. Loads AC and 10 with test number 377777 . |
| $\begin{aligned} & 0005 \\ & 0006 \end{aligned}$ | 665777 <br> 665377 | sal s9 <br> sal s8 | Shifts AC left 17 bits. |
| $\begin{aligned} & 0007 \\ & 0010 \end{aligned}$ | 666777 666377 | sil s9 <br> sil s8 | Shifts 10 left 17 bits. |
| $\begin{aligned} & 0011 \\ & 0012 \end{aligned}$ | 640100 <br> 760400 | sza <br> hlt | Checks that 0 's were shifted into AC through bit 17 and that the sign bit was not changed. |
| 0013 <br> 0014 <br> 0015 | $\begin{aligned} & 320106 \\ & 520106 \\ & 760400 \end{aligned}$ | dio temp <br> sas temp <br> hlt | Checks that 0 's were shifted into 10 through bit 17 and that the sign bit was not changed. END OF sal and sil Test. |
| $\begin{aligned} & 0016 \\ & 0017 \end{aligned}$ | $\begin{aligned} & 200077 \\ & 220077 \end{aligned}$ | lac test <br> lio test | START OF sar and sir Test. Loads AC and 10 with 377777. |

## PROGRAM LISTING

MAINDEC 1-INSTRUCTION TEST PROGRAM 20 (continued)

| Location | Contents | Mnemonic Code | Remarks |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & 0020 \\ & 0021 \end{aligned}$ | $\begin{aligned} & 675777 \\ & 675377 \end{aligned}$ | $\begin{aligned} & \text { sar } 59 \\ & \text { sar } 58 \end{aligned}$ | Shifts AC right 17 places. |
| $\begin{aligned} & 0022 \\ & 0023 \end{aligned}$ | $\begin{aligned} & 676777 \\ & 676377 \end{aligned}$ | $\begin{aligned} & \operatorname{sir} \mathrm{s} 9 \\ & \text { sir } 58 \end{aligned}$ | Shifts 10 right 17 places |
| $\begin{aligned} & 0024 \\ & 0025 \end{aligned}$ | 640100 <br> 760400 | $\begin{aligned} & \text { sza } \\ & \text { hlt } \end{aligned}$ | Checks that sign bit shifts into bit 1 of the $A C$. |
| $\begin{aligned} & 0026 \\ & 0027 \\ & 0030 \end{aligned}$ | $\begin{aligned} & 320106 \\ & 520106 \\ & 760400 \end{aligned}$ | dio temp sas temp hlt | Checks that sign bit shifts into bit 1 of the 10. |
| $\begin{aligned} & 0031 \\ & 0032 \end{aligned}$ | $\begin{aligned} & 200104 \\ & 220104 \end{aligned}$ | lac test +5 <br> lio test +5 | Loads AC and 10 with 400000. |
| $\begin{aligned} & 0033 \\ & 0034 \end{aligned}$ | $\begin{aligned} & 675777 \\ & 675377 \end{aligned}$ | sar 59 <br> sar s8 | Shifts AC right 17 bits |
| $\begin{aligned} & 0035 \\ & 0036 \end{aligned}$ | $\begin{aligned} & 676777 \\ & 676377 \end{aligned}$ | sir 59 <br> sir 58 | Shifts 10 right 17 bits . |
| $\begin{aligned} & 0037 \\ & 0040 \\ & 0041 \end{aligned}$ | $\begin{aligned} & 761000 \\ & 640100 \\ & 760400 \end{aligned}$ | cma <br> sza <br> hlt | Checks that the sign bit was shifted 17 times into bit 1 of $A C$. |

## PROGRAM LISTING

MAINDEC 1 - INSTRUCTION TEST PROGRAM 20 (continued)

| Location | Contents | Mnemonic Code | Remarks |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & 0042 \\ & 0043 \\ & 0044 \\ & 0045 \end{aligned}$ | $\begin{aligned} & 761000 \\ & 320106 \\ & 520106 \\ & 760400 \end{aligned}$ | cma dio temp sas temp hlt | Checks that the sign bit was shifted 17 times into bit 1 of IO. END OF sar and sir Test. |
| $\begin{aligned} & 0046 \\ & 0047 \end{aligned}$ | $\begin{aligned} & 200077 \\ & 220077 \end{aligned}$ | lac tes $\dagger$ lio test | START OF scl Test. Loads AC and IO with the number 377777 . |
| 0050 | 667001 | scl si | Shifts the combined registers left one bit. |
| $\begin{aligned} & 0051 \\ & 0052 \end{aligned}$ | $\begin{aligned} & 520100 \\ & 760400 \end{aligned}$ | $\begin{aligned} & \text { sas test }+1 \\ & \text { hlt } \end{aligned}$ | Checks that $1 O_{0}$ was shifted into $A C_{17}{ }^{\circ}$ |
| $\begin{aligned} & 0053 \\ & 0054 \\ & 0055 \\ & 0056 \end{aligned}$ | 320106 200101 <br> 520106 <br> 760400 | dio temp lac test+2 <br> sas temp <br> hlt | Checks that $10_{1}$ was shifted into $10_{0}$. END OF scl Test. |
| $\begin{aligned} & 0057 \\ & 0060 \end{aligned}$ | $\begin{aligned} & 200077 \\ & 220077 \end{aligned}$ | lac test lio tes $\dagger$ | START OF scr Test. Loads AC and 10 with the number 377777 . |
| 0061 | 677001 | scr sl | Shifts combined registers right one bit. |
| $\begin{aligned} & 0062 \\ & 0063 \end{aligned}$ | 520102 760400 | $\begin{aligned} & \text { sas test }+3 \\ & \text { hlt } \end{aligned}$ | Checks AC for correct contents. |

## PROGRAM LISTING

MAINDEC 1 - INSTRUCTION TEST PROGRAM 20 (continued)

| Location | Contents | Mnemo | nic Code | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| 0064 <br> 0065 <br> 0066 <br> 0067 | 320106 <br> 200103 <br> 520106 <br> 760400 |  | dio temp lac test+4 <br> sas temp hlt | Checks that $A C_{17}$ was shifted into $1 O_{0}$ and that $1 O_{0}$ was shifted into $1 O_{1}$. END OF scr Test. |
| $\begin{aligned} & 0070 \\ & 0071 \end{aligned}$ | $\begin{aligned} & 640020 \\ & 600003 \end{aligned}$ |  | $\text { szs } 20$ <br> jmpstart+2 | With SS2 on, program iterates. With SS2 off program enters sequence which signifies completion of instruction test. |
| $\begin{aligned} & 0072 \\ & 0073 \end{aligned}$ | $\begin{aligned} & 200105 \\ & 761000 \end{aligned}$ |  | lac last cma | Loads AC with the number 000777. |
| 0074 | 220105 |  | lio last | Loads 10 with the number 777000 . |
| 0075 | 760017 |  | stf 7 | Sets all program flags. |
| 0076 | 600000 |  | jmp 0000 | Loads MB with program number; sets MA equal to 0 ; sets $P C$ equal to 1 , and halts. END OF the Instruction Test. |
| 0077 | 377777 | test | 377777 |  |
| 0100 | 377776 |  | 377776 |  |
| 0101 | 777776 |  | 777776 |  |
| 0102 | 177777 |  | 177777 |  |
| 0103 | 577777 |  | 577777 |  |
| 0104 | 400000 |  | 400000 |  |
| 0105 | 777000 | last | 777000 |  |
| 0106 | 000000 | temp | 000000 |  |

