

.REM_

IDENTIFICATION

PRODUCT CODE: AC-E929B-MC
PRODUCT NAME: CXKWDBO KW11-K MODULE
PRODUCT DATE: SEPTEMBER 1978
MAINTAINER: DEC/X11 SUPPORT GROUP

THE INFORMATION IN THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT CORPORATION. DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR ANY ERRORS THAT MAY APPEAR IN THIS MANUAL.

THE SOFTWARE DESCRIBED IN THIS DOCUMENT IS FURNISHED TO THE PURCHASER UNDER A LICENSE FOR USE ON A SINGLE COMPUTER SYSTEM AND CAN BE COPIED (WITH INCLUSION OF DIGITALS COPYRIGHT NOTICE) ONLY FOR USE IN SUCH SYSTEM, EXCEPT AS MAY OTHERWISE BE PROVIDED IN WRITING BY DIGITAL.

DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS SOFTWARE ON EQUIPMENT THAT IS NOT SUPPLIED BY DIGITAL.

COPYRIGHT (C) 1976,1978 DIGITAL EQUIPMENT CORPORATION

1.0 ABSTRACT

THE KWD IS AN IOMOD THAT EXERCISES THE KW11K DUAL REAL TIME CLOCK. ON START IT EXERCISES THE CSRS AND PRESET BUFFERS OF BOTH CLOCKS. ON RESET AND AFTER ENDPASS, IT EXERCISES EACH CLOCK SEPARATELY AND TOGETHER AT EACH OF THEIR BASIC RATES.

2.0 REQUIREMENTS

HARDWARE: ONE KW11-K

STORAGE:: KWD REQUIRES:

1. DECIMAL WORDS: 838
2. OCTAL WORDS: 1506
3. OCTAL BYTES: 3214

3.0 PASS DEFINITION

ONE PASS OF THE KWD MODULE CONSISTS OF GENERATING INTERRUPTS FOR ONE SECOND AT EACH CLOCKS RATES, TOGETHER AND SEPARATE, UNTIL 60 SECONDS HAVE ELAPSED.

4.0 EXECUTION TIME

ONE PASS OF THE KWD MODULE RUNNING ALONE TAKES APPROXIMATELY ONE MINUTE.

5.0 CONFIGURATION REQUIREMENTS

DEFAULT PARAMETERS:

DEVADR: 170404, VECTOR 344, BR1: 6

DEVcnt: 1, SR1: 0

REQUIRED PARAMETERS:

NONE

6.0 DEVICE/OUTPUT SET-UP:

GROUND SCHMITT TRIGGER INPUTS #1,2,3

7.0 MODULE OPERATION

TEST SEQUENCE:

1. (START) BIT EXERCISE CSR,PRESET REGISTER OF CLOCK A.
2. BIT EXERCISE CSR,PRESET REGISTER OF CLOCK B.

(RESTART) COUNT TESTS USING INTERRUPTS COUNT INTERRUPTS WILL OCCUR IN ONE SECOND AND ADVANCE THE TEST TO THE NEXT RATE.

AFTER A RATE HAS BEEN SELECTED, A CHECK IS MADE TO SEE IF THE OPERATOR HAS INHIBITED THAT RATE FROM TEST. IF NOT, CONTROL IS TRANSFERRED TO THE PARTICULAR RATE ROUTINE (LISTED BELOW). EACH RATE ROUTINE MUST PRELOAD THE BUFFER REGISTER OF CLOCKS A AND B TO THE COUNT THAT WILL CAUSE IT TO INTERRUPT IN ONE SECOND. AFTER THE BUFFER IS LOADED, THE CSR IS LOADED WITH THE PROPER BITS THAT SELECT THE RATE.

CLOCK B INTERRUPTS ALMOST IMMEDIATELY SINCE ITS BUFFER REGISTER IS ONLY 8 BITS LONG AND CAN NOT HOLD A LARGE PRESET NUMBER. WHEN CLOCK A INTERRUPTS IT CHECKS TO SEE IF CLOCK B HAS INTERRUPTED IF NOT, IT REPORTS AN ERROR.

- A. COUNT TEST CLOCK A RATE 1MHZ.
CLOCK B RATE 1 MHZ
- B. CLOCK A RATE: 100KHZ
CLOCK B RATE: 100KHZ
- C. CLOCK A RATE: 10KHZ
CLOCK B RATE: 10KHZ
- D. CLOCK A RATE: 1KHZ
CLOCK B RATE: 1KHZ
- E. CLOCK A RATE: 100HZ
CLOCK B RATE: 100HZ
- F. CLOCK A RATE: LINE FREQ.
CLOCK B RATE: LINE FREQ.
- G. CLOCK A RATE: PSEUDO RANDOM (1 OF 3 RATES)
CLOCK B RATE: PSEUDO RANDOM (1 OF 3 RATES)
- H. CLOCK A RATE: OVERFLOW CLOCK B

KWDB DEC/X11 SYSTEM EXERCISER MODULE
KKWDB0.P11 12-OCT-78 12:06

MACY11 30A(1052) 12-OCT-78 16:46 PAGE 5

CLOCK B RATE: 1MHZ

SEQ 0004

8.0 OPERATION OPTIONS

VALID SRI VALUES

SRI BIT	ENABLE/DISABLE	FUNCTION
0	0	ENABLE TESTING 1MHZ
	1	DISABLE TESTING 1MHZ
1	0	ENABLE TESTING 100KHZ
	1	DISABLE TESTING 100KHZ
2	0	ENABLE TESTING 10KHZ
	1	DISABLE TESTING 10KHZ
3	0	ENABLE TESTING 1KHZ
	1	DISABLE TESTING 1KHZ
4	0	ENABLE TESTING 100HZ
	1	DISABLE TESTING 100HZ
5	0	*ENABLE TESTING RANDOM
	1	DISABLE TESTING RANDOM
6	0	ENABLE TESTING LINE FREQ
	1	DISABLE TESTING LINE FREQ
7	0	*ENABLE TESTING OVERFLOW B
	1	DISABLE TESTING OVERFLOW B

*NOTE: IF RANDOM RATE OR OVERFLOW B RATE IS SELECTED, THEN AN SRI BIT DISABLING A PARTICULAR RATE WILL BE IGNORED.

9.0 NON-STANDARD PRINTOUTS:

ALL PRINTOUTS HAVE THE STANDARD FORMATS DESCRIBED IN THE DEC/X11 DOCUMENT.

```
197 000000* IOMOD <KWDB >,170404,344,6,6,60,102
198 000000* MODULE 140000,KWDB,170404,344,6,6,60,102
199 TITLE KWDB DEC/X11 SYSTEM EXERCISER MODULE
200 DDICOM VERSION 6 23-MAY-78
201 .LIST BIN
202 *****
203 DECTH:
204 000000* 053513 041104 040 MODNAM: .ASCII /KWDB / ;MODULE NAME.
205 000005* 000 XFLAG: .BYTE OPEN ;USED TO KEEP TRACK OF WBUFF USAGE
206 000006* 170404 ADDR: 170404+0 ;1ST DEVICE ADDR.
207 000010* 000344 VECTOR: 344+0 ;1ST DEVICE VECTOR.
208 000011* 300 BR1: .BYTE PRTV6+0 ;1ST BR LEVEL.
209 000013* 300 BR2: .BYTE PRTV6+0 ;2ND BR LEVEL.
210 000014* 000001 DVID1: +1 ;DEVICE INDICATOR 1.
211 000016* 000000 SR1: OPEN ;SWITCH REGISTER 1
212 000020* 000000 SR2: OPEN ;SWITCH REGISTER 2
213 000022* 000000 SR3: OPEN ;SWITCH REGISTER 3
214 000024* 000000 SR4: OPEN ;SWITCH REGISTER 4
215 *****
216 000026* 140000 STAT: 140000 ;STATUS WORD
217 000030* 000266 INIT: START ;MODULE START ADDR.
218 000032* 000224 SPOINT: MODSP ;MODULE STACK POINTER.
219 000036* 000074 PASCNT: 0 ;PASS COUNTER
220 000038* 000074 ICOUNT: 60. ;# OF ITERATIONS PER PASS=60.
221 000040* 000000 SOFCNT: 0 ;LOC TO COUNT ITERATIONS
222 000042* 000000 HRDCHT: 0 ;LOC TO SAVE TOTAL SOFT ERRORS
223 000044* 000000 HRDPAS: 0 ;LOC TO SAVE TOTAL HARD ERRORS
224 000046* 000000 SYSPAS: 0 ;LOC TO SAVE SOFT ERRORS PER PASS
225 000050* 000000 HRDPAS: 0 ;LOC TO SAVE HARD ERRORS PER PASS
226 000052* 000000 SYSCNT: 0 ;# OF SYS ERRORS ACCUMULATED
227 000054* 000000 RANUM: 0 ;HOLDS RANDOM # WHEN RAND MACRO IS CALLED
228 000056* 000000 COUNTG: 0 ;RESERVED FOR MONITOR USE
229 000058* 000000 RES1: 0 ;RESERVED FOR MONITOR USE
230 000060* 000000 RES2: 0 ;RESERVED FOR MONITOR USE
231 000062* 000000 SVR0: OPEN ;LOC TO SAVE R0.
232 000064* 000000 SVR1: OPEN ;LOC TO SAVE R1.
233 000066* 000000 SVR2: OPEN ;LOC TO SAVE R2.
234 000070* 000000 SVR3: OPEN ;LOC TO SAVE R3.
235 000072* 000000 SVR4: OPEN ;LOC TO SAVE R4.
236 000074* 000000 SVR5: OPEN ;LOC TO SAVE R5.
237 000076* 000000 SVR6: OPEN ;LOC TO SAVE R6.
238 000100* 000000 CSRA: OPEN ;ADDR OF CURRENT CSR.
239 000102* 000000 SBADR: OPEN ;ADDR OF GOOD DATA, OR
240 000104* 000000 ACSR: OPEN ;CONTENTS OF CSR.
241 000106* 000000 WASADR: OPEN ;ADDR OF BAD DATA, OR
242 000108* 000000 ASTAT: OPEN ;STATUS REG CONTENTS.
243 000110* 000000 ERRTP: OPEN ;TYPE OF ERROR
244 000112* 000000 ASB: OPEN ;EXPECTED DATA.
245 000114* 000000 AWAS: OPEN ;ACTUAL DATA.
246 000116* 002014 RSTRT: RSTRT ;RESTART ADDRESS AFTER END OF PASS
247 000118* 000000 WDT0: OPEN ;WORDS TO MEMORY PER ITERATION
248 000120* 000000 WDFR: OPEN ;WORDS FROM MEMORY PER ITERATION
249 000122* 000000 INTR: OPEN ;# OF INTERRUPTS PER ITERATION
250 000124* 000102 IDNUM: 102 ;MODULE IDENTIFICATION NUMBER=102
251 .REPT SPSIZ ;MODULE STACK STARTS HERE.
252 .NLIST
```

```
253 .WORD 0
254 .LIST
255 .ENDR
256 000224* MODSP:
257 *****
```

```

258 ;MODULE REQUIRED REGISTERS - SET UP BY THIS MODULE.
259
260 ASR: .WORD 170404 ;CLOCK A STATUS REG.
261 ABR: .WORD 170406 ;CLOCK A BUFFER REG.
262 ACR: .WORD 170430 ;CLOCK A COUNT REG.
263
264 BSR: .WORD 170432 ;CLOCK B STATUS REG.
265 BBR: .WORD 170434 ;CLOCK B BUFFER REG.
266 BCR: .WORD 170436 ;CLOCK B COUNT REG.
267
268 AVECT: .WORD 344 ;CLOCK A INTERRUPT VECTOR.
269 AVECT2: .WORD 346
270
271 BVECT: .WORD 364 ;CLOCK B INTERRUPT VECTOR.
272 BVECT2: .WORD 366
273
274
275 RATEP: .WORD 1 ;POINTS TO CURRENT RATE
276 OFF: .WORD 0 ;OFFSET TO TAKE US TO RATE ROUTINE
277 RAN: .WORD 0 ;RANDOM NUMBER.
278 RANB: .WORD 0 ;RANDOM NUMBER.
279 RAND: .WORD 0 ;RANDOM NUMBER.
280 AIFLG: .WORD 0 ;FLAG TO SHOW THAT CLOCK A HAS INTERRUPTED.
281 BIFLG: .WORD 0 ;FLAG TO SHOW THAT CLOCK B HAS INTERRUPTED.
282 TRV: 0 ;*****
283
284 000266* 012767 000010 177612 START: MOV #8,ERRTYP ;B INTERRUPTS/ITERATION
285
286 000274* 016767 177506 177722 MOV ADDR,ASR ;GET BASE ADDR.
287 000302* 016767 177502 177730 MOV VECTOR,AVECT ;GET BASE VECTOR ADDR.
288
289 000310* 016700 177710 MOV ASR,RO ;NOW WE'RE GONNA FIX
290 000314* 062700 000002 ADD #2,RO ;ALL CLOCK ADDRESSES BASED ON ASR.
291 000320* 010067 177702 MOV RO,ABR
292 000324* 062700 000002 ADD #2,ABR
293 000330* 010067 177694 MOV RO,ACR
294 000334* 062700 000002 ADD #2,RO
295 000340* 010067 177686 MOV RO,BSP
296 000344* 062700 000002 ADD #2,RO
297 000350* 010067 177680 MOV RO,BBR
298 000354* 062700 000002 ADD #2,RO
299 000360* 010067 177652 MOV RO,RCP
300
301 000364* 016700 177650 MOV AVECT,RO ;NOW FIX VECTOR ADDRESSES
302 000370* 062700 000002 ADD #20,RO
303 000374* 010067 177644 MOV RO,BVECT
304 000400* 016767 177634 MOV AVECT,BVECT2 177634
305 000404* 062767 177626 ADD BVECT,BVECT2
306 000410* 062767 177624 MOV BVECT,BVECT2 177624
307 000422* 062767 000002 ADD #2,BVECT2 177616
308
309 ;*
310 ;*LOGIC TEST #1 BE SURE A CLOCK EXISTS AT THE
311 ;*SPECIFIED ADDR. IF NO CLOCK, THEN A
312 ;*DEC/X11 SYS ERROR WILL OCCUR.
313 ;*

```

```

314
315 000430* 005777 177570 LOG1: TST @ASR ;ADDRESS THE CLOCK. IF SYS ERRCR
316 ;OCCURS, THEN CLOCK DID NOT
317 ;RETURN SLAVE-SYN WHEN
318 ;ADDRESSED.
319
320 ;*
321 ;*LOGIC TEST #2. MAKE SURE CLOCK A CSR BITS
322 ;*15,13,8,6,3, AND 1 CAN BE SET + CLEARED.
323 ;*
324
325 000434* 012767 120512 177442 LOG2: MOV #120512,ASTAT ;GENERATE + RECORD PATTERN TO BE USED.
326 000442* 016777 177436 MOV ASTAT,@ASR ;SET THEM IN CSR OF CLOCK A.
327 000450* 012767 177550 MOV @ASR,ACSR ;READ THEM BACK
328 000456* 026767 177422 CMP ASTAT,ACSR ;DID THEY ALL SET?
329 BEQ #2 ;YES - GO TO NEXT TEST.
330 000466* 104407 000000* BREAKS,BEGIN ;TEMPORARY RETURN TO MONITOR....
331 000472* 104407 000000* BREAKS,BEGIN ;THEN CONTINUE AT NEXT INSTRUCTION.
332
333 15: 000476* 016767 177522 177374 MOV ASR,CSRA ;RECORD CSR'S ADDR
334 000504* 012767 000025 177374 MOV #25,ERRTYP ;BIT STUCK
335 *****
336 000512* 104405 000000* 000000 HDRERS,BEGIN,NULL ;PATTERN 120512 FAILED
337 *****
338
339 25: 000520* 005077 177590 CLR @ASR ;TRY CLEARING THE BITS
340 000524* 017767 177474 MOV @ASR,ACSR ;READ IT BACK.
341 BEQ LOG3 ;IF ZERO CSR GOOD.
342 000534* 104407 000000* BREAKS,BEGIN ;TEMPORARY RETURN TO MONITOR....
343 000540* 104407 000000* BREAKS,BEGIN ;THEN CONTINUE AT NEXT INSTRUCTION.
344
345 35: 000544* 005067 177334 CLR ASTAT ;EXPECT ZERO CSR.
346 000550* 016767 177450 MOV ASR,CSRA ;RECORD CSR'S ADDR.
347 000556* 012767 000025 177322 MOV #25,ERRTYP ;BIT STUCK
348 *****
349 000564* 104405 000000* 000000 HDRERS,BEGIN,NULL ;CSR FAILED TO CLEAR
350 *****
351
352 ;*
353 ;*LOGIC TEST #3. MAKE SURE CLOCK A CSR BITS
354 ;*14,9,7,5,2, AND 0 CAN BE SET + CLEARED.
355 ;*
356
357 000572* 012767 041245 177304 LOG3: MOV #41245,ASTAT ;GENERATE + RECORD PATTERN TO BE USED.
358 000600* 016777 177300 MOV ASTAT,@ASR ;SET THEM IN CSR OF CLOCK A.
359 000606* 017767 177412 MOV @ASR,ACSR ;READ THEM BACK
360 000614* 026767 177264 CMP ASTAT,ACSR ;DID THEY ALL SET?
361 BEQ #2 ;YES - GO TO NEXT TEST.
362 000624* 104407 000000* BREAKS,BEGIN ;TEMPORARY RETURN TO MONITOR....
363 000630* 104407 000000* BREAKS,BEGIN ;THEN CONTINUE AT NEXT INSTRUCTION.
364
365 15: 000634* 016767 177364 MOV ASR,CSRA ;RECORD CSR'S ADDR.
366 000642* 012767 000025 177236 MOV #25,ERRTYP ;BIT STUCK
367 *****
368 000650* 104405 000000* 000000 HDRERS,BEGIN,NULL ;CSR PATTERN 41245 FAILED
369 *****

```

```
370 000656 005077 177342 177212 2S: CLR QASR ;TRY CLEARING THE BITS
371 000657 017767 177336 ;READ IT BACK
372 000670 001417 BEQ LOG4 ;IF ZERO CSR GOOD.
373 000672 104407 000000 BREAKS,BEGIN ;TEMPORARY RETURN TO MONITOR...
374 000676 104407 000000 BREAKS,BEGIN ;THEN CONTINUE AT NEXT INSTRUCTION.
375 000700 005067 177176 CLR ASTAT ;EXPECT ZERO CSR.
376 000706 016767 177312 177164 3S: MOV ASR,CSRA ;RECORD CSR'S ADDR.
377 000714 012767 000025 177164 MOV #25,ERRTYP ;BIT STUCK
378 ***** ;*****
379 HRDERS,BEGIN,NULL ;CSR FAILED TO CLEAR
380 ***** ;*****
381 ;*
382 ;*LOGIC TEST #4. MAKE SURE CLOCK B CSR BITS
383 ;*1,6,4, AND 2 CAN BE SET + CLEARED.
384 ;*
385
386
387
388 000730 012767 004124 177146 LOG4: MOV #4124,ASTAT ;GENERATE + RECORD PATTERN TO BE USED.
389 000736 016777 177142 177266 MOV ASTAT,QBSR ;SET THEM IN CSR OF CLOCK B.
390 000744 017767 177262 177130 MOV QBSR,ACSR ;READ THEM BACK
391 000750 026767 177126 177122 CMP ASTAT,ACSR ;DID THEY ALL SET?
392 000760 001415 BEQ 25 ;YES - GO TO NEXT TEST.
393 000762 104407 000000 BREAKS,BEGIN ;TEMPORARY RETURN TO MONITOR...
394 000766 104407 000000 BREAKS,BEGIN ;THEN CONTINUE AT NEXT INSTRUCTION.
395
396
397 000772 016767 177234 177100 1S: MOV BSR,CSRA ;RECORD CSR'S ADDR.
398 001000 012767 000025 177100 MOV #25,ERRTYP ;BIT STUCK
399 ***** ;*****
400 HRDERS,BEGIN,NULL ;CSR PATTERN 4124 FAILED
401 ***** ;*****
402
403
404 001014 005077 177212 177054 2S: CLR QBSR ;TRY CLEARING THE BITS
405 001020 017767 177206 ;READ IT BACK
406 001030 104407 000000 BREAKS,BEGIN ;TEMPORARY RETURN TO MONITOR...
407 001034 104407 000000 BREAKS,BEGIN ;THEN CONTINUE AT NEXT INSTRUCTION.
408 001040 005067 177040 3S: CLR ASTAT ;EXPECT ZERO CSR.
409 001044 016767 177162 177026 MOV ASR,CSRA ;RECORD CSR ADDR.
410 001052 012767 000025 177026 MOV #25,ERRTYP ;BIT STUCK
411 ***** ;*****
412 HRDERS,BEGIN,NULL ;CSR FAILED TO CLEAR
413 ***** ;*****
414 ;*
415 ;*LOGIC TEST #5. MAKE SURE CLOCK B CSR BITS
416 ;*7,3,1, AND 0 CAN BE SET + CLEARED.
417 ;*
418
419
420 001066 012767 000253 177010 LOG5: MOV #253,ASTAT ;GENERATE + RECORD PATTERN TO BE USED.
421 001074 017767 177004 177130 MOV ASTAT,QBSR ;SET THEM IN CSR OF CLOCK B.
422 001102 017767 177124 176712 MOV QBSR,ACSR ;READ THEM BACK
423 001110 026767 176770 176764 CMP ASTAT,ACSR ;DID THEY ALL SET?
424 001116 001415 BEQ 25 ;YES - GO TO NEXT TEST.
425 001124 104407 000000 BREAKS,BEGIN ;TEMPORARY RETURN TO MONITOR...
426 001130 001130 1S: BREAKS,BEGIN ;THEN CONTINUE AT NEXT INSTRUCTION.
```

```
426 001130 016767 177076 176742 MOV BSR,CSRA ;RECORD CSR'S ADDR.
427 001136 012767 000025 176742 MOV #25,ERRTYP ;BIT STUCK
428 ***** ;*****
429 HRDERS,BEGIN,NULL ;CSR PATTERN 253 FAILED
430 ***** ;*****
431
432
433 001152 005077 177054 176716 2S: CLR QBSR ;TRY CLEARING THE BITS
434 001156 017767 177050 ;READ IT BACK
435 001164 001417 BEQ LOG6 ;IF ZERO CSR GOOD.
436 001169 104407 000000 BREAKS,BEGIN ;TEMPORARY RETURN TO MONITOR...
437 001176 104407 000000 BREAKS,BEGIN ;THEN CONTINUE AT NEXT INSTRUCTION.
438 001176 005067 176702 3S: CLR ASTAT ;EXPECT ZERO CSR.
439 001202 016767 177024 176670 MOV ASR,CSRA ;RECORD CSR'S ADDR.
440 001210 012767 000025 176670 MOV #25,ERRTYP ;BIT STUCK
441 ***** ;*****
442 HRDERS,BEGIN,NULL ;CSR FAILED TO CLEAR
443 ***** ;*****
444 ;*
445 ;*LOGIC TEST #6. MAKE SURE CLOCK A BUFFER REG
446 ;*PATTERN 125252 CAN BE SET + CLEARED.
447 ;*
448
449
450 001224 012767 125252 176652 LOG6: MOV #125252,ASTAT ;GENERATE + RECORD PATTERN TO BE USED.
451 001232 016777 176646 176766 MOV ASTAT,QABR ;SET THEM IN BUFFER REG OF CLOCK A.
452 001240 017767 176762 176634 MOV QABR,ACSR ;READ THEM BACK
453 001244 026767 176632 176626 CMP ASTAT,ACSR ;DID THEY ALL SET?
454 001254 001415 BEQ 25 ;YES - GO TO NEXT TEST.
455 001256 104407 000000 BREAKS,BEGIN ;TEMPORARY RETURN TO MONITOR...
456 001262 104407 000000 BREAKS,BEGIN ;THEN CONTINUE AT NEXT INSTRUCTION.
457
458
459 001266 016767 176734 176604 1S: MOV ABR,CSRA ;RECORD ADDR. OF BUFFER REG.
460 001274 012767 000025 176604 MOV #25,ERRTYP ;BIT STUCK
461 ***** ;*****
462 HRDERS,BEGIN,NULL ;BUFFER REG PATTERN 125252 FAILED
463 ***** ;*****
464
465
466 001310 005077 176712 176560 2S: CLR QABR ;TRY CLEARING THE BITS
467 001314 017767 176706 ;READ IT BACK
468 001322 001417 BEQ LOG7 ;IF ZERO BUFFER GOOD.
469 001324 104407 000000 BREAKS,BEGIN ;TEMPORARY RETURN TO MONITOR...
470 001330 104407 000000 BREAKS,BEGIN ;THEN CONTINUE AT NEXT INSTRUCTION.
471 001340 005067 176544 3S: CLR ASTAT ;EXPECT ZERO BUFFER.
472 001346 016767 176662 176532 MOV ABR,CSRA ;RECORD ADDR. OF BUFFER REG.
473 001346 012767 000025 176532 MOV #25,ERRTYP ;BIT STUCK
474 ***** ;*****
475 HRDERS,BEGIN,NULL ;BUFFER REG A FAILED TO CLEAR
476 ***** ;*****
477 ;*
478 ;*LOGIC TEST #7. MAKE SURE CLOCK A BUFFER REG
479 ;*PATTERN 052525 CAN BE SET + CLEARED.
480 ;*
481
482 001362 012767 052525 176514 LOG7: MOV #052525,ASTAT ;GENERATE + RECORD PATTERN TO BE USED.
483 001370 016777 176510 176630 MOV ASTAT,QABR ;SET THEM IN BUFFER OF CLOCK A.
```



```
482 001376 017767 176624 176476      MOV  @ABR,ACSR      ;READ THEM BACK
483 001404 026767 176474 176470      CMP  ASTAT,ACSR    ;DID THEY ALL SET?
484 001412 001415                    BEQ  ZS              ;YES - GO TO NEXT TEST.
485 001414 104407 000000 000000      BREAKS,BEGIN       ;TEMPORARY RETURN TO MONITOR...
486 001424 104407 000000 000000      BREAKS,BEGIN       ;THEN CONTINUE AT NEXT INSTRUCTION.
487
488 001424 016767 176576 176446      1$: MOV  ABR,CSRA      ;RECORD BUFFER REG ADDR.
489 001432 012767 000025 176446      MOV  #25,ERRTYP    ;BIT STUCK
490
491 001440 104405 000000 000000      HDRS,REGIN,NULL    ;*****
492 ;*****
493 ;*****
494 ;*****
495 ;*****
496 ;*****
497 ;*****
498 ;*****
499 ;*****
500 001476 016767 176524 176374      MOV  ABR,CSRA      ;RECORD BUFFER REG A ADDR.
501 001504 012767 000025 176374      MOV  #25,ERRTYP    ;BIT STUCK
502 ;*****
503 ;*****
504 ;*****
505 ;*****
506 ;*****
507 ;*****
508 ;*****
509 ;*****
510 ;*****
511 001520 012767 000252 176356      LOG8: MOV #252,ASTAT    ;GENERATE + RECORD PATTERN TO BE USED.
512 001526 016777 176352 176500      MOV  ASTAT,@BBR    ;SET THEM IN BUFFER OF CLOCK B.
513 001534 017767 176474 176340      MOV  @BBR,ACSR     ;READ THEM BACK
514 001542 026767 176336 176332      CMP  ASTAT,ACSR    ;DID THEY ALL SET?
515 001552 001415                    BEQ  ZS              ;YES - GO TO NEXT TEST.
516 001552 104407 000000 000000      BREAKS,BEGIN       ;TEMPORARY RETURN TO MONITOR...
517 001556 104407 000000 000000      BREAKS,BEGIN       ;THEN CONTINUE AT NEXT INSTRUCTION.
518
519 001562 016767 176446 176310      1$: MOV  BBR,CSRA      ;RECORD BUFFER REG B ADDR
520 001570 012767 000025 176310      MOV  #25,ERRTYP    ;BIT STUCK
521 ;*****
522 ;*****
523 ;*****
524 ;*****
525 ;*****
526 ;*****
527 ;*****
528 ;*****
529 ;*****
530 001604 005077 176424 176264      2$: CLR  @BBR          ;TRY CLEARING THE BITS
531 001610 017767 176420 176264      MOV  @BBR,ACSR     ;READ IT BACK
532 001620 001415                    BEQ  ZS              ;IF ZERO BUFFER GOOD.
533 001620 104407 000000 000000      BREAKS,BEGIN       ;TEMPORARY RETURN TO MONITOR...
534 001624 104407 000000 000000      BREAKS,BEGIN       ;THEN CONTINUE AT NEXT INSTRUCTION.
535 001630 005067 176250 176236      3$: CLR  ASTAT        ;EXPECT ZERO BUFFER
536 001634 016767 176374 176236      MOV  BBR,CSRA      ;RECORD BUFFER REG ADDR.
537 001642 012767 000025 176236      MOV  #25,ERRTYP    ;BIT STUCK
538 ;*****
539 ;*****
540 ;*****
541 ;*****
542 ;*****
543 ;*****
544 ;*****
545 ;*****
546 ;*****
547 001650 104405 000000 000000      HDRS,REGIN,NULL    ;*****
548 ;*****
549 ;*****
550 ;*****
551 ;*****
552 ;*****
553 ;*****
554 ;*****
555 ;*****
556 ;*****
557 ;*****
558 ;*****
559 ;*****
560 ;*****
561 ;*****
562 ;*****
563 ;*****
564 ;*****
565 ;*****
566 ;*****
567 ;*****
568 ;*****
569 ;*****
570 ;*****
571 ;*****
572 ;*****
573 ;*****
574 ;*****
575 ;*****
576 ;*****
577 ;*****
578 ;*****
579 ;*****
580 ;*****
581 ;*****
582 ;*****
583 ;*****
584 ;*****
585 ;*****
586 ;*****
587 ;*****
588 ;*****
589 ;*****
590 ;*****
591 ;*****
592 ;*****
593 ;*****
```

```
538 ;*****
539 ;*****
540 ;*****
541 ;*****
542 ;*****
543 ;*****
544 ;*****
545 ;*****
546 ;*****
547 ;*****
548 ;*****
549 ;*****
550 ;*****
551 ;*****
552 ;*****
553 ;*****
554 ;*****
555 ;*****
556 ;*****
557 ;*****
558 ;*****
559 ;*****
560 ;*****
561 ;*****
562 ;*****
563 ;*****
564 ;*****
565 ;*****
566 ;*****
567 ;*****
568 ;*****
569 ;*****
570 ;*****
571 ;*****
572 ;*****
573 ;*****
574 ;*****
575 ;*****
576 ;*****
577 ;*****
578 ;*****
579 ;*****
580 ;*****
581 ;*****
582 ;*****
583 ;*****
584 ;*****
585 ;*****
586 ;*****
587 ;*****
588 ;*****
589 ;*****
590 ;*****
591 ;*****
592 ;*****
593 ;*****
594 ;*****
595 ;*****
596 ;*****
597 ;*****
598 ;*****
599 ;*****
600 ;*****
601 ;*****
602 ;*****
603 ;*****
604 ;*****
605 ;*****
606 ;*****
607 ;*****
608 ;*****
609 ;*****
610 ;*****
611 ;*****
612 ;*****
613 ;*****
614 ;*****
615 ;*****
616 ;*****
617 ;*****
618 ;*****
619 ;*****
620 ;*****
621 ;*****
622 ;*****
623 ;*****
624 ;*****
625 ;*****
626 ;*****
627 ;*****
628 ;*****
629 ;*****
630 ;*****
631 ;*****
632 ;*****
633 ;*****
634 ;*****
635 ;*****
636 ;*****
637 ;*****
638 ;*****
639 ;*****
640 ;*****
641 ;*****
642 ;*****
643 ;*****
644 ;*****
645 ;*****
646 ;*****
647 ;*****
648 ;*****
649 ;*****
650 ;*****
651 ;*****
652 ;*****
653 ;*****
654 ;*****
655 ;*****
656 ;*****
657 ;*****
658 ;*****
659 ;*****
660 ;*****
661 ;*****
662 ;*****
663 ;*****
664 ;*****
665 ;*****
666 ;*****
667 ;*****
668 ;*****
669 ;*****
670 ;*****
671 ;*****
672 ;*****
673 ;*****
674 ;*****
675 ;*****
676 ;*****
677 ;*****
678 ;*****
679 ;*****
680 ;*****
681 ;*****
682 ;*****
683 ;*****
684 ;*****
685 ;*****
686 ;*****
687 ;*****
688 ;*****
689 ;*****
690 ;*****
691 ;*****
692 ;*****
693 ;*****
694 ;*****
695 ;*****
696 ;*****
697 ;*****
698 ;*****
699 ;*****
700 ;*****
701 ;*****
702 ;*****
703 ;*****
704 ;*****
705 ;*****
706 ;*****
707 ;*****
708 ;*****
709 ;*****
710 ;*****
711 ;*****
712 ;*****
713 ;*****
714 ;*****
715 ;*****
716 ;*****
717 ;*****
718 ;*****
719 ;*****
720 ;*****
721 ;*****
722 ;*****
723 ;*****
724 ;*****
725 ;*****
726 ;*****
727 ;*****
728 ;*****
729 ;*****
730 ;*****
731 ;*****
732 ;*****
733 ;*****
734 ;*****
735 ;*****
736 ;*****
737 ;*****
738 ;*****
739 ;*****
740 ;*****
741 ;*****
742 ;*****
743 ;*****
744 ;*****
745 ;*****
746 ;*****
747 ;*****
748 ;*****
749 ;*****
750 ;*****
751 ;*****
752 ;*****
753 ;*****
754 ;*****
755 ;*****
756 ;*****
757 ;*****
758 ;*****
759 ;*****
760 ;*****
761 ;*****
762 ;*****
763 ;*****
764 ;*****
765 ;*****
766 ;*****
767 ;*****
768 ;*****
769 ;*****
770 ;*****
771 ;*****
772 ;*****
773 ;*****
774 ;*****
775 ;*****
776 ;*****
777 ;*****
778 ;*****
779 ;*****
780 ;*****
781 ;*****
782 ;*****
783 ;*****
784 ;*****
785 ;*****
786 ;*****
787 ;*****
788 ;*****
789 ;*****
790 ;*****
791 ;*****
792 ;*****
793 ;*****
794 ;*****
795 ;*****
796 ;*****
797 ;*****
798 ;*****
799 ;*****
800 ;*****
801 ;*****
802 ;*****
803 ;*****
804 ;*****
805 ;*****
806 ;*****
807 ;*****
808 ;*****
809 ;*****
810 ;*****
811 ;*****
812 ;*****
813 ;*****
814 ;*****
815 ;*****
816 ;*****
817 ;*****
818 ;*****
819 ;*****
820 ;*****
821 ;*****
822 ;*****
823 ;*****
824 ;*****
825 ;*****
826 ;*****
827 ;*****
828 ;*****
829 ;*****
830 ;*****
831 ;*****
832 ;*****
833 ;*****
834 ;*****
835 ;*****
836 ;*****
837 ;*****
838 ;*****
839 ;*****
840 ;*****
841 ;*****
842 ;*****
843 ;*****
844 ;*****
845 ;*****
846 ;*****
847 ;*****
848 ;*****
849 ;*****
850 ;*****
851 ;*****
852 ;*****
853 ;*****
854 ;*****
855 ;*****
856 ;*****
857 ;*****
858 ;*****
859 ;*****
860 ;*****
861 ;*****
862 ;*****
863 ;*****
864 ;*****
865 ;*****
866 ;*****
867 ;*****
868 ;*****
869 ;*****
870 ;*****
871 ;*****
872 ;*****
873 ;*****
874 ;*****
875 ;*****
876 ;*****
877 ;*****
878 ;*****
879 ;*****
880 ;*****
881 ;*****
882 ;*****
883 ;*****
884 ;*****
885 ;*****
886 ;*****
887 ;*****
888 ;*****
889 ;*****
890 ;*****
891 ;*****
892 ;*****
893 ;*****
894 ;*****
895 ;*****
896 ;*****
897 ;*****
898 ;*****
899 ;*****
900 ;*****
901 ;*****
902 ;*****
903 ;*****
904 ;*****
905 ;*****
906 ;*****
907 ;*****
908 ;*****
909 ;*****
910 ;*****
911 ;*****
912 ;*****
913 ;*****
914 ;*****
915 ;*****
916 ;*****
917 ;*****
918 ;*****
919 ;*****
920 ;*****
921 ;*****
922 ;*****
923 ;*****
924 ;*****
925 ;*****
926 ;*****
927 ;*****
928 ;*****
929 ;*****
930 ;*****
931 ;*****
932 ;*****
933 ;*****
934 ;*****
935 ;*****
936 ;*****
937 ;*****
938 ;*****
939 ;*****
940 ;*****
941 ;*****
942 ;*****
943 ;*****
944 ;*****
945 ;*****
946 ;*****
947 ;*****
948 ;*****
949 ;*****
950 ;*****
951 ;*****
952 ;*****
953 ;*****
954 ;*****
955 ;*****
956 ;*****
957 ;*****
958 ;*****
959 ;*****
960 ;*****
961 ;*****
962 ;*****
963 ;*****
964 ;*****
965 ;*****
966 ;*****
967 ;*****
968 ;*****
969 ;*****
970 ;*****
971 ;*****
972 ;*****
973 ;*****
974 ;*****
975 ;*****
976 ;*****
977 ;*****
978 ;*****
979 ;*****
980 ;*****
981 ;*****
982 ;*****
983 ;*****
984 ;*****
985 ;*****
986 ;*****
987 ;*****
988 ;*****
989 ;*****
990 ;*****
991 ;*****
992 ;*****
993 ;*****
994 ;*****
995 ;*****
996 ;*****
997 ;*****
998 ;*****
999 ;*****
1000 ;*****
```

594
595
596 002136 000001
597 002140 002240
598 002142 002304
599 002144 002350
600 002146 002414
601 002150 002460
602 002152 002524
603 002154 002654
604 002156 002720
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649

```
LISTP:  -WORD 1 ;  
        -WORD RATE0 ;POINTER TO 1MHZ ROUTINE  
        -WORD RATE1 ;POINTER TO 100KHZ ROUTINE  
        -WORD RATE2 ;POINTER TO 10KHZ ROUTINE  
        -WORD RATE3 ;POINTER TO 1KHZ ROUTINE  
        -WORD RATE4 ;POINTER TO 100HZ ROUTINE  
        -WORD RATE5 ;POINTER TO RANDOM ROUTINE  
        -WORD RATE6 ;POINTER TO LINE FREQ ROUTINE  
        -WORD RATE7 ;POINTER TO FEED B TO A ROUTINE
```

```
THE FOLLOWING (RATEAL) ARE THE PRESET VALUES THAT THE  
VARIOUS RATE ROUTINES NEED. THEY ARE LOADED INTO  
CLOCK A'S PRESET BUFFER. "RATEAL" IS INDEXED BY  
AN OFFSET IN R1 BY THE RATE ROUTINES TO GET THE  
PRESET VALUE
```

```
RATEAL: -WORD 1 ;OFFSET ZERO,NO RATE.  
        -WORD -5000. ;VALUE FOR 1HZ PRESET.  
        -WORD -5000. ;PRESET VALUE FOR 100 KHZ  
        -WORD -10000. ;PRESET VALUE FOR 10 KHZ  
        -WORD -1000. ;PRESET VALUE FOR 1 KHZ  
        -WORD -100. ;PRESET VALUE FOR 100 HZ  
        -WORD 0 ;PRESET VALUE FOR RANDOM  
        -WORD -60. ;PRESET VALUE FOR LINE FREQ.  
        -WORD -3910. ;PRESET VALUE FOR FEED B TO A
```

```
THE FOLLOWING (RATEBL) ARE THE PRESET VALUES THAT THE  
VARIOUS RATE ROUTINES NEED. THEY ARE LOADED INTO CLOCK B'S  
PRESET BUFFER. "RATEBL" IS INDEXED BY R1 BY THE RATE  
ROUTINES TO GET THE PRESET VALUES.
```

```
RATEBL: -WORD 1 ;OFFSET ZERO,NO RATE.  
        -WORD 0 ;PRESET VALUE FOR 1 MHZ.  
        -WORD 0 ;PRESET VALUE FOR 100 KHZ.  
        -WORD 0 ;PRESET VALUE FOR 10 KHZ.  
        -WORD 0 ;PRESET VALUE FOR 1 KHZ.  
        -WORD -80. ;PRESET VALUE FOR 100 HZ.  
        -WORD 0 ;PRESET VALUE FOR RANDOM  
        -WORD -40. ;PRESET VALUE FOR LINE FREQ.  
        -WORD 0 ;PRESET VALUE FOR FEED B TO A.
```

```
THE FOLLOWING (RSAL) IS USED BY THE RANDOM  
RATE ROUTINE (RATE5). THEY ARE THE VALUES NEEDED  
TO BE PUT INTO THE CLOCK'S CSR FOR A PARTICULAR RATE.
```

```
RSAL: -WORD 0 ;OFFSET ZERO,NO RATE.  
       -WORD 503 ;MHZ GO.  
       -WORD 505 ;100 KHZ, GO.
```

650 002232 000107
651 002234 000111
652 002236 000113
653
654
655
656
657
658
659
660 002240
661 002240 005077 175760
662 002244 005077 175762
663 002250 016177 002160 175750
664 002256 012777 000503 175740
665 002264 016177 002202 175742
666 002272 012777 006103 175732
667
668 002300 104400 000000
669
670
671
672
673
674
675
676 002304
677 002304 005077 175714
678 002310 005077 175716
679 002314 016177 002160 175704
680 002322 012777 000503 175674
681 002330 012777 002202 175676
682 002336 012777 006103 175666
683
684 002344 104400 000000
685
686
687
688
689
690
691
692 002350
693 002350 005077 175650
694 002354 005077 175652
695 002360 016177 002160 175640
696 002364 012777 000107 175630
697 002372 016177 002202 175632
698 002402 012777 006107 175622
699
700 002410 104400 000000
701
702
703
704

```
        -WORD 107 ;10 KHZ, GO.  
        -WORD 111 ;1 KHZ, GO.  
        -WORD 113 ;100 HZ, GO.  
*  
*THIS ROUTINE PRESETS CLOCK A AND B FOR  
*1 MHZ RATE CLOCK A INTRIS IN 1/20 SEC. 25 TIMES.  
*CLOCK B INTRIS IN 0.256 MILLI. SEC.  
*  
RATE0:  
CLR @ASR ;CLEAR CLOCK A.  
CLR @BSR ;CLEAR CLOCK B.  
MOV RATEAL(R1),@ABR ;PRESET COUNT IN CLOCK A.  
MOV #503,@ASR ;START CLOCK A.  
MOV RATEBL(R1),@BBR ;PRESET COUNT IN CLOCK B.  
MOV #103,@BSR ;START CLOCK B.  
EXITS,BEGIN ;NOW WAIT FOR INTERRUPT. MODULE WAIT FOR INTERRUPT.  
*  
*THIS ROUTINE PRESETS CLOCK A AND B FOR  
*100 KHZ RATE CLOCK A INTRIS IN 2.5 SEC TWICE.  
*CLOCK B INTRIS IN 2.56 MILLI SEC.  
*  
RATE1:  
CLR @ASR ;CLEAR CLOCK A.  
CLR @BSR ;CLEAR CLOCK B.  
MOV RATEAL(R1),@ABR ;PRESET COUNT IN CLOCK A.  
MOV #505,@ASR ;START CLOCK A.  
MOV RATEBL(R1),@BBR ;PRESET COUNT IN CLOCK B.  
MOV #105,@BSR ;START CLOCK B.  
EXITS,BEGIN ;NOW WAIT FOR INTERRUPT. MODULE WAIT FOR INTERRUPT.  
*  
*THIS ROUTINE PRESETS CLOCK A AND B FOR  
*10 KHZ RATE CLOCK A INTRIS IN 1.0 SEC.  
*CLOCK B INTRIS IN 25.6 MILLI SEC.  
*  
RATE2:  
CLR @ASR ;CLEAR CLOCK A.  
CLR @BSR ;CLEAR CLOCK B.  
MOV RATEAL(R1),@ABR ;PRESET COUNT IN CLOCK A.  
MOV #107,@ASR ;START CLOCK A.  
MOV RATEBL(R1),@BBR ;PRESET COUNT IN CLOCK B.  
MOV #107,@BSR ;START CLOCK B.  
EXITS,BEGIN ;NOW WAIT FOR INTERRUPT. MODULE WAIT FOR INTERRUPT.  
*  
*THIS ROUTINE PRESETS CLOCK A AND B FOR  
*1 KHZ RATE CLOCK A INTRIS IN 1.0 SEC.  
*CLOCK B INTRIS IN 0.256 SEC.  
*  
RATE3:  
CLR @ASR ;CLEAR CLOCK A.  
CLR @BSR ;CLEAR CLOCK B.  
MOV RATEAL(R1),@ABR ;PRESET COUNT IN CLOCK A.  
MOV #109,@ASR ;START CLOCK A.  
MOV RATEBL(R1),@BBR ;PRESET COUNT IN CLOCK B.  
MOV #109,@BSR ;START CLOCK B.  
EXITS,BEGIN ;NOW WAIT FOR INTERRUPT. MODULE WAIT FOR INTERRUPT.
```

```

706
707
708 002414
709 002414 005077 175604
710 002414 005077 175604
711 002424 016177 002160 175574
712 002432 012777 000111 175564
713 002440 016177 002202 175566
714 002446 012777 000111 175556
715
716 002454 104400 000000
717
718
719
720
721
722
723
724 002460
725 002460 005077 175540
726 002464 005077 175542
727 002470 016177 002160 175530
728 002476 012777 000111 175520
729 002504 016177 002202 175522
730 002512 012777 000111 175512
731
732 002520 104400 000000
733
734
735
736
737 002524 004767 000436
738
739 002530 042767 177771 175516
740 002536 042767 177771 175512
741
742
743 002544 005767 175504
744 002550 001003
745 002552 062767 000002 175474
746
747 002560 005767 175472
748 002564 001003
749 002566 062767 000002 175462
750 002574
751
752 002574 005077 175424
753 002600 005077 175426
754 002604 016177 175446
755 002610 010167 175436
756 002614 016177 002160 175404
757 002622 016177 002224 175374
758 002626 016177 175422
759 002634 016177 002202 175372
760 002642 016177 002224 175362
761

```

```

;*
RATE3: CLR @ASR ;CLEAR CLOCK A.
        CLR @BSR ;CLEAR CLOCK B.
        MOV RATEAL(R1),@ABR ;PRESET COUNT IN CLOCK A.
        MOV #111,@ASR ;START CLOCK A.
        MOV RATEBL(R1),@BBR ;PRESET COUNT IN CLOCK B.
        MOV #111,@BSR ;START CLOCK B.
        EXITS,BEGIN ;EXIT TO MONITOR. MODULE WAIT FOR INTERRUPT.
;*
;THIS ROUTINE PRESETS CLOCK A AND B FOR
;*100 HZ RATE CLOCK A INTRS IN 1.0 SEC.
;* CLOCK B INTRS IN 0.8 SEC.
;*
RATE4: CLR @ASR ;CLEAR CLOCK A.
        CLR @BSR ;CLEAR CLOCK B.
        MOV RATEAL(R1),@ABR ;PRESET COUNT IN CLOCK A.
        MOV #113,@ASR ;START CLOCK A.
        MOV RATEBL(R1),@BBR ;PRESET COUNT IN CLOCK B.
        MOV #113,@BSR ;START CLOCK B.
        EXITS,BEGIN ;EXIT TO MONITOR. MODULE WAIT FOR INTERRUPT.
;*
;THIS ROUTINE PRESETS CLOCK A + B FOR
;*RANDOM RATES
RATE5: JSR PC,RANDOM ;GET 2 RANDOM NUMBERS.
        BIC #177771,RANA ;MAKE NUMBER < 10.
        BIC #177771,RANB ;MAKE 2ND NUMBER < 10.
        ;NUMBERS MUST BE 2, 4, OR 6
3$: TST RANA ;IS NUMBER ZERO?
    BNE 4$ ;NO-GO AHEAD.
    ADD #2,RANA ;MAKE IT NON-ZERO
4$: TST RANB ;IS NUMBER ZERO?
    BNE 5$ ;NO GO AHEAD.
    ADD #2,RANB ;MAKE IT NON-ZERO
5$: CLR @ASR ;CLEAR CLOCK A
    CLR @BSR ;CLEAR CLOCK B
    MOV RANA,R1 ;RECORD THE OFFSET.
    MOV RATEAL(R1),@ABR ;PRESET CLOCK A.
    MOV RSAL(R1),@ASR ;START CLOCK A.
    MOV RANB,R1 ;RECORD THE OFFSET.
    MOV RATEBL(R1),@BBR ;PRESET CLOCK B
    MOV RSAL(R1),@BSR ;START CLOCK B

```

```

762 002650 104400 000000
763
764
765
766
767
768
769
770 002654 005077 175344
771 002660 005077 175346
772 002664 016177 002160 175334
773 002672 012777 000111 175324
774 002700 016177 002202 175326
775 002706 012777 000111 175316
776
777 002714 104400 000000
778
779
780
781
782
783
784
785 002720 005077 175300
786 002724 005077 175302
787 002730 005267 175226
788 002734 016177 002160 175264
789 002742 012777 000101 175254
790 002750 016177 002202 175256
791 002756 012777 000043 175246
792
793 002764 104400 000000
794
795
796
797
798
799
800 002770 005267 175264
801
802 002774
803 002774 026727 175252 000002
804 003002 001005
805 003004 026727 175250 000024
806 003012 001412
807 003014 000002
808 003016 026727 175230 000004
809 003024 001005
810 003026 026727 175226 000002
811 003034 001401
812 003036 000002
813 003040
814 003040 005767 175216
815 003044 001930
816 003046 017767 175152 175030
817 003054 017767 175152 175020

```

```

EXITS,BEGIN ;EXIT TO MONITOR. MODULE WAIT FOR INTERRUPT.
;*
;THIS ROUTINE PRESETS CLOCK A AND B FOR
;*LINE FREQ RATE CLOCK A INTRS. IN 1.0 SEC
;* CLOCK B INTRS. IN 0.8 SEC
;*
RATE6: CLR @ASR ;CLEAR CLOCK A.
        CLR @BSR ;CLEAR CLOCK B.
        MOV RATEAL(R1),@ABR ;PRESET COUNT IN A.
        MOV #117,@ASR ;START CLOCK A.
        MOV RATEBL(R1),@BBR ;PRESET COUNT IN B.
        MOV #117,@BSR ;START CLOCK B.
        EXITS,BEGIN ;EXIT TO MONITOR. MODULE WAIT FOR INTERRUPT.
;*
;THIS ROUTINE PRESETS CLOCK A + B FOR
;*FEED B TO A RATE
;*CLOCK A INTERRUPTS IN 1.0 SECS.
;*
RATE7: CLR @ASR ;CLEAR CLOCK A.
        CLR @BSR ;CLEAR CLOCK B.
        INC BIFLG
        MOV RATEAL(R1),@ABR ;PRESET CLOCK A.
        MOV #101,@ASR ;START CLOCK A.
        MOV RATEBL(R1),@BBR ;PRESET CLOCK B.
        MOV #43,@BSR ;START CLOCK B.
        EXITS,BEGIN ;EXIT TO MONITOR. MODULE WAIT FOR INTERRUPT.
;*
;INTERRUPT SERVICE ROUTINE
;FOR CLOCK A.
;*
INSERV: INC AIFLG ;INDICATE CLOCK A HAS INTERRUPTED
2$: CMP OFF,#2 ;ARE WE RUNNING 1MHZ RATE?
    BNE 3$ ;IF NOT 3$
    CMP AIFLG,#20. ;1 MHZ, 1 SEC. UP?
    BEQ 4$ ;YES - STOP
    RTI ;NO - ALLOW ANOTHER COUNT.
    CMP OFF,#4 ;100 KHZ RATE?
    BNE 4$ ;NO - 4$
    CMP AIFLG,#2 ;YES - COUNTED TWICE?
    BEQ 4$ ;YES - 4$
    RTI ;NO - COUNT ONE MORE TIME.
4$: TST BIFLG ;HAS CLOCK B INTERRUPTED?
    BNE 5$ ;YES THEN 5$
    MOV @ASR,@ASTAT ;RECORD CONTENTS OF A'S CSR.
    MOV @BSR,@ACSR ;RECORD CONTENTS OF B'S CSR.

```

```

KWDB00.P11 12-OCT-78 12:06
818 003062 016767 175144 175010 MOV RSR,CSRA ;RECORD B'S ADDR.
819 003070 005077 175130 CLR RASR ;STOP CLOCK A.
820 003074 005077 175132 CLR @BSR ;STOP CLOCK B.
821 -----
822 003100 000004 000000 003106 PIRQS,BEGIN,1$ ; QUEUE UP TO CONTINUE AT 1$ AND RTI
823 -----
824 003106 012767 000011 174772 1$: MOV #1,ERRTYP ;NO INTERRUPT
825 ***** ;*****
826 003114 104405 000000 000000 ;RDERS,BEGIN,NULL ;ERROR CLOCK B FAILED TO INTERRUPT.
827 ***** ;*****
828 003122 000167 176732 5$: JMP LOOP
829 -----
830 003126 000004 000000 003134 PIRQS,BEGIN,6$ ; QUEUE UP TO CONTINUE AT 6$ AND RTI
831 -----
832 003134 005077 175064 6$: CLR RASR ;STOP CLOCK A.
833 003140 005077 175066 CLR @BSR ;STOP CLOCK B.
834 003144 104413 000000 ENDITS,BEGIN ;SIGNAL END OF ITERATION.
835 ;MONITOR SHALL TEST END OF PASS
836 003150 000167 176704 JMP LOOP
837 -----
838 ;*
839 ;* INTERRUPT SERVICE ROUTINE
840 ;* FOR CLOCK B.
841 ;*
842 003154 005267 175102 INSRB: INC BIFLG ;INDICATE CLOCK B HAS INTERRUPTED.
843 003164 005077 175046 CLR @BSR ;STOP CLOCK B
844 RTI ;EXIT
845 -----
846 ;*
847 ;* THIS SUBROUTINE GENERATES
848 ;* TWO RANDOM NUMBERS
849 ;* CALL = JSR PC, RANDOM
850 ;* RETURNS WITH NUMBERS IN RANDA AND RANDB
851 ;*
852 003166 066767 175062 175062 RANDOM: ADD RANA,RANB
853 003174 005567 175054 ADC RANA,RANA
854 003200 066767 175052 175046 ADD RANB,RANA
855 003206 005567 175044 ADC RANB,RANB
856 003212 000207 RTS PC
857 -----
858 000001 .END

```

CROSS REFERENCE TABLE -- USER SYMBOLS

ABR	000226R	262*	291*	450*	451	457	463*	464	469	481*	482	488	494*	495
ACR	000230R	263*	292*	451*	452*	458*	464*	465	472*	482*	483	489	495*	496
ACSR	000102R	240*	327*	328	340*	358*	359	371*	389*	390	402*	420*	421	433*
ADDR	000006R	258*	286	452*	482*	483	495*	513*	514	526*	544*	545	557*	817*
ADDR22=	001000	258*	286	452*	482*	483	495*	513*	514	526*	544*	545	557*	817*
AIPLG	000260R	280*	583*	800*	805	810								
ASB	000196R	244*	286*	289	315	326*	327	333	339*	340	345	357*	358	364
ASR	000224R	244*	286*	289	315	326*	327	333	339*	340	345	357*	358	364
ASTAT	000104R	244*	286*	289	315	326*	327	333	339*	340	345	357*	358	364
AVECT	000240R	269*	297*	512*	513	519	525*	526	531	543*	544	550	556*	557
AVECT2	000242R	270*	297*	512*	513	519	525*	526	531	543*	544	550	556*	557
AWAS	000116R	270*	297*	512*	513	519	525*	526	531	543*	544	550	556*	557
BBR	000234R	266*	297*	512*	513	519	525*	526	531	543*	544	550	556*	557
BCR	00036R	267*	297*	512*	513	519	525*	526	531	543*	544	550	556*	557
BEGIN	000000R	203*	330	331	336	342	343	348	361	362	373	374	379	379
BIFLG	000262R	267*	297*	512*	513	519	525*	526	531	543*	544	550	556*	557
BIT0	000001	203*	330	331	336	342	343	348	361	362	373	374	379	379
BIT1	000002	203*	330	331	336	342	343	348	361	362	373	374	379	379
BIT10	002006	203*	330	331	336	342	343	348	361	362	373	374	379	379
BIT11	004000	203*	330	331	336	342	343	348	361	362	373	374	379	379
BIT12	010000	203*	330	331	336	342	343	348	361	362	373	374	379	379
BIT13	020000	203*	330	331	336	342	343	348	361	362	373	374	379	379
BIT14	040000	203*	330	331	336	342	343	348	361	362	373	374	379	379
BIT15	100000	203*	330	331	336	342	343	348	361	362	373	374	379	379
BIT2	000004	203*	330	331	336	342	343	348	361	362	373	374	379	379
BIT3	000010	203*	330	331	336	342	343	348	361	362	373	374	379	379
BIT4	000020	203*	330	331	336	342	343	348	361	362	373	374	379	379
BIT5	000040	203*	330	331	336	342	343	348	361	362	373	374	379	379
BIT6	000100	203*	330	331	336	342	343	348	361	362	373	374	379	379
BIT7	000200	203*	330	331	336	342	343	348	361	362	373	374	379	379
BIT8	000400	203*	330	331	336	342	343	348	361	362	373	374	379	379
BIT9	001000	203*	330	331	336	342	343	348	361	362	373	374	379	379
BREAKS	104407	203*	330	331	336	342	343	348	361	362	373	374	379	379
BR1	000012R	206*	572	572	572	572	572	572	572	572	572	572	572	572
BR2	000013R	209*	572	572	572	572	572	572	572	572	572	572	572	572
BSR	000232R	209*	572	572	572	572	572	572	572	572	572	572	572	572
BTODS	104421	258*	295*	388*	389	395	401*	402	407	419*	420	426	432*	432
BVECT	000244R	258*	295*	388*	389	395	401*	402	407	419*	420	426	432*	432
BVECT2	000246R	258*	295*	388*	389	395	401*	402	407	419*	420	426	432*	432
CDATAS	104412	258*	295*	388*	389	395	401*	402	407	419*	420	426	432*	432
CONFIG	000056R	228*	295*	388*	389	395	401*	402	407	419*	420	426	432*	432

KWDB DEC/X11 SYSTEM EXERCISER MODULE
XKWDB0.P11 12-OCT-78 12:06

MACY11 30A(1052) 12-OCT-78 16:46 PAGE 24
CROSS REFERENCE TABLE -- USER SYMBOLS

SEQ 0022

. ABS. 000000 000
003214 001

ERRORS DETECTED: 0
DEFAULT GLOBALS GENERATED: 0

XKWDB0, XKWDB0/SOL/CRF:SYM=DDXCOM, XKWDB0
RUN-TIME: 17.4 SECONDS
RUN-TIME RATIO: 45/5=8.8
CORE USED: 7K (13 PAGES)