## INSTRUCTION MANUAL

## EXTENDED ARITHMETIC ELEMENT KE09A



## INSTRUCTION MANUAL KE09A

 EXTENDED ARITHMETIC ELEMENT
# Copyright (C) 1968 by Digital Equipment Corporation 1969 

Instruction times, operating speeds and the like are included in this manual for reference only; they are not to be taken as specifications.

The following are registered trademarks of Digital Equipment Corporation, Maynard, Massachusetts:

DEC
FLIP CHIP
DIGITAL

PDP
FOCAL
COMPUTER LAB

## CONTENTS

## CHAPTER 1 INTRODUCTION

1.1 Purpose ..... 1-1
1.2 Related Documents ..... 1-1
1.3 Power Requirements ..... 1-1
1.4 Engineering Drawings and References ..... 1-1
1.5 Specifications ..... 1-2
1.5.1 Functional Characteristics ..... 1-2
1.5 .2 Operating Characteristics ..... 1-2
CHAPTER 2
INSTALLATION AND OPERATION
2.1 Installation ..... 2-1
2.2 Manual Controls and Indicators ..... 2-1
2.3 Programming Considerations ..... 2-1
CHAPTER 3PRINCIPLES OF OPERATION
3.1 Instruction Fetch and Op Code Decoding ..... 3-1
3.2 EAE Command Decoding ..... 3-1
3.3 Timing and Flow ..... 3-2
3.4 Setup Instructions ..... 3-2
3.5Shift Instructions3-9
3.6 Normalize Instructions ..... 3-21
3.7Multiply Instructions3-24
3.8 Divide Instructions ..... 3-33
3.8.1 DIV(S) Instructions ..... 3-34
3.8.2 IDIV(S) Instruction ..... 3-45
3.8 .3 FRDIV(S) Instruction ..... 3-46
3.8 .4 Divide Overflow ..... 3-46
3.9 EAE Instruction Development ..... 3-48

## CONTENTS (Cont)

## CHAPTER 4 MAINTENANCE

4.1 General Maintenance ..... 4-1
4.2 Maintenance Program Tapes ..... 4-1
4.3 Replaceable Parts ..... 4-1
CHAPTER 5ENGINEERING DRAWINGS
5.1 Signal Mnemonic Index ..... 5-1
5.2 Drawing List ..... 5-2
ILLUSTRATIONS
3-1 EAE Timing ..... 3-3
3-2
LRS, LRSS Register Manipulation (One Position) ..... 3-13
3-3 LLS, LLSS Register Manipulation (Two Positions) ..... 3-19
3-4
ALS, ALSS Register Manipulation (Three Positions) ..... 3-20
TABLES
2-1 Operating Controls and Indicators ..... 2-1
2-2EAE Instructions2-2
2-3EAE Operation Times2-5
3-13-2
3-3
3-43-5
3-63-7
3-8
3-9
3-10
3-11
3-12
3-13
EAE SETUP Instruction Format ..... 3-4
OSC Functions ..... 3-4
OMQ Functions ..... 3-5
$C M Q$ Functions ..... 3-6
LACS Functions ..... 3-6
LACQ Functions ..... 3-7
ABS Functions ..... 3-7
CLQ Functions ..... 3-8
LMQ Functions ..... 3-8
GSM Functions ..... 3-9
EAE Shift Instruction Format ..... 3-10
LRSS Functions ..... 3-11
LLSS Functions ..... 3-14

## TABLES (Cont)

Page
3-14 ALSS Functions ..... 3-16
3-15 EAE NORM Instruction Format ..... 3-21
3-16 EAE MUL Instruction Format ..... 3-24
3-17 MULS Functions ..... 3-26
3-18 MULS Arithmetic ..... 3-31
3-19 MULS Functions ..... 3-32
3-20 MULS Functions ..... 3-32
3-213-223-233-243-25MULS Functions3-33
EAE DIV Instruction Format ..... 3-34
DIVS Functions ..... 3-36
DIVS Arithmetic ..... 3-43
DIVS Functions ..... 3-44
DIVS Functions ..... 3-44
DIVS Functions ..... 3-45
3-28 DIV OV Functions ..... 3-47
3-29 EAE Microinstructions ..... 3-48
4-1 EAE Module Complement ..... 4-1


$\qquad$

## CHAPTER 1

## INTRODUCTION

This manual contains operation and maintenance information for the KEO9A Extended Arithmetic Element (EAE) of the Programmed Data Processor PDP-9, manufactured by Digital Equipment Corporation, Maynard, Massachusetts. For a complete understanding of the option and its relation to the basic PDP-9 system, the user must be thoroughly familiar with the contents of the PDP-9 Maintenance Manual, F-97.

### 1.1 PURPOSE

The EAE option facilitates high-speed multiplication, division, shifting, normalizing, and register manipulation. Installation of the EAE adds an 18-bit multiplier-quotient register (MQ) and a 6-bit step counter (SC) to the basic PDP-9 system. The option logic occupies space in the central processor wing of the basic PDP-9 system, as indicated in the CP UML drawing KC8. All logic module locations have been prewired into the system. The contents of the MQ can be selected by the REGISTER DISPLAY switch on the PDP-9's operator console for display in the REGISTER indicator.

The EAE operates asynchronously with the basic system, permitting computations to be performed in the shortest possible time. Furthermore, instructions can be microcoded so that several nonconflicting EAE operations can be performed by one instruction, thereby simplifying arithmetic programming. Maximum multiplication and division time is $12 \mu \mathrm{~s}$.

### 1.2 RELATED DOCUMENTS

The PDP-9 library offers a complete package of single- and multiple-precision programming routines for use with the EAE. These and other related documents and tapes are listed in Chapter 1 of the PDP-9 Maintenance Manual.

### 1.3 POWER REQUIREMENTS

The EAE needs no source of primary or dc power other than that already furnished with the basic PDP-9 system. All necessary power is prewired to the module locations.

### 1.4 ENGINEERING DRAWINGS AND REFERENCES

Throughout this manual all references to EAE option drawings and basic PDP-9 system drawings are abbreviated as in the PDP-9 Maintenance Manual. Refer to Chapter 1 of the Maintenance Manual for abbreviation codes. As an aid to understanding the EAE, a simplified version of LINC Control drawing KC15 along with a portion of EAE logic appears on an illustration at the end of this manual.

Chapter 5 of this option manual contains a complete set of EAE option drawings indexed by their full drawing number codes, along with all module circuit schematics.

### 1.5 SPECIFICATIONS

### 1.5.1 Functional Characteristics

The EAE enables fast, flexible, hardware execution of the following signed or unsigned functions.
a. Shifting the contents of the primary arithmetic registers $(A C, M Q)$ right or left, requires 4 to $18 \mu$.
b. Normalizes the quantity in the primary arithmetic registers, i.e., shifts the contents left to remove leading binary 0 s for the purpose of preserving as many significant bits as possible. The time required is 4 to $18 \mu \mathrm{~s}$.
c. Multiplication is performed in 5 to $12 \mu \mathrm{~s}$.
d. Division including integer divide and fraction divide require 5 to $12 \mu \mathrm{~s}$. Divide overflow indication is furnished by the LINK when signed division produces a quotient exceeding $\pm 3777778$ in magnitude, or unsigned division produces a quotient exceeding $777777{ }_{8}$ in magnitude.
e. Basic setup instructions to manipulate the data in the registers preparatory to execution of the above instructions requires $2 \mu \mathrm{~s}$.

### 1.5.2 Operating Characteristics

| Heat Dissipation | $108 \mathrm{BTU} / \mathrm{hr}$ |
| :--- | :--- |
| Power Dissipation | 0.032 kW |

### 2.1 INSTALLATION

Complete installation of the EAE option merely involves plugging the logic modules into their assigned locations in the central processor wing, and ascertaining that certain jumpers are removed. The following jumpers are in place to allow FORTRAN programming without the EAE. They must be removed for EAE operations (refer to drawing KC27).
a. ACO $\rightarrow$ LINK from EO4R to E04B.
b. $\operatorname{ADRL}(B)$ from $B 03 D$ to $B 03 N$.
c. $M Q I(1) / E A E O R A R O$ from D22P to D23J.
d. TEMPI (1) from B03C to B03T .
e. SCO(1) from B3IC to B3IP.

### 2.2 MANUAL CONTROLS AND INDICATORS

The EAE option contains no manual controls and indicators other than those prewired into the PDP-9 operator's console. Table 2-1 lists and describes these controls and indicators. Refer to the PDP-9 Maintenance Manual for details.

Table 2-1
Operating Controls and Indicators

| Control/Indicator | Function |
| :--- | :--- |
| REGISTER DISPLAY switch |  |
| and | MQ position displays contents of the MQ register in the REGIS- |
| REGISTER indicator | TER indicator when the computer is in a stop condition. |
|  | EAE position is presently not used (not wired). |

### 2.3 PROGRAMMING CONSIDERATIONS

The EAE option adds the instructions listed in Table 2-2 to the basic PDP-9 instruction repertoire. See Table 2-3 for execution times.

Table 2-2
EAE Instructions

| Octal Code | Mnemonic | Operation |
| :---: | :---: | :---: |
| 640000 | EAE | Basic EAE instruction. Acts as a NOP instruction. |
| 640001 | OSC | Inclusive-OR the SC with the AC. The contents of the AC are in-clusive-ORed with the contents of the 6-bit SC on a bit-for-bit basis, and the results are left in AC12 through 17. If corresponding SC and AC bits are 0 , the result is 0 . If corresponding bits are 1 or differ, the result is 1 . The previous contents of the AC are lost, the LINK and the SC remain unchanged. |
| 640002 | OMQ | Inclusive- $O R$ the $M Q$ with the $A C$. The contents of the $A C$ are in-clusive-ORed with the contents of the MQ on a bit-for-bit basis, and the results are left in the $A C$. If corresponding $M Q$ and $A C$ bits are 0 , the result is 0 . If corresponding bits are 1 or differ, the result is 1 . The previous contents of the AC are lost, the LINK and the $M Q$ remain unchanged. |
| 640004 | $C M Q$ | Complement the $M Q$. The previous contents of the $M Q$ are lost, the LINK and the AC remain unchanged. |
| 641001 | LACS | Load ACl2 through 17 with the contents of the SC. The previous contents of AC12 through 17 are lost, the LINK and the SC remain unchanged. |
| 641002 | LACQ | Load the $A C$ with the contents of the MQ. The previous contents of the $A C$ are lost, the LINK and the MQ remain unchanged. |
| 644000 | ABS | Get the absolute value of the $A C$. If the sign (ACOO) of the contents of the AC is negative, the contents are ls complemented. The LINK remains unchanged. |
| 650000 | CLQ | Clear the MQ. The previous contents of the $M Q$ are lost, the LINK and the $A C$ remain unchanged. |
| 652000 | LMQ | Load the MQ with the contents of the $A C$. The previous contents of the $M Q$ are lost, the LINK and the $A C$ remain unchanged. |
| 664000 | GSM | Get the sign and magnitude of the AC. Places the sign (ACOO) of the AC contents in the LINK, and if negative, is complements the contents. |
| 6405XX | LRS | Long Right Shift. Shifts the contents of the LINK, AC, and MQ right the number of positions indicated in bits $X X$. The LINK is usually initialized to 0 and shifted unchanged on each step. |
| 6605XX | LRSS | Long Right Shift, Signed. Shifts the contents of the LINK, AC and $M Q$ right the number of positions indicated in bits $X X$. ACOO is initially stored in the LINK, then shifted unchanged on each step. |


| $\begin{aligned} & \text { Octal } \\ & \text { Code } \end{aligned}$ | Mnemonic | Operation |
| :---: | :---: | :---: |
| 6406XX | LLS | Long Left Shift. Shifts the contents of the LINK, AC and MQ left the number of positions indicated in bits $X X$. The LINK is usually initialized to 0 and shifted unchanged on each step. |
| 6606XX | LLSS | Long Left Shift, Signed. Shifts the contents of the LINK, AC and $M Q$ left the number of positions indicated in bits XX. ACOO is initially stored in the LINK, then shifted unchanged on each step. |
| 6407XX | ALS | Accumulator Left Shift. Shifts the contents of the LINK and AC left the number of positions indicated in bits XX. The LINK is usually initialized to 0 and shifted unchanged on each step. |
| 6607XX | ALSS | Accumulator Left Shift, Signed. Shifts the contents of the LINK and AC left the number of positions indicated in bits XX. ACOO is initially stored in the LINK, then shifted unchanged on each step. |
| 640444 | NORM | Normalize. Shifts the contents of the LINK, AC and MQ left until ACOO and ACO1 differ or until the maximum of 36 shifts (448) occur. The LINK is usually initialized to 0 and shifted unchanged on each step. |
| 660444 | NORMS | Normalize, Signed. Shifts the contents of the LINK, AC and MQ left until ACOO and ACO1 differ or until the maximum of 36 shifts (448) occur. ACOO is initially stored in the LINK and then shifted unchanged on each step. |
| 6531XX | MUL | Multiply. Multiplies the number in the AC (multiplier) by the number in the next core memory location (multiplicand) to form a product in the $A C$ and MQ. MUL transfers the multiplier to the MQ, clears the $A C$, and fetches the multiplicand from memory. Bits $X X$ command the desired precision of the product $\left(22_{8}\right.$ or $1_{10}$ steps for maximum 36-bit precision). The LINK must be cleared previously and remains unchanged. |
| 6571XX | MULS | Multiply, Signed. Multiplies the number in the AC (multiplier) by the number in the next core memory location (absolute value multiplicand) to form a signed product in the AC and MQ. ACOO and AC01 receive the product sign. A previous LAC/GSM/DAC CAND sequence places the multiplicand sign in the LINK and the absolute value in memory. MULS transfers the multiplier to the MQ, performs ls complements of the multiplier if its sign is negative, fetches the absolute value multiplicand from memory, and clears the LINK. Bits XX command the desired precision of the product $\left(22_{8}\right.$ or $1_{10}$ steps for maximum 36-bit precision). |

Table 2-2 (cont)
EAE Instructions

| Octal Code | Mnemonic | Operation |
| :---: | :---: | :---: |
| 6403XX | DIV | Divide. Divides the number in the $A C$ and $M Q$ (dividend) by the number in the next core memory location (divisor) to form a quotient in the $M Q$ and remainder in the $A C$. DIV fetches the divisor from memory. Bits $X X$ command the desired precision of the quotient and remainder ( $23_{8}$ or 1910 steps for maximum 36 -bit precision). The LINK must be cleared previously and remains unchanged unless divide overflow occurs. Overflow occurs if the divisor is not numerically greater than the AC portion of the dividend. |
| 6443XX | DIVS | Divide, Signed. Divides the number in the AC and MQ (36-bit double-signed dividend) by the number in the next core memory location (absolute value divisor) to form a signed quotient in the MQ and remainder in the $A C$. MQ00 receives the sign of the quotient and $A C 00$ receives the original sign of the dividend. A previous LAC/GSM/DAC sequence places the divisor sign in the LINK and the absolute value in the memory. DIVS fetches the absolute value divisor, is complements the $M Q$ portion of the dividend if the dividend sign is negative, and clears the LINK. Bits $X X$ command the desired precision of the quotient and remainder ( $23_{8}$ or 1910 steps for maximum 36-bit precision). The LINK remains cleared unless divide overflow occurs. Divide overflow occurs if the divisor is not numerically greater than the $A C$ portion of the dividend. |
| 6533XX | IDIV | Integer Divide. Divides the number in the AC (integer dividend) by the number in the next core memory location (divisor) to form a quotient in the $M Q$ and remainder in the $A C$. IDIV fetches the divisor from memory, transfers the contents of the $A C$ to the $M Q$, then clears the $A C$. Bits $X X$ command the desired precision of the quotient and remainder ( $23_{8}$ or 1910 steps for maximum 36 -bit precision). The LINK must be previously cleared and remains unchanged unless divide overflow occurs. Overflow occurs only if the divisor is 0 . |
| 6573XX | IDIVS | Integer Divide, Signed. Divides the number in the $A C$ (signed integer dividend) by the number in the next core memory location (absolute value divisor) to form a signed quotient in the $M Q$ and remainder in the $A C$. MQ00 receives the sign of the quotient and ACOO receives the original sign of the dividen. A previous LAC/GSM/DAC sequence places the sign of the divisor in the LINK and the absolute value in memory. IDIVS fetches the absolute value divisor, transfers the contents of the $A C$ to the $M Q, 1 s$ complements them if the dividend sign is negative, and clears the AC and LINK. Bits XX command the desired precision of the quotient and remainder ( $23_{8}$ or ${ }^{19} 10$ steps for maximum 36 -bit precision). The LINK remains cleared unless divide overflow occurs. Overflow occurs only if the divisor is 0 . |

Table 2-2 (cont)
EAE Instructions

| Octal Code | Mnemonic | Operation |
| :---: | :---: | :---: |
| 6503XX | FRDIV | Fraction Divide. Divides the number in the AC (fraction dividend) by the number in the next core memory location (divisor) to form a quotient in the $M Q$ and remainder in the $A C$. The binary point is assumed to be at the left of ACOO. FRDIV fetches the divisor from memory and clears the $M Q$. Bits $X X$ command the desired precision of the quotient and remainder ( $23_{8}$ or ${ }^{19} 10$ steps for maximum 36-bit precision). The LINK must be previously cleared and remains unchanged unless divide overflow occurs. Overflow occurs if the divisor is not numerically greater than the dividend. |
| 6543XX | FRDIVS | Fraction Divide, Signed. Divides the number in the AC (signed fraction dividend) by the number in the next core memory location (absolute value divisor) to form a signed quotient in the MQ and remainder in the AC. The binary point is assumed at the left of ACOI. MQ00 receives the sign of the quotient and AC00 receives the original sign of the dividend. A previous LAC/GSM/DAC sequence places the sign of the divisor in the LINK and the absolute value in memory. FRDIVS fetches the absolute value divisor, clears the MQ and LINK, and is complements the contents of the AC if the dividend is negative. Bits $X X$ command the desired precision of the quotient and remainder ( $23_{8}$ or $19_{10}$ steps for maximum 36-bit precision). The LINK remains cleared unless divide overflow occurs. Overflow occurs if the divisor is not numerically greater than the dividend. |

Table 2-3
EAE Operation Times

| Number of Shifts* | SETUP, SHIFT, <br> NORM Instructions | MUL, DIV Instructions |
| :---: | :---: | :---: |
| 0 | $2^{* *}$ | $5^{* * *}$ |
| 1 | 4 | 5 |
| $2,3,4$ | 5 | 6 |
| $5,6,7$ | 6 | $7{ }^{*}$ |
| $8,9,10$ | 7 | 8 |
| $11,12,13$ | 8 | 10 |
| $14,15,16$ | 10 | 11 |
| $17,18,19$ | 11 | 12 |
| $20,21,22$ | 12 |  |
| $23,24,25$ | 13 |  |
| $29,27,28$ | 14 |  |
| $32,33,31$ | 16 |  |
| 35,36 | 17 |  |

*Initial step count.
**SETUP Instructions.
***DIV OV causes divide operation to stop here. MUL and DIV instructions containing initialized step count of 0 stop here with no arithmetic operations undertaken.


## CHAPTER 3

## PRINCIPLES OF OPERATION

This chapter describes the EAE option in terms of its instruction repertoire and the logic that implements those instructions. The discussions include references to the logic drawings in Chapter 5 and to pertinent drawings of the basic PDP-9 system.

### 3.1 INSTRUCTION FETCH AND OP CODE DECODING

EAE instructions are fetched from core memory through the fetch cycle processes as are all PDP-9 instructions. The PDP-9 Maintenance Manual explains the fetch cycle processes in detail. Briefly, the BGN process word (10) which concludes a previous execute cycle transfers the current address held in the $P C$ to the $M B$ and starts the next core memory and control memory read operations. MA JAM transfers the current address from the $M B$ to the $M A$, the core memory cycle starts, and the fetch entry process word (21) is extracted from control memory. Process word 21 increments the address in the $M B$ and transfers it to the PC for the next following fetch cycle (MBO, +1, PCI).

The next CM process word(12) occurs while the core memory reads the addressed memory word into the sense amplifiers. Processes evolved from process word 12 transfer this (instruction) word from the sense amplifiers to the $M B$, and also gate the op code portion into the IR (SAO, MBI, IRI). The contents of the AC are gated into the AR (ACO, ARI).

The next process word address held in the address portion (CMA00 through 05) of process word 12
is 24 . On drawing KC12, the op code detection circuits decode the op code bits IR00, IR01, IR03. These bits, all in the 1 state for an EAE op code of 648 , produce the REP signal. REP allows the IR bits to modify the control memory address on drawing KC17, boosting this next CM address from 24 to 75 . This is the third and last process word extracted during the normal, 1- $\mu$ s fetch cycle. All EAE operations start from this "EAE execute entry" process word.

### 3.2 EAE COMMAND DECODING

The EAE option contains an instruction register (see drawing KE4) which accepts bits SA09 through 11 of the instruction word during process 12. These bits contain the code for a particular EAE instruction class, and are fed directly from the register EIR09-11 into the Binary-to-Octal Decoder S151-H02. The S151 module decodes the octal class code to supply an output command level denoting one of the following seven EAE instruction classes.

| $0_{8}$ | SETUP instructions |
| :--- | :--- |
| 1 | MUL (Multiply) instructions |

# DIV (Divide) instructions 

NORM (Normalize) instructions

4 NORM (Normalize) instructions
5 LRS (Long Right Shift) instructions
6 LLS (Long Left Shift) instructions
$7 \quad$ ALS (Accumulator Left Shift) instructions
The pertinent command level remains on throughout the succeeding EAE execution processes to determine the particular execute operation, starting with process word 75. The paragraphs that follow discuss each instruction class in detail.

### 3.3 TIMING AND FLOW

Figure 3-1 is a composite timing diagram for all EAE instruction classes, showing machine cycle time versus process word branching for the various classes. The diagram can be correlated with the operation times listed in Table 2-3 and the flow diagrams KE5 and KE6. Examination of Figure 3-1 reveals the following general features on operating times.
a. All SETUP instructions require two machine cycles, progressing toward the BGN process word (10) that starts the next instruction fetch cycle.
b. All SHIFT instructions, including NORM, branch to process word 50 and continue in accordance with the number of shifts (steps) programmed in bits 12 through 17 of the shift instruction word.
c. All MUL and DIV instructions branch to process word 51 and continue in accordance with the number of shifts (steps) programmed in bits 12 through 17 of the instruction word.

Important features not apparent in Figure 3-1 are: for, all instructions other than MUL or DIV, core memory is idle after the initial instruction fetch; for MUL and DIV instructions a core memory cycle occurs during process word 51 in which a multiplicand or divisor is fetched. Thereafter, core memory is not needed by the EAE during the execute cycles, and may be accessed by the DMA channel as a timesaving feature. Ordinarily, the last process word in the fetch cycle contains an SM (start memory) bit in order to read an operand from memory during the execute cycle. In process word 75 this SM bit is absent ( 0 ), leaving the memory idle. In process word 51, the SM bit is present (1) to start a memory cycle for MUL or DIV.

### 3.4 SETUP INSTRUCTIONS

Nine 2-cycle SETUP instructions manipulate the data in the prime arithmetic registers (AC, $M Q$ ) in preparation for execution of the arithmetic operations commanded by succeeding MUL and DIV instructions. Table 3-1 shows the instruction format. Table 3-2 through 3-10 list the logic functions that implement the instructions, referencing the appropriate logic drawings.
a. "ADVP" Checks that the memory location following the multiply and/or divide instruction is not modified by the execution of the instruction and that the program address counter is properly incremented during the execution of the instruction.
b. "NEAE" Set up check - Checks the set-up of all EAE signed, unsigned, integer and fraction, multiply and divide instructions. These instructions are executed with a shift count of zero.
c. "SHCT" Shift Counter Test - Executes the Multiply instruction sequentially starting at a shift count of 1 and incrementing it up to a shift count of 22.
d. "STMUL" Sign multiply and divide test - Test all signed multiply and divide instructions.
e. "MULTST" Multiply and Divide Test - This test using worse-case number patterns acts as both a EAE and Adder Test.
f. "MSPEED" Speed Multiply and Divide - This test is in three operations: (1) a sequence of multiply instructions are executed back to back, (2) then a sequence of divide instructions are executed, (3) followed by a sequence of MUL, DN, MUL, and DIV executed back to back.
4.2.2 Section 2 Random Data Multiply and Divide Test - The Random Data Test verifies that the EAE will multiply and divide random numbers at shift counts 1 through maximum ( 22 for multiply, 23 for divide) and checks that the LINK is set on divide overflow.

The sequence of testing is as follows:
a. Test the Multiply
(1) Generate a random number
(2) Do a software multiply
(3) Do a hardware multiply
(4) Compare the results of both operations
(5) LOOP BACK TO 1 TILL DONE
b. Test the Divide
(1) Generate a random number
(2) Do a software divide
(3) Do a hardware divide
(4) Compare the results of both operations
(5) LOOP BACK TO 1 TILL DONE


Figure 3-1 EAE Timing

Table 3-1
EAE SETUP Instruction Format


Table 3-2
OSC Functions
640001
Inclusive-OR the SC with the AC

| Process | Function | Drawing No. |
| :---: | :---: | :---: |
| 75 | (ACO, ARI, EAE, LI, CONT, CMA43) | KC18 |
|  | $\mathrm{ACO}(1)=\mathrm{ACOO-17} \rightarrow \mathrm{~A}$ BUSOO-17 | KC20 |
|  | A BUSO0-17 $\rightarrow$ ADR00-17 | KC21 |
|  | NOSH $=$ ADRO0-17 $\rightarrow$ O BUSO0-17 | KC20 |
|  | ARI(1) = O BUSO0-17 $\rightarrow$ ARO0-17 | KC20 |
|  | $\mathrm{LI}(1)=\mathrm{ADRL}=\mathrm{LINK} \rightarrow$ LAR | KCl5 |
|  | $\mathrm{LI}(1)=$ ADRL $=$ LINK $\rightarrow$ TEMP3 | KE3 |
|  | SA09(0)^SA10(0)^SAII(0) = SETUP | KE4 |
|  | EAE 1 (1)^ARI $(1)=$ SUl $(1)$ | KE3 |
|  | SUl(1) $=0 \rightarrow$ SCOV,SCOV2,FIRST,EAE RUN,EAE SIGN,MQ SIGN | KE2-3 |
|  | SUI (1) $\wedge$ MB05 $(0)=$ EAE OR MQO | KE3 |
|  | CM STROBE^CONT(1) = GO TO 43 | KC16 |
| 43 | (ACI, EAE, CONT, CMA4I) | KC18 |
|  | $C M$ STROBE $\triangle E A E O R M Q O=M Q O(1)$ | KC19 |
|  | MQO $(1)=$ MQ00-17 $\rightarrow$ A BUS00-17 | KC20 |
|  | A BUS00-17 $\rightarrow$ ADR00-17 | KC21 |
|  | NOSH $=$ ADROO-17 $\rightarrow$ O BUSO0-17 | KC20 |
|  | $\mathrm{ACI}(1)=\mathrm{O}$ BUS00-17 $\rightarrow$ ACO0-17 | KC20 |
|  | $\operatorname{LI}(0)=$ LAR $\rightarrow$ LINK | KC15 |
|  | CM STROBEへCONT(1) = GO TO 41 | KCl6 |

Table 3-2 (cont)
OSC Functions

640001

| Process | Function | Drawing No. |
| :---: | :---: | :---: |
| 41 | (ACO, MQI, EAE, CONT, CMA54) | KC18 |
|  | ACO(1) = AC00-17 $\rightarrow$ A BUSO0-17 | KC20 |
|  | A BUS00-17 $\rightarrow$ ADR00-17 | KC21 |
|  | NOSH $=$ ADRO0-17 $\rightarrow$ O BUS00-17 | KC20 |
|  | $\mathrm{MQI}(1)=\mathrm{O}$ BUS00-17 $\rightarrow$ MQ00-17 | KC20 |
|  | EAE (1) $\mathrm{MMQI}(1) \wedge$ SETUP $=$ SU3(1) | KE3 |
|  | SU3(1) $=\operatorname{SCOV}(1)$ | KE3 |
|  | SU3(1) = SCOV2(1) | KE3 |
|  | MQI 1 )^MB08(0)へEAE (1) = EAE OR ARO | KE3 |
|  | CM STROBE^CONT(1) = GO TO 54 | KC16 |
| 54 | (ACI, EAE-R, CONT, CMA40) | KC18 |
|  | CM STROBEAEAE OR ARO $=$ ARO(1) | KC19 |
|  | EAE-R(1)^MBI7(1)^SETUP = SCO | KE2 |
|  | ARO $(1)=$ ARO0-17 $\rightarrow$ A BUS00-17 | KC20 |
|  | A BUSO0-17 $\rightarrow$ ADRO0-17 | KC21 |
|  | NOSH $=$ ADROO-17 $\rightarrow$ O BUSO0-17 | KC20 |
|  | SCO $=$ SCl2-17 $\rightarrow$ O BUS 12-17 | KC22 |
|  | $\mathrm{ACI}(1)=0 \mathrm{BUS} 00-17 \rightarrow$ AC00-17 | KC20 |
|  | EAE-R(1) = O BUS L $\rightarrow$ TEMP2 | KE3 |
|  | CM STROBE^CONT(1) = GO TO 40 | KCl6 |
| 40 | (EAE,DONE,CMA10) | KC18 |
|  | CLK (B) + 670 ns $\wedge$ EAE $(1) \wedge$ DONE $(1)=$ INPUT IO RESTART | KD3(3) |
|  | INPUT IO RESTART = IO RESTART | KD3(3) |
|  | IO RESTART = GO TO 10 | KCl6 |
| 10 | (PCO, SM, CMA21) | KCl8 |
|  | BGN next fetch |  |

Table 3-3
OMQ Functions
640002

| Process | Function | Drawing No. |
| :---: | :--- | :--- |
| 75 | Same as OSC |  |
| 43 | Same as OSC |  |
| 41 | Same as OSC plus |  |
| 54 | SU3(1)MMBI6(1)=EAE OR MQO | KE3 |
|  | (ACI,EAE-R,CONT,CMA40) | KC18 |
|  | CM STROBEAEAE OR ARO $=$ ARO(1) | KC19 |
|  | CM STROBEAEAE OR MQO $=$ MQO(1) | KC19 |


| 640002 | Table 3-3 (cont) OMQ Functions |  |
| :---: | :---: | :---: |
|  | Inclusive-OR the MQ with the AC (cont) |  |
| Process | Function | Drawing No. |
| 54 (cont) | $\begin{aligned} & \text { ARO }(1)=\text { AROO- } 17 \rightarrow \text { A BUSOO- } 17 \\ & \text { MQO }(1)=M Q 00-17 \rightarrow A \text { BUSOO- } 17 \\ & \text { A BUSOO- } 17 \rightarrow \text { ADROO-17 } \\ & \text { NOSH }=A D R 00-17 \rightarrow O \text { BUSOO- } 17 \\ & \text { ACI }(1)=O \text { BUSOO- } 17 \rightarrow \text { AC00- } 17 \\ & \text { EAE-R }(1)=O \text { BUS } L \rightarrow \text { TEMP2 } \\ & \text { CM STROBE CONT }(1)=\text { GO TO } 40 \end{aligned}$ | $\begin{aligned} & \mathrm{KC} 20 \\ & \mathrm{KC} 20 \\ & \mathrm{KC} 21 \\ & \mathrm{KC} 20 \\ & \mathrm{KC} 20 \\ & \mathrm{KE3} \\ & \mathrm{KC16} \end{aligned}$ |
| 40 | Same as OSC |  |
| 10 | Same as OSC |  |

Table 3-4
CMQ Functions
640004
Complement the MQ

| Process | Functions | Drawing No. |
| :---: | :---: | :---: |
| 75 | Same as OSC |  |
| 43 | Same as OSC |  |
| 41 | Same as OSC plus: |  |
|  | $\begin{aligned} & \operatorname{SU3}(1) \wedge M B 15(1)=\text { CMPL } \\ & \text { CMPL }=\overline{\text { ADR00-17 }} \rightarrow \text { O BUS00-17 } \end{aligned}$ | $\begin{aligned} & \text { KE3 } \\ & \text { KC20 } \end{aligned}$ |
| 54 | Same as OSC except: $M B 17(0)=\overline{S C O}$ |  |
| 40 | Same as OSC |  |
| 10 | Same as OSC |  |

Table 3-5
LACS Functions
641001
Load the AC with the SC

| Process | Function | Drawing No. |
| :---: | :--- | :--- |
| 75 | Same as OSC |  |
| 43 | Same as OSC |  |
| 41 | Same as OSC except: |  |
|  | MQI(1) MMBO8(1) $\operatorname{MEAE}(1)=\overline{\text { EAE OR ARO }}$ |  |

Table 3-5 (cont)
LACS Functions
641001 Load the AC with the SC

| Process | Functions | Drawing No. |
| :---: | :---: | :---: |
| 54 | Same as OSC except: |  |
|  | CM STROBE $\overline{\text { EAE OR ARO }}=\operatorname{ARO}(0)$ |  |
| 40 | Same as OSC |  |
| 10 | Same as OSC |  |

Table 3-6
LACQ Functions
641002
Load the $A C$ with the $M Q$

| Process | Function | Drawing No. |
| :---: | :---: | :---: |
| 75 | Same as OSC |  |
| 43 | Same as OSC |  |
| 41 | Same as OSC plus: |  |
| 54 | $\operatorname{MQI}(1) \wedge M B 08(1) \wedge E A E(1)=\overline{E A E ~ O R ~ A R O}$ SU3(1) $\wedge$ MB16(1) = EAE or MQO | KE3 |
|  | (ACI, EAE-R, CONT, CMA40) | KC18 |
|  | $C M$ STROBE $\triangle E A E O R M Q O=M Q O(1)$ MQO $(1)=$ MQ00- $17 \rightarrow$ A BUSOO-17 | $\begin{aligned} & \mathrm{KC19} \\ & \mathrm{KC} 20 \end{aligned}$ |
|  | A BUS00-17 $\rightarrow$ ADROO-17 | KC21 |
|  | NOSH $=$ ADR00-17 $\rightarrow$ O BUSO0-17 | KC20 |
|  | $\mathrm{ACI}(1)=\mathrm{O}$ BUS $00-17 \rightarrow \mathrm{ACOO}-17$ | KC20 |
|  | EAE-R (1) = O BUS L $\rightarrow$ TEMP2 | KE3 |
|  | CONT(1)^CM STROBE $=$ GO TO 40 | KC16 |
| 40 | Same as OSC |  |
| 10 | Same as OSC |  |

Table 3-7
ABS Functions
644000

| Process | Function | Drawing No. |
| :---: | :---: | :---: |
| 75 | Same as OSC plus: |  |
|  | $\begin{aligned} & \text { If } A C 00=1 \text {, then } \operatorname{SUl}(1) \wedge M B 06(1) \wedge M B 07(0) \wedge A C 00(1)=C M P L \\ & C M P L=\frac{A D R O 0-17}{} \rightarrow O \text { BUSOO-17 } \end{aligned}$ | $\begin{aligned} & \text { KE3 } \\ & \text { KC20 } \end{aligned}$ |
| 43 | Same as OSC |  |
| 41 | Same as OSC |  |

Table 3-7 (cont)
ABS Functions
Get Absolute Value of AC

| Process | Function | Drawing No. |
| :---: | :---: | :---: |
| 54 | Same as OSC except: |  |
|  | MB17(0) $=\overline{\text { SCO }}$ |  |
| 40 | Same as OSC |  |
| 10 | Same as OSC |  |

Table 3-8
CLQ Functions
650000
Clear the MQ

| Process | Function | Drawing No. |
| :---: | :---: | :---: |
| 75 | Same as OSC except: |  |
|  | MB05(1) = EAE OR.MQO |  |
| 43 | Same as OSC except: |  |
|  | CM STROBE $\wedge \overline{E A E} O R M Q O=M Q O(0)$ $\mathrm{MQO}(0)=0 \rightarrow$ A BUSOO-17 |  |
| 41 | Same as OSC |  |
| 54 | Same as OSC except: |  |
|  | MB17(0) $=\overline{\text { SCO }}$ |  |
| 40 | Same as OSC |  |
| 10 | Same as OSC |  |

Table 3-9
LMQ Functions

| Process | Function | Drawing No. |
| :---: | :---: | :---: |
| 75 | Same as OSC except: |  |
|  | $\begin{aligned} & \operatorname{MB05(1)}=\overline{\text { EAE OR MQO }} \\ & \operatorname{MB07(1)}=\text { EAE OR ARO } \end{aligned}$ | KE3 |
| 43 | (ACI, EAE, CONT, CMA4I) | KC18 |
|  | CM STROBE $\triangle E A E O R$ ARO $=$ ARO(1) | KC19 |
|  | ARO(1) = ARO0-17 $\rightarrow$ A BUS00-17 | KC20 |
|  | A BUS00-17 $\rightarrow$ ADRO0-17 | KC21 |
|  | NOSH = ADROO-17 $\rightarrow$ O BUSO0-17 | KC20 |
|  | $\mathrm{ACl}(1)=\mathrm{O}$ BUS00-17 $\rightarrow$ AC00-17 | KC20 |
|  | $\mathrm{LI}(0)=$ LAR $\rightarrow$ LINK | KC15 |
|  | CM STROBE^CONT(1) = GO TO 41 | KCl6 |

Table 3-9 (cont)
LMQ Functions
652000
Load the $M Q$ with the $A C$

| Process |  | Function |
| :---: | :---: | :---: |
| 41 | Same as OSC | Drawing No. |
| 54 | Same as OSC except: |  |
|  |  |  |
|  | MBI7(0) $=\overline{\text { SCO }}$ |  |
| 10 | Same as OSC |  |
| 10 | Same as OSC |  |

Table 3-10
GSM Functions

| 664000 Get Sign and Magnitude of AC |  |  |
| :---: | :---: | :---: |
| Process | Function | Drawing No. |
| 75 | $\begin{aligned} & \text { Same as OSC except: } \\ & \text { If AC00 }=1 \text {, then } \\ & \text { SUI }(1) \wedge M B 06(1) \wedge M B 07(0) \wedge A C 00(1)=C M P L \\ & \text { CMPL }=\overline{A D R O 0-17} \rightarrow O \text { BUS00-17 } \\ & \text { SUI }(1) \wedge M B 04(1) \wedge A C 00(1)=A \text { BUS LINK } \\ & \text { A BUS LINK }=A D R L \\ & \overline{\text { SHIFT }}=A D R L \rightarrow O \text { BUS } L \\ & \text { LI }(1)=O \text { BUS } L \rightarrow \text { LAR }(1) \end{aligned}$ | KE3 <br> KC20 <br> KE3 <br> KCl5 <br> KC15 <br> KCl 5 |
| 43 | Same as OSC |  |
| 41 | Same as OSC |  |
| 54 | Same as OSC except: $M B 17(0)=\overline{S C O}$ |  |
| 40 | Same as OSC |  |
| 10 | Same as OSC |  |

### 3.5 SHIFT INSTRUCTIONS

Long left, long right, and accumulator-left shift instructions include a step count in bits 12 through 17 which commands the number of bit positions to be shifted. Preliminary operations governed by the early shift entry process words transfer the 2 s complement of the step count into the step counter SC12 through 17 in the EAE logic, drawing KE2. The SC, then, becomes binary up-counter which steps toward 0 with each shift process. When the SC reaches 0 , it sets a pair of overflow flip-flops SCOV and SCOV2, in turn, which shut off the shift processes and cause the computer to branch to the BGN next fetch process word.

The data to be shifted may be signed or unsigned. For signed data shifts, an early process word (43) transfers the sign (ACOO) into the LINK, and the LINK is shifted thereafter unchanged. For unsigned data shifts, the LINK is usually initialized to 0 and shifted thereafter unchanged. Table 3-11 shows the SHIFT instruction format. Bit 04 of the instruction commands the signed or unsigned operation.

Table 3-11
EAE Shift Instruction Format

| $\begin{aligned} & \text { Op Code } \\ & 64_{8} \end{aligned}$ |  |  | Shift Code | Commands Number of Shifts |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 012 | 345 | 678 | $9 \quad 10 \quad 11$ | $12 \quad 13 \quad 14$ | $\begin{array}{llll}15 & 16 & 17\end{array}$ |  |
| 6 | 4 | 0* | 5 | X | X | LRS |
| 6 | 6 | 0* | 5 | X | X | LRSS |
| 6 | 4 | 0* | 6 | $x$ | X | LLS |
| 6 | 6 | 0 * | 6 | $x$ | $x$ | LLSS |
| 6 | 4 | 0* | 7 | x | X | ALS |
| 6 | 6 | 0* | 7 | X | X | ALSS |

*May be used for same functions as EAE SETUP.

Bits 12 through 17 can contain step codes of up to 448 for long register shifts of up to 36 bit positions. For accumulator left shifts (ALS, ALSS) bits 12 through 17 can contain step codes of up to $22_{8}$ for AC left shifts of up to 18 bit positions.

Table 3-12 through 3-14 and Figures 3-2 through 3-4 illustrate the operations involved for LRSS, LLSS, and ALSS instructions calling for one, two, and three shift steps, respectively. A comparison of the three reveals the pattern for shifting the data and terminating the instruction.

While the NOSH level generated on drawing KCl 3 commands direct bit-for-bit transfers between registers, the shift operations make use of the SHLI and SHRI levels on the same drawing to shift a bit one position left or right into the receiving register. Register input/output gating and data flow is as usual from output register to A bus to $A D R$ to O bus to input register. These functions are abbreviated in the tables for convenience.

Table 3-12
LRSS Functions
Long Right Shift Signed (One Position)


Table 3-12 (cont)
LRSS Functions

| Process | Function | Drawing No. |
| :---: | :---: | :---: |
| $\begin{aligned} & 42 \\ & 1 \end{aligned}$ | (ACO, MQI, EAE-R,CONT, CMA55) | KC18 |
|  | EAE-R(1)^SCOV(0) = R-PULSE | KE2 |
|  | R-PULSE $=000000 \rightarrow$ SC | KE2 |
|  | EAE-R(1)^SC FULL $=$ SCOV (1) | KE2 |
|  | EAE-R(1)^SCOV2(0)^EAE RUN(1)^EIR10(0)へEIRII 1 ) = IN SHR1 | KE4 |
|  | IN SHRI = SHRI | KCl3 |
| Shift 1 | ACO(1)^SHR $\left.1 \wedge M Q I(1)=A C n \rightarrow M{ }^{( }+1\right)$ | KC20-21 |
|  | SHRI = ADRI7 $\rightarrow$ O BUS L | KCl5 |
|  | EAE-R(1) $=$ O BUS L $\rightarrow$ TEMP2 | KE3 |
|  | EAE-R(1) $=$ ADRL $\rightarrow$ END BIT00 EAE-R 1$)=$ TEMP1 $=$ LINK $\rightarrow$ END BIT17 (not used) | KC15 |
|  | EAE-R(1) = TEMP1 = LINK $\rightarrow$ END BIT17 (not used) MQI $(1) \wedge$ SHR1 $=$ END BITOO $\rightarrow$ MQ00 | $\mathrm{KC15}$ $\mathrm{KC20}$ |
|  | CM STROBE^CONT(1) = GO TO 55 | KC16 |
| 55 | (ARO, ACI, EAE-P, CONT, CMA53 | KC18 |
|  | $\operatorname{EAE}-\mathrm{P}(1) \wedge E A E \operatorname{RUN}(1)=\operatorname{FIRST}(0)$ | KE3 |
|  | FIRST(0)へSCOV2(0)^EAE RUN(1)^EIR10(0)^EIRII 11$)=$ IN SHRI | KE4 |
|  | $\mathrm{IN} \mathrm{SHRI}=$ SHRI $\operatorname{ARO}(1) \wedge S H R 1 \wedge A C I(1)=A R n \rightarrow A C n+1$ | $\begin{aligned} & \mathrm{KC13} \\ & \mathrm{KC20}-21 \end{aligned}$ |
|  | SHRI $=$ ADRI7 $\rightarrow$ O BUS L | KCl5 |
|  | EAE-P(1) $=$ O BUS L $\rightarrow$ TEMPI (not used) | KE3 |
|  | EAE-P (1) = TEMP2 $\rightarrow$ END BITOO | KC15 |
|  | EAE-P(1) = TEMP3 $\rightarrow$ END BIT 17 (not used) | KC15 |
|  | SHR1 $=$ END BITOO $\rightarrow$ ACOO | KC20 |
|  | CM STROBE^CONT(1) = GO TO 53 | KCl6 |
| 53 | (MQO, ARI, EAE-R,CONT, CMA56) | KC18 |
|  | $\operatorname{EAE}-\mathrm{R}(1) \wedge S C O V(1)=\operatorname{SCOV} 2(1)$ | KE2 |
|  | SCOV2(1) = $\overline{\text { IN SHR1 }}$ | KE4 |
|  | $\operatorname{SCOV}(1)=\overline{\text { R-PULSE }}$ | KE2 |
|  | $M Q O(1) \wedge N O S H \wedge A R I(I)=M Q \rightarrow A R$ CM STROBEACONT(1) = GO TO 56 | KC20-21 |
| 56 | (ACO, MQI, EAE-P, CONT , CMA57) | KC18 |
|  | $A C O(1) \wedge N O S H \wedge M Q I(1)=A C \rightarrow M Q$ CM STROBEACONT(1) = GO TO 57 | $\begin{aligned} & \mathrm{KC20-21} \\ & \mathrm{KC16} \end{aligned}$ |
| 57 | (ARO, ACI, EAE-R, CONT, CMA40) | KC18 |
|  | $\operatorname{EAE}-\mathrm{R}(1) \wedge \operatorname{SCOV} 2(1)=\operatorname{EAE~RUN}(0)$ | KE3 |
|  | EAE RUN $(0) \wedge S C O V 2(1)=\overline{\text { ADDR } 10}$ | KE3 |
|  | ARO(1)^NOSH^ACI $(1)=A R \rightarrow A C$ | KC20-21 |
|  | CM STROBE CONT(1) = GO TO 40 | KCl 6 |
| 40 | (EAE,DONE, CMA10) | KC18 |
|  |  | KD3(3) |
|  | INPUT IO RESTART = IO RESTART | KD3(3) |
|  | IO RESTART = GO TO 10 | KCl6 |
| 10 | (PCO, SM, CMA 1 1) | KC18 |
|  | BGN next fetch |  |

## NOTE

CML 42 Set SCOV, CML 53 Set SCOV2, and CML 57 reset EAE RUN which inhibited the generation of ADDR 10. If the shift process has not reset EAE RUN when CML 40 is pointed to, it will go back through CML's $50,42,55,53,56,57$, and then to 40.


Figure 3-2 LRS, LRSS Register Manipulation (One Position)

Table 3－13
LLSS Functions
660602
Long Left Shift，Signed（Two Positions）

| Process | Function | Drawing No． |
| :---: | :---: | :---: |
| 75 | Same as LRSS except： |  |
|  | SA09（1）＾SA $10(1) \wedge$ SA $11(0)=$ LLS | KE4 |
| 43 | Same as LRSS except： |  |
|  | SU2 $(1)=11101 \rightarrow S C$ |  |
| 41 | Same as LRSS |  |
| 54 | Same as LRSS except： |  |
|  | R－PULSE $=111110 \rightarrow$ SC |  |
| 50 | （MQO，ARI，EAE－P，CONT，CMA42） | KC18 |
|  | $\operatorname{EAE-P}(1) \wedge \operatorname{EAE~RUN}(0)=\operatorname{FIRST}(1)$ $\operatorname{EAE}-\mathrm{P}(1) \wedge \operatorname{SCOV} 2(0)=\operatorname{EAERUN}(1)$ | KE3 |
|  | $\begin{aligned} & \operatorname{EAE}-\mathrm{P}(1) \wedge S C O V 2(0)=\operatorname{EAE} \operatorname{RUN}(1) \\ & \operatorname{EAE}-\mathrm{P}(1) \wedge S C O V(0) \wedge E I R 09(1) \wedge E I R 11(0)=\mathrm{IN} S H L 1 \end{aligned}$ | KE3 |
|  | $\mathrm{IN} \mathrm{SHLI}=$ SHL 1 | KC13 |
|  | MQO（1）＾SHLI＾ARI（1）＝M $\mathrm{Mn} \rightarrow$ ARn－1 | KC20－21 |
| Shift 1 | SHLI $=$ ADROO $\rightarrow$ O BUS L | KC15 |
|  | EAE－P $(1)=\mathrm{O}$ BUS L $\rightarrow$ TEMP 1 | KE3 |
|  | EAE－P $(1)=$ TEMP2 $\rightarrow$ END BIT00 | $\mathrm{KC15}$ |
|  | EAE－P $(1)=$ TEMP3 $\rightarrow$ END BIT 17 | KC15 |
|  | SHLI $=$ END BIT $17 \rightarrow$ ARI 7 | KC20 |
|  | CM STROBEへCONT（1）＝GO TO 42 | KCl6 |
| 42 | （ACO，MQI，EAE－R，CONT，CMA55） | KC18 |
|  | $E A E-R(1) \wedge S C O V(0)=R-P U L S E$ <br> R－PULSE $=111111 \rightarrow$ SC＝SC FULL | $\begin{aligned} & \text { KE2 } \\ & \text { KE2 } \end{aligned}$ |
|  | EAE－R（1）SCOV2（0）へEAE RUN（1）＾EIR09（1）＾$\overline{\text { LRS }}=\mathrm{IN}$ SHLI | KE4 |
|  | $\mathrm{INSHLI}=\mathrm{SHLI}$ | KC13 |
|  | $A C O(1) \wedge S H L 1 \wedge M Q I(1)=A C n \rightarrow M Q_{n-1}$ | KC20－21 |
|  | SHLI $=$ ADROO $\rightarrow$ O BUS L | KCl 5 |
|  | EAE－R（1）$=$ O BUS L $\rightarrow$ TEMP2（lost） | KE3 |
|  | EAE－R（1）＝TEMP $1 \rightarrow$ END BIT 17 | KC15 |
|  | SHLI $=$ END BIT $17 \rightarrow$ MQ17 | KC20 |
|  | CM STROBE＾CONT（1）＝GO TO 55 | KCl 6 |
| 55 | （ARO，ACI，EAE－P，CONT，CMA53） | KC18 |
|  | $\operatorname{EAE}-\mathrm{P}(1) \wedge \operatorname{EAE} \operatorname{RUN}(1)=\operatorname{FIRST}(0)$ | KE3 |
|  | EAE－P（1）SCOV（0）へEIR09（1）＾EIR11（0）＝IN SHLI | KE4 |
|  | $\mathrm{IN} \mathrm{SHLI}=$ SHL 1 | KC13 |
|  | ARO（1）＾SHLI＾ACI（1）$=\mathrm{ARn} \rightarrow \mathrm{ACn}-1$ | KC20 |
|  | SHLI $=$ ADR00 $\rightarrow$ O BUS L | KC15 |
| Shift 2 | EAE－P（1）$=\mathrm{O}$ BUS L $\rightarrow$ TEMP 1 | KE3 |
|  | EAE－P（1）＝TEMP2 $\rightarrow$ END BIT00（lost） | KCl 5 |
|  | EAE－P $(1)=$ TEMP3 $\rightarrow$ END BIT 17 | KC15 |
|  | SHLI $=$ END BIT $7 \rightarrow$ AC 17 | KC20 |
|  | CM STROBE $\$ CONT（1）$=$ GO TO 53 |  |

Table 3-13 (cont)
LLSS Functions
Long Left Shift, Signed (Two Positions)

| Process | Function | Drawing No. |
| :---: | :---: | :---: |
| $\begin{gathered} 53 \\ \uparrow \end{gathered}$ | (MQO, ARI, EAE-R, CONT, CMA56) | KC18 |
|  | $\operatorname{EAE-R}(1) \wedge S C O V(0)=R-P U L S E$ | KE2 |
|  | R-PULSE $=000000 \rightarrow$ SC | KE2 |
|  | R-PULSE $\wedge$ SC FULL $=$ SCOV(1) | KE2 |
|  | $\operatorname{EAE}-\mathrm{R}(1) \wedge \operatorname{SCOV} 2(0) \wedge \operatorname{EAE} \operatorname{RUN}(1) \wedge E \operatorname{RO} 09(1) \wedge \overline{\mathrm{LRS}}=\mathrm{IN} \mathrm{SHLI}$ | KE4 |
|  | MQO(1)^SHLI $\wedge$ ARI $(1)=M Q n \rightarrow$ ARn-1 | KC20 |
| Shift 2$\downarrow$ | SHLI $=$ ADROO $\rightarrow$ O BUS L | KCl5 |
|  | $\operatorname{EAE}-\mathrm{R}(1)=\mathrm{O}$ BUS L $\rightarrow$ TEMP2 (lost) | KE3 |
|  | EAE-R(1) = TEMP1 $\rightarrow$ END BIT17 | KCl5 |
|  | SHLI $=$ END BITI7 $\rightarrow$ ARI7 | KC20 |
|  | CM STROBE $\wedge$ CONT(1) = GO TO 56 | KCl6 |
| 56 | (ACO, MQI, EAE-P, CONT, CMA57) | KC18 |
|  | $\begin{aligned} & \operatorname{SCOV}(1)=\overline{\mathrm{IN} \mathrm{SHL1}} \\ & \mathrm{ACO}(1) \wedge N O S H \wedge M Q I(1)=A C \rightarrow M Q \\ & C M \operatorname{STROBE\wedge CONT}(1)=\mathrm{GO} \text { TO } 57 \end{aligned}$ | $\begin{aligned} & \text { KE4 } \\ & \text { KC20-21 } \\ & \text { KC16 } \end{aligned}$ |
| 57 | (ARO, ACI, EAE-R, CONT, CMA40) | KC18 |
|  | $\operatorname{EAE}-\mathrm{R}(1) \wedge S C O V(1)=\operatorname{SCOV} 2(1)$ | KE2 |
|  | $\operatorname{SCOV}(1)=\overline{\text { R-PULSE }}$ | KE2 |
|  | SCOV2(1) $=\overline{\mathrm{IN} \text { SHLT }}$ | KE4 |
|  | ARO(1)^NOSH^ACI $=$ AR $\rightarrow$ AC | KC20-21 |
|  | EAE-R(1)^EAE RUN(1) = ADDR 10 | KE3 |
|  | CMA40 A ADDR $10=$ CMA50 | KCl7 |
|  | CM STROBE^CONT(1) = GO TO 50 | KCl6 |
| 50 | (MQO, ARI, EAE-P, CONT, CMA42) | KC18 |
|  | $\begin{aligned} & \operatorname{SCOV}(1)=\overline{\mathrm{IN} \operatorname{SHLI}} \\ & M Q O(1) \wedge N O S H \wedge A R I(1)=M Q \rightarrow A R \\ & C M \operatorname{STROBE\wedge CONT}(1)=G O \text { TO } 42 \end{aligned}$ | $\begin{aligned} & \text { KE4 } \\ & \text { KC20-21 } \\ & \text { KC16 } \end{aligned}$ |
| 42 | (ACO, MQI, EAE-R, CONT, CMA55) | KC18 |
|  | $\begin{aligned} & \operatorname{EAE}-R(1) \wedge S C O V 2(1)=\operatorname{EAE} \operatorname{RUN}(0) \\ & \operatorname{SCOV} 2(1)=\overline{\operatorname{INSHLI}} \\ & A C O(1) \wedge N O S H \wedge M Q I(1)=A C \rightarrow M Q \\ & C M \operatorname{STROBE} \wedge C O N T(1)=G O \text { TO } 55 \end{aligned}$ | $\begin{aligned} & \text { KE3 } \\ & \text { KE4 } \\ & \text { KC20-21 } \\ & \text { KC16 } \end{aligned}$ |
| 55 | (ARO, ACI, EAE-P, CONT, CMA53) | KC18. |
|  | $\begin{aligned} & \operatorname{SCOV}(1)=\overline{\mathrm{IN} \mathrm{SHL1}} \\ & \operatorname{ARO}(1) \wedge N O S H \wedge A C I(1)=A R \rightarrow A C \\ & C M \operatorname{STROBE} \wedge C O N T(1)=G O \text { TO } 53 \end{aligned}$ | KE4 <br> KC20-21 <br> KCl6 |
| 53 | (MQO, ARI, EAE-R,CONT, CMA56) | KC18 |
|  | $\begin{aligned} & \operatorname{SCOV} 2(1)=\overline{\mathrm{INSHLI}} \\ & M Q O(1) \wedge N O S H \wedge A R I(1)=M Q \rightarrow A R \\ & C M \operatorname{STROBE\wedge CONT}(1)=G O \text { TO } 56 \end{aligned}$ | KE4 KC20-21 KCl6 |

Table 3-13 (cont)
LLSS Functions
660602
Long Left Shift, Signed (Two Positions)

| Process | Function | Drawing No. |
| :---: | :---: | :---: |
| 56 | (ACO,MQI, EAE-P, CONT, CMA57) | KC18 |
|  | $\operatorname{SCOV}(1)=\overline{\mathrm{IN} \text { SHLI }}$ <br> $A C O(1)$ NNOSH MMQI $(1)=A C \rightarrow M Q$ <br> CM STROBE $\mathcal{C O N T}(1)=$ GO TO 57 | KE4 <br> KC20-21 <br> KCl 6 |
| 57 | (ARO, ACI, EAE-R,CONT, CMA40) | KC18 |
|  | $\begin{aligned} & \operatorname{SCOV} 2(1)=\overline{I N S H L I} \\ & \text { ARO }(1) \wedge N O S H \wedge A C I(1)=A R \rightarrow A C \\ & E A E R U N(0) \wedge S C O V 2(I)=\overline{A D D R ~ 10} \\ & C M S T R O B E \wedge C O N T(1)=G O \text { TO } 40 \end{aligned}$ | $\begin{aligned} & \text { KE4 } \\ & \text { KC20-21 } \\ & \text { KE3 } \\ & \text { KC16 } \end{aligned}$ |
| 40 | (EAE,DONE,CMAIO) $k D 3(3)$ | KCl8 |
|  | $\operatorname{CLK}(\mathrm{B})+670$ ns $\triangle$ EAE (I)ADONE ( + ) $=$ INPUT IO RESTART INPUT IO RESTART $=10$ RESTART IO RESTART = GO TO 10 | $\begin{aligned} & \text { KD3(3) } \\ & \text { KD3(3) } \\ & \text { KC16 } \end{aligned}$ |
| 10 | (PCO, SM, CMA 21 ) | KC18 |
|  | BGN next fetch |  |

Table 3-14
ALSS Functions
660703
Accumulator Left Shift Signed (Three Positions)

| Process | Function | Drawing No. |
| :---: | :---: | :---: |
| 75 | Same as LRSS except: |  |
|  | SA09(1)へSA10(1)へSA11(1) = ALS | KE4 |
| 43 | Same as LRSS except: |  |
|  | SU2 $(1)=111100 \rightarrow S C$ | KE2 |
| 41 | Same as LRSS |  |
| 54 | Same as LRSS except: |  |
|  | R-PULSE $=111101 \rightarrow S C$ | KE2 |
| 50 | Same as LRSS |  |
| 42 | (ACO, MQI, EAE-R, CONT, CMA55) | KC18 |
|  | EAE-R(1)^SCOV (0) = R-PULSE | KE2 |
|  | R-PULSE $=111110 \rightarrow$ SC | KE2 |
|  | EAE-R(1)^SCOV2(0)^EAE RUN(1)^EIR09(1)^LRS $=$ IN SHLI | KE4 |
|  | IN SHLI $=$ SHLI | KCl3 |
|  | $\mathrm{ACO}(1) \wedge S H L I \wedge M Q I(1)=A C n \rightarrow M \mathrm{~S}^{-1}$ | KC20-21 |
|  | SHLI $=$ ADROO $\rightarrow$ O BUS L | KC15 |

Table 3-14 (cont)
ALSS Functions
660703
Accumulator Left Shift, Signed (Three Positions)

\begin{tabular}{|c|c|c|}
\hline Process \& Function \& Drawing No. \\
\hline 42(cont) \& \[
\begin{aligned}
\& \text { EAE-R }(1)=\mathrm{O} \text { BUS } L \rightarrow \text { TEMP2 } \\
\& \text { EAE-R }(1)=\text { TEMP } 1 \rightarrow \text { END BIT } 17 \\
\& \text { SHL1 = END BIT17 } \rightarrow \text { MQ } 17 \\
\& \text { CM STROBE } \mathcal{C O N T}(1)=\text { GO TO } 55
\end{aligned}
\] \& \begin{tabular}{l}
KE3 \\
KC15 \\
KC20 \\
KCl6
\end{tabular} \\
\hline \multirow[t]{3}{*}{55} \& (ARO, ACI, EAE-P, CONT, CMA53) \& KC18 \\
\hline \& \[
\begin{aligned}
\& \operatorname{EAE-P}(1) \wedge E A E \operatorname{RUN}(1)=\operatorname{FIRST}(0) \\
\& \text { ARO(1)^NOSH^ACI(1)=AR } \rightarrow \text { AC } \\
\& \operatorname{EIRII(1)=\overline {INSHLI}} \\
\& \overline{\text { SHIFT }}=\operatorname{ADRL} \rightarrow O \text { BUS } L
\end{aligned}
\] \& \[
\begin{aligned}
\& \text { KE3 } \\
\& \text { KC20-21 } \\
\& \text { KE4 } \\
\& \text { KC15 }
\end{aligned}
\] \\
\hline \& \[
\begin{aligned}
\& \text { EAE-P }(1)=O \text { BUS } L \rightarrow \text { TEMP1 } \\
\& \text { EAE-P }(1)=\text { TEMP2 } \rightarrow \text { END BITO0 (lost) } \\
\& \text { EAE-P }(1)=\text { TEMP3 } \rightarrow \text { END BIT17 (not used) } \\
\& \text { CM STROBE } \wedge C O N T(1)=\text { GO TO } 53
\end{aligned}
\] \& \begin{tabular}{l}
KE3 \\
KCl5 \\
KC15 \\
KCl 6
\end{tabular} \\
\hline \multirow[t]{2}{*}{\(\stackrel{5}{1}\)} \& (MQO,ARI, EAE-R,CONT, CMA56) \& KE18 \\
\hline \& ```
EAE-R(1)\SCOV(0) = R-PULSE
R-PULSE = 111111 -> SC = SC FULL
EAE-R(1)^SCOV2(0)^EAE RUN(1)^EIR09(1)^\overline{LRS}=IN SHLI
IN SHLI = SHLI
``` \& \[
\begin{aligned}
\& \text { KE2 } \\
\& \text { KE2 } \\
\& \text { KE4 } \\
\& \mathrm{KC13}
\end{aligned}
\] \\
\hline Shift 2

$\downarrow$ \& \[
$$
\begin{aligned}
& \text { MQO }(1) \wedge S H L 1 \wedge A R I(1)=M Q n \rightarrow \text { ARn-1 } \\
& \text { SHLI }=A D R 00 \rightarrow O \text { BUS } L \\
& \text { EAE-R }(1)=O \text { BUS } L \rightarrow \text { TEMP2 } \\
& \text { EAE-R }(1)=\text { TEMP1 } \rightarrow \text { END BIT17 } \\
& \text { SHLI = END BIT17 } \rightarrow \text { AR17 } \\
& \text { CM STROBE CONT }(1)=\text { GO TO } 56
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& \mathrm{KC20-21} \\
& \mathrm{KC15} \\
& \mathrm{KE3} \\
& \mathrm{KC15} \\
& \mathrm{KC20} \\
& \mathrm{KC16}
\end{aligned}
$$
\] <br>

\hline \multirow[t]{2}{*}{56} \& (ACO, MQI, EAE-P, CONT, CMA57) \& KC18 <br>

\hline \&  \& | KE4 |
| :--- |
| KC20-21 |
| KC15 |
| KE3 |
| KC15 |
| KC15 |
| KCl6 | <br>

\hline 57 \& (ARO, ACI, EAE-R, CONT, CMA40) \& KC18 <br>

\hline $$
\uparrow
$$ \& \[

$$
\begin{aligned}
& \text { EAE-R }(1) \wedge S C O V(0)=\text { R-PULSE } \\
& \text { R-PULSE }=000000 \rightarrow \text { SC } \\
& \text { R-PULSEへSC FULL }=S C O V(1) \\
& \text { EAE-R(1)^SCOV2(0)^EAE RUN }(1) \wedge E I R 09(1) \wedge \overline{L R S}=I N S H L 1 \\
& I N S H L 1=S H L 1 \\
& \text { ARO }(1) \wedge S H L 1 \wedge A C I(1)=\text { ARn } \rightarrow \text { ACn-1 }
\end{aligned}
$$

\] \& | KE2 |
| :--- |
| KE2 |
| KE2 |
| KE4 |
| KCl 3 |
| KC20-21 | <br>

\hline Shift 3 \& $$
\begin{aligned}
& \text { SHL1 = ADROO } \rightarrow \text { O BUS L } \\
& \text { EAE-R(1) }=O \text { BUS } L \rightarrow \text { TEMP2 (lost) } \\
& \text { EAE-R }(1)=\text { TEMP1 } \rightarrow \text { END BIT17 }
\end{aligned}
$$ \& \[

$$
\begin{aligned}
& \mathrm{KC15} \\
& \mathrm{KE3} \\
& \mathrm{KCl} 5
\end{aligned}
$$
\] <br>

\hline
\end{tabular}

Table 3-14 (cont)
ALSS Functions
660703
Accumulator Left Shift, Signed (Three Positions)

| Process | Function | Drawing No. |
| :---: | :---: | :---: |
| $\downarrow^{57 \text { (cont) }}$ | $\begin{aligned} & \text { SHLI = END BITI } 7 \rightarrow \text { ACI7 } \\ & \text { EAE-R(1) } \wedge \text { EAE RUN }(1)=\text { ADDR } 10 \\ & \text { CMA40 ADDR } 10=\text { CMA50 } \\ & \text { CM STROBE } \wedge C O N T(1)=G O \text { TO } 50 \end{aligned}$ | $\begin{aligned} & \mathrm{KC2O} \\ & \mathrm{KE3} \\ & \mathrm{KC17} \\ & \mathrm{KC16} \end{aligned}$ |
| 50 | (MQO,ARI, EAE-P,CONT, CMA42) | KC18 |
|  | $\begin{aligned} & \operatorname{SCOV}(1)=\overline{\mathrm{INSHLI}} \\ & M Q Q(1) \wedge N O S H \wedge A R I(1)=M Q \rightarrow A R \\ & C M S T R O B E \wedge C O N T(1)=G O \text { TO } 42 \end{aligned}$ | KE4 KC20-21 KCl6 |
| 42 | (ACO,MQI, EAE-R, CONT , CMA55) | KC18 |
|  | $\begin{aligned} & \operatorname{EAE}-R(1) \wedge S C O V(1)=\operatorname{SCOV} 2(1) \\ & S C O V(1)=\overline{R-P U L S E} \\ & S C O V 2(1)=\overline{I N S H L 1} \\ & \text { ACO }(1) \wedge N O S H \wedge M Q I(1)=A C \rightarrow M Q \\ & C M \operatorname{STROBE\wedge CONT(1)=GO\text {TO}55} \end{aligned}$ | KE2 <br> KE2 <br> KE4 <br> KC20-21 <br> KCl6 |
| 55 | (ARO, ACI, EAE-P, CONT, CMA53) | KC18 |
|  | $\begin{aligned} & \operatorname{SCOV}(1)=\overline{\operatorname{IN~SHL1}} \\ & \operatorname{ARO}(1) \wedge N O S H \wedge A C I(1)=A R \rightarrow A C \\ & C M \operatorname{STROBE\wedge CONT}(1)=G O \text { TO } 53 \end{aligned}$ | KE4 KC20-21 KC16 |
| 53 | (MQO, ARI, EAE-R, CONT, CMA56) | KC18 |
|  | $\begin{aligned} & \operatorname{EAE}-R(1) \wedge \operatorname{SCOV} 2(1)=\operatorname{EAE} \operatorname{RUN}(0) \\ & S C O V 2(1)=\overline{\operatorname{IN} \operatorname{SHL1}} \\ & M Q O(1) \wedge N O S H \wedge A R I(1)=M Q \rightarrow A R \\ & C M \operatorname{STROBE\wedge CONT}(1)=G O \text { TO } 56 \end{aligned}$ | $\begin{aligned} & \text { KE3 } \\ & \text { KE4 } \\ & \text { KC20-21 } \\ & \text { KC16 } \end{aligned}$ |
| 56 | (ACO, MQI, EAE-P, CONT, CMA57) | KC18 |
|  | $\begin{aligned} & \operatorname{SCOV}(1)=\overline{\mathrm{INSHLI}} \\ & \mathrm{ACO}(1) \wedge N O S H \wedge M Q I(1)=A C \rightarrow M Q \\ & C M \operatorname{STROBE\wedge CONT}(1)=G O \text { TO } 57 \end{aligned}$ | KE4 KC20-21 KCl6 |
| 57 | (ARO, ACI, EAE-R, CONT, CMA40) | KC18 |
|  | $\begin{aligned} & \operatorname{SCOV} 2(1)=\overline{\mathrm{IN} \mathrm{SHLI}} \\ & \operatorname{ARO}(1) \wedge N O S H \wedge A C I(1)=\operatorname{AR} \rightarrow \mathrm{AC} \\ & \operatorname{EAE~RUN}(0) \wedge \operatorname{SCOV}(1)=\overline{\operatorname{ADDR~10}} \\ & \operatorname{CM} \operatorname{STROBE\wedge CONT}(1)=\mathrm{GO} \text { TO } 40 \end{aligned}$ | $\begin{aligned} & \text { KE4 } \\ & \text { KC20-21 } \\ & \text { KE3 } \\ & \text { KC16 } \end{aligned}$ |
| 40 | (EAE,DONE,CMAIO) | $\mathrm{KCl} 18$ |
|  |  INPUT IO RESTART = IO RESTART <br> IO RESTART = GO TO 10 | $\begin{aligned} & \text { KD3(3) } \\ & \text { KD3(3) } \\ & \text { KC16 } \end{aligned}$ |
| 10 | (PCO, SM, CMA21) | KC18 |
|  | BGN next fetch |  |



40 DONE
Figure 3-3 LLS, LLSS Register Manipulation (Two Positions)


40 DONE

Figure 3-4 ALS, ALSS Register Manipulation (Three Positions)

The NORM and NORMS instructions, Table 3-15, are commonly used within a subroutine to convert an integer into a fraction and exponent for use in floating-point arithmetic. The algorithm for normalize is to shift the contents of the $A C$ and $M Q$ left until AC00 differs with AC01. For signed, normalized positive numbers this results in $\mathrm{ACOO}(0)$ and $\mathrm{ACO1}(1)$. For signed, normalized negative numbers the result is $\mathrm{ACOO}(1)$ and $\mathrm{ACO1}(0)$. For signed normalized numbers the sign (ACOO) is first duplicated in the LINK. For unsigned numbers the LINK is usually initialized to 0 . In both cases the content of MQ00 enters AC17, the content shifted out of AC00 is lost, and the content of the LINK enters MQ17, on each shift. When shifting halts, the contents of the SC reflect the number of shifts executed to reach the normalized condition. The SC contents are available through the use of the EAE OSC or EAE LACS instruction.

Table 3-15
EAE NORM Instruction Format

| Op Code ${ }^{64} 8$ |  |  | Not Used |  |  | $\begin{gathered} \text { NORM } \\ 4_{8} \end{gathered}$ |  |  | Number of Shifts |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $0 \quad 1 \quad 2$ | 34 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 |  |
| 6 | 4 |  |  | 0 |  |  | 4 |  |  | 4 |  |  | 4 |  | NORM |
| 6 | 6 |  |  | 0 |  |  | 4 |  |  | 4 |  |  | 4 |  | NORMS |

For normalized numbers, the binary point is assumed to be between ACOO and ACO , the mantissa of the fraction extends from ACO1 to MQ17, the sign is in AC00, and the value of the exponent is in the SC. The number in the SC after normalize is actually the sum of the pre-established characteristic and the exponent ( $n$ ) in $2 s$ complement form. The characteristic is a number equivalent to the total number of bit positions in the $A C$ and $M Q, 36_{10}$ or 448 . The $\operatorname{NORM}(S)$ instruction contains this number in bits 12 through 17 and loads it into the SC in 2 s complement to establish the exponent in excess 44 code. This means that the exponential range of the fraction when normalized is $2^{0}$ to $2^{35}$, or $-44_{8}+n$.

For example, if the integer +3 is stored in the MQ (MQ16, MQ17 are 1s) and it is desired to convert this to a fraction and exponent, the following program sequence is required.

| NORM(S) | /NORMALIZE CONTENTS OF AC, MQ |
| :--- | :--- |
| DAC | /DEPOSIT AC IN MEMORY |
| LACQ | /MOVE MQ TO AC |
| DAC | /DEPOSIT MQ IN MEMORY |
| LACS | /MOVE SC TO AC |
| TAD (44 | /SUBTRACT CHARACTERISTIC FROM STEP COUNT |
| DAC | /DEPOSIT RESULT (EXPONENT) IN MEMORY |

In the process of normalizing, a total of 33 shifts is required to shift MQ16(1) into AC01. This leaves the SC with a step count of:

| 011100 | initialized step count |
| :--- | :--- |
| 100001 | plus 33 steps <br> final step count |

Since the step count is in 2 s complement, the TAD (44 8 instruction ( 2 s complement add) in effect subtracts the characteristic from the final step count to arrive at the exponent:

| 111101 | final step count <br> 100100 |
| :--- | :--- |
| 100001 | TAD characteristic <br> exponent |

The NORM(S) logic functions are very similar to the LLS(S) functions. Table 3-13 lists the functions for a two-position LLSS instruction. The functions for a NORMS instruction requiring only two shifts to normalize can be correlated with those of Table 3-13.

In the NORMS case, any positive integer whose most-significant 1 bit is located in AC03 requires two shifts to normalize. Likewise, any negative integer whose most-significant 0 bit is in AC03 requires two shifts to normalize. Substituting the positive-integer NORMS case in the listings of Table 3-13, the following NORMS functions become apparent.

SA09(1)へSA10(0)へSAII(0) = NORM
SU2(1) $=011011 \rightarrow S C$ KE2

41 Same
R-PULSE $=011100 \rightarrow$ SC
KE2
50 Same, first shift
42 Same, first shift, plus:
R-PULSE $=011101 \rightarrow$ SC EAE STROBE DLYDAEAE-R(1)^NORM^O BUS00^O BUSOI= $\overline{\operatorname{SCOV}(1)}$ KE2

55 Same, second shift
53
Same, second shift, plus:

$$
\begin{array}{ll}
\text { R-PULSE }=011110 \rightarrow S C & \text { KE2 } \\
\text { EAE STROBE DLYD^EAE-R(1)^NORM^OBUS00^O BUS01 }=S C O V(1) & \text { KE2 }
\end{array}
$$

$56,57,50,42,55,53,56,57,40,10$ Same
Although the execution of a $\operatorname{NORM}(S)$ instruction cannot be interrupted by a program interrupt (PI) or an automatic priority interrupt (API) request, the central processor can grant such a request before the executed $\operatorname{NORM}(S)$ results can be extracted from the EAE registers and processed. Therefore, if interrupt-accessed subroutines are to make use of the EAE, the following instruction sequences are suggested to preserve the register contents during the interrupt and to restore them to the EAE upon completion of the interrupt service routine.

```
/SAVE EAE REGISTERS DURING INTERRUPT
JMS SUBENTR
SUBENTR,
```

0
DAC ACSAVE LACQ DAC MQSAVE LACS DAC SCSAVE
-.
LAC SCSAVE
XOR (77 /COMPLEMENT STEP COUNT
TAD (640402
AND (640477
DAC. +1
HLT*
LAC MQSAVE
LMQ
LAC ACSAVE DBR
JMP I SUBENTR
/SAVE AC CONTENTS
/MOVE MQ TO AC
/SAVE MQ CONTENTS
/MOVE SC TO AC /SAVE SC CONTENTS
/DEVELOP PSEUDO NORM
/DELETE POSSIBLE STEP COUNT OVERFLOW
/PLACE NORM IN SEQUENCE
/STEP COUNT TO SC
/
/LOAD THE MQ
/LOAD THE AC
/RESTORE PC,LINK,ETC

Restoration of the step count to the SC requires that the 2 s complemented quantity, taken from the SC at the time of interrupt, be complemented, then combined with the pseudo NORM instruction. The step count following TAD, AND is one less (ls complement) than the actual value produced by the previous normalization (2s complement). Execution of the pseudo NORM instruction, then, 2s complements this step count into the SC, and in shifting the AC and MQ left one bit position adds the necessary 1 to the SC to produce the correctly restored step count (the 6404XX present in the AC from TAD, AND shifts to become 501XXX). From the previous two-shift NORM(S) sample:

|  | 011110 | LAC ACSAVE |
| :---: | :---: | :---: |
|  | 111111 | XOR (77 |
|  | $\overline{100001}$ |  |
| 64048 | 000010 | TAD $(640402$ |
|  | 100011 |  |
| $640488_{8}$ | 111111 | AND (640477 |
| ${ }^{6404} 8$ | $\overline{100011}$ | DEPOSIT IN HLT* $=640443=$ NORM |
| NORM | 011100 | Is complement $\rightarrow$ SC |
|  | 011101 | 2s complement $\rightarrow$ SC |
|  | 011110 | shift once, step SC |

The DBR instruction preceding the JMP I subroutine termination primes the computer for restoration of the interrupted program. This restoration occurs during JMP I. During this time, the PC and

[^0]LINK are restored to the contents existing at the time of interrupt. The memory protect and extended memory options, if in the system, are restored to their on or off status. Refer to the PDP-9 Maintenance Manual and option manuals for details.

### 3.7 MULTIPLY INSTRUCTIONS

The MUL(S) instruction, Table 3-16, multiplies the contents of the AC (multiplier) by the contents of the next sequential core memory location (multiplicand) to form a product in the AC and $M Q$. Bits 12 through 17 in the instruction are usually programmed for a step count of $228\left(18{ }_{10}\right)$, representing the multiplication of one 18-bit quantity (sign bit and 17 magnitude bits for MULS) by another to produce a 36-bit product. When such precision is not required, the microprogrammed step count can be decreased by subtracting the appropriate number " $n$ " from the instruction code. The product is always scaled 18-n from MQ17. If " $n$ " is programmed in the instruction, the $18-n$ lower order bits in the long register are meaningless.

Table 3-16
EAE MUL Instruction Format


For a MUL instruction the LINK must previously have been initialized to 0 and remains 0 . During the preparatory phase the multiplier is transferred from the $A C$ to the $M Q$, the $A C$ is cleared, and the SC is set to the 2 s complement of the step count in bits 12 through 17 of the instruction. A core memory cycle takes place to read the multiplicand into the MB. The arithmetic phase, executed as multiplication of one unsigned quantity by another (binary point of no consequence), halts when the SC counts up to 0 .

For a MULS instruction a previous LAC/GSM/DAC CAND sequence stores the absolute value of the multiplicand in memory and places the original sign of the multiplicand in the LINK. During the preparatory phase of MULS, a core memory cycle reads the absolute value multiplicand into the MB, transfers the LINK content to a TEMPorary storage flip-flop in the EAE, and resets the LINK. The multiplier is transferred to the $M Q$ and is 1 s complemented if negative, the $A C$ is cleared to 0 , and the SC is initialized to the 2 s complement of the step count in bits 12 through 17 of the instruction. The arithmetic phase, executed as multiplication of one signed quantity by another (sign bit plus 17 magnitude
bits, binary point of no consequence), halts when the SC counts up to 0 . Bits $A C 00$ and $A C 01$ each receive the sign of the product; the remaining $A C$ and $M Q$ bits represent the magnitude.

From the above description of MULS, it can be seen that the arithmetic phase always starts with positive, like-signed quantities in the MQ (multiplier) and the MB (multiplicand). The TEMPorary storage flip-flop which receives the original sign of the multiplicand (TEMP3, drawing KE3) acts upon the MQ SIGN and EAE SIGN flip-flops which perform certain complementary functions during the arithmetic phase to arrive at the correctly signed product.

Thus, the complementary functions govern the four signed multiply situations as follows.

| $+x+=+$ | (behaves as simple unsigned multiply, no complementing <br> of the final product) |
| :--- | :--- |
| $+x-=-$ | (negative multiplier is first complemented in preparatory <br> phase, final product complemented after arithmetic phase) |
| $-x+=-\quad$(EAE GSM sets LINK, complements multiplicand; MULS <br> complements final product after arithmetic phase) |  |
| $-x-=+\quad$(EAE GSM sets LINK, complements multiplicand; MULS <br> complements multiplier in preparatory phase; no comple- <br> menting of final product) |  |

The algorithm for multiplication using the EAE is sample, add, and shift right. Each bit of the multiplier is sampled, starting with the least significant bit. If the sampled bit is a 1 , the multiplicand is added to the partial product. The partial product and the multiplier are then shifted right one position for the next multiplier bit sampling. If the sampled bit is a 0 , zeros are added to the partial product. With each shift the content of the least significant bit is lost. Multiplication ends when the SC, up-counted with each shift, reaches 0 .

A sample program for signed multiplication of two positive numbers, $2_{8} \times 5_{8}$ follows. The logic functions that perform the MULS operations are tabulated in Table 3-17. Table 3-18 is a listing of the arithmetic operations by process word functions.* The sample program and the microprogrammed bits 12 through 17 in the MULS instruction reflect an initial step count of $04{ }_{8}$, resulting in a product precision of eight bits. The MULS instruction is used here to explain EAE SIGN operations; actually, the sample program can be modified for MUL by eliminating the GSM sequence if dealing with unsigned numbers. Tables 3-19, 3-20, and 3-21 list the ramifications of Table 3-17 for different sign situations.

| $/$ MULTIPLY $2_{8} \times 5_{8}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| ST, | 0200 | 200100 | LAC CAND | /LOAD MULTIPLICAND INTO AC |
|  | 0201 | 100500 | JMS MPY | /STORE MAIN PROGRAM ADDRESS IN 0500 |
|  |  |  |  | /AND JUMP TO MPY SUBROUTINE |
|  | 0202 | 200101 | LAC PLIER | /LOAD MULTIPLIER INTO AC |
|  | 0203 |  |  | /MAIN PROGRAM RE-ENTRY |

[^1]

Table 3-17 (cont) MULS Functions
Multiply, Signed (Four Steps)
$2_{8} \times 5_{8}$


| 657104 | Multiply，Signed（Four Steps） | ${ }^{8} \times 5_{8}$ |
| :---: | :---: | :---: |
| Process | Function | Drawing No． |
| 42 （cont） | $\begin{aligned} & \text { EAE-R }(1)=\text { ADRL } \rightarrow \text { END BIT00 } \\ & \text { SHRI }=\text { END BITOO } \rightarrow \text { MQ00 } \\ & \text { SHRI }=\text { ADRI } \rightarrow O \text { BUS } L \\ & \text { EAE-R(1) }=O \text { BUS } L \rightarrow \text { TEMP2 } \\ & \text { EAE-R }(1)=\text { TEMPI }=\text { LINK } \rightarrow \text { END BIT17 (lost) } \\ & \text { CMSTROBE } \wedge C O N T(1)=\text { GO TO } 55 \end{aligned}$ | $\begin{aligned} & \mathrm{KC18} \\ & \mathrm{KC20} \\ & \mathrm{KC15} \\ & \mathrm{KE3} \\ & \mathrm{KCl5} \\ & \mathrm{KCl} \end{aligned}$ |
| $\begin{gathered} 55 \\ \mathbf{4} \end{gathered}$ | （ARO，ACI，EAE－P，CONT，CMA53） | KC18 |
|  | $\operatorname{EAE}-\mathrm{P}(1) \wedge E A E \operatorname{RUN}(1)=\operatorname{FIRST}(0)$ <br> EAE－P（1）へFIRST（0）へSCOV2（0）へEAE RUN（1）へEIR10（0）へEIR11（1） <br> ＝IN SHRI | KE3 KE4 |
|  | IN SHR1 $=$ SHR1 | KCl3 |
|  | ARO（1）＾SHR1＾ACI $(1)=A R n \rightarrow A C n+1$ | KC20－21 |
| Sample | EAE－P（1）＾MUL＾SCOV（0）＾O BUSI7（0）＝EEAE OR MBO | KE3 |
|  | SHRI $=$ ADRI7 $\rightarrow$ O BUS L | KC15 |
|  | EAE－P（1）$=\mathrm{O}$ BUS $L \rightarrow$ TEMPI（lost） | KE3 |
|  | EAE－P（1）＝TEMP2 $\rightarrow$ END BITOO | KC15 |
|  | SHRI $=$ END BITOO $\rightarrow$ ACOO | KC20 |
|  | CM STROBE＾CONT（1）＝GO TO 53 | KCl6 |
| 53 | （MQO，ARI，EAE－R，CONT，CMA56） | KC18 |
| A | $\operatorname{EAE}-\mathrm{R}(1) \wedge S C O V(0)=$ R－PULSE | KE2 |
|  | R－PULSE $=111110 \rightarrow$ SC | KE2 |
|  | $\operatorname{EAE}-\mathrm{R}(1) \wedge S C O V 2(0) \wedge E A E \operatorname{RUN}(1) \wedge E I R 10(0) \wedge E I R 11(1)=I N S H R 1$ | KE4 |
|  | IN SHRI $=$ SHRI | KC13 |
| Shift 2， Add Zeros | MQO（1）＾SHR1＾ARI（1）＝MQn $\rightarrow$ ARn +1 | KC20－21 |
|  | EAE－R（1）＝ADRL $\rightarrow$ END BITOO | KC15 |
|  | SHRI $=$ END BITOO $\rightarrow$ AROO | KC20 |
|  | SHRI $=$ ADRI7 $\rightarrow$ O BUS L | KCl5 |
|  | EAE－R（1）＝O BUS L $\rightarrow$ TEMP2 | KE3 |
|  | CM STROBE＾CONT（1）＝GO TO 56 | KC16 |
| 56 | （ACO，MQI，EAE－P，CONT，CMA57） | KC18 |
|  | $\begin{aligned} & \text { EAE-P(1)^FIRST }(0) \wedge S C O V 2(0) \wedge E A E R U N(1) \wedge E I R 10(0) \wedge E I R I 1(1) \\ & =I N S H R 1 \end{aligned}$ | KE4 |
|  | IN SHRI $=$ SHRI | KCl3 |
|  | ACO（1）＾SHR1＾MQI 1 ）＝ACn $\rightarrow$ MQn +1 | KC20－21 |
| Shift 2， | EAE－P（1）＾MULへSCOV（0）へO BUSI7（1）＝EAE OR MBO | KE3 |
| Sample | SHRI＝ADR17 $\rightarrow$ O BUS L | KCl5 |
|  | EAE－P（1）＝O BUS L $\rightarrow$ TEMP1（lost） | KE3 |
|  | EAE－P（1）＝TEMP2 $\rightarrow$ END BIT00 | KC15 |
|  | SHRI＝END BITOO $\rightarrow$ MQ00 | KC20 |
|  | CM STROBE＾CONT（1）＝GO TO 57 | KCl6 |

Table 3－17（cont） MULS Functions
Multiply，Signed（Four Steps）
$2_{8} \times 5_{8}$

| Process | Function | Drawing No． |
| :---: | :---: | :---: |
| 57 | （ARO，ACI，EAE－R，CONT，CMA40） | KC18 |
| $\Delta$ | $\operatorname{EAE-R}(1) \wedge S C O V(0)=R-P U L S E$ | KE2 |
|  | R－PULSE $=11111 \rightarrow$ SC＝SC FULL | KE2 |
|  | EAE－R（1）へSCOV2（0）へEAE RUN（1）＾EIR10（0）＾EIRII（1）＝SHRI | KE4 |
|  | IN SHRI＝SHRI | KCl3 |
|  | CM STROBE＾EAE OR MBO $=$ MBO（1） | KC19 |
| Add， Shift 3 | Q $\operatorname{ARO}^{\text {R }}(1) \wedge S H R 1 \wedge A C I(1)=A R n \rightarrow A C n+1$ | KC20－21 |
|  | $p^{\sim}$ | KC20－21 |
|  | EAE－R（1）＝ADRL $\rightarrow$ END BIT00 | KC15 |
|  | SHRI $=$ END BITOO $\rightarrow$ ACOO | KC20 |
|  | SHRI $=$ ADR17 $\rightarrow$ O BUS L | KCl5 |
|  | EAE－R（1）$=$ O BUS L $\rightarrow$ TEMP2 | KE3 |
|  | EAE－R（1）$=$ TEMPI $\rightarrow$ END BITI7（lost） | KCl 5 |
|  | $\operatorname{EAE}-\mathrm{R}(1) \wedge \operatorname{SCOV} 2(0)=\operatorname{ADDR10}$ | KE3 |
|  | CM STROBE＾CONT（1）＾CMA40＾ADDR $10=$ GO TO 50 | KC16 |
| 50 | （MQO，ARI，EAE－P，CONT，CMA42） | KC18 |
|  | EAE－P（1）へFIRST（0）へSCOV2（0）へEAE RUN（1）へEIR10（0）へEIRII（1） ＝IN SHRI | KE4 |
|  | IN SHRI＝SHRI | KC13 |
|  | MQO（1）＾SHR1＾ARI $(1)=M Q n \rightarrow A R n+1$ | KC20－21 |
| Shift 3， | EAE－P（1）＾MUL＾SCOV（0）＾O BUSI7（0）＝$\overline{\text { EAE OR MBO }}$ | KE3 |
| Sample | SHRI＝ADRI7 $\rightarrow$ O BUS L | KC15 |
|  | EAE－P（1）$=\mathrm{O}$ BUS L $\rightarrow$ TEMPI（lost） | KE3 |
|  | EAE－P（1）＝TEMP2 $\rightarrow$ END BITOO | KC15 |
|  | SHRI $=$ END BITOO $\rightarrow$ AROO | KC20 |
|  | CM STROBE＾CONT（1）＝GO TO 42 | KC16 |
| 42 | （ACO，MQI，EAE－R，CONT，CMA55） | KC18 |
|  | EAE－R（1）へSCOV（0）＝R－PULSE | KE2 |
|  | R－PULSE $=000000 \rightarrow$ SC | KE2 |
|  | EAE－R（1）＾SC FULL＝SCOV（1） | KE2 |
|  | EAE－R（1）＾SCOV2（0）＾EAE RUN（1）＾EIR10（0）＾EIR11（1）＝IN SHRI | KE4 |
|  | IN SHRI＝SHRI | KC13 |
| Shift 4， | ACO 1 （ $\wedge$ SHRI $\wedge$ MQI $(1)=A C n \rightarrow M \mathrm{~S}^{+1}$ | KC20－21 |
| Add Zeros | EAE－R（1）＝ADRL $\rightarrow$ END BITOO | KC15 |
|  | SHRI $=$ END BITOO $\rightarrow$ MQ00 | KC20 |
|  | SHRI $=$ ADR17 $\rightarrow$ O BUS L | KC15 |
|  | $\operatorname{EAE}-\mathrm{R}(1)=\mathrm{O}$ BUS L $\rightarrow$ TEMP2 | KCl5 |
|  | EAE－R（1）＝TEMPI $\rightarrow$ END BIT17（lost） | KC15 |
|  | CM STROBE＾CONT（1）＝GO TO 55 | KC16 |

Table 3-17 (cont)
MULS Functions

| 657104 | Multiply, Signed (Four Steps) | ${ }_{8} \times 5_{8}$ |
| :---: | :---: | :---: |
| Process | Function | Drawing No. |
| 551 | (ARO, ACI, EAE-P, CONT, CMA53) | KCl8 |
|  | $\begin{aligned} & \text { EAE-P(1)^FIRST(0)へSCOV2(0)^EAE RUN(1)^EIR10(0)^EIRII(1) } \\ & =I N S H R 1 \end{aligned}$ |  |
|  | IN SHRI = SHRI | KCl3 |
| Shift 4 | $\mathrm{ARO}(1) \wedge$ SHR $1 \wedge \mathrm{ACI}(1)=\mathrm{ARn} \rightarrow \mathrm{ACn}+1$ | KC20-21 |
| No Sample | EAE-P(1)^MUL^SCOV (1) = EAE OR MBO | KE3 |
|  | SHRI = ADRI7 $\rightarrow$ O BUS L | KC15 |
|  | EAE-P(1) $=$ O BUS L $\rightarrow$ TEMP1 (lost) | KE3 |
|  | EAE-P(1) = TEMP2 $\rightarrow$ END BITOO | KC15 |
|  | SHR1 = END BITOO $\rightarrow$ AC00 | KC20 |
|  | CM STROBE $\wedge$ CONT (1) = GO TO 53 | KC16 |
| 53 | (MQO, ARI, EAE-R,CONT, CMA56) | KC18 |
|  | EAE-R(1)^SCOV $(1)=\overline{R-P U L S E}$ | KE2 |
|  | $\operatorname{EAE}-\mathrm{R}(1) \wedge S C O V(1)=\operatorname{SCOV} 2(1)$ | KE3 |
|  | SCOV2(1) = $\overline{\text { IN SHR1 }}$ | KE4 |
|  | MQO(1)^NOSH^ARI(1) = MQ $\rightarrow$ AR | KC20-21 |
|  | CM STROBE^CONT(1) = GO TO 56 | KCl6 |
| 56 | (ACO, MQI, EAE-P, CONT, CMA57) | KC18 |
|  | SCOV2(1) = $\overline{\text { IN SHR1 }}$ | KE4 |
|  | $\operatorname{EAE}-\mathrm{P}(1) \wedge$ ACO $(1) \wedge$ MQI $(1) \wedge E \operatorname{IR} 09(0) \wedge S C O V 2(1)=\operatorname{EN~CMPL}(1)$ | KE3 |
|  | EN CMPL 1 ) 1 MUL^MQ SIGN(1)=CMPL EAE SIGN=EAE SIGN(0) | KE3 |
|  | $\operatorname{EAE~SIGN}(0)=\overline{\mathrm{CMPL}}$ | KE3 |
|  | $\mathrm{ACO}(1) \wedge$ NOSH $\wedge M Q I(1) \wedge \overline{C M P L}=A C \rightarrow M Q$ | KC20-21 |
|  | CM STROBE^CONT(1) = GO TO 57 | KCl6 |
| 57 | (ARO, ACI, EAE-R, CONT, CMA40) | KC18 |
|  | SCOV2(1) = $\overline{\text { IN SHRT }}$ ¢AÉ | KE4 |
|  | EAE-R(1) $\wedge$ SCOV2 $(1)=\wedge R U N(0)$ | KE3 |
|  | EAE-R(1)^SCOV2 $(1) \wedge R U N(0)=\overline{\text { ADDR } 10}$ | KE3 |
|  | EN CMPLAEAE SIGN (0) = $\overline{\text { CMPL }}$ | KE3 |
|  | $A R O(1) \wedge$ NOSH $\wedge$ ACI $(1) \wedge \overline{C M P L}=A R \rightarrow A C$ | KC20-21 |
|  | CM STROBE^CONT(1)^ $\overline{\text { ADDR 10 }}=\mathrm{GO}$ TO 40 | KCl 6 |
| 40 | (EAE,DONE,CMAIO) | KC18 |
|  | CLK(B) DLYD^EAE(I)へDONE(1) = INPUT IO RESTART IO RESTART = GO TO 10 | $\begin{aligned} & \mathrm{KD3} \\ & \mathrm{KCl} 6 \end{aligned}$ |
| 10 | (PCO, SM, CMA 21 ) | KCl8 |
|  | BGN next fetch |  |

Table 3-18
MULS Arithmetic


Table 3-19
MULS Functions

| Process | Function |
| :---: | :---: |
| 75 | TEMP3(0) = condition MQ SIGN MUL = condition MQ SIGN ACOO(1) = condition EAE SIGN $\operatorname{EAE}(1)=0 \rightarrow E N C M P L$ |
| 43 | $\begin{aligned} & \operatorname{SU2}(1) \wedge M B 06(1) \wedge A C 00(1)=E A E S I G N(1) \\ & S U 2(1) \wedge E I R 09(0) \wedge E A E S I G N(1) \wedge E I R I I(1)=C M P L \\ & C M P L=\overline{A R} \rightarrow A C \end{aligned}$ |
| 41 | $A C \rightarrow M Q$ |
| 54 | $\operatorname{EAE}(0) \wedge \operatorname{TEMP3}(0)=M Q \operatorname{SIGN}(1)$ MQ SIGN(1) = condition EAE SIGN $0 \rightarrow A C$ |
| 51 | CAND fetch |
| 52 | $\mathrm{MB}+1 \rightarrow \mathrm{PC}$ |
| 50 | ```FIRST(1)^EAE RUN(1)MMQ SIGN(1)^EAE SIGN (1) = EAE SIGN(0) FIRST(1)MMUL = MQ SIGN(1)``` |
| 42,55,53 | same as MULS $2_{8} \times 5_{8}$ |
| 56 | $\begin{aligned} & \operatorname{EAE}-\mathrm{P}(1) \wedge S C O V 2(1) \wedge M Q I(1) \wedge E \operatorname{Re} 09(0) \wedge A C O(1)=\operatorname{EN~CMPL}(1) \\ & M U L \wedge E N C M P L \wedge M Q \operatorname{SIGN}(1) \wedge E A E S I G N(0)=\operatorname{EAE~SIGN}(1) \\ & E N C M P L(1) \wedge E A E S I G N(1)=C M P L \\ & C M P L=\overline{A C} \rightarrow M Q \end{aligned}$ |
| 57 | EN CMPLAEAE SIGN (1) = CMPL CMPL $=\overline{\mathrm{AR}} \rightarrow \mathrm{AC}$ |

Table 3-20
MULS Functions
657104
Multiply, Signed (Four Steps)
$-2_{8} \times{ }_{8}$

| Process | Function |
| :---: | :---: |
| 75 | TEMP3(1) $=$ no conditioning of MQ SIGN ACOO(0) = no conditioning of EAE SIGN MUL = condition MQ SIGN EAE $(1)=0 \quad$ EN CMPL |
| 43 | $A R \rightarrow A C$ |
| 41 | $A C \rightarrow M Q$ |
| 54 | $0 \rightarrow A C$ |
| 51 | CAND fetch |
| 52 | $\mathrm{MB+1} \rightarrow \mathrm{PC}$ |
| 50 | $\begin{aligned} & \text { FIRST }(1) \wedge M U L=M Q \text { SIGN }(1) \\ & \operatorname{FIRST}(1) \wedge E A E \text { RUN }(1)=\text { no effect on EAE SIGN } \end{aligned}$ |

Table 3-20 (cont)
MULS Functions

| 657104 | Multiply, Signed (Four Steps) | $-28 \times 58$ |
| :---: | :---: | :---: |
| Process | Function |  |
| 42,55,53 | same as MULS $28 \times 58$ |  |
| 56 | $\begin{aligned} & E A E-P(1) \wedge S C O V 2(1) \wedge M Q I(1) \wedge E \operatorname{RO} 09(0) \wedge A C O(1)=E N C M P L(1) \\ & E N C M P L(1) \wedge M U L \wedge M Q \operatorname{SIGN}(1) \wedge E A E S I G N(0)=E A E S I G N(1) \\ & E N C M P L(1) \wedge E A E S I G N(1)=C M P L \\ & C M P L=\overline{A C} \rightarrow M Q \end{aligned}$ |  |
| 57 | $\begin{aligned} & \operatorname{EN~CMPLAEAE~SIGN~}(1)=\mathrm{CMPL} \\ & \mathrm{CMPL}=\overline{\mathrm{AR} \rightarrow A C} \end{aligned}$ |  |

Table 3-21
MULS Functions

| 657104 | Multiply, Signed (Four Steps) | $-28 \times-58$ |
| :---: | :---: | :---: |
| Process | Function |  |
| 75 | $\begin{aligned} & \operatorname{TEMP3}(1)=\text { no conditioning of MQ SIGN } \\ & \text { ACOO(1) = condition EAE SIGN } \\ & M U L=\text { condition MQ SIGN } \\ & E A E(1)=0 \rightarrow E N C M P L \end{aligned}$ |  |
| 43 | $\begin{aligned} & \operatorname{SU2}(1) \wedge M B 06(1) \wedge A C 00(1)=\operatorname{EAE~SIGN}(1) \\ & S U 2(1) \wedge E I R 09(0) \wedge E A E S I G N(1) \wedge E I R 11(1)=C M P L \\ & C M P L=\overline{A R} \rightarrow A C \end{aligned}$ |  |
| 41 | $A C \rightarrow M Q$ |  |
| 54 | $0 \rightarrow A C$ |  |
| 51 | CAND fetch |  |
| 52 | $\mathrm{MB+1} \rightarrow \mathrm{PC}$ |  |
| 50 | $\begin{aligned} & \operatorname{FIRST}(1) \wedge M U L=M Q \operatorname{SIGN}(1) \\ & \operatorname{FIRST}(1) \wedge E A E \operatorname{RUN}(1)=\text { no effect on EAE SIGN } \end{aligned}$ |  |
| 42,55,53 | same as MULS $2_{8} \times 5_{8}$ |  |
| 56 | ```EAE-P(1)^SCOV2(1)^MQI(1)^EIR09(0)^ACO(1) = EN CMPL(1) EN CMPL(1)MMUL^MQ SIGN(1)^EAE SIGN (1) = EAE SIGN (0) EN CMPL(1)^EAE SIGN(0) = \overline{CMPL} AC }->M``` |  |
| 57 | $\begin{aligned} & \operatorname{EN~CMPL}(1) \wedge E A E S I G N(0)=\overline{C M P L} \\ & A R \rightarrow A C \end{aligned}$ |  |

### 3.8 DIVIDE INSTRUCTIONS

Six divide instructions including integer divide and fraction divide, Table 3-22, divide the contents of the $A C$ and $M Q$ (integer dividend, fraction dividend, long register dividend) by the contents
of the next sequential core memory location (divisor) to form a quotient in the $M Q$ and remainder in the AC. Bits 12 through 17 in the instruction are usually programmed for a step count of $23_{8}\left(19{ }_{10}\right)$, representing division of a 36 -bit dividend (actual or implied) by an 18-bit divisor. When such precision is not required, the microprogrammed step count can be decreased by subtracting the appropriate number " $n$ " from the instruction code. The quotient is always right-justified in the MQ and the remainder rightjustified in the $A C$. If " $n$ " is programmed in the instruction, the $n$ high-order bits in the $M Q$ and $A C$ are meaningless.

Table 3-22
EAE DIV Instruction Format

| $\begin{gathered} \text { Op Code } \\ 64{ }_{8} \end{gathered}$ |  |  | $\begin{array}{r} \text { DIV } \\ 3_{8} \end{array}$ | Commands Precision of QUOT/Remainder |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 012 | $3 \quad 4 \quad 5$ | 678 | $9 \quad 10 \quad 11$ | $\begin{array}{llll}12 & 13 & 14\end{array}$ | $\begin{array}{lll}15 & 16 & 17\end{array}$ |  |
| 6 | 4 | 0 | 3 | X | X | DIV |
| 6 | 4 | 4 | 3 | X | X | DIVS |
| 6 | 5 | 3 | 3 | $\dot{\chi}$ | $x$ | IDIV |
| 6 | 5 | 7 | 3 | $x$ | $x$ | IDIVS |
| 6 | 5 | 0 | 3 | $x$ | $x$ | FRDIV |
| 6 | 5 | 4 | 3 | X | X | FRDIVS |

Instructions may be programmed for division of signed or unsigned quantities. Divide overflow occurs if the quotient exceeds the capacity of the $M Q\left(777777_{8}\right.$, unsigned; $\pm 377777_{8}$, signed). The LINK sets to indicate an overflow, divide execution ends in 5 computer cycles, and the register contents are meaningless. The computer goes on to the next instruction.
3.8.1 DIV(S) Instruction

The $\operatorname{DIV}(S)$ instruction divides the contents of the $A C$ and $M Q$ (long register dividend) by the contents of the next sequential core memory location to form a quotient in the $M Q$ and remainder in the $A C$.

For a DIV instruction the LINK must previously have been set to 0 and remains 0 unless divide overflow occurs (Section 3.8.4). During the preparatory phase, the SC is set to the 2 s complement of the step count in bits 12 through 17 of the instruction. A core memory cycle takes place to read the divisor into the MB. The arithmetic phase, executed as the division of one unsigned quantity by another (binary point of no consequence), halts when the SC counts up to 0 .

For a DIVS instruction, a previous LAC/GSM/DAC DIVR sequence stores the absolute value of the divisor in memory and places the original sign of the divisor in the LINK. During the preparatory phase of DIVS, a core memory cycle reads the absolute value divisor into the MB, transfers the LINK
content to the temporary storage register TEMP3 in the EAE, and resets the LINK. The SC is set to the 2 s complement of the step count in bits 12 through 17 of the instruction. The arithmetic phase, executed as the division of one signed quantity by another (binary point of no consequence), halts when the SC counts up to 0 . The dividend contains a double sign in bits $A C 00$ and $A C 01$. MQ00 receives the sign of the quotient, and ACOO receives the original sign of the dividend.

As with the execution of MULS, the arithmetic phase of DIVS starts with positive, like-signed quantities in the divisor and dividend. TEMP3, MQ SIGN, and EAE SIGN flip-flops act to ls complement the MQ portion of a negative dividend during the preparatory phase and to perform other complementary functions during the arithmetic phase to arrive at the correctly signed quotient as follows.

$$
\begin{array}{ll}
+\div+=+ & \begin{array}{l}
\text { (behaves as simple unsigned divide, final quotient } \\
\text { complemented after arithmetic phase) }
\end{array} \\
+\div-=- & \begin{array}{l}
\text { (EAE GSM sets LINK, complements divisor; final } \\
\text { quotient not complemented) }
\end{array} \\
-\div+=- & \begin{array}{l}
\text { (MQ portion of dividend complemented during pre- } \\
\text { paratory phase; quotient not complemented; remainder } \\
\text { complemented after arithmetic phase) }
\end{array} \\
-\div-=+ & \begin{array}{l}
\text { (EAE GSM sets LINK, complements divisor; MQ por- } \\
\text { tion of dividend complemented during prearatory phase, } \\
\text { quotient complemented after arithmetic phase). }
\end{array}
\end{array}
$$

The algorithm for divide using the EAE is sample, add or subtract, and shift left. The divisor is first subtracted from the AC portion of the dividend, and the result is shifted left. The LINK and TEMP3 receive the most significant bit of the result for sampling. If the result is a negative number, the divisor is added to the quotient; if the result is a positive number, the divisor is subtracted from the quotient. The result is then shifted left one position for the next sampling. If in the first subtraction the divisor is not greater than the AC portion of the dividend, divide overflow occurs, stopping divide operations (Section 3.8.4). The subtract operation takes the form of a 2 s complement add.

Following is a sample program for the signed division of two positive numbers, $12_{8} \div 5_{8}$. The logic functions that perform the DIVS operations are listed in Table 3-23. Table 3-24 is a listing of the arithmetic operations by process word functions. The sample program and the microprogrammed bits 12 through 17 in the DIVS instruction reflect an initial step count of $05_{8}$, resulting in a four-bit precision of the quotient and remainder. The DIVS instruction is used here for purposes of explanation of the EAE SIGN operations; actually, the sample program can be modified for DIV by eliminating the GSM sequence if dealing with unsigned numbers. Tables $3-25,3-26$, and $3-27$ list the ramifications of Table 3-23 for different sign situations.
/DIVIDE $1285_{8}$

| ST, | 0500 | 200100 | LAC DIVR | /LOAD DIVISOR INTO AC |
| :--- | :--- | :--- | :--- | :--- |
| 0501 | 100200 | JMS DIV | /STORE PROGRAM ADDRESS IN 0200 AND |  |
|  |  |  |  | /JUMP TO DIV SUBROUTINE |
|  |  |  |  |  |
|  |  |  |  |  |


| DIV | 0200 | 000502 | PC | /PROGRAM ADDRESS <br> /STORE DIVR SIGN IN LINK AND ABSOLUTE |
| :--- | :--- | :--- | :--- | :--- |
|  | 0201 | 664000 | GSM | /SALUE IN AC |
|  |  |  |  | /DEPOSIT DIVR IN O207 |
|  | 0202 | 040207 | DAC. +5 | /LOAD HALF DIVIDEND INTO AC |
|  | 0203 | 200101 | LAC DIVDI | /MOVE TO MQ |
|  | 0204 | 652000 | LMQ | /LOAD HALF DIVIDEND INTO AC |
|  | 0205 | 200102 | LAC DIVD2 | /FETCH DIVR AND DIVIDE |
| DIVR | 0206 | 644323 | DIVS |  |
|  | 0207 | 000005 |  |  |
|  | 0210 | 620200 | JMP I 200 | /RETURN TO MAIN PROGRAM |
|  |  |  |  |  |
|  | 0100 | 000005 | DIVISOR |  |
|  | 0101 | 000012 | DIVIDEND (LEAST SIGNIFICANT) |  |
|  | 0102 | 000000 | DIVIDEND (MOST SIGNIFICANT) |  |

NOTE: The following discussion of a divide signed operation is using a 4 bit divisor and 8 bit di vidend instead of 18 and 36 . References to a given register bit 17 are referring to the least significant bit of the applicable register.

Table 3-23
DIVS Functions
$0 1 0 1 \longdiv { 0 0 0 0 1 0 1 0 }$
644305
Divide, Signed (Five Steps)
$12{ }_{8} \div 58$

| Process | Function | Drawing No. |
| :---: | :---: | :---: |
| 75 | (ACO, ARI, EAE, LI, CONT, CMA43) | KC18 |
|  | ACO(1)^NOSH^ARI(1) = AC $\rightarrow$ AR | KC20-21 |
|  | SA09(0)^SAIO(1)^SAII (1) = DIV | KE4 |
|  | EAE (1)NARI 1 ) = SUl 1 ) | KE3 |
|  | SUl 1 ) $=0 \rightarrow$ SCOV,SCOV2,FIRST, EAE RUN,MQ SIGN,EAE SIGN | KE2-3 |
|  | SUI(1)^SETUP $=$ SC CLR | KE2 |
|  | SC CLR $=0 \rightarrow$ SC | KE2 |
|  | SUI (1)^MB05(0) = EAE OR MQO | KE3 |
|  | $\mathrm{LI}(1)=\mathrm{O}$ BUS $\mathrm{L}=\operatorname{ADRL} \rightarrow \operatorname{LAR}(0)$ | KCl5 |
|  | $\mathrm{LI}(1)=\mathrm{ADRL}=\mathrm{LINK} \rightarrow \operatorname{TEMP3}(0)$ | KE3 |
|  | TEMP3(0) = condition MQ SIGN | KE3 |
|  | $\mathrm{EAE}(1)=0 \rightarrow$ EN CMPL | KE3 |
|  | ACOO(0) = no conditioning of EAE SIGN | KE3 |
|  | CM STROBE^CONT(1) = GO TO 43 | KCl6 |
| 43 | (ACI, EAE, CONT, CMA41) | KC18 |
|  | EAE (1)^ACI(1)^SETUP $=$ ŚU2 $(1)$ | KE3 |
|  | SU2 $(1)=\overline{\text { MB12-17 }}=111010 \rightarrow$ SC | KE2 |
|  | SU2(1) MMB06(1) 1 ACOO(0) = no effect on EAE SIGN (EAE SIGN 0) | KE3 |
|  | CM STROBEAEAE OR MQO = MQO(1) | KC19 |
|  | MQO(1)^NOSH^ACI $(1)=M Q \rightarrow A C$ | KC20-21 |
|  | $\mathrm{LI}(0)=\operatorname{LAR}(0) \rightarrow \operatorname{LINK}(0)$ | KC15 |
|  | CM STROBE^CONT(1) = GO TO 41 | KCl 6 |
| 41 | (MQI, ACO, EAE,CONT, CMA54) | KC18 |
|  | $A C O(1) \wedge N O S H \wedge M Q I(1)=A C \rightarrow M Q$ | KC20-21 |
|  |  | KE3 |
|  | CM STROBE^CONT(1) = GO TO 54 | KCl6 |


| Process | Function | Drawing No. |
| :---: | :---: | :---: |
| 54 | (ACI, EAE-R,CONT, CMA40) | KC18 |
|  | CM STROBE^EAE OR ARO = ARO(1) | KC19 |
|  | ARO(1)^NOSH $\wedge$ ACI $(1)=A R \rightarrow A C$ | KC20-21 |
|  | EAE-R(1)^SCOV $(0)=$ R-PULSE | KE2 |
|  | R-PULSE $=111011 \rightarrow$ SC | KE2 |
|  | EAE-R(1)^SCOV2(0) = ADDR 10 | KE3 |
|  | EAE-R(1)^EIR09(0)へSCOV2(0)^EAE RUN(0) = ODD ADDR | KE3 |
|  | $\operatorname{EAE}(0) \wedge T E M P 3(0)=M Q \operatorname{SIGN}(1)$ | KE3 |
|  | MQ SIGN(1) = condition EAE SIGN | KE3 |
|  | $\operatorname{EAE}-R(1)=O \text { BUS } L=\operatorname{LINK} \rightarrow \operatorname{TEMP2}(0)$ | KE3 |
|  | CM STROBE^CONT(1)^CMA40^ADDR 10^ODD ADDR = GO TO 51 | KCl6 |
| 51 | (PCO, SM, MBI, CMA52) | KC18 |
|  | $\mathrm{PCO}(1) \wedge \mathrm{NOSH}$ M $\mathrm{MBI}(1)=\mathrm{PC} \rightarrow \mathrm{MB}$ (DIVR ADDRESS) | KC20-21 |
|  | SM(1)^CLK = FETCH DIVR | MC2 |
|  | SM (1)^CLK $=$ CM STROBE | KC16 |
|  | CM STROBE = GO TO 52 |  |
| 52 | (MBO , +1, PCI, LI, CMA50) | KC18 |
|  | $+\mathrm{l}(1)=\mathrm{CII7}$ | KC14 |
|  | $M B O(1) \wedge N O S H \wedge C I I 7 \wedge P C I(1)=M B$ (DIVR ADDRESS) $+1 \rightarrow$ PC $+1(1)=\overline{\text { A BUS LINK }} \rightarrow \overline{\text { ADRL }}$ | $\mathrm{KC20-21}$ KCl 5 |
|  | $\operatorname{LI}(1)=\operatorname{ADRL} \rightarrow \operatorname{LAR}(0)$ | KC15 |
|  | $\mathrm{LI}(1) \wedge \operatorname{CONT}(0)=E A E C L R ~ R Q ~$ | KE3 |
|  | $\mathrm{LI}(1) \wedge \overline{\mathrm{ADRL}}=\operatorname{TEMP3}(0)$ | KE3 |
|  | EAE CLR RQ = IN CLR, CLR | KC16 |
|  | $\mathrm{IN} \mathrm{CLR}=$ CLR I $=0 \rightarrow$ PCI, MBO | KC19 |
|  | CLR $=0 \rightarrow+1,1 \rightarrow$ SAO | KC19 |
|  | IN CLR $=1 \rightarrow \mathrm{MBI}$ | KC19 |
|  | SAO(1) $=\overline{\text { A BUS LINK }} \rightarrow$ ADRL | KC15 |
|  | SAO(1) $\wedge \mathrm{NOSH} \wedge \mathrm{MBI}(1)=S A(D I V R) \rightarrow M B$ | KC20-21 |
|  | MEM STROBE $=$ GO TO 50 | KCl6 |
| 50 | (MQO, ARI, EAE-P, CONT, CMA42) | KC18 |
| $\uparrow$ | $\operatorname{EAE}-\mathrm{P}(1) \wedge S C O V 2(0)=E A E R U N(1)$ | KE3 |
|  | $\operatorname{EAE}-\mathrm{P}(1) \wedge E A E \operatorname{RUN}(0)=$ FIRST $(1)$ | KE3 |
|  | $\operatorname{FIRST}(1) \wedge E A E \operatorname{RUN}(1) \wedge M Q \operatorname{SIGN}(1)=C M P L ~ E A E ~ S I G N=E A E ~ S I G N(1) ~$ | KE3 |
|  | EAE-P(1)^SCOV2(0)へDIV = IN SHLI | KE4 |
|  | $\mathrm{IN} \mathrm{SHLI}=$ SHLI | KCl3 |
|  | MQO(1)^SHLI^ARI(1) = MQn $\rightarrow$ ARn-1 | KC20-21 |
| Shift 1, | SHLI $=$ ADROO $=$ MQOO(1) $\rightarrow$ O BUSL | KC15 |
| Sample | EAE-P $(1)=O$ BUS $L \rightarrow$ TEMPI (1) | KE3 |
|  | EAE-P $(1)=$ TEMP2(0) $\rightarrow$ END BITO0 (lost) | KC15 |
|  | EAE-P $(1)=$ TEMP3(0) $\rightarrow$ END BITI7 | KC15 |
|  | SHLI $=\operatorname{END} \operatorname{BITI} 7 \rightarrow$ ARI7(0) $\operatorname{LI}(0)=\operatorname{LAR}(0) \rightarrow \operatorname{LINK}(0)$ | KC20 |
| $\downarrow$ | $\operatorname{LI}(0)=\operatorname{LAR}(0) \rightarrow \operatorname{LINK}(0)$ | KCl5 |

Table 3－23（cont） DIVS Functions

644305
Divide，Signed（Five Steps）
${ }^{12}{ }_{8} \quad{ }_{8}$

| Process | Function | Drawing No． |
| :---: | :---: | :---: |
| 50 （cont） | EAE－P（1）へSCOV（0）＾TEMP3（0）へDIV＝EAE OR SUB EAE－P（1）へSCOV2（0）$\wedge$ DIV＝EAE OR LI CM STROBEACONT（I）＝GO TO 42 | $\begin{aligned} & \text { KE3 } \\ & \text { KE3 } \\ & \mathrm{KCl} \end{aligned}$ |
| $\begin{aligned} & 42 \\ & \uparrow \end{aligned}$ | （ACO，MQI，EAE－R，CONT，CMA55） | KC18 |
|  | CM Strobeneat OR SUB＝SUB（1） | KC19 |
|  | CM STROBE＾EAE OR LI＝LI（1） | KC19 |
|  | EAE－R（1）へSCOV（0）＝R－PULSE | KE2 |
|  | R－PULSE $=111100 \rightarrow$ SC | KE2 |
|  | EAE－R（1）＾SCOV（0）＾EAE RUN（1）＾DIV＝IN SHLI | KE4 |
|  | $\mathrm{IN} \mathrm{SHLI}=$ SHLI | KC13 |
|  | $\operatorname{EAE}-\mathrm{R}(1) \wedge$ SUB $(1)=C I 17$ | KE3 |
| Sub， | $\operatorname{SUB}(1) \wedge S H L 1 \wedge C I 17 \wedge M Q I(1)=\overline{M B}+1 \rightarrow M \mathrm{C}^{-1}$ | KC20－21 |
| Shiftl$\downarrow$$\downarrow$ | ACO（1）＾SHLI＾MQI（1）＝ACn $\rightarrow$ MQn－1 | KC20－21 |
|  | SHLI $=$ ADROO（1）$\rightarrow$ O BUS L | KCl5 |
|  | EAE－R（1）＝O BUS L $\rightarrow$ TEMP2（1） | KE3 |
|  | $\mathrm{LI}(1)=\mathrm{O}$ BUS L $\rightarrow$ LAR（1） | KC15 |
|  | EAE－R（1）＝TEMP1 1 （ $\rightarrow$ END BIT17 | KC15 |
|  | \＄HL1＝END BIT $17 \rightarrow$ MQ17 1 （ | KC20 |
|  | $\operatorname{LINK}(0) \wedge S U B(1) \triangle E A E R(1)=A ~ B U S ~ L I N K ~$ | KC15 |
|  | A BUS LINK $\triangle \overline{C O O O}=$ ADRL | KCl 5 |
|  | LI $(1)=$ ADRL $\rightarrow$ TEMP3（1） | KE3 |
|  | CM STROBE＾CONT（1）＝GO TO 55 | KC16 |
| 55 | （ARO，ACI，EAE－P，CONT，CMA53） | KC18 |
| $\uparrow$ | EAE－P（1）＾SCOV2（0）＾DIV＝IN SHLI | KE4 |
|  | $\mathrm{IN} \mathrm{SHLI} \mathrm{=} \mathrm{SHLI}$ | KCl3 |
|  | $\operatorname{EAE}-\mathrm{P}(1) \wedge E A E \operatorname{RUN}(1)=\operatorname{FIRST}(0)$ | KE3 |
|  | ARO（1）＾SHLI＾ACI $(1)=A R n \rightarrow A C n-1$ | KC20－21 |
|  | SHLI $=$ ADROO（0）$\rightarrow$ O BUS L | KC15 |
|  | EAE－P（1）$=\mathrm{O}$ BUS $L \rightarrow$ TEMPI（0） | KE3 |
| Sample | EAE－P（1）$=$ TEMP2（1）$\rightarrow$ END BITOO（lost） | KCl5 |
|  | EAE－P（1）$=$ TEMP3（1）$\rightarrow$ END BIT17 | KC15 |
|  | SHLI $=$ END BIT17 $\rightarrow$ ACl7（1） | KC20 |
|  | EAE－P（1）$\$ SCOV2 $(0) \wedge$ EAE OR SUB $\wedge O$ BUS 17＾DIV＝EAE OR MBO | KE3 |
|  | $\operatorname{LI}(0)=\operatorname{LAR}(1) \rightarrow \operatorname{LINK}(1)$ | KC15 |
|  | EAE－P（1）＾SCOV2（0）＾DIV＝EAE OR LI | KE3 |
|  | CM STROBE＾CONT（1）＝GO TO 53 | KC16 |
| $\begin{array}{r} 53 \\ \uparrow \end{array}$ | （MQO，ARI，EAE－R，CONT，CMA56） | KC18 |
|  | $C M$ STROBEAEAE OR MBO $=$ MBO（1） | KC19 |
|  | CM STROBEAEAE OR LI＝LI（1） | KC19 |
|  | $\operatorname{EAE}-\mathrm{R}(1) \wedge S C O V(0)=$ R－PULSE | KE2 |
|  | R－PULSE $=111101 \rightarrow$ SC | KE2 |
| Shift 2 | EAE－R（1）＾SCOV $(0) \wedge$ EAE RUN（1）へDIV＝IN SHLI | KE4 |
|  | IN SHLI＝SHLI | KCl 3 |
|  | MQO 1 ）$\wedge$ SHLI $\wedge$ ARI $(1)=M Q n \rightarrow$ ARn－1 | KC20－21 |

Table 3-23 (cont)
DIVS Functions
644305
Divide, Signed (Five Steps)
$128 \div 58$

| Process | Function | Drawing No. |
| :---: | :---: | :---: |
| 53 (cont) | MBO(1)^SHLI^ARI(1) $=$ MBn $\rightarrow$ ARn-1 | KC20-21 |
|  | SHLI $=$ ÁDROO(1) $\rightarrow$ O BUS L | KC15 |
|  | EAE-R(1) $=\mathrm{O}$ BUS $\mathrm{L} \rightarrow$ TEMP2(1) | KE3 |
|  | $\mathrm{LI}(1)=\mathrm{O}$ BUS $\mathrm{L} \rightarrow \operatorname{LAR}(1)$ | KC15 |
|  | $\mathrm{LI}(1)=A D R L \rightarrow T E M P 3(1)$ | KE3 |
|  | EAE-R (1) $=$ TEMP1 $(0) \rightarrow$ END BIT17 | KC15 |
|  | SHL1 $=$ END BIT17 $\rightarrow$ AR17 $(0)$ | KC20 |
|  | $\operatorname{LINK}(1) \wedge \overline{S U B}=\mathrm{A}$ BUS LINK | KC15 |
|  | A BUS LINK\} \overline { C O O O } =  ADRL  | KC15 |
|  | CM STROBE^CONT(1) = GO TO 56 | KC16 |
| 561 | (ACO, MQI, EAE-P, CONT, CMA57) | KC18 |
|  | EAE-P(1)^SCOV2(1)^DIV = IN SHLI | KE4 |
|  | $\mathrm{IN} \mathrm{SHLI}=$ SHLI | KCl3 |
|  | ACO(1)^SHLI^MQI(1) = ACn $\rightarrow$ MQn-1 | KC20-21 |
|  | SHLI $=$ ADROO(1) $\rightarrow$ O BUS L | KCl5 |
|  | EAE-P $(1)=\mathrm{O}$ BUS $L \rightarrow$ TEMPI $(1)$ | KE3 |
| Shift 3, | EAE-P(1) $=$ TEMP2(1) $\rightarrow$ END BITOO (lost) | KC15 |
| $\underbrace{\text { Sample }}$ | EAE-P(1) $=$ TEMP3(1) $\rightarrow$ END BIT 17 | KC15 |
|  | SHLI $=$ END BIT17 $\rightarrow$ MQ17(1) | KC20 |
|  | EAE-P(1)^SCOV2(0)^ $\overline{\text { EAE OR SUB }}$ ( $\wedge$ O BUS $17 \wedge$ DIV $=$ EAE OR MBO | KE3 |
|  | $\operatorname{LI}(0)=\operatorname{LAR}(1) \rightarrow \operatorname{LINK}(1)$ | KC15 |
|  | EAE-P(1)へSCOV2(0)へDIV = EAE OR LI | KE3 |
|  | CM STROBE $\wedge$ CONT(1) = GO TO 57 | KCl 6 |
| 571 | (ARO, ACI, EAE-R, CONT, CMA40) | KC18 |
|  | CM STROBE $\wedge$ EAE OR MBO $=$ MBO(1) | KC19 |
|  | CM STROBE^EAE OR LI = LI (1) | KC19 |
|  | $\operatorname{EAE}-\mathrm{R}(1) \wedge S C O V(0)=$ R-PULSE | KE2 |
|  | R-PULSE $=11110 \rightarrow$ SC | KE2 |
|  | EAE-R(1)^SCOV $(0) \wedge E A E$ RUN $(1) \wedge$ DIV $=$ IN SHLI | KE4 |
|  | $\mathrm{IN} \mathrm{SHLI}=$ SHLI | KCl3 |
|  | $\mathrm{ARO}(1) \wedge S \mathrm{HLI} \wedge \mathrm{ACI}(1)=\mathrm{ARn} \rightarrow \mathrm{ACn}-1$ | KC20-21 |
| Shift 3 | $\mathrm{MBO}(1) \wedge S \mathrm{SLI} 1 \wedge \mathrm{ACI}(1)=\mathrm{MBn} \rightarrow \mathrm{ACn}-1$ | KC20-21 |
|  | SHLI $=$ ADROO(1) $\rightarrow$ O BUS L | KCl5 |
|  | EAE-R(1) $=$ O BUS L $\rightarrow$ TEMP2 $(1)$ | KE3 |
|  | EAE-R(1) $=\operatorname{TEMPI}(1) \rightarrow$ END BITI7 | KC15 |
|  | SHLI $=$ END BITl7 $\rightarrow$ ACl7(1) | KC20 |
|  | $\mathrm{LI}(1)=\mathrm{O}$ BUS $\mathrm{L} \rightarrow \operatorname{LAR}(1)$ | KC15 |
|  | $\operatorname{LINK}(1) \wedge \overline{S U B}=\mathrm{A}$ BUS LINK | $\mathrm{KCl5}$ |
|  | A BUS LINK^ $\overline{C O 00}=$ ADRL | KCl5 |
|  | $\operatorname{LI}(1)=A D R L \rightarrow$ TEMP3(1) | $\mathrm{KCl5}$ |
|  | EAE-R(1)^SCOV2(0) = ADDR 10 | KE3 |
| $\downarrow$ | CM STROBE^CONT(1)^CMA40^ADDR $10=\mathrm{GO}$ TO 50 | KC16 |

Table 3－23（cont）
DIVS Functions
Divide，Signed（Five Steps）
${ }^{12} 8_{8}{ }_{8}$

| Process | Function | Drawing No． |
| :---: | :---: | :---: |
| 50$\uparrow$ | （MQO，ARI，EAE－P，CONT，CMA42） | KC18 |
|  | EAE－P（I）へSCOV2（0）へDIV＝IN SHLI | KE4 |
|  | IN SHLI $=$ SHLI $M Q O(1) \wedge S H L I \wedge A R I(1)=M Q n \rightarrow A R n-1$ | $\mathrm{KC13}$ $\mathrm{KC20-21}$ |
|  | SHLI $=$ ADROO（0）$\rightarrow$ O BUS L | KC15 |
|  | EAE－P（1）$=\mathrm{O}$ BUS $L \rightarrow$ TEMPI（0） | KE3 |
| Shift 4， Sample | EAE－P（1）$=$ TEMP2（1）$\rightarrow$ END BITOO（lost） | KC15 |
|  | EAE－P（1）$=$ TEMP3（1）$\rightarrow$ END BIT 17 | KCl5 |
|  | SHLI $=$ END BITI7 $\rightarrow$ AR17（1） | KC20 |
|  | $\operatorname{LI}(0)=\operatorname{LAR}(1) \rightarrow \operatorname{LINK}(1)$ | KCl5 |
|  | EAE－P（1）＾SCOV2（0）＾EAE OR SUB＾O BUS 17＾DN＝EAE OR MBO | KE3 |
|  | EAE－P（1）＾SCOV2（0）＾DIV＝EAE OR LI | KE3 |
|  | CM STROBE＾CONT（1）＝GO TO 42 | KC16 |
| 424 | （ACO，MQI，EAE－R，CONT，CMA55） | KC18 |
|  | $C M S T R O B E \wedge E A E O R M B O=M B O(1)$ | KC19 |
|  | CM STROBEAEAE OR LI＝LI 1 （ | KC19 |
|  | EAE－R（1）＾SCOV（0）＝R－PULSE | KE2 |
|  | R－PULSE＝וווווֹ $\rightarrow$ SC＝SC FULL | KE2 |
|  | EAE－R（1）＾SCOV（0）＾EAE RUN（1）＾DIV＝SHLI | KE4 |
|  | IN SHLI＝SHLT | KCl3 |
|  | ACO（1）＾SHLI＾MQI（1）＝ACn $\rightarrow$ MQn－1 | KC20－21 |
| Add， | $\mathrm{MBO}(1) \wedge$ SHLI＾MQI $(1)=\mathrm{MBn} \rightarrow \mathrm{MQn}-1$ | KC20－21 |
| Shift 4 | SHLI $=$ ADROO（0）$\rightarrow$ O BUS L | KC15 |
|  | $\operatorname{EAE}-\mathrm{R}(1)=\mathrm{O}$ BUS L $\rightarrow$ TEMP2（0） | KE3 |
|  | $\mathrm{LI}(1)=\mathrm{O}$ BUS L $\rightarrow$ LAR（0） | KC15 |
|  | $\operatorname{EAE}-\mathrm{R}(1)=\operatorname{TEMP1}(0) \rightarrow$ END BIT17 | KC15 |
|  | SHL1＝END BIT17 $\rightarrow$ MQ17（0） | KC20 |
|  | LINK（1）＾$\overline{S U B}=A$ BUS LINK | KCl5 |
|  | A BUS LINK $\triangle C O 00=\overline{\text { ADRL }}$ | KCl5 |
|  | $\mathrm{LI}(1)=\overline{\mathrm{ADRL}} \rightarrow$ TEMP3$(0)$ | KE3 |
|  | CM STROBE＾CONT（1）＝GO TO 55 | KC16 |
| 55 | （ARO ，ACI，EAE－P，CONT，CMA53） | KC18 |
| $\uparrow$ | $E A E-P(1) \wedge S C O V 2(0) \wedge D I V=I N S H L I$ | KE4 |
|  | $\mathrm{IN} \mathrm{SHLI}=$ SHLI | KCl3 |
|  | ARO（1）＾SHLI＾ACI $(1)=A R n \rightarrow A C n-1$ | KC20－21 |
|  | $\mathrm{SHLI}=\mathrm{ADROO}(0) \rightarrow \mathrm{O}$ BUS L | KCl5 |
| Shift 5， | EAE－P（1）$=\mathrm{O}$ BUS $L \rightarrow \operatorname{TEMPI}(0)$ | KE3 |
| $\downarrow^{\text {Sample }}$ | EAE－P（1）$=$ TEMP2 $(0) \rightarrow$ END BIT00（lost） | KC15 |
|  | EAE－P（1）$=$ TEMP3 $(0) \rightarrow$ END BIT17 | KC15 |
|  | SHLI $=$ END BIT17 $\rightarrow$ ACI7 ${ }^{\text {（0）}}$ | KC20 |
|  | EAE－P（1）＾SCOV2（0）＾DIV＝EAE OR LI | KE3 |
|  | EAE－P（1）へSCOV $(0) \wedge$ TEMP3 $(0) \wedge$ DIV $=$ EAE OR SUB | KE3 |
|  | $\mathrm{LI}(0)=\operatorname{LAR}(0) \rightarrow \operatorname{LINK}(0)$ | KC15 |
|  | CM STROBE $\wedge$ CONT $(1)=\mathrm{GO}$ TO 53 | KC16 |

Table 3-23 (cont)
DIVS Functions
644305
Divide, Signed (Five Steps)
$12_{8} \div 5_{8}$

| Process | Function | Drawing No. |
| :---: | :---: | :---: |
| 53 | (MQO, ARI, EAE-R,CONT, CMA56) | KCl8 |
|  | CM STROBEAEAE OR SUB $=$ SUB ( 1 ) | KC19 |
|  | CM STROBEAEAE OR LI = LI (1) | KC19 |
|  | EAE-R(1) $=$ R-PULSE | KE2 |
|  | R-PULSE $=000000 \rightarrow$ SC | KE2 |
|  | R-PULSEASC FULL $=$ SCOV(1) | KE2 |
|  | SCOV(1) = $\overline{\text { IN SHLT }}$ | KE4 |
| Sub | $\operatorname{SUB}(1) \wedge E A E-R(1)=C I I 7$ | KE3 |
|  | SUB(1)^NOSH^CII7^ARI91) $=\overline{\mathrm{MB}}+1 \rightarrow \mathrm{AR}$ | KC20-21 |
|  | MQO(1)^NOSH | KC20-21 |
|  | $\operatorname{SUB}(1) \wedge E A E-R(1) \wedge \operatorname{LINK}(0)=A$ BUS LINK |  |
|  | A BUS LINK^ $\overline{C O O O}=$ ADRL | KCl5 |
|  | SHIFT $=$ ADRL $\rightarrow$ O BUS L | KCl5 |
|  | $\operatorname{EAE}-\mathrm{R}(1)=O$ BUS $L \rightarrow$ TEMP2(1) | KE3 |
|  | $\operatorname{LI}(1)=O$ BUS $L \rightarrow \operatorname{LAR}(1)$ | KCl5 |
|  | LI(1) = ADRL $\rightarrow$ TEMP3(1) | KE3 |
|  | CM STROBE | KCl6 |
| 56 | (ACO, MQI, EAE-P, CONT, CMA57) | KC18 |
|  | EAE-P(1)^SCOV2(0)^DIV = IN SHLI | KE4 |
|  | $\mathrm{INSHLI}=$ SHLI | KCl3 |
|  | ACO(1)^SHLI^MQI $(1)=A C n \rightarrow M \mathrm{~A}^{\text {- }} 1$ | KC20-21 |
|  | SHLI $=$ ADROO(1) $\rightarrow$ O BUS L | KCl5 |
|  | EAE-P (1) = O BUS L $\rightarrow$ TEMPI (1) | KE3 |
| Shift 5, Sample | EAE-P(1) $=$ TEMP2(1) $\rightarrow$ END BITOO (lost) | KC15 |
|  | EAE-P $(1)=\operatorname{TEMP3}(1) \rightarrow$ END BIT17 | KC15 |
|  | $\mathrm{SHLI}=\mathrm{END} \text { BITI7 } \rightarrow \text { MQ17(1) }$ | KC20 |
|  | EAE-P(1)^SCOV2(0)^EAE OR SUB $\wedge$ O BUS 17^DIV = EAE OR MBO | KE3 |
|  | EAE-P(1)^SCOV2(1)^DIV = EAE OR LI | KE3 |
|  | $\operatorname{LI}(0)=\operatorname{LAR}(1) \rightarrow \operatorname{LINK}(1)$ | KCl5 |
|  | CM STROBE $\wedge$ CONT(1) = GO TO 57 | KCl6 |
| 57 | (ARO, ACI, EAE-R, CONT, CMA40) | KC18 |
|  | CM STROBEAEAE OR MBO $=$ MBO(1) | KC19 |
|  | CM STROBEAEAE OR LI = LI (1) | KC19 |
|  | $\operatorname{EAE}-\mathrm{R}(1) \wedge \operatorname{SCOV}(1)=\operatorname{SCOV} 2(1)$ | KE2 |
|  | $\operatorname{SCOV}(1)=\overline{\mathrm{IN} \mathrm{SHLT}}$ | KE4 |
|  | ARO(1)^NOSH^ACI $(1)=A R \rightarrow A C$ | KC20-21 |
|  | $\mathrm{MBO}(1) \wedge \mathrm{NOSH} \wedge \mathrm{ACI}(1)=\mathrm{MB} \rightarrow \mathrm{AC}$ | KC20-21 |
| Add |  | KCl 5 KCl 5 |
|  | $\mathrm{EAE}-\mathrm{R}(1)=\overline{\mathrm{O}} \mathrm{BUS} \mathrm{~L} \rightarrow \mathrm{TEMP2}(0)$ | KE3 |
|  | $\operatorname{LI}(1)=\overline{O B U S L} \rightarrow \operatorname{LAR}(0)$ | KCl 5 |
|  | $\mathrm{LI}(1)=$ ADRL $\rightarrow$ TEMP3 $(0)$ | KE3 |
|  | $\operatorname{EAE}-\mathrm{R}(1) \wedge R \mathrm{UN}(1)=A D D R 10$ | KE3 |
|  |  | KC16 |


| 644305 | Divide，Signed（Five Steps） | $12_{8} \div 5_{8}$ |
| :---: | :---: | :---: |
| Process | Function | Drawing No． |
| 50 | （MQO，ARI，EAE－P，CONT，CMA42） | KC18 |
|  | SCOV2（1）$=\overline{\text { IN SHLT }}$ | KE4 |
|  | SCOV2（1）＝$\overline{\text { EAE OR MBO }}$ ，$\overline{\text { EAE OR SUB }}$ ，$\overline{\text { EAE OR LI }}$ | KE3 |
|  | MQO 1 （1）＾NOSH＾ARI $(1)=M Q \rightarrow A R$ | KC20－21 |
|  | $\mathrm{LI}(0)=\operatorname{LAR}(0) \rightarrow \operatorname{LINK}(0)$ | KCl5 |
|  | $\underline{\operatorname{LINK}}(0)=\overline{\mathrm{ADRL}}$ | KC15 |
|  | $\overline{\text { SHIFT }}=\overline{\text { ADRL }} \rightarrow \overline{\mathrm{OB} \text { BUS } L}$ | KCl5 |
|  | EAE－P（1）＝О BUSL $\rightarrow$ TEMPI（0） | KE3 |
|  | EAE－P（1）$=$ TEMP2（0）$\rightarrow$ END BITO0（lost） | KC15 |
|  | EAE－P（1）$=$ TEMP3 $(0) \rightarrow$ END BIT 17 | KC15 |
|  | CM STROBE＾CONT（1）$\rightarrow$ GO TO 42 | KCl6 |
| 42 | （ACO，MQI，EAE－R，CONT，CMA55） | KC18 |
|  | EAE－R（1）＾SCOV2（1）＝EAE RUN $(0)$ | KE3 |
|  | $A C O(1) \wedge N O S H \wedge M Q I(1)=A C \rightarrow M Q$ | KC20－21 |
|  | CM STROBE＾CONT（1）＝GO TO 55 | KC16 |
| 55 | （ARO，ACI，EAE－P，CONT，CMA53） | KC18 |
|  | $\operatorname{ARO}(1) \wedge \mathrm{NOSH} \wedge \mathrm{ACI}(1)=\mathrm{AR} \rightarrow \mathrm{AC}$ CM STROBE $\wedge C O N T(1)=$ GO TO 53 | $\begin{aligned} & \mathrm{KC20-21} \\ & \mathrm{KCl} 6 \end{aligned}$ |
| 53 | （MQO，ARI，EAE－R，CONT，CMA56） | KC18 |
|  | MQO（1）$\wedge$ NOSH＾ARI $(1)=M Q \rightarrow A R$ CM STROBEACONT（1）＝GO TO 56 | $\begin{aligned} & \mathrm{KC20-21} \\ & \mathrm{KC16} \end{aligned}$ |
| 56 | （ACO，MQI，EAE－P，CONT，CMA57） | KC18 |
|  | EAE－P（1）へMQI（1）＾ACO（1）＾EIR09（0）＾SCOV2（1）＝EN CMPL（1） | KE3 |
|  | EN CMPL（1）＾EAE SIGN（1）＝CMPL | KE3 |
|  | $\mathrm{ACO}(1) \wedge$ NOSH $\wedge M Q I(1) \wedge C M P L=\overline{A C} \rightarrow M Q$ | KC20－21 |
|  | CM STROBE $\$ CONT（1）＝GO TO 57 & KC16  \hline \multirow[t]{6}{*}{57} & （ARO，ACI，EAE－R，CONT，CMA40） & KC18  \hline & EAE－R（1）＾DIV 1 EN CMPLへMQ SIGN（1）＾EAE SIGN（1）＝EAE SI & （0）KE3  \hline & EAE SIGN $(0)=\overline{\text { CMPL }}$ | KE3 |
|  | ARO（1）＾NOSH＾ACI $(1) \wedge \overline{C M P L}=A R \rightarrow A C$ | KC20－21 |
|  | EAE－R（1）＾SCOV2（1）＾RUN（0）＝$\overline{\text { ADDR } 10}$ | KE3 |
|  | CM STROBE＾CONT（1）＝GO TO 40 | KCl6 |
| 40 | （EAE，DONE，CMAIO） | KC18 |
|  | CLK（B）DLYDへEAE（I）へDONE（I）＝INPUT IO RESTART IO RESTART＝GO TO 10 | $\begin{aligned} & \text { KD3 } \\ & \text { KC16 } \end{aligned}$ |
| 10 | （PCO，SM，CMA 21 ） | KC18 |
|  | BGN next fetch |  |

Table 3-24
DIVS Arithmetic

$$
12_{8} \div 5_{8}
$$



Table 3-25
DIVS Functions

$$
128 \div-58
$$

| Process | Function |
| :---: | :---: |
| 75 | TEMP3(1) = no conditioning of MQ SIGN ACOO(0) = no conditioning of EAE SIGN $\operatorname{EAE}(1)=0 \rightarrow$ EN CMPL |
| 43 | $M Q \rightarrow A C$ |
| 41 | $A C \rightarrow M Q$ |
| 54 | $\operatorname{EAE}(0) \wedge$ TEMP3(1) = no effect on MQ SIGN |
| 51 through last 53 same as DIVS $128{ }_{8} \div 5$ |  |
| 56 | $\begin{aligned} & \mathrm{EN} \operatorname{CMPL}(1) \wedge E A E \operatorname{SIGN}(0)=\overline{\mathrm{CMPL}} \\ & \mathrm{AC} \rightarrow M Q \end{aligned}$ |
| 57 | $C M P L=A R \rightarrow A C$ |

Table 3-26
DIVS Functions

$$
-12_{8} \div+5_{8}
$$

| Process | Function |
| :---: | :---: |
| 75 | TEMP3(0) = condition MQ SIGN ACOO(1) = condition EAE SIGN $\operatorname{EAE}(1)=0 \rightarrow$ EN CMPL |
| 43 | MBO6(1) 1 SUU2(1) $=$ EAE SIGN(1) <br> SU2(1)へEAE SIGN(1) = CMPL <br> $\mathrm{CMPL}=\overline{M Q} \rightarrow \mathrm{AC}$ |
| 41 | $A C \rightarrow M Q$ |
| 54 | $\operatorname{EAE}(0) \wedge \operatorname{TEMP3}(0)=M Q \operatorname{SIGN}(1)$ MQ SIGN(1) = condition EAE SIGN |
| 51,52 | same as DIVS $128{ }_{8} \div 5$ |
| 50 | FIRST(1)^EAE RUN(1)^MQ SIGN(1)^EAE SIGN(1)=EAE SIGN(0) |
| 42 through last 53 same as DIVS $128 \div 5$ |  |
| 56 | $\begin{aligned} & \operatorname{EN~CMPL}(1) \wedge E A E \operatorname{SIGN}(0)=\overline{\mathrm{CMPL}} \\ & \mathrm{AC} \rightarrow \mathrm{MQ} \end{aligned}$ |
| 57 | $\operatorname{EAE}-R(1) \wedge E N C M P L(1) \wedge D N \wedge M Q \operatorname{SIGN}(1) \wedge E A E \operatorname{SIGN}(0)=\operatorname{EAE~SIGN(1)}$ EAE SIGN(1)^EN CMPL(1) = CMPL <br> CMPL $=\overline{A R} \rightarrow A C$ |

Table 3-27
DIVS Functions

$$
-128 \div-58
$$

| Process | Function |
| :---: | :---: |
| 75 | TEMP3(1) = no conditioning of MQ SIGN ACOO(1) = condition EAE SIGN $\operatorname{EAE}(1)=0 \rightarrow$ EN CMPL |
| 43 | $\begin{aligned} & \operatorname{MBO6}(1) \wedge S U 2(1)=E A E \operatorname{SIGN}(1) \\ & S U 2(1) \wedge E A E \operatorname{SIGN}(1)=C M P L \\ & C M P L=\overline{M Q} \rightarrow A C \end{aligned}$ |
| 41 | $A C \rightarrow M Q$ |
| 54 | EAE $(0) \wedge$ TEMP3(1) = no effect on MQ SIGN |
| 51 | through last 53 same as $128{ }_{8}{ }_{8}$ |
| 56 | $\operatorname{EN} \operatorname{CMPL}(1) \wedge E A E \operatorname{SIGN}(1)=\mathrm{CMPL}$ $\mathrm{CMPL}=\overline{\mathrm{AC}} \rightarrow \mathrm{MQ}$ |
| 57 | EAE-R(1) $\wedge E N C M P L(1) \wedge D I V \wedge M Q \operatorname{SIGN}(0)=$ no effect on EAE SIGN(1) EAE SIGN(1)AEN CMPL(1) = CMPL <br> $\overline{\mathrm{AR}} \rightarrow \mathrm{AC}$ |

### 3.8.2 IDIV(S) Instruction

The $\operatorname{IDIV}(S)$ instruction divides the contents of the AC (integer dividend) by the contents of the next sequential core memory location to form a quotient in the MQ and a remainder in the $A C$.

The arithmetic phase of the instruction(s) is identical to that of DIV(S). The preparatory phase transfers the contents of the $A C$ to the $M Q$ and clears the $A C$. Thereafter the arithmetic phase in reality performs the division on the long register dividend just as for DIV. The exception here is that the most significant portion of the dividend (AC) is at 0 .

Therefore, the $\operatorname{DIV}(\mathrm{S})$ functions of Table 3-23 hold true for $\operatorname{IDIV}(\mathrm{S})$ with the following preparatory exceptions.
75) $\operatorname{SUI}(1) \wedge M B O 7(1)=E A E O R A R O$

$$
A C \rightarrow A R \text { (same) }
$$

43) $A R \rightarrow A C$
44) $\operatorname{MBO8}(1)=\overline{E A E ~ O R ~ A R O}$ $A C \rightarrow M Q$ (same)
45) $\mathrm{ACl}(1)=0 \rightarrow \mathrm{AC}$

The rule for divide overflow, Section 3.8.4 is the same. In the IDIV(S) case overflow occurs only if the computer attempts to divide by 0 , since this is the only quantity not larger than the $A C$ portion of the dividend.

The sample divide in Table 3-23, although performed by a DIVS instruction, could in fact be used as a sample IDIVS operation since the arithmetic phase also starts with a zero quantity in the AC.

### 3.8.3 FRDIV(S) Instruction

The $\operatorname{FRDIV}(S)$ instruction divides the contents of the AC (fraction dividend) by the contents of the next sequential core memory location to form a quotient in the $M Q$ and a remainder in the $A C$.

The arithmetic phase of the instruction(s) is identical to that of DIV(S). The preparatory phase clears the MQ. The arithmetic phase thereafter is in reality a division of the long register with the MQ at 0 . For FRDIV the binary point is assumed at the left of ACOO. For FRDIVS the binary point is assumed between ACOO and $\mathrm{ACO1}$. The divide overflow rule, Section 3.8.4, is the same.

The $\operatorname{DIV}(S)$ functions of Table 3-23 hold true for FRDIV(S) therefore, with the following exceptions.

```
75) \(\operatorname{SUI}(1) \wedge M B 05(1)=\overline{E A E ~ O R ~ M Q O}\) SUI(1)^MBO7(0) = EAE OR ARO \(A C \rightarrow A R\) (same)
43) \(\mathrm{ACI}(1)=0 \rightarrow \mathrm{AC}\)
41) \(A C \rightarrow M Q\) (same)
54) \(A R \rightarrow A C\) (same)
```


### 3.8.4 Divide Overflow

For all divide instructions the first subtract operation of the arithmetic phase checks for a divide overflow situation. Divide overflow exists when the computer attempts to divide a dividend by a divisor which is not numerically greater than the most significant portion (AC) of the dividend. If the divide operations were carried out, the result would exceed the capacity of the 18-bit $M Q$ register, and the $M Q$ contents would be erroneous. For unsigned division, the capacity of the $M Q$ is $2^{18}-1$, or $777777_{8}$. For signed division the capacity is $+2^{17}-1$, or $+377777_{8}$.

For all divide instructions process word 52 during the divisor fetch from memory blocks the recirculation of the LINK into the LAR; process word 50 transfers the LAR content $(0)$ into the LINK and starts the arithmetic phase of the instruction. The arithmetic phase therefore always starts with the LINK in the reset state. The LINK returns to the reset state at the end of all valid divide instructions. If, however, the EAE logic encounters the divide overflow situation, the LINK sets and the instruction execution is halted after five machine cycles as a time-saving feature. The computer will then go on to the next instruction, which is usually an instruction which tests the status of the LINK (OPR SZL, OPR SNL, etc.).

Table 3-28 lists the functions that provide the overflow indication to the LINK and stop the divide operations. The listing starts with process word 50, at which point the preparatory phase has been completed, the divisor is in the $M B$, and the dividend is correctly placed in the $A C$ and $M Q$. The operation attempts to divide $32{ }_{10}$ by ${ }^{2} 10$ for a quotient of 16 using a 4-bit $M Q$ register, resulting in overflow since the register capacity is 15 for unsigned divide.

Note from Table 2－3 that a valid five－step arithmetic divide operation requires seven machine cycles for completion，whereas divide overflow stops the operation after the first step and five cycles． For the overflow situation the step count in the SC does not matter since the DIV OV flip－flop controls the SCOV，SCOV2，and RUN functions．

Table 3－28
DIV OV Functions
640305
Divide，Unsigned（Five Steps）
${ }^{32}{ }_{10} \div{ }^{2} 10$

| Process | Function | Drawing No． |
| :---: | :---: | :---: |
| 50 | （MQO，ARI，EAE－P，CONT，CMA 42） | KC18 |
|  | EAE－P（1）＾EAE RUN（0）＝FIRST（1） | KE3 |
|  | EAE－P（1）へSCOV2（0）＝EAE RUN（1） | KE3 |
|  | EAE－P（1）etc．$=$ SHLI | KE4 |
|  | $\operatorname{FIRST}(1) \wedge E A E R U N(1) \wedge M Q \operatorname{SIGN}(1) \wedge E A E S I G N(0)=E A E S I G N(1)$ | KE3 |
|  | $\operatorname{LI}(0)=\operatorname{LAR}(0) \rightarrow \operatorname{LINK}(1)$ | KC15 |
|  | EAE－P（1）＾SCOV（0）＾TEMP3（0）＾DIV＝EAE OR SUB | KE3 |
|  | EAE－P（1）へSCOV2（0）へDIV＝EAE OR LI | KE3 |
|  | $M Q O(1) \wedge S H L I \wedge A R I(1)=M Q n \rightarrow A R n-1$ | KC20－21 |
|  | SHLI $=$ ADROO（0）$\rightarrow$ O BUS L | KC15 |
|  | EAE－P $(1)=\mathrm{O}$ BUS L $\rightarrow$ TEMPI（0） | KE3 |
|  | EAE－P（1）＝TEMP2 $\rightarrow$ END BITO0（lost） | KC15 |
|  | EAE－P（1）$=$ TEMP3（0）$\rightarrow$ END BIT17 | KC15 |
|  | SHLI $=$ END BITI7 $\rightarrow$ AR 17（0） | KC20 |
|  | CM STROBE $\wedge$ CONT（1）＝GO TO 42 | KCl6 |
| 42 | （ACO，MQI，EAE－R，CONT，CMA55） | KC18 |
|  | CM STROBE＾EAE OR SUB $=$ SUB（1） | KCl9 |
|  | EAE－R（1）＾SUB（1）＝CII7 | KE3 |
|  | CM STROBE EAE OR LI＝LI（1） | KC19 |
|  | EAE－R（1），etc．＝SHLI | KE4 |
|  | $\mathrm{ACO}(1) \wedge S H L I \wedge M Q I(1)=A C n \rightarrow M Q n-1$ | KC20－21 |
|  | $\operatorname{SUB}(1) \wedge S H L 1 \wedge M Q I(1) \wedge C I 17=\overline{M B+1} \rightarrow M \mathrm{Mn}^{-1}$ | KC20－21 |
|  | $\operatorname{EAE}-\mathrm{R}(1) \wedge S U B(1) \wedge \operatorname{LINK}(0)=$ A BUS LINK | KC15 |
|  | A BUS LINK＾CO00 $=\overline{\text { ADRL }}$ | KC15 |
|  | $\overline{\mathrm{ADRL}}=\overline{\mathrm{ADRL}} \mathrm{B})$ | KCl5 |
|  | EAE－R（1）＾FIRST（1）＾$\overline{\operatorname{ADRL}(\mathrm{B}}) \wedge$ DIV $=$ DV OV（1） | KE3 |
|  | SHLI $=$ ADROO（0）$\rightarrow$ O BUS L | KC15 |
|  | EAE－R（1）$=\mathrm{O}$ BUS $L \rightarrow$ TEMP2 $(0)$ | KE3 |
|  | EAE－R（1）$=\operatorname{TEMPI}(0) \rightarrow$ END BIT17 | KC15 |
|  | SHLI $=$ END BITI7 $\rightarrow$ MQI7（0） | KC20 |
|  | $\mathrm{LI}(1)=\operatorname{DIV} \mathrm{OV}(1) \rightarrow \operatorname{LAR}(1)$ | KCl5 |
|  | $\mathrm{LI}(1)=\overline{\text { ADRL }} \rightarrow$ TEMP3（0） | KE3 |
|  | CM STROBE $\wedge$ CONT（1）＝GO TO 55 | KCl6 |
| 55 | （ARO，ACI，EAE－P，CONT，CMA53） | KC18 |
|  | $\operatorname{EAE}-\mathrm{P}(1) \wedge R \mathrm{UN}(1)=\operatorname{FIRST}(0)$ | KE3 |
|  | EAE－P（1）＾DIV OV（1）＝DIV NO GO | KE2 |
|  | DIV NO GO $=\operatorname{SCOV}(1), \operatorname{SCOV} 2(1), \operatorname{EAE}$ RUN $(0)$ | KE2－3 |

Table 3-28(cont)
DIV OV Functions

| 640305 | Divide, Unsigned (Five Steps) | $3210 \div 2{ }_{10}$ |
| :---: | :---: | :---: |
| Process | Function | Drawing No. |
| 55 (cont) | $\begin{aligned} & \operatorname{LI}(0)=\operatorname{LAR}(1) \rightarrow \operatorname{LINK}(1) \\ & \operatorname{SCOV} 2(1)=\overline{I N S H L T} \\ & \operatorname{ARO}(1) \wedge N O S H \wedge A C I(1)=A R \rightarrow A C \\ & C M \operatorname{STROBE} \wedge C O N T(1)=G O \text { TO } 53 \end{aligned}$ | $\begin{aligned} & \mathrm{KCl5} \\ & \mathrm{KE4} \\ & \mathrm{KC20-21} \\ & \mathrm{KCl} \end{aligned}$ |
| 53 | (MQO,ARI, EAE-R,CONT, CMA56) | KC18 |
|  | $M Q O(1) \wedge N O S H \wedge A R I(1)=M Q \rightarrow A R$ CM STROBEACONT(1) = GO TO 56 | $\begin{aligned} & \mathrm{KC20-21} \\ & \mathrm{KCl} \end{aligned}$ |
| 56 | (ACO, MQI, EAE-P, CONT, CMA57) | KC18 |
|  | $\mathrm{ACO}(1) \wedge \mathrm{NOSH} \wedge \mathrm{MQI}(1) \wedge C M P L=\overline{A C} \rightarrow M A$ CM STROBE $\mathcal{C O N T}(1)=$ GO TO 57 | $\begin{aligned} & \mathrm{KC20-21} \\ & \mathrm{KC16} \end{aligned}$ |
| 57 | (ARO, ACI, EAE-R,CONT, CMA40) | KC18 |
|  | $\operatorname{ARO}(1) \wedge \mathrm{NOSH} \wedge \mathrm{ACI}(1)=A R \rightarrow A C$ <br> $\operatorname{EAE}-R(1) \wedge S C O V 2(1) \wedge E A E \operatorname{RUN}(0)=\overline{\text { ADDR } 10}$ <br> CM STROBE $\wedge$ CONT $(1) \wedge C M A 40 \wedge \overline{A D D R ~ 10}=$ GO TO 40 | $\begin{aligned} & \text { KC20-21 } \\ & \text { KE3 } \\ & \text { KC16 } \end{aligned}$ |
| 40 | (EAE, DONE, CMAIO) | KC18 |
|  | CLK(B) DLYD EAE(1) DONE(1) = INPUT IO RESTART IO RESTART = GO TO 10 | $\begin{aligned} & \text { KD3 } \\ & \text { KC16 } \end{aligned}$ |
| 10 | (PCO, SM, CMA21) | KC18 |
|  | BGN next fetch |  |

### 3.9 EAE INSTRUCTION DEVELOPMENT

The addition of $n_{8}$ bits to the basic EAE op code 648 converts the basic instruction to a microcoded instruction to accomplish a setup, shift, or arithmetic operation not already in the instruction repertoire. Refer to Table 3-29 for descriptions of the functional use of the individual bits. The sole restriction for development of " n " is that the microcoded operations must not occur during the same process word if they logically conflict.

Table 3-29
EAE Microinstructions

| Bit | Binary <br> Code | Function |
| :--- | :---: | :--- |
| 4 | 1 | Enters ACOO into the LINK for signed operations. |
| 5 | 1 | Clears the MQ. |

Table 3-29 (cont)
EAE Microinstructions

| Bit | Binary Code | Function |
| :---: | :---: | :---: |
| 6 | 1 | Reads ACOO into the EAE SIGN register prior to a signed multiply or divide operation. |
| 6,7 | 10 | Takes the absolute value of the AC after the ACOO bit is read into the EAE SIGN register. |
| 7 | 1 | Inclusive-ORs the $A C$ with the $M Q$ and places the result in the $M Q$. |
| 8 | 1 | Clears the AC. |
| 9,10,11 | 000 | SETUP instruction code. Accompanies code in bits 15, 16, 17. |
| 9,10,11 | 001 | MUL instruction code. |
| 9,10,11 | 010 | Unused instruction code. |
| 9,10,11 | 011 | DIV instruction code. |
| 9,10,11 | 101 | LONG RIGHT SHIFT instruction code. |
| 9,10,11 | 110 | LONG LEFT SHIFT instructions code. |
| 9,10,11 | 100 | NORMALIZE instruction code. |
| 9,10,11 | 111 | ACCUMULATOR LEFT SHIFT instruction code. |
| 12-17 |  | Specifies the step count for all EAE codes (9-11) except SETUP. |
| 15 | 1 | For SETUP instruction code only, complements the MQ contents. |
| 16 | 1 | For SETUP instruction code only, inclusive-ORs the MQ with the $A C$ and places the result in the AC. |
| 17 | 1 | For SETUP instruction code only, inclusive-ORs the AC with the $S C$ and places the result in the $A C$. |



## MAINTENANCE

### 4.1 GENERAL MAINTENANCE

The general maintenance practices described in the PDP-9 Maintenance Manual also apply to the EAE option.

### 4.2 MAINTENANCE PROGRAM TAPES

Chapter 1 of the PDP-9 Maintenance Manual lists the diagnostic tapes and documents for use with the EAE.

### 4.3 REPLACEABLE PARTS

Table 4-1 lists all logic modules used in the EAE option by DEC type and quantity. The CP UML drawing KC8 shows the module locations in the central processor wing of the PDP-9 frame. DEC has available a spare modules kit, SP09A, for use with the basic PDP-9 system and including spares for the EAE option. If the kit is not on hand, it is recommended that one spare module of each logic type be stocked to reduce equipment down-time while repairing faulty modules.

Table 4-1
EAE Module Complement

| DEC Type | Module Type | Quantity |
| :---: | :---: | :---: |
| $\sim \mathrm{BlO5}^{\checkmark}$ | Inverter | 1 |
| B133 | Inverter | 1 |
| $\checkmark$ - 213 | Flip-Flop | 15 |
| - 0002 | Diode Network | 8 |
| (4) Vkıl | NAND/NOR Gate | 11 |
| $\$ 151$ | Binary-to-Octal Decoder | 1 |
| - S181 | DC Carry Chain | 1 |
| - 2206 | Flip-Flop | 6 |
| 'W005 | Clamped Load | 1 |

$\qquad$

## CHAPTER 5

## ENGINEERING DRAWINGS

This chapter contains a complete set of engineering drawings pertaining to the EAE option along with circuit schematics of all logic modules. DEC engineering drawings are encoded as to type, major assembly, and series. Drawing number codes and signal conventions are explained in Chapter 5 of the PDP-9 Maintenance Manual .

### 5.1 SIGNAL MNEMONIC INDEX

All signals originating on the EAE logic drawings are listed below in alphanumeric order. The Origin column locates the source of the signals to the specific logic drawing, using the abbreviated drawing number system.

| Signal | Origin | Description |
| :---: | :---: | :---: |
| A BUS LINK | KE3 | Enter ACOO into LINK |
| ACO $\rightarrow$ LINK | KE3 | Recirculate LINK via LAR |
| ADDR 10 | KE3 | Add 10 to next Control Memory address |
| ALS | KE4 | Accumulator Left Shift command |
| CMPL | KE3 | Complement the register contents in transfer |
| CII7 | KE3 | Initiate a carry into the Adder |
| DIV | KE4 | Divide command |
| DIV NO GO | KE2 | Stop divide operations |
| DIV OV | KE3 | Divide Overflow |
| EAE CLR RQ | KE3 | Clear CM gating bits for argument fetch |
| EAE OR ARO | KE3 | Set ARO bit on next CM STROBE |
| EAE OR LI | KE3 | Set LI bit on next CM STROBE |
| EAE OR MBO | KE3 | Set MBO bit on next CM STROBE |
| EAE OR MQO | KE3 | Set MQO bit on next CM STROBE |
| EAE OR SUB | KE3 | Set SUB bit on next CM STROBE |
| EAE PWR CLR | KE3 | Clear flip-flops on power turn-on |
| EAE RUN | KE3 | Start EAE instruction execution |
| EAE SIGN | KE3 | Store AC00 |
| EIR09-11 | KE4 | EAE instruction register |
| EN CMPL | KE3 | Enable complement function |
| FIRST | KE3 | Start first arithmetic operation |


| Signal | Origin | Description |
| :---: | :---: | :---: |
| IN SHLI | KE4 | Enable Shift Left Function |
| IN SHRI | KE4 | Enable Shift Right function |
| LLS | KE4 | Long Left Shift command |
| LRS | KE4 | Long Right Shift command |
| MQ SIGN | KE3 | Store divisor or multiplicand sign |
| MUL | KE4 | Multiply command |
| NORM | KE4 | Normalize command |
| ODD ADDR | KE3 | Add 1 to next CM address |
| O BUSI7(B) | KE3 | END Bit shifted into next register |
| R-PULSE | KE2 | Up-date the Step Count |
| SC12-17 | KE2 | Step Counter register |
| SC CLR | KE2 | Clear the Step Counter |
| SC FULL | KE2 | Step Counter up-dated to $\mathrm{77}_{8}$ |
| SCO | KE2 | Step Counter output gate |
| SCOV | KE2 | Step Counter up-dated to $\mathrm{OO}_{8}$ |
| $\operatorname{scov}(1)$ | KE2 | Set SCOV on normalize condition |
| SCOV2 | KE2 | Step Counter up-dated to $\mathrm{OO}_{8}$ |
| SETUP | KE4 | Setup command |
| SUI-3 | KE3 | Setup or preparatory instruction phase |
| TEMP1-3 | KE3 | Temporary LINK and END Bit storage |

### 5.2 DRAWING LIST

Below is a list of all drawings included in this chapter. Other related EAE logic is included in the Chapter 5 drawings of the PDP-9 Maintenance Manual as part of the prewired, basic system.

| Drawing Number | Title | Revision | Page |
| :---: | :---: | :---: | :---: |
| B-CS-B105-0-1 | Inverter B105, Circuit Schematic | E | 5-4 |
| B-CS-B133-0-1 | Inverter B133, Circuit Schematic | B | 5-4 |
| B-CS-B213-0-1 | Flip-Flop B213, Circuit Schematic | F | 5-5 |
| B-CS-R002-0-1 | Diode Network R002, Circuit Schematic | A | 5-5 |
| B-CS-R111-0-1 | NAND/NOR Gate R111, Circuit Schematic | F | 5-6 |
| B-CS-S151-0-1 | Binary-to-Octal Decoder S151, Circuit Schematic | C | 5-6 |
| B-CS-S181-0-1 | DC Carry Chain S181, Circuit Schematic | A | 5-7 |
| B-CS-S206-0-1 | Flip-Flop S206, Circuit Schematic | B | 5-7 |

Drawing Number Title Revision Page
B-CS-W005-0-1
Clamped Load W005, Circuit Schematic ..... A ..... 5-8D-BS-KE09-A-2
D-BS-KE09-A-3
D-BS-KE09-A-4
D-BS-KE09-A-5
D-BS-KE09-A-6
EAE Step Counter and Control, Block Schematic ..... E ..... 5-9
EAE Operand Fetch Gating, Block Schematic ..... 5-11
EAE Execution Gating, Block Schematic ..... B ..... 5-13
EAE Data Flow, Flow Diagram A ..... 5-15
EAE Flow, Flow Diagram (Sheetl) ..... B ..... 5-17
EAE Flow, Flow Diagram(Sheet2) ..... B ..... 5-19
Link Control for EAE Instructions ..... 5-21


B-CS-B105-0-1 Inverter B105, Circuit Schematic


B-CS-B133-0-1 Inverter B133, Circuit Schematic


B-CS-B213-0-1 Flip-Flop B213, Circuit Schematic


> B-CS-R002-0-1 Diode Network R002, Circuit Schematic


UNLESS OTHERWISE IMDICATED: RESISTORS ARE 1/4W; 5\% PRINTED CIRCUIT REV. FOR

## 

B-CS-R111-0-1 NAND/NOR Gate R111, Circuit Schematic


$$
\begin{gathered}
\text { B-CS-S151-0-1 } \begin{array}{c}
\text { Binary-to-Octal Decoder S151, } \\
\text { Circuit Schematic }
\end{array}, ~
\end{gathered}
$$



B-CS-S206-0-1 Flip-Flop S206,
Circuit Schematic



B-CS-W005-0-1 Clamped Load W005, Circuit Schematic


Link Control for EAE Instructions



[^0]:    * Good programming practices dictate that instructions to be developed at "run" time be represented by HLT instructions in the source program. If the development does not occur, the HLT will facilitate debugging the program.

[^1]:    *Table 3-18 utilizes 4-bit binary numbers for simplicity. The actual result obtained in multiplying $28 \times 58$ is $000000_{8}$ in the AC and $500000_{8}$ in the MQ . Fourteen more shifts to the right would align the answer as 128 (MQ0000128).

