

IDENTIFICATION
Product Code: Maindec 9A-D0GA-D
Product Name: PDP-9 Extended Arithmetic Element Part 1
Data Reviewed: October 4, 1967
Maintainer: Diagnostics Group
Author: Keith Nelson


## 2. ABSTRACT

Part 1 of the PDP-4/7/9 EAE Diagnostic verifies correct operation of all EAE operations, except multiplies and divides. Part 1 is written in three logical sections. Part 1 Section 1 is the EAE Set-Up Test and verifies that all set-up operations except LACS operate correctly. Part 1 Section 2 is the Shift Counter (LACS is verified) and Basic Shift Test and verification that the AC and MQ will each shift left 1 and shift right 1 all combinations of 18 bits. Part 1 Section 3 is the Random Data, Normalize, and Interrupt Test verifying that random data will shift left and right 0 to 448 places, that normalize will "stop shift" on negative and positive data, and that the teleprinter flag will cause a break after an EAE operation. Hardware malfunctions detected by the program result in an error on the teleprinter.

## 3. REQUIREMENTS

3.1 Storage

CAL subroutine 00020-00027
AC contents initial 00030
MQ contents initial 00031
Link initial 00032
SC of shift instructions 00033
AC contents as result 00034
MQ contents as result 00035
Link as result 00036
SC of LACS instruction 00037
Halt and/or Scope Loop subroutine 00040-00057
Halt and/or Repeat Sequence subroutine 00060-00077
Set-Up Test
00100-01000 (approx.)
Error Typeout subroutine
Error texts and program constants 01035-02100 (approx.)
SC and Basic Shift Test 02200-04600 (approx.)
Random Data and Normalize 05000-06400 (approx.)
3.2 Subprograms and/or Subroutines

PDP-4/7/9 Teletype Output Package
(ASCII tape 2A of this test)
3.3 Equipment

Minimum configuration PDP-4/7/9 with EAE option installed.


| Maindec 9A-D0GA-D |  |  |
| :---: | :---: | :---: |
| Page 2 |  |  |
| 4. | USAGE |  |
| 4.1 | Loading |  |
|  | Normal binary loading procedures are to be used. |  |
| 4.2 | Calling Sequence |  |
|  | Part 1 Section 1 must run in its entirety and at all margins before running Part 1 Section 2. |  |
|  | Part 1 Section 2 must run in its entirety and at all margins before running Part 1 Section 3. |  |
| 4.3 | Switch Settings |  |
| 4.3 .1 | $A C$ switches $=0$ or down. With all AC Switches down the program results in the following: |  |
|  | (1) All hardware malfunctions detected by the program result in an error typeout on the teleprinter. |  |
|  | (2) At the completion of an error typeout the processor halts. |  |
|  | (3) The program repeats whichever section of the test it was started in and sequences from each sub-test of that section to the next without halting. |  |
| 4.3 .2 | $A C$ switches $=1$ or up |  |
| SW * | Operation | Description |
| 0 | Delete error typeouts | The program will not type out error messages and will not error halt (see also SWO and 7, Ring Bell on Error). |
| 1 | Halt after EAE operation Processor halts at address 0046 $(A C)=S . A$. to set up last operation | The processor halts after each EAE operation is initiated and its results are verified. (Note: Press CONTINUE to proceed.) |
| 2 | Repeat EAE operation (Scope Loop) | The program repeats the last EAE operation. If SW2 is set during an error typeout or halt, the program repeats the operation that caused the error (Note: SWI is tested before SW2.) |
| 3 | Halt after EAE sequence Processor halts at address 0066 $(A C)=S . A$. of last sequence | The processor halts after each sequence of testing an EAE operation; i.e., after testing that the $M Q$ will complement all patterns, the processor halts. |


| SW* | Operation | Description |
| :---: | :---: | :---: |
| 4 | Repeat EAE sequence | The program repeats the last sequence of testing an EAE operation; i.e., the program repeats the LEFT SHIFT ALL COMBINATIONS and does not proceed to RIGHT SHIFT ALL COMBINATIONS. <br> (Note: The program tests SW3 before SW4) In the Random Data Left and Random Data Right routines SW4 causes the program to repeatedly shift a single pair of random numbers 0 to 448 places. |
| 5 | Cycle all sections | At the completion of 1 pass through the Set-Up Test the program proceeds to the SC and Basic Shift Test. At the completion of 1 pass through the SC and Basic Shift Test the program proceeds to the Random Data and Normalize Test. At the completion of 1 pass through Random Data and Normalize Test the program repeats the Set-Up Test. |
| 6 | Type end of section | At completion of 1 pass through each of the sections a character is typed on the teleprinter as follows: |
|  |  | Set-Up Test <br> SC and Basic Shift Test Random Data and Normalize |
| 7 | Delete error halt | The processor will not halt after error typeouts. |
| $0 \& 7$ | Ring bell on error | SWO and SW7 both up. Error typeouts and halts are deleted and the "bell" on the teleprinter is rung (to be used to determine marginal voltage limits, eliminates waiting for long typeouts). |


| 4.4 | Start Up and/or Entry |
| :--- | :--- |
| 4.4.1 | Start Up, Set-Up Test |
|  | Set AC switches $=000000$ |
|  | Set ADDRESS $=0100$ |
|  | Press $/ /$ O Reset |
|  | Press START |

Processor halts at 0101 with $M Q=77777$
Set ADDRESS $=0102$
Press I/O Reset
Press START
Program reads $C(M Q)$ into the $A C$ and tests for 0 , then proceeds to rest of test.
NOTE: This section of Part 1 must run at all margins before running Section 2.
4.4.2 Start Up, SC and Basic Shift Test

Set AC switches $=000000$
Set ADDRESS $=\mathbf{2 2 0 0}$
Press I/O Reset
Press START
Processor halts at $2204 \mathrm{AC}=200000$
Set ADDRESS $=2205$
Press START
Program reads $C(S C)$ into the $A C$ and tests for 0 , then proceeds to rest of test.

NOTE: This section must run at all margins before running Section 3.
4.4.3 Start Up Random Data and Normalize Test

Set AC switches $=000000$
Set ADDRESS $=5000$
Press START

NOTE: This section must run at all margins before running EAE Part 2.

### 4.5 Errors in Usage

Hardware malfunctions detected by the program will result in an error typeout on the teleprinter and a processor halt (see section 4.3.2, SWO and SW7).
4.5.1 Error Typeout Format

All error typeouts are in standard formats and include the following information:
(1) An address that may be used to determine which test the program was in at the program was in at the time the error was detected
(2) A mnemonic describing the operation being tested
(3) The initial condition of registers pertinent to the failure
(4) The expected results of the operation being tested if they are not easily determined from the initial conditions and operation
(5) The resultant register contents that are pertinent to the failure

A common typeout routine called ERROR generates all error typeouts. The first line of every error typeout is the contents of memory register ERROR or the address +1 of the JMS ERROR instruction.

The second line of every typeout is the mnemonic describing the operation being tested (see paragraph 4.5.2 for definitions of mnemonics used).

The third line of a typeout may be another address. In this case the second address typed should be used to determine which test failed. (Operations such as LRS or LLSS each have common error routines.)

The next information typed is a header to format the typeouts of the contents of pertinent registers. One of five headers may be used for any typeout.

The abbreviations used by the headers are as follows:

## Abbr.

Meaning
L. The information under this column is the contents of the link.
$C(A C) \quad$ The information under this column is the contents of the accumulator.
$C(M Q) \quad$ The information under this column is the contents of the $M Q$ register.
SC The information under this column is the contents of the shift counter or the SC portion of shift instructions.

START The information in this line is the initial condition of pertinent registers.

The five headers are as follows:
C(AC)
START
$C(A C) \quad C(M Q)$
START
$1 \quad C(A C)$

START
SC
C(AC)
START
$L$
$C(A C)$
$C(M Q)$

### 4.5.2 Error Typeout Mnemonics

| Mnemonic | Description |
| :---: | :---: |
| EAENOP | EAE instruction with no other operation specified. |
| EAECLA | EAE. Clear the accumulator. |
| CLQ | Clear the MQ register. |
| CMQ | Complement the MQ register. |
| ORMQAC | Inclusive $O R$ the $M Q$ to the $A C$ and place the results in the $A C$. |
| ACOTOL | Set $A C$ bit 0 into the link. |
| ORACMQ | Inclusive $O R$ the $A C$ to the $M Q$ and place the results in the $M Q$ (and in test $A C O R M Q$ clear the $A C$ ). |
| LACQ | Clear the AC, then MQ l's to the AC. |
| LLS | Long left shift. |
| LLSS | Long left shift signed. |
| LRS | Long right shift. |
| LRSS | Long right shift signed. |
| LMQ | Clear the $M Q$, then $A C 1$ 's to the $M Q$. |
| ABS | Complement the AC if it is negative. |
| CLR $\triangle$ SC | Clear the step counter (START). |
| LACS | Clear the AC and step counter; I's to the AC. |
| NORM | Normalize the AC and MQ. |
| NORMS | Normalize signed. |
| ALS | Accumulator left shift. |
| PAT | Pattern being tested. |
| COR | Results expected from the operation being tested. |
| INCO | Erroneous results of the operation. |
| Error Typeout Examples |  |
| The followi ecessarily be | of error typeouts. The addresses indicated by these ty presentations: |


|  | Example |  | Explanation |
| :--- | :--- | :--- | :--- |
|  |  |  | JMS ERROR is at 00225 |

Note: Examine the $M Q$ indicators to be sure they agree with the typeout. If the $M Q$ as indicated does not agree with a typeout, an error was present in $M Q$ $l$ 's to the AC. This is true of all error typeouts that include the MQ as an end condition.

## Example 2: EAE NOP AC Failure

|  | Example | Explanation |
| :--- | :--- | :--- |
| 000135 |  | JMS ERROR is at 00134 |
| EAENOP |  | Operation is NOP 640000 |
| START | 77777 | Header |
| EAENOP | 000000 | Initial condition of the AC <br> Contents of the AC after the NOP <br> was executed |

Example 3: AC Sign to Link Failure

Example
000455
ACOTOL

|  | L | $C(A C)$ |
| :--- | :--- | :--- |
| START | 1 | 400000 |
| ACOTOL | 0 | 400000 |

Explanation
JMS ERROR is at 00454
Operation is AC bit 0 to link
Header
Initial conditions MQ not pertinent
State of the LINK and AC after the operation was executed

|  | Example |  |  | Explanation |
| :---: | :---: | :---: | :---: | :---: |
| 000526 |  |  |  | JMS ERROR is at 00525 |
| ORACMQ |  |  |  | Operation is AC I's to MQ |
|  | $C$ (AC) | C(AC) |  | Header |
| START | 000000 | 000000 |  | Initial register states |
| ORACMQ | 000000 | 000000 | COR | Expected results |
| LACQ | 000000 | 040000 | INCO | The contents of the AC after ORACMQ and the contents of the $M Q$ as indicated by a LACQ instruction |
| 000526 |  |  |  |  |
| ORACMQ |  |  |  |  |
|  | $C(A C)$ | $C(M Q)$ |  |  |
| START | 005000 | 000000 |  |  |
| ORACMQ | 000000 | 005000 | COR |  |
| LACQ | 000000 | 004000 | INCO |  |

Note: Again, the contents of the $M Q$ as indicated by the $M Q$ indicators may not necessarily agree with the MQ contents as typed.

## Example 5: Step Counter Error

|  | Example |  |  | Explanation |
| :---: | :---: | :---: | :---: | :---: |
| 002530 |  |  |  | JMS ERROR is at 02527 |
| SC ERROR |  |  |  | One of the SC tests failed |
| 002262 |  |  |  | JMS SCERR is at 02261 |
|  | SC | C(AC) |  | Header |
| START | 00 | 200000 |  | Initial register status |
| NORM | 01 |  |  | Instruction used to set the SC |
| SET SC | 76 |  |  | NORM 01 should set the SC to 76 |
| $S C+1$ | 77 | COR |  | SC should increment to 77 |
| LACS | 67 | INCO | 200000 | Contents of the SC as read to the AC by a LACS instruction and the contents of the $A C$ after the NORM instruction |

## Example 6: ALS (Accumulator Left Shift) Failure

|  | Example | Explanation |  |
| :--- | :--- | :--- | :--- |
| 003123 |  |  | JMS ERROR is at 03122 |
| ALS | 05 | ALS instruction 5 places |  |
| 003076 |  | JMS ALSERR is at 03075 |  |
| L | C(AC) | C(MQ) | Header |
| 1 | 777776 | PAT | Pattern being tested |
| 1 | 777777 | RESULT | Results in AC after the shift |
| LACS | 00 |  | Shift counter read back to the AC |

Example 7: Long Left Shift

|  | Example |  |  | Explanation |
| :---: | :---: | :---: | :---: | :---: |
| 003673 |  |  |  | JMS ERROR is at 03672 |
| LLS | 01 |  |  | Long left shift 1 place |
| 003507 |  |  |  | JMS LLSERR is at 03506 |
| L | C(AC) | C(MQ) |  | Header |
| 1 | 77777 | 777737 | PAT | Initial register states |
| 1 | 777777 | 777377 | RESULT | Registers at completion of shift |
| LACS | 00 |  |  | SC as read back to the AC |

Example 8: Long Left Shift Signed

## Example

003716
LLSS 03
005075

| L | $\mathrm{C}(\mathrm{AC})$ | $C(\mathcal{M Q})$ |  |
| :--- | :--- | :--- | :--- |
| 0 | 456701 | 234567 | PAT |
|  | 567012 | 345677 | COR |
| 1 | 567012 | 347677 | INCO |

## Explanation

JMS ERROR is at 03715
Long left shift signed 3 places
JMS LRSSER is at 05074
Header
Pattern being tested
Expected results
$L, A C$, and $M Q$ after the shift
SC as read back to the AC

Maindec 9A-D0GA-D
Page 10

Example 9: Long Right Shift


## Example 10: Random Data Sequenced

| Example |  |  |  | Explanation |
| :---: | :---: | :---: | :---: | :---: |
| 005501 |  |  |  | JMS ERROR is at 005500 |
| RANDO | ATA SE | UENCED |  | Random sequence 2 |
| 005301 |  |  |  | JMS SEQCOM is at 005300 |
| L | C(AC) | C(MQ) |  | Header |
| 0 | 045670 | 123450 | START | Pattern sequenced |
| 0 | 045630 | 123450 | RESULT | $L, A C$, and MQ after shift s |
| LACS | 00 |  |  | SC after shift sequence |

Note: Sequence 2 is: LLSS 03

LRS 06

LLSS 06

LRS 03

The $A C$ and $M Q$ results should equal the $A C$ and $M Q$ at START. This is true of all of the Random Data Sequences.

## Example 11: Normalize

Example Explanation
006217
NORM 0
005766

| L | $C(A C)$ | $C(M Q)$ |
| :--- | :--- | :--- |
| 0 | 200000 | 000000 |
| 0 | 400000 | 000000 |
| LACS | 77 | COR |
| LACS | 00 | RESULT |

Example 12: Interrupt Failure

## Example

## 006310

NO PROGRAM INTERRUPT
EAE NOP
006305
4.6 Recovery From Such Errors
4.6.1 General

At the completion of an error typeout the processor halts. One of the following operations 19. \& may be necessary if more information about the failure is required to repair the malfunction:

1. Repeat the exact operation that detected the failure (possibly for a scope loop).
2. Continue normally in the test to generate more information about the failure.
3. Repeat the sequence of operations or data patterns that detected the error.

AC switch control is built into the program to allow for any of these operations. Assuming the processor has halted after an error typeout, the operations may be accomplished as follows:

1. Repeat same operation

Set AC switch 2 up or to a 1
Press CONTINUE
Note that AC SWO allows deletion of error typeouts for a scope loop.

## 2. Continue normally

Press CONTINUE
3. Repeat Sequence

Set AC switch 4 up or to a 1
Press CONTINUE
In the Random Data Tests, switch 4 a 1 causes the same pair of random numbers to be repeatedly shifted 0 to 448 places. This is useful in determining which shift the random data first fails.

### 4.6.2 To Determine Area in Program that Failed

### 4.6.2.1 From Error Typeouts

Each error typeout includes an address typeout that may be used to determine the exact test routine that detected the error. Some of the typeouts include an address that points at a common error routine for that type of error and a second address that points at the test routine. (Section 4.5.3, example 3 has only one octal typeout before the header and example 5 has two. The second octal typeout in example 5 (002262) determines which SC test failed.) Determine which address to use, go to the numerically sorted program labels (section 10.4.1) and find the program labels with addresses lower and higher than the one typed. The last program label with an address lower than the one typed is in the test routine that failed.

### 4.6.2.2 From CAL Routine

This test program includes a halt at address 00026 that indicates a CAL instruction was executed. Pressing CONTINUE at this point causes the processor to CAL at address 00027. At the time of the first HALT the contents of the AC indicate the contents of address 00020 after the CAL or the address +1 of the CAL. The approximate area of the test program that was being executed may be determined by examining the following memory addresses.

## Contents Indicate

By comparing the contents of these memory locations with the numerically sorted symbol iist, the test routine (at the time of a CAL, hang up, or program wipeout) that was being executed may be determined.
5. RESTRICTIONS (Not Applicable)
b. DESCRIPTION
6.1 Discussion

## General

The PDP $-4 / 7 / 9$ EAE Diagnostic Part 1 verifies correct operation of all EAE operations except multiplies and divides. Part 1 itself is written in three logical sections as follows:

Section 1: Set-Up Test
Verifies correct operation of all EAE set-up operations except LACS.
Section 2: SC and Basic Shift Test
Verifies correct operation of the SC and LACS instruction and verifies that the $A C$ and MQ will shift left and right 1 place all combinations of 18 bits.

Section 3: Random Data and Normalize Test
This section of Part 1 verifies that the $A C$ and MQ will shift random data left and right 0 to 448 places, that the NORM and NORMS instructions operate correctly, and that the processor interrupts after an EAE operation.

The above sections are to be used incrementally. That is, Section 1 must operate at all margins before Section 2 is run. Section 2 must run at all margins before Section 3 is run.

### 6.1.2 Test Descriptions

### 6.1.2.1 Set-Up Test

The Set-Up Test incrementally verifies correct operation of all of the EAE set-up instructions except LACS.

The sequence of testing is as follows:

| Test Mnemonic | Operation(s) Tested |
| :---: | :---: |
| SETUP | Does $C M Q$ set $M Q=0$ 's to l's Do all $M Q$ indicators light (visual) |
| EAERMQ | Does START clear the MQ $\text { Does } M Q=0 \text { 's to } A C=0 \text { 's }$ |
| NOPAC | Does EAE NOP not clear the AC |
| EAECAC | Do EAE and bit 8 clear the AC |
| EAECLQ | Does bit 5 clear the MQ |
| MQITAC | Does bit 16 with $M Q=1$ 's set $A C$ to 1 's |
| NOPACI | Does EAE NOP with MQ $=1$ 's alter the $A C$ |
| NOPMQ | Does EAE NOP with MQ $=1$ 's alter the MQ |
| NOPMQI | Does EAE NOP with AC = 1 's alter the MQ |
| NOPLNK | Does EAE NOP alter the link |

Test Mnemonic

Operation(s) Tested

| QONEAC | Does $M Q=1$ 's inclusive $O R$ to $A C=1$ 's |
| :--- | :--- |
| EAESLK | Do $E A E$ and bit 4 get $A C$ sign to link |
| NOPLKI | Does EAE NOP alter the $M Q$ with link $=1$ |
| ACORMQ | Does $A C$ inclusive $O R$ all patterns to |
|  | $M Q=0$ 's and $M Q$ to $A C$ all patterns |
| ACLMQ | Does the $L M Q$ instruction operate as specified |
| COMPMQ | Will the $M Q$ complement all patterns |
| ACONEQ | Will the $A C=1$ 's inclusive $O R$ to $M Q=1$ 's |
| EAEABS | Does the $A B S$ instruction operate as specified |

### 6.1.2.2 SC and Basic Shift Test

The SC and Basic Shift Test incrementally verifies correct operation of the SC (including the LACS instruction) and the left and right shifts. The SC Test assumes that a NORM instruction with the $A C=200000$ generates a stop shift.

The sequence of testing is as follows:
Test Mnemonic
Operation(s) Tested

SCTSTI

NOPSC
SCTO76

SCTO74
SCTO70
SCTO60
SCTO40
SCTOOO
SCTOOI
SCTO03
SCTO07
(1) Does NORM "stop shift" with AC = 200000 (visual) SC is set to 77
(2) Does START clear the SC
(3) Does LACS get SC $=0$ 's to the $A C$

Does EAE NOP a!ter the $\mathrm{SC}=0$ 's
(1) Will the SC set to 76 and +1 to 77
(2) Will LACS read $S C=77$ to the $A C$ Will the SC set to 74 and +1 to 75 Will the SC set to 70 and +1 to 71 Will the SC set to 60 and +1 to 61 Will the SC set to 40 and +1 to 41 Will the SC set to 00 and +1 to 01 Will the SC set to 01 and +1 to 02 Will the SC set to 03 and +1 to 04

Will the SC set to 07 and +1 to 10 (Is "high count" generated?)

Test Mnemonic

SCTOI7
SCTO37
SCTO77
NOPSCI
ALSZER
ALSOI
ALSLNK
LNKALS

ALSMQT

HSALS

LLSTSI
LLSTS2
LLSACT

LLSTS 3

LLSTS4

LLSTS5
LLSTS6
LRSTSI
LRSTS2
LRSTS3
LRSTS4
LRSTS5

LRSTS6

LRSTS7

LRSTS8

Will the SC set to 17 and +1 to 20
Will the SC set to 37 and +1 to 40
Will the SC set to 77 and +1 to 00
Does EAE NOP alter SC=77
Does ALS with SC=00 "stop shift"
Does ALS 1 place shift $A C=0$ 's
Does link get to ACI7 on on ALS 1 place
Does bit 0 of the $A C$ not go to the link on an ALS I place
Does ALS alter the MQ Does MQ0 not go to ACl7
Will ALS shift the AC 1 to 18 places bit and no-bit
Will the $A C / M Q$ shift 0 's place left
Does link go to MQ17 on an LLS
(1) Does link not go to ACI 7 on on LLS
(2) Does MQ0 go to ACl 7 on an LLS

Does each bit of the $N Q=1$ shift left 1 place ( 1 bit at a time $=1$ )

Does each bit of the $M Q=0$ shift left 1 place ( 1 bit at a time $=0$ )
Will MQ/AC shift a 1 bit 1 to 448 places left
Will MQ/AC shift a 0 bit 1 to $44_{8}$ places left
Will $A C / M Q$ shift right 1 all 0 's
Does link go to ACO on an LRS
Does ACl 7 go to MQU on an LRS
Does ACI7 not go to link on an LRS
Will $A C / M Q$ shift a 1 bit from each position right 1 place ( 1 bit at a time)
Will AC/MQ shift a 0 bit right 1 place ( 1 bit at a time)
Will $A C / M Q$ shift 1 bit (ACO) right 1 to $44_{8}$ places
Will $A C / M Q$ shift a 0 bit ( $A C 0$ ) right 1 to 448 places

Test Mnemonic

LLSSEQ

LRSSEQ

## Operation(s) Tested

Will the $A C$ and $M Q$ each shift left 1 place every combination of 18 bits

Will the $A C$ and $M Q$ each shift right I place every combination of 18 bits

### 6.1.2.3 Random Data and Normalize Test

The Random Data and Normalize Test verifies that the $A C / M Q$ will shift left and right random data 0 to 448 places, that the NORM and NORMS instructions operate as specified, and that the processor interrupts after an EAE instruction.

The sequence of testing is as follows:

Test Mnemonic
RANSHF

RANRIT

RANSEQ

RANSQ0

RANSQI

RANSQ2

Generates 4096 pairs of random numbers, 1 for the $A C$ and 1 for the MQ. Each pair of random numbers is shifted left signed (LLSS) 0 to 448 places, and the results are tested against a table generated by 44 left shift 1 place.

Generates 4096 pairs of randam numbers 1 for the $A C$ and $I$ for the MQ. Each pair of random numbers is shifted right (LRS) 0 to 448 places, and the results are tested against a table generated by 44 shift right 1 place.
Generates 4096 pairs of random numbers 1 for the $A C$ and 1 for the MQ. Each pair of random numbers is used by RANSQ0 to RANSQ8. After each sequerice the $A C$ and $M Q$ should equal their starting patterns.

Bit 0 of $A C=$ bit 17 of $M Q$. Random numbers are sequenced 1 left signed, 2 right, 2 left signed, 1 right.
Bit 0 and ! of $A C=$ bil 16 and 17 of $M Q$. Sequence is:

2 right signed
4 left signed
4 right
2 left signed
Bits 0 to 2 of $A C=$ bits 15 to 17 of MQ.
Sequence is:
3 left signed
6 right
6 left signed
3 right

| RANSQ3 | Bits 0 to 3 of $A C=$ bits 14 to 17 of MQ. Sequence is: |
| :---: | :---: |
|  | 4 right signed |
|  | 8 left signed |
|  | 8 right |
|  | 4 left signed |
| RANSQ4 | Bits 0 to 4 of $A C=$ bits 13 to 17 of $M Q$. Sequence is: |
|  | Left 5 signed |
|  | Right 10 |
|  | Left 10 signed |
|  | Right 5 |
| RANSQ5 | Bits 0 to 5 of $A C=$ bits 12 to 17 of MQ. |
|  | Sequence is: |
|  | Right 6 signed |
|  | Left 12 signed |
|  | Right 12 |
|  | Left 6 signed |
| RȦNSQ6 | Bits 0 to 6 of $A C=$ bits 11 to 17 of $M Q$. Sequence is: |
|  | Left 7 signed |
|  | Right 14 |
|  | Left 14 signed |
|  | Right 7 |
| RANSQ7 | Bits 0 to 7 of $A C=$ bits 10 to 17 of MQ. Sequence is: |
|  | Right 8 signed |
|  | Left 16 signed |
|  | Right 16 |
|  | Left 8 signed |
| RANSQ8 | Bits 0 to 8 of $A C=$ bits 9 to 17 of $M Q$. Sequence is: |
|  | Left 9 signed |
|  | Right 18 |
|  | Left 18 signed |
|  | Right 9 |
| NRMLZE | Does NORMS get AC sign $=0$ to link |
| NRMLZ1 | Does NORMS get $A C$ sign $=1$ to link |
| NRMLZ2 | Will NORM "stop shift" with $A C O \neq A C I$, $A C O=1, A C l=0$, or $A C O=0, A C l=0$ |

Test Mnemonic
NRMLZ3

NRMLZ4

NRMLZ5
INTEST

## Operation(s) Tested

Does NORM NOT "stop shift" with $A C 0=A C I$, $A C 1=0$, or $A C 0=0, A C 1=0$ or until $S C=77$

Will NORMS normalize the alternate pattern of 1 and 0 bits for each bit position of the AC and MQ. Will complement bit patterns normalize
(1) Will the teleprinter flag cause an interrupt after an EAE NOP
(2) Will the teleprinter flag cause an interrupt after an LLS 438 places
(3) Does the interrupt not occur until the LLS is complete
7. METHODS (Not Applicable)
8. FORMAT (Not Applicable)
9. EXECUTION TIME (Not Applicable)
10. PROGRAM
10.1 Core Map (None)
10.2 Dimension List (None)
10.3 Macro, Parameter, and Variable Lists (None)

