DEC STANDARD 160 REV. A

LSI-11 BUS SPEC.

TITLE: LSI-11 BUS SPECIFICATION-DESIGN SPECIFICATION

ABSTRACT: This standard includes the information necessary to interface to the LSI-11 Bus. Section 8 is the specification. It is a general, or universal, specification with no references to Digital products past of the section 1 covers the 1988 version of the LSI-1 Bus, including. Its of address space and block node transfers.

> Section 1 is a history or folklore section with references to past Digital products and is more instructional in nature. It refers to past Digital backplanes that implemented systems having 16 bits and 18 bits of address space.

> > FOR INTERNAL USE ONLY

DATE	ECO #	ORIGINATOR	APPROVED	REV
7-Sep-81		Bill Newton	Engineering Committee (Valle Vockele	٨

Document Identifier

Size	Code	Number	Rev
A	DS	EL00160-00-0	A

digital



SECTION # - DESIGN SPECIFICATION

TABLE OF CONTENTS/REVISION STATUS

Subhead	Title	Revision	Page
	Title Page	17-Sep-81	1
	Table of Contents/Revision Status	17-Sep-81	2
1	INTRODUCTION	17-Sep-81	5
1.1	PURPOSE	17-Sep-81	5
1.2	SCOPE	17-Sep-81	5
1.3	RESPONSIBILITIES	17-Sep-81	5
1.4	HOW TO USE THIS DOCUMENT	17-Sep-81	6
1.5	REFERENCED STANDARDS	17-Sep-81	7
1.6	CONFORMANCE	17-Sep-81	7
1.7	GLOSSARY	17-Sep-81	7
2	BUS SIGNALS	17-Sep-81	18
2.1	PHYSICAL OVERVIEW	17-Sep-81	10
2.2	BU3 TRANSACTIONS OVERVIEW	17-Sep-81	11
2.3	SIGNALS AND PINS	17-Sep-81	12
3	ELECTRICAL CHARACTERISTICS	17-Sep-81	14
3.1	OVERVIEW AND DESIGN GOALS	17-Sep-81	14
3.2	THEORETICAL DESIGN CENTER/Q-BUS		
	SPECIFICATIONS	17-Sep-81	14
3.3	Q-BUS IMPLEMENTATION GUIDELINES	17-Sep-81	23
4	PROTOCOL	17-Sep-81	27
4.1	POWER UP/DOWN PROTOCOL	17-Sep-81	27
4.2	INITIALIZATION	17-Sep-21	39
4.3	BOOT PROTOCOL	17-Sep-81	31
4.4	DATA AND ADDRESS STRUCTURE OVERVIEW	17-Sep-81	31
4.5	BUS MASTERSHIP (DMA) PROTOCOL	17-Sep-81	35
5	ENVIRONMENTAL REQUIREMENTS	17-Sep-81	54
6	FUNCTIONAL DESCRIPTIONS OF BUS SIGNALS	17-Sep-81	54
			-
APPENDI	X A. 022-BUS PARITY	17-Sep-81	61



SECTION 1 - HISTORY OF THE LSI-11 BUS

TABLE OF CONTENTS/REVISION STATUS

Subhead	Title	Revision	Page	
	Title Page	17-Sep-81	1-1	
	Table of Contents/Revision Status	17-Sep-81	1-2	
1	INTRODUCTION	17-Sep-81	1-3	
1.1	PURPOSE	17-Sep-81	1-3	
1.2	SCOPE	17-Sep-81	1-3	
1.3	RESPONSIBILITIES	17-Sep-81	1-3	
1.4	REFERENCED STANDARDS	17-Sep-81	1-3	
2	BUS SIGNALS	17-Sep-81	1-3	
2.1	PHYSICAL OVERVIEW	17-Sep-81	1-3	
2.2	BUS TRANSACTIONS OVERVIEW	17-Sep-81	1-3	
2.3	SIGNALS AND PINS	17-Sep-81	1-4	
3	BOOT PROTOCOL	17-Sep-81	1-7	
4	WAKE UP CIRCUIT	17-Sep-81	1-8	
5	ELECTRICAL CHARACTERISTICS	17-Sep-81	1-8	
5.1	BACKPLANE EXCEPTION	17-Sep-81	1-8	
5.2	TTL BUS	17-Sep-81	1-9	
5.3	DEVIATIONS FROM 120-OHM CABLE DRIVERS AND RECEIVERS SPECIFICATIONS	17-Sep-81	1-9	
	EXCEPTION	17-Sep-81	1-9	
6	CONFIGURATION OF BUS OPTION	17-Sep-81	1-18	
7	POWER DISTRIBUTION, REGULATION AND			
	BACK-UP	17-Sep-81	1-14	
8	INTERRUPT AND TRAP VECTORS	17-Sep-81	1-19	
9	DEVICE ADDRESS ASSIGNMENTS	17-Sep-81	1-21	



TABLE OF CONTENTS/REVISION STATUS (Conc'd) LIST OF ILLUSTRATIONS

Figure	Title	Revision	Page
1	Minimum Configurations	17-Sep-81	15
2	Intermediate Configurations	17-Sep-81	15
3	Maximum Configurations	17-Sep-81	16
4	Power-Up/Power-Down Timing	17-Sep-81	28
5	DMA Request/Grant Timing	17-Sep-81	36
6	DATI Bus Cycle Timing	17-Sep-81	48
7	DATO or DATOB Bus Cycle Timing	17-Sep-81	42
8	DATIO Bus Cycle Timing	17-Sep-81	44
9	DATBI Bus Cycle Timing	17-Sep-81	46
10	DATBO Bus Cycle Timing	17-Sep-81	48
11	Interrupt Transaction Timing	17-Sep-81	53

LIST OF TABLES

Table	Title	Revision	Page
1	Summary of Signal Line Functions	17-Sep-81	10
2	LSI-11 Bus Signals and Pin Summary	17-Sep-81	13
3	Summary of Data Transfer Bus Cycles	17-Sep-81	36



DEC STD 160, Section 0

1 INTRODUCTION

The orig- 1 backplane to implement the LST-11 Bus was designed to accommodate Digital's quad and dual height modules. It became know as the Digital's of the quad burnt form factors both LST-amb bas Several bus architecture factures of the LST-11 Bus are protected by claims in Digital (hibus patent numbers 7,748,744 and 3,815,898. See Publications my also use the term SUM-AntBus, allowing this is not

When the LST-11 Bus was expanded to provide 22 address lines, the terms Q22-Bus and extended LSI-11 Bus were adopted to specify backplanes that bus the four additional lines.

1.1 PURPOSE

The LST-11 Bus is defined by this standard as the interconnection modium for LST-11 system components. By adhering to specifications included in this standard, the designer can correctly design and configure system hardware that will be compatible with other LST-11 provides component that is designed to connect the LST-11 Busion a subset of LST-11 Bus functions, must comply with this standard.

1.2 SCOPE

This section contains complete specifications for the LST-11 Bus, including quantitative descriptions of signals, functional descriptions of signals, protocol, electrical and transmission line characteristics, transceiver specifications, timing constraints and configuration restrictions.

1.3 RESPONSIBILITIES

This standard is the result of efforts by the 0-Dus Task Force, which representative of the design community of engineers from product ... and central engineering organizations. Accountability and responsibility for maintainence of this standard resides with one person. That person is designated responsible engineer and his or her name will appear as the latest originator on the tille page of this force to review and approve any EOU's to this standard, to sign EOU's, and to transfer accountability via EOC to update author history.

A list of past and current Q-Bus Task Force members is maintained on file by Digital Standards Administration, ML3-2/E56, DTN: 223-9475.



DEC STD 160, Section 0

17-Sep-81

1.4 HOW TO USE THIS DOCUMENT

First, use the Table of Contents to find specific items of interest, such as DATI Protocol or Bus Mastership Protocol, or Electrical Characteristics.

Second, know how this document is organized. Section 8 is the true and ourner specification by specification shall conform to it. It is repaired by the specification shall conform to it. It is repaired by specifications. Section 1 is a history of previous versions of the busic.

Conventions used in the protocol section follow the electrical section and precede the protocol section.

The protocol descriptions are presented with overviews, followed by specification format where possible, otherwise by just specifications, as follows:

Power Dy/Down Protocol (specification) Initialization (specification) Boot Protocol (specification) Definition of L/O Page (specification) Definition of L/O Page (specification) Bos Mastership (DMA) Protocol (specification) Data Transfer Protocol (specification) Data Transfer Protocol (specification) Data Transfer Protocol (specification) BETWENT and BBOK Protocol (specification) BETWENT and BBOK Protocol (specification)

Third, classify your needs from this document.

- a. If you are new to the Q-Bus, you will benefit most by reading the document completely. It will take less than an hour, if you just read it : thout stumbling over points of technical interfest.
- b. If you are designing a Q-Bus option, you may want to go directly to the electrical characteristics and protocol descriptions of interest to you.
- c. If you are involved in older Digital systems, the history of the LSI Bus in Section 1 may be of more interest.
- d. If you are designing new systems, the configuration of options section will give you some ideas.



DEC STD 168, Section 8

Page 7

1.5 REFERENCED STANDARDS

DEC STD 007	Design Review Process
DEC STD 030	Module Manufacturing Standard
DEC STD 102	Environmental Standard For Computers and Peripherals
DEC STD 103, (proposed)	Electromagnetic Compatibility (EMC) Hardwar. Design Requirements
DEC STD 122	Ac Power Line Standard
DEC STD 158 (proposed)	Unibus Specification
DEC STD 186	Signal Integrity

1.6 CONFORMANCE

All new designs must be reviewed in accordance with DEC STD 007, Design Review Process. It is the responsibility of those persons participating in the design review of a new product that connects to the LSI-11 Bus to assure that the design conforms to the requirements stated in this specification.

1.7 GLOSSARY

Asynchronous - Indicates that an event occurs without any fixed or constant time relationship with respect to bus signals.

Backplane - The physical mounting blocks into which modules are inserted; bus signals are connected on the reverse side by wire or etch.

Bus Node - Point of contact between a stub and the bus.

Bus Segment - Portion of the Q-Bus system between and including two terminators. A bus segment consists of a termination, a 128-ohm transmission path (cable) with options containing drivers and receivers attached to it, and another terminaton in that order.

Characteristic Impedance (ZO) - The impedance presented to a traveling wave by a transmission line; equal to $\sqrt{L/C}$.



DEC STD 160, Section 0 17-Sep-81

Page 8

Cross-talk - Injection of a voltage or current spike into a signal line due to capacitive or inductive coupling from adjacent signal lines.

Daisy Chain - A bus signal that is broken at each module slot, which may be terminated or passed along by the insertion of a module with circuitry.

Fill LSI-11/23 - A family of programmable data processors. The Fill microprocessor chip set consists of the following parts:

57-00000-01 DAT/CTL 21-15542-01 MMU 57-66661-61 FP

Far End - The far end of the bus is the last bus interface slot (the near end is the first).

Finger - The point of contact between a signal on a module or a cable and the same signal on a backplane; also called a pin contact, connector, or connection point.

Interrupt Fielding Processor - Usually considered as part of the processor or processor module, this control logic arbitrates asynchronous interrupts from devices on the bus to determine which device has a higher priority. Once the priority is established, the processor acknowledges the interrupt.

Logic Reference - Return path or common power supply output for a logical riference voltage (i.e. with TTL a logic "1" might be 3.4 V with respect to logic reference). Sometimes referred to as ground.

LSI-11 - A family of programmable data processors based on the LSI-11 microprocessor chip set, which includes the following parts:

21-15579-00 DAT 23-882C4-88 CTL 23-00185-00 MICROM 23-66285-66 MICRON 23-00385-00 MICROM

diciltal

Master - The device, module or option that is currently controlling bus transactions. There can only be one bus master at a time.

Near End - The near end of the bus is the first bus interface slot (the far end is the last).

DEC STD 160, Section 0 17-Sep-81

Page 9

ODT, Online Debugging Technique (Halt Mode) - Some processors feature a console communication mode for debugging and starting programs from the Halt state, which is called ODT.

PC, Program Counter - A processor register that generally contains the address (memory location) of the next instruction to be executed.

PS, PSW, Processor Status Word - A processor register that contains data relevant to the status of the processor and the operation most recently completed; the data indicates what interrupt levels will be acknowledged and what some of the results of the most recently completed operation were.

O-Bus - Any of a group of backplane and cable systems that carry the O-Bus signals, including 18 lines for address delimitation.

Q22 Bus - Any of a group of backplane and cable systems that implement the Q-Bus signals and are capable of handling 22 lines for address delimitation.

Signal Skew - The difference in propagation delay between any two devices, one being at maximum propagation delay and the other being at minimum propagation delay.

Slave - A bus device that can be addressed by, and participate in bus transactions with a bus master. It has the subordinate role in a data transfer.

Slot - One of several locations into which a modular interface with the bus may be physically inserted.

Stack - An area of memory reserved for storing working program data. Under control of a processor register called the stack pointer, data is referred to as being pusced onto and popped off of the stack, in a last in, first out sequence.

State Ø - In devices whose logic proceeds through a series of states after power up, the initial, ready to begin work, state is often referred to as state #.

Stub - A connection to a bus line that does not form part of the continuous conductor from near end to far end.

Victim - If signal transitions on one or more cable or etch conductors cause a voltage spike to develop on a nearby non-involved conductor, the non-involved conductor is designated as the victim.



DEC STD 163, Section 0

17-Sep-81

2 BUS SIGNALS

2.1 PHYSICAL OVERVIEW

An LSI-11 computer system is basically a controlling processor, memory and I/O (input/output) devices. These devices are generally constructed on printed circuit boards, sometimes called modules, which connect to the bus via fineers.

Mechanical form factor/dimensions of dual and quad Digital modules can be found in DEC 370 38. Audual <u>Moniscriung Standard</u>. The fingers algoral lines. These lines may be connected via etch or wires and these wires or etch on the back of the block become the backplanes. Buy to three backplanes may be connected via tech or wires and the backplanes may be connected by cables totaling a maximum of signal lines are functionally divided as listed in Table 1.

Quantity	Function	Bus Signal Mnemonic
16	Data/Address Lines	BDAL<15:00>
2	Memory Parity/Address Lines	BDAL<17:16>
4	Address Lines	BDAL<21:18>
6	Address and Data Transfer Control Lines	BSYNC, BDIN, BDOUT, BWTBT, BBS7, BRPLY
3	 Direct Memory Access DNA Control Lines	BDMR, BDMG, BSACK
5	 Interrupt Control Lines 	BIRQ4, BIRQ5, BIRQ6, BIRQ7, BIAK
6	System Control Lines	BPOK, BDCOK, BINIT, BHALT, BREF, BEVNT

Table 1. Summary of Signal Line Functions

All LSI-11 Bus signals are asserted low and negated high, except BPOK and BDCOK, which are asserted high and negated low to indicate an event such as impending loss of power.

The asserted polarity of a bus signal is indicated by the letter L or H following the signal name. For example:

BDAL16 L or BDCOK H



LSI-11 Bus signals, with the exception of DMA grant and interrupt acknowledge signals, are bi-directional. This means they can be driven or received at any point along the signal line. When driven, bi-directional signals travel in two directions: from the driver to the near end terminator, and from the driver to the far end terminator. The exceptions are BIAKO L, BIAKI L, BDMGO L, and BDMGI t...

BIAKI ((Interrupt Acknewledge) is received by an LSI-11 Bus device on one pin and conditionally (depending on whether or not the device has the highest priority interrupt pending) re-transmitted out within 500 ns on a different pin as BIAKO L to the next device on the bus.

Bus wiring connects BIAKO L as output from one device to BIAKI L as input to the next device on the bus. BDMGI L and BDMGO L form a similar priority daisy chain for Bus Mastership Grant.

Devices connect to all O-Bus lines via high impedance receivers and gated, high current, open-collector drivers,

2.2 BUS TRANSACTIONS OVERVIEW

There are four basic kinds of transactions that can take place over the hus:

- Power up/down signal sequencing.
- b. Transfer of bus mastership from bus master.
- c. Transfer of data between a bus master and a slave.
- d. Interrupts to the interrupt fielding processor.

These basic transactions and their variations occur within the constraints of protocols defined in the protocol section of this standard.

2.2.1 Power Up/Down Overview

When power is first applied, the BPOK H, BDCOK H and BINIT L signals initialize devices on the bus and cause the controlling processor to assume control (mastership) of the bus. The controlling processor may then execute some boot program or other power up option.

2.2.2 Transfer of Bus Mastership

The bus maste initiates a transfer by placing the address of the slave device on the bus along with control signals. It then waits for the slave's reply and continues with the transfer according to the protocol. A bus cycle is not complete until the required master/slave signal sequence is completed. Thus, fast and slow devices, each determining its own bus cycle time, can connect to the bus.



DEC STD 1.10, Section 0 17-Sep-81

2.2.3 Data Transfer Overview

Data transfers occur asynchronously within a master/slave relationship under a strict protocol defined in this standard (subhead 4.4). The controlling processor is generally the default bus master. It will relinguish bus mastership to any requesting device (sometimes referred to as a direct memory access or DMA device) when it is not currently using the bus. Any device that contains the appropriate circuitry may become the bus master and control data transfers over the bus to or from any slave device.

Because bus cycle completion by the bus master requires response from the slave device, each bus master must include a time out error circuit that will abort the bus cycle if the slave device does not respond within the required 18 microseconds. Masters generally allow 12 microseconds.

2.2.4 Interrupts

Interrupts to the interrupt fielding processor from any device on the bus follow a unique protocol. When a device wishes to interrupt the processor, it asserts a request line. When the processor acknowledges the interrupt, the device places an address (called a vector) on the bus and the processor reads the contents of that address location and the following one to obtain a new PC and PSW.

The processor then executes the interrupt routine starting at the new PC. When the task is completed, the last instruction, RTI or RTT, restores the old PC and PSW from the stack. The processor then starts executing the instructions located at the address of the old PC (where it was interrupted). See processor handbooks for more detail on interrupt and PSW. Interrupts are prioritized and are described in detail in subhead 4.5.4.

2.3 SIGNALS AND PINS (Quantitative and Descriptive Overview)

A summary of LSI-11 bus signals and their pin assignments are listed in Table 2. Detailed functional descriptions are provided under subhead 6. The pin nomenclature is for reference and is only applicable when examining Digital modules constructed according to DEC STD #3# and Digital circuit schematics.



DEC STD 160, Section 0

17-Sep-81

Number of Pins	Functional Category	Digital's Nomenclature (name) (Pin)
16	Data/Address	BDALØ, BDAL1, BDAL2, BDAL3BDAL15 AU2 AV2 BE2 BF2BV2
2	Memory Parity Control/ Error Address	BDAL16, BDAL17 AC1 AD1
4	Address	BDAL18, BDAL19, BDAL20, BDAL21 BC1 BD1 BE1 BF1
6	Address and Data Control	BDOUT, BRPLY, BDIN, BSYNC, BWTBT, BBS7 AE2 AF2 AH2 AJ2 AK2 AP2
6	Device Interrupt Control	BIRQ7, BIRQ6, BIRQ5, BIRQ4, BIAKO, BIAKI BP1 AB1 AA1 AL2 AN2 AM2
4	DMA Control	BDMR, BSACK, BDMGO, BDMGI ANI BNI AS2 AR2
6	System Control	BHALT, BREF, BEVNT, BINIT, BDCOK, BPOK AP1 AR1 BR1 AT2 BA1 BB1
4	S SPARES	AE1, AH1, BH1, AF1 (Slot 1 only: SRUN @ AF1)
4	M SPARES	AK1 & AL1, BK1 & BL1 (pairs connected)
2	P SPARES	AU1, BU1
2	+12B (battery)	AS1, BS1
1	+5B (battery)	AVI
3	+5 Vdc	AA2, BA2, BV1
2	+12 Vdc	AD2, BD2
2	-12 Vdc	AB 2, BB 2
8	GND	AC2, AJ1, AM1, AT1, BC2, BJ1, BM1, BT1
72		Total Pins

Table 2. LSI-11 Bus Signals and Pin Summary



DEC STD 169, Section # 17-Sep-81

3 ELECTRICAL CHARACTERISTICS

3.1 OVERVIEW AND DESIGN GOALS

The Q-Bus is designed to be the interconnect medium for devices that consist of small, LSI-based PDP-11 computing systems. Some of the design goals are:

- a. That the customer's systems be expandable and uppradeable (i.e. not a bounded system)
- b. That the bus will have well-controlled characteristics and clearly defined limits consistent with the term "small computer system".
- c. That the number of bus signals be as small as possible, while consistent with PDP-11 functionality.

With these goals in mind, and a knowledge of available interconnection and transmission technology, the designers developed the Q-bus.

3.2 THEORETICAL DESIGN CENTER/0-BUS SPECIFICATIONS

3.2.1 Backplanes

3.2.1.1 Maximum Number of Backplanes - A system can have either one, two, or three backplanes. Bus signals run from the near end of the first backplane to the far end of the last backplane.

3.2.1.2 Impedance of Wire or Etch - The characteristic impedance of a backplane signal line, with all other signal lines and logic references tied together, must be 120 ohms, + 10%.

3.2.1.3 Maximum Resistance of a Signal Line - A signal line (wire or etch) must have a dc resistance of less than 0.1 ohm per signal line.



DS168-883







CP1830 MA-7977







NOTES :

digital

- 1. TWO CABLES (MAX.) 4.88m (16ft) (MAX.) TOTAL LENGTH.
- 2. 20 DC UNIT LOADS TOTAL (MAX.)

Figure 3. Maximum Configurations

CP-1831 MA-7978 DEC STD 160, Section 0

17-Sep-81

3.2.2 Interconnect Cables

3.2.2.1 Impedance of Cable

With a two or more backplane system, an interconnect cable can be used to bus the backplanes together. This cable must have a characteristic impedance of 120 ohms, + 200.

3.2.2.2 Maximum Length of Cable - In a two backplane system, the interconnect cable (or cable set) must be between 2 and 16 feet long.

In a three backplane system, one of the two interconnect cables must be between 2 and 6 feet long; the other interconnect cable must be at least 4 feet long, but not more than 16 feet long.

3.2.2.3 Naximum Crosstaik - With a constant voltage of 5 volts on a given signal line (victim line), and a 8 ns rise/fall time pulse applied to all other signal lines simultaneously, the crosstalk on the victim line must be less than 5% of the 5 volts (or .25 volt). This must be true for both near and far ends of the cable.

3.2.3 Connection Points

3.2.3.1 Maximum Contact Resistance - A contact point (such as cable to cable header or module-to-backplane) must have a dc resistance of less than 0.02 ohm.

3.2.4 Return Path (or Logic Reference Line)

3.2.4.1 Maximum Resistance - Resistance of the common return path, isignal ground), as measure between near end and far end (including all intervening connectors, cables, backplane wiring, connection module stch, etc.) must not exceed an equivalent of 2 ohas per signal line path. This provides a return path resistance of not nore than 2 ohms divided by 46 pus signal line, path signal box and so that a signal bus sis signal bus signal



DEC STD 160, Section 0 17-Sep-81 Page 18

3.2.4.2 Signal Path Routing - Logic reference, or the return path for bus receivers must be part of the bus signal distribution.

Common system, or power reference, (ground) must be routed a minimum of three inches outside of and away from the bus distribution path.

3.2.5 Bus Drivers and Receivers

3.2.5.1 Length of Etch from Driver/Receiver to Finger - From the module finger (module contact point) to the output pin of a driver or the input pin of a receiver, the length of etch must be less than two inches. Drivers and receivers are considered part of the bus even though they are located on the module

3.2.5.2 Driver and Receiver Power and Reference Separation - Drivers and Receivers should have adequate (50 mil nominal, 30 mil minimum) and separate power and reference etch. Power and logic reference paths must be direct from finger to IC (no tap offs are allowed, except at a finger).

3.2.5.3 Operating Temperature Range for Drivers and Receivers -Electrical specifications for drivers and receivers must be guaranteed between temperatures of 0° C and 70° C.

3.2.5.4 Operating Supply Voltage Range for Drivers and Receivers -Power supply voltage for a driver or receiver can vary between 4.75 volts and 5.25 volts dc without violating the specifications in this section.

3.2.5.5 Driver and Receiver Decoucling - Drivers and receivers must be properly decoupled per DEC STD 030, preferably with one 0.01 uF capacitor per IC.



17-Sep-81

3.2.5.6 Receiver Input Thresholds -

High Level Input Voltage (V_{IH}) Vcc = 5.0 V, <u>+</u> 5% 1.90 V minimum

Low Level Input Voltage (V_{IL}) Vcc = 5.0 V, ± 5% 1.30 V maximum

Note

Future designs should try to conform to the 8641-2 specification for improved noise immunity.

3.2,5.8 Receiver Skew - Any two receivers will have a maximum skew between them of 25 ns.

3.2.5.9 Receiver Noise Immunity - The current Q Bus receivers do not have a noise rejection specification. The following specification is recommended for new receiver designs:

Pulse Width (ns)	Transition Time
8	3.2 ns rise/fall
14	2.4 ns rise/fall
8	3.2 ns fall/rise
14	2.4 ns fall/rise
	Pulse Width (ns) 8 14 8 14



With a load circuit of 1.2 kilohms and 15 pF to ground, isolated by a NJ3664 diode from 226 ohms to +5 Vdc in series with three NJ3664 diodes to ground. See the following figure and the 8641-2 specification.



3.2.5.10 Receiver Input Capacitance - A bus receiver can have a maximum input capacitance of 10 pF.

3.2.5.11 Receiver Leakage Current - With Vcc between 0.0 and 5.25 V dc, the maximum receiver leakage current is as follows:

High Level 80 ua 0 3.8 V dc Low Level -10 ua 0 0.4 V dc

3.2.5.12 Driver Power Down Conditions - During power down of a 'us driver, while it's asserting a bus signal, the driver must negate that signal and not glitch or assert the signal while power is off or during power down. Also, when a bus driver is not asserting a signal while powering down, it must not glitch or assert the signal.

3.2.5.13 Driver Output Voltages

Low Level output Voltage (VOL) - 0.8 V maximum 0 70 mA

High Level Output Voltage - No high level output voltage is specified because bus drivers have open collector outputs and the specific voltage will depend on bus loading and bus terminators.

3.2.5.14 Driver Propagation Delay - Propagation delay from driver input to driver output, or from enable to driver output, with an input between 8.6 V and 3.8 V, a 18 ns rise/fall time, and with 91 ohms to 45.8 V and 280 ohms to logic reference, must not exceed 25 ns maximum 6 15 pF to logic reference.



Page 20

DEC STD 168, Section 8 17-Sep-81 Page 21

3.2.5.15 Driver Skew - As is the case for a receiver, the skew between two bus drivers, one at maximum propagation delay and the other at minimum, must not exceed 25 ns maximum.

3.2.5.16 Driver Rise and Fall Times - Rise and fall times of drivers shall not be less than:

18 ns: with 15 pF to logic reference 25 ns: with 338 pF to logic reference

3.2.5.17 Driver Output Capacitance - A driver can contribute a maximum input capacitance of 13 pF.

3.2.5.18 Driver Leakage Current - With Vcc between 0.0 V and 5.25 V dc the maximum driver leakage current is as follows:

High Level 25 us @ 3.8 V dc

3.2.6 Bus Loading

3.2.6.1 Dc Unit Load - A dc unit load is defined as 2100 mA, which is related to the amount of dc leakage current that a bus element presents to a bus signal line that is high (undriven).

3.2.6.2 Ac that Load - An ac unit load is defined as 9.35 PF, which is related to the impedance that a bus element presents to a bus signal line (due to backplane wiring, PC etch runs, receiver input loading and driver output loading).

3.2.6.3 Maximum Bus Dc Unit Loads - Total amount of dc unit loads allowed for the entire bus is 20 dc unit loads.



DEC STD 169, Section 9

17-Sep-81

3.2.6.4 Maximum Bus Ac Unit Loads - Total ac loading allowed in a single backplane system is 45 ac unit loads with 120-ohm terminators.

Total ac loading allowed in a multiple backplane system is 22 ac unit loads per backplane.

Refer to document retrieval documents for data published about ac and dc loads. Values were determined using these documents.

3.2.6.5 Ac Loads Distribution

- a. Capacitance must be distributed as evenly as possible along the bus. Lamped capacitance along a transmission line will cause reflections and cause timing relationships to be violated. To innure that a bus will be glitch-free, some devices on the bus. One such analysis program is RAULI which can be run by Field Service.
- b. Ac loads must also be distributed among the signal lines. That is no single signal line should have more then a 3 to 1 difference in ac loads present on the bus to another signal line.

3.2.7 Bus Terminators - Terminating Resistor Values

Resistor values that meet the following Thevinin equivalent should be used:

120 ± 5% to 3.4V 240 + 5% to 3.4V

3.2.8 Maximum Q-Bus Skew

With 25 ns skew allowed for the bus transmission system and bus loading variations, the maximum Q-bus skew is 75 ns. This is measured as the maximum difference in propagation delay from the input of driver to the output of a receiver.



Page 22

3.2.9 Power Failure Control Signals

3.2.9.1 Shorting Element - Signal line BPOK H and BDCOK H are generated by the power supply control logic. When these signals (or a bus signal) are negated, they should be shorted to logic reference, according to DEC STD 186. A power supply reference other than logic reference, or chassis (earth reference) should never be used.

3.2.9.2 Glitch Rejection - Devices that monitor BPOK H to perform some operation should provide some type of glitch rejection upon receipt of BDCOK H. These devices should use a minimum of glitch rejection, as described in paragraph 3.2.5.9.

3.3 O-BUS IMPLEMENTATION GUIDELINES

Guidelines presented in this section provide information for designing Q-Bus system from the electrical viewpoint. The information is derived from the specifications mentioned in subhead 3.2.

3.3.1 Backplanes

3.3.1.1 Length of Etch or Wire - Wire or etch for a signal line on each backplane can be a maximum of 8 inches in a multiple backplane system.

In a system with only a single backplane, the wire or etch length can be a maximum of 14 inches.

3.3.1.2 Connection Points - In a single backplane system, there can be 18 connection points (receiver/driver pair, cable conductor or terminator) to any bus signal line.

A two backplane system can have up to 12 connection points in each backplane.

Each backplane in a three backplane system can have .p to 9 connection points.

3.3.1.3 Backplane Capacitance - The maximum capacitance allowed per signal line per backplane should be 68 pF. Capacitance of any signal line should be reduced as low as possible to increase signal integrity. (All signal lines should be kept as short as possible.)



DEC STD 160, Section 0

17-Sep-81

3.3.2 Interconnect Cables

3.3.2.1 Allowable Cables - Cables that can be used for backplane interconnection are the BCV11A and BCV11B.

3.3.2.2 Signal Routing In Cables - To better control the impedance and crosstalk of a cable, the logic reference should be interweaved with signal lines.

3.3.3 Allowable Bus Interfaces

Below is a list of the ICs that can be used to drive and receive bus signals.

Type No.	Digital Part No.
DC ØØ 3	19-12738-09
DC 884	19-12729-80
DC 885	19-13048-00
DC 01 0	19-14038-00
DC#21	Not available
964Ø	19-11469-00
8641	19-11579-80
8641-2	19-14987-00
8881	19~09705-00
2908	19-15305-00

BeCause the 8881 presents a variation to the allowable driver specification, the following guidelines must be observed when the driver is used.



DZC STD 160, Section #

17-Sep-81

3.3.3.1 - The driver must not be used to drive data/address, BBS7, or WTBT lines onto the bus.

3.3.3.2 - During a DMA request/grant (Figure 5), if the driver is used for RPLY then the θ ns minimum specified from the negation of RPLY to the negation of SACK must be changed to 10 ns min.

3.3.3.3 - During a DXTI or DATO (Plgures 6 and 7), when the driver is used to drive SWC, the relationship for the negation of SWC to the assertion of the next SYK should be changed from 200 nm in. to 210 m min. Also, if the driver is used Y or drive RPLY, the specification for the negation of RPLY to the assertion of the next SYK should be changed from 300 nm min. to 310 nm min.

In addition, during a DATO, if the driver is used to drive DOUT, the relationship for the negation of DOUT to the negation of SYMC must be changed from 175 ns min. to 185 ns min. and the relationship for the negation of DOUT to the release of the data lines or WTBT must be changed from 186 ns min. to 118 ns min.

3.3.3.4 - For the DATIO case (Figure 8), the DATO portion of the transfer must follow the same restrictions described in the above paragraphs that describe DATO timing relationships.

During the DATI portion of the transfer when the driver is used for RPLY, the relationship for the negation of RPLY to the assertion of DOUT must be changed from 200 m smin.

 $3.3, 3.5 - \Lambda$ DATSI transaction has the same changes as the DATI transaction and in addition, when the same c suspect for RPLY, the relationship for the negation of RPLY to the assertion of DIN must be changed from 159 ms min. to 168 ms min. and the relationship of the assertion of RPLY to the negation of DIN, when the driver is used to drive DIN, must be changed from 289 ms min. to 218 ms min.

3.3.3.6 - A DATSO transaction has the same changes as the DATO transaction and in addition, when the driver is used for RPLY, the relationship for the megation of RPLY to the assertion of DUT must be changed from 15% ns min. to 16% ns min. and the relationship of the assertion of RPLY to the negation of DUT, when the driver is used to drive DUT, must be changed from 15% ns min. to 16% ns min.

3,3,3,7 - During an interrupt transaction (Figure 11) if RPLY is driven with that driver, the relationship for the negation of RPLY to the negation of the vector must be changed from 0 ns min. to 10 ns min.



DEC STD 160, Section 0 17-Sep-81

3.3.3.8 - In addition, caution must be used when implementing the parity in Appendix A of this standard.

3.3.4 Allowable Terminating Resistors

In a single backplane system for a maximum of 20 ac or dc loads, including backplane, the near end term nation need only be a 330-ohm pull-up (to +5 V) and 680-ohm resistor to logic reference. No far end termination is needed for or small systems.

3.3.5 Variations

Deviations from this standard will produce systems that are difficult, if not impossible, to support. Only drivers and receivers listed or conforming to the specifications in this standard may be used on the bus. Designers of new systems and options should strive towards the specifications in this standard.



DEC STD 160, Section 0

17-Sep-81

4 PROTOCOL

Throughout the following protocol specifications, bus signals are referred to in several different ways:

a. In general discussions where timing, polarity, and physical location are unimportant, the base signal name without any prefixes or suffixes is used. For example:

SYNC, WTBT, BS7, DAL<17:00> or the DAL lines

b. Most signals on the backplane etch are asserted low and referred to with a prefix character B, and a suffix (space) L. For example:

BSYNC L, BWTBT L, BBS7 L, BDAL<17:00> L

BPOK H and BDCOK H are asserted high.

c. Receivers and drivers are considered part of the bus. Signal inputs to drivers are referred to with a prefix character T for transmit. For example:

TSYNC, TWTBT, TBS7, TDAL<17:00>

d. Signal outputs of receivers are referred to with a prefix character R for received. For example:

RSYNC, HWTET, RBS7, RDAL<17:00>

Whenever timing is important, c and d above are used to reference timing to a receiver output or driver input. For example, after receipt of the negation of RDIM, the slave negates its TRPLY (# DA minisum, 80% on maximum). It must maintain data valid on its TRPLY lines until 0 ms minisum after negation of RDIM and must negate its TAL lines 10 ms maximum after negation of its TRPLY.

4.1 POWER UP/DOWN PROTOCOL

Refer to the Timing Diagram in Figure 4.

4.1.1 Power Up

 Power supply logic negates BDCOK H during power up and asserts BDCOK H 3 ms minimum after dc power is restored to voltagus within specification.



- The processor asserts BINIT L after receiving nominal power and negates BINIT L Ø nsec minimum after the assertion of BDCOK H.
- 3. Power supply logic negates BPOK H during power up and asserts BPOK H 70 as minimum after the assertion of BDOK H. JT power does not remain stable for 78 ms, BDOK H will be negated, therefore, devices should supped critical actions until BPOK H is asserted. The assertion of BPOK H will cause a processor interrupt.
- BPOK H must remain asserted for a minimum of 3 ms. BDCOK H must remain asserted 4 ms minimum after the negation of BPOK H.



Figure 4. Power-Up/Power-Down Timing

4.1.2 Power Down

 If the ac voltage to a power supply drops below 75% of the nominal voltage for one full line cycle (15 - 24 ms), BPOK H is negated by the power supply. Once BPOK H is negated the entire power down sequence must be completed.

A device that requested bus mastership before the power failure, and has not become bus master, may maintain the request until BINIT L is asserted or the request is acknowledged (in which case regular bus protocol is followed).



- 2. Processor software should execute a RESET Instruction 3 ms minimum after the negation of BPOK H. This asserts BINIT L for from 8 to 20 us. Processor software executes a HALT instruction immediately following the RESET instruction.
- 3. BDCOK H must be negated a minimum of 4 ms after the negation of BPOK H. This 4 ms allows mass storage and similar devices to protect themselves against erasures and erroneous writes during a power failure.
- The processor asserts BINIT L 1 us minimum after the negation of BDCOK H.
- Dc power must remain stable for a minimum of 5 us after the negation of BDCOK H.
- BDCOX H must remain negated for a minimum of 3 ms.

4.1.3 Implementation Guidelines

4.1.3.1 Memories - Memories must remain active during a power down sequence until the negation of BDCOK H. At that time, they must disable all read/write logic and reset all control logic.

4.1.3.2 Bus Masters - In general, no bus device should accempt to gain mastership of the bus during a power fail sequence. There are exceptions to this rule when system control functions, such as DMA refresh over the bus, or power failure code is executed in an attempt to save some valuable data.

4.1.3.3 Bus Devices - All non-memory bus devices must insure that all buffers, control and status registers, storage, seguential and state logic are initialized by the negation of BDCOK H.

When appropriate, bus devices should reset mechanical devices to starting or safe positions and prepare status information within the first 1 millisecond after the negation of BPOK H for interrogation during power fail code execution. As stated in 4.1.2, mass storage and similar devices must protect themselves from erasure and erroneous writes during this time.

During the negation of BDCOK H, all bus devices must insure that no bus signals are asserted. Devices may use BINIT L for initialization instead of BDCOK H. BINIT L is asserted by the processor whenever BECOK H is negated. Refer to subheads 4.1.1 and 4.1.2.



DEC STD 169. Section 9

17-Sep-81

4.1.4 Maximum Timing Specification

Where maximum times are not specified, a designer should try to remain as close to minimums as reasonable to reduce the amount of time required for the power up/down sequences.

4.2 INITIALIZATION

The processor asserts the BINIT L signal under the following conditions:

- a. During a Power Down sequence as described in subhead 4.1.2.
- b. During a Power Ur sequence as described in subhead 4.1.1.
- c. During the execution of a RESET instruction for 8 to 20 microseconds.
- d. After detection of a "G" character in ODT for 8 to 20 microseconds.

4.2.1 Implementation Guidelines

All bus devices must initialize as described in subheads 4.1 and 4.2 on receipt of the BINT Leignal. There are certain secretions that the secret of the BINT Leignal. There are certain secret on the secret and the secret of the secret of the secret of the secret of the BINT Leignal the secret of the secret of the BINT Leignal the to force a similared power up, (refer to assection of the BINT Leignal the secret of the BINT Leignal the secret of th

However, the UART must be clear of extrareous characters after the power up sequence. This can be accomplished by an AND of BDCOK H negated and BINIT. This kind of special initialization condition must be carefully defined in the engineering and programming specifications for the device.

The intent of the BINT L signal is to reset all devices on the bus to a state in which any bus device can be accessed by a controlling device. BINIT L is also intended to clear the bus. Good design dictates that certain operations in progress, such a. the WAT character transmission described above, should be completed. Similarly, it may be that certain status bits such as Parity force or Similarly in the sybe that certain status bits such as Parity force or These special conditions must be specified in the engineering and programming specifications for the device.



17-Sep-81

4.3 BOOT PROTOCOL

4.3.1 Hardware Boot

A hardware boot sequence can be accomplished by negating BPOK 4 for 4 ms minimum. At that point the power up/down protocol will be followed as described in section 4.1.

when BPOK H is negated the processor will be interrupted. The entire bus power up/down protocol must be followed. When BPOK H becomes asserted again, during power up, the processor proceeds to boot the system.

4.3.2 Software Boot

Under software control, the system can begin executing instructions at the starting address of the boot ROM (i.e. Jump instruction). BDCOK H is never negated and RESET INIT L is only asserted if the boot program performs the instruction.

4.4 DATA AND ADDRESS STRUCTURE OVERVIEW

The DAL lines and control signals are the physical means of implementation of the bus architecture. There are 18 bussed DAL lines, DAL<17:00>, in the Q-Bus, and 22 bussed DAL lines, DAL<21:00>, in the O22-Bus. The control signals are the same on both.

4.4.1 Data Structure

The data structure in both busses is a 16-bit word comprised of high and low 8-bit bytes as illustrated below.

1	15	14	13	12	11	10	89 	Ø8 	87 	86 I	Ø5 	Ø4 	Ø3 	Ø2 	Ø1 	88 I
	<		- н	IGH	BYTE			>	<		-	LOW	BYTE			>

During the portion of the data transfer bus cycles in which data is being placed on the bus by the slave for the bus master, bit 17 may be asserted to inform the bus master that parity error detection logic on the bus master should be enabled. Bit 16 may be asserted to indicated that a parity error has occurred whenever one does occur.



DEC STD 168, Section Ø 17-Sep-81 Page 32

Bits <21:17> are not currently used during the data out Portion of the cycle and should not be asserted.

Bits <21:18> are not currently used during the data in Portion of the cycle and should not be asserted.

4.4.2 Address Structure

On the Q22-Bus, devices are addressed by the BDAL lines and by the signal BBS7. The signal BSYNC is used as a reference to indicate that BDAL<21:80> and BBS7 have valid address information and that BWTBT contains valid control information.

The Q22-Bus supports systems with 16-, 18-, and 22-bit physical address space. In each instance, the top 4KW (8KB) of physical address space is designated as the I/O page address area. The processor and all other master devices assert BBS7 When referencing the I/O page. Note that the old Q-Bus supports 16- and 18-bit physical address spaces only.

I/O page devices respond to their device addresses, on BDAL<12:00>, if, and only if, BBS7 is asserted. Memory locations not in the I/O page respond to their addresses on BDAL<21:00> if, and only if, BBS7 is negated.

177777. The 16-bit I/O page is located from 1680888 to 177777 for systems which support up to 28KW of memory.

The 18-bit physical address space covers addresses from 000000 to 777777. The 18-bit I/O page is located from 768888 to 777777.

The 22-bit physical address space covers adddresses from 88888888 to 17777777. The 22-bit I/O page is located from 17768888 to 17777777.

For all systems, virtual addresses ### thru 376 are reserved for trap and interrupt vector addresses. In some larger systems virtual addresses 400 thru 776 are also reserved for interrupt vector addresses. Depending on how memory management is set up, the actual physical addresses may or may not coincide with their corresponding virtual addresses.

The one exception to the above rules involves special 16-bit systems which contain 30KW of memory. These systems support a reduced 2KW I/O page, Refer to subhead 4.4.5.



DEC STD 160. Section 0

17-Sep-81

4.4.3 Definition Of The I/O Page

The Q-Bus has an 8 Kbyte address space designated as the 1/0 page which is accessed by assertion of BBS7 and by an address on DRL(32:80). The first 8 bytes of this space are reserved as non-existent for purposes of diagnostic testing. Bus masters can access the 1/0 page only by asserting BBS7.

A 16-bit processor, or a processor with memory management disabled, asserted B857 for addresses 168000 through 177777. A processor with 18-bit memory management enabled asserts B857 for addresses 768000 thru 777777. A processor with 22-bit memory management enabled asserts B857 for addresses 1768000 through 1777777.

A DRA bus master should automatically assert BBS7 whenever it generates an address in the top 8 Kuytes of its address space. Depending on whether the device supports 16-, 18-, or 22-bit addressing, it asserts BBS7 for address range 168000 through 177777. 766000 through 1777777, or 17760000 through 1777777. Note that although it is not sandscory that a DRA device have the ability to used by diagnostics for testing the device logic that detects non-weistern benery.

Systems that support 30 Kwords of memory in 16-bit mode place an additional constraint on bus masters. Refer to subhead 4.4.5.

4.4.4 Definition of Memory Address Space

The Q-Bus memory address space is accessed by the negation of RBS7 and a numeric address (valid on the leading edge of RSYNC) on RDAL lines.

The 16-bit memory address space includes addresses 0000000 through 157777 for systems that support up to 20kW of memory. The 18-bit memory address space covers addresses 000000 through 757777. The 22-bit memory address space covers addresses 00000000 through through 17757777.

For special 16-bit systems which support 30KW of memory, the additional memory in address space 160000 through 167777 responds even when BBS7 is asserted. Refer to subhead 4.4.5.



4.4.5. Special 16-bit Systems with 30 KW Memory

Early O-Bus CPU's, memories, and DMA devices were designed to support special 16-bit systems with 30 KW memory. 16-bit/30 KW systems allow a CPU without memory management to reduce the I/O page to 2 KW and thus increase the memory size. In these systems, each memory location between addresses 160000 and 167777 must respond to its address even if BBS7 is asserted. Also, all I/O page devices must be assigned device addresses at 170000 or above.

Future design intended for use on existing 16-bit/30 KW systems must observe the following guidelines:

- 1. A CPU module or DMA device supports 16-bit/30 KW systems only if, when running in 16-bit mode, it generates the correct 16-bit address on BDAL<21:16>. This means that BDAL<21:16> must remain unasserted even when BBS7 is asserted. For exmple, 160000 must not be converted to 760000 or 17760000.
- Q-Bus memory modules are designed to access memory only if BBS7 is negated. A memory module supports 16-bit/38 KW systems only if it contains an option jumper that allows memory addresses 160000 through 167777 to respond even when BBS7 is asserted.

4.4.6 Interrupt Structure

Any bus device may assert one of the four interrupt request lines IRQ4, IRQ5, IRQ6, IRQ7 at any time during normal power. The interrupt fielding processor must be bus master and designed to service interrupts on a given line in order for service to be initiated. The processor asserts the Data In signal, DIN, and then an Interrupt Acknowedge signal, IACKO. There is an interrupt priority scheme that is described in subhead 4.5.4.2.

The interrupt requesting device with the highest priority asserts its TRPLY and then places a number called its vector on TDAL<88:82> with BDAL<21:9> and BDAL<01:00> equal to zero. It is important to note that the DAL lines are being used to transfer information during this asynchronous interrupt event. Conflicting use of the DAL lines by bus masters can only be avoided by adherence to the requirements for gaining bus mastership and initiating and terminating bus cycles outlined in the following sections. The vector is the address of a location in low memory that contains the starting address of a routine to accomplish what the interrupting device wants accomplished. The word location following the vector location contains a new value for the processor status word (PSW).


DEC STD 160, Section 0 17-Sep-81

4.5 BUS MASTERSHIP PROTOCOL

The controlling processor is the default bus master. Any bus device containing the appropriate circuitry may become bus master and control data transfers over the bus. A DMA transaction can be divided into three phases:

- Bus mastership acquisition protocol.
- b. Data transfer protocol.
- c. Bus mastership relinquish protocol.

4.5.1 Bus Mastership Acquisition and Relinquish

Refer to Figure 5.

- 1. A DMA Bus Master Device requests control of the bus by asserting TDMR.
- The Bus Arbitration logic the processor asserts TDMGO Ø nsec minimum after RDMR asserts and 8 ns minimum after RSACK negates (if a DMA device was previous Bus Master).
- 3. The DMA Bus Master device asserts TSACK Ø ns minimum after the assertion of RDMGI; 8 ns minimum after the negation of RSYNC; and Ons minimum after the negation of RRPLY.
- 4. The DMA Bus Master device negates TDMR 0 ns minimum after the assertion of TSACK.
- 5. The Bus Arbitration logic clears TDMGO 0 ns minimum after the assertion of TSACK. The bus arbitration logic must also negate TDMGO if RDMR negates or if RSACK fails to assert within 10 us ("No SACK" timeout).
- The DMA Bus Master device has control of the Bus, and may gate TADDR onto the bus, when the conditions for asserting TSACK are met.
- 7. The DMA Bus Master negates TSACK Ø ns minimum after negation of the last RRPLY.
- 8. The DMA Bus Master negates TSYNC 300 ns maximum after it negates TSACK.
- 9. The DMA Bus Master must remove TDATA, TBS7, TWTBT, and TREF from the bus 100 ns maximum after clearing TSYNC.





Figure 5. DMA Request/Grant Timing

4.5.2 Data Transfer Protocol

The seven types of data transfer bus cycles are listed in Table 3.

Bus Cycle Mnemonic	Description	Punction With Respect to Bus Master	
DATI	Data word input	Read word	
DATC	Data word output	Write word	
DATOB	Data byte output	Write byte	
DATIO	Data word input/output	 Read word, modify, write word	
DATIOB	Data word input/byte output	 Read word, modify, write byte	
DATBI	Data block input	Read block	
DATBO	Data block output	Write block	

Table	3	Sumary	of	Data	Transfer	Bue	Cycles
Table	J.	addition of y	01	uaca	transfer	bus	CACTER



These bus cycles, transfer 16-bit words or 8-bit bytes to or from slave devices. In block mode, multiple words may be transferred to sequential word addresses starting from a single bus address. In byte output operations, the data to be written in the destination byte is valid on the appropriate DAL lines.

4.5.2.1 Address Portion Of The Cycle -

- 1. As soon as a Bus Master gains control of the bus, it gates TADDR, TBS7, and TWTBT onto the Bus.
- 2. The Bus Master asserts TSYNC 150 ns minimum after it gates TADDR, TBS7, and TWTBT onto the Bus; 300 ns minimum after the negation of RRPLY; 250 ns minimum after the negation of RSYNC (if another device had asserted BSYNC); and 200 ns after the negation of TSYNC (if the current Bus Master had asserted BSYNC) .
- 3. The Bus Master continues to gate TADDR, TBS7, and TWTBT onto the Bus for 199 ns minimum after the assertion of TSYNC.

Allowing for 75 ns bus skew, this timing provides all slave devices with 75 ns set up and 25 ns hold times minimum with respect to the rising edge of RSYNC. This allows slaves to compare the address on the bus with their address, and assert an internal device selected signal if a match exists.

If more than one data transfer is performed (without the use of block mode) while the device is bus master, the address portion of the cycle must be repeated for each transfer. TSACK must remain asserted, while TSYNC is negated a minimum of θ ns after the negation of RRPLY, and then asserted again (for the next data transfer) a minimum of 200 ns after the negation of the last TSYNC and/or a minimum of 300 ns after the negation of RRPLY. TSACK is negated with the same restrictions as with one data transfer, after the last data transfer has been performed.

Note

In order for systems engineers to properly design and evaluate system performance, specifications for DMA devices must specify the following:

- a. The maximum delay between bus mastership acquisition and initiation of the first bus cycle.
- b. The maximum number of transfers per acquisition. The quidelines are:



Systems with memory refresh over the bus must not include devices that perform more than transfer per acquisition.

Bus masters that do not use Block Mode are limited to four DATI, four DATO, cr two DATIO transfers per acquisition.

Block Mode bus masters that do not monitor RDMR are limited to eight transfers per acquisition.

Block Mode bus masters that do monitor RDMR may, if RDMR is not asserted after the seventh transfer, continue catil the bus slave fails to assert BREF (16 transfers maximum). Otherwise, they stop after eight transfers.

Block Mode bus slaves must not cross 16-ward boundaries. This limitation facilitates cache design.

- c. The maximum delay from bus acquisition to bus relinquish.
- d. The minimum delay from bus relinquish until next request.
- e. The maximum tolerable DMA latency.

4.5.2.2 Data Transfer Portion Of The Bus Cycle - The data transfer portion varies slightly for each type of data transfer. Details for each type of data transfer are provided in the following subheads 4.5.2.2.1 Hrough 4.5.2.2.5.

4.5.2.2.1 DATI Bus Cycle -

- Timing for the address portion of cycle is given in subhead 4.5.3. The Bus Master gates the negation of TWTBT along with the assertion of TADDR noto the bus.
- The Bus Master asserts TDIN 100 ns minimum after asserting TSYNC.
- The Bus Slave asserts TRPLY 0 ns minimum (8000 ns maximum to avoid Bus Timeout) after the assertion of RDIN.
- The Bus Slave gates TDATA onto the Bus Ø ns minimum after the assertion of RDIN and 125 ns maximum after the assertion of TRPLY.
- The BUS master receives stable RDATA from 200 ns maximum after the assertion of RRPLY until 20 ns minimum after the negation of TDIN. (The 20 ns minimum represents total minimum receiver delays for RDIN at the slave and RDATA at the Waster.)



- Page 39
- 6. The Bus Master negates TDIN 200 ns minimum after the assertion of RRPLY.
- 7. The Bus Slave negates TRPLY # ns minimum after the negation of RDIN.
- The Bus Slave continues to gate TDATA onto the Bus for Ø ns minimum and 100 ns maximum after negating TRPLY.
- 9. The Bus Master negates TSYNC 250 nsec minimum after the assertion of RRPLY and 8 ns minisum after the negation of RRPLY.

DAL<17> and DAL<16> may be used to force error indications for testing of error detection logic.





TIMING AT MASTER DEVICE



TINING AT BLAVE DEVICE

- g shown at Moster and Stave Device river induits and Sus Receiver Outputs
- Signal name profines are defined balant
 - er trout 1:
- 3. Bas Driver Output and Dus Receiver Legel rignel nemes include a "B" prefix

4. Den't care condition

......





4.5.2.2.1 DATO and DATOB Bus Cycles -

1. Timing for the address portion of the cycle is given in subhead 4.5.3. The Bus Master gates the assertion of TWTBT along with the assertion of TADDR onto the bus.

The slave device may latch in the state of RWTBT at the same time as the device is selected (address match).

- 2. The Bus Master gates TDATA and TWTFT onto the Bus 100 ns minimum after TSYNC. TWTBT is negated for DATO Cycles and asserted for DATOB Cycles.
- 3. The Bus Master asserts TDOUT 100 ns minimum after gating TDATA onto the Bus.
- 4. The Bus Slave receives stable RDATA and RWTBT from 25 ns minimum before the assertion of REOUT until 25 ns minimum after the negation of RDOUT.
- 5. The Bus Slave asserts TRPLY 0 ns minimum (8000 ns maximum to avoid Bus Timeout) after the assertion of RDOUT.
- 6. The Bus Master negates TDOUT 150 ns minimum after the assertion of RRPLY.
- 7. The Bus Master continues to gate TDATA and TWTBT onto the bus for 100 ns minimum after negating TDOUT.
- 8. The Bus Slave negates TRPLY Ø ns minimum after the negation of BDOUT.
- The Bus Master negates TSYNC 175 ns minimum after negating TDOUT, 0 ns minimum after removing TDATA and TWIBT from the Bus, and 0 ns minimum after the negation of RRPLY.

This completes the DATO cycle.

DaL<16> asserted during this data transfer will force a parity error simulation in some slave devices that have parity detection and error reporting logic.





 Bus Ontwer Output and Bus Receiver I signal names include a "8" prafix.

4. Dea's care cardinas.

** - 1775

Figure 7. DATO or DATOB Bus Cycle Timing



4.5.2.2.3 DATIO and DATIOB Bus Cycles -

- Timing for the first portion of the DATIO and DATIOB Bus Cycles is the same as that given for the DATI Cycle in section 4.5.4.1 (timing relationships 1-8).
- The Bus Master gates TDATA and TWTBT onto the Bus @ ns minimum after latching the incowing data. TWTBT is negated for DATIO Cycles and asserted for DATIOB Cycles.
- The Bus Master asserts TDOUT 200 ns minimum after the negation of RRPLY and 100 ns minimum after gating TDATA and TWTBT onto the Bus.
- Timing for the last portion of the DATO and DATIOB Bus Cycles is the same as that given for the DATO and DATOB Cycles (in section 4.5.4.2 (timing relationships 4-9).

TADDR(00) asserted indicates that the valid data during the DATOB data out portion of the transfer will be in the high byte DAL(15:00). TADDR(00) negated during address the implies valid data on DAL(07:00). DAL(16) may be used in both cases to force an error condition.

4.5.2.2.4 DATBI Bus Cycles -

- Timing for the address portion of the cycle is given in 4.5.3. The Bus Master gates the negation of TWTBT along with the assertion of TADDR onto the bus.
- The Bus Master asserts the first TDIN 100 ns minimum after asserting TSYNC.
- The Bus Master asserts TBS7 50 ns maximum after asserting TDIM for the first time. TBS7 remains asserted until 50 ns maximum after the assertion of TDIM for the last time. In each case, TBS7 can be asserted or negated as soon as the conditions for asserting TDIM are met.

Note

The Bus Master must limit itself to not more than eight transfers unless it monitors RDMR. If it monitors RDMR, it may continue with blocks of eight so long as RDMR is not asserted at the end of each seventh transfer.





01947 14 44 14 14

17-Sep-81

- 4. The Bus Slave asserts TRPLY 0 ns minimum (8000 ns maximum to avoid Bus Timeout) after the assertion of RDIN. The Bus Slave asserts TREF concurrent with TRPLY if, and only if, it is a block mode device which can support another RDIN after the current RDIN.
- The Bus Slave gates TDATA onto the bus @ ns minimum after the assertion of RDIN and 125 ms maximum after the assertion of TRPLY.
- 6. The Bus Master receives stable RDATA from 200 ns maximum after the assertion of RRFLY until 20 ns minimum after the negation of RDIN. (The 20 ns minimum represents total minimum receiver delays for RDIA at the slave and RDATA at the Master.)
- The Bus Master negates TDIN 200 ns minimum after the assertion of RRPLY.
- The Bus Slave negates TRPLY Ø ns minimum after the negation of RDIN.
- If RBS7 and TREP are both asserted when TRPLY negates, the Bus Slave prepares for another RDIM cycle. RBS7 is stable from 125 nsec after RDIM asserts until 156 ns after TRPLY negates.
- If RBS7 and TREP are not both asserted when TRPLY negates, the Bus Slave removes TDATA from the Bus 0 ns minimum and 100 ns maximum after negating TRPLY.
- If RREF and TBS7 were both asserted when TDIM negated (above, timing relationship 7), the Bus Mester asserts STDM 158 ns niniaum after RRPLY negates and continues with timing relationship 1 above. RAEF is stable from 75 nsec after RRPLY asserts until 28 ns minisum after TDIM negates. (The 28 ns the slave and RREF at the Mainter, 'Given failure after RDIM to the slave and RREF at the Mainter,'
- 12. If RREF and TBS7 were not both asserted when TDIN negated (above, timing relationship 7), the bus Master negater TSYNC 250 ns minimum after the assertion of the last RRPLY B and Ø ns minimum after the negation of that last RRPLY.





t1	-	address to T SYNC 150	Ins MIN.
t2	-	address hold	100ns min
t3	-	T SYNC to T DIN	100ns min
t4	-	T DIN to R RPLY T (drive) + T (prop) + + T (drive) + ĩ (prop) +	+ T (receive) + T (delay) + T (receive)
t5	-	R RPLY to data	200ns max
t6	-	R RPLY to T DIN	200ns min
t7	:	T DIN to R RPLY T (drive) + (prop) + T { + T (drive + T (prop) +	receive) + T (delay) T (receive)
t8	-	R RPLY to data	Ons min
t9	-	R RPLY to T DIN	150ns min
T ceil	-	t4 + t6 + t7 + t9	-since t6 must be > t5 for master to have valid data - and t9 >t8

Figure 9. DATBI Bus Cycle Timing



17-Sep-81

4.5.2.2.5 DATBO Bus Cycles -

- Timing for the address portion of the cycle is given in 4.5.3. The Bus Master gates the assertion of the TWTBT along with the assertion of TADDR onto the bus.
- The Bus Master gates TDATA and TWTBT onto the bus 100 ns minimum after TSYNC. TWTBT is negated.
- The Bus Master asserts TDOUT 100 ns minimum after gating TDATA onto the bus.
- The Bus Slave receives stable RDATA and RWTBT from 25 ns minimum before the assertion of RDOUT until 25 ns minimum after the negation of RDOUT.
- The Bus Slave asserts TRPLY 8 ns minimum after the assertion of ROUT. The Bus Slave asserts TREP concurrent with TRPLY if, and only if, it is a block mode device which can support another RDOUT after the current RDOUT.
- The Bus Master negates TDOUT 150 ns minimum after the assertion of RRPLY.
- 7. If REFP was asserted when ROUT negated and the Bus Master wants to transmit more data in this Biock Mede Cycle, then the Bus Master gates the new TDXM onto the Bus 100 ness inimum after negating TOUT. REFP is stable from 75 na matimum after Refrigaments until 20 nm sinimum after ROIM negates. (The 20 slow and REFP at the Master.) College days for ROIM at the slow and REFP at the Master.)

Note

The Bus Master must limit itself to not more than eight transfers unless it monitors RDMR. If it monitors RDMR, it may perform up to 16 transfers as long as RDMR is not asserted at the end of the seventh transfer.

- If RREF was not asserted when TDOUT was negated or if the Bus Master does not want to transmit more data in this Block Mode Cycle, then the Bus Master removes TDATA from the bus 100 ns minisum after negating TDOUT.
- The Bus Slave negates TRPLY & ns minimum after the negation of TDOUT.
- 10. The Bus Master asserts TDOUT 100 ns minimum after gating new TDATA onto the Bus and 150 ns minimum after RRPLY negates. The ovele continues with the timing relationship in 4 above.



SIGNAL AT BUS MASTER

Times are min. except where """ denotes max,



t1	-	address to T SYNC	i 50ns min	
t2	-	address hold	100ns min	
t3	*	data to T DOUT	100ns min	
t4		T DOUT to R RPLY T (drive) + T (prop) + T (receive) + T (drive) + T (prop) + T (receive)	+ T (delay) s)	
t5	-	R RPLY to T DOUT	150ns min	
t6	-	T DOUT to R RPLY		
	•	T (drive) + T (prop) + T (receive) + T (drive) + T (prop) + T (receiv	+T (colay) e)	
t7	•	R RPLY to T DOUT	150ns min	
T celi	•	t3 + t4 + t5 + t6 + t7	-since t3 < t7	MA-7960

Figure 19. DATBO Bus Cycle Timing



DEC STD 160, Section 0

17-Sep-81

4.5.3 Refresh Protocol

Dynamic random access memories require refresh at some interval. Data is stored in the form of a charged capacitance within each memory cell. The charge leaks off and must be restored periodically in what is called a refresh cycle. The Q-Bus provides a protocol for refreshing dynamic memory modules which do rot contain on-board refresh circuity.

When a refresh cycle is called for, the bus master performing the refresh asserts its TREF line a minimum of 200 ns before asserting TSYNC for the first refresh cycle.

Most dynamic memories are organized in some array of cells with, for example, 64 rows and 64 columns. A bank selected input enables/disables the entire array.

One field of the bus address (for example, DAL< 6:1>) corresponds to the row address. Another field (for example, DAL<(2:7>) corresponds to the column, and another (for example, DAL<(1:3>) to the bank.

When a memory module receives its RREF signal, it enables all its banks regardless of which bank is salested in the following address. It also disables its outputs. As each row is addressed, all cells on that row in all chips are refreshed by a process of reading the charge on the capacitor, amplifying it to a solid 1 or J, then recharging the capacitor to that value.

The bus cycle involved is the standard DATI cycle, except that the bus master need only put the row address to be refreshed on the corresponding DAL lines address time. The memory does not put data on the BDAL L lines during data time and the bus master does not input data from its RDAL lines.

The bus master may keep its TREF signal asserted throughout 64 (or whatever number of rows there are) continuous DATI/REF refresh cycles, or may do some smaller number of contiguous refresh cycles, negate TREF with the same timing as negation of TDIN, end the DATI/REF cycle normally, and later do some more.

Most dynamic ammory cells require refresh once every 2 milliseconds. Approximately 18% microseconds are required to perform 46 conciguous refresh cycles, assuming the memory does not hold up RPLY or one refresh cycle every 3% microseconds upill refresh 64 rows in 2 mild in data in the performance of the second second middle of the second second second second second second onfiguration (feifesh, as selected by jumper during system configuration) feifesh, as selected by jumper during system



4.5.4 Interrupt Protocol

The LSI-11 Bus provides a protocol by which devices on the bus can temporarily suspend (interrupt) the execution of programs by the interrupt fielding processor. A device may require service for a variety of reasons, such as device ready, operation done or detection of some error condition.

Interrupt operations can also originate from within the processor. These interrupts are called traps and have priority levels determined by the processor design. Traps are caused by programming errors. special instructions and maintenance features.

Most external interrupting devices contain an addressable control and status register (CSR) which may contain a bit to enable/disable interrupts from the device. When conditions are right for a device to interrupt the processor, it does so by asserting one or more of the interrupt request lines IRQ4, IRQ5, IRQ6, IRQ7 according to protocol explained in the following paragraphs. The interrupt fielding processor frequently checks these lines for interrupts, generally after each fetch/execute cycle.

The processor generally also has a status register called the Processor Status Word (PSW). Three bits (generally bits 7:5) in this word can be be programmed to a number from 8 to 7. Only interrupts on a level higher than the number in this field of the PSW will be serviced by the processor. Thus, the processor can lock out external interrupts by writing a 7 in this field (346 in the PSW).

Interrupt request lines remain asserted until the processor initiates service or, the device's CSR Interrupt Enable bit is reset or the bus is initialized.

Software must lock out interrupts before resetting Interrupt Enable bits in devices CSR.

4.5.4.1 Interrupt Service Cycle -

- 1. The processor, as Bus Master, begins the interrupt service cycle by asserting TDIN. Note that TSYNC is not asserted during this cycle.
- 2. On the leading edge of RDIN, each bus option capable of requesting interrupts decides whether to accept or to pass on the RIAKI signal if it's received later in the cycle. That decision must be clocked into logic which settles within 150 ns maximum.



- 3. The Processor asserts TIAKO 225 ns minimum after the assertion
- of TDIN. This assures that the reception of RIAKI will not happen untill 150 us minimum after the assertion of RDIN at the device.

The measure of interrupt latency is the time from assertion of IRQ until IACK is accepted by the interrupting device. A more comprehensive measure is the time from assertion of IRQ until completion of execution of the service routine, since interrupts can be nested.

- 4. Each Bus Option which receives the assertion of RIAKI either accepts it and becomes Bus Slave or passes it on to the next Bus option as TIAKO. Traditionally, the propagation time from BIAKI to BIAKO has been spec'd at 500 ns maximum, but 55 nSec typical.
- 5. The Bus Slave negates IRQ and asserts TRPLY @ ns minimum after the assertion of RIAKI. Note that the Bus Slave must assert TRPLY 8000 ns maximum after RDIN to avoid a Bus Timeout.
- 6. The Bus Slave gates the Interrupt Vector (TVECT) address onto the Bus 125 ns maximum after asserting TRPLY.

Because the vector is the first of a pair of addresses and because vectors are constrained to addresses between g and 777, only bits TDAL<08:02> are involved and no others should be asserted.

- 7. The Processor receives stable RVECT from 200 ns maximum after the assertion of RRPLY until 20 ns minimum after the negation of TIAKI. The 20 ns minimum represents the minimum receiver delays for RIAKI at the slave and RVECT at the master.
- 8. The Processor negates TDL: and TIAKO 200 ns minimum after the assortion of RRPLY.
- 9. The Bus Slave negates TRPLY 2 ns minimum after the negation of RTAKT.
- 10. The Bus Slave continues to gate TVECT onto the Bus for 0 ns minimum and 100 ns maximum after negating TRPLY.



4.5.4.2 Interrupt Friority Scheme - Devices decide whether or not to accept service on the rising edge of RDIN. Devices that sonitor higher priority request lines mart acting the work of the sonitor of the sonitor

Some systems are designed using devices that only assert 18(4. In such systems priority 15 determined solely on the basis of position along the day chain the child be that signal. The closer to the the device has an interrupt pending, it accepts the service and proceeds with the protocol. If the device dees not have an interrupt pending. It interview the service and the chain by pending. It interview the service and the chain by

Other systems are designed using devices that are assigned one of four priority levels. Such systems must assert and monitor IRQ lines as follows:

Interrupt Level	Lines Asserted	Lines Monitored
4	TIRO4	RIROS, RIROS
5	TIRQ4, TIRQ5	RIRQ6
6	TIRQ4, TIRQ6	RIRQ7
7	TIRQ4, TIRQ6, TIRQ7	

This second scheme provides the maximum flexibility. Systems can be constructed using processors that only monito level 4 interrupts or interrupts on all four levels. In addition, devices that only assert 1004 and do not monitor request lines can be used with devices that monitor higher priority request lines, as long as they are placed after them in the daisy chain.





Figure 11. Interrupt Transaction Timing

4.5.5 EVENT and BPOK Protocol

One special class of interrupt on the LSI-11 Bus is incurred when the BXDWT classing is asserted or the BOOK H signal is negated. These sectors are also as a sector of the sector sector assesses that only one device in the system will assert these bus signal lines. It therefore does not go through the protocol for reading in the interrupt vector. It fail and proceeds as usual, to handle the interrupt.

4.5.6 HALT PROTOCOL

Assertion of the BBALT L line can be considered an interrupt to the processor. However, no interrupt vector is involved. The processor simply proceeds to its halt state as described in the processor handbook. The processor does not assert the BHALT L bus line when it comes to a programmed MALT.



DEC STD 160. Section 0

5 ENVIRONMENTAL REQUIREMENTS

The Q-Bus, including all drivers, receivers, terminators, cables and pover supplies must operate as specified over the worst case ranges (i.e., Class C) for devices enclosed in a box that is enclosed in a cabinet as specified in the following Digital Standards:

DEC STD 102	Environmental Standard For Computers and Peripherals
DEC STD 103 (proposed)	Electromagnetic Compatibility (EMC) Hardware Design Requirements
DEC STD 122	AC Power Line Standard

6 FUNCTIONAL DESCRIPTIONS OF BUS SIGNALS

Bus Pin	Signal Mnemonic	Signal Function
AA1	BIRQ5 L	Interrapt Request priority level 5
AB1	BIROG L	Interrupt Request priority level 6
AC1	BDAL16 L	Address line 16 during addressing protocol; parity control line during data transfer protocol.
AD1	BDAL17 L	Address line 17 during addressing protocol; parity control line during data transfer protocol.
AE1	SSPARE1 alter- nate +5B 	Special aparebc assigned or bussed in Digital cable or backplane assaulties, available for user connection. Optionally, this pin may be used for +5V battery (+58) backup over to keep critical circuits alive during power failures. A jumper is required on LS-11 bus options to open (disconnect) the +58 circuit in systems that use this line as SDAREL.
AF1	SSPARE2 SRUN	Special sparenot assigned or bussed in Digital cable or backplane assemblies; available for user interConnection. In the highest priority device slot, the processor may use this pin for a signal to indicate its RNN state.



DEC STD 168, Section 0 17-Sep-81

Bus Pin	Signal Mnemonic	Signal Function
AH1	ISSPARE 3	Special sparenot assigned nor bussed in Digital cable or backplane assemblies; available for user interconnection.
AJ1	GND	GroundSystem signal and dc return.
AK1 AL1	MSPAREA MSPAREB	Maintenance SpareNormally connected together on the backplane at each option location (not a slot-to-slot bussed connection).
AM1	GND	GroundSystem signal and dc return.
AN1	BDMRL	Direct Memory Access (DMA) Requestdevice asserts this signal to request bus mastership.
AP1	BHALT L	Processor HaltWhen BHALT L is asserted, the processor responds by going into its halt state (generally console ODT mode.)
AR1	BREPL	Memory refreshused during refresh protocol to override memory bank selection decoding and cause all banks to be selected.
		Asserted or negated with BRPLY L by Block Mode Slave Devices to indicate to the Bus Master if the slave can accept another Block Mode DIN or DOUT transfer.
ASI	+5B or +12B battery 	12 or +5 V do battery backup power to keep critical circuits alive during power failures. This signal is not bussed to BSI in all Digital backplanes. A jumper is required on all LSI-11 Bus options to open (disconnect) the backup circuit from the bus in systems that use this line at the alternate voltage.
AT1	GND	GroundSystems signal and dc return.
AU1	PSPARE1	Power spare 1 (not assigned a function; not recommende for use). If a backplane is bussing -12 V (on pin 882) and a module is accidentally inserted upsidedown in the backplane, -12 V dc appears on pin AUL. If AUL is unused on the module, no damage will occur.
AV1	+58	+5 V Battery Backup Powerto keep critical circuits alive during power failures.



DEC STD 168, Section 8

Bus Pin	Signal Mnemonic	Signal Function
BA1	BDCOK H	DC Power OK-Power supply generated signal that is asserted when there is sufficient dc voltage available to sustain reliable system operation. Part of Power up and Power down protocol and Boot protocol.
881	врок н	AC Power OK—Asserted by the power supply when primary power is normal. When negated during processor operation, a power fail tra, sequence is initiated. Part of Power up and Power down protocol
BC1	SSPARE 4 BDAL 18L	Special spares <7:4> in older (per 122-Bus) LSI-11 Bus Systems. Not assigned nor bussed in Non Q22-Bus cable and backp`ine assemblies.
BD1	SSPARE 5 BDAL 19L	Address Lines <21:18> Bussed in Q22-Bus Backplane and Cable assemblies.
BE1	SSPARE 6	CAUTION: These pins may have been used as test points in some Digital or customer options. These options must be need find or derivated
8F1	SSPARE 7	incompatible with Q22-Bus backplanes.
BH1	SSPARE 8	Special Spare - Not assigned nor bussed in Digital cable or backplane assemblies available for user interconnection.
BJ1	GND	GroundSystem signal and dc return.
BK1 BL1	MSPAREB MSPAREB	Maintenance SparesNormally connected together on the backplane at each option location (not a slot to slot bussed connection).
BM 1	GND	GroundSystem signal and dc return.
BN1	BSACK L	This signal is asserted by a DNA device in reponse to the processor's BDMGO L signal, indicating that the DNA device is accepting bus mastership. Device remains bus master until it negates BSACK L.
BP1	BIRQ 7 L	Interrupt request priority level 7.



DEC STD 168, Section #

Bus Pin	Signal	Signal Function
BR1	BEVNT L	External Event Interrupt Request—The processor latches the laading edge and arbitrates as an interrupt. A typical use of this signal is a line time clock interrupt.
BS1	+12B	+12 V dc battery backup power (not bussed to AS1 in all Digital backplanes)
BT1	GND	Groundsystem signal and dc return.
BU1	PSPARE2	Power spare 2 (not assigned a function, not recommende for use). If a backplane is bussing -12V (on pin AB2) and a module is accidently inserted upsidedown in the backplane, -12 Vd cappears on pin BUI. If BUI is unused on the module, no damage will occur.
BV1	+5	+5 V powerNormal +5 V dc system power
AA 2	+5	+5 V powerNormal +5 V dc system power
AB 2	-12	-12 V Power12 V dc (optional) power for devices requiring this voltage.
AC2	GND	GroundSystem signal and dc return.
AD2	+12	+12 V Power Normal +12 V dc system power
AE 2	BDOUT L	Data OutputBDOUT, when asserted, implies that valid data is available on BDAL (15:8) L and that an output transfer, with respect to the bus master device, is taking place. BOOUT L is de-skewed with respect to data on the bus.
AF2	BRPLY L	ReplyBREVX L is asserted in reponse to BONK L or BDOWT hand during IAK transaction. It is generated by a slave device to indicate that it will place its' data on the BALK bus or that it will accept data from the bus, according to the appropriate protocol.



DEC STD 168, Section #

17-Sep-81

Bus Pin	Signal Mnemonic	Signal Function
AH2	BDIN L	Data InputBDIN L is used for two types of bus operation:
	1	 When asserted during BSYNC L time, BDIN L implies an input transfer with respect to the current bus master and requires a response (BRPLY L) from the addressed slave.
		 The interrupt fielding processor initiates interrupt service by asserting TDIN L followed by TIACK L.
AJ2	BSYNC L	SynchronizeBSYNC L is asserted by the bus master device to Indicate that it has placed an address on the bus. The transfer is in process until BSYNC L is negated. In block mode BSYNC L remains asserted until the last transfer cycle is completed.
AK2	BWTST L	Write/ByteBWTBT L is used in two ways to control a bus cycle:
		 It is asserted during the address portion of a cycle to indicate that an output cycle is to follow (DATO, DATOB, DATBO) rather than an input cycle.
		 It is asserted during the Data portion of a DATO8 or DATIOB bus cycle, to indicate a byte rather than a word transfer is to take place.
AL2	BIRQ4 L	Interrupt request priority level 4.
AM2 AN2	BIAKI L BIAKO L	Interrupt acknowledge-In accordance with interrupt protocol, the processor asserts BJNO L to acknowledge an interrupt. The bus transmits this to BJNKI Log the next priority device (electrically closest to the processor). This device accepts the Interrupt Acknowledge under two conditions:
		 The device requested the bus by asserting an interrupt, BIRQX L.
		and
		 The device had the high st priority interrupt request on the bus at the time of the preceeding BDIM L assertion.



DEC STD 168, Section 9 17-Sep-81

Bus Pin	Signal Mnemonic	Signal Function
		If both of these conditions are not met, the device asserts BJARO L to the next device on the bus. This device with the highest interrupt priority receives the Interrupt Acknowledge (IAX) signal and proceeds with Interrupt Protocol.
AP2	BBS7 L	Bank 7 select-when the Bas Mester source TADDN. It assert this simple to reference the //opege (including that portion of the 1/o page reserved for nonexistant memory). The address on BBAC (2100 L twen BBST Liss asserted is the address within the 1/o page. During the first data cruster while law that there will be subsequent transfer to be absequent transf
AR2 AS2	BDMGI L BDMGO L	Direct smeary access grant—The bus arbitrator asserts this signal to grant bus asstership to a requesting device, according to bus asstership protocal. The formal second second second second second second priority device ('actically closest device on the bas). This devices accepts the grant only [16]. If not, the device masses the grant (asserts BUMCO L) to the next device on the bas. This process continues asserting BACK Lifter BRFLY and BSFMC Lare both asserting BACK Lifter BRFLY and BSFMC Lare both
AT2	BINIT L	InitializeThis signal is used for system reset. All devices on the bus are to return to a known, initial state; i.e., registers are reset to zero, all Bus drivers are diabled and logic is reset to state d, ready to be addressed for operations. Exceptions should be completely documented in programming and engineering specifications for the device.
AU2	BDALØ L	Data/address line 00. Specifies high or low byte during address for DATOB and DATIOB cycles.
AV2	BDAL1 L	Data/address line Ø1.
BA2	+5	+5 V dc power.



DEC STD 168, Section 8

Bus Pin	Signal Mnemonic	Signal Function
BB 2	-12	-12 V dc power (optional, not required for DIGITAL LSI-ll or Fl1 hardware options).
BC 2	GND	Power supply return.
BD2	+12	+12 V dc power.
BE2	BDAL2 L	Data/address line #2.
BF2	BDAL3 L	Data/address line 03.
BH2	BDAL4 L	Data/address line 04.
BJ2	BDALS L	Data/address line 25.
BK2	BDAL6 L	Data/address line 36.
BL2	BDAL7 L	Data/address line 07.
BM2	BDAL8 L	Data/address line 38.
BN2	BDAL9 L	Data/address line 09.
BP2	BDAL10 L	Data/address line 10.
BR2	BDAL11 L	Data/address line 11.
BS 2	BDAL12 L	Data/address line 12.
BT2	BDAL13 L	Data/address line 13.
BU2	BDAL14 L	Data/address line 14.
BV2	BDAL15 L	Data/address line 15.
	1	
	i i	
	i i	



APPENDIX A

022-BUS PARITY

Note

The bus parity protocol described in this Appendix is an optional extension to the C-Bus specification. Devices that use this protocol are compatible with devices that do not use it. Bus parity checks occur only if both the master and slave have implemented bus parity.

Pus parity provides single bit parity on address transfers and byte parity on data transfers. Farity information for both address and data is transferred during data cycles on the four most significant data/address lines. The bus master checks parity during data in transfers; the bus slave checks parity during data out transfers.

A.1 BUS PARITY PROTOCOL

Bus parity is checked for both address and data cycles during DiTI, DTG, and CMTI transactions. Fus parity is also checked during interrout vector fetches and block node DATBI and DATBC transactions. For all transactions encount wector fetches, bus parity for all transactions encount we wector fetches, bus parity BDAC2-18 when data is gated onto FTAL1s-FT. Bus parity on the address is calculated by both bus master and bus shave during the address cycle and the two results are compared during the data cycle(s). For interrupt vector fetches, bus parity information is gated onto STAL21-19 while the interrupt vector is gated onto gated, onto STAL21-19 while the interrupt vector is no address parity.

A.2 BUS PARITY DURING DATI TRANSACTIONS

A LATI transaction consists of an address cycle followed by a single "data in cycle. During the address cycle, the bus nester gates a .2-bit address onto RLN21-07, asserting RAS" for L/O Page references. Ech master and slaw devices calculate odd parity on ELX21-07 and BBST. Insever, during L/O Page references, both slawe and master reporter BLN1-10 and CPLA to have a start of the slaw and master reporter BLN1-10 and CPLA to have a start of the slaw and master and gates the following bus parity information onto FTA121-07.



CS160-010

- Page 62
- BDAL2 Bus Parity On. The bus slave asserts this bit if it supports bus parity.
- BDAL20 Data HB Parity. The bus slave calculates odd parity for BDAL15-08 and gates it onto this line.
- BDAL19 Data LB Parity. The bus slave calculates odd parity for BDAL07-00 and gates it onto this line.
- BDAL18 Address Parity. The bus slave gates onto this line the odd parity it calculated during the address cycle.

The bus master checks bus parity for the high and low data bytes and compares the slaves address parity bit with its own address parity bit. When a bus parity error is detected, the bus master would typically hait operation and interrupt the CPU. Flure A-1 shows a typical DATI transaction with bus parity. Bus signal timing is the same as for the DATI transaction described in subhead 4.5.4.1.



Figure A-1. DATI Timing Diagram at Master (with Parity)



DEC STD 150, Section Ø

A.3 BUS PARITY DURING DATO TRANSACTIONS

A PATO transaction consists of an address cycle followed by a simple data out cycle. During the address cycle, the bus matter pates a base out cycle. During the address cycle, the bus matter pates a sont his master and slaws devices calculate odd parity on FDATJ=09 and R837. Moweer, during 1/0 Page references, both slawre and Tater ignore BTATJ=13 and calculate parity as If chose bits were all pates in the master and slaws between the state of the state of the resonance of the state of the state of the state of the state ignore BTATJ=13 and calculate parity as If chose bits were all pates that makes are following bus berity information on the FTATJ=17:

- BDAL21 Bus parity on. The bus master asserts this bit if it supports bus parity.
- BDAL20 Data HB Parity. The bus master calculates odd parity for BDAL15-09 and gates it onto this line.
- BDAL19 Data LB Parity. The bus master calculates odd parity for BDAL07-00 and gates it onto this line.
- BDAL18 Address Parity. The bus master gates onto this line the odd parity it calculated during the address cycle.

The slave device checks parity for the high and low data bytes and for the address. Figure A-2 shows a typical PATC transaction with bus parity. Bus signal timirg relationships are the same as for a PATC described in subhead 4.5, 4.2.



digital

A.4 BUS PARITY DURING DATIO TRANSACTIONS

A DATIO transaction consists of an address cycle followed first by a data in cycle and then by a data out cycle. During the address cycle, the bus master gated a 22-bit address onto BDAL21-00, asserting BBS7 for I/O Page references. Both master and slave devices calculate odd parity on BDAL21-00 and BBS7. However, during J/O Page references, both slave and master ignore BDAL21-13 and calculate parity as if those bits were all zeros. During the data in cycle, the bus slave gates parity information onto BDAL21-18 and data onto BDAL15-00. This bus parity information is identical to that listed in subhead A.2 for DATI cycles.

The bus master checks bus parity for the high and low data bytes and compares the slaves address parity bit with its own address parity bit. When a bus parity error is detected, the bus master would typically halt operation and interrupt the CPJ.

During the data out cycle, the bus master gates data onto BDAL15-00, and gates bus parity information onto BDAL21-18. This bus parity information is identical to that listed in subhead A.3 for DATO cycles.

The bus slave checks parity for high and low data bytes and address.

A.5 BUS PARITY DURING DATBI TRANSACTIONS

A DATBI transaction consists of an address cycle followed by two or more Data In cycles. The bus protocol procedure is identical to that described in subhead A.2 for DATI transactions. During each data in cycle, the bus slave gates bus parity information onto BDAL21-18. The bus master checks both address and data parity for the first cycle. The bus slave provides the address parity bit for succeeding cycles as well, but the bus master may, at its option, ignore it and check only data parity.

A.6 BUS PARITY DURING DATBO TRANSACTIONS

A DATBO transaction consists of an address cycle followed by two or more Data Out cycles. The bus protocol procedure is identical to that described in subhead A.3 for DATO transactions. During each data out cycle, the bus master gates bus parity information onto BDAL21-18. The bus master provides the address parity bits for succeeding cycles as well, but the bus slave may, at its option, ignore it and check only data parity.



A.7 BUS PARITY DURING INTERRUPT VECTOR FETCHES

An interrupt vector fetch consists of a modified data in cycle. The DIN signal causes each multi-level interrupt device to examine the bus request lines and to determine whether a higher priority device has requested an interrupt. The first device which did not detect a higher priority level responds to the BIAK signal, gates its vector BAK121-09: BAK13-48 and gates the following information onto

- BDAL21 Bus Parity On. The bus slave asserts this bit if it supports bus parity.
- BDAL20 Data HB Parity. The bus slave calculates odd parity for BDAL15-08 and gates it onto this line.
- BDAL19 Data LB Parity. The bus slave calculates odd parity for BDAL07-00 and gates it onto this line.

The processor checks bus parity for the high and low data bytes. When a bus parity error is detected, the bus master would typically halt operation and interrupt the CPU. Figure A-3 shows a typical interrupt request with parity. All the tising relationships are the same as for an interrupt request described in subhead 4.5.6.

A.8 POTENTIAL RESPONSES TO PARITY ERRORS

The master and slave response to bus parity errors has implications for system software as well as for system hordware. During "data in the supports bus parity, should set an error bit, halt operation, and interrupt the CPU. If the CPU that supports bus parity is bus master, it should halt second to the supports bus parity is bus master.

When the slave detects a parity error, BRPLY is suppressed if a bur parity error is detected. If a DMA device is bus master, it would halt operation, set a non-evistant semory indication, and interrupp the CPU. If the CPU is bus master, it would trap to non-wistant trap location, when a bus parity error is detected during "data in" cycles.





Figure A-3. Interrupt Request Timing Diagram at Slave (with Parity)



DEC STANDARD 160 SEC. 1 REV. A

HISTORY OF LSI-11 BUS

TITLE: LSI-11 BUS SPECIFICATION - HISTORY OF THE LSI-11 BUS

ABSTRACT: This section of DEC STD 168 describes earlier versions of the LSI-11 Bus for historical reference. It is not a design specification.

FCR INTERNAL USE ONLY

DATE	ECO 🛊	ORIGINATOR	APPROVED	REV
17-Sep-81		Bill Newton	Eng. Comm. Carl Noelke, Sec'y Court Nor	Lalie

Document	Iden	tif:	ler
----------	------	------	-----

Size	Code	Number	Rev
A	DS	EL00160-01-0	Α



digital

17-Sep-81

SECTION 1 - HISTORY OF THE LSI-11 BUS

TABLE OF CONTENTS/REVISION STATUS

Subhead	Title	Revision	Page
	Title Page	17-Sep-81	1-1
	TABLE OF CONCENCE/REVISION SCACUS	1/-Sep-81	1-2
1.	INTRODUCTION	17-Sep-81	1-3
1.1	FORPOSE	17-Sep-81	1-3
1 2	DECONSTRUCTORES	17-Sep-01	1-3
1.4	REFERENCED STANDARDS	17-Sep-81	1-3
2	BUS_SIGNALS	17-Sep-81	1-3
2.1	PHYSICAL OVERVIEW	17-Sep-81	1-3
2.2	BUS TRANSACTIONS OVERVIEW	17-Sep-81	1-3
2.3	SIGNALS AND PINS	17-Sep-81	1+4
3	BOOT PROTOCOL	17-Sep-81	1-7
4	WAKE UP CIRCUIT	17-Sep-81	1-8
5	ELECTRICAL CHARACTERISTICS	17-Sep-81	1-8
5.1	BACKPLANE EXCEPTION	17-Sep-81	1-8
5.2	TTL BUS	17-Se -81	1-9
5.3	DEVIATIONS FROM 120 CABLE	17-Sep-81	1-9
5.4	DRIVERS AND RECEIVERS SPECIFICATIONS EXCEPTION	17-Sep-81	1-9
6	CONFIGURATION OF BUS OPTION	17-Sep-81	1-18
7	POWER DISTRIBUTION, REGULATION AND		
	BACK-UP	17-Sep-81	1-14
8	INTERRUPT AND TRAP VECTORS	17-Sep-81	1-19
9	DEVICE ADDRESS ASSIGNMENTS	17-Sep-81	1-21
DEC STD 160, Section 1

17-Sep-81

1 INTRODUCTION

The LSI-11 Bus has envolved from 16 and 18 bit bus address versions to the current version that is specified in Section θ of this standard.

1.1 PURPOSE

The purpose of this section of the standard is to document the earlier versions of the LSI-11 Bus for reference purposes. It is not intended to be a specification for new product design. Bowever, it could be useful if a new product design requirement includes backward compatibility with older USI-11 Bus devices.

1.2 SCOPE

This section applies only to out-of-date versions of the LSI-11 Bus. The scope is limited to describing the major differences between older versions and the current LSI-11 Bus that is described in Section 0.

1.3 RESPONSIBILITIES

Refer to Section 0, subhead 1.3.

1.4 REFERENCED STANDARD

Refer to Section Ø, subhead 1.4.

2 BUS SIGNALS

2.1 PHYSICAL OVERVIEW

The earlier versions of the LSI-11 Bus included only 38 signal lines (instead of the 42 signal lines currently inclued). The signal line functions are summarized in Table 1.

2.2 BUS TRANSACTIONS OVERVIEW

Refer to Section 0, subhead 2.2.



Qty	Functions	Bus Signal Mnemonic
16	Data and address lines	BDAL <15:00> L
2	Memory parity or address lines	BDAL <17:16> L
6	Address and data/Transfer control lines	BSYNC L, BDIN L, BDOUT L, BWTBT L, BBS7 L, BRPLY L
3	Direct memory access control lines	BDMGI L, BDMGO L, BSACK L
5	Interrupt control lines	BIRQ4 L, BIRQ7 L, BIAKI L, BIAKO L
6	System control lines	BPOK H, BDCOK H, BINIT L, BREF L, BHALT L, BEVNT L

Table 1. Summary of Signal Line Functions

2.2.1 Power Down Protocol Exception

During a power down sequency BPOK H is used to indicate that power is about to fail and BDCOK H is going to be negated. Some older CPU's perform fast DIN's to monitor bus signals during the time between BPOK H negation and BDCOK H negation. Upon the negation of BDCOK H. BINIT L is generated which will cause a initilization of the bus during a data transfer (DIN). Some non-volatile memories will not tolerate this, resulting in memory data alterations. One such CPU is the PDP 11/03. User's should beware of the consequences of performing a power down sequence with this processor.

2.2.2 DATO Protocol Exception

Some Digital microprocessors perform don't care DATIS before a DATO (or a DATIO) during every DATO. Designers should be aware of this when designing new bus options.

2.3 STGNALS AND PINS

The signals and their pin assignments for earlier versions of the LSI-11 Bus are listed in Table 2.



3 BOOT PROTOCOL

Some systems may require fast initialization or restart of the system software without going through a power down and up again. This is provided by the boot protocol and selection of processor. A power up mode that causes the processor to execute a small program out of ROM, (sometimes called a bootstrap program) is used to initialize the software system.

The boot protocol is followed to negate the BDCOK H signal long enough for the processor to reset itself and assert BINIT L. See Figure 1.

All times are in hanoseconds except where specified otherwise. All times are minimum where there is no #sign.	
врок н	^
восок н 10н4	
DC POWER	A
11 Otherste on width of BDCOX H subs	
KEY: mmmili	
4777-070	
6*hano	
and the second s	
"I-note I	
Nerregeted	
A" amonted	
	MA. 1979 .

Figure 1. Boot Timing Diagram

BDCOK H should be negated for a minimum of 100 nanoseconds, maximum of 10 microseconds.

The BINIT L signal will be generated by the controlling processor in the same way as described in the power up and power down protocols.

It should be clear from the care taken in the power down protocol that activation of the boot protocol (usually done by human intervention) is risky business. Mechanical devices in operation when the switch is pressed may malfunction. To date, no Digital devices have been designed to self destruct on Boot, but the potential is there. System designers and mechanical device designers must be aware, and design their devices to respond properly to power up, power down, initialize and boot protocols. Boot protocol is similar to a false start, except that BPOK H and DC POWER remain high, and BDCOK H is negated for a maximum of 10 microseconds instead of a minimum of 3 milliseconds. Boot protocol might better be named START or better yet, RESTART protocol.



DEC STD 160, Section 1

4 WAKE UP CIRCUIT

Some of Digital's processors have an option called a wake up circuit. This circuit enotices +5 V can holds the BOOK H line negated until approximately lifetonistic from the BOOK H line negated until used in very wall systems where the system owner is aware of the consequences and is certain that no device in that system requires the power op procesol. O Hous systems with non-Digital power applies that do not generate BOOK H at all vill also be alsing the power down information. Noss of core memory data, sets of attacts

5 ELECTRICAL CHARACTERISTICS

5.1 BACKPLANE EXCEPTION

Early LSI-11 Bus backplanes that do not meet the ideal 120-ohm quideline are listed below:

Backplane	Characteristic Impedance
89273	43 ohms, (.055 mh, 30 pF)
H9281	76 ohms, (.055 uh, 9.5 pF)
DDV11B	45 ohms, (.200 uh, 70 pP)
H927Ø	50 ohms, (0.12 uh, 52 pF)
*Ideal	120 ohms, (0.12 uh, 8 pF)

5.2 TTL BUS

It is possible to construct a very small system using TTL. This would be a one-backplane system, with the etch conductors as short as possible (10 inches, maximum). Not more than three open-collector TTL drivers and three TTL receivers are allowed, per signal line. The open-collector is not Digital O-Bus CPUs, may be used as the open-collector driver puil-up.

This type of system is essentially a user-designed system. It is not recommended nor is the reliability guaranteed.



5.3 DEVIATIONS FROM 129-OHM CABLE

128-ohm cables are expensive and physically difficult to terminate. For example, the BCVIIA and BCVIIB cables use a cable that is nominally 128 ohm \pm 28, but is actually 178-ohms for center conductors and 210 ohms for outside conductors.

5.4 DRIVERS AND RECEIVERS SPECIFICATIONS EXCEPTION

5.4.1 Receiver Input Voltage

High Level Input Voltaçe

1.53 V minimum @ Vcc = 4.75 V 1.61 V minimum @ Vcc = 5.00 V 1.70 V minimum @ Vcc = 5.25 V

Low Level Input Voltage

1.30 V maximum @ Vcc = 4.75 V 1.38 V maximum @ Vcc = 5.00 V 1.47 V maximum @ Vcc = 5.25 V

5.4.2 Driver Output Voltage

.08 V maximum 0 70 ma .05 V maximum 0 16 ma

Drivers and receivers to meet the nearly ideal specification have mever been available. However, they are currently being resultated in Computer Barlmanning and the second state of the second state of the second second second second second second second second devices with equivalent specifications as described above, are the preferred bus interface. Subject to availability, cost, and the need of bus defines, the next transcriver should be used for all nex of bus defines.



CONFIGURATION OF BUS OPTIONS

The position of each option within the interrupt acknowledge and bus mastership grant daisy chains, with respect to the controlling and interrupt fielding processor, has influence on total system performance. Selection of interrupt request level also influences total system performance because of the priority schemes previously described.

In this context, system performance can be viewed as a waiting line problem. (i.e., How long will you have to wait in line at a McConald's hamburger stand before getting service?)

System performance will depend more on some devices being able to get service than on others. These devices must be placed at a higher priority than those that can afford to wait longer to receive service.

How does the system designer decide where to place each device in his system? Most systems are lightly loaded, having only one or at most two DMA devices and two or three interrupting devices. In these systems, it is probably no concern at all, but in busy systems, it becomes an interesting and complex problem.

One approach the system designer may take is to tabulate the pertinent parameters as shown in Table 3.

Note, there are some mutually exclusive options in Table 3 that would not exist in a real system.

Note

The numbers in Table 3 are not necessarily correct and are provided only for illustration.



Finally he may assume that all feasible DMR's and IRO's are up together and go through the exerc'se again, re-arranging and re-trying until no slack times are violated.

If CPU refresh is being used, the problem is somewhat more complicated. The designer may consider the CPU as a DMR that must be serviced between all others until 64 refreshes have occurred.

This technique is not foolproof. Many more sophisticated techniques of "Scheduling/Waiting Line/Queuing Theory" can be used as well as probably some much simpler techniques. This section is offered as a starting point in case it might help some system designers.

A good reference is Chapter 7 and the supplement in Production and Operations Management by Chase and Aquillano 1977 edition.

There are some other considerations to be taken into account when configuring options.

The LSI-11 processors use a 4-phase clock to run the microprocessor. External signals are generally clocked into the microprocessor on phase 3. If a device is just asserting or negating a signal (for example, RPLY) as phase 3 is about to occur, it may get caught if the device is close to the CPU and missed if the device is far away (further down the bus). If it is missed, it will get caught on the next phase 3, which means a delay of 383 ns (LSI-11 microcycle time) or perhaps many cycles depending on what is happening. For this reason LSI-11 systems tend to be configured as follows:

CPU Memory fastest DMA Slowest DMA Fastest Level 7 Slowest Level 7 Fastest Level 6 Slowest Level 6 Fastest Level 5 Slowest Level 5 Fastest Level 4 Slowest Level 4 Fastest Program Transfer Slowest Program Transfer



In Fll systems, the processor stops its clock while waiting for many events, and some signals are strobed in by a 65 microsecond clock so that the effect is much less evident but the principle (configure fastest to slowest) still has some merit.

Obviously, the importance of real time data from certain devices, how frequently certain devices need the bus, and what else can possibly be going on in an operating system when a device needs service will have some impact on system design. After all these considerations, one must then check totals of ac and dc loading, distribution of loads, and power drain.

From the above considerations, it can be seen that system design for maximum performance is no easy task in large systems. Benchmarks can be used as a measure of success.

7 POWER DISTRIBUTION, REGULATION AND BACK-UP

Power is supplied to the Q-Bus backplanes from one or more power supplies, generally via cables and terminal strips. Power and power return must not be passed from backplane to backplane in or near the same cables as the LSI-11 Bus signals and their returns.

It is preferrable to have a separate power supply for each backplane, with power cables no longer than three feet. Signal return paths between backplanes will provide common low signal reference. Maximum composite signal return path resistance, near end to far end is 50 milliohms.

Each bus interface slot has connector pins assigned for the following dc voltages;

- +5 V dc: Three pins, AA2, BA2, BU1: 1.5 A maximum per pin
- +12 V dc: Two pins, AD2, BD2; 1.5 A maximum per pin
- -12 V dc: Two pins, AB2, BB2; 1.5 A maximum per pin
- Eight pins, AC2, AJ1, AM1, AT1, BC2, BJ1, BM1, BT1; CND · 1.5 A maximum per pin
- +12 VB: Two pins, AS1, BS1: 1.5 A Maximum per pin Battery Backup
- +5 VB: One pin, two alternates, AV1, [AE1, AS1 alternates when not in Battery Backup use in the system as a special spare (AE1) or 12 B (AS1)]; 1.5 A maximum per pin.



Power is transmitted to each interface s'ot by etch or wire from the backplane terminal strip. Backplanes must be constructed with the minimum current carrying capabilities listed in Table 5.

	Backplane Interface Slots		
Voltage	8	12	18
+5 V	18 A	27 A	30.5 A
+12 V	9 A	13.5 A	28.25 A
-12 V	4 A	6 A	9 A
GND	2Ø A	30 A	45 A
+5 B	12 A	18 A	27 A
+12 B	6 A	9 A	13.5 A

Table 5. Backplane Current-Carrying Capacity Minimum Specifications

The power supply, cabling from the power supplies to the backplane terminals strips and wiring from the terminal strips to the interfaces slots must be of adequate quality to provide the following at no load, full load, high line and low line in DEC STD 103 (proposed) class C environment.

- +5 V dc + 5%: Maximum ripple 100 MV pp: maximum high frequency noise assuming adequate bypass on load modules 100 MV.
- +12 V dc + 3%: Maximum ripple 200 MV pp; maximum high frequency noise assuming adequate bypass on load modules 1 AA MV.
- -12 V dc + 3%: Maximum ripple 200 MV pp; maximum high frequency noise assuming adequate bypass on load modules LAG MV.

When power is failing and a battery back-up unit is switched in to keep critical circuits alive through the special battery backup (BB) pins provided, the back-up units must meet the same regulation specifications as the appropriate normal voltage. These specifications must apply throughout the transition normal-to-BB and BB-to-normal. In addition, when the transition occurs, no Q-bus signals or other interfaces should be affected (i.e. glitches or crosstalk created by transition).



8 INTERRUPT AND TRAP VECTORS (Cont'd)

289 LANIA LAVII, LFVII 284 RS84/FFII, fixed head disk LAVII, LFVII 284 RS84/FFII, fixed head disk RS84/FFII, fixed head disk 284 RS84/FFII, fixed head disk RS84/FFII, fixed head disk 284 RS84/FFII, fixed head disk RS84/FFII, fixed head disk 285 RS84/FFII, disk RS84/FFII, disk 284 TUIG/FRIJ, Gad reader RS84/FFII, disk 285 TUIG/FRIJ, Gad reader RS84/FFII 286 PRR0, program interrupt FTS (optional) 286 RS84/FFII disk peck RS84/FFII disk peck 286 TBII, casdette disk RXVII 286 User reserved User reserved 286 GSatt of floating vectors) User reserved 287 User reserved GW/II-A 488 ADVII-A 444 484 GW/II-A 485 GW/II-A 486 GW/II-A	Vector	Unibus	LSI-11 Bus
284 RSSA/RF11, fixed head disk 284 RSSA/RF11, disk 218 RC11, disk 218 RC11, disk 219 RC11, disk 214 TUIS/RSPA 215 RC11, disk 216 RC11, disk 217 TUSL1, disk 218 TUIS/RSPA 219 RSSA/RSPA 210 FIRG, program interrupt 1 request (1)/85) 226 RSSA/RSPA 227 User reserved 228 User reserved 229 ISSAR of Clasting vectors) 230 ISSAR of Clasting vectors)	209	LP11/LS11, line printer: LA180	LAV11, LPV11
218 RC11, disk 214 TC11, DCCape 223 RV14/713 224 TC11, DCCape 225 RV14/713 226 C01-C01-C01, correl or eader 227 UCC11/413/143 228 C01-C01-C01, correlater 229 C01-C01-C01, correlater 230 Ring-point error 244 Floating-point error 254 Robary sanagement 254 Ring-point error 256 RX11, Cloppy disk 254 Rist of floating vectors) 254 Satt of floating vectors) 254 Lost of floating vectors) 254 Lost of floating vectors)	284	RS#4/RF11, fixed head disk	
214 TCll, DECtape RKV11 228 RK1, disk RKV11 238 TCll, Gistal, contrestic tape RKV11 239 TCll, Gistal, contrester RKV11 239 FR1, digital control sub- system RKV11 244 FRG, program interrupt RKV11 258 Mesory analogement RSV11 254 RSV11 digital control sub- system RSV11 256 Mesory analogement RSV11 257 User reserved RSV11 258 RSV11 digital point error FIS (optional) 259 Mesory analogement RSV11 250 RSV1 digital point error RSV11 276 User reserved User reserved 278 User reserved NDV11-A 244 Isv1 digital point RSV1 245 Isv1 digit	210	RC11, disk	
228 RK11, disk RKV11 228 T016/PM1/CR11, sequence RKV11 234 UDC11, digital control sub- system FIRQ, program (interrupt) 248 FRQ, program (interrupt) 249 FiRQ, program (interrupt) 244 Fisching-point error 255 RRQM, program (interrupt) 256 RRQM, program (interrupt) 257 RRQM, program (interrupt) 258 RRQM, program (interrupt) 259 RRQM, program (interrupt) 264 Fisching-point error 277 User reserved 264 RXII, floppy disk 277 User reserved 264 Istrict of floating vectors) 278 Istrict of floating vectors) 279 User reserved 280 Istrict of floating vectors)	214	TC11, DECtape	1
224 TUIS/TMIL/TSB, asgnetic tape 234 UDI-TAIL-TRL, eck reader 234 UDI-TAIL-TRL, eck reader 234 UDI-TAIL-TRL, eck reader 234 UDI-TAIL-TRL, eck reader 234 PIRO, program interviet request (11/45) Fis (optional) 234 Floating-point foor 234 Floating-point foor 235 RF84/FPII disk peck 236 TRIL, Clopey disk 2374 User reserved 236 Float of floating vectors) 2374 User reserved 238 ISurt of floating vectors) 234 ISUIL-A 235 Float floating vectors)	220	RK11, disk	RKV11
230 CD11-CR11-CR11, cofd reader 240 UCL1, digital control sub- presention of the property of the proper	224	TU16/TM11/TS03, magnetic tape	1
234 UUC11, digital control sub- avation corran interrupt 249 request. (11/45); request. (11/45); 234 Floating-point error 254 Floating-point error FIS (optional) 255 Meany sandagement FIS 256 TAIL, cassette FIS 264 Rill, floating vectors) User reserved 274 User reserved User reserved 286 (Sart of floating vectors)	230	CD11-CM11-CR11, card reader	í l
aystem aystem 244 FRG, program interrupt reduces [1]/161 roor 254 Memory management 254 Memory management 256 Memory management 257 This casette 268 This casette 279 User reserved 274 User reserved	234	UDC11, digital control sub-	
248 FR0, program interrupt 1 request (1)/45) 250 Memory management 251 R980/FP11 disk pack 256 FR1, casactic ask 257 User reserved 258 Issue of floating vectors) 279 User reserved 270 Issue of floating vectors) 271 Issue of floating vectors)		system	
requise: (11/45) Floating-point server Fis (optional) Fis (240	PIRO, program interrupt	
244 Floating-point error FIS (optional) 256 Meacy sanagement 1000/FPII disk pack FIS (optional) 257 Meacy sanagement 1000/FPII disk pack FIXUI 278 Visit oppy disk FIXVII 279 User reserved User reserved 380 (Start of floating vectors) User reserved 374 ADVII-A 414 414 Iser reserved FIS (optional) 424 Kather floating vectors) FIS (optional) 425 Kather floating vectors) FIS (optional)		request (11/45)	
259 Meancy sanagement 254 Real-problematic 254 Real-problematic 254 RNL1 254 RNL1 264 RNL1 264 RNL1 276 User reserved 376 User reserved 376 User reserved 376 ADV11-A 484 ADV11-A 414 ISV11-A 423 ISV11-A 434 ISV11-A 434 ISV11-A 435 ISV11-A 456 User reserved 10 User reserved	244	Floating-point error	FIS (optional)
254 RF04/FP11 disk pack 254 TAIL, Casatte 264 FAIL, Casatte 274 User ceserved 276 User ceserved 277 User ceserved 278 User ceserved 274 User ceserved 275 User ceserved 276 User ceserved 277 User ceserved 278 User ceserved 279 User ceserved 274 User ceserved	259	Memory management	
260 TAll, cassette RXV11 270 Ball, folger disk RXV11 271 User reserved User reserved 388 (Start of floating vectors) User reserved 371 ADV11-A ADV11-A 484 Istart of floating vectors) Istart of floating vectors) 484 ADV11-A 484 Istart of floating vectors) 484 Istart of floating vectors) 484 Viser reserved 484 Viser reserved 484 Viser reserved 485 Viser reserved	254	RP04/RP11 disk pack	
264 RXII, floppy disk RXVII 274 User reserved User reserved 274 User reserved User reserved 286 (Start of floating vectors) 1000000000000000000000000000000000000	269	TAll, cassette	1
770 User reserved User reserved 360 (Start of floating vectors) User reserved 374 ADV11-A 444 414 Iser reserved 1 424 Iser reserved 1	264	RX11, floppy disk	RXV11
279 User reserved 270 User reserved 270 User reserved 271 User reserved 272 User reserved 274 Application 275 Application 276 Application 277 Iser reserved 278 Iser reserved 279 Iser reserved 276 Iser reserved 277 (End of floating vectors)			
274 User reserved 96 [Sart of floating vectors] 374 ADVII-A 486 ADVII-A 484 Image: State of State	270	User reserved	i
380 [Start of floating vectors] 371	274	User reserved	User reserved
376 ADV11-A 484 ADV11-A 414 IEV11-A 428 IEV11-A 434 SWV11-A 444 SWV11-A 456 User reserved 777 (End of floating vectors)	300	(Start of floating vectors)	l
374 ADV11-A 414 ADV11-A 414 IEV11-A 424 IEV11-A 434 IEV11-A 434 IEV11-A 434 IEV11-A 434 IEV11-A 435 IEV11-A 436 IEV11-A 437 IEV11-A 438 IEV11-A 439 IEV11-A 444 IEV11-A 459 IEV11-A 110 IEV11-A 110 IEV11-A 110 IEV11-A			
486 ADV11-A 444 ADV11-A 414 IEV11-A 424 IEV11-A 434 IEV11-A 434 IEV11-A 436 IEV11-A 437 IEV11-A 438 IEV11-A 439 IEV11-A 441 IEV11-A 442 IEV11-A 444 IEV11-A 444 IEV11-A 444 IEV11-A 444 IEV1-A 444	374		1
444 ADV11-A 414 IBV11-A 428 IBV11-A 428 IBV11-A 429 IBV11-A 424 IBV11-A 424 IBV11-A 424 IBV11-A 424 IBV11-A 424 IBV11-A 424 IBV11-A 425 IBV11-A 426 IBV11-A 427 IBV11-A 428 IBV11-A 429	488		
418 414 414 424 424 424 424 424 424	464		ADV11-A
414 424 429 429 429 429 429 429 42	410	l	1
22 424 439 439 434 444 444 459 1777 (End of floating vectors)	414	1	1
424 424 429 434 444 449 449 459 777 (End of floating vectors)			
423 424 424 426 426 426 427 428 429 429 429 429 429 507 1-A 429 1-A 4 1-A 4 1-A 4 1-A 4 1-A 4 1-A 4 1-A 4 1-A 4 1-A 4 1-A 4 1-A 4 1-A 4 1-A 4 1-A 4 1-A 1-A 1-A 1-A 1-A 1-A 1-A 1-A	420		
438 448 444 450 1000 User reserved 1777 (End of floating vectors)	424	1	IBV11-A
434 444 456 777 (End of floating vectors)	430		
444 444 459 777 (End of floating vectors)	434		
444			
444 450 777 (End of floating vectors)	440	1	KWV11-A
450 User reserved 777 (End of floating vectors)	444		
<pre>v>v User reserved V777 (End of floating vectors)</pre>	450		
User reserved	450		
777 (End of floating vectors)			liger reserved
777 (End of floating vectors)		i	
777 (End of floating vectors)		r I	
I I I I I I I I I I I I I I I I I I I	777	(End of floating vectors)	i
			1



9 DEVICE ADDRESS ASSIGNMENTS

Address	Unibus	LSI-11 Bus
777 776 777 774 777 772	Processor status word (PS) Stack limit Program interrupt request (PIRQ)	
777 778		
-	DEC reserved	
777 720		
777 716		
•	CPU registers	
777 710		
777 707 777 706 777 705	R7 (PC) R6 (SP) R5	
777 784	R4 General R3 Registers	
777 702	R2 R1	
777 676		
•	Memory Management	1
777 600		
777 576 777 574 777 572	(SR2) Memory management status reg (SR1) (SR0)	
777 574	Congele suiteb and digplay register	
777 566	(XBUF)	i
777 564	(XCSR) Console	Console
777 560	(RCSR)	
777 556 777 554 777 552 777 550	PC11/PR11	



1

- È

î.

i.

i

88

\$7

\$6

15

44

63

12

Address Unibus LSI-11 Bus -----777 546 | KW11-L, DL11-W (LTC) KPV11, BDV11 - - - - i - - - - - -. - | - - - - -777 544 1 : | xy11 777 530 - - - - | - - -777 525 | Unascigned ----777 524 i 777 522 | Unassigned | BDV11 777 520 1 - - - - | -- i 777 516 I TA186. LP11 777 514 | LS11, LV11 ; LAV11, LPV11 777 512 i - - - - 1 777 510 i --------i------i-----777 506 1 . TA11 777 500 1 - - - - 1 777 476 . RF11 1 777 468 - - - - | -777 456 | RC11

9 DEVICE ADDRESS ASSIGNMENTS (Cont'd)



777 440 1 - - - - 1

777 436 i 777 434

777 432 1

777 426

777 424

777 422 1

777 430 | DTil, bus switch

Address	Unibus	LSI-11 Bus
775 626 775 624 775 622 775 620	42	units with modem control capability.
775 616 775 614 775 612 775 610	6 1	
775 608 775 604 775 602 775 609	DEC reselved	
775 576	44 D611	
775 400	#1 #1	
775 284	0N11 +1	
775 176	¢16	
775 000	DM11 	
774 776	¢1 DP11	
774 418		
774 404 774 402 774 400	DP11 RLØ1 #32	RLV11



DEC STD 160, Section 1

Address Unibus LSI-11 Bus 774 376 i \$32 . : 0011 774 aaa i \$1 - - - - 1 773 376 . | Maintenance loader 773 766 i - - - - 1 -773 676 I ★ M792 diode ROM ★ : 1 i 1 773 400 1 773 376 i . BM792-YH cassette 773 300 1 1 M792 diode RCM 1 ----. - - - - 1 773 276 1 ♦ MR11-D8 ♦ BM 792-YC card 1 | REV11, BDV11 773 200 1 MRV11-AA - - - - 1 773 176 1 | 256-word ROM Space . . BM792-YB disk/DECtape 773 100 1 TMR11-DB T - - - - 1 773 876 1 • BM792-YA paper tape 773 866 1 ----- 1 - - - -



Address	Unibus	LSI-11 Bus
772 776	PA611 typeset punch	
772 700		1
772 676		
	PA611 t;peset reader	1
772 600		
772 576 772 574 772 572 772 570	AFC11	1
772 566		
÷	DEC reserved	
772 560		
772 556	 DEC reserved 	
772 550		
772 546 772 544 772 542 772 542 772 540	 KW11-P	1
772 536 772 534 772 532		
772 530 772 526 772 524 772 522 772 522 772 520	79411	
772 516	Memory mgt status reg (SR3)	



DEC STD 168, Section 1 17-Sep-81 Page 1-31

Address	Unibus	LSI-11 Bus
770 416		
:	AR11, LPS11	1
770 484		
770 402		ADV11-A
		i
770 376		1
:	DEC reserved	
778 888	1	
767 776	User Reserved Area v	
767 774	TR11-C'A1	DRV11/A1
767 772		
767 766	1	i
767 764	DR11-C'#2	DRV11'#2
767 760		i
767 756		
767 752	DR11-C'#3	DRV11'#3
767 750	1	1
767 746		
		i
•		1
766 888		
		i
765 776	1	1
·	1	REV11 256 word
:		ROM space
765 000	i.	1
	1	



Address	Unibus	LSI-11 Bus
764 776		
764 000	f User Reserved Area î Start here and assign upwards to 767 776	
763 776	(top of floating addresses)	
760 154 760 152 760 150 760 146	 Floating Addresses 	IBV11-A Floating Addresses
768 818	Start here and assign upwards to 763 776	
: 760 000	 DEC Reserved 	DEC Reserved

