

# DataGeneral

---

---

## TECHNICAL STATEMENT

---

---

### LISTING

068-001662-00

### PROGRAM

CS30 LOGIC TEST

### TAPE

097-001662-00

### ABSTRACT

THE CS30 LOGIC TEST IS A MAINTENANCE PROGRAM DESIGNED TO TEST THE MICRONOVA CPU. IT IS A FUNCTIONAL TEST OF THE LOGIC USED TO IMPLEMENT THE MICRONOVA INSTRUCTION SET.

COPYRIGHT © DATA GENERAL CORPORATION, 1979  
ALL RIGHTS RESERVED. PRINTED IN U.S.A.

ONLY FOR OPERATION AND MAINTENANCE PURPOSES ON DATA GENERAL CORPORATION MANUFACTURED EQUIPMENT.

THE AFFIXATION OF A COPYRIGHT NOTICE ON THIS DIAGNOSTIC MATERIAL IS NOT INTENDED BY ITSELF TO RENDER THE DISTRIBUTION OF THIS DIAGNOSTIC MATERIAL A PUBLICATION.

### NOTICE

DATA GENERAL CORPORATION (DGC) HAS PREPARED THIS DIAGNOSTIC MATERIAL FOR USE BY DGC PERSONNEL AND CUSTOMERS AS A GUIDE TO THE PROPER MAINTENANCE OF DGC EQUIPMENT AND SOFTWARE. THE DIAGNOSTIC MATERIALS CONTAINED HEREIN ARE THE PROPERTY OF DGC AND SHALL NEITHER BE REPRODUCED IN WHOLE OR IN PART WITHOUT DGC'S PRIOR WRITTEN APPROVAL NOR BE IMPLIED TO GRANT ANY LICENSE TO MAKE, USE, OR SELL EQUIPMENT OR SOFTWARE MANUFACTURED IN ACCORDANCE HEREWITH.

0001 .MAIN MACRO REV 06.30 10:21:02 08/29/79

LICENSED MATERIAL - PROPERTY OF DATA GENERAL CORPORATION

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
*****
? NAME: CS30LGCT.TX
?
? PART NUMBER: 097-001662
?
? DESCRIPTION: CS30 LOGIC TEST
?
? REVISION HISTORY:
?
? REV. DATE
? 00 04/13/79
?
? COPYRIGHT (C) DATA GENERAL CORPORATION, 1979
? ALL RIGHTS RESERVED.
*****

```

```

10002 .MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
PROGRAM NAME
CS30LGCT.SR
REVISION HISTORY
REV. DATE COMMENT
00 04/13/79 ORIGINAL RELEASE
MACHINE REQUIREMENTS (MINIMUM)
MICRO NOVA PROCESSOR
4K READ/WRITE MEMORY
CONSOLE DEVICE
DISKETTE DRIVE OR PAPER TAPE READER
TEST REQUIREMENTS (MAXIMUM)
602 MICRONOVA PROCESSOR (MAXIMUM
CONFIGURATION)
4K USER RAM & 47(OCTAL) WORDS MAPPED RAM.
CONSOLE DEVICE
DISKETTE DRIVE

```

```

SUMMARY
THE CS30 LOGIC TEST IS A MAINTENANCE
PROGRAM DESIGNED TO TEST THE MICRO NOVA
CENTRAL PROCESSING UNIT. IT IS A FUNCTIONAL
TEST OF THE LOGIC USED TO IMPLEMENT THE
MICRO NOVA INSTRUCTION SET. INCLUDED ALSO
IS A MINIMUM LEVEL TEST OF THE CPU
I/O INSTRUCTIONS, TELETYPE I/O, AND
PROGRAM INTERRUPT.

```

```

RESTRICTIONS
IF A MICRO NOVA 602 IS UNDER TEST
AND THERE IS NOT ENOUGH MAPPED
MEMORY (47 OCTAL LOCATIONS) TO TEST
TRAP INSTRUCTIONS, THOSE INSTRUCTIONS
WILL NOT BE TESTED WITHOUT OPERATOR
INTERVENTION (SEE PARA 11.6.6).

```

LICENSED MATERIAL - PROPERTY OF DATA GENERAL CORPORATION  
 10003 ,MAIN

```

01 PROGRAM DESCRIPTION/THEORY OF OPERATION.
02 THIS PROGRAM IS A COLLECTION OF SMALL
03 TESTS, EACH TEST IN SEQUENCE BASED
04 ON PREVIOUS TESTS WORKING AND
05 DESIGNED TO TEST AS SMALL AN
06 ADDITIONAL PIECE OF THE LOGIC AS
07 POSSIBLE AFTER THE ENTIRE INSTRUCTION
08 SET HAS BEEN VERIFIED SPECIALLY DESIGNED
09 TESTS ARE PERFORMED TO CHECK
10 IDIOSYNCRACIES OF THE MICRO NOVA PROCESSOR.
11 OPERATING MODES/SWITCH SETTINGS.
12
13 OPERATING PROCEDURE/OPERATOR INPUT
14 VERIFY THAT THE MICRO NOVA WILL PERFORM
15 ALL CONSOLE FUNCTIONS. (I.E. EXAMINE/
16 EXAMINE NEXT, DEPOSIT/DEPOSIT NEXT,
17 EXAMINE/DEPOSIT AC'S.)
18 LOAD THE TEST PROGRAM VIA THE BINARY
19 LOADER OR DIAGNOSTIC OPERATING SYSTEM.
20 NORMAL STARTING ADDRESS IS 200.
21 OPTIONAL STARTING ADDRESSES ARE:
22 170 START WITHOUT CAT/KITTEN
23 171 MUST HAVE BEEN PREVIOUSLY LOADED.)
24 IF NOT AN AUTO-START FROM DIAGNOSTIC
25 OPERATING SYSTEM THE MACHINE SHOULD
26 HALT AT LOCATION 503. THIS VERIFIES
27 CPU CAN HALT IF THERE IS AN
28 ERROR. PROCEED BY TYPING A "P".
29 PROCESSOR SHOULD CONTINUE TO RUN
30 WITHOUT HALTING.
  
```

LICENSED MATERIAL - PROPERTY OF DATA GENERAL CORPORATION  
 10004 ,MAIN

```

01 PROGRAM OUTPUT/ERROR DESCRIPTION.
02 MICRO NOVA 601 CPU OUTPUTS 60
03 "RUBOUTS" THEN PRINTS "PASS" FOR
04 THE INITIAL RUN. THE TEST SHOULD
05 CONTINUE TO LOOP WITH THE OUTPUTS
06 AT A SLOWER RATE.
07 MICRO NOVA 602 CPU OUTPUTS
08 THE PRINTOUT OF "PASS" AND
09 60 "RUBOUTS" ENSUE.
10 IF CAT/KITTEN IS RUNNING WITH THE
11 PROGRAM AN "S" INDICATING START WILL
12 BE OUTPUTTED AFTER THE INITIAL PASS
13 IS COMPLETED. PERIODICALLY A "P" WILL BE
14 OUTPUTTED INDICATING THAT THE CAT/KITTEN
15 TEST IS PASSING.
16 NOTE: MAP AND I/O INTERRUPT TESTING IS
17 NOT PERFORMED WHILE CAT/KITTEN IS RUNNING.
18 DETECTED ERRORS WILL CAUSE THE
19 PROGRAM TO DO A PROCESSOR HALT.
20
21
  
```

LICENSED MATERIAL - PROPERTY OF DATA GENERAL CORPORATION

```

10005 .MAIN          01          11.          10006 .MAIN          01          11.6.5
02          11.1          02          11.6.5
03          ?          03          ?
04          ?          04          ?
05          ?          05          ?
06          ?          06          ?
07          11.2          07          11.6.6
08          ?          08          ?
09          11.3          09          ?
10          ?          10          ?
11          ?          11          ?
12          11.4          12          ?
13          ?          13          ?
14          11.4.1          14          11.6.7
15          11.4.2          15          ?
16          11.4.3          16          11.6.8
17          11.4.4          17          ?
18          11.4.5          18          ?
19          11.4.6          19          ?
20          11.4.7          20          ?
21          11.4.8          21          ?
22          11.5          22          ?
23          ?          23          ?
24          11.5.1          24          ?
25          ?          25          ?
26          11.5.2          26          ?
27          ?          27          ?
28          11.5.3          28          ?
29          ?          29          ?
30          11.6          30          ?
31          11.6.1          31          ?
32          ?          32          ?
33          ?          33          ?
34          ?          34          ?
35          ?          35          ?
36          11.6.2          36          ?
37          ?          37          ?
38          ?          38          ?
39          ?          39          ?
40          ?          40          ?
41          11.6.3          41          ?
42          ?          42          ?
43          11.6.4          43          ?
44          ?          44          ?
45          ?          45          ?
46          ?          46          ?

10005 .MAIN          01          11.          10006 .MAIN          01          11.6.5
02          11.1          02          11.6.5
03          ?          03          ?
04          ?          04          ?
05          ?          05          ?
06          ?          06          ?
07          11.2          07          11.6.6
08          ?          08          ?
09          11.3          09          ?
10          ?          10          ?
11          ?          11          ?
12          11.4          12          ?
13          ?          13          ?
14          11.4.1          14          11.6.7
15          11.4.2          15          ?
16          11.4.3          16          11.6.8
17          11.4.4          17          ?
18          11.4.5          18          ?
19          11.4.6          19          ?
20          11.4.7          20          ?
21          11.4.8          21          ?
22          11.5          22          ?
23          ?          23          ?
24          11.5.1          24          ?
25          ?          25          ?
26          11.5.2          26          ?
27          ?          27          ?
28          11.5.3          28          ?
29          ?          29          ?
30          11.6          30          ?
31          11.6.1          31          ?
32          ?          32          ?
33          ?          33          ?
34          ?          34          ?
35          ?          35          ?
36          11.6.2          36          ?
37          ?          37          ?
38          ?          38          ?
39          ?          39          ?
40          ?          40          ?
41          11.6.3          41          ?
42          ?          42          ?
43          11.6.4          43          ?
44          ?          44          ?
45          ?          45          ?
46          ?          46          ?

01          RECORD THE STATE OF THE PROCESSOR AND
02          REGISTERS AT THE TIME THE HALT OCCURS.
03          CONSULT THE LISTING AT THE ADDRESS OF
04          THE ERROR HALT FOR PROBABLE CAUSES
05          OF THE FAILURE.
06          CONSTRUCT A LOOP THAT WILL REPEAT THE
07          FAILURE AND SCOPE AS REQUIRED.
08          THE SUBTEST COUNTER
09          AT LOCATION TSM2M SHOULD BE EXAMINED
10          FOR POSSIBLE PROGRAM FLOW ERRORS.
11          MACROS USED IN THIS PROGRAM WITH
12          THEIR FUNCTION ARE:
13          CHANGE - JSK TO CHNG IF NOT FIRST PASS.
14          ADDTO - BIT ADD OPERATION
15          LUATI - LOAD ACCUMULATOR COMBINATIONS
16          SWPTS - SWAP FUNCTION
17          STPT - MOVE TO AND FROM STACK
18          PSPT - PUSH AND POP ACCUMULATORS
19          IOIS1 - DIA AC,CPU & DIB AC,CPU
20          IOIS2 - FALSE DEVICE CODES
21          SUBROUTINES USED IN THIS PROGRAM WITH
22          THEIR FUNCTIONS ARE:
23          CHNG - MODIFY SOURCE AND DESTINATION OF
24          SPECIFIED ALC INSTRUCTIONS.
25          ENTER AND CYCLE - SURTEST ITERATION
26          CONTROL
27          MPLD - LOADS SPECIFIED INSTRUCTIONS INTO
28          MAPPED RAM
29          SEQUENCE OF TESTING AND PROGRAM FLOW.
30          BASIC ARITHMETIC AND LOGIC INSTRUCTIONS
31          ARE BUILT UPON TO FULLY TEST SKIPS,
32          SHIFTS,CARRY, AND NO LOADS.
33          THE ORDER OF TESTING IS ACC, COM,
34          MOV, ADD, AND, INC, NEG, SUB.
35          BASIC MEMORY REFERENCE INSTRUCTIONS ARE
36          TESTED THEN BUILT UPON TO INCLUDE
37          VARIOUS INDEX AND INDIRECTS.
38          THE ORDER OF TESTING IS LDA, STA,
39          ISZ, DSZ, JMP, AND JSR INSTRUCTIONS.
40          VARIOUS INDEX, INDIRECT, AUTO INC/DEC,
41          AND INDIRECT AND AUTO INC/DEC CHAINS.
42          STACK OPERATIONS ARE THEN TESTED,
43          MOVE TO AND FROM STACK AND FRAME
44          POINTERS, POP AND PUSH ACCUMULATORS,
45          SAVE, RETURN, STACK OVERFLOW.
46          ?

```

LICENSED MATERIAL - PROPERTY OF DATA GENERAL CORPORATION

```

10005 .MAIN          01          11.          10006 .MAIN          01          11.6.5
02          11.1          02          11.6.5
03          ?          03          ?
04          ?          04          ?
05          ?          05          ?
06          ?          06          ?
07          11.2          07          11.6.6
08          ?          08          ?
09          11.3          09          ?
10          ?          10          ?
11          ?          11          ?
12          11.4          12          ?
13          ?          13          ?
14          11.4.1          14          11.6.7
15          11.4.2          15          ?
16          11.4.3          16          11.6.8
17          11.4.4          17          ?
18          11.4.5          18          ?
19          11.4.6          19          ?
20          11.4.7          20          ?
21          11.4.8          21          ?
22          11.5          22          ?
23          ?          23          ?
24          11.5.1          24          ?
25          ?          25          ?
26          11.5.2          26          ?
27          ?          27          ?
28          11.5.3          28          ?
29          ?          29          ?
30          11.6          30          ?
31          11.6.1          31          ?
32          ?          32          ?
33          ?          33          ?
34          ?          34          ?
35          ?          35          ?
36          11.6.2          36          ?
37          ?          37          ?
38          ?          38          ?
39          ?          39          ?
40          ?          40          ?
41          11.6.3          41          ?
42          ?          42          ?
43          11.6.4          43          ?
44          ?          44          ?
45          ?          45          ?
46          ?          46          ?

01          REAL TIME CLOCK IS TESTED AND
02          IT IS DETERMINED HERE IF A 602
03          PROCESSOR IS UNDER TEST. IF A 601
04          IS BEING TESTED THEN THE "TRPSW" IS
05          CLEARED.
06          THE "TRPSW" IS EXAMINED FOR A 0 OR 1
07          TO ALLOW EXECUTION OF TRAP INSTRUCTIONS.
08          NOTE: WHEN PIN 2 OF A 602 IS NOT SELECT-
09          ED AND THERE IS NOT ENOUGH MAPPED RAM
10          TO TEST TRAPS (OUTPUT "B") A LOOP SHOULD
11          BE CONSTRUCTED AND THESE TESTS SHOULD
12          BE RUN SEPARATELY.
13          CONSTANT MULTIPLY/DIVIDE ARE FOLLOWED
14          BY 100 ITERATIONS OF RANDOM TESTS.
15          FIRST PASS THROUGH LOGIC TESTS IS
16          ACKNOWLEDGED AND THE PREM MACRO
17          IS CALL TO SIZE MEMORY, SET UP
18          POINTERS TO I/O MODULE & CAT/KITEN,
19          CHECK MODE OF OPERATION & SET PROPER
20          STATUS BITS.
21          KATSW IS NOW EXAMINED TO DETERMINE
22          IF I/O AND MAP TESTS ARE OMITTED TO
23          ALLOW CAT/KITEN TO RUN PROPERLY.
24          IF THE ENTIRE PROGRAM HAS COMPLETED
25          ONE PASS AND KATSW IS LOADED THEN
26          THE LOGIC TESTS WILL BE REPEATED WHILE
27          CAT/KITEN IS RUNNING.
28          CPU AND I/O INSTRUCTIONS ARE NOW
29          TESTED. CPU SKIPS, NIO, READS, INTA,
30          MSKO, INTEN, DEVICE CODES, MMRST.
31          TTU IS SIZED FOR AND, IF THERE,
32          THE INTERRUPT HANDLER FUNCTIONS
33          TESTED ARE MSKO, INTEN, INTA, INTDS.
34          MAIN PROGRAM IS NOW COMPLETE.
35          THE POST MACRO IS CONSULTED.
36          TO DETERMINE IF SIXTY PASSES HAVE
37          BEEN ACCOMPLISHED. IF NOT THEN THE
38          PROGRAM IS RESTARTED. IF SUFFICIENT
39          PASSES HAVE BEEN COMPLETED THEN DEPENDING
40          ON THE TRPSW A SPECIAL SKIP TEST
41          AND THE PRINT OUT OF "PASS" IS
42          EXECUTED NOW OR AFTER MAP INSTRUCTION
43          ARE TESTED.
44          IF 602 IS DISCOVERED WITH MAXIMUM
45          CONFIGURATION THEN MAP INSTRUCTIONS
46          TESTED ARE MAP CHANGE PENDING (MAP 1)
47          WITH LDA, STA, JMP, & JSR.
48          BREAKPOINT (MAP 0), RESET (MAP 2), SKIP
49          ON DEVICE CODE 01, INTERRUPTS, MAP TRAP,
50          ECLIPSE VECTOR (DIBP 0,CPU), REAL
51          TIME CLOCK, AND MMRST IN MAP.
52          REFER TO PARAGRAPH 10.2 FOR THE
53          APPROPRIATE OUTPUTS OF THESE TESTS.

```

LICENSED MATERIAL - PROPERTY OF DATA GENERAL CORPORATION

```

10007 .MAIN
01      ? 11.6.14
02      ? A CARRIAGE RETURN AND "PASS" IS
03      ? NOW PRINTED TO THE CONSOLE. VARIOUS
04      ? WAIT LOOPS IN THE TTY AND AUC'S
05      ? ARE PERFORMED.
06      ? 11.6.15
07      ? DTOS IS NOW MONITORED TO DETERMINE IF
08      ? CAT/KITTEN SHOULD BE STARTED, OR IF
09      ? SUFFICIENT PASSES HAVE BEEN COMPLETED
10      ? TO SATISFY ITS REQUIREMENT.
11      ?
12      ? SPECIAL NOTES/SPECIAL FEATURES.
13      ? IF THE PROGRAM WAS LOADED FROM
14      ? UTOS WITH CAT/KITTEN IT WILL
15      ? RUN IT IN THE BACKGROUND AFTER
16      ? ONE PASS OF USING THE TTY
17      ? INTERRUPTS. THE PROGRAM WILL RUN
18      ? MUCH SLOWER ALLOWING THE CAT/KITTEN
19      ? AMPLE TIME TO COMPLETE A PASS.
20      ? AFTER THE INITIAL PASS THROUGH THE
21      ? LOGIC TESTS THE SOURCE AND DESTINATION
22      ? OF SOME ALC AND TRAP INSTRUCTIONS
23      ? ARE CONTINUOUSLY INCREMENTED TO TEST
24      ? ALL COMBINATIONS. THEREFORE SOME CODE
25      ? MAY NOT MATCH THE LISTING. CONSULT
26      ? THE MICRONOVA INSTRUCTION REFERENCE CARD FOR
27      ? PROPER INTERPRETATION OF THESE INSTRUCTIONS.
28      ?
29      ? RUNTIME
30      ? 113.
31      ? 113.1 THE APPROXIMATE RUNTIME FOR THE FIRST
32      ? TWO PASSES WITH 601 CPU = 1 MIN 40 SEC,
33      ? 602 CPU = 1 MIN 10 SEC.
34      ? 113.2 THE APPROXIMATE TIME FOR COMPLETION OF THE
35      ? FIRST CAT/KITTEN PASS WITH 601 CPU = 3 MIN
36      ? 30 SEC, 602 CPU = 3 MIN 20 SEC.
37      ?
38      ?
39      ?
40      ?
41      ?
42      ?
43      ?
44      ?
45      ?
46      ?
47      ?
48      ?
49      ?
50      ?
51      ?
52      ?
53      ?
54      ?
55      ?
56      ?
57      ?
58      ?
59      ?
60      ?
61      ?
62      ?
63      ?
64      ?
65      ?
66      ?
67      ?
68      ?
69      ?
70      ?
71      ?
72      ?
73      ?
74      ?
75      ?
76      ?
77      ?
78      ?
79      ?
80      ?
81      ?
82      ?
83      ?
84      ?
85      ?
86      ?
87      ?
88      ?
89      ?
90      ?
91      ?
92      ?
93      ?
94      ?
95      ?
96      ?
97      ?
98      ?
99      ?
100     ?

```

\*\*00000 TOTAL ERRORS, 00000 PASS 1 ERRORS