
A Programmed Text






Honeywell

ELECTRONIC DATA PROCESSING




Thoth, symbolic Egyptian god of wisdom and learning



TRANSITION TO EASYCODER

A Programmed Text



By
John E. Harrah
and
Harris J. Hulburt
Programmed Instruction Development

Honeywell ELECTRONIC DATA PROCESSING

PRICE \$4.50

Questions and comments regarding this manual should be addressed to:

Honeywell Electronic Data Processing

Programmed Instruction Development

60 Walnut Street

Wellesley Hills, Massachusetts 02181



UNREVISED FIRST EDITION
First Printing, September, 1964

Copyright 1964 Honeywell Inc. Electronic Data Processing Division Wellesley Hills, Massachusetts 02181

FOREWORD

This manual is specifically written for the reader whose prior programming experience included a 1401 system. The intent of this manual is to introduce Easycoder language, provide familiarization with Honeywell 200 computer capabilities, describe programming procedures, and define Honeywell terminology.

This manual is designed to be used as a general introduction and/or a classroom text. The basic organization of lessons is outlined below:

Lesson I: Introduction to Easycoder

Lessons II and III: H-200 Hardware

Lesson IV: <u>Numbering Systems</u>

and

Honeywell Alphanumeric Code

Lesson V: Storage, Retrieval, and Execution

Lessons VI, VII, and VIII: Easycoder Programming

NOTE: Lesson IV is presented in two parts. Part I - Numbering Systems and Part II - Honeywell Alphanumeric Code. Selective utilization of portions or all of Part I may be made at the discretion of the reader as determined by subject matter familiarity.

Lessons VI, VII, and VIII concern assembly control statements, data formatting statements and data processing statements. Descriptions and reference tables for these statements are also included in the Honeywell H-200 Programmers' Reference Manual (DSI-214).

TABLE OF CONTENTS

	Foreword	iii
	Introduction	vi
Lesson I	Introduction to Easycoder Language	1
Lesson II	H-200 Hardware	17
Lesson III	H-200 Central Processor	33
Lesson IV	Numbering Systems and Alphanumeric Code	45 45 77
Lesson V	Storage, Retrieval and Execution	85
Lesson VI	Easycoder Programming	129
	Frame	
Lesson VII	Easycoder Programming	19 3
	B Branch 7 SCR Store Control Registers 11 LCR Load Control Registers 13 C Confrol 16	209 217 221

TABLE OF CONTENTS (cont.)

Lesson VII (cont.)	BCT Branch on Condition Test 19 SW Set Word Mark 30 CW Clear Word Mark 31 SI Set Item Mark 34 CI Clear Item Mark 36 BCC Branch on Character Condition 43 BCE Branch if Character Equal 53 LCA Load Characters to A-Field Word Mark 57 MCW Move Characters to Word Mark 59 MCE Move Characters and Edit 59	203 225 197 203 207 221 212 220 224 228
Lesson VIII	Easycoder Programming	231
PDT	BA Binary Add. 3 BS Binary Subtract 22 HA Half Add. 34 SST Substitute 42 EXT Extract. 51 EXM Extended Move 61 MAT Move and Translate 67 CSM Change Sequence Mode 67 RNM Resume Normal Mode 7 T/PCB Input/Output Operations 1	237 237 261 239 257 239 251 272 273 274
	LIST OF ILLUSTRATIONS	
Figure 1.	General Language Comparison	2
Figure 2.	H-200 Configurator	23
Figure 3.	H-200 Environments	24
Figure 4.	H-200 Environments	26
Figure 5.	Basic Input/Output Data Path	28
Figure 6.	Symbolic Representation of Input/Output Traffic Control	28
Figure 7.	Magnetic Tape Unit Characteristics	30
Figure 8.	Data Transfer to Half Inch Tape Segment	30
Figure 9.	Logical Division of the Central Processor	35
Figure 10.	Summary of Central Processor Characteristics	36
Figure 11.	Binary Representation	46
Figure 12.	Hollerith Punched Card Code	78
Figure 13.	Alphanumeric Representation	78
Figure 14.	Easycoder Assembly	131
Figure 15.	Coding Forms	132
Figure 16.	Two and Three Character Addressing	187
Figure 17.	Program Listing Format	191


INTRODUCTION

As a programmer, you will soon be working with a new but not entirely unfamiliar computer system. Due to similarities with your previous system, the Honeywell 200's basic orientation provides an initial foundation for understanding. The purpose of this programmed text is to assist you in gaining insight to the extended scope and advanced performance capabilities of the H-200 system.

A programmed text is designed to encourage your active interaction and participation with the information being presented. In the remainder of this book, you will be given questions to answer and statements to complete concerning the reading material. While you should feel free to make any desired notes, it is important to the success of this teaching method that you:

- 1. Follow instructions.
- 2. Write responses as required.
- 3. Check answers.
- 4. Correctly re-write any wrong responses.
- 5. Take your time.

With this book you will be in the interesting position of being both the teacher and the student. The diagram below illustrates page format and how you are to proceed from page to page rather than down a page. Exceptions to this format will be stated.



LESSON I INTRODUCTION TO EASYCODER LANGUAGE




Figure 1. General Language Comparison

1. TRANSITION TO EASYCODER - PROGRAMMED TEXT

Being synonymous with "book," the word Text in the title above should not require further explanation.

CHECK THE WORD YOU WROTE IN THE BLANK BY TURNING THE PAGE.

TEXT

1.

This first "frame" demonstrates how you are to use this book. Write your responses in the blanks, then check them by turning the page to see the answer.

Continue to frame 2 on the next page.

2.	While "text" is easily understood to mean "book," a programmed text is a special kind of book. As demonstrated by the first frame, a blank in a sentence allows you to write a RESPONSE. These responses are then checked by TORNING the page.						
	:						
8.		der depends on whether the assembly program is on					
	punched cards or magnetic tape.						
	The assembly program for BASI						
	assembly program for EXTENDED	Easycoder is on MACNETIC TAPE.					
14.	ASSEMBLY CONTROL STATEMENTS	are listed below in mnemonic form. Copy them or					
	the notepaper just titled.						
	PROG	EQU					
	ORG	CEQU					
	MORG ADMODE	HSM CLEAR					
	EX	END					
	On the notepaper, write the complete	word beside each mnemonic you recognize from					
	your previous SPS or AUTOCODER expe	rience.					
20.	The H-200 has two outstanding arithm	etic capabilities not found in your previous equip-					
	ment.	•					
	These are: Binary Addition, whose m	nnemonic is βA .					
	Binary Subtraction, whos						
	· — —	the arithmetic mnemonics used with SPS or					
	AUTOCODER, your notes will show the f						
26.	Three of the five types of Data Proces	ssing Statements have been introduced. They are:					
	(1). ARITHY	-					
		INSTRUCTIONS					
		=					
		/ OUT PUT INSTRUCTIONS					
		r Data Processing Statements deal with:					
	(4). Editing						
	(5). Control (Se	etting WORD MARKS etc.)					

2.

RESPONSE (ANSWER) TURNING

Several equivalent responses may be possible. Occasionally, alternate responses will be given in parentheses following the preferred response. Use reasonable judgement in deciding whether your response agrees with the printed answer. If it does not agree, return and correct your response.

CONTINUE TO FRAME 3

8.

BASIC - PUNCHED CARDS EXTENDED - MAGNETIC TAPE

14. PROGRAM-Operand field entry titles program listing.

*ORIGIN-Tells assembly program beginning assignment of sequential addresses.

MODULAR ORIGIN-Similar to above. Multiple of assigned address.

ADDRESS MODE-Addresses to be assembled as 2 or 3 characters.

*EXECUTE-Partial program execution during loading.

EQUALS-Tag for specified address.

CONTROL EQUALS-Tag for specified characters.

HIGH SPEED MEMORY-Obtains printed listing of memory.

CLEAR-Removes punctuation.

*END-Shows end of source program.

With SPS or AUTOCODER experience, you probably recognized those mnemonics marked with an *. Complete any remaining Assembly Control Statements. Utilization of these Basic Easycoder and additional Extended Easycoder statements are subjects of a laterlesson.

20.

BA - BINARY ADDITION

BS - BINARY SUBTRACTION

A - ADDITION

S - SUBTRACTION

ZA - ZERO AND ADD

ZS - ZERO AND SUBTRACT

• M - MULTIPLY

• D - DIVIDE


Pertains to an optional instruction.

26.

ARITHMETIC LOGIC INPUT/OUTPUT

3.	A programmed text is NOT design	ed to be a test tha	t causes you to write answers in
	"frames." A programmed text DOES	S present informat	tion in easily understood steps called
	FRAMES that require written	RESPINSES	to help you remember the infor-
	mation presented.		

9. The illustration below shows that many elements of **BASIC** Easycoder language are also found in **EXTENSED EASY CODE LANGUAGE**.



15. In addition to Assembly Control Statements, Easycoder also uses DATA FORMATTING STATEMENTS and DATA PROCESSING STATEMENTS.

Reserving a work area in memory or storing a constant are examples of **DATA**FORMATTING STATEMENTS.

21. The second group of instructions under Data Processing Statements pertain to <u>logic</u> functions such as branching and comparing.

Properly title this section of your notes, copy the mnemonics below and write the full word for each that you recognize.

EXT B
HA BCC
C BCT
SST BCE

27. As can be seen on the notes, space is provided for one Editing Instruction mnemonic. Since editing is a dual process of Move Characters and Edit, the mnemonic is MCE.

This instruction is used to insert identifying symbols, punctuation, and to suppress unwanted zeros in a data field.

3.

FRAMES RESPONSE

As you know from previous experience, something you write is easier to remember than something you have simply read. In addition, a programmed text lets you check responses immediately. If you ever happen to write a wrong response, you should correct it immediately.

9.

BASIC EXTENDED EASYCODER LANGUAGE

15.

DATA FORMATTING STATEMENTS

21.

EXTRACT
HALF ADD
COMPARE
SUBSTITUTE

BRANCH

BRANCH ON CHARACTER CONDITION

BRANCH ON CONDITION TEST

• BRANCH IF CHARACTER EQUAL

• Pertains to an optional instruction.

27.

MCE

4.	One more frame about a programmed text before discussing the title TRANSITION TO
	EASYCODER. You should be able to write correct responses because you already know
	them, or because the words are presented in the same frame, or because the words have
	been presented in a PREVIOUS FRAME.
l 0.	The general difference then between Basic and Extended Easycoder language is whether
	the assembly program is on Punchen care or MAGNETIC TAPE.
	Consequently many of the additional instructions simply provide extended control of the
	ASSEMBLY program due to its more versatile storage media.
	·
16.	For instance a programmer can reserve an 80 character card input area and assign it
	a symbolic address (such as CARDIN) without knowing the actual address of the field. The
	Easycoder mnemonic RESV is the DATA FORMAT TWO statement to accomplish
	this example. The full word for RESV of course is RESERVE.
22.	As you know from SPS or AUTOCODER, a "d character" modifies and extends basic in-
	structions. Example: (BASIC INSTRUCTION) B xxx blank
	(MODIFIED WITH "d character" Z) as \underline{B} xxx Z
	becomes a BAV-Branch on Arithmetic Overflow.
	Easycoder considers modifications of this sort as providing a VARIANT of a basic in-
	struction. Consequently, Easycoder modifying characters are referred to as
	VARIANT characters.
20	The fifth entury under Date Brossesing Statements on the natural section to instance the
28.	,
	which control the H-200. As such, they should be titled control INSTRUCTIONS.

4.	PREVIOUS FRAME (PRECEDING) (PRIOR, ETC.)
	You will decide how rapidly to progress through the frames. If a blank appears difficult to fill in, perhaps you need to pause and consider what you have learned, or reread the fram or possibly review a few previous frames. In any case, the pace of proceeding through the text is up to you.
10.	
	PUNCHED CARDS MAGNETIC TAPE ASSEMBLY
16.	
	DATA FORMATTING RESERVE
22.	
	VARIANT
28.	

CONTROL

5.	Now, about	TRANSITION TO E	ASYCODER:				
	Your previo	us computer system	n consisted o	f hardware	and its so	oftware in o	either SPS or
	AUTOCODER s	symbolic language.	Since you ar	e now prog	gressing to	Honeywel	1 200 hardware
	it is necessary	to learn about its	SOFENARO	writte	en in	ASYCODE	<u>n</u> symbolic
	LANGUAGE	 ·					
11.	EASYCODE	R language is class	ified into thre	ee categori	les:		
		2. DATA	IBLY CONTRO FORMATTING PROCESSING	G STATEM	ENTS		
	In your prev	vious systems term	s, "Processo	r Control	Operations	s" corresp	ond with
	EASYCODER _	ASSEMBLY	CONTROL	statement	s. Simila	rly,	
	(SPS)) Area Definition					
	(AUTO) Declar	or or ative Operations	are like	DATA	FORM	ITTING.	_ statements.
	•	PS) Instructions			_ •		
	(AUTO) Imper	or or ative Operations	are like	DATA	PROC	ess Inc	_statements.
					······································		
17.	<u>-</u>	der mnemonics bel		EMENTS.	our neceps.		
	Due to your	SPS or AUTOCOD	ER backgroun	ıd you shou	ıld probabl	y be able t	to write the
	full word for each mnemonic on your notes.						
23.	An advantag	ge of the Easycoder	variant char	acter is th	at one or 1	more can r	nodify and
	further specify	y the operation to b	e performed.	In this m	anner, a s	ingle Easy	coder instruc-
	tion may have	none, one, or as n	nany VARIA	<u> </u>	CHARACT	ers	_as required.
29	ment. For thi	e control mnemonic is reason, the com notes. Write the	plete words fo	or several	of the mne	emonics ha	ve been

5.

SOFTWARE EASYCODER LANGUAGE

11.

SPS or AUTOCODER

Processor Control Operations

(SPS) Area Definition or (AUTO) Declarative Operations

(SPS) Instructions

or (AUTO) Imperative Operations

EASYCODER

ASSEMBLY CONTROL STATEMENTS

DATA FORMATTING STATEMENTS

DATA PROCESSING STATEMENTS

17.

DATA FORMATTING

DCW-DEFINE CONSTANT WITH WORD MARK DC-DEFINE CONSTANT WITHOUT WORD MARK RESV-RESERVE DSA-DEFINE SYMBOL ADDRESS

• DA-DEFINE AREA

• = Extended Easycoder

23.

VARIANT CHARACTERS

29.

SW-SET WORD MARK
CW-CLEAR WORD MARK
H-HALT
NOP-NO OPERATION
MCW-MOVE CHARACTERS TO WORD MARK
LCA-LOAD CHARACTERS TO A FIELD WORD MARK

While much remains to be presented concerning how the statements on your notes are used, the following two frames show what has been taught in this section of the programmed text.

6.	The term EASYCODER was chosen for H-200 symbolic programming language for two reasons:
	 The H-200 uses an E fficient A ssembly SY stem. The mnemonic code used by the programmer is not difficult, therefore it is an EASY code to learn and use.
2.	Each of the three classifications of Easycoder is discussed in following frames. Those Easycoder statements which control the assembly program are known as Assembly Control STATEMENTS.
	*
18.	As stated earlier, Easycoder language is classified as three kinds of statements: 1. Assembly control statements. 2. Lata fromthy statements. And those statements for processing data, simply called lata from statements. statements.
24.	Easycoder's use of as many variant characters as required in a single instruction greatly reduces the number of basic INPUT/OUTPUT INSTRUCTIONS. Where more than ten SPS System Control Instructions or more than fifty AUTOCODER I/O Commands are used, Easycoder only needs two INPUT / OUTPUT INSTRUCTIONS and their appropriate variants.
30.	Sometimes the terms EASYCODER I and EASYCODER II may be used for brevity. EASYCODER I refers to BASIC FASY CODER and Easycoder II refers to EXTENDED EASYCODER by itself usually implies both BASIC and EXTENDED EASYCODER language. The assembly program for EASYCODER I is on Punchen CARDS. The assembly program for EASYCODER II is on MAGNETIC TAPE.

6. EASY CODE. 12. ASSEMBLY CONTROL STATEMENTS 18. ASSEMBLY CONTROL DATA FORMATTING DATA PROCESSING 24.

INPUT/OUTPUT INSTRUCTIONS

30.

BASIC EASYCODER
EXTENDED EASYCODER
BASIC (I)
EXTENDED (II)
PUNCHED CARDS
MAGNETIC TAPE

7.	H-200 symbolic programming language is of two types. A <u>basic</u> computer system (assembly program on punched cards) uses <u>BASIC</u> EASYCODER symbolic programming language. Similarly, an <u>extended</u> computer system (assembly program on magnetic tape) employs <u>EXTENDED</u> <u>EASYCODER</u> symbolic programming language.
13.	Assembly Program Control Statements can be compared to "PROCESSOR CONTROL OPERATIONS" used with your previous system. Examples are mnemonics such as: ORG ORG
	END END
	Write the complete word for each mnemonic above.
19.	Complete the third title on your notepaper. Rather than adding all the Easycoder mnemonics under this last title, it is better at this time to separate them into five groups according to function. Since the first group deals with arithmetic, the first entry in your notes should be simply ARATH Metic INSTRUCTIONS.
25.	Only two INPUT/OUTPUT mnemonics are required with Easycoder. Peripheral Data Transfer and Peripheral Control and Branch
	The mnemonics are: $PD1$ and PCB . Add them to the notes.
31.	1. ASSEMBLY CONTROL STATEMENTS. 2. DATH FOR MATTIME STATEMENTS.
	3. Inthe Procession Statements. The five types of instructions are: a. Local C. Lo
	In EASYCODER, a VARIANT CHARACTER corresponds to a "d character" except that one VARIANT CHARACTER CHARACT

7. EXTENDED EASYCODER (Return to page 5, frame 8.) 13. ORIGIN END EXECUTE At this time you will begin a set of notes to construct an overview of Easycoder language. Remove the perforated sheet of paper at the right and complete the first title (statements that control the assembly program). (Return to page 5, frame 14.) 19. ARITHMETIC (Return to page 5, frame 20.) 25. PDT PCB (Return to page 5, frame 26.) 1. ASSEMBLY CONTROL STATEMENTS 31. 2. DATA FORMATTING STATEMENTS 3. DATA PROCESSING STATEMENTS (INSTRUCTIONS) a. ARITHMETIC b. LOGIC c. INPUT/OUTPUT d. EDITING

VARIANT CHARACTER

MORE THAN ONE VARIANT CHARACTER MAY BE USED TO MODIFY OR FURTHER SPECIFY AN INSTRUCTION. (Or equivalent answer.)

e. CONTROL

(Continue to page 17.)

EXEXECUTION (Execution)	CLEAR C- Removes Puncum	MARCHEND - ENDOWNEE	HEW - OR IN THE BEENLED CIETAR OF
2.		FORMATTING	STATEMENTS
Dc.	- contact with word mand	- Kosane	DA define area
3,	<u> DA TA</u>	PROCESSING	STATEMENTS
(1) ARITH	IMETIC INSTRUCTIONS	(2) LOGIC	INSTRUCTIONS
BA	ZA	EXT EXTRACT	
ß S	ZS	HA - HALF ADD	BCC-BRANCH AN CHARACTER CONDSTA
<u>A</u>		C - COMPARE	BCT - BRANCH ON CONDITION TEST
<u>S</u>		SST-SUBSTITUTE	BCE. BRANCH IF CHARACTERE WAL
(3) INPUT POTT- TRANS	LONTAL PERSONAL SEET PCB-COTANCE	(4) EDITING IN Mc€	NSTRUCTION
	(5) CONTROL	INSTRUCTIONS	
sw - SET	WORD MARK	• CAM - CHANGE A	DDRESS MODE
SI - SET ITE	EM MARK	• RNM - RESUME NO	ORMAL MODE
CW - CL	EAR WORD MARK	MCW - TOOVE C	HARACTOR TO WORD MARK
CI - CLEAR	ITEM MARK	• EXM - EXTENDE	D MOVE
H - HAL	[• MAT - MOVE AND	TRANSLATE
NOP - <u>No</u>	OPERHITION	LCA - LOAD CH	TRACTORS TO A FIELD WORD MARK
• CSM - CHAN	GE SEQUENCING MODE	SCR - STORE CON	TROL REGISTERS
		• LCR - LOAD CONT	TROL REGISTERS

This page is intended to provide only an introduction or overview of the elements in Easycoder language. Detailed discussion of those statements that appear unfamiliar or different will be found in later lessons. Retain this page for future reference to the material above as well as for information on the reverse side.

• = ADVANCED PROGRAMMING OPTION

NUMERIC ONLY	12 ZONE & NUMERIC	11 ZONE & NUMERIC	0 ZONE & NUMERIC
GROUP "0"	GROUP "1"	GROUP "2"	GROUP "3"
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$

HONEYWELL ALPHANUMERIC CODE

OCTAL-BINARY CROSS REFERENCE

EXAMPLE: Decode BINARY 101 011

or OCTAL

5 3

Locate first three digits in the left vertical column. Locate second three digits in top horizontal column.

SECOND THREE BITS

Octal		0	1	2	3	4	5	6	7
	Binary	000	001	010	011	100	101	110	111
0	000	0	1	2	3	4	5	6	7
1	001	8	9	1	Н	:	blank	>	&
2	010	+	A	В	O	D	E	F	G
3	011	Н	I	;	•)	%		?
4	100	-	J	K	L	М	N	0	P
5	101	Q	R	#	\$	*	11	‡	÷
6	110	<	/	S	Т	Ū	V	W	X
7	111	Y	Z	@	,	(CR		¢


LESSON II ... H-200 HARDWARE

			,
		·	
*		N.	
	-		

H-200 Hardware

Section I provided an overview of Easycoder language and served to introduce some of the "differences" encountered when programming for the H-200. Certain statements, recognized as "new" or unfamiliar, actually reflect features not found in your previous equipment. Examples are: BA, EXT, HA, ADMODE, CAM, CSM, SI, etc.

While it is realized that your primary interest is with the language of the computer, knowledge of the computer itself serves as a foundation for programming skills. Section II of this programmed text is devoted to comparing the H-200 to your previous equipment. Machine features that provide greater flexibility of programming and simultaneous performance of peripheral operations are introduced in this section.



CENTRAL PROCESSOR--The minimum 2048 character positions can be expanded as needed in modular increments. The first added increment is a 2048-character module. Additional modules of 4096 characters each can be added for a total of 32,768 character positions. (Double the storage capacity of the 1401.)

CONTROL MEMORY--Unlike most small computers, the Honeywell 200 contains a control memory which complements the main memory. There are up to 16 storage registers available, each capable of storing one main memory character address.

INPUT/OUTPUT TRAFFIC CONTROL.-This central processor element directs simultaneous computing and multiple peripheral operations.

The Honeywell 200 is equipped with three readwrite channels which feed data to, and accept data from, input-output trunks connected to the peripheral equipment. With these three channels and the minimum eight bi-directional trunks, three peripheral operations can be performed simultaneously with central processor computation. Optional: eight more input-output trunks plus an auxiliary read-write channel.

(Refer to the chart below to complete and check statements on page 21.)

SYSTEM SIMILARITIES

FEATURE	HONEYWELL 200	IBM 1401			
BASIC ORGANIZATION	Character oriented	Character Oriented			
DATA	Variable Length Fields	Variable Length Fields			
INSTRUCTIONS	Variable Length	Variable Length			
FIELDS	Word Mark Defines Field	Word Mark Defines Field			
RECORDS	Record Mark Defines Records	Record Mark Defines Records			
	•				
INFORMATION UNITS	Character: 6 Data, 1 Parity,	Character: 6 Data, 1 Parity,			
	and 2 Punctuation Bits.	and 1 Punctuation Bit.			
. FIELD LIMIT	Word Mark	Word Mark			
ITEM LIMIT	Item Mark	(Record Mark?)			
RECORD LIMIT	Record Mark	(Group Mark?)			
INSTRUCTION FORMAT					
OPERATION CODE	One Character	One Character			
A-ADDRESS	2 or 3 Characters	3 Characters			
B-ADDRESS	2 or 3 Characters	3 Characters			
VARIANT	l or More Characters	l "d" Character			

NOTE: In this lesson (LESSON II H-200 Hardware) complete an entire page before proceeding. Check answers by referring to charts or illustrations.

l.	The	first	entry	shows	that	both	ma	chin	es	are	''char	acte	r or	iented.	. 11	In si	mpl	est ter	ms,	this
	means	that a	a singl	e mem	ory	locat	ion	can	bе	acc	es s ed	and	one	memo	rу	locat	ion	stores	one	six
	bit c	HARA	CTER	•																

- 2. The next two entries show that both machines store data and instructions of UARIABLE LENGTH. The number of memory locations require to store data or an instruction therefore equals the number of characters it contains.
- 3. Another similarity between the two machines is that the limit of a field in memory is defined with a work .
- 4. An important difference exists between the two machines in regard to defining a "Record" with a Record mark. The 1401 uses an additional character whereas the H-200 generates this punctuation as a part of the memory location storing a data character. Therefore the H-200 uses one less memory location than the 1401 each time a "Record" is defined.
- 6. In designating the limit of a field, both machines use a word mark. However, the H-200 has one more the function of data as an trem is possible. It should be noted that the Honeywell Item Marks and Record Marks do not have a direct correspondence with 1401 Record and Group Marks.
- 8. The final point of comparison in the chart at the left was pointed out earlier as it pertained to peripheral instructions. The H-200 only requires two peripheral instructions (PCB and PDT) because they may be further specified as required by appending one or more

 UNKIANT CHARCTER.

Your EASYCODER notes and the preceding chart have shown several programmer oriented H-200 features that are similar to your previous system. Concurrently, a few H-200 features were introduced which enable more efficient and more effective operation. What has not been indicated is the extent of H-200 superiority when both design and performance of the two systems are compared. The table below makes this comparison and it should also suggest some areas that invite your further study to take full advantage of H-200 capability.

INTERNAL SPEED	H-200	1401		
Cycle Time (microsec.)	2	11.5		
A & B→B (5 char.)	44	230.0		
,		207.0		
Compare A:B (5 char.)	34			
Instructions/Second	25,000	4,600		
CONTROL MEMORY				
Access Time	250 nanoseconds (billionths)			
MAIN MEMORY				
Minimum Maximum Expandable Addressing Indirect Addressing Arithmetic	2000 characters 32,000 characters + YES Binary YES Decimal and Binary	1400 16,000 NO Decimal NO Decimal		
Sequence Counter External Interrupt Index Registers	3: Sequence, Cosequence, Interrupt Counter YES 6	1 NO 3		
PERIPHERAL SIMULTANEITY	A SIMULTANEITY Multiple Read-Write-Compute. Up to four peripheral transfer operations together with computing.			
I/O DEVICES	Up to 16 input or output controls together with their devices. May be attached in any combination e.g. up to 64 magnetic tapes etc.	Maximum: One card reader, one printer, six magnetic tapes.		

Page 23 illustrates many possible configurations in which the H-200 may operate. The following pages show a simplified H-200 Environments illustration on which you will draw lines as connecting wiring and also refer to the illustration to answer questions.




Figure 2. H-200 Configurator




Figure 3. H-200 Environments

(Refer to Figure 3. to answer the following questions.)

1.	An important H-200 feature provides sim	ultaneous peripheral oper	ation s togethe	r with comput	ing. (Shown 1	between the
	central processor and input/output trunks.)	This feature is known as	INPUT' /	OUTPUT	TRAFFIC	CONTROL

2. The times illustrated denote that each Read/Write Channel (RWC) is granted 2 microseconds access to the central processor. Since there are three RWC's, each will have access to the central processor once out of every b microseconds.


If an input or output device is not sending or receiving information during a two microsecond RWC period, the time is allotted to the central processor. For example, the mechanical operations of card reading, card punching, and printing a line require: 75 milliseconds (Reading a card at the rate of 800 CPM) 240 milliseconds (Punching a card at the rate of 250 CPM)

67 milliseconds (Printing a line at the rate of 900 LPM)

However, for these three operations, transfer of information either to or from the central processor and devices only requires a total of 19 milliseconds. Because of RWC Traffic Control computations are performed by the central processor during 73% of the time, even when maintaining full rated speeds of: 800 CPM Reading

250 CPM Punching 900 LPM Printing

- Note that peripheral devices may be connected to either _ INPW or OMPW trunks. Rather than having devices permanently connected to the central processor, they are alternately attached by a Read/Write Channel.
- While eight optional (015) input or output trunks are available, your present concern will be with the basic eight trunks 4. -2 -2 -3 in the figure above.
- 5. The number of a trunk should contain two digits. (The second digit identifies the trunks from 0 to 3 as in the figure.) The first digit denotes whether the trunk is being used for INPUT or OUTPUT. Whether a trunk is input from a device or output of the central processor to a device depends upon the type equipment attached. Assigning these first digits to denote input or output for various devices is explained on the next page.



26

Figure 4. H-200 Environments


- If the peripheral equipment provides input to the C. P., such as a card reader, the first digit of the trunk designation with An input output device, such as a magnetic tape control unit, must be attached to two trunks; one should be a "4." If the peripheral equipment receives output from the central processor, such as a printer, denoting output. ٥ denoting input and one with a first digit of should be a "0." first digit of
- The following trunk assignment may be followed for standardization, if desired: ;

00	40	41	01	02
Magnetic Tape (Output)	(Input)	Card or Paper Tape Reader	Card or Paper Tape Punch	High Speed Printer

If you know the configuration of your H-200 system, draw lines (as connecting wiring) from the appropriate control units selected input or output trunks in Figure 4. above. Properly designate the first trunk digit to denote input or output.

If you are not aware of the H-200 configuration with which you will be working, simply assign the eight trunks to selected units, then draw lines and designate appropriate first digits as described in #1 above.

The lines drawn in #2 above represent electrical wiring and as such are an installation concern. The programmer is involved with specifying an input or write channels is on a demand basis. If one or more RWC does not require These trunk designations and RWC assignments are accomplished when peripheral program instructions are written. Time sharing of main memory by read/ access to memory, the unrequired portions of the time sharing cycle are used by the central processor. Complete the times in this illustration. output trunk (00, 40, etc.) and assigning a READ WRITE CHANNEL. 3,




In this sample configuration, a programmer would specify (with PDT VARIANTS) the following RWC's and I/O trunks for a:

Card Read Instruction: RWC # 1/O TRUNK 4/1

Card Punch Instruction: RWC # 1/O TRUNK 0/1

The programmer can change RWC assignment to other devices whenever desired by simply using another VARIANT control character in the peripheral instruction.







Figure 5. Basic Input/Output Data Path




Each cycle is two microseconds in duration; therefore, a device connected to the main memory via an RWC is guaranteed access to the memory once every six microseconds.

Figure 6. Symbolic Representation of Input/Output Traffic Control

AUXILIARY READ/WRITE CHANNEL

An auxiliary read/write channel (RWC 1') is available as an optional feature. In systems equipped with this option, up to four peripheral data transfer operations can be performed simultaneously with computing. It is called an auxiliary channel because of the manner in which it is granted access to the main memory by the traffic control. RWC 1' and RWC 1 are connected to an alternator. Every six microseconds the alternator switches to allow one of these two channels access to the main memory. By alternating between the two channels, each is allowed access to the memory once every 12 microseconds. Note that RWC 2 and RWC 3 are still guaranteed access to the memory once every six microseconds.





Two complete series of magnetic tape equipment are offered for use with the Honeywell 200: the 204B series units process one-half inch tape, while the 204A series units process three-quarter inch tape. Both 203B controls for one-half inch tape units and 203A controls for three-quarter inch tape units can be included in the same system. The characteristics of the two series of tape equipment are summarized below.

MAGNETIC	TAPE SPECIFICATION	ONS
_		

		3/4 In	ch	1/2 Inch				
Tape Unit	1.	2.	3.	1.	2.	3.	4.	
READ-WRITE SPEED Inches per Second	60	120	120	36	80	120	150	
RECORDING DENSITY Characters per Inch	533	533	740	200 556 800	200 556	200 556	200 556	
TRANSFER RATE Character per Second	32,000	64,000	88,800	7,200 20,000 28,800	16,000 44,400	24,000 66,700	30,000 83,300	
REWIND SPEED Inches per Second	180	360	360	108	240	360	360	
INTER-RECORD GAP	. 67"	. 67"	. 67"	. 45"	. 6"	. 7"	. 75"	
DATA FORMAT		Honeywe			V	ariable		
CHECKING FEATURES	frame and channel parity checks and Orthotronic Control			checl	nd channe ks for read d after w	ad; and		

The Honeywell 200 uses two basic peripheral instructions for all input-output operations on all devices. Using these instructions, the programmer may instruct the tape unit to read forward, write, backspace and rewind. In addition, tape units may be read backward, a feature not available in most other small computer systems. The utilization of 3/4-inch and 1/2-inch magnetic tape makes the Honeywell 200 compatible with a wide range of computers.

The ability to perform tape operations simultaneously is enhanced by the fact that the central processor is involved in a tape read or write operation during only two microseconds per character transferred. The proportion of available central processor time during a data transfer interval shared with a tape read or write operation ranges from 82.2% to 98.6%, depending upon the data transfer rate of the tape unit being used. A typical tape processing interval is shown in the illustration below.

PROCESSING INTERVAL SHARED WITH TAPE OPERATION 0 ms 132.5 ms 7.5 ms Begin Data Data transfer crossing transfer ends gap begins DEVICE: Model 204B-3 magnetic tape unit. OPERATION: Read or write a 2000-character record at a density of 200 characters per inch. CENTRAL PROCESSOR TIME REQUIRED: 4 milliseconds (3.0% of entire processing interval).

CHARACTERISTICS	MODEL 204B-1, 2 TAPE UNITS	MODEL 204B-3,4 TAPE UNTIS	MODEL 204B-5 TAPE UNITS	MODEL 204B-6 TAPE UNITS				
CONTROL	MODEL 203B-1 TAPE CONTROL		MODEL 203B-2 TAPE CONTROL					
TAPE	Reels of approx. 2400 f	Reels of approx. 2400 fit. of 1/2-in. Mylar 1-base, oxide-coated tape.						
DATA FORMAT	Variable-lenght records at 556 or 200 per inch c	Variable-length records separated by short or 3/4-inch gap. Records consisting of 6-bit characters spaced at 556 or 200 per inch can be read. Normally writes at 556 char/in., but can write at 200 char/in.						
PROGRAMMED OPERATIONS		Read forward, write forward, backspace one record, rewind, rewind and release, and erase, optional read backward and capability to translate between card images in IBM even-parity tape code and H-200 machine code.						
TRANSPORT	Pneumatic capstans and	tape brakes.						
CROSS GAP TIME Short gap 3/4 inch gap	0.45 in 12.5 ms 20.8 ms	0.60 in 7.5 ms 9.4 ms	0.70 in 5.8 ms 6.3 ms	n/a 5.0 ms				
READ/WRITE SPEED	36"/sec.	80"/sec.	120"/sec.	150"/sec.				
DATA TRANSFER RATE (NOMINAL) 556 char/in. 200 char/in.	20,000 char/sec. 7,200 char/sec.	44,400 char/sec. 16,000 char/sec.	66,700 char/sec. 24,000 char/sec.	83,300 char/sec. 30,000 char/sec.				
REWIND SPEED	108"/sec.	240"/sec.	360"/sec.	360"/sec.				
SIMULTANEITY	Simultaneously compute and perform three tape operations: read or backspace-write-rewind-compute. Reading or writing engages central processor for only 2 microseconds per character transferred. Central processor is available for other operations during 83.3 to 98.6% of transfer interval shared with tape unit, depending upon data transfer rate.							
INPUT/OUTPUT AREA	Any main memory area.							
DATA PROTECTION	Write/protect ring and manual protect switch prevent destruction by unintentional write. While writing, TCU generates even or odd frame parity and even channel parity. Checks: Writing Immediate read back and check of information written. Reading Frame and channel parity checks. Failure of any check automatically sets a program-accessible indicator.							
TRUNKS	A tape control requires	one input trunk and one output	t trunk.					
MAX. NO. OF UNITS PER SYSTEM	8 tape units per tape co	ntrol; 8 tape controls per syst	tem.					

Registered trademark of E. I. du Pont de Nemours and Company (Inc.)

Figure 7. Half-Inch Magnetic Tape Unit Characteristics




Figure 8. Data Transfer to Half-Inch Tape Segment


Answer and check these questions by referring to the chart and illustration on page 30.

- 1. An H-200-1401 "difference" is shown in the chart concerning "Cross Gap Time." H-200 magnetic tape can conserve space by using a short end of record gap of _.45 in., _.60 in., or _.10 in. depending on the type of tape unit. A switch on the tape control unit is engaged if compatability with the .75 inch interrecord gap of your previous system is desired.
- 2. A VARIANT character, selected by the programmer and written as part of a peripheral instruction, specifies whether frame parity (across the tape width) is to be odd or even. As shown in the illustration, the desired parity bits are to be appended by the tape unit in CHANNEL # 7.
- 4. One tape frame will contain a six bit character and the parity bit from the tape unit. It should be apparent from the number of channels shown, that RECORD MARK is not transferred from memory to tape.
- 5. The only manner in which punctuation could be considered as being transferred to tape is that a RECOLD mark in memory signals the tape unit to produce; a small void, then a check frame, and then the END of RECORD FAP.

Your previous system employed a GROUP mark on tape to facilitate transfer of only part of a tape record to memory. Similarly, an H-200 programmer may place a record mark in a predetermined memory location. This record mark stops transfer from tape to memory when the desired portion of a record has been read in. Check the answer to the following question by continuing to page 32.

6. Assume that the characters shown on tape in Figure 8. are to be read into memory starting at location address #450. If a record mark is placed in #454, what characters will be transferred from the tape?

(450	451	452	453	454	455	456	457
{	3	.2	5	15	<u> </u>			



(Answer to question #6 on the preceding page.)

NOTE: When transferring from memory to tape, the character in the memory location with a record mark is NOT written on the tape.


When transferring from tape to memory, a character WILL be sent into the memory location containing record mark punctuation. This is shown in the illustration above.

LESSON III • H-200 CENTRAL PROCESSOR

				SOURCE TO SUPPLIE AND ADDRESS OF THE
				in the second se
				And in the second second
				A STATE OF THE STA
			, , ,	Control of the contro
				- April of the state of the sta
				ej Gmedijske Tegidare Sij
	1			or former to proper a training to a
				dedicate at a second
				Marie Bank Communication
				5. Transferral Ko asattems
				in file and the section is

The H-200 Central Processor

The Model 201 Central Processor is the computing and control center of the H-200 system. It houses the circuitry for arithmetic and logical operations, the high-speed magnetic core memory, the operator's control panel, and several special-purpose control elements such as read/write controls, etc. Functionally, the central processor is divided into three units: arithme-



tic, control, and storage. The arithmetic unit performs such operations as addition, subtraction, comparison, etc. The control unit directs the operation of the entire system: it controls the flow of information within the central processor; it controls the flow of information between the central processor and all input/output devices; it monitors the time sharing of the system to insure maximum operating efficiency; it selects, interprets, and controls the execution of all instructions; and it governs address selection within the high-speed memory. The storage unit provides magnetic core storage for the instructions and operands which the central processor uses in processing a particular program segment. It also provides storage for the new data which results from the operations performed by the central processor.




Figure 9. Logical Division of the Central Processor

	BASIC MEMORY - 2,048 character locations.				
WORDS PARITY	ADDITIONAL MEMORY - One 2,048-character module and additional 4,096-character modules.				
RECORDS PUNCTUATION B PUNCTUATION	PROCESSING UNIT - Six-bit character. Variable-length groups of consecutive characters form instruction and data fields.				
A B CHARACTER	INSTRUCTION FORMAT - Variable. Typical configuration: operation code, two addresses, and variant character.				
4 STORAGE	ADDRESSING MODES - Direct, indirect, indexed.				
2 0	INDEX REGISTERS - Six, each capable of storing three six-bit characters.				
A MAIN MEMORY LOCATION	MEMORY CYCLE - Two microseconds to read and restore one character.				
	MEMORY CAPACITY — 16 control registers, each capable of storing the address of a character position in the main memory.				
	CONTROL REGISTERS — Basic configuration: two operand-address registers, two instruction address registers, and up to eight read/write channel counters.				
	ACCESS TIME - 0.25 microseconds.				
CONTROL MEMORY	MEMORY CYCLE - 0.5 microseconds.				
	OPERATIONS - Decimal arithmetic, binary arithmetic, logical operations.				
	TYPICAL OPERATING SPEEDS 5-digit decimal add (A + B → B) 44 microseconds.				
ARITHMETIC UNIT	5-digit compare (A:B) 34 microseconds.				
	PARITY CHECKING — One parity bit with each character stored in memory.				
	PROGRAM CONTROL - Sequential selection, interpretation and execution of all stored program instructions.				
CONTROL UNIT	CONTROL PANEL - Control and display functions.				
	READ/WRITE CHANNELS - Three channels standard; auxiliary channel optional. I/O instructions designate channel connections.				
	INPUT/OUTPUT TRUNKS - Basic configuration of eight input or output trunks; expandable by eight input or output trunks.				
INPUT/OUTPUT TRAFFIC CONTROL	PERIPHERAL SIMULTANEITY — Up to four peripheral transfer operations simultaneous with computing.				

Figure 10. Summary of Central Processor Characteristics

1.	Figure 10. states that basic H-200 memory contains characters (memo-
	ry locations). This number of memory locations can be expanded by a first module of
	2048 characters then additional modules of 4096 characters.
	TURN THE PAGE TO CHECK YOUR ANSWERS.
	
5.	Besides the six cores required to store a CHARACTER, three additional cores are
	incorporated in each H-200 memory location. You are already familiar with the single
	core used for $parameter $ checking. In H-200 terminology, the other two cores are re-
	ferred to as Puctuation cores and are used for the separation of RECORD,
	ITEM, WOILDS.
	•
9.	The H-200 assures accuracy of storage by checking for ODD parity each time a
,,	character is read from memory. An error would be indicated if "bad" parity (an EVEN
	total of character "!" bits plus parity bit) should even occur.
	Does the memory location below contain good or bad parity?
	PARITY IM WM CHARACTER
	0 0 1 1 0 0 1 1 0
13.	It is often convenient to transfer words pertaining to the same subject into adjacent
	memory locations. They may then be treated as an ITEM. An Tiem is defined as one
	or more related WORD stored in ADTACENT memory LocATION. It is
	represented in illustrations by UNDER LINING the high order or low order
	character as desired.
17.	This mark, Q , is a combination of word and item mark symbols and is known
	as a Rec/kg mark. This punctuation is formed by using both punctuation cores in
	the first memory location following the RIGHTMOST character to be transferred to a pe-
	ripheral device. Character by character transfer proceeds from LEF1 to RIGHT
	until the Record mark is sensed.

l.

 $\begin{array}{c} \text{BASIC - } \underline{2048} \text{ MEMORY LOCATIONS} \\ \text{FIRST MODULE - } \underline{2048} \text{ MEMORY LOCATIONS} \\ \text{ADDITIONAL MODULES-4096 MEMORY LOCATIONS} \end{array}$

5.

CHARACTER
PARITY
PUNCTUATION
WORDS, ITEMS, RECORDS

9.

EVEN

THE MEMORY LOCATION CONTAINED "GOOD" PARITY BECAUSE THE TOTAL OF CHARACTER "1" BITS PLUS THE PARITY BIT WAS ODD. PUNCTUATION BITS ARE $\underline{\text{NOT}}$ TOTALED IN A PARITY CHECK.

13.

ITEM
WORDS
ADJACENT
LOCATIONS
UNDERLINING

17.

O RECORD LEFT (HIGH ORDER) - RIGHT (LOW ORDER) RECORD

2.	Core memory units are composed of planes of cores stacked in sufficient number to accommodate the 6 bit character format plus 2 word separation bits and 1 parity bit. The basic H-200 has 9 planes of 32 x 64 cores. This configuration provides $\frac{2 \circ 4 \circ 5}{(32 \times 64)}$ memory
	locations 9 cores in depth.
6.	The first six cores of a memory location are used for storage of any alphanumeric
·	designate a word, item, or record. The ninth core represents the <u>Printery</u> bit used to check accuracy of bit storage.
10.	A programmer or operator can check the contents of a memory location by observing
	the CONTENTS lights buttons on the central processor control panel. An illuminated
	Which bit is not shown by a CONTENTS light button?
14.	A word mark is used with the H-200 in the same manner as in the 1401. It is placed
	in the high order (leftmost) memory location of an instruction or data word where it:
	l. Indicates the beginning of an instruction.
	2. Defines length of a data word.
	3. Stops instruction execution.
	(This frame does not require a written answer.)
18.	A RECORD MARK O is placed in the memory location following the Character to be transferred. Record transfer to a peripheral device terminates when a Record is sensed.
	The following frame asks you to properly draw the punctuation above and also to
	draw circles for week marks and underlines for Tree marks.

2.		
	2048	
6.		
	CHARACTER PUNCTUATION PARITY	
10.		
	PARITY	
14.		
	NO ANSWER REQUIRED	
18.		
	~ RECORD MARK following RIGHTMOST character	

 \bigcirc - WORD MARK \underline{X} - ITEM MARK

- 3. The basic H-200 core martrix provides 2048 memory locations. To be capable of storing one character plus two word separation bits and one parity bit, each location must be 9 cores deep.
- 7. State the name or purpose of each core or group of cores in an H-200 memory location.



- 11. H-200 punctuation is also different in the rather obvious respects that the 1401 cannot designate items and a 1401 "record" requires a special character in an additional memory location. In the H-200, setting a word mark makes the word mark core a "1".

 To set an item mark, the TEM MARK core is made a "1". Making both cores "1's" produces an H-200 RECORD MARK.
- 15. Item marks are most commonly set in the low order (rightmost) memory location of a data word. Consequently, items are usually retrieved or transferred character by character from HIGH order to Low order until the TTEM marked character has been retrieved.
- WORD 19. WORD ITĚM, RECORD 142 143 144 145 146 150 **ADDRESS** 147 148 149 ➂ \triangle ㉑

What memory location would be addressed to:

- 1. Retrieve word 456? 149 2. Transfer item 123 456? 149
- 3. Transfer the record to peripheral device? 142

2048

7.

PARITY

(ACCURACY CHECKING)

(SEPARATION OF WORDS, ITEMS, RECORDS)

CHARACTER

PUNCTUATION

(STORAGE)

11.

ITEM MARK RECORD MARK

15.

 $\begin{array}{ll} HIGH \ order \ to \ LOW \ order \\ ITEM \end{array}$

NOTE: THE DIRECTION OF RETRIEVAL WOULD OF COURSE BE REVERSED IF THE ITEM MARK WERE IN THE HIGH ORDER POSITION.

141	142	143	144	145	146	147	148	149	150
Z	A	В	1	2	3	4	5	6	<u>×</u>

- 1. Address 149 to retrieve word 456.
- 2. Address 144 to transfer item 123 456.
- 3. Address 142 to transfer the entire record.

4.	H-200 magnetic core memory provides high speed-one millionth of a second-random
	access to a memory location. Your previous system gained access to a memory location
	five times slower than the H-200. Additionally, a 1401 memory location only stores 8 bi-
	nary digits because it contains 8 cores. The H-200 can store 9 BINARY DIGIS
	because it has 9 coxes per memory location.

8.	A 1401-H200 ''dif	ference" should be noted at this point concerning parity chec	king
	and punctuation cores.	The H-200 does NOT include punctuation bits in its parity c	heck.

"Good" parity is shown if the total of <u>character</u> "1" bits and the parity bit equals an ODD number. When a character is written into memory, the parity core is magnetized as a "1" or "0" to produce an <u>foo</u> total with the character "1" bits.

12. With your previous sytem, a word mark was shown in illustrations by underlining the proper character. H-200 illustrations use a circle around a character to represent a word mark. An underlined H-200 character represents the punctuation unique to the H-200 and therefore signifies an Tem Missia.

16. A word or item mark core is used when the character is at the limit of a word or item. As shown below, _____ mark cores are used in addresses ____ and ___.

The _____ mark core is used in address _____.

94	95	96	97	98	99	100
В	С	D	E	F	G	H

20. The preceding frames can be summarized by completing the blanks below and by drawing punctuation symbols for the X's.

FORMAT	SYMBOL	LOCATION	RETRIEVAL ADDRESS
WORD	⊗	HIGHORDER	LowORDER
ITEM	x	or Low ORDER	Lowdrder or HICHORDER
RECORD	⊗	LOW ORDER FOLLOWING LAST CHARACTER TRANSFERRO	HS4+ORDER

9 BINARY DIGITS

9 CORES

(Return to page 37, frame 5.)

8.

ODD

(Return to page 37, frame 9.)

12.

ITEM MARK

(Return to page 37, frame 13.)

16.

WORD 94 97 ITEM 100

(Return to page 37, frame 13.)

20

FORMAT	SYMBOL	LOCATION	RETRIEVAL ADDR	ESS
WORD	\otimes	HIGH ORDER	LOW ORDER	
ITEM	X	HIGH ORDER or LOW ORDER	LOW ORDER or HIGH ORDER	
		FOLLOWING LAST		
RECORD	$\underline{\otimes}$	CHARACTER TRANSFERRED	HIGH ORDER	


(Continue to page 45.)

LESSON IV

PART I. NUMBERING SYSTEMS

AND

PART II. HONEYWELL ALPHANUMERIC CODE



BINARY, OCTAL, AND DECIMAL EQUIVALENTS

BIN.	OCT.	DEC.	BIN.	OCT.	DEC.
0	0	0	10000	20	16
1	1	1	10001	21	17
10	2	2	10010	22	18
11	3	3	10011	23	19
100	4	4	10100	24	20
101	5	5	10101	25	21
110	6	6	10110	26	22
111	7	7	10111	27	23
1000	10	8	11000	30	24
1001	11	9	11001	31	25
1010	12	10	11010	32	26
1011	13	11	11011	33	27
1100	14	12	11100	34	28
1101	15	13	11101	35	29
1110	16	14	11110	36	30
1111	17	15	11111	37	31

Figure 11. Binary Representation

POWERS OF 2

	· Bro Or B
n	2n
0	1
1	2
2	4
3	8
4	16
5	32
6	64
7	128
8	256
9	512
10	1 024
11	2 048
12	4 096
13.	8 192
14	16 384
15	32 768

- 1. Just as different languages can express the same meaning, different numbering systems have the capability of expressing the same quantities. To aid in understanding and using numbering systems adaptable to electronic computers, it is beneficial to first review the familiar decimal system.

25. The most commonly used method of decimal to binary conversion is the remainder method. The decimal number is divided by two and that quotient and all succeeding quotients are in turn divided by two. The remainders of each division must be 1 or 0 and these make up the bits of the binary number with the <u>final remainder the most significant digit</u>. Using the decimal 13, the remainder method is illustrated below.

$$\frac{6}{(2/\overline{13} R = 1)} \frac{3}{(2/\overline{6} R = 0)} \frac{1}{(2/\overline{3} R = 1)} \frac{0}{(2/\overline{1} R = 1)} = 1101 \text{ binary}$$

37. Complement the subtrahend of the binary subtraction problems listed below.

101111 1110111 1110111 100101 ans. 0100010 ans.

49. Using the powers of the base 8, convert the following octal numbers to their decimal equivalent.

 $6540_8 = 235_8 = 11_8 = 77_8 =$

NO ANSWER REQUIRED

13.

l BINARY

25.

NO ANSWER REQUIRED

37.

ž

011010 1011101

49.
$$6 \times 8^{3} = 3072$$

$$5 \times 8^{2} = 320$$

$$4 \times 8^{1} = 32$$

$$0 \times 8^{0} = 0$$

$$3 \times 8^{1} = 24$$

$$5 \times 8^{0} = \frac{5}{157}$$


$$1 \times 8^{1} = 8$$

$$1 \times 8^{0} = \frac{1}{9}$$

$$7 \times 8^{0} = \frac{7}{63}$$

2.	Peculiar to each numbering system is the base (or radix) and the number of digits
	used in that system. The base or radix of the system indicates the number of digits
	used. The decimal system, with a base of ten, uses 10 different digits.

14. A binary number is represented by a series of l's and 0's called 'bits' (a contraction of binary digits). Using light bulbs to represent the binary number 1101, which bulbs would be on and which ones would be off?



26. In the previous example, decimal 13 was converted to binary 1101. To prove this answer, convert binary 1101 to decimal by using powers of two.



38. After complementing the subtrahend, the next step is adding the complemented number to the minuend. Complement and add in the following problems.

101010 = 101010 111011 = 111011 -010101 -100011 -100011


50. For decimal to octal conversion, the easiest approach is the remainder method explained in decimal to binary conversion. A division of 8 is used instead of 2. Remember, the last remainder is the most significant digit of the total number.

Convert 77₁₀ to its octal equivalent.

ANS.

10

14.



26.

$$\frac{(1 \times 2^3) + (1 \times 2^2) = (0 \times 2^1) + (1 \times 2^0) = 13}{(1 \times 8) \quad (1 \times 4) \quad (0 \times 2) \quad (1 \times 1)}$$
8 4 0 1

38.

1158

$$8/\frac{1}{1}$$
 R=1
8/ $\frac{9}{7}$ R=1
8/ 77 R=5

3.	The numbers of the decimal system are 0, 1, 2, 3, 4, 5, 6, 7, 8, and 9. The	
	ghest number represented by a single digit in a system will be one less than the RASEGERED	31

27. Remember, the <u>last remainder is the most significant digit</u> in the binary number when converting decimal to binary by the remainder method. To ease in applying this rule, division can be solved thus:

$$\begin{array}{ccc}
2 / \overline{1} & R = 1 \\
2 / \overline{3} & R = 1 \\
2 / \overline{7} & R = 1 \\
2 / \overline{15} & R = 1 \\
2 / \overline{30} & R = 0
\end{array}$$

What is the binary number?

39. The previous problems were:

101010	101010	111011	111011
-010101	+101010	- <u>100011</u>	+011100
	1010100		1010111

It is apparent these answers are not correct. In both cases, the answer contains more digits than the minuend. One additional step is required.

51. Convert the following decimal numbers to their octal equivalent.

3. BASE (RADIX) 15. PUNCHED NOT PUNCHED 27. 11110 39. NO ANSWER REQUIRED

 $786_{10} = 1422_8$

888₁₀ = 1570₈

 $8_{10} = 10_8$

8810 = 1308

	A peculiarity of a positional number system is the manner in which we record the
	digits. The number 10 is quite different in value than 01 although the same digits are
	used. The difference in value is determined by the PostatoN of the digits in the
	whole number.
16.	The highest are two state devices listed in the previous statement are adoptable to
10.	The bistable or two state devices listed in the previous statement are adaptable to
	the BINARY numbering system. Since the position of the digits 0 and 1 determine
	their value, this system, like the decimal system is also a PASITIONAL
	numbering system.
28.	Convert the following decimal numbers to binary numbers using the remainder
	method.
	11 =
	51 =
	51 =
	51 =
	51 =
	51 =
40.	51 =
40.	The last step is called "end around carry."
40.	51 =
40.	51 =
40.	51 =
40.	The last step is called "end around carry." 101010
40.	The last step is called "end around carry." 101010
40.	The last step is called "end around carry." 101010
40.	The last step is called "end around carry." 101010
	The last step is called "end around carry." 101010
	The last step is called "end around carry." 101010 101010 111011 111011 -010101 101010 -100011 011100 1 010100 101010 Rule for end around carry: THE 1 IN THE HIGH ORDER POSITION (MOST SIGNIFICANT DIGIT). CONVERT THE PROBLEMS TO DECIMALS AND CHECK THESE ANSWERS.
40.	The last step is called "end around carry." 101010 101010 111011 111011 -010101 101010 -100011 011100 1 010100 1 101010 1 101010 1 100011 1 1000 Rule for end around carry: THE 1 IN THE HIGH ORDER POSITION (MOST SIGNIFICANT DIGIT) IS ADDED TO THE 2° POSITION (LEAST SIGNIFICANT DIGIT). CONVERT THE PROBLEMS TO DECIMALS AND CHECK THESE ANSWERS.

POSITION

BINARY POSITIONAL

28.	11 = 1011	51 = 110011	358 = 101100110	
	$ \begin{array}{ccc} 0 \\ 2 / \overline{1} & R = 1 \\ 2 / \overline{2} & R = 0 \end{array} $	$ \begin{array}{ccc} 0 \\ 2/\overline{1} & R = 1 \\ 2/\overline{3} & R = 1 \end{array} $	$ \begin{array}{ccc} 0 \\ 2/\overline{1} & R = 1 \\ 2/\overline{2} & R = 0 \end{array} $	
	$2/\frac{2}{5}$ R = 1 2/11 R = 1	$2/\frac{3}{6} R = 0$ 2/12 R = 0	$2/\frac{2}{5}$ R = 1 2/11 R = 1	
	· <u></u>	$2/\overline{25}$ R = 1 2/51 R = 1	$\frac{2}{2} \frac{1}{22} R = 0$ $\frac{2}{44} R = 0$	
			2/89 R = 1 2/179 R = 1	
			$2/\overline{358}$ R = 0	
40.	101010 = 42		111011 = 59	
	$\frac{-010101}{10101} = \frac{-21}{21}$		$\frac{-100011}{11000} = \frac{-35}{24}$	
	10101 - 21		11000 - 24	

^{52.} The base or radix of a numbering system indicates the number of digits used in that system, also the highest number represented by a single digit in any system is one less than the base. Binary has a base of 2 and the highest single digit is 1. Two does not exist in this system. Octal has a base of 8 and the highest single digit is 7. Nine does not exist in the Octal system.

5.	Characteristic of a positional numbering system is that the value of each position					
	in a multidigit number represents a specific power of the base. In the decimal system, the positions to the left or right of the decimal point increase or decrease by powers of					
	•					
_						
17.	Since binary is a numbering system with a base of two, positional value of	digits				
		digits				
	increase or decrease by powers of TWV .					
	•					
29.	Elementary to converting binary to decimal would be the construction of a simple					
	graph of the powers of two.					
	2^9 2^8 2^7 2^6 2^5 2^4 2^3 2^2 2^1 2^0					
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					
	With the binary number 1 0 1 1 0 1 1 0 0 1 entered in the chart, we need on	=				
	the powers of two to arrive at the decimal equivalent. What is the decimal equiv	valent? <u> </u>				
	What is the largest decimal number that could be represented in this chart?	023.				
41.	Using the complementation and end around carry method solve this problem	m.				
	SUBTRACT B FROM A. STEP #1 COMPLEMENT B					
	A. 101011 A. 101011					
	B. 011101 B					
	STEP #2 ADD A, AND B COMPLEMENT					
	A. 101011					
	В.					
	ANS(STEP #3 NEXT FRAME)					
53.	Define base or radix and positional numbering systems.					
	Define save of radix and positional numbering systems.					
						
		<u> </u>				

10

17.

 ${\tt TWO}$

29.

729

1023

THE LARGEST QUANTITY REPRESENTED BY A SERIES OF 1 BITS WILL ALWAYS BE ONE LESS THAN THE NEXT HIGHER POWER OF 2.

41. STEP #1

101011

100010

STEP #2

101011

100010

1001101

53. BASE OR RADIX INDICATES THE NUMBER OF DIGITS IN THE SYSTEM. THE POWER OF THE BASE IS DENOTED BY THE POSITION OF THE DIGIT.

30. The basic operation performed in the arithmetic unit of the central processor is

CALCULATION. Consequently, any numbering system compatible with electronic data processing must have the quality to permit calculation.

42. Continuing with the previous problem 101011 minus 011101.

	STEP	#1	STEP #2	STEP #3
	COMPLEM	IENTING	ADD	PERFORM END AROUND
				CARRY AND ADD.
Α.	101011	A. 101011	A. 101011	①_001101
В.	-011101	B. 100010	B. <u>100010</u>	1
			1001101 Ans	swer

Convert the original problem to decimal and check your answer.

- 54. It was mentioned that octal provides a shorthand method for dealing with binary numbers. To illustrate, first represent each of the 8 octal numbers as three bit binary numbers. If necessary, add zeroes to the left to make three bit binary numbers.
 - 0.=____4.=___
 - 1.=____5.=___
 - = 6.=
 - 3. = _____

 10^{4}

18.

30.

CALCULATION

42.

A.
$$101011 = 43$$

B.
$$011101 = \frac{29}{14} = 1110$$

$$6. = 110$$

7.	For clarity and comparison, a simple graph illustrating positional value in powers
	of the base ten and the literal description may be useful.

thousands	hundreds	tens	units
10 ³ or 1000	$10^{2} \text{ or } 100$	10 ¹ or 10	10 ⁰ or 1
"		and .	7

Record the decimal numbers 5347 and 3000 in the above graph, each digit in its proper value position.

19. Illustrated in a simple graph as used with the decimal system, the powers of two and positional values are easily determined.

Decimal Value Power	Sixteen 24	Eight 2 ³	Four 2^2	$\frac{\text{Two}}{2^{1}}$	Units 20
	,	6	70	00	1 .

Record the binary numbers 1101 and 10001 in the graph and determine the decimal equivalent. 1101 = 13 10001 = 17

31. Binary arithmetic follows the same general rules as decimal arithmetic except that base two tables are used instead of base ten tables. The following are the four basic rules of binary addition; 0+0=0, 0+1=1, 1+0=1, 1+1=0 plus a carry of 1.

EXAMPLE: Add 1011 + 1010

c c ("c" indicates a carry)

1011 =

 $\frac{1010}{10101} =$

Convert the binary numbers to decimal, add and check the result.

43. For practice and understanding, solve the following subtraction using complementation and end around carry.

1101011

10110

-1011110

-01001

ANS.

ANS.

55. Any binary number may be converted to octal by dividing it into groups of three bits starting at the right-most bit and then converting each group into its octal equivalent EXAMPLE: 100/111 = 478

To prove; convert the binary number 100111 and the octal number 47 to their decimal equivalents

1001112=

478 = _____

7.	thousands	hundreds	tens	units
	10^3 or 1000	10 ² or 100	10 ¹ or 10	10 ⁰ or 1
	5	3	4	7
	3	0	0	0

19.	SIXTEEN	EIGHT	FOUR	TWO	UNITS
	24	23	22	21	20
		1	1	0	1
	1	0	0	0	1

$$1011 = 11$$

$$1010 = 10$$

$$10101 = 21$$

55.
$$\frac{32 \ 16 \ 8 \ 4 \ 2 \ 1}{1 \ 0 \ 0 \ 1 \ 1 \ 1} = 32$$

$$\frac{4}{2}$$

$$\frac{7}{39_{10}}$$

$$\frac{1}{39_{10}}$$

$$\frac{47_8 = 39_{10}}{39_{10}}$$

- 8. As with any positional numbering system, each digit of a multidigit number can be expressed as that number times its power of the base. Example:

 4,968 is $(4 \times 10^3) + (9 \times 10^2) + (6 \times 10^1) + (8 \times 10^0)$. The sum of these numbers is the original multidigit number. Write the decimal number 6521 using powers of the base.

 (6 \times 10^3) + (5 \times 10^2) + (2 \times 10^2) + (1 \times 10^2)
- Each digit of a multidigit binary number can be expressed as that number times its power of the base 2. Example: 1011 is $(1 \times 2^3) + (0 \times 2^2) + (1 \times 2^1) + (1 \times 2^0)$. The sum of the individual digits is the decimal equivalent. Write the binary number 1111 using powers of the base and determine the decimal value. $(1 \times 2^3) + (1 \times 2^2) + (1 \times 2^1) + (1 \times 2^1) = 15$
- 32. As practice and to check accuracy, solve the following binary additions then convert to decimal and verify results.

1011

The complementing and end around carry steps work just as effectively with any numbering system. Using the 9s complement, the decimal subtraction problems below illustrate this fact. Complete the end around carry and add.

56. Convert the following binary numbers to octal numbers and the resultant octal numbers to their decimal equivalent.

OCTAL DECIMAL

101110 =

1001101 =

1111111111 =

$$(6 \times 10^3) + (5 \times 10^2) + (2 \times 10^1) + (1 \times 10^0)$$

20.

$$(1 \times 2^3) + (1 \times 2^2) + (1 \times 2^1) + (1 \times 2^0) = 15$$


32.

$$1111 = 15$$

$$\frac{1111}{1110} = \frac{15}{30}$$

$$\frac{11}{1110} = \frac{3}{14}$$

44.



9678

1256

$$101/110 = 56_8 = 46_{10}$$

 $1/001/101 = 115_8 = 77_{10}$
 $1/111/111/111 = 1777_8 = 1023_{10}$

9. One rule to be remembered which is applicable to <u>any</u> positional numbering system; any base (or radix) to the zero power equals one (1).

$$2^{0} = 1$$
, $8^{0} = 1$, $10^{0} = 1$, $16^{0} = 1$

- Binary 0 is equal to decimal 0 and binary one by itself is equal to decimal 1. Since binary is a system using a base of two and only digits 0 and 1, any quantity over one (1) requires a multidigit binary number. Decimal 2 written in binary is $\frac{10}{(1 \times 2^1) + (0 \times 2^0)}$.
- 33. Whenever a column generates more than one carry, a "c" is inserted in the next column for each carry. Each "c" is treated as a 1 in its column.

с с

- 45. Often a binary number may contain so many bits it becomes unwieldy and extremely difficult to communicate other than in the computer. Another positional numbering system is used to permit communication of binary numbers without resorting to a series of 1s and 0s. This "shorthand" system is the octal numbering system using the eight digits 0, 1, 2, 3, 4, 5, 6, and 7.
- 57. Convert the following decimal numbers to binary using the remainder method and then convert the binary results to octal numbers using the shorthand 3s method.

	BINARY	OCTAL
511 =		
426 =		
112 =		

NO ANSWER REQUIRED

21.

10

33.

	С
ccccc	cccc
10110	1011
1010	111
111011	1011
1011011	$1\overline{1101}$

45.

NO ANSWER REQUIRED

57.

- 10. Complexity of electronic circuitry necessary for utilizing the decimal system has resulted in a simpler two digit system for computer use. This system, having a base of two, must use the digits o and __.
- Binary numbers may be converted to decimal numbers quite easily by the positional notation method. Each position is assigned its value and the values are then added together. $1101 = (1 \times 2^3) + (1 \times 2^2) + (0 \times 2^1) + (1 \times 2^0) = 13$. 111011 is equal to:

Decimal equivalent

34. To facilitate computer subtraction, a method involving COMPLEMENTATION and END AROUND CARRY is used.

Convert the problem to decimal, perform the subtraction and compare your answer to the complementation and end around carry answer.

46. Each position within an octal number represents a specific power of the radix 8. What are the specific values (decimal) of the following powers of 8?

$$8^{0} = 1$$
 $8^{2} = 64$ $8^{1} = 6$ $8^{3} = 512$

58. The shorthand octal method of converting binary numbers is not by accident or coincidence. In the graph below you can readily see the interrelationship of each higher power of 8 to each third higher power of 2.

8^4	,		8 ³			8 ²			81			80
2 ¹²	2 ¹¹	2 ¹⁰	29	28	27	26	25	24	2 ³	22	21	20
4096			512			64			8			1

 $0 \ and \ 1$

22.

$$1 \times 2_{1}^{0} = 1$$

$$1 \times 2_{2}^{1} = 2$$

$$0 \times 2_{3}^{2} = 0$$

$$1 \times 2_{4}^{2} = 8$$

$$1 \times 2_{5}^{2} = 16$$

$$1 \times 2_{5}^{59} = Decimal equivalent$$

34.

$$- \frac{1101011}{1011110} = \frac{94}{13} = 1101$$

46.

$$8^{0} = 1$$
 $8^{2} = 64$ $8^{1} = 8$ $8^{3} = 512$

58.

NO ANSWER REQUIRED

11.	Just as the decimal system can express any quantity with ten digits, t	the <u>binary</u>
	system can express any quantity with the two digits 0 and 1.	

23. Convert the following binary numbers to their decimal equivalents.

$$10101 = \frac{2}{\sqrt{10011}}$$

$$101100110 = \frac{3}{\sqrt{9}}$$

The first rule in solving subtraction by addition -- THE COMPLEMENT OF A
DIGIT IS EQUAL TO ONE LESS THAN THE RADIX, MINUS THAT DIGIT. Following
this rule, the decimal system uses the 9s complement and binary uses the 1s complement.
Both 9 and 1 are one less than the base 10 and 2 respectively.

Example: The 9s complement of 6 is: 9 minus 6, or 3.

The 1s complement of 0 is: 1 minus 0, or 1.

What is the 9s complement of 632? (Complement each digit) _____.
What is the 1s complement of 1100?

47. Dealing with more than one numbering system can lead to confusion unless care is exercised. As examples, 236 could be either a decimal or octal number and 101 could be decimal, octal, or binary. If there is any room for doubt, a subscript must be appended to the number.

236 is an <u>scree</u> number.

236₁₀ is a <u>yearmar</u> number.

101₂ is an ____number.

59. As shown in your Easycoder notes, two arithmetic capabilities of the H-200 are:

(BA) BINARY PURTER CT

When these operations are explained, you will see that the preceding 58 frames have provided necessary background information about numbering systems.

 $0 \ and \ 1$

23.

10101 = 21

110011 = 51

101100110 = 358

35.

367

0011

47.

236₈ OCTAL

101₂ BINARY

 236_{10} DECIMAL

59.

BINARY ADDITION BINARY SUBTRACTION

A numbering systems background aids understanding of several areas besides arithmetic operations. Examples are: Deciphering control panel lights displaying binary address and memory location contents. Decoding octal portions of printed listings. Writing binary literals or constants on coding forms. Specifying six bit VARIANT characters with two digit octal.

12.	This two val	lue system	using 0 a	and l an	d called	the l	oinary num	berin	g syste	m, len	ds
	itself to computer	circuitry.	A comr	non exa	mple use	ed in	explaining	this t	two val	ue conc	ept
	is the light bulb.	The light b	oulb can	only be	in one of	two	states,	AN	_ or	der-	<u> </u>

24. As further practice in binary to decimal conversion, list the decimal equivalents of the following:

36. Complementing the subtrahend of a binary subtraction problem merely involves changing all ones to zeros and all zeros to ones. The ones complement of 0011101 is 1100010.

Complement the following:

48. In octal to decimal conversion, as with binary to decimal, each position is assigned its value of the power of the base and the values are added together. Thus, 356_8 is equal to: $3 \times 8^2 = \frac{100}{3} \times 10^{-10}$

$$5 \times 8^{1} =$$

$$6 \times 8^{0} =$$

$$TOTAL = 276$$

60. Quite often addresses are changed by the programmer from binary to decimal or from decimal to binary. These changes are most easily accomplished in the following sequences:

(BINARY TO DECIMAL) Convert Binary to Octal, then Octal to Decimal 1111111 2 778, 778 63 10

For DECIMAL TO BINARY, convert DECIMAL to 50 per then 0 convert to

ON or OFF

(Return to page 47, frame 13.)

24.	1010 = <u>10</u>	0100 = 4	
	1001 = 9	0001 = 1	
	0101 = _5	0011 = 3	
	0010 = 2	0110 = 6	
	0111 = 7	1000 = 8	_

(Return to page 47, frame 25.)

36.

01101 11011 00000

(Return to page 47, frame 37.)

48.
$$3 \times 8^{2} = 192$$

$$5 \times 8^{1} = 40$$

$$6 \times 8^{0} = 6$$

$$TOTAL = 238_{10}$$

(Return to page 47, frame 49.)

60.

DECIMAL (to) OCTAL, (then) OCTAL (to) BINARY
$$63_{10}^{-77}_{8}$$
, $77_{8}^{-11111111}_{2}$

Binary to octal and octal to binary can be accomplished without much difficulty. Decimal to octal and octal to decimal is simplified through use of the conversion tables on the following pages.

OCTAL - DECIMAL CONVERSION

Notice in the table at the right, that OCTAL numbers are shown as white digits on a black background. DECIMAL numbers compose the majority of the table as four digits and increase in seven columns from left to right.

OCTAL 0000 to 0777

LOW ORDER OCTAL DIGIT

0025 0033

0064 0065 0066

0000 0001 0002 0003 0004 0008 0009 0010 0011 0012 0016 0017 0018 0019 0020

0034

DECIMAL TO OCTAL CONVERSION:

Locate decimal number 27 in the table (0027).

Read to the left for the octal number (0030).

Read up from the decimal to determine the low order octal digit (3). Answer: 27₁₀=33₈


Leading zeros may be omitted.

OCTAL TO DECIMAL CONVERSION:

Locate octal high and low order digits.

Example: octal 1054 (1050, 4) = 556

The conversion tables on the following few pages may be removed for future reference. As practice in their use, convert the following:



0040 0041 0042 0043 0044 0045 0046 0047 0048 0049 0050 0051 0052 0053 0054 0055 0056 0057 0058 0059 0060 0061 0062 0063

0067

DECIMAL 0000 to 0511

0005

0068 0069 0070 0071

0006

0012 0013 0014 0015 0020 0021 0022 0023 0028 0029 0030 0031 0036 0037 0038 0039

(A) B	INARY	101	011
0	CTAL		
DEC	IMAL		

(C) OCTAL 6573 DECIMAL

(B) DECIMAI	. 4	0 9	5	(On	the	fourth	table.	.)
OCTAI	,							
BINARY	-		_					

(D) DECIMAL 2048
OCTAL
BINARY

Answers:

- (D) OCTAL 4000 BINARY 10000000000
- (B) OCTAL 7 7 7 7 BINARY 111 111 111 111
- (C) DECIMAL 3451
- (A) OCTAL 53 DECIMAL 43

OCTAL 0000 to 0777	DECIMAL 0000 to 0511	OCTAL 1000 to 1777	DECIMAL 0512 to 1023
0 1 2	3 4 5 6 7	0 1 2	3 4 5 6 7
0010 0008 0009 0010 0020 0016 0017 0018 0030 0024 0025 0026 0040 0032 0033 0034 0050 0040 0041 0042 0060 0048 0049 0050 0056 0057 0058		1010 0520 0521 0522 1020 0528 0529 0530 1030 0536 0537 0538 1040 0544 0545 0546 1050 0552 0553 0554 1060 0560 0561 0562 1070 0568 0569 0570	0555 0556 0557 0558 0559 0563 0564 0565 0566 0567 0571 0572 0573 0574 0575
0110 0072 0073 0074 0120 0080 0081 0082 0130 0088 0089 0090 0140 0096 0097 0098 0150 0104 0105 0106 0160 0112 0113 0114 0170 0120 0121 0122	0067 0068 0069 0070 0071 0075 0076 0077 0078 0079 0079 0079 0079 0079 0079	1110 0584 0585 0586 1120 0592 0593 0594 1130 0600 0601 0602 1140 0608 0609 0610 1150 0616 0617 0618 1160 0624 0625 0626 1170 0632 0633 0634	0611 0612 0613 0614 0615 0619 0620 0621 0622 0623 0627 0628 0629 0630 0631 0635 0636 0637 0638 0639
0210 0136 0137 0138 0220 0144 0145 0146 0230 0152 0153 0154 0240 0160 0161 0162 0250 0168 0169 0170 0260 0176 0177 0178 0270 0184 0185 0186	0131 0132 0133 0134 0135 0139 0140 0141 0142 0143 0147 0148 0149 0150 0151 0155 0156 0157 0158 0159 0163 0164 0165 0166 0167 0171 0172 0173 0174 0175 0179 0180 0181 0182 0183 0187 0188 0189 0190 0191 0195 0196 0197 0198 0199	1270 0696 0697 0698	0651 0652 0653 0654 0655 0659 0660 0661 0662 0663 0667 0668 0669 0670 0671 0675 0676 0677 0678 0679 0683 0684 0685 0686 0687 0691 0692 0693 0694 0695 0699 0700 0701 0702 0703
0310 0200 0201 0202 0320 0208 0209 0210 0330 0216 0217 0218 0340 0224 0225 0226 0350 0232 0233 0234 0360 0240 0241 0242 0370 0248 0249 0250	0203 0204 0205 0206 0207 0211 0212 0213 0214 0215 0219 0220 0221 0222 0223 0227 0228 0229 0230 0231 0235 0236 0237 0238 0239 0243 0244 0245 0246 0247 0251 0252 0253 0254 0255	1310 0712 0713 0714 1320 0720 0721 0722 1330 0728 0729 0730 1340 0736 0737 0738 1350 0744 0745 0746 1360 0752 0753 0754 1370 0760 0761 0762	0723 0724 0725 0726 0727 0731 0732 0733 0734 0735 0739 0740 0741 0742 0743 0747 0748 0749 0750 0751 0755 0756 0757 0758 0759 0763 0764 0765 0766 0767
0410 0264 0265 0266 0420 0272 0273 0274 0430 0280 0281 0282 0440 0288 0289 0290 0450 0296 0297 0298 0460 0304 0305 0306 0470 0312 0313 0314	0283 0284 0285 0286 0287 0291 0292 0293 0294 0295 0299 0300 0301 0302 0303 0307 0308 0309 0310 0311 0315 0316 0317 0318 0319	1410 0776 0777 0778 1420 0784 0785 0786 1430 0792 0793 0794 1440 0800 0801 0802 1450 0808 0809 0810 1460 0816 0817 0818	0787 0788 0789 0790 0791 0795 0796 0797 0798 0799 0803 0804 0805 0806 0807
0510 0328 0329 0330 0520 0336 0337 0338 0530 0344 0345 0346 0540 0352 0353 0354 0550 0360 0361 0362 0560 0368 0369 0370	0323 0324 0325 0326 0327 0331 0332 0333 0334 0335 0339 0340 0341 0342 0343 0347 0348 0349 0350 0351 0355 0356 0357 0358 0359 0363 0364 0365 0366 0367 0371 0372 0373 0374 0375 0379 0380 0381 0382 0383	1530 0856 0857 0858 1540 0864 0865 0866 1550 0872 0873 0874 1560 0880 0881 0882	0851 0852 0853 0854 0855 0859 0860 0861 0862 0863 0867 0868 0869 0870 0871 0875 0876 0877 0878 0879
0610 0392 0393 0394 0620 0400 0401 0402 0630 0408 0409 0410 0640 0416 0417 0418 0650 0424 0425 0426 0660 0432 0433 0434	0403 0404 0405 0406 0407 0411 0412 0413 0414 0415 0419 0420 0421 0422 0423 0427 0428 0429 0430 0431	1600 0896 0897 0898 1610 0904 0905 0906 1620 0912 0913 0914 1630 0920 0921 0922 1640 0928 0929 0930 1650 0936 0937 0938 1660 0944 0945 0946	0899 0900 0901 0902 0903 0907 0908 0909 0910 0911 0915 0916 0917 0918 0919 0923 0924 0925 0926 0927 0931 0932 0933 0934 0935 0939 0940 0941 0942 0943 0947 0948 0949 0950 0951 0955 0956 0957 0958 0959
0710 0456 0457 0458 0720 0464 0465 0466 0730 0472 0473 0474 0740 0480 0481 0482 0750 0488 0489 0490 0760 0496 0497 0498	0467 0468 0469 0470 0471 0475 0476 0477 0478 0479 0483 0484 0485 0486 0487 0491 0492 0493 0494 0495	1700 0960 0961 0962 1710 0968 0969 0970 1720 0976 0977 0978 1730 0984 0985 0986 1740 0992 0993 0994 1750 1000 1001 1002 1760 1008 1009 1010	0963 0964 0965 0966 0967 0971 0972 0973 0974 0975 0979 0980 0981 0982 0983 0987 0988 0989 0990 0991

ОСТА	L 200	00 to :	2777	DECIMAL		DECIMAL 1024 to 1535			OCTA	L 30	00 to 3	3777	DE	CIMAL	1536 to 2047		
	0	1	2	3	4	5	6	7		0	1	2	3	4	5	6	7
2000 2010 2020 2030 2040 2050 2060 2070	1056 1064 1072	1033 1041 1049 1057 1065 1073	1034 1042 1050 1058 1066	1035 1043 1051 1059 1067 1075	1052 1060 1068 1076	1037 1045	1054 1062	1039 1047 1055	3000 3010 3020 3030 3040 3050 3060 3070	1536 1544 1552 1560 1568 1576 1584 1592	1545 1553 1561 1569 1577 1585	1546 1554 1562 1570 1578 1586	1563 1571 1579 1587	1548 1556 1564 1572 1580	1541 1549 1557 1565 1573 1581 1589 1597	1542 1550 1558 1566 1574 1582 1590 1598	1543 1551 1559 1567 1575 1583 1591 1599
2100 2110 2120 2130 2140 2150 2160 2170	1096 1 1104 1 1112 1	1097 1105 1113 1121 1129 1137	1098 1106 1114 1122 1130 1138	1099 1107 1115 1123 1131 1139	1108 1116 1124 1132 1140	1101 1109 1117 1125 1133	1102 1110 1118 1126 1134 1142	1103 1111 1119 1127 1135	3100 3110 3120 3130 3140 3150 3160 3170	1632 1640 1648	1609 1617	1610 1618 1626 1634 1642 1650	1611 1619 1627 1635 1643 1651	1620 1628 1636 1644	1613 1621 1629 1637 1645 1653	1606 1614 1622 1630 1638 1646 1654 1662	1607 1615 1623 1631 1639 1647 1655 1663
2200 2210 2220 2230 2240 2250 2260 2270	1168 1 1176 1 1184 1 1192 1 1200 1 1208 1	1161 1169 1177 1185 1193 1201 1209	1162 1170 1178 1186 1194 1202 1210	1163 1171 1179 1187 1195 1203 1211	1164 1172 1180 1188 1196 1204 1212	1165 1173 1181 1189 1197 1205 1213	1166 1174 1182 1190 1198 1206 1214	1167 1175 1183 1191 1199 1207 1215	3200 3210 3220 3230 3240 3250 3260 3270	1696 1704 1712 1720	1673 1681 1689 1697 1705 1713 1721	1674 1682 1690 1698 1706 1714 1722	1675 1683 1691 1699 1707 1715 1723	1684 1692 1700 1708 1716 1724	1677 1685 1693 1701 1709 1717 1725	1670 1678 1686 1694 1702 1710 1718 1726	1679 1687 1695 1703 1711 1719 1727
2300 2310 2320 2330 2340 2350 2360 2370	1232 1240 1248 1256 1264	1225 1233 1241 1249 1257 1265	1226 1234 1242 1250 1258 1266	1227 1235		1221 1229 1237 1245 1253 1261 1269 1277	1222 1230 1238 1246 1254 1262 1270 1278	1223 1231 1239 1247 1255 1263 1271 1279	3300 3310 3320 3330 3340 3350 3360 3370	1728 1736 1744 1752 1760 1768 1776 1784	1729 1737 1745 1753 1761 1769 1777 1785	1738 1746 1754 1762 1770 1778	1747 1755 1763 1771	1740 1748 1756 1764 1772 1780	1733 1741 1749 1757 1765 1773 1781 1789	1734 1742 1750 1758 1766 1774 1782 1790	1735 1743 1751 1759 1767 1775 1783 1791
2400 2410 2420 2430 2440 2450 2460 2470	1288 1296 1304 1312 1320	1289 1297 1305 1313 1321	1298 1306 1314 1322 1330	1291 1299 1307 1315 1323 1331	1292 1300 1308 1316 1324 1332	1301 1309 1317 1325 1333	1302 1310 1318 1326 1334	1287 1295 1303 1311 1319 1327 1335 1343	3400 3410 3420 3430 3440 3450 3460 3470	1792 1800 1808 1816 1824 1832 1840 1848	1801 1809 1817 1825 1833 1841	1834 1842	1803 1811 1819 1827 1835 1843	1836 1844	1805 1813 1821 1829 1837 1845	1798 1806 1814 1822 1830 1838 1846 1854	1831 1839 1847
2500 2510 2520 2530 2540 2550 2560 2570	1344 1 1352 1 1360 1 1368 1 1376 1 1384 1 1392 1	1353 1361 1369 1377 1385 1393	1354 1362 1370 1378 1386 1394	1355 1363 1371 1379 1387 1395	1356 1364 1372 1380 1388 1396	1373 1381 1389 1397	1390 1398	1375 1383 1391 1399	3500 3510 3520 3530 3540 3550 3560 3570	1896 1904		1898 1906	1883 1891 1899 1907	1868 1876 1884 1892 1900 1908	1901 1909	1902 1910	1903 1911
2600 2610 2620 2630 2640 2650 2660 2670	1408 1 1416 1 1424 1 1432 1 1440 1 1448 1 1456 1 1464 1	1417 1425 1433 1441 1449 1457	1418 1426 1434 1442 1450 1458	1419 1427 1435 1443 1451 1459	1420 1428 1436 1444 1452 1460	1421 1429 1437 1445 1453 1461	1422 1430 1438 1446 1454 1462	1423 1431 1439 1447 1455 1463	3600 3610 3620 3630 3640 3650 3660 3670	1928 1936 1944 1952 1960 1968	1921 1929 1937 1945 1953 1961 1969 1977	1930 1938 1946 1954 1962 1970	1931 1939 1947 1955 1963 1971	1932 1940 1948 1956 1964 1972	1933 1941 1949 1957 1965 1973	1934 1942 1950 1958 1966 1974	1935 1943 1951 1959 1967 1975
2700 2710 2720 2730 2740 2750 2760 2770	1472 1 1480 1 1488 1 1496 1 1504 1 1512 1 1520 1 1528 1	1481 1489 1497 1505 1513	1482 1490 1498 1506 1514 1522	1483 1491 1499 1507 1515 1523	1484 1492 1500 1508 1516 1524	1485 1493 1501 1509 1517 1525	1486 1494 1502 1510 1518 1526	1487 1495 1503 1511 1519 1527	3700 3710 3720 3730 3740 3750 3760 3770	1992 2000 2008 2016 2024 2032	2009 2017 2025	1994 2002 2010 2018 2026 2034	1995 2003 2011 2019 2027 2035	1996 2004 2012 2020 2028 2036	1997 2005 2013 2021 2029 2037	2006 2014 2022 2030 2038	1999 2007 2015 2023 2031 2039

ОСТ	AL 4	000 to	4777	DE	CIMAI	L 20	2048 to 2559			OCTA	\L 50	000 to	5777	DE	CIMAI	. 25	60 to 3	1071
	0	1	2	3	4	5	6	7			0	1	2	3	4	5	6	7
4000 4010 4020 4030 4040 4050 4060 4070	2048 2056 2064 2072 2080 2088 2096 2104	2057 2065 2073 2081 2089 2097	2058 2066 2074 2082 2090 2098	2051 2059 2067 2075 2083 2091 2099 2107	2060 2068 2076 2084 2092	2077 2085 2093 2101	2062 2070 2078	2063 2071 2079 2087 2095 2103		5000 5010 5020 5030 5040 5050 5060 5070	2592 2600 2608	2561 2569 2577 2585 2593 2601 2609 2617	2570 2578 2586 2594 2602 2610	2579 2587 2595	2564 2572 2580 2588 2596 2604 2612 2620	2565 2573 2581 2589 2597 2605 2613 2621	2566 2574 2582 2590 2598 2606 2614 2622	
4100 4110 4120 4130 4140 4150 4160 4170	2152 2160	2121 2129 2137 2145 2153	2122 2130 2138 2146 2154 2162	2123 2131 2139 2147 2155 2163	2148 2156 2164	2125 2133 2141 2149 2157 2165	2126 2134 2142 2150 2158 2166	2135 2143 2151 2159 2167		5100 5110 5120 5130 5140 5150 5160 5170	2632 2640 2648 2656 2664 2672	2649 2657 2665 2673	2642 2650 2658 2666 2674	2643 2651 2659 2667 2675	2628 2636 2644 2652 2660 2668 2676 2684		2646 2654	2639 2647
4200 4210 4220 4230 4240 4250 4260 4270	2184 2192 2200 2208 2216 2224	2193 2201 2209 2217	2186 2194 2202 2210 2218 2226	2187 2195 2203 2211 2219 2227	2188 2196 2204 2212 2220 2228	2189 2197		2191 2199 2207 2215 2223 2231		5200 5210 5220 5230 5240 5250 5260 5270	2704 2712 2720 2728 2736	2689 2697 2705 2713 2721 2729 2737 2745	2714 2722 2730 2738	2723 2731 2739	2716 2724 2732 2740	2693 2701 2709 2717 2725 2733 2741 2749	2718 2726 2734 2742	2695 2703 2711 2719 2727 2735 2743 2751
4300 4310 4320 4330 4340 4350 4360 4370	2272 2280 2288	2249 2257 2265 2273 2281	2250 2258 2266 2274 2282 2290	2251 2259 2267 2275 2283 2291	2260 2268 2276 2284 2292	2253 2261 2269 2277 2285 2293	2246 2254 2262 2270 2278 2286 2294 2302	2255 2263 2271 2279 2287 2295		5300 5310 5320 5330 5340 5350 5360 5370	2784 2792 2800	2753 2761 2769 2777 2785 2793 2801 2809	2762 2770 2778 2786 2794 2802		2756 2764 2772 2780 2788 2796 2804 2812	2757 2765 2773 2781 2789 2797 2805 2813	2782 2790	2791
4400 4410 4420 4430 4440 4450 4460 4470	2312 2320 2328 2336 2344 2352	2305 2313 2321 2329 2337 2345 2353 2361	2314 2322 2330 2338 2346 2354	2315 2323 2331 2339 2347 2355	2316 2324 2332 2340 2348 2356	2333 2341 2349 2357	2326 2334 2342 2350 2358	2319 2327 2335 2343		5400 5410 5420 5430 5440 5450 5460 5470	2824 2832 2840 2848 2856 2864	2817 2825 2833 2841 2849 2857 2865 2873	2826 2834 2842 2850 2858 2866	2819 2827 2835 2843 2851 2859 2867 2875	2820 2828 2836 2844 2852 2860 2868 2876	2821 2829 2837 2845 2853 2861 2869 2877	2862 2870	2839 2847 2855 2863
4500 4510 4520 4530 4540 4550 4560 4570	2384 2392 2400 2408 2416	2369 2377 2385 2393 2401 2409 2417 2425	2378 2386 2394 2402 2410 2418	2379 2387 2395 2403 2411 2419	2396 2404 2412 2420	2381 2389 2397 2405 2413 2421	2398 2406 2414 2422	2383 2391 2399 2407 2415 2423		5500 5510 5520 5530 5540 5550 5560 5570	2896 2904 2912 2920 2928	2881 2889 2897 2905 2913 2921 2929 2937	2906 2914 2922 2930	2891 2899 2907 2915 2923 2931	2924 2932	2909 2917 2925	2902 2910 2918 2926 2934	2903 2911 2919 2927 2935
4600 4610 4620 4630 4640 4650 4660 4670	2440 2448 2456 2464 2472 2480	2433 2441 2449 2457 2465 2473 2481 2489	2442 2450 2458 2466 2474 2482	2443 2451 2459 2467 2475 2483	2444 2452 2460 2468 2476 2484	2445 2453 2461 2469 2477 2485	2454 2462 2470 2478 2486	2447 2455 2463 2471 2479 2487		5600 5610 5620 5630 5640 5650 5660 5670	2952 2960 2968 2976 2984 2992	2945 2953 2961 2969 2977 2985 2993 3001	2954 2962 2970 2978 2986 2994	2963 2971 2979 2987 2995	2996	2973 2981 2989	2966 2974 2982 2990 2998	2959 2967 2975 2983 2991 2999
4700 4710 4720 4730 4740 4750 4760 4770	2504 2512 2520 2528 2536 2544	2497 2505 2513 2521 2529 2537 2545 2553	2506 2514 2522 2530 2538 2546	2507 2515 2523 2531 2539 2547	2516 2524 2532 2540 2548	2509 2517 2525 2533 2541 2549	2518 2526 2534 2542 2550	2511 2519 2527 2535 2543 2551		5700 5710 5720 5730 5740 5750 5760 5770	3016 3024 3032 3040 3048 3056	3041 3049 3057	3018 3026 3034 3042 3050 3058	3019 3027 3035 3043 3051 3059	3012 3020 3028 3036 3044 3052 3060 3068	3021 3029 3037 3045 3053 3061	3046 3054 3062	3023 3031 3039 3047 3055 3063

OCTAL 6	000 to	6777	DE	CIMAL	. 30	72 to 3	583		OCTA	NL 70	00 to	7777	DE	CIMAL	358	34 to 4	095
0	1	2	3	4	5	6	7			0	1	2	3	4	5	6	7
6000 307/ 6010 308/ 6020 308/ 6030 309/ 6040 3104/ 6050 3112/ 6060 312/ 6070 312/	3089 3097 3105 3113 3121	3082 3090 3098 3106 3114 3122	3083 3091 3099 3107 3115 3123	3076 3084 3092 3100 3108 3116 3124 3132	3085 3093 3101 3109 3117 3125	3086 3094 3102 3110	3087 3095 3103 3111		7000 7010 7020 7030 7040 7050 7060 7070	3584 3592 3600 3608 3616 3624 3632 3640	3585 3593 3601 3609 3617 3625 3633 3641	3594 3602 3610 3618 3626 3634	3587 3595 3603 3611 3619 3627 3635 3643	3596 3604 3612 3620 3628 3636	3621 3629 3637	3590 3598 3606 3614 3622 3630 3638 3646	3591 3599 3607 3615 3623 3631 3639 3647
6110 3144 6120 3152 6130 3160 6140 3168 6150 3176 6160 3184	3169 3177	3146 3154 3162 3170 3178 3186	3147 3155 3163 3171 3179 3187	3140 3148 3156 3164 3172 3180 3188 3196	3149 3157 3165 3173 3181 3189	3150 3158 3166 3174 3182 3190	3151 3159 3167 3175 3183 3191		7100 7110 7120 7130 7140 7150 7160 7170	3648 3656 3664 3672 3680 3688 3696 3704	3649 3657 3665 3673 3681 3689 3697 3705	3650 3658 3666 3674 3682 3690 3698 3706	3651 3659 3667 3675 3683 3691 3699 3707	3652 3660 3668 3676 3684 3692 3700 3708	3661 3669 3677 3685 3693	3654 3662 3670 3678 3686 3694 3702 3710	3655 3663 3671 3679 3687 3695 3703 3711
	3209 3217 3225 3233 3241 3249 3257	3210 3218 3226 3234 3242 3250 3258	3219 3227 3235 3243 3251 3259	3212 3220 3228 3236 3244 3252 3260	3245 3253 3261		3215 3223 3231 3239 3247 3255 3263		7200 7210 7220 7230 7240 7250 7260 7270	3720 3728 3736 3744 3752 3760	3713 3721 3729 3737 3745 3753 3761 3769	3714 3722 3730 3738 3746 3754 3762 3770	3715 3723 3731 3739 3747 3755 3763 3771		3725 3733 3741 3749 3757 3765 3773	3718 3726 3734 3742 3750 3758 3766 3774	3719 3727 3735 3743 3751 3759 3767 3775
6300 3264 6310 3277 6320 3280 6330 3286 6340 3296 6350 3304 6360 3312 6370 3320	3273 3281 3289 3297 3305 3313	3306 3314 3322	3275 3283 3291 3299 3307 3315 3323	3284 3292 3300 3308 3316 3324	3301 3309 3317 3325	3270 3278 3286 3294 3302 3310 3318 3326	3303 3311 3319 3327	! ,	7300 7310 7320 7330 7340 7350 7360 7370	3816 3824	3777 3785 3793 3801 3809 3817 3825 3833	3778 3786 3794 3802 3810 3818 3826 3834	3779 3787 3795 3803 3811 3819 3827 3835	3780 3788 3796 3804 3812 3820 3828 3836	3789 3797 3805 3813 3821 3829	3782 3790 3798 3806 3814 3822 3830 3838	3783 3791 3799 3807 3815 3823 3831 3839
6400 3328 6410 3334 6420 3356 6440 3356 6440 3366 6450 3376 6470 3384	3337 3345 3353 3361 3369 3377	3338 3346 3354 3362 3370	3339 3347 3355	3348 3356 3364 3372 3380	3341 3349 3357 3365 3373 3381	3334 3342 3350 3358 3366 3374 3382 3390	3343 3351 3359 3367 3375		7400 7410 7420 7430 7440 7450 7460 7470	3840 3848 3856 3864 3872 3880 3888 3896	3841 3849 3857 3865 3873 3881 3889 3897	3842 3850 3858 3866 3874 3882 3890 3898	3843 3851 3859 3867 3875 3883 3891 3899	3844 3852 3860 3868 3876 3884 3892 3900	3845 3853 3861 3869 3877 3885 3893 3901	3846 3854 3862 3870 3878 3886 3894 3902	3847 3855 3863 3871 3879 3887 3895 3903
6530 3416 6540 3424 6550 3432 6560 3440		3418 3426 3434 3442	3411 3419 3427 3435 3443	3420 3428 3436 3444	3421 3429 3437 3445	3414 3422 3430 3438 3446	3423 3431 3439 3447		7500 7510 7520 7530 7540 7550 7560 7570	3912 3920 3928 3936 3944 3952	3905 3913 3921 3929 3937 3945 3953 3961	3930 3938 3946 3954	3939 3947 3955	3916 3924 3932 3940 3948 3956	3917 3925 3933 3941 3949 3957	3942 3950 3958	3919 3927 3935 3943 3951 3959
6610 3464 6620 3472 6630 3480 6640 3488 6650 3496 6660 3504	3457 3465 3473 3481 3489 3497 3505 3513	3466 3474 3482 3490 3498 3506	3467 3475 3483 3491 3499 3507	3500 3508	3469 3477 3485 3493 3501 3509	3470 3478 3486 3494 3502 3510	3471 3479 3487 3495 3503 3511		7600 7610 7620 7630 7640 7650 7660 7670	3976 3984 3992 4000 4008 4016	3969 3977 3985 3993 4001 4009 4017 4025	3986 3994 4002 4010 4018	3987 3995 4003 4011 4019	3980 3988 3996 4004 4012 4020	3997 4005 4013 4021	3982 3990 3998 4006 4014 4022	3999 4007 4015 4023
6710 3528 6720 3536 6730 3544 6740 3552 6750 3560 6760 3568	3521 3529 3537 3545 3553 3561 3569 3577	3530 3538 3546 3554 3562 3570	3531 3539 3547 3555 3563 3571	3532 3540 3548 3556 3564 3572	3533 3541 3549 3557 3565 3573	3534 3542 3550 3558 3566 3574	3535 3543 3551 3559 3567 3575	,	7700 7710 7720 7730 7740 7750 7760 7770	4040 4048 4056 4064 4072 4080	4033 4041 4049 4057 4065 4073 4081 4089	4042 4050 4058 4066 4074 4082	4043 4051 4059 4067 4075 4083	4044 4052 4060 4068 4076 4084	4045 4053 4061 4069 4077 4085	4046 4054 4062 4070 4078 4086	4047 4055 4063 4071 4079 4087

LESSON IV PART II. HONEYWELL ALPHANUMERIC CODE




Figure 12. Hollerith Punched Card Code

ALPHABETIC CHARACTERS		
A 01 0001	J 10 0001	S 11 0010
В 01 0010	K 10 0010	T 11 0011
C 01 0011	L 10 0011	U 11 0100
D 01 0100	M 10 0100	V 11 0101
E 01 0101	N 10 0101	W 11 0 1 1 0
F 01 0110	O 10 0110	X 11 0111
G 01 0111	P 10 0111	Y 11 1000
H 01 1000	Q 10 1000	Z 11 1001
I 01 1001	R 10 1001	
DECIMAL DIGITS		
0 00 0000	5 00 0101	
1 00 0001	6 00 0110	
2 00 0010	7 00 0111	
3 00 0011	8 00 1000	
4 00 0100	9 00 1001	
SPECIAL CHARACTERS		,
' 00 1010) 01 1100	10 1111
= 00 1011	% 01 1101	11 0000
: 00 1100	0 1 1 1 1 0	/ 11 0001
Blank 00 1101	0 1 1 1 1 1	@ 11 1010
00 1110	- 100000	, 11 1011
& 00 1111	# 10 1010	(11 1100
+ 010000	\$ 10 1011	C _R 11 1101
; 01 1010	* 10 1100	11 1110
. 01 1011	" 10 1101	11 1111
	10 1110	100000

Non standard symbol. Printed blank by standard printer.

Figure 13. Alphanumeric Representation

61.	Punched card code is shown in Figure 12. (NOTE: This code should properly be								
	referred to by the name of its originator, Dr. Herman Hollerith. You may have been								
	accustomed to improperly calling it by a company name in your previous programming.)								
	To as	sure yourself	that		code is	the same	punched c	ard code with	
	which you a	re familiar,	notice the					g to: no zone	
	punch, 12 z	one punch, l	l zone punc	ch, 0 zone p	ounch.				
	<u> </u>								
64.	The r	elationship b	etween Hol	lerith group	os, zone p	ounches ar	nd the BA o	ores is shown	
	below:								
							ZONE		
-	BA	GROUP		CONTA	INS	PU	JNCHED	4	
_	0 0	0		0-9		-	NONE	-	
\vdash	0 1 1 0	2	-	A-1 J-R			12	-	
	1 1	3		S-Z			0]	
	Write	the binary di	igits to des	ignate the g	group con	taining:			
), E		_		J			
67.	Check	the correctr	ess of the	chart const	ructed in	frame 66	by referri	ng to the chart	
	printed on t	he reverse si	de of the H	EASYCODE	R NOTES	PAGE (fr	om LESSO	N I).	
	Fach	lottor in GRC		A 1) is nume	rically de	acionatad	hir the 8121	cores as being	
						esignated	by the 0421	cores as being	
	<u> </u>	mare	than the p	osition it oc					
70.	The o	ctal numberi	ng system :	is simply a	shorthan	d method	of express	ing six bits	
				_		• •		d is compatible	
	with the bin	ary base 2 be	cause the	THIRD	power of	two $(2^3) =$	8	<u>.</u>	
*									
7 3.	Use t	he cross refe	rence char	t to locate	the follow	ing chara	cters, then	write both	
	the octal an	d binary desi	gnations.						
	F	4 0	N E	Y	W	E L	L		
	OCTAL _								
	BINARY			 .					

HOLLERITH

64.		12 Punch	ll Punch	0 Punch
		AND	AND	AND
ВА	If only a	1 - A	1 - J	2-S
4 = 0.0	numeric	2-B	2-K	3 - T
4 - 0 0	punch is	3-C	3-L	4 - U
$\mathbf{E} = 0 \ 1$	in any	4-D	4-M	5-V
L = 1 0	column it	5-E	5-N	6 - W
L - 1 0	represents	6-F	6-0	7-X
W = 1 1	whatever	7-G	7-P	8 - Y
	number is	8-H	8-Q	9 - Z
	punched out	9-I	9-R	
	Group ''0''	Group "1"	Group "2"	Group "3"
	BA = 00	BA = 01	BA = 10	BA = 11

67.

ONE GREATER (MORE)

. 70.

THIRD power of two $2^3 = 8$

73.

Н	0	N	E	Y	W	E	L	L
30	46	45	25	70	66	25	44	44
011000	100110	100101	010101	111000	110110	010101	100100	100100

62. Hollerith code is divided into four groups referred to as Group "0" containing 0-9, "1" with A-I, "2" with J-R, and designated by the absence or presence of 12, 11, 0, Zone punches. Complete this chart.

GROUP	CONTAINS	ZONE PUNCHED
0	0-9	K-Ş
1	A-I) <u></u>
2	J-R)
3	S-Z	9

BA 8421, BA 8421, BA 8421, BA 8421, 12 punch & 8, 00 0010, 00 0000, 00 0000, 12 punch & 3, 10 0110, 10 0100, 10 0111, 11 0100, 11 0011, 0 1 0101, 1 0 1001

Also on the back of the Basic EASYCODER NOTES page is a reference chart for all the Honeywell alphanumeric letters, digits, and special symbols. The example shows how to decode binary 101011. Similarly, you can encode by locating a character, reading the column to the left to locate the FICST THESE BITS and reading the column at the top for the Section THESE FICST.

71. The relationship between base 2 and base 8 is shown by writing the decimal values in this chart.

BINARY	26	23	20
OCTAL	8 ²	81	80
DECIMAL	64	<u>E</u>	L

74. Octal designation of six bit binary numbers is a convenience that will become familiar through practice. Simply remember that each octal digit is formed by a combination of the 4, 2, and 1 bits. Encode:

101 010 000 111 011 110 110 111

5 2 0 7 3 6 6 7

GROUP	CONTAINS	ZONE PUNCHED
0	0-9	NONE
1	A-I	12
2	J-R	11
3	S-Z	0

65.

H-200 COMPUTER

68.

FIRST THREE BITS SECOND THREE BITS

71.

BINARY	26	23	20
OCTAL	· 8 ²	8 ¹	80
DECIMAL	64	8_	1

74.

52 07 36 67

63.	Hollerith punched card code is the basis for Honeywell's alphanumeric code. The
	character storage portion of a memory location (BA 8421 cores) designates both the
	Hollerith group and the numeric punch as binary numbers. Letting the B and A cores
	represent hinary 1's or 0's, write the two bit binary number for each Hollerith group.

When a chart or table is available, Hollerith or Honeywell codes may be decoded or encoded easily. However, if you were without a reference, it would not be too difficult to construct your own chart. As an example, complete the chart on the reverse side of this frame.

- Notice on the chart example that two methods are shown for expressing digits. One method is BINARY, the other method is called $\frac{\sqrt{2}}{\sqrt{2}}$ and expresses the first three bits with one digit and the second $\frac{1}{2}$ with $\frac{1}{2}$ with $\frac{1}{2}$.
- 72. For practice in using octal to denote six bit binary, write the following binary numbers as their octal equivalent.

BINARY	0 1 0	1 0 1	0 1 0	0 0 1	1 1 0	0 1 0	1 1 1	0 0 0
OCTAL	_2	_5_	_2		_6_	_2_	7	_0_

Now, use each group of two octal digits to locate the appropriate characters on the cross reference chart that is on the BASIC EASYCODER NOTES page.

75. One specific difference between 1401 alphameric and Honeywell alphanumeric code concerns zero and blank.

In 1401 code, 000 000 equals blank and 001 010 equals zero.

However in Honeywell code, zero is logically 000 000 and blank is a special symbol coded 00100.



B A
GROUP "0" = 0 0
GROUP "1" = 0 1
GROUP "2" = 1 0
GROUP "3" = 1 1

(Return to page 14, frame 64.)

66. CHART: Hollerith Zone and Numeric or Honeywell Alphanumeric

NUMERIC ONLY	12 ZONE & NUMERIC	11 ZONE & NUMERIC	0 ZONE & NUMERIC
GROUP "0"	GROUP "1"	GROUP ''2''	GROUP "3"
B A 8421 0 = 0 0 0000 1 = 2 = 3 = 4 = 5 = 6 = 7 = 8 = 9 =	B A 8421 A =	B A 8421 J =	B A 8421 S = 1 1 0010 = = = = = Z =

(Return to page 14 frame 67.)

69.

OCTAL
THREE BITS with ONE DIGIT

(Return to page 15 frame 70.)

72.

BINARY	0 1 0	1 0 1	0 1 0	0 0 1	1 1 0	0 1 0	1 1 1	0 0 0
OCTAL	2	5	2	1	6	2	7	0
CHARACTERS:	Ī	Ē	P	7	S	5		Y

(Return to page 78 frame 73.)

75.

HONEYWELL ZERO = 000 000 HONEYWELL BLANK = 001 101

(Continue to page 85.)

LESSON V STORAGE, RETRIEVAL AND EXECUTION


STORAGE, RETRIEVAL AND EXECUTION

From a programmers' standpoint, there are two obvious H-200 superiorities apparent when contrasted with 1401 operation:

	H-200		1401
MEMORY CYCLE	2 microseconds	vs.	11.5 microseconds
SIMULTANEITY	Multiple Operations	vs.	Serial Operations

Simultaneity and the ability to take advantage of fast memory cycle time are made possible by the H-200's CONTROL MEMORY. Registers in control memory provide simultaneity of peripheral operations with computation and also contribute to memory cycle of less than one fifth that of the 1401. Control memory cycle of the 16 available registers is 500 billionths of a second. Consequently, control memory has four complete cycles in which operations may be accomplished during a 2 microsecond main memory cycle.

Some of the control memory operations performed are to assist retrieval from main memory. (Selecting addresses, interpreting addresses, directing retrieval, directing arithmetic functions, etc.) The illustration below shows how control memory operations <u>overlap</u> a main memory cycle enabling memory locations to be accessed and retrieved in only 2 microseconds.



Four complete control memory cycles occur during a main memory cycle. The control unit selects the appropriate register, interprets an address, etc. This prepares for retrieval or execution of the NEXT character while main memory is retrieving the previous character. A 1401 requires 230 microseconds to select, interpret, retrieve and execute typical Add instruction. The fast memory cycle of the H-200, aided by its control memory, can accomplish the same instruction in only 44 microseconds.

It should be remembered that while H-200 central processor operations are much faster than the 1401, they are also SIMULTANEOUS WITH PERIPHERAL OPERATIONS. For example, the H-200 can simultaneously: Read or write 4360 tape records of 500 characters each, punch 250 cards, read 800 cards, print 900 lines of 120 characters each, and execute 1,000,000 instructions in one minute.

1.	Prior to this lesson, reference has mostly been relative to main memory,	i.e.,	the
	2048 memory locations of a basic H-200. The control unit uses a small memory	bank	for
	computer control descriptively named Control memory.		

9.	The rule for punctuating an instruction is simpler than the several rules for
	punctuating data. Instructions are stored in consecutive memory locations with a WORD
	MARK in the leftmost (high order) memory location of each instruction. Therefore the
	OP CODE of each instruction will contain a WORD MARIA

17.	After retrieval of the B address porti	on of the instruction, control memory will con-
	tain the A address in the A ADDRESS	RECISIEN and the B address in the
	B ADDRESS REGISTER.	It should be remembered that these addresses
	are stored as 12 or 18 bits.	

25.	The further	specification or	modification of an C	P. CODE is the p	ourpose of a	
	VARIANT	CHARACTER	One or more of	f these "modifiers	s'' may be included	L
	as the rightmost	memory location	of the three instruc	tion formats illus	trated in frame 23	
	EXAMPLES:	OP. CODE	VARIANT			
		OP. CODE	A ADDRESS	VARIANT	VARIANT	

^{33.} Six registers in control memory operate as counters and are assigned to the three read/write channels. All three pairs of read/write channel counters function identically. Therefore, only those associated with Read/Write Channel 1 will be introduced.

1.		
	CONTROL MEMORY	
9.		
	OP. WORD MARK	
· · · · · · · · · · · · · · · · · · ·		
17.		
,	A ADDRESS REGISTER B ADDRESS REGISTER	
25.		-
	VARIANT CHARACTER	
33.	,	

NO ANSWER REQUIRED

2.	Control memory is a matrix of cores providing 16 memory locations 18 cores in length. The 18 cores of each control memory location will store up to 3 six bit CHRRACTERS .
10.	The control unit starts retrieving an instruction at the leftmost memory location, the OP. CODE. The computer is designed to ignore the first WORD MARK sensed during Instruction Retrieval. Retrieval continues from left to right until the WORD mark in the
18.	"Two character addressing mode" (2 memory locations - 12 continuous bits) is sufficient to address any H-200 memory location up to #4096. Example: 00000001101 ₂ = Address #13 ₁₀ 11111111111 ₂ = Address #4095 ₁₀
	The decimal address 757 can be stated as Note: A two character address must contain 12 bits.
26.	An OP. CODE register is part of the control unit and the purpose of a VARIANT character is to modify or further specify an operation. Consequently, in addition to the nine registers of control memory, the
34.	Read/write channel counters are control memory registers which store the starting location and current location addresses of data being transferred. Descriptively named, they are the STARTING LOCATION counter and the CURRENT LOCATION counter.

2.	
	CHARACTERS
10.	
	WORD OP. CODE
18.	·
	757 ₁₀ = 1011110101 ₂ TO CONTAIN 12 BITS WRITTEN AS 001011110101 ₂
26.	CONTROL OP. CODE VARIANT
34.	
	STARTING LOCATION CURRENT LOCATION

3.	The 16 memory locations in CONTRO	i memor	are called	control regis-
	ters. These control registers store the main	n memory addre	sses of data and	d instructions to
	be used by the control unit. The control unit	sequentially pe	rforms the func	tions of se-
	lection, interpretation, and execution of inst			
11.	As you remember, a data word is retr	ieved from righ	t to left and ter	minates with the
	leftmost memory location which contains a V	VORD MARK. <u>I</u>	nstruction retri	eval is opposite
	to that of data; that is, retrieval is from L	EFT to RIG	H1 and effect	ively terminates
	when the WKO MARK of the next instru	ction OP. CODE	is sensed.	
19.	The A and B address registers will ea	ch contain at lea	st 2 six bit cha	racters (12 bits
	l's and 0's) indicating the main memory add	ress of the oper	ands. Using the	e example S,
	126, 141, the A address register would cont	ain the binary ed	quivalent of 126	and the B
	address register would contain the binary eq	uivalent of 141.		
	A adduces register contents -			
	A address register contents =			
	B address register contents =			
	Note: Add binary zeros to the left to make c	omplete 12 bit a	ddresses.	
27.	Identify each part of the instruction fo	rmats described	l below.	
	Modified Single Character Instruction		101-101	7 V
	Modified Single Operand Instruction	0) CODE	<u>Villary I</u>]
			(0.15.)	ו
	<u> </u>		<u> Wattaw</u>	
Mod	lified Two Operand Instruction			_
	!			<u> </u>
_				VARZANT
		C 1 11		
35.	As each successive character is trans			
	mented by one. Therefore, when transfer c	eases, the addr	ess of the chara	cter position
	immediately following the last character tra	nsferred will be	found in the	
	CURRENT LOCH-	TJOIN	COUN	VTET .

CONTROL MEMORY

11.


LEFT RIGHT

19.

126₁₀=000001111110

141₁₀=000010001101

27.



OP. CODE	A ADDRESS	B ADDRESS	VARIANT

35.

CURRENT LOCATION COUNTER

4.	Control memory contains to memory locations carried Control Veriller).
	A basic H-200 uses the 9 listed below:
	(1) Instruction Address Register
	(1) A Address Register
	(1) B Address Register
	(6) Two registers for each of the 3 Read/Write Channels.
	The remaining 7 registers are available for use with features such as Advanced Pro-
	The remaining / registers are available for use with leatures such as Advanced Fro-
	gramming etc.
12.	The first character retrieved according to the address in the Instruction Address
	Register is the OP. CODE. This single character is placed in a control unit register (NOT
	one of the control memory registers). Named for the character it contains, it is simply
	called an KP Cook register.
20.	Memory beyond 4096 locations requires a change of addressing mode to "Three
	character address." This will involve THREE memory locations - 18 bits - for
	an operand address.
	an operand address.
28.	What is the least number of memory locations for the shortest instruction?
	How many memory locations are required for an instruction in "2 character addressing
	mode" containing an A operand and two variant characters?
2.4	
36.	The current location counter will contain the memory address of the next character
	to be transferred. The main memory address from which or to which transfer began is
	stored in the STARTING LOCATION COUNTED.

4.		
	CONTROL REGISTERS	
12.		
	OP. CODE	
20.		
	THREE	
28.		
	ONE FIVE	
36.		

STARTING LOCATION COUNTER

5.	Basic control memory uses nine registers. Since a computer must rely on instructions and the location in memory of these instructions is a prerequisite to their use, the first register to be considered is the		
13.	The OP. CODE character is interpreted by the control unit. Retrieval of the remaining instruction characters then follows. A common instruction format such as S, 126, 141, contains first the SP CODE, next the A ADDRESS and finally the B ADDRESS. This is the most common but only one of six possible formats.		
21.	As the operation code character was retrieved, the instruction address register incremented by one. Since the operation code is only one character, the incremented instruction address register would then contain the address of the first character of the ADDRESS.		
29.	In summary of instruction retrieval: Retrieval of instruction characters is directed by the INSTRUCTION ADDRESS register in control memory, which is incremented by 1 as each character is retrieved. The OP. CODE is stored in the present register of the control unit. Operand addresses are stored in the Anada restored in the Manda restored in the VARTIME register of the control unit. Instruction execution commences when the WARD mark of the next instruction OP. CODE is sensed.		
37.	The computer operator or programmer can determine where data transfer begins and where it ends by referring to the STHRTING LOCHTION counter and the CURRENT LOCHTION counter associated with each READ / WRITE channel. Besides resumption of data transfer at the proper location, these counters can determine length of records, etc.		

CONTROL INSTRUCTION

13.

OP. CODE ADDRESS ADDRESS

21.

A ADDRESS

29.

INSTRUCTION ADDRESS ONE OP. CODE A B ADDRESS REGISTERS VARIANT WORD

37.

CURRENT LOCATION PRESENT LOCATION READ/WRITE

6.	The programmer specifies the main memory address of the first instruction to be		
	selected, interpreted and executed by the control		
	proper main memory location by this ADDRES RELISTED.	s placed in the TNS-1802-1910	
	HODRESS KECISTED.		
14.	An "A" operand is retrieved from main me	emory by the control unit according to its	
	"A" ADDRESS in the instruction. Consequently a		
	"A" and "B" operands must contain A and B		
	OR CODE		
	OP. CODE		
	A ADDRESS	B ADDRESS	
22.	Each time the control unit selects or retrie	eves an instruction character, the instruc	
	tion address register increments by one. As the		
	retrieved, the instruction address register will o		
	cov of the next instruction.		
30.	To this point in the lesson, only three of th	on nine central registers of a basic H 200	
30.	control memory have been introduced. They are	-	
	register, A ADDRESS register, and		
	Read/Write Channel Time Sharing uses six regis		
	read, write chamer rime bharing about it region	wers, two for each channel.	
38.	List the nine control registers of the basic		
		6. KWCHI SLC 7. KUCHI CLC	
	•		
		8. Kwc#3 Sicc	
	4. POWER I STARTION LOCATION COUNTRY	Y. RUCH SCLC	
	- 5. - 经现在基本		

ADDRESS INSTRUCTION ADDRESS REGISTER

14.

A and B ADDRESSES

22.

OP. CODE

30.

INSTRUCTION ADDRESS A ADDRESS B ADDRESS

38.

INSTRUCTION ADDRESS REGISTER (IAR)

A ADDRESS REGISTER (AAR)

B ADDRESS REGISTER (BAR)


RWC#1 { STARTING LOCATION COUNTER CURRENT LOCATION COUNTER

RWC#2 { STARTING LOCATION COUNTER CURRENT LOCATION COUNTER

.WC#3 { STARTING LOCATION COUNTER CURRENT LOCATION COUNTER

7.	An OP. CODE is always in the first (leftmost) memory location of an instruction.
	This single character code may sometimes be a complete instruction. As such, it is
	simply illustrated as one memory location block identified as an
15.	An instruction will contain the 12 or 18 bit address of the "A" operand. Since 12
	bits are required to express any address up to #4096, storage of an "A" address up to
	#4096 will require Two memory locations. Identify parts of the instruction
	shown below.
	MEMORY LOCATIONS
	OP CONS
	$\frac{A}{A} = \frac{A}{A} \frac{A}{B} \frac{B}{B} $
23.	Three instruction formats have been discussed. Identify each part of these formats
	according to the description given.
	Single Character Instruction
	OP CADE
	Single Operand Instruction
	<u> </u>
	Two Operand Instruction A Anomess
00	CODE
	A ADDRESS B FIDERCES
31.	Time sharing permits a second peripheral device to use the central processor durin
	mechanical operations of the first device. This second input or output operation can in tur
	share access to main memory with a third. Any of these data transfer operations are
	communicated through the READ / WRITE channels.

39. During the execution phase, retrieval of data from memory and its transfer to the arithmetic unit is illustrated in this diagram.




99

OP. CODE


15.

TWO (2)

MEMORY LOCATIONS



23.




31.

READ/WRITE

39.

OPERAND STORAGE REGISTERS ADDER

8. The operation code (OP. CODE), a six bit character, is interpreted (decoded) by the control unit. For example, HALT is coded as an alphanumeric N and stored in the first (leftmost) memory location of an instruction.



- 24. Many of the H-200 OP. CODES may be further specified by including one or more

 VARIANT characters at the end of the instruction. For example, "Change Addressing Mode" is an OP. CODE telling the computer basically what to do.

To further specify the change as 2 or 3 character addressing mode requires a VARIANT character at the END of the INSTRUCTION.

- 32. Data transfer between peripheral devices and the central processor is provided by the Read / WRITE CHANNELS. Assignment of a channel is determined by a programmed instruction. After an operation is completed, the RWC can be reassigned to another peripheral device.
- 40. Following retrieval from memory, operands are transferred to the OPERAND

 CTORREC registers one character at a time. Each pair of characters in the registers (one character from each register) is then combined by the ADDER.

OP. CODE

(Return to page 87, frame 9.)

16.

A ADDRESS REGISTER

(Return to page 87, frame 17.)

24.

VARIANT END INSTRUCTION

(Return to page 87, frame 25.)

32.

READ/WRITE CHANNELS

(Return to page 87, frame 33.)

40.

OPERAND STORAGE
ADDER


(Continue to page 103.)


41. Three units of the Central Processor are symbolized below.

Identify each unit by writing its name in the blank at the top of the block.


Name each of the nine control registers.


Name the components in the unit at the bottom of the page.





41. The program of sequential instructions and the operands (data to be processed) are stored in memory locations within the memory unit. With the exception of operand addresses in an instruction, the block diagrams on the following pages simplify memory location contents by expressing them as alphabetic or decimal characters.







42. Control unit selection of an instruction is directed by the address in the <u>Instruction</u>
Address Register (IAR).


OP. CODE A ADDRESS B ADDRESS

- 1. Locate and punctuate the instruction.
- 2. Change the 12 bit A operand address to decimal, write it in the proper register.
- 3. Change the 12 bit B operand address to decimal, write it in the proper register.





42. The OP. CODE is shown being retrieved for interpretation in the Control Unit Op. Code Register. This register prepares the Arithmetic Unit to receive operands. A and B operand addresses are stored in their respective registers to control the character transfer to the Arithmetic Unit.




43. The IAR is incremented by one each time an instruction character is accessed.

Retrieval continues until the Word Mark of the next instruction Op. Code is sensed.


Assume that the instruction A, 141, 446 has been retrieved.


1. Appropriately increment the IAR.

- 2. Punctuate the operand words 1124 and 2411.
- 3. Complete the data flow lines to show transfer of the first character of each operand to the Arithmetic Unit.
- 4. In the Operand Storage Registers, write the first character transferred from each operand.



43. A pair of characters is combined in the Adder and the result is sent back to the B address. As shown below, I and 4 are combined and written back into address #446 as 5. This procedure continues to the left until all characters have been added and written into memory. Upon completion of this operation, the Control Unit refers to the incremented IAR to begin retrieving the next instruction. The A Addr. Reg. and B Addr. Reg. decrement by one as each operand character is retrieved. They will contain 137 and 442 at the completion of this operation.





OPERATORS CONTROL PANEL

CONTROL MEMORY REGISTERS	OCTAL ADDRESS
RWC #1 CURRENT LOCATIO RWC #2 CURRENT LOCATIO RWC #3 CURRENT LOCATIO IAR! (CO-SEQUENCE) RWC #1' INTERRUPT REGISTER WORK REGISTER "B" ADDRESS REGISTER RWC #1 STARTING LOCATIO RWC #2 STARTING LOCATIO RWC #3 STARTING LOCATIO "A" ADDRESS REGISTER RWC #1' WORK REGISTER IAR (SEQUENCE) UNASSIGNED	ON 02 ON 03 04 05 06 07 10 ON 11 ON 12

A desired CONTROL register is displayed by illuminated and darkened light buttons. (ON=1, OFF=0)

Example: The operator depresses the four CONTROL light buttons. (BINARY 1111, OCTAL 17.) The operator then depresses the DISPLAY button and IAR contents are shown by the ADDRESS light buttons. The ADDRESS illustrated on the control panel above is:

BINARY 000 101 101 111 111 OCTAL 0 5 5 7 7 DECIMAL 0 2 9 4 3

To view CONTENTS of memory location number 2943, the operator presses the upper DIS-PLAY button. In the illustration, CONTENTS are shown as a WORD MARK and binary digits of an Add op. code. If the operator wishes to see the following or preceding location, he presses the DISPLAY + 1 or DISPLAY - 1 button. CONTENTS or ADDRESS bits may be altered by depressing the desired light buttons and then the appropriate ENTER button.

The table above lists all sixteen CONTROL MEMORY REGISTERS and their OCTAL AD-DRESSES. Octal addresses of the nine registers discussed to this point are shown below. Write the name and state the purpose of each of these nine registers. (Answers on page 110.)

OCTAL ADDRESS	NAME	PURPOSE	
01	RWCHlev	west legtin garden	
02	RNC#	2 / / /	
03	RWCH	344 /	
10	18" A)	ldin Renote	
11	N.WC	# 1 tintag lotalin court	
12	45 mac	#2	
13	RWC	#3	
14	À A	DR-14	
17	4 AK (Depresa	

NOTE: The remaining seven registers will be discussed in following frames.

(Equivalent answers are acceptable.)

- 01 RWC #1-Current Location Counter
- 02 RWC #2-Current Location Counter
- 03 RWC #3-Current Location Counter

Used in conjunction with other counters for simultaneity through read/write channel time sharing. Provides the current address at which transfer is to begin either to or from a peripheral device during allotted 2 microsecond period.

- 10 BAR-"B" Address Register Provides main memory address of B operand character.
- 11 RWC #1-Starting Location Counter
- 12 RWC #2-Starting Location Counter
- 13 RWC #3-Starting Location Counter

Used with other counters. Contain the address at which transfer began either to or from a peripheral device. The numerical difference between the address in SLC and the address in CLC after transfer is complete shows the number of characters transferred.

- 14 AAR-"A" Address Register Provides main memory address of A operand character.
- 17 IAR-Instruction Address Register-Provides address of next sequential instruction character to be retrieved. (Sometimes called "sequence register.")

Registers to be discussed in the following frames:

- 04-IAR' Instruction Address Register' (Sometimes called "co-sequence register.")
- 05-RWC #1' Current Location Counter' (Optional fourth read/write channel)
- 06-Interrupt Register
- 07-Work Register
- 15-RWC #1' Starting Location Counter' (Optional fourth read/write channel)
- 16-Work Register
- 00-Unassigned Register

44.	Seven r	em a ining	control	memory :	registers	are	available	for	speci a l	or	option al	use.	These
re	gisters a	are, the:	Instruc	tion Addr	ess Regis	ter	(IAR')						

Interrupt Register

Starting Location Counter (RWC #1')
Current Location Counter (RWC #1')

Work Register Work Register Unassigned Register

Counting the registers previously discussed, control memory has a total of _/b registers available.

53. The Interrupt register contains the address of the routine's first instruction for the external devices. This register's function is similar to that of the co-sequence register. Show the contents of the registers below after an interrupt signal is received.

IAR INTERRUPT REGISTER

PROGRAM SEQUENCE ADDRESS ROUTINE ADDRESS

ROUTINE ADDRESS

PROCRAM SEQUENCE ADDRESS

62. Use of the control panel will be reviewed before discussing substituting of the Unassigned register. Assume that CONTENTS of a series of memory locations are to be checked starting with the ADDRESS in the CONTROL memory IAR. Mark the appropriate buttons ON (Binary 1) to select the IAR (Octal 17).


AFTER 2nd CSM

INTERRUPT

SIGNAL

is the ad-

shows the



16

53.

IAR INTERRUPT REGISTER

INTERRUPT ROUTINE ADDRESS PROGRAM SEQUENCE ADDRESS

62.


	CLEAR			RECORD :TEM WORD 4 2	1 4 2 (
CONTENTS	0			7 7		GISPLAY ENTER
ADDRESS	CLEAR	4 . 2 1	2	2 1 4 2	2 1	DISPLAY DISPLAY ENTER
CONTROL					ON ON ON	+1 -1
AC ON AC OFF OC ON DC OFF	STOP INITIALIZE BOOTSTRAP CENTRAL CLEAR	ASTRUCT SUN	ADDRESS MODE 2	INTERRUPT PARITY	VOLTAGE FAN CB	SENSE 4 2 1
H0	NEYWELL	200				

71.

INSTRUCTION ADDRESS REGISTER CO-SEQUENCE

45.	IAR'-s	ometimes	called the	"co-seque	ence"	register	- is	an	alternate	instr	uction	address
	register.	The purp	ose of this	register	is to	provide a	n	AL	TERMA	<u>[Ĕ</u>	instru	ction
	address fo	or a frequ	ently requi:	red routin	e.							

54.	Register contents are exchanged when an interrupt signal is received. This allows the
	routine to be performed because its first instruction address is put into the TNSTRUCTION
	A DDR ess register. The address of the program sequence is preserved by transferring
	it to the INTERRUPT register.



72. The letter A or the letters ac, are abbreviations for the A Address Register. Logically then, the letter B or the letters bc, are abbreviations for the B ADDRESS KELISTER.


ALTERNATE

54.

INSTRUCTION ADDRESS INTERRUPT

63.

DISPLAY ADDRESS




72.

B ADDRESS REGISTER

46.	When an alternate instruction routine (co-sequence of instructions) is required, the IAR
	contents are exchanged with the address from the co-sequence register. This exchange of
	addresses between registers accomplishes two purposes. The address of the program
	sequence is preserved and the Co - Seq VENCE address is placed in the IAR.

55.	Upon completion of the interrupt routine, the registers are exchanged with a RESUME	
	NORMAL MODE (RNM) instruction. This returns the address to the IAR so that the program	m
	can RESUME NORMAL program sequence.	

64. The ADDRESS contained in the IAR is shown below as binary 000 000 000 101 110, which is octal __5 __ or decimal 46.



Mark the button that must be pressed to display the contents of memory location #46.

73.			register and I'
	for the alternate instruction address regist		
	Megiste. The A Address Registe	er may be represent	ted by either Horac.
	The letter B or bc designates the B	ADDRESS	RelISTER.


CO-SEQUENCE

55.

RESUME NORMAL

64.

OCTAL 56= DECIMAL 46 (CONTENTS IS THE OP. CODE A)



73.


INSTRUCTION ADDRESS REGISTER
CO-SEQUENCE REGISTER
A - ac
B ADDRESS REGISTER

47.	With the address of the first instruction of the co-sequence in the IAR, r	retrieval and
	execution of the desired instruction routine occurs.	

Of course, in order to retrieve this desired instruction ROUTINE, its address needs to have been in the Co-Siegues register before the exchange with the TNSTRUCTURE PROPERTY REGISTER Was accomplished.

56. As previously explained, the basic, H-200 has three read/write channels. Two control memory registers (counters) are associated with each read/write channel. They are called the STARTING +OCATION counter and the CURRENT LOCATION counter.

65. To view the following memory location (#47), the DISPLAY +1 button is depressed causing the ADDRESS in the IAR to increment by one. With the address changed from #46 to #47, pressing the upper DISPLAY button will show CONTENTS of memory location #47. In order to view a preceding memory location, the DISPLAY -1 button is depressed to decrement the register.



74. The two registers in the control unit, but not part of control memory, are the OP. CODE and VARIANT registers. Obviously, the abbreviation V is for the VARIANT register.

Designating the Function to be performed, the letter F stands for the CODE register

47. ROUTINE CO-SEQUENCE INSTRUCTION ADDRESS 56. STARTING LOCATION CURRENT LOCATION 65. DISPLAY -1

> VARIANT OP CODE

74.

48.	A "Change Sequence Mode" (CSM) instruction initiates the exchange of IAR and IAR' addresses.
	1
	IAR PROGRAM SEQUENCE CO-SEQUENCE ROUTINE IAR
	Thus, the address of the first co-sequence instruction directs the performance of the routine and address of the program sequence is preserved. At the completion of the routine, another CHAVCE SEQUENCE instruction re-exchanges registers. The address of the PROCKAM SEQUENCE is returned to the IAC.
57.	The inclusion of an optional fourth read/write channel requires two more control memory registers. One of these registers serves as a STARTING LOCATION COUNTED.
66.	A programmer/operator may want to "step through" a portion of a program with DISPLAY + 1 or DISPLAY -1. However, this will increment or decrement a register. If the computer were started after viewing several memory locations, the register would no longer contain the first address. In a situation such as this, the octal 00 register may be substituted for another register because it is UNASSILATION to a specific machine function.
75.	The instruction format F/A/B/V means that the instruction contains an <u>or</u> <u>cover</u> , <u>A HODRESS</u> , <u>B AUDRESS</u> , and a <u>VHRIANT</u> . The registers involved are the I register for retrieval, then the <u>F</u> A B V registers for storage during interpretation.

CHANGE SEQUENCE MODE PROGRAM SEQUENCE IAR (INSTRUCTION ADDRESS REGISTER)

57.

STARTING LOCATION COUNTER CURRENT LOCATION COUNTER

66.

UNASSIGNED

This control memory register can be used by the programmer/operator to simulate any of the other fifteen registers. For example, an address from the IAR can be duplicated in the Unassigned register. Then, the programmer/operator can manipulate instructions with the control panel, through the Unassigned register, without actually changing IAR.

75.

OP. CODE A ADDRESS B ADDRESS VARIANT F, A, B, V.

49. Name the regi	sters below and write the name of I ATC	of the address each contains. $\bot A R'$	
BEFORE FIRST CSM	PROGRAM SEQUENCE ADDRE	CO-SEQUENCE ADDRESS	
35141			
CSM EXECUTED	(U-SEQUENCE ADDRI	ESS PROBLEM SEQUENCE	ADDRESS
DURING ROUTINE	Co - Segrence ADDRE	ESS PRODUCTION	ADDRESS
AFTER 2nd CSM	PRE SEQ ADDRE	SS <u>Co - Sc4</u>	ADDRESS
		rite channel operation began and a	
memory location		d time sharing cycle moved to th	e next
	an optional read/write channel	will use a total of Cor	ntrol mem-
	starting location and current loc		
•			
67. To select the	00 Unassigned register, all that	is required is to set all four _ (ONTRLL
	^	button. To load the Unassigned	-
with the desired button is engaged		<u>SS</u> buttons are depressed and t	the ENTER
Sutton 15 engages	••		
-	CLEAR	RECORD ITEM WORD 4 2 4 2	
CONTENTS	0	DISFU	;
ADDRESS	TO BE SET BY TO	HE PROGRAMMER / OPERATOR	AY DISPLAY DISPLAY ENTER
CONTROL		OFF OFF OFF	+1-1
AC ON AC OFF DC ON DC DFF	STOP MITALEZ SOUTSTAM CLAM MSTRUCT BUN SOUTS MOOK 2 3	INTERRUPT PARITY VOLTAGE FAN CB	; 3 £ i
HO	NEYWELL 200		

76. Some abbreviations used in timing formulas are shown below. Complete the entries in the MEANING column.

ABBREVIATION	MEANING			
N _i	The number of characters in the instruction. The number of characters in the A-field.			
Na				
N_{b}	v v v v b-full.			
Nw	The number of characters in the smaller field.			
NXT	The address of Nex sequential instruction.			

49. IAR IAR'

CSM EXECUTED CO-SEQUENCE ADDRESS PROGRAM SEQUENCE ADDRESS

DURING ROUTINE CO-SEQUENCE ADDRESS PROGRAM SEQUENCE ADDRESS

AFTER 2nd CSM PROGRAM SEQUENCE ADDRESS CO-SEQUENCE ADDRESS

58.

CONTROL ADDRESS

76.

67.

 $\ensuremath{\text{N}_{\text{b}}}\text{-}$ The number of characters in the B field. $\ensuremath{\text{NXT-NEXT}}$ 50. The co-sequence routine's first instruction address enters the IAR to start retrieval. While in the IAR, this address is incremented as each instruction character is retrieved. Therefore, at the completion of the routine, the IAR no longer contains the address of the first co-sequence instruction. Regeneration of the first co-sequence address is accomplished with a "Branch" instruction at the end of the routine.

Example: Assume that the co-sequence routine starts at address #300.

The programmer writes the first CSM instruction to exchange registers

This places address #300 into the IAR.

IAK	
2547	


300

300 2547

IAR!

Continue to the back of this frame.

- 59. Two registers are available for internal functions of control memory. For certain instructions, control memory can store a register's contents and transfer another address into the emptied register. Because control memory uses these two registers while it is accomplishing work, they are known as Work registers.
- dress contained in the Unassigned register. Pressing the upper DISPLAY button shows the Consolist of the memory location specified by the ADDRESS now in the Unassigned register.



77. The remaining timing formula abbreviations are shown below. Complete the entries in the MEANING column.

ABBREVIATION	MEANING
JI	Address of the next instruction if a branch occurs.
Ap	Previous A Address register setting.
Вр	
A	A Address
В	<u>B</u>

MEMORY
50. LOCATIONS

8	299	300	301	302	302	3
$\sum_{i=1}^{n}$		CO-S	EQUEN	ICE RO	UTINE	

(to) # 299	39	340	341	342
		B	(to) #	299

Co-sequence routine retrieval commences at address #300. IAR increments as each character is retrieved. The BRANCH instruction puts address #299 into the IAR. Memory location #299 precedes the first co-sequence address and contains a CSM. When this second CSM instruction is retrieved to re-exchange registers, the IAR will increment to #300. Therefore, when the registers are re-exchange, IAR' will contain the proper address.

299 CSM

CSM RETRIEVED EXECUTED IAR
INCREMENTS TO
300

2547

IAR 1 2547 300

59.

WORK

68.

CONTENTS

77.

 $\ensuremath{\mathtt{B}_{\mathrm{P}}}\text{-}\mathsf{PREVIOUS}$ B ADDRESS REGISTER SETTING. B ADDRESS

51. This frame reviews CSM operation in six steps. General names are used for a					
	instead of spec	cific numbers.			
			IAR	IAR'	
	STEP 1.	PROGRAMMER'S	PROGRAM SEQUENCE ADDRESS	CO-SEQUENCE ADDRESS	
		CSM EXECUTED		(PRESERVED)	
	STEP 2.	CO-SEQUENCE RETRIEVAL STARTS	CO-SEQUENCE ADDRESS	PROGRAM SEQUENCE ADDRESS	
	STEP 3.	INCREMENTATION DURING RETRIEVAL	INCREMENTED ADDRESS	PROGRAM SEQUENCE ADDRESS	
	STEP 4.	BRANCH TO ADDRESS PRECEDING 1st CO- SEQUENCE ADDRESS	CO-SEQUENCE ADDRESS - 1	PROGRAM SEQUENCE ADDRESS	
		Sho	w register contents during steps 5 and 6.	•	
	STEP 5.	RETRIEVE 2nd CSM INCREMENTING IAR	CO-SE JONES ADDRESS	PROGRAM SEQUENCE ADDRESS	
	STEP 6.	EXECUTE 2nd CSM	PRULIAN SE ADDRESS	Co Selling Address	
	the original ac	ddress by transfe	erring it to a work	RECISTON.	_
69.	DISPLAY +1 of ment or decre	or DISPLAY -1 n	nay be used to "step throug	out will not change any of the other	
78.		rarater in the	lowing timing formula abb Astrotype JI addes H FIELDAP Pa B FIELD BP maller V(AAB)A H JEXT SEQUENTIFIC B 13 INSTRUCT		

IAR

STEP 5.

CO-SEQUENCE ADDRESS

IAR'

STEP 6.

PROGRAM SEQUENCE ADDRESS

CO-SEQUENCE ADDRESS

60.

WORK REGISTER

69.

UNASSIGNED

78.

ABBREVIATION	MEANING
$N_{\mathbf{i}}$	The number of characters in the instruction
N _a	The number of characters in the A-field
N _w	The number of characters in the A- or B- field, whichever is smaller
N _b	The number of characters in the B-field
NXT	Address of the next sequential instruction
JI	Address of next instruction if a branch occurs
Ap	The previous setting of the A-address register
Вр	The previous setting of the B-address register
A	A address
В	B address

52.	External devices such as communication equipment, send the central processor a demand
	signal to indicate when a specialized routine needs to be performed. Interruption of the
	program for a routine involves a register similar to the co-sequence register. Named for
	its response to an interrupt, this control memory register is called the INTERRUPT
	register.

The sixteenth control memory register has an octal address of 00 and is "unassigned" 61. to any specific machine function.

Consequently, the 00 register is called the UNASSIGNO register. It is available for use by a programmer or operator through buttons on the control panel.

70. Name and briefly state purposes of each of the seven additional control memory registers.

IAR'- TO SUPPLY A CO-SEQUENCE ROUTINE ADDRESS POR CSM
INTERRUNT - TO UN EXTERNAL DEVICE SHAMIROUTINE IN
REPLY TO AN INTERRUPT SIGNAL, -ONMOSPENEN- To substitut for an other register when exceeding with DISPLAY +1 n-1 RWC'-SLC

RWCICLC

2 WORK Registers - available for automatic control minory preservation fregist addesse

Determine the number of microseconds used for the H-200 to execute an Add Instruction. 79.

> Format F/A/B Formula: $2(N_i + 2 + N_w + 2 N_b)$

(Two Characters per address.) Operands: Five characters each.

2(5+2+5+10) = 44 micro secondo

INTERRUPT

(Return to page 111, frame 53.)

61.

UNASSIGNED

This control memory register can be used by the programmer/operator to simulate any of the other fifteen registers. For example, an address from the IAR can be duplicated in the Unassigned register. Then, the programmer/operator can manipulate instructions with the control panel, through the Unassigned register, without actually changing IAR.

(Return to page 111, frame 62.)

70.

IAR' - To Supply a co-sequence routine address for CSM.

INTERRUPT - To supply an external device routine in response to an interrupt.

RWC #l! Starting and current location counters for the optional fourth read/write channel.

WORK REGISTER Available for automatic control memory preservation of register WORK REGISTER addresses.

UNASSIGNED REGISTER - To substitute for other registers when incrementing or decrementing with control panel DISPLAY + or -1.

(Equivalent answers are acceptable.)

(Return to page 111, frame 71.)

79.

44 microseconds.


F/A/B=5 characters. $N_w=5$. $N_b=5$ 2 $(N_i + 2 + N_w + 2N_b)=2(5 + 2 + 5 + 10)=44$

(Continue to page 129.)

LESSON VI EASYCODER PROGRAMMING

EASYCODER ASSEMBLY

Basic Easycoder's assembly system uses two Honeywell - supplied card decks and one card deck punched according to a programmer's entries on coding sheets. Assembly of these card decks in two "runs" (Phase I and II) produces: a printed listing of the source program, a card deck for a "memory dump routine" - complete listing of memory contents -, and the object program on punched cards or tape.




ASSEMBLY RUN NO. 1
PHASE I
SOURCE
EX
SOURCE
RUN NO. 1
INTERMEDIATE
DECK


In the first assembly run, the Phase I and Source program decks are fed into the machine for partial conversion of the source program into an object program. The following steps are accomplished during this run:

- 1. Mnemonic Op. Codes are translated.
- 2. A tag table is generated.
- 3. Sizes of operand fields are defined.
- 4. Assembly control statements are processed.
- 5. Errors are detected and flagged.
- 6. An intermediate deck is punched.

Notice that the source program deck is segmented by an EX card. This permits some processing before the remainder of the source program is entered.



The following operations are accomplished during the second assembly run: Addresses of operands and constants are assigned from the tag table generated by Phase I. The memory dump routine - a separate self-loading deck - is punched. The object program deck and its loading routine are punched. A printed listing of the source to object program is produced.







Figure 14. Easycoder Assembly



Coding Form Entries

- Col. 1-2: Contain page number.
- Col. 3-4: Contain line number.
- Col. 5: Contains a number if statement is to be inserted between two lines.
- Col. 6: Contains an asterisk (*) if strictly Remarks statement.
- Col. 7: Contains an L if an item mark is desired in the leftmost character position of the statement. Contains an R if an item mark is desired in the rightmost character position.
- Col. 8-14: If a tag, it must be no more than six characters long. First character of tag must be alphabetic.
- Col. 15-20: Mnemonic op code must begin in col. 15. (Octal machine language-columns 19 and 20.)
- Col. 21-62: Operands must begin in col. 21. A comma must follow all operands except the last operand in the line. Comments and remarks must be separated from operands by blank space.
- Col. 63-80: Comments and remarks, not included in the object program coding.

Figure 15. Coding Forms

EASYCODER CODING FORM DIFFERENCES

(Answer the following questions by reference to Figure 15.)

1.	A single line on the Easycoder coding form contains a total of § 0 columns.
	Therefore, the complete contents of a punched card can be recorded on one line.
2.	Logically, the first Easycoder column on a line is column number, and the last column on a line is number
	The first column of an SPS or Autocoder line is number 3 . The last column
	of an SPS line is number, because further card entries cause incorrect processing.
	Similarly, the last column in an Autocoder line is number 72, because card columns
	73 - 75 are required by the 1401 processor.
3.	Punched card columns 1-5 are used for the same purposes in the 1401 and H-200 systems.
	However, greater flexibility is afforded by an Easycoder coding form than with the other
	forms. Line numbers are not pre-printed (but numbers are supplied for reference) on an
	Easycoder form. Deletion of an SPS or Autocoder line by scratching it out causes a line
	number to be "missing" in the final deck of cards.
	Insertions may conveniently be written on any of the 30 Easycoder coding lines by no-
	ticing the page and line number that the desired insertion is to follow. This page number is
	then entered in columns $\frac{1}{2}$ and $\frac{2}{3}$, followed by the line number in columns $\frac{3}{3}$
	and $\frac{4}{5}$, and the insertion number in column $\frac{5}{5}$.
	As you recall, lines 26-30 on an SPS or Autocoder form were to be used for insertions.
4.	Additional convenience is provided by columns 6 and 7 of the Easycoder form. Column
	6 contains an asterisk if strictly a <u>REMARKS</u> statement is to be entered. Column 7
	places the unique H-200 punctuation - the ITEM mark - in either the high or low order
	position. (Extended use of column 7 is available in Εχτενύεν Easycoder.)
	NOTE: The "COUNT" columns required in SPS are not needed by Easycoder.
5.	In apparent purpose, the LOCATION columns on the Easycoder form are similar to the
	LABEL columns of SPS or Autocoder forms. Easycoder refinement in this area will
	be pointed out in following frames.
6.	The size of an SPS operand field is restricted and usually is referred to as "fixed form".
	Operand sizes are not specified, hence they are "free form" on the Auto cook
	coding sheet and Epasy coding form.

		,	
		,	

1.	Entries in columns 1 - 5 may be accomplished in several fashions, depending upon pro-
	grammer preference or established key punch procedure. For purposes of this book, in-
	dicate page 1, line 1, zero insertion, on the coding form segment below:

				EA	SYCODE	R			
PROBLEM_	PAY	ROLL P	ROCEDUR	E	PRC	GRAMMER J.E.H.	DAT	E 15/6/64	PAGE / OF 4
CARD NUMBER	J MARK	LOCATION	OPERATION CODE		OPERANDS				
01010	6 7	8	4 5 20	21, , , , , , , , , , , , , , , , , , ,				63, , , , , , , ,	
ass	sigi	n the le	ftmost assembl	lways found as the l Location column (#_ y is that of the men character of	$\frac{8}{}$) and r	efers to an :	instruct:	ion, the	ADDRESS
l e fur	ed a t the	as addr you to u er discu	esses. ise thos ission.	rger memory than t However, your fam e which Honeywell i Similarly, what you	niliarity wi refers to a u already l	th what wer s NBSOL	e called - してビ	actual add	dresses will
43.				addressing had bee	г			ndirect ad	dressing, the
Re	fer	to fran	nes 41 a	and 42, then show he	ow the cod	ing form wo	uld be c	ompleted t	o specify:
	Inc	direct	Address	sing of the A Operan	operation code	20 21	1.5,		
	In			ng of the A Operand	OPERATION CODE	20 21, 1,0,2,7+1, 2,1 ,	415		
57.				nbly control stateme and indicate when it				-	, 0
	'n	The de	egrar	-, takes the	hem	Jupto G	chon	arter a	2 th
	ر	ham	on.	mare:	1	•			

1. NOTE: Programmer's should complete at least the first five columns on the first line of each coding form.

EASYCODER

CODING FORM

	PROCEDURE	PROGRAMMER J. E.H.	DATE 15/6/64	PAGE OF4
CARD T M LOCATION	OPERATION CODE	OPERANDS		
1 2 3 4 5 6 7 8 Ø 1 Ø 1 Ø	14 15 20 21		62 63	80
Ψ, 1, Ψ, 1, Ψ, 1,	 	. <u>,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,</u>	· · · · · · · · · · · · · · · · · · ·	
				
15.		#8		
		ADDRESS		
		OP. CODE		
		LEFTMOST		
3.0		ADCOLUTE		
29.		ABSOLUTE		
		SYMBOLIC		
•				
			,	
43.				
		LOCATION OPERATION CODE		
	INDIRE		5.	
		[] [] [] [] [] [] [] [] [] []	F4	
·		LOCATION OPERATION CODE		
	INDEXE	7 8 14 15 20 21		
		A 1.0.2.7.4.x2.9.4.	1,5	

57.

PROG IS THE FIRST ENTRY IN THE PROGRAM. PROG CAUSES ASSEMBLY TO TAKE UP TO SIX CHARACTERS WRITTEN IN THE OPERANDS FIELD AS THE PROGRAM NAME.

(Or equivalent answer)

2.	If prior agreement has been made with the key punch operator for duplication of the first
	entries in columns 1, 2, and 5, a programmer may complete only the line number columns
	for subsequent entries. The programmer's entries in columns 3 and 4 identify the
	No of the coding form.
	Of course, a programmer would be correct if he decided to complete all five columns for

each of the 30 coding form lines.

16. Constants or characters in reserved areas are usually retrieved from the rightmost to the leftmost character. Appropriately then, a tag which begins in column 8 and refers to a constant or reserved area, will have an assembly assigned address of the <u>Richimost</u> character.

30. What was called "address adjustment" in your previous system is termed "relative addressing" in Easycoder. These examples:

	CARD T M LOCATION	OPERATION CODE	OPERANDS	
1	2 3 4 5 6 7 8	4 15 20	21 62 63	80
ø	2010	Α, , , ,	DATA+S1,ZE-1, 1,2+,ITEM-3	
-	show that	RELA	TIVE addressing may be used with either Symbolic of	or '
	ABSOL	155	addresses.	

44. Indexing and indirect addressing require three bits for identification by the address type indicators. In two character addressing mode, all 12 bits are required to express addresses up to # 4095. (11111111111₂ = 4095₁₀) Since all twelve bits are used in two character addressing, no bits are available for address type indicators. Consequently, when in two character addressing mode, neither _______ nor _______ addressing are available.

58. In addition to the name written in the operands field, a PROG card will contain certain other information to direct the assembly process. This additional punched information replaces the requirement for the "control" card that was needed with a 1401.

You are already familiar with the mnemonic written to originate addresses. It causes assembly to assign subsequent addresses starting at other than location 0, and is the mnemonic,

2.	
	LINE NUMBERS
16.	
	RIGHTMOST
	RIGH I MOS I
30.	
	RELATIVE
	SYMBOLIC
	ABSOLUTE
44.	
	INDEXING
	INDIRECT
	NOTE: Indexing and indirect addressing require an address mode greater
4	than two characters. The instruction to specify the ADMODE as two, three,
	or four characters and the instruction to Change Addressing Mode - CAM -
	are explained later in this lesson.
58	•

ORG

3. The manner of line n	umbering (columns	3 and 4) is left to the p	programmer's discretion.
Lines may be numbered	sequentially and con	ntinue from one sheet	to the next.
Example:		Alternatively, line	numbers may begin again or
	CARD TIM	each page. In this	case, line numbers could go
29 Ø 1 29 Ø	NUMBER	from number	to number 30 on each
30 Ø 1 3 Ø Ø	Ø 2 3 1 Ø	page.	
	2 0 2 3 2 M		
			address of the OP CODE
which is always the			
			assigned the address of
the RIGHTMOST	CHARACTER	 •	
	•		
	rightmost memory	location in your 1401 p	ze address. Notice that programming, the H-200 f the instruction.
	s the name and numb		have been mentioned in var- has not been discussed so
CARD T M LOCATION OPERATION CODE	0	PERANDS	
1 2 3 4 5 6 7 8 14 5 20 21		<u> </u>	62 63 , , , , , , , , , , , , , , , , , ,
'h			· · · · · · · · · · · · · · · · · · ·
59. ORG statements may	be written at any p	oint in the program ca	using assembly to assign
subsequent addresses s	tarting with the loca	tion specified in the o	perands field.
Assembly will start	assigning addresses	with location O unles	s an dRL statement is
written immediately fol	_ / /		
•			

1 - 30

EXAMPLE:



17.

OP. CODE LEFTMOST RIGHTMOST CHARACTER

31.

SYMBOLIC LEFT

45.

MARK COLUMN # 7

59.

ORG PROG

An assembly control mnemonic Op. Code is always the first coding form entry. This Op. Code causes assembly to name the PROGram, using up to six characters from the operands field. Abbreviate the problem title below and make the proper entries on the coding form.

				EASYCODER CODING FORM			
PROBLE	M_PA	YROLL F	PROCEDURE	PROGRAMMER	I.E.H. DAT	TE 15/6/64	PAGEOF
CARD NUMBI	ER ER	LOCATION	OPERATION CODE	OPERANDS			
Ø 1 Ø		8, , , ,	P. R. G. P. A.	Y.R. g. L.		63	, , , , , , , , , , , , , , , , , , , ,
fı	revi ram A A	ous sys e may b tag begi	r provides tem. The e reversed inning in c	a versatility of tag address assign left or rightmost address assignm l simply by starting a tag in column olumn 9 for an instruction is assign CHARACTER olumn 9 for a constant or reserved	ents discuss n 9. ned the addr	ed in the p	revious
32.		ne utiliza	ation of an	* address and relative addressing	is illustrate	ed in the M	CW instruc-
Г	CARD NUMBE	LOCA	OPERATION	OPERANDS			
		5 6 7 8	CODE	OF EN ANDS		62 63	
1	- -		MCW	*+9,WORK	<u>, , , , , , , , , , , , , , , , , , , </u>		
-	-+-	 	\S\	TAX PAY	anacified by	the A adda	ese to that
				W instructions is to move the field ess. The notation *+9 refers to the			•
	_	-		y to the right of the MCW instructi			
				been specified). The instruction for			
							. 4002011 11121
D				agged WORK when the MCW instru-			
j	o di ects o bo	stinctio discuss th syste	n has been sed were a ems, but E	(#7) brings up a point that should be made between EASYCODER and Explicable to both systems. Certain tended Easycoder - as its name in use of the Mark Column.	XTENDED For a contract of the	EASYCODE column #7 kes additio	CR. The sub- apply equally
60.	T	ags may	be used v	vith ORG statements but a tag must	t begin in Co	lumn 8 of t	the location
				as a symbolic address. A tag sho			
а	ısa	symbol	ic address	with an ORG statement. This may	y be accompl	lished by w	riting the tag
t	egi	nning in	Column 8	of the location columns either alon	ng with the O	RG instruc	tion or as a
I		eding er					
	Α	t which	address w	ill assembly start assigning addres	sses if an OI	RG stateme	ent is not
	x/rit	ten ?	•				

4. NOTE: Any name of up to six characters may be used in the operands field.


EASYCODER

18.


RIGHTMOST CHARACTER LEFTMOST CHARACTER

The examples below indicate that a programmer must take the addressing mode into consideration when writing an * address.

TWO CHARACTER ADDRESSING



THREE CHARACTER ADDRESSING



Four Character Addressing to access memory up to 65,000 memory locations will be discussed later in this lesson.

46.

EXTENDED

60.

Assembly will start assigning addresses at memory location \emptyset unless directed otherwise by a ORG statement.

5. The first mnemonic Op. Code will always be the assembly control statement, $\frac{PR \oint_{\mathcal{K}} }{}$.
This causes assembly to name the program. Up to Six characters can be entered in the openance field to express the program name.
19. The address assignments for tags are summarized below:
A tag beginning in Col. 8 of an instruction refers to the LEFTMOST CHMIKE (\$90.00) A tag beginning in Col. 9 of an instruction referes to the RECHTMOST.
A tag beginning in Col. 8 of a constant or reserved area refers to the KICHIMOST .
A tag beginning in Col. 9 of a constant or reserved area refers to the Left mist
33. Make the following comparisons between an H-200* and a 1401*:
1. The H-200* references the LEFT MOST memory location of the instruc-
tion in which it appears.
2. A programmer needs to take into account the number of characters being used to express an for the H-200.
onpress an
47. In this and subsequent frames, subjects applicable to both Easycoder and Extended Easycoder will be presented. Any topics pertaining exclusively to Extended Easycoder will be indentified with the titles, "EXTENDED EASYCODER".
One of the purposes of Column 7 is to provide a convenient method of setting ITEM marks
without writing a SET ITEM MARK instruction. Obviously, if this column remains blank, No. 1100 Mark is set.
THE THREE IS SEL.
61. The mnemonic MORG (for Modular Origin) is written when it is desired to have assembly
start assigning addresses at the first multiple of an address written in the operands field.
For example, if the last address assigned was location number 100, the MORG statement below would cause assembly to start assigning subsequent addresses at location number 1/25.

OPERANDS

OPERATION CODE

LOCATION

1	4	•
ı	4	•

5. PROG SIX **OPERANDS** 19. OP. CODE RIGHTMOST CHARACTER RIGHTMOST CHARACTER LEFTMOST CHARACTER 33. LEFT MOST ADDRESS 47. NO ITEM MARK 61.

128

NOTE: The operands field entry for a MORG statement must be a power of 2. Examples: 2,4,8,16,32,64,... etc.

		emation needs to be conveyed than ay provide remarks (comments).		•
	-	ated below, the * is placed in the		
		EASYCODER CODING FORM		
TTIME	ROLL PROCEDURE	PROGRAMM	MER J.E.H.	DATE 15/6/64 PAGE / OF 4
NUMBER PR	LOCATION OPERATION CODE	OPER ANDS		62 63 , , , , , , , , , , , , , , , , , ,
01010	PROG	PAYROL,		
Ø 1 Ø2 Ø *		PAY ROLL EXAMPLE PREPARED FOR		
	-	ated, tags can contain up to six cl	haracters, b	out the first character must
	lphabetic.	lute decimal addresses may be wi	ritten in Loc	ation columns in place of
		in your own words how assembly		_
_	•	in the Location column. TAd-		4
Pr	BSOLUTE - FIRST	CHARACTER NUMERIE		
+X1, on th each	+X2, and +X3.	ystem was limited to the use of or The H-200 makes six index region the manner to which you are according to the registers:	isters availa	write the designations for
mem	nory location of	is written in column seven, an I the field (or instruction). 7 is the converse of the above. Be made to play the field (or instruction).	Briefly state	the effect of an R in column 7
may	inadvertantly b	ammers are each writing portions be used for the same program ele correct this situation. It is nar	ment. Easy	coder contains an assembly

different tags equal to one address, hence it is called an <u>EQUAL</u> statement.

TYPE

20. TAGS BEGIN WITH AN ALPHABETIC CHARACTER. ABSOLUTE ADDRESSES BEGIN WITH A DIGIT.

34.

+X1

+X2

+X3

+X4

+X5

+X6

48.

AN R IN COLUMN 7 PLACES AN ITEM MARK IN THE RIGHTMOST MEMORY LOCATION OF THE FIELD OR INSTRUCTION.

62.

EQUAL

(Mnemonic: EQU)

7. A remarks line may be written at any point in a program. Name clarification is simply one example of the use of a
is written in the TYPE column (column # 6).
21. In the examples below, indicate whether the tags refer to the right or leftmost memory
21. In the examples below, indicate whether the tags refer to the right or leftmost memory location.
LOCATION OPERATION 1 most memory location.
I. EXEMPT DCW. QVETTAXQ
2. Noy.65 pc @11TH Mo@, 3 most memory location. 3. 1.652 p.cw @PARTA@ 4 most memory location.
4. GROSS A. TAX, NET 5 16 most memory location
5. 2122 A 160,200
35. Index designators must all begin with a plus sign. However, it is not proper to introduce
an operand with either a + or - sign. When the contents of an index register are used in the
entire address, it should be preceded by a Ø on the coding form. In the ADD instruction
below, write the A address as the address stored in index register six and the B address
as a location tagged WORK.
LOCATION OPERANDS
A DT X67, WAR.
49. Item Marks set through the use of column 7 conveniently replace the necessity of
writing a SET ITEM instruction. This convenience may be utilized whenever Item Marks
are desired in either the or memory location
of an entry.
The SET ITEM instruction (to be discussed later) is still required if the punctuation is
to be placed in locations other than the extremes.
63. EQU may be used in various situations other than the single example previously cited.
However, the basic purpose of EQU is to cause a symbolic tag to beEQUALto
the Aongess written in the OPERANOS field.
OPERATION
LOCATION CODE 8 14 15 20 21
WTHL EQU 2048

REMARKS

*

TYPE

6

21.

LEFT

RIGHT

LEFT

LEFT

LEFT

RIGHT

35.

OPERATION CODE	OPERANDS
15, 20	
A.	Ø+X6.WORK

49.

LEFTMOST RIGHTMOST

63.

EQUAL
ADDRESS
OPERANDS

8. It should be noted that the operands field begins with column # 21 and ends with column # 62.

The portion of a remark that continues into columns # 63 to # 68 will not appear in the assembled object program printed listing. Write the following remark as it will appear in an assembled object program printed listing.

EASYCODER

CODING FORM

PROBLEM PAY ROLL	PROCED	URE PROGRAMMER J. E. H. DATE 15/6/64 PAGE 1 OF 4
CARD TM LOCATION	OPERATION CODE	OPERANDS
1 2 3 4 5 6 7 B	15 20	21 62 63
01010	PROG	PAY ROLL
2 Ø 1 Ø 2 Ø *	<u> </u>	PAYROLL EXAMPLE, PREPARED FOR EDUCATION RESEARCH TEXTBOOK 200

- 22. There are two conditions in which a blank OPERAND field is valid:
 - 1. The instruction does not require an operato . (Such as H, NOP, etc.)
 - 2. Operands are implicitly addressed as in chaining, where the address of the A operand is supplied by the contents of the $\frac{A}{A}$ $\frac{A}{A}$ $\frac{D}{A}$ $\frac{A}{A}$ register, etc.
- 50. WORD MARKS are automatically placed with instructions. Example: The Op. Code of any instruction is automatically word marked.

64. In order to assign the tags, X1, X2, X3, X4, X5, X6, to the actual addresses of the index registers, ADDRESSES: 4, 8, 16, 20, 24, (the absolute addresses of the registers) must be written in the operands field. Fill in the coding form to make the tag "X3" equal to the index register occupying memory locations #10, 11, and 12.

LOCATION	OPERATION CODE	OPERANDS	
8 14	15, 20	21, 62	
X3	EIQ.J.	12	

21

62

63 - 80

PAYROLL EXAMPLE PREPARED FOR EDUCATION RES

22.

OPERAND A ADDRESS

36.

INDIRECT

50.

RECORD MARK

NOTE: A record mark is a combination of word and item mark. It may also be set by writing SW and SI instructions.

64.

LOCATION	OPERATION CODE	OPERANDS
8 14	15 20	21, , , , , , , , , , , , , , , , , , ,
x,3	FQU.	1.2.

Refer to the following chart for frame #65.

INDEX REGISTER	ADDRESS TYPE INDICATOR	STORAGE FIELD	ADDRESS
x 1	001	2-4	4
X 2	010	6-8	8
X 3	011	10-12	12
X 4	100	14-16	16
x 5	101	18-20	20
x 6	110	22-24	24

9.	If a printed listing of all 80 card columns is desired, tabulating equipment (an accounting
	machine) or a source card print routine may be used. An * is placed in Column #6 when
	only a remark is written. As with the 1401, remarks may also be entered following the
	last entry in the operand field. Easycoder requires one space between the last operand and
	the first remark.

23.	List the tv	vo conditions	for	which a	blank	operand	field i	s valid.
	TO C CITC CA	AO COTTOTOTOTO	101	AATTI CII C	DIGHT	OPCIALIA	TTCTU 1	S Valla

1.	NO OFFICE	MO REGUIRE) - H, Nus) ·		
2.	CHATUENG-	ADDRESS IN	A HODDESS	WELLSTER	/ IMPLICET	HOORESSINE

In all other situations, the operands field will contain addresses (symbolic, absolute, indexed, indirect) octal variants or entries as remarks and constants.

37. Indirect addressing is an H-200 capability not found in your previous system. A programmer encloses the indirect address in parentheses, and the program then refers to that address for the desired data address. Indirect addressing can be compared to additional indexing in excess of the six available registers. Since an indirect address can specify another indirect address, etc., through any desired number of levels, the capability of multilevel indirect addressing is provided. Indirect addressing requires only that 1.) the indirect address be enclosed by parentheses, and 2.) the program is in three or four character addressing. Example:

OPERATION CODE	
15 20	21, , , , , , , , , , , , , , , , , , ,
McW.	(DATA+2), WORK

51. The following minimum hardware configurations are required for H-200 systems using:

	EASYCODER	EXTENDED EASYCODER
CENTRAL PROCESSOR	2048-character core storage	8192-character core storage
PERIPHERAL EQUIPMENT	Card reader/ card punch	Card reader/ card punch
	Printer	Printer
		3 Magnetic tape units

65. Write the statements making tags XI through X6 refer to their correct address.

LOCATION	OPERATIO CODE	N
8	14 15,	20 21
X. I	E 14.0.	. 4
X2		8
X 3	\top	1,2
Χή	11	. / 6
X		2 //
X6.	1	29

NO ANSWER REQUIRED

23.

- 1. OPERANDS NOT REQUIRED. EXAMPLES: H, NOP, ETC.
- 2. IMPLICIT ADDRESSING (CHAINING).

37.

NO ANSWER REQUIRED

51.

EXTENDED EASYCODER

In addition to blank, L, and R, there is another set of punctuation indicators available to Extended Easycoder. If any of the letters A through T (excluding L and R, O and Q) are written in column 7, word marking is not automatically placed by instructions. Any punctuation indicator from this second set, controls the complete punctuation.

65.

LOCATION	OPERATION CODE	
8	4 15 20	21
X1, , , , ,	EQU	4
x 2	EQU	8
x .3	EQU	12
X4	E,QU	16.
Χ5	EQU	20
x6	EQU	24

10. SPS or AUTOCODER uses lines 26-30 fo	or insertions; EASYCODER permits insertions to
be written for any line, on any line. Indica	te that a line is to be inserted between lines 16 &17.
15 g . 15 g . 17 g . 18 g . 19 g . 19	315 Ø 316 Ø 317 Ø 318 Ø
24. In certain cases, either or both operand	addresses are written as zeros on the coding
which is similar to SAR or SBR of the 1401	ed by another instruction. For example, SCR - supplies operand addresses to a Resume Nor- st routine. The coding of this portion of an inter- de of this frame.
express any address from 0 to 4095. "Two ter bits from two adjacent memory location character" addressing is required for addressing in the context of	a "two character" address - 12 binary digits - can character" refers to the fact that the six characters form a continuous 12 bit address. When "three esses above 4095 or for INDEXED or INDIRECT cent memory locations form a continuous
52. EXTENDED	EASYCODER
Specifically, the punctuation indicators whatever punctuation is required. Consequ	A through T (excluding L and R, O and Q) set tently, this second set of punctuation indicators marks, and Record marks, in any com-

The EQU statement is often used to make other tags equal to index registers. In the previous discussion of indexing, you saw that the value stored as the contents of an index register could be used to modify an address. For example, DATA +X1, instructs the computer to add the value stored in X1 to the address of the symbolic tag DATA. (Continue to the answer side of this frame.)

bination of leftmost or rightmost memory locations (extremes).

66.

NOTE: Any digit in the insertion column is correct. However, it is a common practice to number insertions with a central digit between 0 and 9. In this manner, insertions could then be made between the original line and the first insertion.

14	7 3 5 TIY	ווי
15	Ø3159	5
16	Ø3116	8
17	\$3176	
18	\$3189	
19	\$3165	
	-	, , , ,

24. Notice these zeros. OPERATION CODE LOCATION Interrupt Routine Begins RESUME RNM ØØØ, ØØØ, Ø at this point RESUME+3.67 Stores "A" Address Register (67). ENTER SCR SCR RESUME +6.70 Stores "B" Address Register (70). EPRUPT ROUTINE B, RESUME

38.

THREE (3)

18

52.

WORD

ITEM

RECORD

66.

Suppose that the tag DATA has been assigned to memory location #500 and that X2 contains a value of 5. Retrieval of the desired operand DATA +X2 is shown below:

			₽ DAT	'A PLU	S THE	VALUE	IN X2-		
ADDRESS	498	499	500	501	502	503	504	505	506

The computer begins retrieving the operand at memory location #505. Because of indexing, the effective operand address, DATA +X2, has been modified without actually changing the original address of DATA.

11.	A programmer should complete at least Columns 1-5 on the first line of each coding form.
	Columns 1 & 2 show face No., columns 3 & 4 show LINE NO.
	The first Op. Code of a program is PROL. This causes assembly to take up to &
	characters written in the
	An * in the Type column indicates a line of Remines. Any extension
	of this line beyond column #_ & ? will not appear in an assembled object program listing.
25	. The SCR instructions move three character addresses from each register in the frame 24 example. A correct number of memory locations must previously have been allocated during assembly for storage of these addresses.
	Briefly, then, what do the \$60,000, of the RNM instruction indicate to assembly?
	(ALLOCATE SIX MEMORY LOCATIONS 944, 144 to recen A & Baddies
	(ALLOCATE SIX MEMORY LOCATIONS 944, 144 to recein A & Baddies from other materialis
	indicate whether addressing is to be accomplished directly, indirectly, or by indexing. These high order three bits are illustrated below. They are called the HODKESS TYPE IS-BIT ADDRESS IS-BIT ADDRESS
	18 BITS
53	. EXTENDED EASYCODER
	The punctuation indicators A, B, C, place a WM, IM, RM, respectively in the left most
	memory location.
	The indicators D, E, F, place the same respective punctuation at the other extreme,
	that is,
	the letter Desets a WM in the Rock most location,
	the letter sets an in the most location,
	the letter _ sets a _ R M in the _ R most location.
67	. The contents of an index register could also be the address of an operand. In this case,
	it is written as $\emptyset+X1$, $\emptyset+X2$, etc. It is important to remember that index designators such
	as +Xl or \emptyset +Xl specify that the CONTENTS of a certain register is to be used to
	locate another address in memory.

Columns 1 & 2 show PAGE NUMBER Columns 3 & 4 show LINE NUMBER Column 5 shows INSERTION NUMBER

PROG

SIX

OPERANDS

NAME

PROGRAM

* - TYPE - REMARKS - 62

25.

ALLOCATE SIX MEMORY LOCATIONS ($\emptyset\emptyset\emptyset$, $\emptyset\emptyset\emptyset$) TO RECEIVE A AND B ADDRESSES FROM OTHER INSTRUCTIONS.

NOTE: When a variant character is to be stored, the operands field entry should be $\emptyset\emptyset\emptyset$, $\emptyset\emptyset\emptyset$, \emptyset .

39.

ADDRESS TYPE INDICATOR

53.

D sets a WM in the RIGHT most location.

E sets an IM in the RIGHT most location.

F sets a RM in the RIGHT most location.

67.

CONTENTS

CARD TM LOCATION	OPERATION CODE	OPERAN	IDS		
2 3 4 5 6 7 8	15, 20 21,		-	62 63	
010	PROG PAYROL		<u> </u>		
130 START	s,w 1,00	 	<u></u>		
. The opera	nds field may be	blank if no operan	ds are involved	or chaining is being	nerfor
•				ction, the correct	
			- "	will then allocate	
	-		memory locatio		tiic
Confer	Number	or storage	internot y Tocatio	115.	
. In two cha	racter addressin	g, the computer is	s not involved wit	th any address type	indica
In three char	acter addressing	, the high order th	ree bits indicate	e either direct, ind	irect, d
indexed addre	essing. 000=DIR	ECT, 111=INDIREC	CT. Write the ad	ldress type indicate	ors as t
annear in hin	arv. indicating th	he index registers	1 through 6.		
ool		· ·	=X2	611	=X3
001	=X1	C (1)	=X2		= X 3
		· ·	=X2 =X 5	100	=X3 ==X6
100	=X1	101	=X 5		
100	=X1 =X4	101 EXTENDED EA	=X 5	100	=X6
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	=X1 =X4 ning punctuation	101 EXTENDED EA	=X 5		=X6
loo The remains both extreme	=X1 =X4 ning punctuation s.	NON EXTENDED EA	=X5 ASYCODER ough T) place con	nbinations of punct	=X6
loo The remains both extreme	=X1 =X4 ning punctuation s.	101 EXTENDED EA	=X5 ASYCODER ough T) place con	100	=X6
The remains both extreme	=X1 =X4 ning punctuation s. LUMN 7	EXTENDED EA indicators (G thro	=X5 ASYCODER ough T) place con	nbinations of punct	=X6
The remains both extreme	=X1 =X4 ning punctuation s. LUMN 7 G H	EXTENDED EA indicators (G thro LEFTMOST LOCA IM IM	=X5 ASYCODER ough T) place con	nbinations of punctors GHTMOST LOCAT IM WM	=X6
loo The remains both extreme	=X1 =X4 ning punctuation s. LUMN 7 G H I	EXTENDED EA indicators (G thro LEFTMOST LOCA IM IM IM IM IM	=X5 ASYCODER ough T) place con	nbinations of punctors GHTMOST LOCAT IM WM RM	=X6
The remains both extreme	=X1 =X4 ning punctuation s. LUMN 7 G H	EXTENDED EA indicators (G thro LEFTMOST LOCA IM IM	=X5 ASYCODER ough T) place con	nbinations of punctors GHTMOST LOCAT IM WM	=X6
loo The remains both extreme	=X1 =X4 ning punctuation s. LUMN 7 G H I J	EXTENDED EAR indicators (G through LEFTMOST LOCAL IM IM IM IM WM	=X5 ASYCODER ough T) place con	nbinations of punctors GHTMOST LOCAT IM WM RM IM IM	=X6
loo The remains both extreme	=X1 =X4 ning punctuation s. LUMN 7 G H I J K	EXTENDED EAR indicators (G through LEFTMOST LOCAL LIM LIM LIM LIM WM WM	=X5 ASYCODER ough T) place con	The contract of punctions of pu	=X6
loo The remains both extreme	=X1 =X4 ning punctuation s. LUMN 7 G H I J K M N P	EXTENDED EAR indicators (G through IM IM IM WM WM WM WM WM A RM	=X5 ASYCODER ough T) place con	The contractions of punctions o	=X6
loo The remains both extreme	=X1 =X4 ning punctuation s. LUMN 7 G H I J K M N P S	EXTENDED EAR indicators (G through IM IM IM WM WM WM WM AARM RM	=X5 ASYCODER ough T) place con	IM WM RM AM RM AM IM	=X6
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	=X1 =X4 ning punctuation s. LUMN 7 G H I J K M N P	EXTENDED EAR indicators (G through IM IM IM WM WM WM WM WM A RM	=X5 ASYCODER ough T) place con	The contractions of punctions o	=X6
The remains both extreme	=X1 =X4 ning punctuation s. LUMN 7 G H I J K M N P S T	EXTENDED EAR indicators (G through IM IM IM WM WM WM WM AARM RM	=X5 ASYCODER ough T) place con	IM WM RM AM RM AM IM	=X6
The remains both extreme COI	=X1 =X4 ning punctuation s. LUMN 7 G H I J K M N P S T to L and R, whi	EXTENDED EAR indicators (G through IM IM IM WM WM WM WM AARM RM RM	=X5 ASYCODER ough T) place con	IM WM RM IM WM RM IM WM RM IM RM	=X6

This ADD instruction refers to the index register X3, which is the address of the data to

be added to NET.

LOCATION

#8 - #14

26.

ZEROS

CORRECT NUMBER

40. Notice that the index registers occupy memory locations 2 through 24. This chart will be presented again in this lesson and reference will be made to the addresses (4, 8, 12, 16, 20, 24) of the index registers.

INDEX REGISTER	ADDRESS TYPE INDICATOR	STORAGE FIELD	ADDRESS
x 1	001	2-4	4
x 2	010	6-8	8
x 3	011	10-12	12
x 4	100	14-16	16
x 5	101	18-20	20
x 6	110	22-24	24

54.

EXTENDED EASYCODER

O, Q.

Ν

NOTE: The first set of punctuation indicators (blank, L, R,) is usually sufficient. The second set of punctuation indicators may be used at the programmer's discretion.

68.

CONTENTS

NOTE: A tag that has been made equal to an index register designator of the type $\emptyset+X3$, may only be used to specify the contents of the register and not the address of the register itself.

13. An Easycoder tag may begin in either the first Location column (#8) or the second Location column (#9). The address assigned to a tag by assembly is determined by two variables: 1. Whether the tag begins in column # _ 8 or # 2. Whether the tag refers to an instruction or to constants and reserved areas.
27. Previous experience has made you familiar with the several types of addresses which may be entered in the operands field. For example, any unsigned decimal number from 0 up to the limit of memory constitutes an absolute address. While you referred to this as an "actual" address in your previous system, Easycoder terminology calls it an ABSGI VICE address.
41. On the back of this frame (#41) and in frame #42 you will be shown how the computer retrieves indirect or indexed addresses. You are to compare frame 41 with frame 42 and decide which frame illustrates indirect addressing of the A address and which frame illustrates indexing of the A address.
55. You will recall that assembly language was divided into three types of statements at the start of this text. These are: 1. Assembly Control Statements 2. Department Formatting Statements 3. Data Recession Statements. The third type was separated further into five kinds of instructions.


69.	Now, fill in this	coding form to make	tag FICA refer to the	contents of index register X6.
-----	-------------------	---------------------	-----------------------	--------------------------------

LOCATION	OPERATION CODE	OPERANDS
8 14		
X 6	E,QU .	24
F.I.CH.	Eay.	0+ 160

LOCATION #8 or #9

27.

ABSOLUTE



55.

ASSEMBLY DATA PROCESSING

69.

LOCATION	OPERATION CODE	OPERANDS
8 14	15 20	21
X.6.	E,QU	24.
FICA	EQU.	Ø+X 6

	rection of instruct	ion retrie	eval, th	e address assig	ned to	the tag	-,	mbry w.	
m	emory location cor			,	•	S	•	•	
	•	J							
	T1					***			
3.	Identify the types	of addres	sses in	the example be.	iow:				
	The first line sho	ws	ABS OLUT	addres:	ses.	CARD T NUMBER	LOCATION	OPERATIO	ON
	The second line s		SYMBUL	1		02010	7 8	14 15; A.	375.45
			2.1.		2			, S,	TAX, PA
2.							***************************************		
				OP CODE A ADDRE	ESS B ADDRE	ss			
			INSTRUCTION	A 010 10	027 000 415	<u>, </u>			
					7 \	$\overline{\lambda}$			
				BINARY DIGITS	BINARY				
		TORAGE DDRESS	6 7 8		016175	7 //			
		<u> </u>	XX 2093	1027 +2093 3)20	3 REGISTER				
			address	77					
			indicator	is ignored		,	Ø.		
	_		<u> </u>						
	AL	TORAGE DDRESS	3116 31	17 3118 3119 3120		12 413 414	+		
	AL		2 3 9	ii 3118 3119 3120 5 6 1	\$ 0 ·	1 6	415		
	AL CI	ODRESS ONTENTS	4 3	17 3118 3119 3120 5 6 1	\$ 0 -	B FIELD	6		
	AL	ODRESS ONTENTS	4 3	17 3118 3119 3120 5 6 1	\$ 0 -	1 6	6	addres	s.
	This frame is an	example	4 3 9	17 3118 3119 3120 1 5 6 1 1 FIELD	addre	essing o	f the A		
 6.	This frame is an List those of the	example	of		addre	essing o	ou rem	ember:	
 6.	This frame is an List those of the	example	of	17 3118 3119 3120 1 5 6 1 4 516L0 INDEV ssembly Contro	addre	essing o	ou rem	ember:	
ó. 	This frame is an List those of the formal in the formal i	example	of	3118 3118 3120 5 6 1 4 FIELD INDEV ssembly Contro	addre	essing o	f the A	ember:	
5. 	This frame is an List those of the	example	of	17 3118 3119 3120 1 5 6 1 4 516L0 INDEV ssembly Contro	addre	essing o	f the A	ember:	
	This frame is an List those of the formal in the formal i	example	of	3118 3118 3120 5 6 1 4 FIELD INDEV ssembly Contro	addre	essing o	f the A	ember:	
	This frame is an List those of the formal in the formal i	example ten Easyo	of		addre	essing of	f the A	ember: 0 SPR QU	
0.	This frame is an List those of the service of the	example ten Easyo	of		addre	essing of	f the A ou rem	ember: 0 SPR QU	
 	This frame is an List those of the formation of the form	example ten Easyo examples LOCATION	of	ssembly Contro	addre	essing of	f the A ou rem	ember: 0 SPR QU	
	This frame is an List those of the formation of the form	example ten Easyo examples LOCATION 5	of	ssembly Contro	addre	essing of	f the A ou rem	ember: 0 SPR QU	c∈4∪
	This frame is an List those of the formation of the form	example ten Easyo examples LOCATION	of		addre	essing of	f the A ou rem	ember: 0 SPR QU	c∈4∪
 	This frame is an List those of the formation of the form	example ten Easyo examples LOCATION 5	of	ssembly Contro	addre	essing of	f the A ou rem	ember: 0 SPR QU	c∈4∪
 	This frame is an List those of the formation of the form	example ten Easyc examples LOCATION S K6 F1 CA	of		addre	essing of the diff	f the A	ember: 0 SPR QU	c∈4∪
 	This frame is an List those of the formation of the form	example ten Easyc examples Location Location	of		addre	essing of	f the A	ember: 0 SPR QU	c∈QU
 	This frame is an List those of the the second seco	example ten Easyc examples Location Location	of		addre	essing of the diff	f the A	ember: 0 SPR QU	c∈4∪
0.	This frame is an List those of the formation of the form	example ten Easyc examples Location Location Location Location E. Location	of		addre	essing of the diff	f the A	ember: 0 SPR QU	c∈QU

OP. CODE

(RETURN TO FRAME 15, PAGE 135.)

2.8.

ABSOLUTE SYMBOLIC

(RETURN TO FRAME 29, PAGE 135)

42.

FRAME 41 IS AN EXAMPLE OF INDIRECT ADDRESSING FRAME 42 IS AN EXAMPLE OF INDEXED ADDRESSING

(RETURN TO FRAME 43, PAGE 135.)

56.

PROG $^{\sim}$

MORG

EX

EQU

HSM ✓

ORG _

ADMODE

CLEAR:

CEQU

END

(RETURN TO FRAME 57, PAGE 135.)


70.

EXAMPLE #1. THE DATA STORED AT THE MEMORY ADDRESS INDICATED BY THE CONTENTS OF X6 WILL BE ADDED TO MEMORY LOCATION #24. SINCE THIS IS THE ADDRESS OF X6, THE CONTENTS OF X6 WILL BE CHANGED.

EXAMPLE #2. THE DATA STORED AT THE MEMORY ADDRESS INDICATED BY THE CONTENTS OF X6 WILL BE ADDED TO ITSELF.

THE MEMORY ADDRESS - FICA - REMAINS IN X6 AND IS NOT CHANGED.

(The diagram on page 163 illustrates how the computer executes Example #1)




The A address is supplied to the A address register from index register X6. The B address is supplied to the B address register from the address in the instruction. A character from each operand is sent to its respective operand storage register and is then combined in the adder. This process continues and the result is sent back to the address indicated by the B address register until the character with a word mark has been processed.

What will the total be at the completion of the ADD operation and where will it be stored?

71. The total stored in memory locations 22, 23, 24, will be 3481. Since memory locations 22, 23, 24, constitute index register 6, subsequent use of this register will involve the value 3481. The example explained was a special case where it was desirable to change the contents of X6.

The coding below illustrates the second example that was written A, FICA, FICA. Note, however, that the appropriate format is written more efficiently as Op. Code, A Address. This format simply duplicates the A Address in an Add instruction.



If you are interested in another example of indexing, you may review frame #42 on page 161 before continuing to frame 72, page 165.

тъ	of FOII :-	njunction with	9		- 4 .14 /	
^		_	written in the locat	•		to
Hong	in the o	perands Heid.	This address may	be direct, if	ndirect, or in	naexea
			statement with wh	ich you are fa	amiliar. Bri	efly
	ne purpose of an E	1.//	0.0	10	1	
To exe	ente a portion	of the pr	gram veft	se the	mere	
pro	fram load	ed.	<u>/ </u>		,	
	 	 			· · · · · · · · · · · · · · · · · · ·	
. The fi	rst direct address	s specifies the	lowest memory lo	cation to be c	leared of pun	octuati
		_	lowest memory lo		_	
and data	bits. It is separa	ted from the s	second direct addre	ss by a comm	na. If this "	nighes
and data	bits. It is separa address is <u>not</u> als	ted from the s	second direct addre	ss by a comm a bits in the a	na. If this "l rea specified	nighes Lare
and data	bits. It is separa address is <u>not</u> als	ted from the s	second direct addre	ss by a comm a bits in the a	na. If this "l rea specified	nighes Lare
and data	bits. It is separa address is <u>not</u> als	ted from the some of ollowed by that the area f	second direct addre	ss by a comm a bits in the a	na. If this "l rea specified	nighes Lare
and data	bits. It is separa address is not als zeros. Indicate LOCATION OPERATION CODE	ted from the so followed by that the area f	second direct addre a comma - the data rom WORK to WOR	ss by a comm a bits in the a	na. If this "l rea specified	nighes Lare
and data	bits. It is separa address is not als zeros. Indicate LOCATION OPERATION CODE B 14 15 1	ted from the so followed by that the area f	second direct addre a comma - the data rom WORK to WOR	ss by a comm a bits in the a	na. If this "l rea specified	nighes Lare
and data	address is not als zeros. Indicate LOCATION OPERATION CODE 1 15	ted from the so followed by that the area f	second direct addre a comma - the data rom WORK to WOR	ss by a comm a bits in the a	na. If this "l rea specified	nighes Lare
and data	bits. It is separa address is not als zeros. Indicate LOCATION OPERATION CODE B 14 15 1	ted from the so followed by that the area f	second direct addre a comma - the data rom WORK to WOR	ss by a comm a bits in the a	na. If this "l rea specified	nighes Lare
and data (second) cleared to	bits. It is separa address is not als zeros. Indicate LOCATION OPERATION CODE B	o followed by	second direct addre a comma - the data from WORK to WOR OPERANDS	ss by a comm	na. If this "l rea specified	nighes Lare
and data (second) cleared to	bits. It is separa address is not als zeros. Indicate LOCATION OPERATION CODE B	o followed by	second direct addre a comma - the data rom WORK to WOR	ss by a comm	na. If this "l rea specified	nighes Lare
and data (second) cleared to	bits. It is separa address is not als zeros. Indicate LOCATION OPERATION CODE B	o followed by that the area f	second direct addre a comma - the data from WORK to WOR OPERANDS	ss by a comm	na. If this "l rea specified	nighes Lare

The notation #12 A is interpreted by assembly as meaning the number (#) of memory locations (12) to store the alphanumeric (A) constant. Then, the constant to be stored is specified as UNIT#6@\$1.20. Using this type of notation, indicate that TYPE 3 is to be stored as a constant without a word mark.

LOCATION	OPERATION CODE	OPERANDS
8 14	15 20	21 62
	Dic	#SATYPE3

EQUAL

ADDRESS

83. THE PURPOSE OF THE EX STATEMENT IS TO EXECUTE A PORTION OF A PROGRAM BEFORE THE ENTIRE PROGRAM HAS BEEN LOADED BY A LOADING ROUTINE.

A programmer writes mnemonic EX in the op code field. He then writes a previously defined address in the operands field. This address is that which appears in the <u>location</u> field of the first instruction of the segment to be executed.

94.

LOCATION	OPERATION CODE	OPERANDS
8 14	15, 20	
	CLEAR	WORK WORK + I.D.
	END	

105.

LOCATION	OPERATION CODE	OPERANDS
8 14	15, 20	21 62
	D _i C	#5ATY,PE3

73. The EQU statement is not required as part of a specific sequence of assembly control statements. As you remember, PROG is written first, and ORG follows PROG. The next two statements that need to be written are ADMODE and CAM. ADMODE specifies the mod of	е
84. Since the purpose of an EX statement is to execute portions of the program before the re	_
mainder is loaded, more coding follows an EX statement.	
At the END of program coding, the assembly control statement $\underbrace{\mathcal{E} \mathcal{N} \mathcal{N}}$ is written	
in the Op. Code field of the final coding line.	
95. A comma written following the second address indicates that the area is to be cleared with the character written after the comma. Punctuation bits will always be cleared. Indicate that ten memory locations starting at address #150 are to be cleared with X characters. LOCATION OPERATION OPERATIO	th
8 14 15, 20 21 62 CLEEM. 15.0, 15.0+1.01, X	
E,ND.	
106. Decimal constants (signed or unsigned) are simply written beginning in column 21 of the	
DC or DCW operands field. If a sign is specified, it will be denoted in memory by the zone	
bits (B and A) of the rightmost character. Example: pcw -212 produces 10 0010 (Octal	
42), while pcw +2.12 produces 01 0010 (Octal 22) as the rightmost character in memory. The examples above demonstrate that a + sign is stored in the rightmost memory location.	
with the BA cores respectively	-
rightmost memory location to be and _O	

ADDRESS

ADDRESS MODE

84.

END

The programmer:

- 1. Writes END in the op. code field.
- 2. May write a previously defined address (either absolute or symbolic) in the <u>location</u> field, to indicate the location of the 80-character object program loading area. If the location field is left blank, an 80-character leading area is automatically reserved by the assembly program immediately following the last assembled instruction.

95.

OPERATION CODE	OPERANDS
15, 20	
CLEAR	150 159 X
END	

106.

BA

 $+ = \frac{01}{10}$ in the rightmost memory location $- = \frac{10}{10}$

NOTE: Each digit (0 - 9) in the preceding examples will be stored in memory as a separate character, with the sign of the group shown by the rightmost character.

- + 212 in memory as 00 0010 00 0001 01 0010
- 212 in memory as 00 0010 00 0001 10 0010

74. ADMODE is an assembly control mnemonic op. code. It indicates the mode of addressing for assembly when either a 2, 3, or 4 is written in the operands field. Specify three character addressing on the coding form below.

OPERATION CODE	OPERANDS
1512	21
PROG	PAY ROL
ORG	1.00.
ADM NO E	3

85. A programmer writes an EX statement to execute a portion of a program. He also needs to have written a branch instruction as the last entry in the segment to be executed. This branch instruction refers to the address in the location field (columns 8 - 14) of the END statement.

At the completion of the segment being executed, the program will $\frac{BRANCH}{BRANCH}$ to the address written in the location field of the END statement.

- 96. HSM (High Speed Memory) assembly control statement is used with EASYCODER but is not required by EXTENDED EASYCODER. HSM is written to cause a card deck of memory contents to be punched. This "memory dump" deck can then be used to print a listing of complete memory contents when desired. If an HSM statement is written, it must immediately precede CLEAR and END statements. A total of no more than 10 HSM, CLEAR and END statements may be written for an EASYCODER system. HSM and a memory dump printed listing are illustrated after this lesson.

OPERATION CODE	OPERANDS
15 20	21,
PROG	PAYROL
ORG	100
ADMODE	3

85.

BRANCH

END

The programmer must write a branch instruction to the address in the location field of END as the last instruction of the segment to be executed. Since the location field of End contains the address of the object program loading area, branch returns control to the loading routine.

96.

NO ANSWER REQUIRED

Data formatting statements are discussed beginning in frame 97.

107.

2

В

212

NOTE: As a result of the statement DC #2B212 this binary number with a value of 212_{10} will occupy two memory locations as:

because, $2^7 + 2^6 + 2^4 + 2^2 = 128 + 64 + 16 + 4 = 212_{10}$

	[ODE sim]	ply directs the	assembly progra	am, CAM is required to actually
CHANGE	the	ADDRESSING	more	of the computer.
•				
/ The leasting (1 41	END ***	4	dings of the chicat management loads
			-	ddress of the object program load
				gram, the branch instruction refe
to the location fi				the address of object program
LOADING	area	a. Loading the	n continues for t	he portion of the program that
follows EX.				
				•
7. Constants and	reserved	areas are defi	ned in Easycode	r with one of four data formatting
statements. (RE			-	
				aside a specified number of memo
locations is				column #8 of this type of statemen
refers to the <u>k</u>	IGHT	most memory l	location.	
08. The preceding	g example	assumed that t	he programmer	knew the value to be 212 in decima
	_			knew the value to be 212 in decima
08. The preceding but wanted it sto	_	o characters"	as the 12 bit num	
but wanted it sto	red in "tw	o characters" o	as the 12 bit num 11010100	nber:
but wanted it sto	red in ''tw	o characters" o 0000 on were such th	as the 12 bit num 11010100 at the programm	nber: ner knew a binary number and war
but wanted it sto However, if t to store it as a b	red in "tw he situatio	o characters": 0000 on were such th	as the 12 bit num 11010100 at the programm be more conveni	nber: ner knew a binary number and war ent to convert the binary to octal.
but wanted it sto However, if t to store it as a b	red in "tw he situatio	o characters": 0000 on were such th	as the 12 bit num 11010100 at the programm be more conveni	nber: ner knew a binary number and wa

CHANGE ADDRESSING MODE

Mnemonic: CAM

86.

LOADING

Refer to the illustration below to complete the sentences in frame 87.

LOCATION	OPERATION CODE	OPERANDS
6	4 15 20)2),,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
LOAD	EQU	301
	ORG	381
START	sw.	4.0.5.5.0.0
	MCW	BL, LOC
	3	
	ξ	
	B	LOAD
	NO.P.	
	EX	START
	SW	TAX. PAY
	3	
LOAD	END	

97.

RESV

RIGHT

The programmer:

- 1. Writes the mnemonic code RESV in the op code field.
- 2. Writes the number of characters to be reserved in the operands field. This may be written as a decimal or symbolic entry. If a symbolic tag is written, it must be defined previously in the source program.
- 3. May write an actual or symbolic address in the location field. The programmer can refer to the reserved location via this tag.

108.

Suppose the programmer knows the binary number. He could first convert it to octal and then write octal constant as follows:

76.	CAM specifies whether the change should be to 2, 3, or
	character addressing mode. The desired mode is indicated by the VARIANT character written
;	in the operands field.
	Variant characters are written in octal so as to represent six binary digits. Therefore,
1	the operands field entry of a CAM instruction will contain a total of octal digits and
:	is called aUARImut character.
	•
87.	The first OP. CODE in frame 86 equates address #301 to tag LOAD. Since this tag is
	also the entry in columns 8 - 14 of END, the 80 character area beginning at address #301
	will be used for object program LOADING. Assembly begins assigning sequential
	addresses at # 37' due to the okt statement. Assembly continues assigning addresses
,	until the <u>£</u> statement is encountered. (NOP does <u>not</u> affect <u>assembly</u> . NOP provides
	a word mark terminating retrieval of B.)
	List the sequence of events from when assembly encounters EX until END is assembled.
	EXECUTION OF PROJECTION EROM LABEL START UNTIL THE INSTRUCTION BRANCH
	IS ENCOUNTERED EXECUTED. BRANCH REFERS TO LOCATION FIELD OF THE "END" INSTRUCTE
	The same will all the same and

98.	Assign the tag "	DATA" to refe	er to the	LEFTMOST of	80 reserved	l memory	locations.
	2 0					•	

LOCATION	OPERATION CODE	OPERANDS
8	4 15 20	21,
DATA	SESV.	8.0.

109. In Lesson VIII you will write DC or DCW statements in octal for use as "MASKS" in conjunction with EXTRACT instructions. Write the statement defining a word marked constant in octal to occupy three characters (memory locations) such that all bits are 1's. Tag this statement as MASK 3, referring to the rightmost memory location.

LOCATION	OPERATION CODE	OPERANDS
8 14	15 , 20	21 62
MASK3	DIC.W.	*3c177711

TWO, THREE, or FOUR Character Addressing
TWO Octal Digits
VARIANT Character.

87.

LOAD LOADING 381

ORG

 $\mathbf{E}\mathbf{X}$


When EX is encountered, execution begins with the portion of the program tagged "START". Execution continues until the "BRANCH" instruction is executed. Branch refers to the location field of the END instruction. This field tagged "LOAD" is EQU to address #301. The loading routine for assembly then continues with the instructions following EX.

98.

LOCATION	OPERATION CODE	OPERANDS
В 1	4 15 20	21 62
DATA	RESY	80
	<u> </u>	

NOTE: A tag beginning in column 9 of a constant or reserved area refers to the leftmost memory location.

109.



LOCATION	OPERATION CODE	OPERANDS
8 14	15, 20	21, , , , , , , , , , , , , , , , , , ,
MASK3	DCW	#3C7.7.7.7.7

NOTE: A tag beginning in column 8 of a constant or reserved area refers to the rightmost location.

A tag beginning in column 9 of a constant or reserved area refers to the leftmost memory location.

77. The CAM variants to specify two, three, or four character addressing are octal: 20,00,60, respectively.

Write the ADMODE assembly control statement for four character addressing, then the CAM instruction and its appropriate octal variant.

LOCATION	OPERATION CODE	OPERANDS
8 14	15 20	21 62
	AD MODE	Д,
	SAM	6.0

88. It may be desirable to overlay the portion of a program that has been assembled and executed, thereby, utilizing memory more efficiently. The executed portion will be overlaid by subsequent instructions when an appropriate ORG statement is written following the EX statement. The example on the answer side of this frame illustrates an ORG statement causing the preceding executed portion to be overlaid.

99. The DSA (Define Symbol Address) data formatting statement is written to store one, or two addresses as a constant. If desired, variant characters may also be written and stored. The assembled length of each address written in the operands field is determined by the current address mode.

Write the statement to store the A and B address ITEM - 5, PAY +X6, as a constant.

LOCATION	OPERATION CODE	OPERANDS
8 14	15 20	21 62
	D.S.A	ITEM-S, PAYIX6

- 110. Write statements to accomplish the following:
 - 1. Reserve 80 memory locations, tag the rightmost as CARDIN.
 - 2. Store the addresses ITEM 5, PAY +X6 as a constant.
 - 3. Define 20 blank memory locations as a word marked constant.
 - 4. Define TAX DEDUCTABLE as a constant without a word mark.
 - 5. Define UNIT #6@\$1.20 as a word marked constant.

LOCATION	OPERATION CODE	OPERANDS
8 14	15 20	21, , , , , , , , , , , , , , , , , , ,
C.A.R.D.I.N.	RES.V.	8.0
	DS.4.	TTEM-15 PAYIXC.
	PCW	#20
L	Dc.	Q-AX DEDUCTABLER.
	D,CW	AVNI1@\$1.20.A

LOCATION	OPERATION CODE	OPERANDS
8 i4	15 20	21 62
	ADMODE	4
	CAM	60

Notice which coding will be overlaid by the remainder of the program, then continue to frame 89.

_						
ĺ	CARD NUMBI	ER E	MARK MARK	LOCATION	OPERATION CODE	OPERANDS
Į	2 3	5 6	7	8 , , , , , , , , , , , , , , , , , , ,	15, 20	21 62 63 60
ا ر	02 Ø	ıφ		LOAD	EQU	3Ø1
2	Ø2 Ø	2 Ø			ORG	381
3	ø:	3		START	SW	4\$5,5\$\$d
4	ø	\$			MCW	BL, LOC
5	ø.	5			5	
6	ø	5			\$	
7	ø.	7			B,	LOAD
в	6	3			NOP	
9	Ø	?			EX	START
10		5	\perp		ORG	381
11	1			START2	SW	TAX PAY
12	<u>. iu</u>	2 >	t		\$	PROGRAM CODING CONTINUES
13	13	3 >	4			UP TO LINE 30
30	3	o i		LOAD	END	S.T.A.QT.2

99.

LOCATION	OPERATION CODE	OPERANDS
8 (4	15 20	
	DSA	ITEM-5, PAY+X6

NOTE: A word mark will be automatically placed at the leftmost character of the field. If column #7 contains an R, an item mark will be set at the rightmost character. If column #7 contains an L, a record mark will result at the leftmost character. (Word mark and item mark = record mark.)

110.

LOCATION	OPERATION CODE	OPERANDS
8 , 14	15, 20	21
CARDIN	RESV.	8.0.
	DSA	ITEM-5, PAY+X6
	DCW	#2ø
	DC.	OTAX DEDUCTABLEO
	DCW	=UNIT#6@\$1,.20=

NOTE: Numbers 4 and 5 could be written:


DC # 14 A TAX DEDUCTABLE

DCW # 12 A UNIT # 6@or, number 5

could be written surrounded by any character except +, -, #, digits \emptyset - 9 or a character in the constant.

78. An octal CAM variant of 20 allows memory locations to be addressed up to #4095 (111111111111 $_2 = 4095_{10}$).

A CAM variant of octal $\emptyset\emptyset$ provides three character addressing, in which memory locations up to #32767 may be addressed. Indexing and Indirect addressing are available when addressing is in at least three characters. Identify the name or purpose of the high order three bits shown



89. If the operands field of an END statement remains blank, the machine will halt after completing the loading. A programmer may write an address (symbolic or absolute) in the operands field of the END statement. When this address is written in the operands field, it designates the point at which execution is to start at the completion of loading.

Refer to the overlaid example illustrated in frame 88, then write the appropriate address designating the point where execution is to start after loading has been completed.

100. Using the self reference * as the B address (indicating the leftmost character of the DSA) and NET as the A address, write the statement storing them as a constant. Indicate that an item mark is to be placed at the rightmost character.

XXXX	LOCATION	OPERATION CODE	OPERANDS
7	θ 14	15, 20	21
R		D.S.A.	NE.Ta.

- 111. Write statements to accomplish the following:
 - 1. Define decimal 26 as a constant without word mark.
 - 2. Define the decimal number 26 to be stored as a single Binary memory location with a word mark.
 - 3. Define binary 1111111011000000000 as three characters in memory tagged MASK 2 without a word mark.

MARK	LOCATION	OPERATION CODE	OPER ANDS
7	8 14	15 20	21 62
		P _I C.	-26
		D.C.W.	#,6,16,
	M+SK2	DC	±3c773000

ADDRESS TYPE INDICATOR

INDICATES DIRECT, INDIRECT, OR INDEXED ADDRESSING.

89. START 2 in the END statements operand field causes execution to begin with the instruction on line #11.

	L	91	ш		154	ISTAKT.
10		ΙØ	Ш	<u> </u>	ORG	38.1
н		11	Ш	START2	s.w	TAX. PAY
12		12	×	<u> </u>	6	PROGRAM CODING CONTINUES
13		13	X		3	UP TO LINE 30
30		3ø		LOAD	END	START.2

The rules regarding END and EX statements are reviewed in frame 90 and its answer space on the following page.

100.

MARK	LOCATION	OPERATION CODE	OPERANDS
7	В 14	15, 20	21
R		DSA	NET, *

111.

LOCATION	OPERATION CODE	OPERANDS
7 8	4 15 20	21, , , , , , , , , , , , , , , , , , ,
	DC	-26.
	D.C.W.	#1826
MASK2	D _i C	#3C 773000

- 79. Indexing and indirect addressing are also available in any system with sufficient memory to make use of four character addressing. Four character addressing provides 24 bits, of which the high order 3 bits serve as address type indicators. Only the low order 16 bits are needed to address the locations up to #65535.

 1111111111111111 2 = 6553510
- 90. For an END statement, the programmer:
 - 1. Writes END in the op code field.
 - 2. May write a previously defined address (either absolute or symbolic) in the location field, which specifies the location of the 80-character object program loading area. If the location field is left blank, an 80-character loading area is automatically reserved by the assembly program immediately following the last assembled instruction.
 - 3. Writes an address in the operands field if it is desired to execute the object program immediately after loading. This address designates the location of the first object program instruction to be executed. The address may be either absolute or symbolic. If the operands field is left blank, the machine will halt after the loading routine has been completed.
- 101. Use of the data formatting statements DC (Define Constant without word mark) and DCW

 (Define Constant with with make) should be familiar from your previous experience. As a convenience for the programmer, constants may be written in DC and DCW operands fields specifying either alphanumeric, decimal, binary, octal, or the number of memory locations to be set to blanks.
- 112. The answer side of this frame through frames and answer sides 115 illustrate Easycoder card formats.

Page 187, Figure 16 shows two and three character addressing.

Page 188 may be used for future reference concerning the CAM instruction and its variants.

You will not be required to answer any questions until page 189.

79. The capability of increasing memory size to 65000 + demonstrates the H-200's expansibility and versatility of binary addressing.

The appropriate octal variants for CAM instructions are: TWO CHARACTER $2\emptyset$, THREE CHARACTER $\emptyset\emptyset$, FOUR CHARACTER $6\emptyset$.

An example of efficient utilization of two and three character addressing is illustrated in Figure 16, page 187.


- 90. For an EX statement, the programmer:
 - 1. Writes the mnemonic code EX in the op code field.
 - 2. Writes a previously defined address in the operands field. This address is that which appears in the location field of the first instruction of the segment to be executed.
 - 3. Must have written a Branch instruction to the address specified in the location field of the End card as the last instruction of the segment to be executed. Since the location field of the End card contains the address of the object program loading area, this Branch instruction returns control to the loading routine.

101.

DEFINE CONSTANT with WORD MARK

112.

Bootstrap Card




The Bootstrap Card is the first card in the object program. The Bootstrap Card sets punctuation in the 80 - character area that will allow subsequent cards to be read. A record mark protects the routine which the Bootstrap Card sets into the area beginning at location 60. A read routine remains in this area during the entire loading process.

- 80. The assembly control statements discussed so far are: PROG, ORG, ADMODE, MORG, and EQU. The remaining assembly control statements are CEQU (Control Equal), EX (Execute) HSM (High Speed Memory printed listing of memory), CLEAR, and END.

 CEQU is similar to EQU in that it is used to assign a symbolic to the entry in the opening field.
- 91. The END statement is always the last entry in a program. Immediately preceding the END statement, CLEAR statements may be written. As implied by the name of this op. code, its purpose is to CLEAR the memory area designated in its operand field.
- 102. Constants are limited to a maximum of forty memory locations. When DC or DCW is used to define a constant as blanks, a number sign, #, is written in column 21 of the operands field. # is followed by the number of blank memory locations desired. Indicate that fifteen blank memory locations are to be treated as a constant without a word mark and that twenty blank memory locations are to be a constant with a word mark.

¥ 40×	LOCATION	OPERATION CODE	OPERANDS
7	8 14	15 20	21,
		D ₁ C	# 15
		PICN .	# 2 d



TAG OPERANDS


91.

CLEAR

102.

MAR'X	LOCATION	OPERATION CODE	OPERANDS
7	8 14	15 20	
		D _C	#15
		DCW	#20

NOTE: Tags and L or R in column #7 may be used with DC or DCW statements as desired.



Bootstrap Area After Load Instruction

The object program card immediately following the Load Card is read into the first area, and a word mark is assigned to the op code. The first data to be read on the present card is the self-load routine (A). Execution (B) of this routine loads the entry into the memory area specified in this particular routine. Location 60 (C) contains a PDT instruction which allows the read routine (i.e., PDT, PCB, and B) beginning at this location to be executed (D). The following card is then read (E). Subsequent cards are self-loaded in this manner, until either an End card or an EX card is encountered by the machine.

81.	CEQU is used to assign a tag to an octal value written in the operands field. You re-
(cently saw an octal value being appended to a CAM instruction where it specified the mode
(of addressing. Tags are often assigned to octal values that are used as VARIANT
(characters. Since the purpose of this type of character is control, it is appropriate to use
i	a <u>CEQU</u> statement when assigning a tag.


92. CLEAR is	used to specify an area	of memory to be cleared of punctuation and data	bits
before loading	g of the program. Limit	s of the area to be cleared are specified in the o	per-
ands field as	TWO direct (not indexed	nor indirect) addresses. This first direct addr	ess
specifies the	lowest memory location	to be cleared. Consequently, the SECINO	
DIRECT	HODRESS	SPECIFIES the HIGHEST	
member	1 LOCATION	to be CLEARED.	

103. Constants may also be specified as either alphanumeric, decimal, binary, or octal.

Alphanumeric constants may be written surrounded by @ symbols. A constant written in this manner can contain any symbol (including space) except the @ symbol. After the example below, write a DCW with UNIT #6 as a constant.

X SA	LOCATION	OPERATION CODE	OPERANDS
7	8	15 20	21 62
		DC.	@TAX DEDUCTABLE@

114 Instruction card



VARIANT CEQU

NOTE: Instructions may use variant characters sometimes synonymously referred to as "control characters."

92.


SECOND HIGHEST DIRECT MEMORY ADDRESS

SPECIFIES

LOCATION CLEARED

103.

LOCATION	OPERATION CODE	OPERANDS
8 14	15 20	21 62
	DC	QTAX DEDUCTABLEQ
	D.C.W.	@UNIT#6@





In a Define Constant without Word Mark statement, a Clear Word Mark instruction (CW) is placed on the card by Assembly. This instruction clears the word mark set into the area by the Load Card, since the DC statement specifies that this word mark is not desired.

82.	Instructions which use a control field may require one variant character or a group of
	control characters. As you saw previously, a single variant character is written as 1
	octal digits. Consequently an instruction with a control field of three characters will
	require a total of octal digits. This is the maximum number of octal digits that
	may be written in the operands field of a CEQU instruction. Refer to the illustration on
	the answer side of this frame for a CEQU example.

93.	Addresses	in th	e operands	field of	a CLI	EAR i	nstru	ıction	should	not be	indexed	or	
_	INDIRECT		However,	they ma	y be w	vritter	nas	either	absolut	eors	ymbolic	addres	ses
1	ecause these	are	considered	to be	D	IKEC	-1	addre	esses.				

104. If the @ symbol is desired within the constant, for example UNIT # 6@\$1.20, another character not in the constant may be chosen to surround the constant. That is, any character except blank -, +, #, or the digits 0 - 9. Define UNIT # 6@\$1.20 as a word marked constant.





TWO (2)

SIX (6)

ARK	LOCATION	OPERATION CODE	OPERANDS			
7	8 14	15 20	21 62			
Γ	OFLOW	CEQU.	析I.C.Ø.5.			
		В	SUB 2, OF LOW			

The coding above illustrates a symbolic tag used in place of a variant character. CEQU directs assembly to equate the tag OFLOW of octal 05. The second line of coding contains a branch instruction. This specifies that the program should branch to location SUB2 if the condition indicated by the variant character (OFLOW) is present. Variant character 05 specifies that an arithmetic overflow condition should be tested. The coding (as an octal constant) will be explained when constants are discussed.

(RETURN TO FRAME 83, PAGE 165.)

93.

INDIRECT DIRECT

(RETURN TO FRAME 94, PAGE 165.)

104.

NOTE: Any character except blank, -, +, #, or the digits 0-9, and not appearing in the constant, could have been chosen to surround the constant.

MARK	LOCATION	OPERATION CODE	OPERANDS		
7	8 14	15 20	21 62		
		DCM	=UNIT#6@\$1.20=		

(RETURN TO FRAME 105, PAGE 165.)

115.

Page 187 illustrates an efficient utilization of two and three character addressing.

Page 188 is provided for future reference regarding CAM and its variants.

Continue to Page 189.

EXAMPLE:

The following illustration shows the coding which provides entry to and exit from a subroutine to be executed in the two-character addressing mode. Both an ADMODE statement and a CAM instruction must be coded at the beginning and end of the subroutine. However, only the CAM instructions are stored in the main memory. Since CAM instructions have no address portions, the manner in which they are stored is not affected by an ADMODE statement.




Figure 16. Two and Three Character Addressing

CAM CHANGE ADDRESSING MODE

FORMAT

OP CODE

A-ADDRESS

B-ADDRESS

VARIANT

FUNCTION

The Change Addressing Mode instruction is used in conjunction with the ADMODE assembly control statement.

The CAM instruction directs the <u>machine</u> to interpret the address portions of all subsequent <u>object program</u> instructions as either two, three, or four-character addresses. The addressing mode is specified in the variant character of this instruction:

v = 20 for two-character addressing,

v = 00 for three-character addressing,

v = 60 for four-character addressing.

The ADMODE statement directs the Assembly Program to assemble the address portions of all subsequent source program instructions as either two-character addresses or three-character addresses.

WORD MARK: Word marks are not affected by this instruction.

TIMING: 8 microseconds.

ADDRESS REGISTERS AFTER OPERATION

NOTE:

1. The CAM instruction is included in the instruction repertoire of H-200 systems with a memory capacity greater than 4,096 characters or as part of an Advanced Programming option. Programs written for such systems must be coded so that the first instruction executed in the object program is a CAM instruction. As a general rule, the number of CAM instructions and ADMODE assembly directives in a program will be equal.

ASSURE THAT FRAMES 1 - 115 HAVE BEEN COMPLETED BEFORE CONTINUING TO PAGE 189.

If the H-200 system with which you will be working does not utilize EXTENDED EASY-CODER, continue to page 190.

EXTENDED EASYCODER

Information from preceding pages applies to both Easycoder and Extended Easycoder. The capabilities of Extended Easycoder are available with larger system configurations, thereby providing utilization of literals, an additional data formatting statement, and six more assembly control instructions.

DATA FORMATTING - DEFINE AREA - DA

A specialized area within the main memory can be defined and reserved by the DA statement. The DA statement can define fields and subfields within the reserved area, and may also define two or most contiguous areas if these areas are identical in format. The programmer uses a DA statement to provide: (1) The size and name of the reserved area, (2) The number of identical areas (if more than one) which should be reserved, (3) The names, lengths, and relative positions of the fields and subfields within the reserved area(s).

ASSEMBLY CONTROL STATEMENTS

Six additional assembly control statements are available with Extended Easycoder, Some Easycoder statements have been expanded for Extended Easycoder. For example, PROG as well as the SEG statement, can identify a <u>segment</u> within the program; an EX statement terminates a program segment.

Segment Header - SEG - This statement defines the beginning of a portion of a program loaded into memory and executed as a unit. If a programmer does not provide segment identification, Extended Easycoder Assembly Program automatically generates SEG statements at the beginning of the program and immediately following each EX statement.

<u>Literal Origin - LITORG</u> - Similar to the ORG statement, the LITORG statement directs assembly to assign sequential locations to previously defined literals.

<u>Skip - SKIP - This statement controls vertical spacing of the assembly printed program listing.</u>

<u>Suffix - SFX - This</u> statement is used by the programmer principally to identify all tags in a given program segment by appending a unique single character suffix to each tag in the coding that follows.

Repeat - REP - This statement is used in conjuction with the constants DC and DCW, and it directs the Assembly Program to repeat the following constant the number of times specified in the operands field.

Generate - GEN - This statement directs assembly to repeat the following instruction a specified number of times, incrementing or decrementing operands as specified by the operands field of the GEN statement.


EASYCODER HIGH SPEED MEMORY DUMP ROUTINE

One of the statements which the programmer may use to direct the assembly of an Easycoder program is the Memory Dump statement - HSM. It must be coded immediately preceding the Clear and End statements in the source program. This statement directs the Assembly Program to produce a punched card deck before the object program deck is punched.

THE PROGRAMMER:

- 1. Writes the mnemonic code (HSM) in the operation field of the coding form.
- 2. May write an address (which must have been previously defined) in the location field. This address specifies the beginning location of a memory area into which the memory dump routine will be loaded. If the location field is left blank, the routine will be loaded into the area following the location assigned to the last character in the object program.
- 3. Writes two addresses, separated by a comma, in the operands field. These addresses specify the first and last locations of the memory area whose contents are to be listed.

The printed listing which results from the execution of the memory dump routine (the memory dump) should not be confused with the printed listing produced by the Assembly Program as part of assembly (the program listing). The memory dump is a listing of the actual contents of core memory. The program listing, on the other hand, is a listing of the object program as it is punched on the object deck.



Format of a Memory Dump

Interpreting a Memory Dump - The H-200 memory dump routine edits and prints data and punctuation bit contents of the specified memory area. The dumped output is printed, 32 memory locations per line, in both its alphanumeric and octal representation. (Thirty-two memory locations are represented by 32 alphanumeric characters plus 64 octal characters.) A code number is printed directly beneath each location which contains a punctuation bit, designating punctuation in the following manner: 1 = a word mark, 2 = an item mark, 3 = a record mark.

The leftmost four characters in each printed line represent the octal address of the first memory location whose contents are printed on that line. This is followed by the 32 alpha characters, divided into groups of eight, and then the octal representation of these 32 characters, in four groups of 16. The dump illustrated above begins at decimal location 0128 which, in octal, is memory location 0200.

ASSEMBLY PROGRAM PRINTED LISTING

A printed listing of the assembled program contains symbolic source program statements, assembled (machine-language) equivalents, and error codes. Headings are printed on the first page of the listing. The four types of statements that may appear are symbolized below:




Figure 17. Program Listing Format

Instructions

- 1-62: The symbolic source program entry is printed within these print positions. Any statements written in these positions on the coding form, are printed in this area.
- 65-70: This area contains the actual memory address of the assembled instruction (the octal address of the leftmost character).
- 73-74: The octal representation of the op code is printed in this area.
- 77-82: The octal representation of the A-operand is printed in this area.
- 85-90: The octal representation of the B-operand is printed in this area.
- 93-112: This area contains the octal representation of the control characters, if any, of the instruction. Up to six control characters, separated by blanks, will be printed.
- 116-120: The error codes, consisting of a series of five zeros and/or numbers from 1 to 9, are printed in this area. If an error exists, a zero will be replaced by a number which denotes the following:
 - l = Phase I error.
 - 2 = Phase II error.
 - 3 = Tag table is filled; tag was not entered.

The position in which the number is printed among the five zeros also has particular significance. If the number is printed in place of the:

First zero = error in location field. Second zero = error in op code field.

Third zero = error in A-operand field. Fourth zero = error in B-operand field.

Fifth zero = error in control character

An example of this error coding is the following: 30100 This character that a location field tag was not entered in the tag table. An error was detected during phase I in the A-operand field.

	•

LESSON VII

EASYCODER PROGRAMMING

OF	CODE			DS1-214A
Octal	Mnemonic	FUNCTION	TIMING (memory cycles)	PAGE NO.
		ARITHMETIC INSTRUCT	ions	
34	ВА	Binary Add	N _i +1+N _w +2N _b	93
35	BS	Binary Subtract	N _i + ! + N _w + 2N _b	94
36	A	Decimal Add	N _i +2+N _w +2N _b (no recomplement) N _i +2+N _w +4N _b (recomplement)	89
			(Ni+2+Nw+2Nb (no recomplement)	
37	S	Decimal Subtract	Ni+2+Nw+4Nb (recomplement)	91
16	ZA	•• Zero and Add	Ni+1+Nw+Nb	96
17	zs	•• Zero and Subtract	Ni+1+Nw+Nb	97
		LOGIC INSTRUCTIONS		
31	EXT	Extract(Logical Product)	N ₁ + 1 + 3N _W	100
30	HA ,	Half Add (Exclusive Or)	N _i + I + 3N _W	101
33	С	Compare	$N_i + 2 + N_w + N_b$	102
32	SST	Substitute	N _i + 4	104
55	BCE	•• Branch if Character Equal	Ni+4	105
65	В	Branch	N _i + 2	107
65	вст	Branch on Condition Test	N _i +2	108
54	ВСС	Branch on Character Condition	N _i + 4	111
		CONTROL INSTRUCTION	S	
22	SW	Set Word Mark	N _i +3	116
20	SI	Set Item Mark	N _i + 3	117
23	CW	Clear Word Mark	N _i + 3	118
21	CI	Clear Item Mark	N _i + 3	119
45	Н	Halt	N _i + 2	120
40	NOP	No Operation	N _i + 2	121
43	CSM	•• Change Sequencing Mode	N _i + 3	122
42	CAM	•• Change Addressing Mode	N _i +2	123
41	RNM	Resume Normal Mode	N _i + 3	125
14	MCW	Move Character to Word Mark	N _i + ! + 2N _W	127
10	EXM	•• Extended Move	N _i + 1 + 2N _a	129
60	MAT	Move and Translate	N _i + 3N ₁	131
15	LCA	Load Characters to A-Field Word Mark	N _i + I + 2N _a	133
24	SCR	Store Control Registers	N;+5	135
25	LCR	•• Load Control Registers	N _i + 5	136
		EDITING		
74	MCE	Move Characters and Edit	N _i + 1+ N _g +2N _b +2X+2Y	140
		INPUT/OUTPUT		
66	PDT	Peripheral Data Transfer	N _i + I + data transfer time	144
64	РСВ	Peripheral Control and Branch	$\begin{cases} N_i + 1 & \text{(no branch)} \\ N_i + 2 & \text{(branch)} \end{cases}$	146

[•] Individually optional instructions.

^{••} Optional instructions contained in the Advanced Programming Instructions option. In addition to the instructions listed above, this option contains the following capabilities:

I. Indexed addressing

^{2.} Indirect addressing

^{3.} The ability to test any variant character configuration with the Branch on Character Condition instruction

^{4.} Read reverse capability on 204B half-inch magnetic tape units

NOTE: The Change Addressing Mode instruction (CAM) is available in systems which include either the Advanced Programming Instructions option or a memory capacity greater than 4096 characters

INTRODUCTION

This lesson presents instructions having some degree of similarity with your previous systems instructions. For example, SCR - Store Control Register has the same general purpose as SAR and SBR instructions. Of course, the H-200 may utilize or store any of its 16 control registers. This lesson also discusses the H-200 Branch instruction, and explains the versatile use of variants and alternate formats.

The following lesson introduces instructions previously outside the limits of your experience or prior equipment ability. PDT - Peripheral Data Transfer is an example of the type of instruction explained in Lesson VIII. A 1401 system performs operations serially and only one at a time. Because the H-200 provides simultaneity of operations and has multiple read/write channels, its peripheral instructions are more powerful than those to which you are accustomed. Similarly, Binary Add and Binary Subtract instructions are beyond the capabilities of a 1401 system: Consequently, they are also explained as part of Lesson VIII.

Page 194 provides an index of octal or mnemonic Op. Codes and corresponding memory cycle timing formulas. The column titled "Programmers' Reference Manual" is included for your future utilization of manual <u>DSI 214A</u>. The <u>Honeywell 200 Programmers' Reference Manual</u> is not required in order to complete either Lessons VII or VIII. Those instructions not included in Lessons VII or VIII (A, S, ZA, ZS, SW, CW, H, NOP) generally parallel those to which you are accustomed.

DECIMAL ADDITION

Add instructions perform either a true add or a complement add, depending upon the algebraic signs of the factors as shown by the zone bits (B&A cores). The zone bits in the units position of a field indicate the sign of the field.

DECIMAL SUBTRACTION

The Subtract instruction is analogous to the Add instruction with two exceptions:


Exception 1. Before the operands are combined, the sign of the A operand is changed. Thus, if the initial sign of the A operand is equal to that of the B operand, the operands are combined by the complement add. If, on the other hand, the initial sign of the A operand is not equal to that of the B operand, the operands are combined by a true add.

Exception 2. If the sign of the A operand is negative and the sign of the B operand is positive, the sign of the result is stored in the B field with the same zero bit configuration that was originally in the B field. Otherwise, the sign of the result is "normalized".


The result of any decimal arithmetic operation is stored with all zone bits, except those in the units position, set to zero. The zone bits in the units position of a field indicate the sign of the field according to the conventions shown in the table below:

A field	11 01 +	10	11 01 01 +	10 🕽 —
B field	11 01 +	10	10 🗀 —	
Result	Zone bit configu- ration of B field	10	10 → − 01 → +	10 → - 01 → +
Type of Add	True	True	Complement	Complement

Sign Convention Table



Complement Add With No Recomplementing



Complement Add With Recomplementing

INDICATORS

Two indicators are set at the completion of every decimal arithmetic operation: the over-flow indicator and the zero balance indicator. If a carry is generated beyond the limit of the B field, the overflow indicator is set to "overflow"; if such a carry is not generated, the indicator is unchanged. The zero balance indicator signifies either a zero or a non-zero sum. When a decimal operation produces a result equal to zero (regardless of the sign), the zero balance indicator is set to "yes"; when the result of the operation does not equal zero, this indicator is set to "no." A Branch instruction automatically resets the overflow indicator; the zero balance indicator is not affected by the Branch instruction used to test it but is reset only by the next decimal arithmetic instruction.

In a preceding lesson, it was pointed out that certain capital letters separated by /'s provide a convenient method for expressing instruction formats. Remembering that the letter F means "function" and therefore, symbolizes an op. code, express the following format: OP. CODE A ADDRESS B ADDRESS F / A / B /
16. C COMPARE OP CODE A ADDRESS B ADDRESS
Format a
Format b.
Format
It is important to remember that the data in the field is compared to an equal number of characters in the field. The B operand word mark terminates the operation unless A contains fewer characters. In this case, the operand must have a, because it is shorter than the
31. CI CLEAR ITEM MARK OP CODE A ADDRESS B ADDRESS
CW Format a Barbara
Format b.
Format c.
Format a: The locations specified by the A and B addresses are cleared of word marks. The data at these locations is undisturbed.
Format b: The word mark at the location specified by the A address is cleared. The data at this location is undisturbed.
Format c: Word marks are cleared at the locations specified by the contents of the A-and B-address registers. The data at these locations is undisturbed.
Clear the word mark at the location tagged ELEC I.
LOCATION OPERATION OPERANDS
7 8 14 15, 20 21 62
GW. ELECI.
 46. Now, take a closer look at the first three bits and answer the following questions. 1. When checking for a WM (10₈ = 001000₂), a branch occurs if a WM is present. Would a
branch occur if a RM (IM & WM) were present?
$\frac{\text{(yes/no)}}{\text{(yes/no)}}$ 2. When checking for an IM (20 ₈ = 010000 ₂), a branch occurs if an IM is present. Would a
branch occur if a RM (IM & WM) were present?
(yes/no) 3. When checking for a RM (IM & WM) a branch occurs if a RM is present. Would a branch
occur if only an IM is present?
(yes/no)

F/A/B/

16.

В

Α

A WORD MARK

В

31.

7	LOCATION	OPERATION CODE	OPERANDS
Ŀ	8 14	15, 20	21, , , , , , , , , , , , , , , , , , ,
		C,W	ELEC1

46.


#1. YES

#2. YES

#3. NO

If any of your answers are incorrect, you can go back and find the reason some other time. Now, CONTINUE TO FRAME 47.

2. Certain instruction formats also indicate that one or more Variant characters are required. Express the following format with letters and /'s.



17. With a compare instruction, data characters from the B field are compared bit by bit to the same number of characters of the A field. If the A operand is longer than the B operand, the characters exceeding the word mark in B are not processed.

Three indicators may be turned on by the compare instruction. These are the:

LOW COMPARE (B<A)

EQUAL COMPARE (B = A)

HIGH COMPARE (B>A)

These indicators may be tested by a special branch instruction. The next compare resets the indicators.

32. In addition to the word mark, the H-200 provides for two more punctuation marks. They are the ____ mark and the record mark.

A group of consecutive characters, treated as a unit, is a word. An instruction address and a word mark define the right and left boundaries respectively. An item, (one or more consecutive words) is defined by an instruction address and an Irear mark.

47. The preceding questions may have been difficult to answer. It is sufficient to be able to answer the following:

The high order bit (leftmost) is always a zero without Adv. Prog. Instructions option.

Consequently, only the bit indicated is tested and if a RM (both IM & WM) is present, a

will occur. In other words, if only one bit is to be tested, the presence of the non-tested bit will not prevent a branch.

F/A/B/V/

17.

NO ANSWER REQUIRED

Both fields must have exactly the same bit configurations to be equal. For example, plus zero is not equal to minus zero. (+"0" 010000, -"0" 100000)

Comparison results and associated branch conditions are listed below:

COMPARISON RESULT	CONDITION FOR BRANCH TEST
B< A	Low Compare
B = A	Equal Compare
B≤ A	Low or Equal Compare
B > A	High Compare
B ≠ A	Unequal Compare
B≥ A	High or Equal Compare

32.

ITEM

ITEM

47.

BRANCH

3.	The format $F/A/B/$,	(F/A/B/V/	when appropriate)	is often	referred	to as,	"format a."
	or "the complete format	of an instru	action".				

Instructions designated as "format b." do not contain a B address. Express format b. for an instruction without a variant and an instruction with a variant. $\frac{\rho}{M}$

18. It was stated previously that arithmetic operations set two indicators (zero balance and overflow). These condition indicators are tested by a special branch instruction. Obviously, an unconditional branch instruction is not sufficient. An instruction to Branch on the Condition under TEST is required.

Appropriately, the mnemonic op. code for this instruction is BCT. The letters BCT stand for BRANCH on CONSTITUNE TEST.

48. The proper descriptions of the following BCC variants are:

10₈ = 001000₂ Branch if _____ mark or ____ mark.
20₈ = 010000₂ Branch if ____ mark or ____ mark.
30₈ = 011000₂ Branch if ____ mark.

0 = Test only	l = Test	l = Test
the bit(s)	item	word
indicated	mark	mark
PUN	CTUATION	

Format b. F/A/V/Format b. F/A/V/

18.

BRANCH CONDITION TEST

33.

INSTRUCTION ADDRESS ITEM

48.

Without the Adv. Prog. option, a BCC may test for the three conditions above or any of nine other conditions. Zones may be tested for signs or comginations of punctuation and zones may be tested. Without Adv. Prog. option, bits V6 and V1 must be zero. Consequently, 77₈ = 1111111₂ (among fifty-four other variants) would not be valid.

 $V=10_8 = 001000_2$ Branch if <u>WM</u> or <u>RM</u> $V=20_8 = 010000_2$ Branch if <u>IM</u> or <u>RM</u> $V=30_8 = 011000_2$ Branch if <u>RM</u>

	metic instructions			A/ are said to "	duplicate A	A". That	t is, the A op-
	arithmetically add			ΙΛ / αξ α Δ	مرود کی سماست و		
	per words, saying					11/2 in	struction
		11100111	o mar me	11 operand is d	oubica.		
							
19.	O.T.						
B	CT BRANCH ON	OONDITI	ON TEST				
			OP CO	DDE A ADDRESS	B ADDRESS	VARIANT	
		Format					I
m.							
	op. code states tha						_
	re, the A address d by the $\sqrt{A\hat{\chi}_{1}}$				_ is to go,	ii the co	ondition to
DO TEBLEC	VHXIV	<u>v 1</u> C1	laracter	is present.			
34.			OP C	ODE A ADDRESS	B ADDRESS		
) I.		Format a				_	
SIS	ET ITEM MARK	Format b				_	
		Format of					
Format	a: An item mark:	is set at	the locati	on specified by	each addr	ess.	
Format 1	b: An item mark	is set at	the locati	on specified by	the A add:	ress.	
Format	c: Item marks are	e set at t	he`locatio	on specified by	the content	s of the	A and B
	address regist	-		· ·			
Set an it	em mark in locatio	ons PAY,	and PAN	7 + 80. Set an i	tem mark	in locati	on ELEC I.
	A LOCATION OPERATION CODE			OPERANDS			
	7 8 , 14 15, 20	PAYPAY	+80	<u> </u>			
	5.1	ELECUL	المستعالية المحا				
49. With .	Advanced Program	ming Ins	tructions	option, a BCC	variant is	unrestri	cted. That is.
	are valid. Use						
-	h variant will test.						
EXAMPI	LE: 41 caus	es a bran	nch if NO	PUNCTUATION	N AND B B	IT IS I.	
	0					<u> </u>	
	—8 caus	es a bra	nch if	1 1 1 1 1 1 1 1 1 1 			
	PHNCTHA	TION BITS		7.0	NE BITS		
	v ₆	V ₅	v ₄	V ₃	v ₂	v ₁	
	0 = Test only the		7	0 = Test only th			1
	bit indicated	Item mark	Word mark	bit indicate		A bit	
	l = Test both bits		,	l = Test both b	its		

ARITHMETIC DUPLICATES

19.

BRANCH VARIANT

34.

MARK RK	LOCATION	OPERATION CODE	OPERANDS
7		4 15 20	21, , , , , , , , , , , , , , , , , , ,
			PAY , PAY+80,
		S,I	ELEC 1.

49.

ANY of sixty-four variants possible for a BCC are shown by the two tables on the front and back of frame 50. Check whatever variants you constructed by referring to these tables.

NOTE 1. An X represents any octal digit. If X is 0, only the character condition described will be tested; if X is a digit from 1 to 7, the condition described and the condition indicated by the corresponding octal digit in the other table will be tested.


NOTE 2. WITHOUT ADVANCED PROGRAMMING INSTRUCTIONS OPTION - The valid BCC variants are octal: 00, 02, 06, 10, 12, 16, 20, 22, 26, 30, 32, 36.

NOTE 3. The instructions constituting the Advanced Programming Instructions option are identified on the index page 194.

5. In <u>non</u> arithmetic instructions, the format F/A/ may indicate "half chaining". That is, the operand at the A address will be involved with the B operand whose address is currently in the B address register.

Consequently, the format F/ can indicate "full chaining". As its name implies, the A operand whose address is currently in the A DORESS RELISTER is involved with the B OPERAND whose address is currently in the B APDRESS.

20. Suppose that the octal variant 60 is written with a BCT instruction. Convert octal 60 to six bits and compare it to the variant table below.



35. Setting item marks does not disturb the data stored in that location. However, if you set an item mark $_$ in a location containing a word mark \bigcirc , a \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc will result. Both SW and SI instructions are required to set a \bigcirc .

50. Variant Character Character Condition (octal) 0XAny punctuation bit configuration. 1XWord mark bit B character is 1 (either WM or RM present). 2XItem mark bit of B character is 1 (either IM or RM present) 3X The character at B contains a record mark. 4X The character at B contains no punctuation mark. 5X The character at B contains a word mark. 6X The character at B contains an item mark. 7X The character at B contains a record mark. (same as 3X).

A ADDRESS REGISTER B OPERAND B ADDRESS REGISTER

20.

ZERO BALANCE indicator is tested by octal variant 60

VARIANT BITS	1	1	0	0	0	0	
	l=Test of Zero bal. or overflow or compare	zero balance	overflow	high compare	equal compare	low compare	

The first l shows that either zero balance or overflow or compare indicator is to be tested. The second l shows that it is the zero balance indicator that is being tested.

35.

RECORD

Variant Character (octal)	Character Condition
Х0	Any zone bit configuration.
X 1	The A bit of the character at B is 1.
X2	The B bit of the character at B is 1.
X 3	The B and A bits of the character at B are 11.
X4	The B and A bits of the character at B are 00.
X 5	The character at B contains a positive sign (the B and A bits are 01.)
X6	The character at B contains a negative sign (the B and A bits are 10).
X7	The B and A bits of the character at B are II (same as X

6.	An unconditional branch instruction causes the program sequence to BRANCH from the
	point at which it is encountered to the single address written in the operands field.
	Express the format of an unconditional branch instruction and state why that is neither $r_{\epsilon} / r_{\epsilon} / r_{\epsilon}$
	"duplicating A" nor "half chaining". F/H/
	not an authoritie instruction
	"HALF CHAINING Int inflict be give the rollier specific the
	sheer for the branch."
21.	If the l bits show that the zero balance indicator is being tested, would this imply that a
	zero balance has occurred?
	Why? NY - party contidens at tooled not result
	The state of the s
•	
•	
36.	
50.	CI CLEAR ITEM MARK
	CI uses the same three formats as CW. A CI instruction will not disturb the data or
	affect word marks in locations. Clear item marks from locations PAY and PAY + 80,
	clear item mark from location ELEC I.
	M OPERATION OPERATION
	OPERANDS
	King Park Andrews
	C. ELEC
· ·	
51.	Use the format $F/A/B/V/$, where $V=20_8$ (checking for an item or record mark) to write
	an instruction of follows:

LOCATION	OPERATION CODE	OPERANDS
8 14	15 20	21, , , , , , , , , , , , , , , , , , ,
	45511	1. 2.2.20

Branch to address 384 if the character at 402 has the variant specified condition.

BRANCH

F/A/

UNCONDITIONAL BRANCH IS <u>NOT</u> AN ARITHMETIC INSTRUCTION, THEREFORE, BRANCH F/A/ DOES <u>NOT</u> "DUPLICATE A".

"HALF CHAINING" IS NOT IMPLIED BY BRANCH F/A/, BECAUSE THE ADDRESS SPECIFIES THE ADDRESS FOR THE BRANCH.

(or equivalent answers.)

21.

NO

THE VARIANT CHARACTER SPECIFIES WHICH CONDITION IS TO BE TESTED, NOT THE RESULT OF THE TEST.

l=Test of zero bal.					
or overflow or compare	zero balance	overflow	high compare (>)	equal compare (=)	low compare (<)

36.

R	LOCA	TION	OPERATIO CODE	N	OPERANDS
7	8	, 14	15	,20	21 62
			CI.		PAY PAY+80
Γ			CI		FLEC1

51.

LOCATIO	ON OF	CODE	OPERANDS
8	14 15	20	21
	BC	°C	384.402.20

7.	B BRA	NCH	OP CO	DE A ADDRESS	B ADDRESS V	ARIANT	
		F	ormat:				
	The op. coo	le of an uncond	litional branch i	s the mnemonic	B. This type	of branch is	used
to	to interrupt program sequence and continue at another point. Word marks are not affected.						
	Because no specific condition is being tested, this type of branch is OITINHO						
W:	rite a brancl	of this type t	o the location ta	gged SUB 6.			
	· IMI	OPERATION					
	R LO	CATION CODE		OPERANDS		1 62	
			1.86				
			<u> </u>				
22.	Refer to the	chart below,	and note that the	ree compare in	dicators may l	be tested by a	pro-
pe	rly construc	ted variant.	For example, oc	tal 41 is binary	100001. T	his will test tl	he
	Lan C	em blace	_indicator. A b	ranch occurs i	f B <a constru<="" td=""><td>ct the octal va</td><td>riants</td>	ct the octal va	riants
to	:						
		В	ranch if B is = o	r < A 47	_8 ⁽¹⁰⁰⁰¹¹ 2)		
		В	ranch if zero ba	lance or B>A _	٤٠٠	3	
1	l=Test of						1
	zero bal.		overflow	ta i ada	· · · · · · · · · · · ·	low	<u> </u>
	or overflow	zero balance	overnow	high compare	equal compare	compare	
	or			(>)	(=)	(<)	
	compare					<u> </u>	<u> </u>
37.	Recall that	the 9 cores in	a memory locat	ion are in the f	ollowing order	::	
			Z	CONES			
			:	or SIGNS			
	P	M WM		8 A	$\stackrel{4}{\bigcirc}$	$ \stackrel{2}{\wedge} \qquad \stackrel{1}{\wedge} $	
		4)		<u> </u>			
1	PAR I TY P	UNCTUATION		CHAR	ACTER		,
	Considering	only the punc	tuation and char	acter cores, th	neir correspon	ding bits woul	d be
10	$0 \hspace{0.1cm} 0 \hspace{0.1cm} 0 \hspace{0.1cm} 0 \hspace{0.1cm} 0 \hspace{0.1cm} 0 \hspace{0.1cm} if$	an unsigned Ø	digit was in a m	emory location	with an ITEM	MARK. Wri	te
the	e bits for an	unsigned zero	with a word ma	rk 0 000	<u>σου</u> . Write	the bits for a	n.
un	signed zero	with a record	mark. 11 00				
52.	In your own	words, briefl	y state the diffe	rent uses of the	instructions:		
ВЕ	•		DITION TEST,			R CONDITION	ı. ·
	_	orbela-	·				
	BCT test	mirator	n N Dense	swelch			
	Bri d	Leel kunder	the bits i	me b	L.		
				0			
				,			

UNCONDITIONAL

X.30 P.K	LOCATION	OPERATION CODE	OPERANDS
7	8 14	15, 20	21
Ц		В	SUB 6

22.

$$\frac{43}{64}_{8}$$
 B = or < A $\frac{64}{8}$ Zero Balance or B > A

37.

$$WM \emptyset = 01 00 0000$$

$$RM \emptyset = 11 00 0000$$

52.

B-BRANCH is an unconditional change in program sequence frequently used for subroutine linkage.

BCT - BRANCH ON CONDITION TEST is used to test the indicators or sense switches.

BCC - BRANCH ON CHARACTER CONDITION is used to check punctuation bits $\underline{\text{and}}$ zone bits.

Branches are executed within the H-200 in much less time but in a fashion similar to the 1401. The branch execution below uses the letters I, ac, bc, to identify the: Instruction, A, B, Address Registers respectively. The branch instruction format F/A/ is retrieved, then-

	I	ac	Ъc
i.	NEXT PROG. ADDRESS	ADDRESS FOR THE BRANCH	
	ac is then moved into I	TEMPORARILY STORED IN bc	
2.		ADDRESS FOR THE BRANCH	NEXT PROG. ADDRESS
3.	ADDRESS FOR THE BRANCH		then directs retrieval from in the branch format F/A/.

23. Write an instruction to branch to the location tagged SUM if B<A.

XARK	LOCATION	OPERATION CODE	OPERANDS
7	8 , , , , , , , , , , , , , , , , , , ,		21, , , , , , , , , , , , , , , , , , ,
		P.CT.	J.m. 41

38. Perhaps the most obvious use of SW, CW, SI, and CI concerns establishment of word, item, and record limits. Another less obvious but sophisticated use of these instructions is to activate and deactivate a locations' punctuation cores as a "four-way electronic switch".

Assume a programmer wishes to set a "switch" by program instructions instead of manually pressing a sense switch. Perhaps he wishes to indicate a particular routine has been executed or a certain condition has been encountered in the program. He may turn on an "electronic switch" (punctuation bits in a selected location) with a SI or SW instruction.

53.

The final branch instruction to be discussed in this lesson is used to check for equal characters. That is, a branch will occur to the A address if the single character at the B address is the same as the variant character. The Branch if Character Equal instruction does not require construction of specific variant bits. The variant is simply a character to be compared to the B address character.

Formats of this instruction are shown on the answer side of this frame.

NO ANSWER REQUIRED

23.

NA BY	LOCATION	OPERATION CODE	OPERANDS
7	8 14	151	21, , , , , , , , , , , , , , , , , , ,
			SUM_4.1.

38.

NO ANSWER REQUIRED

53.	BCE	BRANCH IF CHARACTER EQUAL		OP CODE	A ADDRESS	B ADDRESS	VARIANT
		Format	a.				
		Format	b.				

- Format a: The single character specified by the B address is compared to the variant character. If the bit configurations of the two characters are equal, the program branches to the location specified by the A address. If the bit configurations are unequal, the program continues in sequence.
- Format b: Format b of this instruction is an illegal format unless it is immediately preced by a BCE instruction which did not cause a branch. The single character specified by the contents of the B-address register is compared to a variant character specified in the previous BCE instruction. If the bit configurations of both characters are equal, the program branches to the instruction specified by the contents of the A-address register.

			150 151 150 1
A		·	ations 150, 151, 152, and
SUB 6 refers to the routine			- - -
iresses in the registers bel	ow. The branch inst	ruction format l	F/A/ is retrieved, then-
I	ac ac		<u>bc</u>
. 153	500		
ac is moved into I.			
ac is moved into I.		 	
	50	7	153
500		7	153
D. C	22 1 1 4		
Refer to the chart in fram			
Compare Item Number to	4000. If Item Numb	er is equal to 4	000, branch to location
IITEM.			
	Description	Tag	
	Item number	ITEM	
	4000	CON4	
A LOCATION OPERATION CODE		OPERANDS	
7 8 ,			
361	6NY, STEM,	 	
I have been properly to the second	, , , , , , , , , , , , , , , , , , ,	 	- derek
An "electronic switch" is	s simply the PUNC-	TUATION COT	es of a selected <u>Memo</u>
Locative. The	switch may be "turne	ed on" by a <u></u> Sw	instruction or a SI
nstruction. Since it is "tu	ned on" by these inst	ructions, it ma	y be "turned off" by CW
			ons of an electronic switch
IMIWM	?) [٠. ر	1 1 .
			
•			
	 		
		41.:. :	. ati an
A word mark in the local			
			EL + 3 is equal to 6. If s
ranch to the location tagge	d P6; otherwise conti	nue the program	ı ın sequence.


OPERANDS

OPERATION CODE

P.G. LABEL+3, 6.

LOCATION

2	1	2



I now contains the address to begin retrieval of SUB6 at location #500. The address to which the program should return after completing SUB6 is temporarily stored in bc.

24.

MARK	LOCATION	OPERATION CODE	OPERANDS
7	8	15, 20	21, 62
		C .	CON4.ITEM
		B _C T	NITEM 42

NOTE: 42₈ is 1000 10₂

Tests EQUAL

39.	PU	NCTUA	TION	MEMORY LOCATION SW, SI CW	CI '
•		IM	WM		
		0	0	= Both switches "off".	
	• •	1	0	= <u>IM</u> "on", <u>WM</u> "off".	
	,	0	1	= <u>IM</u> "off", <u>WM</u> "on".	
	Record Mark	. 1	1	- IM Hon!! WM Hon!!	

These four conditions may be tested by a Branch on Character Condition instruction.

54.

MA RX	LOCATION	OPERATION CODE	OPERANDS
7	8 14	15, 20	21
		BCE	P6. LABEL+3.6

10	. With a 1401 at the point illustrated in frame 9, it would be necessary to write an SBR
	instruction at the start of the subroutine. This would store be so that a branch could be
	written at the end of the subroutine for returning to program sequence (153).

Similar instructions are written for the H-200. However, bc is an H-200 CONTROL REGISTER. To accomplish what you know as SBR, an H-200 STOKELE CONTROL instruction is written.

25.	If the BCT	octal va:	riant has	a Ø as	the first digi	t, (EXAMPLE	Ø4),	why will	none	of the
in	dicators be t	ested?	Juist.	lit a	must be 1-1	42				

l = Test of	 	 	-
zero bal. or overflow or compare		,	

40. The initial designation or selection of an electronic switch is accomplished with a data formatting statement and a \emptyset in column 21.

Write a define constant instruction to reserve one memory location. Tag it ELEC1.

MAR R	LOCATION	OPERATION CODE	OPERANDS'
7	8		21, , , , , , , , , , , , , , , , , , ,
Ι	ELECT	DC .	•

55. Determine if any character position in the seven-character field tagged PART contains the letter Q. If so, branch to the location tagged RETRO; otherwise continue the program in sequence.

	CARD T MA	LOCATION	OPERATION CODE	OPERANDS
1	1 2 3 4 5 6 7	8	15	21, , , , , , , , , , , , , , , , , , ,
1			Sce	RETROPMET C
2			BCE	
3	L. i . i . l . l		BLE	
4			BLE	
5			BLE	·
6			BLE	
7			Buch	

STORE CONTROL REGISTER

An example of SCR coding is shown below:

MARX	LOCATION	OPERATION CODE	OPERANDS
7	8 14	15, 20	21
Ц		В	SUB 6
H		s	TAX. PAY NEXT INSTRUCTION
	SUB 6	CAM	20 START SUBROUTINE
H	RETURN	S,CR	3.00.7.0
H		<u> </u>	
H		S	800 END OF SUBROUTINE

25.

THE FIRST BIT MUST BE 1, IF ZERO BALANCE OR OVERFLOW OR COMPARE INDICATORS ARE TO BE TESTED

Therefore, a BCT octal variant producing a first bit of 0 is meaningless AS FAR AS INDICATORS ARE CONCERNED.

40.

X NA	LOCATION	OPERATION CODE	OPERANDS
7	8	15 20	21
	ELE C1	,	Ø

55.

		ARD MBE	_	140 K	LOCATION	OPERATION CODE	OPERANDS
	1 2	3 4	5	6 7	8 14	15, 20	21 62
- 1		ļ				B,CE	RETRO, PART, Q
2		Ι.				BCE	
3		Ĺ.				BCE	
4		 				B,C,E	
5		١				BCE	
6		Ĺ	ĺ			BCE.	
7		 				BCE	

11.		OP CODE	A ADDRESS	B ADDRESS	VARIANT	
	Format					`
SCR stores the conwritten in the operand In the example at the signates bc. This consubroutine) is to be s	ds field. the left (frame l ntrol register (o tored in memor	0) evidentl containing y at addre	ly the varia	nt charactes of the ret	er <u>1</u> <u>C</u>) de-
26. The testing of indivariant has a first dig of a BCT variant character.	git that will prod	luce a firs	t bit zero.	In other w	ords, if the	first <u>bit</u>
41. If it is desired to i column of the DC stat on, a DCW statement Write the statement both IM and WM on.	could be writter	cly, if a W	ord Mark s	switch were	e desired to i	initially be

56. H-200 MCW and LCA instructions are used in much the same manner as their 1401 counterparts. The difference between LCA and MCW is that:

OPERANDS

LCA terminates transfer with the word marked A operand character.

OPERATION CODE

LOCATION

MCW terminates transfer when the first word mark in either A or B is reached.

70 - Octal variant designating bc.

800 - bc to be stored at address 800 in example.

The partial tables below and in frame 12 list the control registers designated by SCR variants.

Variant Character (octal)	Control Register
67	A-Address Register
70	B-Address Register
77	Instruction Address Register 1
64	Instruction Address Register 2
01	RWC 1 - Current Location Counter
- 11	RWC 1 - Starting Location Counter
02	RWC 2 - Current Location Counter
12	RWC 2 - Starting Location Counter

26.

SENSE ZERO BALANCE OVERFLOW COMPARE

41.

X APK	LOCATION	OPERATION CODE	OPERANDS
7	8 14	15 20	21, 62
L	ELEC2	DCW	Ø

56.

NO ANSWER REQUIRED

Variant Character (octal)	Control Register
03	RWC 3 - Current Location Counter
13	RWC 3 - Starting Location Counter
05	RWC 1' - Current Location Counter
15	RWC 1' - Starting Location Counter
66	Interrupt Register
67,	Word Register 1
76	Work Register 2
60	Unassigned

Continue to the answer side of this frame.

27. Understanding the purpose of the first variant bit permits alternate utilization of the chart below:

	<u> </u>		<u> </u>	
1 = Test of	Sense	Sense	Sense	Sense
zero bal. or				
overflow or	${f Switch}$	Switch	Switch	Switch
compare	4	3	2	1
1	4	3	2	1

Construct a BCT variant to test sense switch 4 for on. 0 0 1 0 0 0 0

42. An electronic switch occupies a memory location and as such, may be thought of as a "character". The purpose of one of these "characters" is to provide four possible conditions that may be set by program instructions and then be checked by a special branch instruction. Since this Branch is determined by a Character Condition, it is known as a Branch on CHARACTER CONDITION instruction.

57. The following statements concern an LCA instruction:

- 1. This instruction (in any format) is the only instruction that <u>always</u> moves both a field and its defining punctuation mark.
- 2. A record mark appearing in the A field will terminate the operation.
- 3. All punctuation (word marks, item marks and record marks) initially stored in B-field locations will be cleared if the corresponding A field characters do not include identical punctuation.
- 4. The B address must never fall within the A field. The A address may fall within the B field, however, if desired.

Continue to the answer side of this frame.

Any of the 16 control memory registers may be stored in memory by SCR and the appropriate variant.

Because it may be desirable to load any of these 16 control memory registers, a Load Control Register (LCR) instruction is available.

27.

 $001000_2 = 10_8$

The variant above tests sense switch 4.

42.

CHARACTER CONDITION

De code A Address B Address

a. LOAD CHARACTERS TO A-FIELD WORD MARK

b. LOAD CHARACTERS TO A-FIELD WORD MARK

,

Format a: The data and punctuation in the A field are transferred to the B field.

Format b: The data and punctuation in the A field are transferred to the field specified by the contents of the B-address register.

Format c: The data and punctuation in the field specified by the contents of the A-address register are transferred to the field specified by the contents of the B-address register.

13.	LCR LOAD CONTROL REGISTERS	OP CODE	A ADDD500	D 4000500	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	
	-	OP CODE	A ADDRESS	B ADDRESS	VARIANT	-
	Format					

LCR variant characters which designate control registers are the same as those listed for SCR. The contents of the field specified by the A address (containing either a two, three, or four character address depending on the present addressing mode) are loaded into the control register designated by the variant.

Refer to the preceding tables as needed to write:

- 1. An SCR for RWC 1 Current Location Counter to be stored at the address tagged CLC I.
- 2. An LCR for Instruction Address Register 2 to be loaded from the address.

MARK		LOCATION	OPERATION CODE	OPERANDS .
7	8	3	15 20	
L	Ĺ		.1	
L	L			

28.

When testing for a multiple <u>sense</u> <u>switch</u> condition with a single BCT, a branch occurs only if <u>all</u> the designated switches are on. When testing multiple <u>indicators</u> with a single BCT, the branch occurs if <u>any</u> of the indicators shows the desired condition.

*

A complete BCT variant chart is provided on the answer side of this frame. Complete tables of all variant combinations in the Programmers' Reference Manual.

43.	всс	BRANCH ON CHARACTER CONDITION		OP CODE	A ADDRESS	B ADDRESS	VARIANT
	<u> </u>	Format	a.				
		Format	b.				

Format a: The single character specified by the B address is examined for the condition specified by the variant character. If the condition is present, the program branches to the instruction specified by the A address. If the condition is not present, the program continues in sequence.

Format b: The single character specified by the contents of the B-address register is examined for the condition specified by the variant character in the previous BCC instruction. If the condition is present, the program branches to the instruction specified by the contents of the A-address register. Otherwise the program continues in sequence.

Note that format b. chains the A and B addresses, but it retains the VARTHET CHARRETTER of the PROVEN BCC instruction

58. Set punctuation defining the proper field, then move TAX to PAY. The rightmost memory location of the four character A operand is tagged TAX. The rightmost memory location of the four character B operand is tagged PAY.

MARK	LOCATION	OPERATION CODE	OPERANDS
7	8 14	15, 20	21 62
Γ		Sivi	Thx-3
		464	TAY, PAY

	X R	LOCATION	OPERATION CODE	OPERANDS
Ι	7 8	8 14	15 20	21,
			S.C.R.	CLC1.Ø1
		<u> </u>	L,C,R	COSEQ.77

SCR instructions may also be used for determining the length of records. Assume that it is desired to know the length of a record that has been transferred from the tape unit on RWC #2.

By storing the starting location counter and the current location counter of RWC #2, their contents could then be arithmetically subtracted. The difference between these amounts equals the length of the record transferred.

28.

NO ANSWER REQUIRED

Refer to this chart for the next frame

V ₆	v ₅	٧.	V ₃	v ₂	v ₁
0 = TestSense Switch	Not Used	Sense Switch 4	Sense Switch 3	Sense Switch 2	Sense Switch l
l = Test Zero Balance, Overflow or Compare	Zero Balance	Overflow	High Compare	Equal Compare	Low Compare

43.

Format b. chains A and B addresses.

It also retains the VARIANT CHARACTER of the PREVIOUS BCC.

58.

MARK	LOCATION	OPERATION CODE	OPERANDS
7	8 14	15 20	21, , , , , , , , , , , , , , , , , , ,
		SW	TAX - 3,
		LCA.	TAX, PAY

14. Mnemonics for the three instructions cover	ered to this point	are: B, SCR,	LCR
Their respective formats are:	FIAN	F/A/V/	
A control register is designated by an octal	VARINT	CHARACTEL.	
		,	*
29. A multiple sense switch variant tests all	lesignated switch	es for on, and the pro	ogram will
not branch until all designated switches are	set. Conversely,	a multiple indicator	variant
causes a branch if any designated indicator i	s set. The follow	ving example condition	ns may re-
quire more than one BCT instruction. Const	ruct appropriate	BCT variants to bran	ch if:
#1. Sense switches 1, 2,	and 4 are on	3	
#2. Sense switch 1 or 2,	or 4 is on 01,	02.10	
#3. Overflow or B# (UNI	8.	10.	
#4. Overflow or zero bal		7 19	
How may BCT instructions are needed for ea	· · · · · · · · · · · · · · · · · · ·		
#1. 1 . #2. 7 . #3		. #4	•

44. Only a single punctuation core (WM) is available in a 1401 memory location. When used as an electronic switch it could only be checked with one BWZ /A/B/1^d (d character 1 causes branch if WM). Additionally, a 1401 BWZ for eight other conditions (word mark or zeros, zone checks) making a total of nine possible tests. Without Advanced Programming Instructions option, the H-200 may check 12 character conditions. With the option, the H-200 may check 64 character conditions.

59. Formats of an MCW instruction are illustrated on the answer side of this frame.

B SCR LCR F/A/ F/A/V

VARIANT CHARACTER

- 29. If any of the below are incorrect, review frames 28 and 29.
 - #1. Sense switches 1, 2, and 4 are on. 13_8 (001011₂)
 - #2. Sense switches 1 or 2 or 4 is on. 018, 028, 108
 - #3. Overflow or $B \neq A$. 55_8 (101101₂) see note.

NOTE: Logically, if B is either HIGH or LOW compared to A, then B could not be equal to A (B#A). Unequal tests are made by testing condition of HIGH COMPARE and LOW COMPARE indicators.

#4. Overflow or zero balance or B<A. 71_8 (111001₂)

#1. ONE

#2. THREE

#3. ONE

#4. ONE

44.

IF THE H-200 WITH WHICH YOU WILL BE WORKING HAS THE ✓ ADVANCED PROGRAMMING INSTRUCTIONS OPTION, SKIP TO FRAME 49, PAGE 203; OTHERWISE, CONTINUE TO FRAME 45.

0=Test only the bit (s) indicated	l=Test Item Mark	l=Test Word Mark	0=Test only bit indicated 1=Test both bits	B bit	A bit
	PUNCTUA'	TION		ZONES	

Format b
Format c

Format a: The data and item marks in the A field are moved to the B field.

Format b: The data and item marks in the A field are moved to the field specified by the contents of the B-address register.

Format c: The data and item marks in the field specified by the contents of the A-address register are moved to the field specified by the contents of the B-address register.

15.	. The instruction used to compare B field data to the same number of characters in the	Α	
	field is known as the compared instruction. This instruction has three formats.	The	
	first format is "complete" and does not include a variant. The second format provides		
	"half chaining" and the third format allows "full chaining".		

Show and identify these formats.

Format a. F/A/B/ is complete.

Format b. F/A provides HALE CHAINING.

Format c. F/ allows FULL CHRINING

30.	SW	SET WORD MARK			OP CODE	A ADDRESS	B ADDRESS
			Format	a.			
			Format	b.			
			Format	c.			

- Format a: A word mark is set at the location specified by each address. The data at each location is undisturbed.
- Format b: A word mark is set at the location specified by the A address. The data at this location is undisturbed.
- Format c: Word marks are set at the locations specified by the contents of the A- and B- address registers. The data at each location is undisturbed.

Set a word mark in the location tagged ELEC I.

MARK	LOCATION OPERATION CODE		N	OPERANDS					
7	8		15	20	20 21	62			
Γ			2.4		Elect				

45. The first discussion of BCC variants assumes a system without advanced programming instructions option. For the moment, only punctuation checks are considered. Refer to the chart in frame 44, page 224. Then, construct the proper variant to write octal variants for the following:

60. Formats a, b, and c: A word mark is required in the shorter of the two fields. The operation terminates when this word mark is sensed. Item marks initially stored in B-field locations will be cleared if the corresponding A-field characters do not include item marks

Assume that the B fields below are unpunctuated and that each A field contains a WM in its leftmost location. Move the A fields to the sequential B fields by the appropriate MCW instruction format.

A FIELD	B FIELD	CODE
150 - 155 160 - 168 173 - 180 185 - 187	800 - 805 806 - 814 815 - 822 823 - 825	MCW 187,825 MCW 180 MCW 160

COMPARE (mnemonic C)

F/A/B/ COMPLETE
F/A/ HALF CHAINING
F/ FULL CHAINING

30.

MARX	LOCATION	OPERATION CODE	OPERANDS
7	8 14	15, 20	21,
Ц		SW	ELEC1

45.


CHECK WM V =
$$001000 \frac{2}{2}$$
 = $\frac{10}{8}$
CHECK IM V = $010000 \frac{2}{2}$ = $\frac{20}{8}$
CHECK RM V = $011000 \frac{2}{2}$ = $\frac{30}{8}$

60.

X R	LOCATION OPERATION CODE		OPERANDS
7	8 14	15, 20	21 62
Ц		Mcw	187.3825
Ц		MCW.	180
Ш		MCW.	16.8
Ш		MCW	15.5

• MOVE CHARACTERS AND EDIT

(If the H-200 system with which you will be working does \underline{not} include an MCE option, continue to LESSON VIII.)



MCE is used to insert identifying symbols and punctuation, also for suppression of unwanted zeros in a data field. The A address contains the information to be edited. The B address contains a control word providing a framework for the edit operation. When an MCE is executed, the data in A is moved to B. There it is punctuated and formatted according to the edit control word already in B.

An LCA instruction can be used to load the control word into B. For instance, if edited information is to be printed, the control word should be loaded into the print image area. The address of this area should be used as the B address of the MCW instruction.

Editing is performed according to the following rules:

- Rule 1. Any character in the H-200 character set can be used in the edit control word. Characters having special meanings are listed below. All other characters, if included in the edit control word, remain in the edited result in the position where written.
- Rule 2. A word mark in the high-order position of B controls the edit operation.
- Rule 3. The number of replaceable characters in the edit control word must be at least as large as the number of characters in A.
- Rule 4. Data is transferred from A, character by character, from right to left. If a zero suppression symbol is not sensed in the edit control word, the edit operation terminates when the B word mark is sensed. A zero suppression symbol causes the edited result field to be scanned from left to right. During this scan, high-order zeros and commas are automatically replaced by blanks (unless an asterisk appears immediately to the left of the zero suppression symbol -- see rule 5). Zero suppression is terminated by any of the following:
 - a. a decimal digit from one through 9,
 - b. a decimal point, or
 - c. the location that initially contained the zero suppression symbol.
- Rule 5. An asterisk immediately to the left of the zero suppression symbol in the control word causes high-order zeros and commas to be replaced by asterisks instead of blanks in a zero suppression operation. High-order blanks are also replaced by asterisks.
- Rule 6. A dollar sign immediately to the left of the zero suppression symbol in the control word is replaced with an A-field character causing the edited result to be rescanned following zero suppression. During this scan, the dollar sign is "floated" to the left of the high-order significant digit in the edited result.
- Note 1. Zone Bits in the units position of A are cleared to zero when moved to B. Therefore, the value of the character in the units position of A may change when moved to B. For example, an F in the units position of A will appear as a 6 in the result.
- Note 2. Floating dollar sign insertion and automatic asterisk insertion cannot be performed in the same edit operation.

CONTROL CHARACTER	FUNCTION
b (blank)	Blanks are replaced with A-field characters such that the rightmost character in the A field replaces the rightmost blank in the edit control word and all higher-order A-field characters replace successively higher-order blanks.
0 (zero)	This symbol specifies zero suppression. Its location in the control word is interpreted as the rightmost limit of zero suppression. It is replaced with an A-field character.
. (decimal point)	The decimal point remains in the edited field in the position where written.
, (comma)	Commas remain in the edited field where written unless zero suppression is specified (see rule 4). Commas in control word positions to the left of the high-order character transferred from the A field are replaced by blanks.
C_R , CR (credit) $ar{0}$ (minus) Note: $ar{0}$ is printed as a minus symbol.	The credit or minus symbol is undisturbed if the sign in the units position of the A field is negative. If the sign is positive, the credit (or minus) symbol is blanked out. A credit (or minus) symbol transferred from the A field is not subject to sign control.
& (ampersand)	The ampersand is replaced by a blank in the edited field.
* (asterisk)	The asterisk remains in the edited field in the position where written unless it appears immediately to the left of the zero suppression symbol (see rule 5).
\$ (dollar sign)	The dollar sign remains in the edited field in the position where written unless it appears immediately to the left of the zero suppression symbol (see rule 6).

WORD MARKS

Both the A field and the B field must have defining word marks. The A-field word mark terminates the transfer of data from the A field. The B field word mark terminates the edit operation if no zero suppression symbol is sensed in the edit control word or if automatic dollar sign insertion is specified in conjunction with zero suppression. The B-field word mark is erased after terminating the edit.

If zero suppression is specified, a word mark is automatically set in the location containing the zero suppression symbol. When this word mark is sensed during the reverse scan associated with the zero suppression operation it is erased, and if automatic dollar sign insertion is not called for, the edit operation terminates.

Write the result of the edits in PROBLEMS 1 - 4 below: (refer to preceding pages as needed)

Example:

Data Field (A Field)

Control Word (B Field)

Result of Edit

©000099

bb&&0

PROBLEM 1.

Data Field (A Field)

Control Word (B Field)

Result of Edit

Data Field (A Field)

PROBLEM 2.

Data Field (A Field)

Control Word (B Field)

Result of Edit

O000450

Sb, bb0.bb&CR*

PROBLEM 3.

Data Field (A Field) @0897445

Control Word (B Field) @bbb, b\$0.bb

Result of Edit \$\frac{\psi_{\sqrt{\gamma}}}{\psi_{\sqrt{\gamma}}}, \quad \frac{\psi_{\sqrt{\gamma}}}{\psi_{\sqrt{\gamma}}}

PROBLEM 4.

Data Field (A Field)

Control Word (B Field)

Result of Edit

©010450


\(\bar{\psi} b, b*0.bb \)

\(\psi ** \lambda \cdot \)

Result of Edits:

LESSON VIII

EASYCODER PROGRAMMING



1. 1401 memory size is limited and its "coded" addressing may be awkward to modify (000 to 999, then \$\neq 00\$ to z99 . . . !0? to R91 etc.).

20.	List the	word mark	conventions	for the	following	BAfformats
			O 0 11 . O 11 . O 1			

F/A/B/	<u> </u>	A if smoller	
F/A/	A		
F/		A is small	

39. Possibly the S op. code (Octal 37, 011111₂) is to become NOP (Octal 40, 100000₂) later in the program. What binary value would be required as a constant to accomplish this change with a HA?

Show the operands and arithmetically perform HA.

B OPERAND = 0 1 1 1 1 1

A OPERAND = | | | |

HA SUM = /00000

58. CARDIN

ĺ	721	722	723	724	725	726	727	728	729	730
	J	D	0	E			Н	4	9	

Write the constant and the instruction to extract the complete character H, passing the numeric portions but blocking the zones of characters 4 and 9.

	CARD NUMBER	T MARK	LOCATION	OPERATION CODE	OPERANDS
. [1 2 3 4 5	6 7	8 14	15 20	21
ı			CARDIN	RESV	80
2			BFLD	RESV	4,0
3		П		3	
4	. j		MASK	De W.	#3 (71.17.17
5	. .			3	
6	, j , j			L _C A	MASK BFLD
7				EXT	CHRINTS BFLD
Г		1 1			

BINARY

20.

F/A/B/ WORD MARK THE B OPERAND. ALSO, WORD MARK THE A OPERAND IF A IS SHORTER THAN B.

F/A/ WORD MARK THE A OPERAND.

F/ SAME AS F/A/B/.

39.

B OPERAND = 0 1 1 1 1 1

A OPERAND = $\underline{1}\underline{1}\underline{1}\underline{1}\underline{1}\underline{1}$

HA SUM = $\frac{1 \ 0 \ 0 \ 0 \ 0}{1 \ 0 \ 0 \ 0} = 40_8 = \text{NOP}$

58. MASK is defined with DCW providing a word mark in the shorter operand of EXT.

	CARD T LOCATION		OPERATION CODE	OPERANDS			
	1 2 3 4 5	6 7	В 14	15 20	21,		
] ا	. ! . !	Ш	CARDIN	RESV	8.0		
2			BFLD	RESY	4,8		
3				3			
4	. .		MASK	D.C.W.	#3.C.7.7.1.7.1.7.		
5				3,			
6	_ i i	П		LCA	MASK, BFLD		
7	.	Ш		E,X.T	CARDIN+8, BFLD		

Note: The EXT A address is relative (CARDIN + 8). This could have been written as an absolute address (720).

2.	Without indexing, H-200 address modification may be accomplished through an arithmetic
	capability not available in your previous equipment. Because its addresses are binary, the
	H-200 has a 67 may Capability. Operations of this type may
	be used to an address as well as to accomplish other programming applications.

21. You should recall that the opposite of binary addition is BINANY SUBTRACTOR.This follows the rules: 0+0=0, 1+0=1, 0+1=1, 1+1=0 with a carry of 1.

However, producing the complement of a binary number is called <u>Complement Allow</u> and re-adding a high order carry is called <u>FNO</u> ARLY.

40. Half Add A operands containing all 1 bits will produce the complement of any binary value.

As an example of this, perform the HA below remembering that carries are not propagated and a WM in the shorter operand terminates the operation.

		WM		
B OPERAND		100101	000111	,110010
A OPERAND	111111	111111	111111	11 1 11 1
	•	0:10:0	11000	01110

HA, SST, EXT, deal with six of nine cores in a memory location. They affect any of the six character bits but do not directly affect punctuation or parity.

^{59.} HA instructions change operands but do not propagate a carry. SST instructions can move or not move bits of a single character. An EXT instruction can move or not move character bits or groups of characters.

BINARY ARITHMETIC MODIFY

21.

BINARY SUBTRACTION COMPLEMENTATION END AROUND CARRY

40.

		$\mathbf{W}\mathbf{M}$		
B OPERAND		100101	000111	110010
A OPERAND	111111	111111	111111	111111
WORD MARK T	ERMINATES	0 1 10 10	1 1 1000	00 1 10 1

Notice that the HA sum is the complement of the B operand.

59.

NO ANSWER REQUIRED

3.	ВА	BINARY ADD
· •		

Unlike your previous equipment, the Honeywell 200 can perform binary as well as ______ arithmetic operations. Binary Add instructions (mnemonic BA) may be written in the three formats a, b, or c. Show each of these formats.

Format a. $\underline{\mathfrak{F}}/\underline{\mathring{h}}/\underline{\mathring{b}}/$ Format b. $\underline{\mathfrak{F}}/\underline{\mathring{h}}/$

22. BS BINARY SUBTRACT

The same formats and word mark conventions you learned with BA are applicable in Binary Subtract (mnemonic BS) operations. Before discussing computer performance of complementation and end around carry, see if you recall how to do binary subtraction.

Binary subtract the subtrahend 000010 from the minuend 101001.

11110

- 41. Mnemonic SST represents the SubSTTTVV logic instruction. Your previous system was able to move a characters' numerical or zone bits; the H-200 with its SST instruction can:
 - 1. MOVE NUMERICAL BITS OF A CHARACTER.
 - 2. MOVE ZONE BITS OF A CHARACTER.
 - 3. MOVE OR NOT MOVE $\underline{\text{ANY}}$ CHARACTER BIT EXCEPT PUNCTUATION AND PARITY.
- 60. HA, EXT, and SST are considered to be logic instructions. Another instruction provides greater control and is extended in function to move punctuation and data bits. The mnemonic op. code of this instruction is EXM, which stands for EXTENDED MOVE. EXM is considered to be a CONTROL instruction rather than a logic instruction.

DECIMAL

F/A/B/ F/A/ F/

22.

The SUBTRAHEND (number to be subtracted) 000010 is complemented:

41.

SUBSTITUTE

60.

EXTENDED MOVE CONTROL

4.	The H-200 follo	ws binary ad	dition rules	presented i	in Lesson I	۲V.	
	That is, $0 + 0 =$	0, 0+1=1,	1 + 0 = 1,	and 1 + 1 =	o with a	"carry" of	١.

23. Binary Subtraction requires an end around carry. Since this "1" bit is always to be added, the computer automatically inserts a 1 bit in the ADDER at the start of BS.

In format F/A/B/, the subtrahend is the A OPERAND, consequently the minuend is the B OPERAND.

42.

SST SUBSTITUTE

An H-200 SST instruction moves or does not move any of the character bits stored at the A address to the B address. The move is specified by the programmer according to the variant he constructs.

Indicate the format of the SST instruction described above.

F/A/B/V/

61.

OP CODE A ADDRESS B ADDRESS VARIANT

EXM EXTENDED MOVE

The Extended Move instruction - (EXM) - uses one format only and moves the A field to the B field under condition specified by the six bit _______ character.

1 + 1 = 0 with a "carry" of 1.

23.

A OPERAND (ADDRESS) is the subtrahend. B OPERAND (ADDRESS) is the minuend.

42.

F/A/B/V/

SST does <u>not</u> perform its single character operation arithmetically. The variant 1 bits permit the movement of corresponding A character bits to the B character.

61.

VARIANT

5. Punctuation and parity bits are not involved with producing the sum for a BA instruction.
Therefore, each memory location of the A or B operand will contribute six bits. For examp
an operand three memory locations long would not be treated as "three characters" in a BA
operation. Instead, it would appear as a binary value comprising a total of 17 bits.
24. Sensing op. code BS causes the f operand to be complemented before it enters the
adder. Op. code BS also causes a bit to be automatically inserted in the D))e^{\gamma\lambda}
as the end around carry.
as the one ground curry.
43. Each 1 bit in an SST variant permits corresponding A character bits to be moved to the
B character. The numerical portion of the character at address #2396 is moved to address
#3000 because of octal variant 17 in the instruction below.
LOCATION OPERATION CODE OPERANDS
K 000E

are shown in the table on the answer side of this frame.

62.

18

Perhaps a way to visualize the difference between a decimal Add and BA may be as follows:

DECIMAL ADDITION: Bits are combined character by character (memory location be memory location).
BINARY ADDITION: Bits are combined BIT by BIT.

24.

A operand
1
ADDER

43.

17₈ = 00 1111₂

Since variant 1 bits permit corresponding A character bits to be moved into the B character, 17₈, will move a numerical portion of the A character.

62.


VARIANT CHARACTER

			RIAN			<u>.</u> ,,
EXTENDED MOVE (EXM) CONDITIONS	V ₆	` 5	٧4	V ₃	^v 2	1
Type of Move						
1. A-field data bits—→B	x	\mathbf{x}	x	X	X	1
2. A-field word-mark bits → B	x	X	X X	X	1	x
3. A-field item-mark bits—B	x	X	X	1	X	х
Direction of Move						
1. right to left	x	x	0 1	Х	X	х
2. left to right	x	X	1	X	X	Х
Termination of Move						
1. automatic after single-character move	0	0	x	Х	X	х
2. A-field word mark	0	1			X	
3. A-field item mark	1	0	X	X	X	х
4. A-field record mark	l	1	X	X	X	Х

6. A simple distinction between decimal and binary addition is the number of bits involved per memory location. In decimal operations, high order two bits (B and A cores) of 00 denote a numeric character. For example, 3890₁₀ is stored in memory as four characters. Complete the bits in the memory locations below to show 3890₁₀ stored as a decimal value.

ADDRESS	466		467		468		469
CONTENTS	B A 8 4 2 1 0 0 0 0 1 1	В A	8 4 2 1 1 <u>0 0 0</u>	В А <u>о</u> с	8 4 2 1 1 <u>0 Q 1</u>	В А	8 4 2 1 <u>0 0 0 0</u>
	3		8		9		0


25. Retrieval of a BS op. code causes the A operand to be complemented and an end around carry 1 enters the adder. Determine the answer for the following BS as accomplished by the computer. Binary subtract:



44. Construct an octal variant for later movement of zone bits from the character at address #450 to the character at address #943. Write the instruction to accomplish this move.

LOCATION	OPERATION CODE	OPERANDS
7 8 14	15 20	21, 62
	55.T.	450,943,60

63. An EXM variant written as octal 13 represents the binary digits:



25.

cc c	
01100	1
01100	0
	1
11001	0

44.

X A D W	LOCATION	OPERATION CODE	OPERANDS					
7	8 14	15, 20	21 62					
		S,S,T	45,0,943,60					

Bits of a character already in the B memory location may be changed with an SST instruction. Assume that the character at the address tagged MORP is alphanumeric M (100100₂). What will this character be changed to by the SST instruction if frame 45?

63.

$$\frac{0}{V_6} \frac{0}{V_5} \frac{1}{V_4} \frac{0}{V_3} \frac{1}{V_2} \frac{1}{V_1}$$

TERMINATION (V $_6$ V $_5$) AUTOMATIC AFTER SINGLE CHARACTER MOVE. DIRECTION OF MOVE (V $_4$) LEFT TO RIGHT.

TYPE OF MOVE (V $_3$ V $_2$ V $_1$) A FIELD WORD MARK AND DATA BITS —> B.

7. Binary arithmetic operations use all six bits in a memory location. In other words, the B and A cores do <u>not</u> denote numeric or Hollerith groups. Instead, they have appropriate binary positional value. For example, convert 3890₁₀ to its binary value below. Show its storage in addresses 480 and 481, then compare to the decimal storage example in frame 6.

480	481	

26. A BS instruction in format F/A/ duplicates A. Carries beyond the A operand word mark are lost in the answer. Remembering to complement and to add 1 for around carry, determine the answer to the following BS instruction.

45.	LOCATION OPERATION CODE	OPERANI	DS .
	7 8 14 15 20 21	NE MEMORY LOCATION	(SET TO ALL 1 BITS)
	3		
	3		
	SST ONES MORP	, Ø3	
	CONSTANT	1 1 1 1 1 1	
	VARIANT	0 0 0 0 1 1	(VARIANT 1 BITS PASS BITS)
	"B" CHARACTER	1 0 0 1 0 0	(ALPHANUMERIC "M")
	2 011111101211		(
	"B" RESULT IS,	100111	WHICH IS THE LETTER $\frac{?}{?}$

64. Construct an EXM binary variant to: $\frac{1}{2} = \frac{6}{2} = \frac{6}$

DIRECTION OF MOVE (V₄) to be from right to left.


TYPE OF MOVE $(V_3 V_2 V_1)$ A field item and data bits \longrightarrow B.

Type of Move						
1. A-field data bits-B	х	х	х	х	х	1
2. A-field word-mark bits B	х	X	X X	Х	1	X
 A-field item-mark bits → B 	х	Х	х	1	х	Х
Direction of Move						
1. right to left	x	х	0 1	х	x	x
2. left to right	х	Х	1	Х	X	Х
Termination of Move						
1. automatic after single-character move	0	0	х	Х	х	х
2. A-field word mark	0	1	x	X	x	x
3. A-field item mark	1	0	Х	X	x	x
4. A-field record mark	1	1	X	X	х	x

0	R = 1
2 1	R = 1
2 3	$\mathbf{R} = 1$
2 7	R = 1
2 15	$\mathbf{R} = 0$
2 30	$\mathbf{R} = 0$
2 60	R = 1
2 121	R = 1
2 243	$\mathbf{R} = 0$
2 486	R = 0
2 972	$\mathbf{R} = 1$
2 1945	$\mathbf{R} = 0$
2 3890	

		4	80						48	31			
1	1	1	1	0	0		1	1	0	0	1	0	

26.



Consequently, format F/A/ zeros out a location when used with a BS instruction.

45.

1 1 1 1 1 1

 $\underline{0} \ \underline{0} \ \underline{0} \ \underline{0} \ \underline{1} \ \underline{1}$ (VARIANT 1 BITS PASS BITS)

"B" CHARACTER

1 0 0 1 0 0 (ALPHANUMERIC "M")


"B" RESULT IS,

100111 WHICH IS THE LETTER P

64.

		VAI	RIAN	IT E	SITS	S
EXTENDED MOVE (EXM) CONDITIONS	ν ₆	v ₅	V ₄	V ₃	v ₂	v_1
Type of Move						
1. A-field data bits—►B	х	x	x	X	Х	1
2. A-field word-mark bits → B	х		X			
3. A-field item-mark bits—B	х	X	X	1	X	X
Direction of Move						
l. right to left	х	x	0	Х	Х	x
2. left to right	х	X	1	X	X	X
Termination of Move						
1. automatic after single-character move	0	0	х	X	X	x
2. A-field word mark	0	1	X	X	Х	X
3. A-field item mark	1	0	х	X	X	X
4. A-field record mark	1	1	X	X	X	X

8. An A operand of 3890₁₀ and a B operand of 200₁₀ are shown below as added by decimal addition (mnemonic A) and binary addition (mnemonic BA).



27. List the word mark conventions for BS in format F/.

Since the A and B addresses are not indicated on the coding form for BS in format F/, how are operands obtained?

46. Format F/ may be used for an SST instruction if it follows an SST of F/A/B/V/. In format F/, the A and B addresses are provided by the B addresses are provided by the B addresses a

65. Refer to the chart in frame 64, then write an EXM instruction to move data bits from the field tagged CARDIN to the field tagged WORK. Move the data from right to left and terminate when the first item mark of CARDIN is sensed.

MARK	LOCATION	OPERATION CODE	OPERANDS
7		15, 20	21 62
		EXM	CARDLY, NORK, 7

 $\begin{array}{c} 0\ 0\ 0\ 0\ 1\ 1\ 0\ 0\ 1\ 0\ 0\ 0 \\ +\ \underline{1\ 1\ 1\ 1\ 1\ 0\ 0\ 1\ 0\ 0\ 1} \\ 1\ 1\ 1\ 1\ 1\ 1\ 1\ 1\ 1\ 0\ 1\ 0 \end{array}$

27.

THE B OPERAND SHOULD BE WORD MARKED AND THE A OPERAND ALSO, IF SHORTER THAN B.

A ADDRESS FROM A ADDRESS REGISTER
B ADDRESS FROM B ADDRESS REGISTER

46.

A and B ADDRESS

65.

¥4¢×	LOCATION	OPERATION CODE	OPERANDS
7	8 14	15 20	21 62
		F,XM	CARDIN, WORK, 41

9.	A total of seven memory locations are involved for decimal addition of 200 plus 3890. In
	contrast, only four memory locations are needed for binary addition of the same values.
	Scientific applications may advantageously use binary arithmetic. In your business data
	processing, you may frequently use binary arithmetic to modify addresses. You may also
	use "counters" operating in binary.

28.	BA and BS are u	sed for simiļar purpo	oses. BA in	ncreases an	address bei	ng modifi	ed,
B	5 Decreant	an address being	g modified.	Similarly,	BA may be	used to in	cre-
m	ent a binary coun	ter and BS may be us	ed to	edemant	a bin	<u> </u>	.
	sounter.	Neither BA nor BS	utilizes over	rflow or zer	o balance in	dicators.	If
a	high order carry	is generated, it will	be lost.				

47. SST may be written in format F/ to chain A & B addresses if the format F/H/B/U precedes it. The variant for format F/ is provided by the preceding instruction. Fach SST operates on a single character basis. Write the instructions to move the numerical portions of the five character field in addresses #601 - #605 to the area tagged NOZONE.

LOCATION	OPERATION CODE	OPERANDS
	4 15 20	21
	5,57	EOS NOZINE 11
	957	
	SST	
	SSI	<u></u>
	551	

66. H-200 versatility is exemplified by its capability of accepting a character code that is foreign and converting to the comparable H-200 character. A single H-200 instruction will move characters having a different bit configuration and translate them into Honeywell characters. The mnemonic op. code for this instruction is MAT which stands for MME and TRANSLATE.

Therefore, the answer is the same whether decimal or binary addition is used.

28.

DECREASES DECREMENT BINARY COUNTER

47.

F/A/B/V/

VARIANT OCTAL 17 = 001111. SINCE VARIANT 1 BITS
PERMIT A CHARACTER BIT TO MOVE, 17₈ MOVES NUMERICAL

NA PK	LOCATION	OPERATION CODE	OPERANDS
7	8 14	15 20	21 62
L		SST	605, NOZONE, 17
		S.S.T.	
L		S.S.T.	<u></u>
L		S.S.T.	<u>, , , , , , , , , , , , , , , , , , , </u>
L		S.S.T.	

66.

MOVE TRANSLATE

- 10. Word mark conventions for the various BA formats are given below:
 - F/A/B/ The B operand should have a word mark in its leftmost memory location to terminate the operation. If the A operand is shorter than B, the A operand should also be word marked.
 - F/A/ Word mark the A operand.
 - F/ Word marks as for F/A/B/.

In formats F/ and F/A/B/, if the A operand exceeds the length of the B operand, will the

Why? B Wat next lement perole

29. Before using BS to decrement a counter, do the following:

Write the coding to set a binary l in a memory location and tag it ONE. (This will be a one memory location A Operand.)

Write coding establishing a binary counter of two memory locations containing binary for 500₁₀ and tag it COUNT. (This will be a two memory location B operand.)

LOCATION	OPERATION CODE	OPERANDS
7 8 14	15 20	
0,145	Dew.	#/81
COUNT.	DLW :	# 2 8 500

48. SST instructions on the coding form lines 2-5 in frame 47 are chained. Show the register addresses below assuming NOZONE is address #700.

addresses serow as	builling Itomorta	10 4441 655 // 1001		
CODING FORM LINE	OP. CODE REGISTER	A ADDRESS REGISTER	B ADDRESS REGISTER	VARIANT REGISTER
#1	SST	605	700	17
#2	SST	604	699	
#3	SST	603	698	
#4	SST	662	697	
#5	SST	661	696	

OP CODE A ADDRESS B ADDRESS VARIANT I VARIANT 2 MAT MOVE AND TRANSLATE

NO

THE B OPERAND WORD MARK TERMINATES THE OPERATION, THEREFORE, THAT PORTION OF A EXCEEDING B WILL NOT BE PROCESSED.

(Or equivalent answer.)

29.

DCW statements are used so that the A and B operands will be word marked.

MARK	LOCATION	OPERATION CODE	OPERANDS
7	8 14	15, 20	21 62
	ONE	DCW	#1B1
	COUNT	DCW	#2B5ØØ

48.				
CODING FORM LINE	OP. CODE REGISTER	A ADDRESS REGISTER	B ADDRESS REGISTER	VARIANT REGISTER
#1 -	SST	605	700	17
#2	SST	604	699	
#3	SST	603	698	
#4	SST	602	697	
#5	SST	601	696	

67.

TRANSLATE

11.	Remember that BA is an arithmetic operation,	then briefly	explain	$\mathbf{wh}\mathbf{y}$	only	the .	Α.	operand
	needs a terminating word mark in format F/A/.							

- H dufderald

30. Assume some repeating operation is being performed and the counter is to be decremented for each operation. Write the instruction to accomplish decrementing.

LOCATION	OPERATION CODE	OPERANDS
	4 15 20	21,
ONE	DCW	#1B1.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
COUNT	DCW	#2,B5,Ø,Ø
	ج ا	
	3	REPETITIVE OPERATION
	3	
	28	ONE CLUNS
		

49. An SST instruction may be chained, and the preceding SST variant will be retained. SST operates on a single character basis. That is, any desired character bits in a single memory location may be moved into another location as specified by the 1 bits in the VAKTATOR character.

SINCE BA IS AN ARITHMETIC OPERATION, FORMAT F/A/
"DUPLICATES" A. THE A OPERAND IS THE ONLY
OPERAND INVOLVED.

(Or equivalent answer.)

30.

X A V	LOCATION	OPERATION CODE	OPERANDS
7	8 , , , , ,	4 5 , 20	21 62
	ONE	DCW	#181
L	COUNT	DCW	#2B5øø
L		l =	
		18	> REPETITIVE OPERATION
		\$	
		BS	ONE, COUNT

49.

VARIANT

68.

64 TRANSLATION TABLE

12.	A Compare instruction (C 1283	113) stored	in memory	locations	500 -	504,	is to ha	ve its
В	address "modified" from 113 ₁₀ t	o 188 ₁₀ .						

Because addresses are binary, this increase of the B address by 75_{10} may be accomplished with a $\frac{1}{100}$ $\frac{1}{100}$ instruction whose mnemonic op. code is $\frac{1}{100}$.

31. BA and BS are considered to be arithmetic instructions. The group of instructions which contained BCT, BCC, BCE, etc. deal with binary digits for logic rather than arithmetic operations.

50. SST operates on a single character basis, consequently word marks are not required to terminate the operation.

The next logic instruction discussed (EXTRACT, mnemonic EXT) is similar in function to SST. However, EXT may move or not move any desired character bits from one or more memory locations. Because this instruction may involve more than one memory location,

| NOW | marks are required to | TER | the operation.

69. MAT format $F/A/B/V_1/V_2/$ may be defined as follows:

- a. The type of operation to be performed is indicated by the _____.
- b. The memory location of the field to be Moved and Translated is specified by the
- c. The location into which the translated characters are to be stored is specified by the _______.
- d. V₁ and V₂ provide the base address of the TRANSLATINE table in memory.
- e. A word mark within the A-field terminates the MAT process after the word marked character is translated.

BINARY ADD B A

31.

LOGIC ARITHMETIC

50.

WORD TERMINATE

69.

OP. CODE
A ADDRESS
B ADDRESS
TRANSLATION

below:	STORAGE ADDRESS	- 500 501	502 503 504	305
	COMPARE INSTRUCTION	© 010100 0	00011 00000 11000	01 🗴
		OP CODE A ADDR	RESS B ADDRESS	GS CODE OF NEXT
		_	•	in memory and has the tag B75. are instruction to 188_{10} .
R LOCA	OPERATION CODE 14 15, 20 21, 6 A 6 7,5 5	04	OPERANDS	62
in your previou	is system. The v		_	ovide logic operations not available ermits equally versatile program-
a variant. EXT format	L	LXI (Loginy be written B address	rather than d	// /1
equivalent Hone The base ad The "foreign	eywell code. dress is formed b	y the two	VAQ (MA)	translation table address of the CHARKTERS. A DODRESS provides the

BA format F/A/B/ may be used to modify the B address of the Compare instruction shown

	M R	LOCATION	OPERATION CODE	OPERANDS		
I	7 8	3 14	15 20	21,		
I	I		ВА	B75 .5 Ø4		

32.

LOGIC

51.

B A A and B ADDRESS REGISTERS

70.

VARIANT CHARACTERS
A ADDRESS

14.	To use tag B75 (in previous example) as the A operand, it must have been defined	as a
	binary constant equal to 75. Considering its use in modifying an address, would the d	ata
	formatting op. code have been DC or DCW? DCW Why? open out.	<u>,` </u>
	,	

X-00-X	LOCATION	OPERATION CODE	OPERANDS
7	8 14	15 20	
Γ	B7.5,		#2B75,
		3	
Γ		BA	B75,5Ø4

33. HA, EXT, and SST are available to the programmer to increase his flexibility of programming. Since these logic instructions are used at a programmer's discretion, their explanations in following frames suggest rather than specify applications.

Write the full name of the logic mnemonics:

	11.5	
HA.	HALT	

EXT,	Ex-	Til	H	T	

SST,	Sv	13	57	1	100	-

52. All EXTRACT instructions follow these rules and store the result at the B address.

Bit in A-field	Bit in B-field	Bit in Result field
1	1	1
1	0	0
0	1	0
0		<u> </u>

A word mark is required for the shorter of the two operands. The operation terminates when this word mark is sensed.

Format a: A-field is combined bit by bit with B-field.

Format b: A-field is combined bit by bit with data specified by B address register.

Format c: Data specified by contents of A and B address registers combined bit by bit.

71. Any "foreign" six bit character has a binary value. For example, 1401 alphanumeric character "A" has a bit configuration of 110001 which equals 49₁₀. The corresponding Honeywell alphanumeric character "A" (010001) will be stored in the forty-nineth translation table address. An illustration of accessing the proper memory location in the translation table is shown on the answer side of this frame.

DCW

THE A OPERAND (BINARY CONSTANT) MAY BE SHORTER THAN THE ADDRESS (2, 3, or 4 CHARACTERS) THAT IS TO BE MODIFIED. WHEN THE A OPERAND OF BA INSTRUCTIONS IS SHORTER THAN THE B OPERAND, THE A OPERAND SHOULD BE WORD MARKED. DEFINING THE BINARY CONSTANT WITH A DCW ELIMINATES THE NECESSITY OF ALSO WRITING A SW.

(Or equivalent answer.)


33.

HALF ADD EXTRACT SUBSTITUTE

The following frames suggest applications of these logic instructions and explain their operation.

52.

NO ANSWER REQUIRED



15	. Propagation of "carries" is related to the length and word mark placement of A or B
	operands. For example, assume equal length operands and the B operand word marked. If
	the operand values are such that their high order bits (leftmost) pyropagate a "carry", will
	the operand values are such that their high order bits (leftmost) propagate a "carry", will the sum of B+A be correctly stored? NO Why? Carry will be left by Bokernel.
	I operate

НΔ	HALF ADD
LIA	(exclusive or)

Half Add instructions add the A operand to the B operand without propagating carries. The result is stored in the B field. Basic rules for half adding are extremely simple since carries are disregarded. Complete this chart.

A-FIELD BIT		B-FIELD BIT		RESULT BIT
1	+	1	=	0
1	+	0	=	1
0	+	1	= '	1
0	+	0	=	0

53. Rather than using a variant to specify which bits are to be passed from the A field into the B field, EXT uses a constant in the B field. Each 1 bit in the constant permits the corresponding A field bit to pass into B. Determine the result in the problem below.

A FIELD
$$41_8$$
, 72_8 , $60_8 = 100001$ 111010 110100
CONSTANT IN B FIELD 03_8 , 77_8 , $14_8 = \frac{0000}{11}$ 111111 001111
RESULT 000001
HG 0 00000

72. The translation table "base address" is established with a MORG statement. MORG directs assembly to assign addresses to following coding beginning with the next multiple of the address written in the operands field. What will the low order six bits be (regardless of which multiple, 128, 256, 512, . . . 4096 etc. is assigned by assembly) for the MORG below?

MARK	LOCATION	OPERATION CODE	OPERANDS
7	8 14	15 20	21, , , , , , , , , , , , , , , , , , ,
Γ		MORG	64

NO

THE B OPERAND WORD MARK TERMINATES THE OPERATION. IF A CARRY IS GENERATED TO BE PROPAGATED BEYOND THE HIGH ORDER BIT, THE CARRY WILL BE "LOST". EXAMPLE: BA $77_{\rm g}$, $77_{\rm g}$.

HIGH ORDER CARRY
IS HALTED BY THE
B OPERAND WORD
MARK.

THIS 1 IS LOST-

34.

	B-FIELD BIT		RESULT BIT
+	1	=	0
+	0	=	1
+	1	=	1
+	0	≖	0
	+ + + + + + + + + + + + + + + + + + + +	# 1 + 0 + 1 + 0 + 0 + 1 + 0	B-FIELD BIT

53.

PARTS OF CHARACTERS, CHARACTERS, AND GROUPS OF CHARACTERS MAY BE EXTRACTED BY A PROPERLY CONSTRUCTED CONSTANT "MASK" IN THE B FIELD OF AN EXT INSTRUCTION.

72.

Low order six bits = 0 0 0 0 0 0 for a MORG of 64, regardless of which multiple is assigned.

THREE CHARACTERS ADDRESS

EXAMPLE:

12810	=	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
¹⁰²⁴ 10	=	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
⁴⁰⁹⁶ 10	=	0	0	0	0	0	0	0	0	0	jo I	0	0	0	0	0

16. Loss of a high	order carry	is prevented	l by using zeros in th	ne high order po	sition.
Establish the rec	quired A and/	or B operand	l punctuation for the	following instru	iction, then
calculate the bina	ary sum.	LOCATION OPERATION CODE		OPERANDS	
	7 (3	20 21		
		BA.	720,601		
ADDRESS	#600	#601			
B OPERAND (0077 ₈)	000000	111111	0077 ₈ = 00	0000111111	
ADDRESS	#	720	78 ₈ =	111111	
A OPERAND		111	SUM	111110	
(77 ₈)	Mana	600 + De	Communite offeration	•	

35. The HA instruction uses the three standard formats for instructions and does not require a variant. Indicate these formats below:



73. Since V₁ and V₂ of a MAT instruction specify the translation table base address, the MORG 64 statement may be tagged. Then, this tag may be written in a MAT instruction instead of the two VARTANT characters to specify the BASE ADDRESS of the translation table. The six bits in the Low order of the address designate a specific position of the translation table and are supplied by the foreign CHARACTER that is to be

16.	The word	mark in addre	ess #600	(B operand) termina	ates the operation.	
	The A ope	rand (address	#720) is	word marked becar	use it is shorter	
	than B.	B LOCATION	OPERATION CODE		OPERANDS	
		7 8	14 15 20	21,		
			sw.	72.0.6.00		
			BA	720.601		
	ADDRESS	#600	#601			,
	B OPERAND (0077 ₈)	000000	111111	0077 ₈ = 00	0000111111	
	ADDRESS	#720		778 =	111111	
	A OPERAND (77 ₈)	. 11111	1	SUM = 00	0 0 0 1 1 1 1 1 1 0	

54.

73.

VARIANT

BASE ADDRESS

LOW order

CHARACTER to be TRANSLATED

,				
17.	The word mark o	f a shorter A operand	does not terminate the BA op-	eration, it simply
	stops supplying bits.	This is sometimes	referred to as "zeros implied	" by an A operand
	word mark.			
	ACTUAL ZEROS PROVIDE FOR C		000000111111 B OPEF	AND = 0077 ₈
	ZEROS IMPLIED OPERAND WORD		000000]111111 A OPER	AND = 77 ₈
	Inadvertantly sup	plying unrelated adja	cent bits is prevented by word	marking an A operand
	that is shorter than a	a B operand. The A	operand word mark means tha	t Zer' are
	Implies.		` .	
	V	•		
36.	instruction format.		instruction. The major differ ting" the A operand, the B operand the B operand.	
55.	of a corresponding c	haracter and block th	EXT instruction will pass the 2006 bits. This passing 78 equaling 00 1 1	and blocking is
74.	Construction of a	translation table is r	not difficult. The foreign char:	acters to be translated
			ary values. The equivalent Ho	
	(to be enterred into t	he translation table)	are then listed to correspond	with the order of the
	foreign code. For e			
	FOREIGN CODE	1401 CHARACTER	H-200 CHARACTER	H-200 OCTAL
	000000	blank	blank = 001101	15
	000001	1	1 = 000001	. 01
	000010	2	2 = 000010	02
	etc.	etc.	etc.	etc.
	001010	Ø	$\emptyset = 000000$	00
	001011	#	# = 101010	52

ZEROS IMPLIED

36.

B ADDRESS REGISTER

55.

NUMERIC ZONE 0011111₂

74.

NO

THERE IS NOT A DIRECT RELATIONSHIP BETWEEN 1401 BINARY CHARACTER VALUES AND H-200 CHARACTERS. IT IS FOR THIS REASON THAT TRANSLATION IS REQUIRED.

(Or equivalent answer.)

18.	BA instruction	s may	be used to increment a binary counter which is	counting some re-
		. Writ	e the appropriate instruction on line 6 below.	
	NUMBER ER LOCATION	OPERATION CODE	OPERANDS	
	1 2 3 4 5 6 7 9 14 15	: 2012		60 67

NUMBE	ER É É	LOCATION	OPERATION CODE	OPERANDS	
1 2 3 4	4 5 6 7	8 14	15 20	21,	2 63 80
		ONE	DCW	#181 PUTS A BINARY 1 IN A MEMORY LOCATION	
2	ill	COUNT	DCW	#2 BO SETS TWO LOCATIONS TO D AS A BINARY COUNTER	
3	111	 	3	 	
4	111	<u> </u>	-		
5	441		<u></u>	<u> </u>	
6	+		BA	eni cout	
7	+++	 	<u> </u>	<u></u>	
6	+++	 	1		
9	+44	ļ	 		
10	ill	 	 	 	

37.	HA formats require a word mark defining the limit of the shorter operand.	Suppose that
at	t some point in a program the op. code of an instruction is to be changed to a	another op. code
Т	o accomplish this with a HA instruction, will a SW instruction be required?	100
W	Thy? OP cole has a word mark	
		
_		

56. Notice which bits (all, numeric, zone, etc.) will be passed by each two octal digits in mask specified below. MASK is loaded into the area tagged BFLD so that the constant (MASK) will not be changed by the EXT operation. Continue to the answer side of this frame.

	NUM		TY OF		OPERATION CODE	OPERANDS
	1 2 :	3 4 5	5 6 7	7 B	4 15, 20	21 62 63 80
۱ [I		\coprod	MASK	DCW	#4C77170060
2	. 1				3	
3		Ĺ	П	L	LCA	MASK, BFLD
4		j			EXT	CARDIN, BFLD

75. Honeywell characters may be enterred into the translation table using octal (#16C) or alphanumeric (#32A) DC statements as shown below.

-		RD MBE	R	MARK	LOCATION	OPERATION CODE		7
1 2 3 4 5	2	3 4			θ	MORG DC DC DC	21 64. # 6C 5Ø Ø 2Ø 3Ø 4Ø 5. # 6C 66 626 36 46.5 # 6C 404 42434445. # 6C 72 22 23 24 25	H-200 CHARACTERS IN 1401 SEQUENCE
į	NUI	RD MBE		Y MARK	LOCATION	OPERATION CODE		
2	2	3 4	5	6 7	TABLE	MORG DC DC	64 #32Ab,12345,6789Ø# #32A-JKLMNOPQRI,\$	<pre> V₁ V₂ BASE ADDRESS ALPHANUMERIC DESIGNATION OF 64 H-200 CHAR., 1401 SEQUENCE } </pre>

A total of ______ memory locations will be required in either case. H-200 characters are entered in ______ sequence because this is an example of ______ translation.

18. The BA instruction (on line 6) increments the counter as each card is read until the number of cards equals the value in the location tagged TOTAL.

		T MARK		OPERATION CODE	OPERANDS
[1 2 3 4 5	6 7	8 14	15 20	21. 62 63 80
ا ر			ONE	DCW	#1B1 PUTS A BINARY 1 IN A MEMORY LOCATION
2		\perp	COUNT	D.CW	# 2 B & SETS TWO LOCATIONS TO & AS A BINARY COUNTER
3			READ.	PDT	CARDIN 51 41 THESE INSTRUCTIONS CAUSE THE
4	_ i	1			*, øp., 41.1g CARD READER TO READ A CARD
5					ERROR, ØØ, 41, 41 AND THEN CHECK FOR ERRORS ETC.
6	<u> </u>				ONE COUNT A BINARY 1 IS ADDED TO THE COUNTER
7		\perp		c	TOTAL, COUNT THE VALUE IN TOTAL IS COM PARED TO THE COUNTER
в				B.C.T.	NEXT 42 BRANCH IF AN EQUAL COMPARE IS INDICATED
9				B _t	READ BRANCH TO READ ANOTHER CARD IF UNEQUAL COMPARE
10		I	NEXT	3	PROGRAM CONTINUES

37.

NO

AN OP. CODE IS A SINGLE CHARACTER. THEREFORE, IT IS THE SHORTEST POSSIBLE OPERAND, AND ALREADY CONTAINS A WORD MARK.

(Or equivalent answer)

56. Refer to the coding form below to answer frame #57.

[CAF		T N	l	OPERATION CODE	OPERANDS
[1 2 3	3 4 5	6 7		15, 20	21 62 63 80
۱ [MASK	DCW	#4C 77.1 70060
2			П		\$	
3			П		L,C.A	MASK, BFLD
4		1	\prod		EXT	CARDIN, BFLD

75.

64

1401

1401

19.	In the prev	ious example,	suppose th	at the	binary	value in	the locat	ions tagged	1 TOTAL
	equals 129 ₁₀ .	Show the bina	ry contents	of the	e locati	on tagge	d COUNT	when the p	rogram
	continues to N	NEXT.		a. 7.J	tutus 1	• . •			

38. As an example of HA, suppose that a decimal add op. code (Mnemonic A, octal 36) is to be changed to become a decimal subtract op. code (Mnemonic S, octal 37). The address of the op. code A is #500. Determine what binary value is needed as the constant for the HA instruction below:

X AV	LOCATION	OPERATION CODE	OPERANDS
7	8 14	15, 20	[21]
Γ	NEW OP	D _i C	# 161 - ANSWER
		3	
		JAN.	
Γ		H,A	NEWOP, 500

57. For example, the first character at CARDIN will have all of its six character bits passed into BFLD because 77 contains all 1 bits.

17 will pass the Numeric portion of the second character of CARDIN and Buch the Zon- bits.

00 will Beach the second character of CHRDIN.

60 will 1000 the 2000 bits of the THING character of CARTO and block the winds portion.

76. Assume MORG 64 has been accomplished and tagged TABLE to refer to the base address of V₁ V₂. Also assume a translation table has been filled with H-200 characters written in the foreign code sequence.

Write an instruction to move and translate from the area tagged FCODE into the area tagged HCODE.

LOCATION	OPERATION CODE	OPERANDS				
7 8 14	15 20					
	MAT	FCDDE, HCODE, TABLE				

 $00001000001_2 = 129_{10}$

(Return to frame 20, page 233)

. 38.

Since octal 36 (011110) is to be changed to octal 37 (011111) a binary constant of 1 is required.

M R R	LOCATION	OPERATION CODE	OPERANDS				
7	6 14	15 20	21				
	NEWOP	D _C	#.I.B.I.				
		3					
		3					
Γ		HA.	NEWOP. 500				

(Return to frame 39, page 233)

57.

17 will pass the $\underline{\text{NUMERIC}}$ portion of the second character of CARDIN and $\underline{\text{BLOCK}}$ the $\underline{\text{ZONE}}$ bits.

∅Ø will BLOCK the second character of CARDIN.

60 will PASS the ZONE bits of the THIRD character of CARDIN and block the NUMERIC portion.

(Return to frame 58, page 233)

76.

MARX	LOCATION	OPERATION CODE	OPERANDS				
7	8	14 15, 20	21, , , , , , , , , , , , , , , , , , ,				
П		MAT	FC ODE . HCODE . TABLE				

MAT is written in format $F/A/B/V_1$ V_2 , where the A field contains characters to be translated and the B field is the area for the translated characters to be stored. MAT terminates with the character in A or B that is word marked.

(Continue to page 272)

				•		
					-	
			k.			
in the same of the						
	•					
		٠				
Su solar de la companya de la compan						
and the						
and the second						
hajjija secara	,					
	1					
in the state of th						
						:
						,

OP CODE A ADDRESS B ADDRESS

Format a.

Format c.

FUNCTION

Format a: The A address is loaded into the A-address register and the B address is loaded into the B-address register. Contents of the I- and I!-address registers are interchanged, and the program branches to the instruction whose op code address was previously stored in the I'-address register.

Format b: The A address is loaded into the A-address register. The B address is chained from the B-address register.

Format c: Both A and B addresses are chained from the A and B-address registers.

WORD MARKS - Formats a, b, and c: Word marks are not affected by this instruction.

CSM instruction execution is explained in Lesson V, along with the 16 control memory registers. However, the H-200 contains an automatic change sequencing mode instruction referred to as "Op. Code Trapping". This capability is available when the addressing mode variant (CAM) is specified as octal 24, 04, 64, for two, three, and four character addressing respectively.

Op. code trapping involves the record marking of a non standard operation code. Sensing of a record marked op. code has the effect of an automatic CSM instruction, in that it causes I and I' registers to be interchanged. For example, the letters M (multiply) and D (divide) could be record marked and then used as appropriate op. codes.

In the example of M and D above, the I' register would contain the address of a co-sequence routine to determine whether the trapped op. code (record marked) is an M or a D. After determining whether the desired operation is multiplication or division, the co-sequence routine branches to the address of an appropriate multiply or divide subroutine.

Upon completion of the specified subroutine, the contents of I are restored and I' is again loaded with its co-sequence routine address. The program then continues in sequence as directed by the I register.

RNM RESUME NORMAL MODE



FUNCTION

Certain conditions, such as transfer of information to or from a remote data communication device, make it necessary for the main program to be interrupted. The H-200 can be equipped with an interrupt indicator which is automatically turned on when an interrupt signal is sensed. For example, a communication control can generate an interrupt signal whenever it requires access to the main memory. When an interrupt signal occurs, the following activities are automatically initiated:

- 1. The instruction being executed is completed.
- 2. The interrupt indicator is turned on.
- 3. Settings of arithmetic and comparision indicators are preserved in auxiliary storage areas.
- 4. Contents of the I-address and the interrupt register are interchanged. The program branches to the instruction whose address was initially stored in the interrupt register.
- 5. The machine switches to three-character addressing mode if the normal sequence of instructions is stored in the two-character addressing mode.

The interrupt indicator remains on during execution of the subroutine. It indicates to the central processor that a priority routine is being performed and any further interrupt signals should be rejected. Upon completion of the subroutine, the normal sequence of instructions can be returned to via an RNM instruction. This instruction reverses the effect of activities 2, 3, 4, and 5 listed above.


The Resume Normal Mode instruction should be coded with zeros in the A address, the B address, and the variant character. The first two instructions in the interrupt subroutine should be SCR instructions which store the contents of the A- and B-address registers in the A and B addresses of the RNM instruction. Immediately following these two instructions there should be a routine to test for the previous variant character and to store that character in the variant field of the RNM instruction. Thus, the coded zeros of the RNM instruction are replaced by the contents of control memory registers, providing re-entry to the main program.

EXAMPLE: After the execution of the RNM instruction, the interrupt register contains the address of the op code which immediately follows the instruction. The sample coding below illustrates a convenient method of restoring the starting address of the interrupt subroutine (ENTER) in the interrupt register when the normal program sequence is resumed. Note that the first two instructions of the subroutine are SCR (Store Control Registers) instructions which store the contents of the A- and B-address registers in the A address (RESUME + 3) and the B address (RESUME + 6) of the RNM instruction.

INPUT/OUTPUT OPERATIONS

Simultaneity of peripheral operations together with central processor computing is achieved through the principle of "time sharing" illustrated in Lesson II. Input/output operations require access to memory for only a fraction of the total time required for mechanical functions of peripheral devices. Consequently, central processor time is shared among the read/write channels. If no time is required by a peripheral unit, the central processor is granted additional computing time.

It should be remembered that units are permanently connected to any of 16 input or output trunks. However, the programmer has complete freedom to assign or reassign <u>read/write</u> channels by means of program instructions. When the programmer writes an input/output instruction, he specifies, among other things, the read/write channel over which data transfer is to take place, and the peripheral control that is to receive or transmit data.



As soon as data transfer is complete in the example above, RWC 2 is automatically removed from the interface. The programmer may then reassign RWC 2 to another peripheral control in another input/output instruction if desired.

Transfer of information between memory and a peripheral device is either input to or output from the central processor. Regardless of whether the operation is input or output and whichever device is to be directed, the H-200 uses a single instruction. The mnemonic op. code of this single input/output instruction is PDT, which stands for Peripheral Data Transfer.

Another instruction is used in conjunction with PDT to either set up controls, or for testing the condition of peripheral devices. These dual operations of initial control of devices and subsequent testing of devices have the mnemonic op. code PCB. This op. code represents the function of Peripheral Control and Branch.

At the conclusion of the following frames (which primarily discuss card reading), you will be directed to the appropriate section of the <u>Programmers' Reference Manual</u> for information concerning other peripheral devices.

1.	mnemonic op. code PDT. The letters P, D, T, stand for
	The several tasks accomplished by this instruction involve specifying
	the memory location at which transfer is to begin, designating the read/write channel,
	identifying the control unit, and when more than one device is controlled, the particular
	device is also selected.
13.	The purpose of CI is to designate which read/write channel is to be used and whether it
	should be interlocked or not. If a PDT is to be performed on RWC #1 and the system contains
	optional RWC #1', CI MUST show interlocking.
	Advisedly, programmers may interlock RWC #1 even if the system does not contain
	RWC #1'. In this manner, programs will not have to be reviewed and CI's rewritten if
	optional RWC #1' is acquired later.
25	. In a "small" H-200 system, PCB format F/A/Cl/ may imply the busy status of a particular
	peripheral device because and real wite channel is used
	ane skeutu devia
	In a larger H-200 system, PQB format F/A/Cl/ is only used if a programmer desires to
	know the busy status of a least / with channel.
 ,	
37	An initializing PCB controls a peripheral device in much the same manner that switches
	or dials might be manually set to control a device. Consequently, an initializing PCB is
	written at the start of a program (and whenever operation of a device is to be changed).
	Format of an initializing PCB is the same as that of a PDT. Briefly state the purpose
	of each part of the PCB format: F/A/C1/C2/C3 - Cn/.

PERIPHERAL DATA TRANSFER

13.

NO ANSWER REQUIRED

25.

ONE DEVICE MAY BE ASSOCIATED WITH EACH RWC IN A SMALL H-200 SYSTEM.

(Or equivalent answer.)

READ/WRITE CHANNEL

37.

F/A/C1/C2/C3 - Cn/

F is the op. code causing the computer to perform PCB.

A is the address for the branch, if conditions specified by control characters are not satisfied.

Cl specified the read/write channel. ($\emptyset\emptyset$)

C2 designates input or output of a particular trunk connected to the desired peripheral device.

C3 - Cn are control characters, the number of which depends on the needs of the device.


(Or equivalent answer.)

2.	The other B, stand for	instruction used with	PDT has the mr	nemonic op. code PCB.	The letters P, C,	,
	PCB is to eit	ther control or test a	peripheral unit a	and to provide a branch	address in case	
	control can r	not be effected or the t	test is not as des	sired.		

14. As pointed out earlier, assignment of RWC's with control character Cl is at the discretion of the programmer.

26. PCB instructions need not specify any particular RWC. If control character Cl is written as 00, Cl has no effect. The control unit connected to the input/output trunk designated by C2 will then be tested. PCB format F/A/00/C2/ causes the program to branch to the A address if the control unit specified by control character ______ is busy. 00 as Cl means no ______ RITE _____ CHANNEL is to be tested.

38. Timing of peripheral operations is the next subject to be discussed. Consider the purely MECHANICAL functions of a card reader whose times are shown below.



The first interval of _______ milliseconds is called acceleration time. The _______ millisecond interval between the end of row transfer and termination of the card read is deceleration time. Since these operations are purely ______ MECHALICAL functions of the card reader, the control processor is free for a total of _______ milliseconds.

PERIPHERAL CONTROL BRANCH

14.

INPUT INPUT TRUNK OUTPUT OUTPUT TRUNK

Note: Units providing both input and output (tape units, etc.) are attached to both an input and an output trunk.

26.

C2
READ/WRITE CHANNEL

38.

21

10

MECHANICAL

31


3.	In functioning as either a control or test of peripheral units, PCB may be used in three
	applications. It may initialize a unit, such as setting the card reader to read Hollerith code,
	etc. It may test a unit to see if it is still busy with a pervious instruction. It may check
	for errors such as illegal card punches or hole count errors, etc.

Listing the three uses of PCB, it first can <u>encluding</u> a unit, PCB can also test a unit to see if it is still <u>fusy</u>, or PCB can check for <u>unv</u>. In all three applications, PCB provides the address of a <u>branch</u>.

15. The purpose of Cl is to specify which RWC is to be used and whether it should be interlocked (5X₈) or not (1X₈). In Lesson II, you saw the second I/O control character (C2) used as a trunk designation. A basic H-200 has four pairs of input/output trunks that are designated: 00&40, 01&41, 02&42, 03&43.

Do you remember what was meant by a first digit of 0? **BUTPUT**. A first digit of 4? ______.

27. Peripheral Control and Branch instructions (mnemonic PcB) may be written in the same format as PDT. Show this format below and identify its parts.



39. With 21 millisecond acceleration and 10 millisecond deceleration, the central processor is not involved for a total of 31 milliseconds. This amount of time is automatically assigned to the central processor.

Transfer of 12 card rows occurs during the remaining 44 millisecond interval. However, central processor time of only .320 milliseconds is required to transfer one card row.


Calculate the amount of central processor time used to transfer all 12 rows.

INITIALIZE
BUSY
ERRORS
BRANCH

15.

C2 (trunk designation) first digit of $0 = \frac{OUTPUT}{C2}$ (trunk designation) first digit of $4 = \frac{INPUT}{C2}$

27.



39.

3.84 MILLISECONDS

Note: For simplicity, this time will be referred to as "nearly 4 milliseconds" in subsequent frames.

4.			I/O CONTR	OL CHARACTERS				PDT	PERIPHERAL DATA TRANSFER
	OP CODE	A ADDRESS	CI	C2	С3		- Cn		(Printer)
-					r	<u></u>	<u>-</u>	7	

The op. code of a PDT instruction sets up the operation to be performed. The A address shows either from which or to which main memory address transfer will occur. The Input/Output Control Characters Cl and C2 (variants) designate the desired read write channel and peripheral control unit respectively. Because the needs of devices differ, the number of INPUT / OUTPUT CONTROL CHARACTERS beyond C2 varies.

16. C2 designates the trunk number (from 0 to 3) with its second digit. Whether this is INPUT (4) to the central processor or OUTPUT (0) of the central processor is shown by the first digit of C2.

Write C2's showing central processor input and output for each trunk.

28. After a PDT instruction, it is necessary to test to see if the PDT has been completed or if the peripheral device is still busy. A PCB C3 of octal 10 tests busy. Remembering that no read/write channel needs to be tested, write a PCB instruction to branch on itself if the card reader attached to trunk #1 is still busy.

]	MARK	LOCATION	OPERATION CODE	OPERANDS
•]	7 6	6 14	15, 20	21, , , , , , , , , , , , , , , , , , ,
1			P.D.T	CARDIN, 51, 41
			P.C.	*,00,41,1,d
,			· •	

40. The card reader performs mechanical movement and card reading for 75 milliseconds. The central processor is only involved for nearly 4 milliseconds to transfer information. Consequently, 71 out of 75 milliseconds is automatically granted to the central processor during a card read interval.

Assuming an average instruction execution time of 40 microseconds (.04 milliseconds), approximately how many instructions can be executed by the central processor during a card read?



INPUT/OUTPUT CONTROL CHARACTERS

16.

CP INPUT 40, 41, 42, 43 CP OUTPUT 00, 01, 02, 03

28.

In the PCB, * is the self reference for the PCB itself. Therefore, the program will wait until the device on trunk #41 is no longer busy $(1\emptyset)$.

M R K	LOCATION	OPERATION CODE	` OPERANDS
7	8 , 14	15 20	21 62
\square		PDT	CARDIN . 51 . 41
Ц		P.C.B.	*, 99,41,19

A Cl of 00 means no RWC needs to be tested.

40.

1775 instructions with average execution times of 40 microseconds could be accomplished during a card read operation.

PD	F refers to the many A is the A DORG Control characters T instruction, re	al/C2/C3 - Cn/ of the memonic op. cod either to rs C1 and C2 (to be gardless of the typontrol characters as needs of the par	e fDT. or from which be explained if ype of periphe beyond C2 (T	h transfer on the followeral device	occurs. ving frames) a	are found in every
it i	Cl specifies which s to be Twice C2 designates where C2, a first d	ich of the four in	STE channel: put/output	s desired a	is to be u	PROCESSOR,
a fi	rst digit of 4 mea	ans Tujur	_ to the _ <u>C</u> _	VIRHL.	PRPCES	
dev	ice being tested f Write a branch or	as the A address for busy has come n self PCB to che OPERATION CODE S. 202: P.DT. PCHOUT, 1.1	pleted its PD ck the busy s	r.		

41. The H-200 is much faster than the 1401 even if the H-200 is intentionally (and unnecessarily) caused to operate in a serial manner just for the sake of comparison. As you know, the 1401 operates serially. That is, a card may be read, then processed, then the next card is read. Even with processing overlap, the time available to the 1401 central processor does not compare to the time automatically granted to the H-200 central processor during a card read. Continue to the answer side of this frame.

PDT
ADDRESS
C3 - Cn

17.

C1 = READ/WRITE channel.
51 is INTERLOCKED RWC #1.

C2 = Input/output TRUNKS.

OX = OUTPUT of the CENTRAL PROCESSOR.

4X = INPUT of the CENTRAL PROCESSOR.

(X could be any trunk from 0 to 3)

29.

WAIT

MARK	LOCATION	OPERATION CODE	OPERANDS
7	8 14	15 20	21 62
I		PDT	PCHOUT, 12,01
Γ		P,C,B	* 0 0 0 1 0 1 0 1

41. You will be given an illustration of H-200 simultanity at the end of this lesson, in which information from a card is processed, formatted, written on tape, and printed by the printer during a single card read interval. This simultaneity is accomplished while maintaining the full rated speed of card reading.

6.	Format F/A/Cl/C2/ is used for all PDT instructions. However, the number of
	couran CHARACTORS beyond C2 will vary depending upon the needs of the
	particular device. Cl, C2, and any additional C's are written as two digit octal variants.
	The number of these octal variants beyond C2 depends on the News of the particular
	For example, a printer and a tape unit require different types of control.

18.	Suppose a	card reader	and a card	l punch are	attached	to the	#1 pair	of input	output trunk	s.
	Write the C2	to designate	the card r	eader. <u>4</u>	<u></u>	rite the	C2 to	designate	the card	
	punch. O	1								

30. The PCB instruction in the preceding frame has the format F/A/Cl/C2/C3/. Briefly list the purpose of each of its elements.

$\mathbf{F}/$	(PCB)	DP CODE
A/	(*)	SELF REFERENCE A ADDRESS
C1/	(ØØ)	DONOTTEST ANY RWC
C2/	(Ø1)	TEST DOVECE CONNECTED TO GUTPUT TRUCK #1
C3/	(1Ø)	TEST IF DEVICE BUSI

42. The following coding shows two areas of memory being reserved to contain card reader information. The area tagged CRB1 (Card Reader Buffer #1) receives card input. Later, this information may be moved to CRB2 to permit the next card to enter CRB1.

LOCATION	OPERATION CODE	OPERANDS
7 8 14	4 15 20	21, , , , , , , , , , , , , , , , , , ,
CRB1	RESV	80
CRB2	RESV	80
	3	
	P.C.B	570 4,00, 41, 27,21,22

Write the instruction initializing the card reader on trunk #1 to branch to location STOP if inoperable. If operable, set to read Hollerith (27) and eject cards with hole count errors (21) or illegal punch (22).

CONTROL CHARACTERS NEEDS of the DEVICE

18.

CARD READER C2 = 41 because a card reader provides input

(4) to the central processor.

CARD PUNCH C2 = 01 because a card punch requires output

(0) from the central processor.

30.

F/ (PCB) OP. CODE TO SET UP OPERATION.

A/ (*) SELF REFERENCE A ADDRESS.

C1/ $(\emptyset\emptyset)$ DO NOT TEST ANY RWC.

C2/ (Ø1) TEST DEVICE CONNECTED TO OUTPUT TRUNK #1.

C3/ $(1\emptyset)$ TEST FOR BUSY.

42.

LOCATION	OPERATION CODE	OPERANDS
7 8 14	15 20	21,
CRB1	RESV	8,0
CRB2	RESV.	8,0
	\$	
	P.C.B.	STOP, ØØ, 41, 27, 21, 22

7. The writing of the op. code PDT and selection of the A address to which or from which transfer should occur needs little explanation. As mentioned previously, the H-200 is not limited to specific reserved processing areas as is the 1401. An H-200 programmer determines where, how many, what size, and how to tag the reserved PROCESSIM he will use for the A HIDLEY? in a PD I instruction.

19. With a card reader and card punch assigned to trunk #1, write the following:

Read a card into memory starting at location CARDIN using RWC #1 interlocked.

Punch a card with the information from the location tagged PCHOUT using RWC #2.

Ž		LOCATION	OPERATION CODE	OPERANDS
7	8		15 20	
Γ	Γ		POT	ARDINS 5141
			PAT	PCHOOT, 12,0/

31. If conditions other than busy (Hole Count Error, Illegal Punch, etc.) are to be tested, they should be accomplished with another PCB. The control character for Hole Count Error is octal 41, for Illegal Punch it is octal 42. Write a PCB to branch to the location tagged ERROR1 if an HCE is found in the preceding card read on trunk below.

X AV	LOCATION	OPERATION CODE	OPERANDS
7	B 14	15 20	21
П		PDT	CARDIN, 51,41
Ц		P.C.B	* 00,41,10
\prod		PCB	ERRARY 200,41,41

43. Set a word mark at CRB1, then write a PDT to read a card into CRB1 using interlocked RWC#1, card reader attached to trunk #1.

XARX	LOCATION	OPERATION CODE	OPERANDS	
7	B	15 20	21, , , , , , , , , , , , , , , , , , ,	
	CRB1	RESV	89	
	CRB2	RESV	8.0	
		3		
		PCB	STOP, ØØ, 41, 27, 21, 22	
		S.W	CRBI.	
П		PDT	CRB1.57.41	

PROCESSING AREAS ADDRESS

PDT

A programmer specifies which read/write channel is to be used by constructing Cl after he has written the op. code and A address.

19.

XARK XARK	LOCATION	OPERATION CODE	OPERANDS
7	84	15 20	21 62
Γ		POT	CARDIN . 5141
		$P_iD_iT_i$	PCHOUT, 12, Ø1

31.

,	LOCATION	OPERATION CODE	OPERANDS
D	8	15 20	2)
1		P.D.T.	CARDIN, 51, 41
Γ	L	PCB	* 00 41 10
Γ		PCB	ERROR.1 . ØØ4.41 .41

43.

A LOCATION	OPERATION CODE	OPERANDS
7 8	4 15, 20	21
CRB1	RESV	80
CRB2	RESV	8.0
	\$	<u> </u>
	P,CB	STOP. 00, 41, 27, 21, 22
	SW	CRB1
	PDT	CRB1,51,41

RWC #2 = $1\frac{1}{2}$ 8
RWC #3 = $1\frac{2}{3}$ 8

- 20. A card read or card punch operation terminates when either of two situations is encountered.
 - 1. All 90 columns have been read into or from memory.
 - 2. A record mark is sensed in memory.

Establish the punctuation to terminate a card read with the fortieth column read into the area tagged CARDIN. Then, write a PDT to read a card using interlocked RWC #1 and the card reader on trunk #1.

TY MARK	LOCATION	OPERATION CODE	OPERANDS
6 7	8 , , , , , , , , , , , , , , , , , , ,		
\bot	 	SN	CAROIN+39
Ш		5.L	CH ADSN +39
		P.P.1	CARDIN, SINMI

32. Explain each element of the instruction PCB ERROR1, ØØ, 41, 41.

F/ (PCB) OF CIPE

A/ (ERRORI) Horreste brank

C1/ (00) No Le

C2/

C3/

(41)

(41)

No lead will channelibe a output trunk I (test levis attachts)

How does the computer differentiate between the control characters 41 and 41?

44. Write the instruction to wait (branch on itself) and check the card reader for busy (10).

Then, write an instruction to branch to the location tagged ERROR if HCE (41) or ILP (42).

MARK	LOCATION	OPERATION CODE	OPERANDS	
+ +	8 14	15 20	21, , , , , , , , , , , , , , , , , , ,	
	CRB1	RESV	8¢	
	CRB2	RESV	8,0	
		3		
		P.C.B	STOP . ØØ . 41 . 27 . 21 . 22	
		S.W.	CR81	
П		PDT	CR81,51,41	
		PCB	*.00,41,10	
П		P.C.B.	ERR 18,00,41,41,42	

READ/WRITE CHANNELS

C1 for RWC #1 = $1\frac{1}{8}$ RWC #2 = $1\frac{2}{8}$ RWC #3 = $1\frac{3}{8}$

20.

MARK	LOCATION	OPERATION CODE	OPERANDS	
7	8 14	15 20	[21]	
L		3W	CARDIN+39	
		S.1	CARDI, N+3.9	
		PDT	CARDIN, 51, 41	

32.

F/	(PCB)	OP. CODE TO SET UP THE OPERATION
A/	(ERROR1)	ADDRESS FOR BRANCH
C1/	(ØØ)	NO RWC IS TO BE TESTED
C2/	(41)	TEST THE DEVICE ATTACHED TO INPUT (4) TRUNK #1 (1)

C3/ (41) TEST FOR A HOLE COUNT ERROR

POSITION IN THE INSTRUCTION AS EITHER C2 OR C3 DETERMINES WHETHER 41 DESIGNATES INPUT TRUNK #1 OR TEST CONTITION HCE.

(Or equivalent answer.)

44.

Note: The busy test has been tagged TEST for subsequent reference.

LOCATION	OPERATION CODE	OPERANDS
7 8	14 15 20	21 62
CRB1	RESY	80
CRB2	RESV	80
	\$	
	PCB	STOP Ø Ø . 41, 27, 21, 22
	SW	CRB1
	PDT	CRB1,51,41
TEST.	P,CB	* . ØØ . 41 . 1Ø
	P,C B	ERROR, 00.41.41.42

9. The optional fourth read/write channel (RWC #1') is designated with a second octal digit of 5. As such, Cl for RWC #1' is written 1.5.

When RWC #1' is available, it will alternate 2 micro-second memory cycles with RWC #1.

21. You should remember the distinction for a record mark when information is being read into or out of memory. When information is transferred into memory, transfer terminates with the memory location containing the record mark. When information is being transferred out of memory, transfer terminates at the memory location before the record mark.

Establish punctuation to terminate a card punch after 40 characters have been transferred from the area starting at address #201. Then, write a PDT to punch a card using RWC #2, card punch attached to trunk #1.

MARX	LOCATION	OPERATION CODE	OPERANDS			
7	8 , 14	15 20				
		S.W.	24)			
Γ		SI	24)			
Γ		P01	(2, 9)			

- 33. PCB control characters of octal 10, 41, and 42, test a card reader for busy, How and Illegal Punch (ILP) respectively. A PCB containing control character 10 as a test should be written separately from a PCB testing 41 and/or 42. What
- is the difference between the two forms of PCB shown below.

F/ A/ C2/ C1/ C3/ C4/ Form #1. PCB **ERROR** ØØ 41 41 42 **ERRORI** 41 41 PCB ERROR2 41 42

Form#1- Branch to ever if either, Herr legal franch

45. When a card has been read into CRB1, an LCA can be written to move CRB1 information into CRB2. Because the next card to be read has an acceleration interval of 10 milliseconds, there is more than enough time to retrieve the PDT, then perform the LCA of the first card. Write the PDT to read the next card into CRB1. Then, write an LCA to move the previous information from CRB1 +79 into CRB2 +79.

4	_	 	-			
5		П	Ι		SW	CRB1
6	j				PDT	CR81,51,41
7		 П		TEST	P.C.B	*, \$\phi_0, 41, 1\phi_1,
8		 Ц	\perp			
9		 Ц	L			<u>, , , , , , , , , , , , , , , , , , , </u>
10		11			1	

C1 for RWC #1' = 15 - 8

21. #201 through #240 equals 40 characters. Therefore, the forty-first memory location is record marked.

M A R K	LOCATION	OPERATION CODE	OPERANDS
7	В 14	15, 20	21 66
Ī		S.W.	241
		8, I	241
		P.D.T.	201,12,01

The format F/A/Cl/C2/ contains all the control characters needed for a card read or punch. Other types of peripheral equipment use additional control characters. These are listed in the <u>Programmers' Reference Manual</u> to which you will refer later.

33.

HOLE COUNT ERROR

FORM #1

BRANCHES TO ONE LOCATION IF EITHER HCE OR ILP.

FORM #2

BRANCHES TO A LOCATION IF HCE, ANOTHER LOCATION IF ILP.

(Or equivalent answer.)

45. Note: If the LCA is written on line 9, acceleration time of the card will not be used to advantage.

			_			
ſ	CARD NUMBE		MARK K	LOCATION	OPERATION CODE	OPERANDS
- [1 2 3 4	5 6	7 8		15, 20	21 62 63 60
ا ا	<u> </u>	П		CRBI	RESV	80
2	<u> </u>			CRB2	R.E.S.V.	8.0
3		111			\$	\
4		1			P.C.B.	STOP, ØØ, 41, 27, 21, 22 INITIALIZES CARD READER
5					s _W	CRBI SETS A FLD WM FOR SUBSEQUENT LCA
6	. i.	İ			P.D.T.	CRBI 51.41 READS CARD INTO CRBI
7			_1	TEST	P,CB	* dd 41 . 10 WAITS UNTIL CARD READ IS COMPLETE
8	_ _	!]			PCB	ERROR, & 41, 41, 42 TESTS, FOR HCE AND ILP
9	_			<u> </u>	PDT	CRBI . 51 . 41 STARTS NEXT READ INTO CRBI
10				- 	LCA.	CRBI+79, CRB2+79 MOVES PREVIOUS INFO TO, CRB2

10	. Availability of RWC #1' introduces a concept called "interlocking". It is possible to con-
	struct a Cl for RWC #1 that will exclude RWC #1' from sharing alternate memory cycles.
	"Interlocking" temporarily removes RWC #1' and permits RWC #1 to operate undistrubed.
	Exclusion of RWC #1' is accomplished by INTERLOCKIN RWC #1 with a
	specially constructed Control Character Cl.

22. Now that you have written PDT instructions for a card read and a card punch, it is appropriate to discuss the instruction which tests to see if a PDT has been completed and if any errors were detected. What is the mnemonic op. code for the instruction used to either control or test a PDT? PCB

34. The preceding frames discussed PCB as used to test a device. PCB is also used to control (INITIALIZE) devices. A partial table of card reader initializing control characters is illustrated on the answer side of this frame.

46. Refer to the coding form in frame 45 and notice that the previous card information has been moved to card read buffer area #2 (CRB2). Another card read interval is just beginning into CRB1 for the PDT on line 10.

The coding to be written following line 10 will process the information now in CRB2. Because acceleration time is being used advantageously, more than 75 milliseconds are available to the central processor before a full card can enter CRB1.

If the coding on lines 9 and 10 were reversed, how much time would still be available to process CRB2 before a full card has been read into CRB1? _____ milliseconds.

INTERLOCKING

Note: A Cl of 51₈ "interlocks" RWC #1.

The first digit excludes RWC #1'.

The second digit designates RWC #1.

A Cl of 51_8 is not to be confused with the Cl of 15_8 which designates RWC #1'.

22.

PCB

(Peripheral Control and Branch)

Control Character (octal)	Function
	Control Functions
27	Branch if device inoperable. If operable, set control unit to read Hollerith code.
26	Branch if device inoperable. If operable, set control unit to read special code.
21	Branch if device inoperable. If operable, set control unit to reject cards with hole-count errors automatically.
22	Branch if device inoperable. If operable, set control unit to reject cards with illegal punches automatically.

46.

75 Milliseconds

75 milliseconds is equal to 37,500 memory cycles. As much processing as reasonably desired may be accomplished and still maintain the full rated speed of card reading. At the end of the desired processing, a branch is simply written to return to TEST and test for busy. This loop continues until the last card has been read and processed.

11.	Do	es illustratio	on A or B show in	nterlocking of l	RWC #1 to exc	lude RWC #1'?	<u>B</u>	1	
		RWC TIME	SHARING (2 mi	crosecond inte	rvals)				
Α.		RWC #1	RWC #2	RWC #3	RWC #1'	RWC #2	 	RWC #3	
в.	 	RWC #1	RWC #2	RWC #3	RWC #1	RWC #2	1	RWC #3	
			each RWC in illu		•				

23. The shortest format of a PCB is when the only test to be performed concerns the status of a read/write channel. Asking, "Is such and such a read/write channel busy?" and providing the alternative, "If busy (performing some operation) branch to the location specified", is accomplished by the format F/A/C1/.

F/ is the <u>OP COR</u> PCB.

A/ is the <u>HODRESS</u> for the <u>BANKI</u>.

C1/ specifies the <u>READ / WRITE CHANNEL</u> to be tested.

35. An initializing PCB is similar to manually setting switches and dials to control a device, except that initializing PCB's are accomplished with program instructions.

Format F/A/Cl/C2/C3 - Cn/ is written for an initializing PCB, and RWC is designated (00). Assume a card reader is attached to trunk #1, then refer to the preceding table to write an initializing PCB to read Hollerith code. Tag the instruction INIT, write the A address as a tag of HALT.

X W V	LOCATION	OPERATION CODE	OPERANDS
7	8	4 15 20	21, , , , , , , , , , , , , , , , , , ,
	IN.II.	PCB	HAL 1, a a, 41, 21

47. Write the instruction to branch back to TEST after the desired processing.

PROBLEM		PROGRAMMER	DATE	PAGEOF_
CARD T M LOCATION	OPERATION CODE	OPERANDS		
1,2 3,4 5 6 7 8	14 15 20 21		62 63	. <u></u>
CRB1	RESV. 80		 	
CRB2	RESV 80			
	3			
	PCB STOP	ØØ.41,27,21,22		
	SW CRB1			
	PDT CRB1.	51.41		· · · · · · · · · · · · · · · · · · ·
TEST	PCB * øø.	41.10		
	PCB ERROR	ØØ.41.41.42		
	PDT CRB1.	51.41,		
	LCA CRB1+	79. CRB2+79		
		PROCESSING OF CRRS. VILFORMA)	C/ON	

Illustration B shows interlocking for RWC #1 to exclude RWC #1' from alternate read/write cycles.

Without interlocking, Cl for RWC
$$\#1=11_8$$
 RWC $\#2=12_8$ RWC $\#3=13_8$ RWC $\#1'=15_8$

Without interlocking, C1 for RWC #1 = 51_8 RWC #2 = 12_8 RWC #3 = 13_8

23.

OP. CODE ADDRESS for the BRANCH READ/WRITE CHANNEL

35.

MARK	LOCATION	OPERATION CODE	OPERANDS						
7	в 14	15 20	21, , , , , , , , , , , , , , , , , , ,						
Ι		P.C.B.	HALT, ØØ.41,.27						

47.

CARE	D BER	T MARK	LOCATION	OPERATION CODE	OPERANDS
1 2 3			8 14	15 20	21 62 63
L. ! .		1	C.R.B.1	RESY	8.0
		Т	CRBZ	RESV	80
		T		3	
				P.C.B.	STOP. ØØ. 41. 27. 21. 22
					CRB1
					CR 81 ,51 , 41
			TEST		*. ØØ. 41. 1Ø.
					ERROR 00 41 41 42
\Box		Т		PDT	CRB1 .51 . 41
					CRB1+,79, CRB2+79
					PROCESSING OF ORBY INFORMATION
,		П	1	В	TEST ,

12. If necessary, refer to frame 11 to answer the following: In a system without optional RWC #1', RWC #1 is granted	
24. PCB format F/A/Cl/ may be used in a "small" H-200 system having a limited number	of
peripheral devices. Each device may as well always be assigned a certain read/write	
channel, if the system does not contain more peripheral devices than read/write channels	•
For example, an H-200 system with only a card reader, card punch, and printer would	
have little need for the programmers' freedom of RWC reassignment. (Of course, the	
programmer could change RWC assignments if desired.) Continue to the answer side of this frame.	
Continue to the answer side of this frame.	
36. In the case of a card reader initializing PCB, control character C3 must be octal 27	1 -
(Hollerith code). Initializing PCB's will branch to the A address if the device is inoperable. Write an initializing PCB for the following:	ie.
Branch to the location tagged STOP if the card reader attached to trunk #1 is inoperable	٠
If operable, set to read Hollerith code and to automatically reject cards with hole count	-
errors (21 ₈).	
LOCATION OPERATION CODE OPERANDS	
7 6 14 5, 20 21	
48. Briefly explain what is accomplished by each line of coding in frame 47.	
Line #1	
Line #2	-
Line #4	_
Line #5	_
Line #6	_
Line #7	_
Line #8	_
Line #9	_
Line #10	_
Line #11+	_
Last Line	

W/O RWC #1', RWC #1 is granted 2 microseconds every 6 microseconds. With RWC #1', RWC #1 not interlocked, RWC #1 is granted 2 microseconds every 12 microseconds.

With RWC #1', RWC #1 interlocked, RWC #1 is granted 2 microseconds every 6 microseconds.

(Return to frame 13, page 275.)

24. If there is no need to change RWC assignements (to accommodate more peripheral devices) the same RWC may always be assigned to a particular device. In effect then, testing of a RWC channel for busy actually checks whether its associated device is busy, WHEN APPLIED TO A SMALL SYSTEM PCB. In a larger H-200 system (where multiple peripheral devices are accommodated by the programmers' freedom of RWC reassignment) PCB format F/A/Cl/ only checks status of a RWC and does not imply the status of a particular device.

(Return to frame 25, page 275.)

36.

XXXX	LOCATION	OPERATION CODE	OPERANDS
7	8	4 15 20	21 62
		PCB	STOP, 00, 41, 27, 21

(Return to frame 37, page 275.)

48.

Line #1 RESERVE 80 MEMORY LOCATIONS, TAGGING THE LEFTMOST CRB1.

Line #2 RESERVE 80 MEMORY LOCATIONS, TAGGING THE LEFTMOST CRB2.

Line #4 INITIALIZE CARD READER (TRUNK #1), HOLLERITH, REJECT HCE & ILP.

Line #5 SET WM IN CRB1 FOR THE A FIELD OF THE SUBSEQUENT LCA.

Line #6 READ CARD INTO CRB1 USING INTERLOCKED RWC #1, TRUNK #1.

Line #7 WAIT IF CARD READER BUSY.

Line #8 TEST FOR HOLE COUNT ERROR OR ILLEGAL PUNCH.

Line #9 STARTS NEXT CARD READ.

Line #10 MOVE PREVIOUS INFORMATION FROM CRB1 TO CRB2.

Line #11+ PROCESS CRB2 FOR UP TO 75+ MILLISECONDS.

Last Line BRANCH TO TEST CARD READER FOR BUSY (LINE 9 PDT).

(Continue to page 300.)

distribution of the second						
	•					
	-					

SIMULTANEITY AND DOUBLE BUFFERING

The preceding PDT and PCB frames explained an operation involving only one read/write channel and a single peripheral unit. The concept of double buffering was also explained.

A card was read into a card read area then moved to a card read buffer area (—CRB1—CRB2). This provided more than 75 milliseconds to process the information from CRB2 while the next card entered CRB1.

On this and the following page, the principle of double buffering is expanded. Three peripheral units (card reader, tape unit, and printer) are operated simultaneously on three read/write channels and roughly 60 milliseconds of processing time is provided while maintaining full speed of card reading!

The coding form below establishes two buffer areas in memory for each peripheral unit. Punctuation of these areas is not detailed in this example. Read the coding and notice that it is EXECUTED, then continue to page 301.

EASYCODER

CARE NUMB	ER		OPERATION CODE		OPERANDS
1 2 3		7 8		0 21, , , , , , , , , , , , , , , , , , ,	62 63
Ø I Ø	1 0	11	PROG	DBLBUF	
		 	ADMODE	2	~
-+-	++	++	701.102		
- 	++	 			
	4	 	CAM	2	
	11	11		<u> </u>	
	!]	CRBI	RESV	8ø	
- [-					
1	77	CRB2	RESV	80	
	++		N-COV	, , , , , , , , , , , , , , , , , , ,	
- -	++	 		1.00	
	-1-1	TPBI	RESV	6.0	
	4	1			<u> </u>
_ .		TPB2	RESV	6Ø	
		Π ,	[,	T	
- 	7	PRBI	RESV	1.20	
	+	++		1059	<u> </u>
╼╁╜		++			
	41	PRB2	RESV	12Ø	
	-				<u> </u>
٠ ا ـــــــــــــــــــــــــــــــــــ	ال	INIT		LATA FORMAT	MAG. PHAIGTHATION IETC.
	\Box			J WATA TORINAT	ING, PUNCTUATION, ETC.
-1.	7				
	++	++	PCB	×.00.00.21	REWIND TAPE DRIVE 1
-+-	++	 	- 655	73.00,00,00	INCOMINIO INTEL PRINTELLA LA
	++	++		 	
	++	11	PCB	×,99,41,27,21	SET CARD READER TO HOLLERITH & TO REJECT
-1.		1			
1	1	Π,	PDT	×, Ø5, Ø2, 57	SKIP TO HEAD OF FORM ON PRINTER
	11	11	1.		
1	\top^{\dagger}	++	B	Воот	(BRANCH TO LOADING ROUTINE AFTER INIT EX)
-+-	+	++		19901	TOWNER TO LOUDING KANTINE DETER THIT EXT
	-++				
1	1	11 .	EX	INIT	(EXECUTE FROM INIT THROUGH B BOOT)


Following execution of the coding on the preceding page, the six buffer areas CRB1, CRB2, TPB1, TPB2, PRB1, PRB2 are reserved in memory. The coding below is then overlaid on the preceding coding for more efficient utilization of memory. Instructions on this coding form are assembled and the operations illustrated below the form take place. Review the form and illustration.

Note: Even including additional coding for the tape unit and printer, nearly 60 milliseconds are available as PROCESSING TIME with card reading at full rated speed!

EASYCODER

PROBLEM SIMULTANEOUS CARD READ, TAPE WRITE, & PRINT PROGRAMMER T. ELLIOTT DATE 15 JULY 1964 PAGE 2 OF 3

CARD T M NUMBER ER	LOCATION OPERATION CODE	OPERANDS
1 2 3 4 5 6 7		02: 6263
Ø2Ø1Ø	ORG .	INIT OVERLAY PREVIOUSLY EXECUTED SEGMENT
2		
3	START POT	CRBI, 51, 41 READ, CARD, INTO, CARD, READ, BUFFER #1,
4		
5	TEST PCB	* . #
6		
7	P.CB	ERROR, ØØ, 41, 41, TEST, FOR CARD READ ERROR (HCE)
8		The state of the s
9	P _i DT	CRBI , 51 , 41 START NEXT CARD READ
<u> </u>		STACL REAL STACE
<u> </u>		
	LCA	CRBI+79 CRB2+79 OURING ACCELERATION, MOVE PRIOR CRBI TO CRB2
2	PROCESSING TI	
3	PCB	X, ØØ, ØØ, ØI WALT ON TAPE WRITE BUSY
4		
5	P.C.B	ERRORZ, ØØ, ØØ, 41. TEST FOR TAPE WRITE ERROR
6		
7	LCA	TPB1+59, TPB2+59 MOVE DATA TO TAPE BUFFER #2
6		
9	PDT	TPB2, \$2, \$6, 61 WRITE TAPE FROM TPB2
20		
.	PCB	* ØØ ØZ IØ WAIT ON PRINTER BUSY
		TO T
23	PCB	FROM A A A A TON TON TON TON TON
·	Y.C.B.	ERROR3, 40, 40, TEST FOR PRINTER ERROR
24		
25	L.CA	PRBI +119, PRB2+119 MOVE DATA TO PRINT BUFFER #2
26		
27	PDT	PR82, 43, 42, 21 PRINT FROM P. B2
28		
29	В	TEST BRANCH TO TEST CARD READER BUSY
30	,	



Lesson VIII explained input/output operations as related to card reading and punching. Coding for the other peripheral units PDT's and PCB's is explained in the Honeywell 200 Programmers' Reference Manual DSI-214A.

As an exercise, you may refer tape unit or printer PDT's and PCB's illustrated on the preceding pages to their appropriate explanations in the INPUT/OUTPUT section of the Programmers' Reference Manual.

The table of contents for this programmed text lists frame and page numbers of instructions presented in Lessons VII and VIII.

A table of respective page numbers for the <u>Programmers' Reference Manual</u> is given on page 194.

(2)

7179 90

202

19-41 180-191)

.

.

•

HONEYWELL ELECTRONIC DATA PROCESSING

WELLESLEY HILLS, MASSACHUSETTS 02181