NOTE: This page provides a running history of changes for a multi-page drawing which cannot conveniently be re-issued completely after each change. When making a change, list for each page all beforeand-after numbers (within reason; use judgement, and use "extensive" revision note if loss of past history is tolerable, or retype complete page) and associate with each a symbol made up of the change letter and a serial subscript to appear here and on the page involved (there enclosed in a circle, triangle, or other attention-getting outline).

Ltr	REVISIONS	DATE	INITIALS
A	As Issued	10-11-65	don
	<b>.</b>		
1			
Model No.	Stock No.		
Title	Theory of Operation		
Description	D	ate	
Ву	Brad Reak s	neet No. 1	of 12
Supersedes	D	rawing No. A-595	58-4362-9

9320-3246 (6/75)

# SERIES 300 DISPLAY COLOR CARD

Theory of Operation

FINAL

### Brad Reak

Hewlett Packard Company Fort Collins Systems Division

See Pg. 1 for Rev	5. 5.		
DESCRIPTION Theo	ry of OP	Dwg No.A-5958-4362-9	PAGE 2 of 12
9320-5037			

Scope

This is the Theory of Operation for the 98545A and 98543A display cards. These cards provide bitmapped color displays for the Series 300 Technical Workstations produced at FSD.

Chapter 1

The following documents and specifications are referenced:

<u>TOPCAT</u> ERS describes the operation of the Topcat display controller chip. Document number A-1FH2-2001-7

RODAN Specification describes the low resolution color monitor to be OEM'ed by the Roseville Terminal Division. Document A-35741-90004-1.

JACKPOT Specification describes the low resolution monochrome monitor to be OEM'ed by the Roseville Terminal Division. A-35731-90004-1

 $\underline{\text{DIO}}$  Bus specification is the current IO standard for HP's series  $\overline{200}$  line of desktop computers.

<u>NEREID</u> ERS describes the operation of the Nereid color mapping display chip. Document number A-1FF3-2001-7.

<u>Allegro</u> specification describes the interface to the High resolution color monitor OEM'ed by FSD. Document number A-1150-9007-1.

FSD Display Rom Definition Describes the FSD standard display board architecture for series 200 computers.

See Pg. 1 for Revs,

DESCRIPTION	Theory	of	OP		,	Dwg No.	A-595	58-4362-	-9	PAGE	3	of 12	2
9320-5037								•					



#### GENERAL DESCRIPTION

Chapter 2

The Series 300 color board is an upgrade to the low end BOBCAT system with monochrome display. Series 300 color will have four plane color mapping with 8 bit DACs. This allows the user to display 16 colors from a palette of 16,777,216 colors. Buyers have a choice of low resolution or high resolution. The low resolution version displays 512 X 400 pixel pairs and drives the Rodan monitor currently being specified at Roseville Terminal Division. The hi resolution version displays 1024 X 768 individual pixels and uses the Allegro monitor being developed at FSD.

The color card achieves its high level of functionality by making extensive use of LSI. At its heart is the <u>TOPCAT</u> chip. Topcat is an NMOS III chip that provides an integrated bit mapped display with window move hardware and frame buffer support. Color mapping is entirely handled by another NMOS III chip called <u>NEREID</u>. Nereid does the color mapping and D to A conversion. Video memory uses the 4416 nibble wide DRAM.

Sas Pg. 1 for Revs. DESCRIPTION Theory of OP Dwg No.A-5958-4362-9 PAGE 4 of 12 9320-5037

HE)	WLETT - PACKARD CO.	(hp)		
FUNC	CTIONAL DESCRIPTION	n na na sana kana kana kana kana kana ka		Chapter
		an annan an Annan ar Annan Annan Anna	9 - Frankrik Brauer Handeling (Frankrik (Berlandska (Berlandska)) (Berlandska) (Berlandska) (Berlandska) (Berla	<ul> <li>The addition of the other as an electronic term of the other as an electronic term of the other as an electronic term of the other as a set o</li></ul>
To	opcats and Video Ram			
	The Topcat is the heart of t described as a Frame Buffer takes memory data in the on data. This operation is ess system. To the system, the system ram but organized in manipulation easier.	memory man board fram entially i frame buff	ager and windo he buffer and c nvisible to th er memory appe	w mover. It reates pixel e rest of th ars a normal
	The color board uses the TMS in the <u>TOPCAT</u> ERS. Both hig planes of memory. The low r plane (U_01 to U_08). Hi res plane (U_01 to U_16). Serie RP_01 damp the RAM address, the Topcat DIP port inactive allow a 3065 board tester to TOPCATS.	h and low es board u olution us s damping RAS and CA during no	resolution boa ses eight memo es 16 memory c resistors R_01 S lines. R_05 rmal board ope	rds have fou ry chips per hips per to R_04 and TO R_07 kee ration but
	Topcat organizes the framebu pixels across and either 512 to select the number of disp registers. The 98543A card across and 400 lines down. frame buffer available for t information. Since single h bandwidth of most low cost m responsibility to always use give horizontal resolution b exceeding monitor bandwidth allowed but there must alway adjacent horizontal dots.	,1024 or 2 layed line displays 1 This leave emporary's orizontal onitors, i double pi etter than specs. Si	048 lines. It s via programma 024 individual s 112 lines of torage of graph pixels would fa t is softwares xels. The effe 512 pixels with ngle pixel snit	is possible able Topcat pixels undisplayed nics ar exceed th ect is to thout fting is
	The 98545A uses a much highe does not require software to			
Ňe	reid Color Map			
	The color board has four pla under control of the <u>NEREID</u> particulars on its operation and Nereid supports eight, t	chip. See . Since of	the Nereid ERS	5 for s are used

See Pg. 1 for Rever DESCRIPTION Theory of OP Dwg No A-5958-4362-9 PAGE 5 of 12

9320-5037

المبد المتحو

unavailable.

Due to peculiarities in the Nereid colormap, it is possible to do a write read cycle to Nereid to fast. This is especially true with a combination of fast processor and low resolution display card. The primary reason for this is that the clock is not fast enough to clear Nereids busy bit before another DFO cycle can start.

The error is seen as a bus error timeout at the OPU. The fix is to use a NOP or other delay technique to prevent consecutive Nereid access cycles. Nereid needs at least 16 dot clock cycles between accesses. In the case of the low resolution display (35.904MHz clock) this is 445ns before starting another Nereid access. In the future, faster processors may make this show up on even the Hi resolution card. It is advisable to always check the 16 cycle rule as stated above when writing code for Nereid.

Nereid uses older NMOS technology so therefore requires more that +5V and -2V. U4 is a voltage regulator that supplies Nereid with 6.5V at Vclk and Aclk. Aclk is isolated from Vclk by the lowpass filter L1 and C28. This keeps noise generated by Vcik from coupling directly to the outputs via an internal Nereid path.

1/4 of U2, Q1C and Q8 compose a 3.75V regulator to supply Nereids V1 supply. 1/4 of U2 with Q1A and reference voltage source Q1 supply the -2V needs of Nereid and the res to the board.

Nereid requires a constant current source to establish a reference for the DAC's. This is accomplished using OP amp U2 and the resistor network composed of R4, R6, R11, R12, R13, and R14. The nominal value is 410 microamps into Iref with 1V 50 the node of R4 and R6.

#### 3.3 Logic Interface to CPU

The internal section of the display card is isolated and buffered from the CPU bus via U10, U15, U21, U26 and U32. The Data buffers U10 and U15 always point from the CPU to the display card unless there is a read request to the board from the processor.

Decoding is accomplished by the custom PAL U19 and decoder U36. U36 with U31 and U38 create a programmable register 3 in the middle of the display ROM address space. A write of any value to register 1 forces the card to reset its interrupts by clearing U38. U37 Returns 0 for unused planes during a read from the frame buffer. Supposedly, this makes software easier to implement.

Topcats used together are very sensitive to anything that may cause them to become unsynchronized. This could happen by doing

See Pg. 1 for Revs.		1 - in 1	an an tao an	4.5
DESCRIPTION Theory of OP	Dwg No.A-5958-4	362-9	PAGE 6	of 1 ?

9320-5037

a chip select at a time when individual Topcats may or may not see the select signal. IC's being that they are, some might see the select and some might not. This would cause considerable video distortion. U5 corrects this problem by synchronizing NCS, NSUDS and NSLDS to Topcats clock.

Topcats and Nereids generate their own DTACK and this is fed to the CPU bus thru U14 and U9. Requests to read ROM U20 or write to register 1 or register 3 are DTACKed by walking a 1 thru shift register U18.

The 98545A and 98543A boards will generally conform to DIO specifications, with the following exceptions.

1. Shape factor will be Series 300.

2. Interrupts allow all 7 levels to be programmed via register 3.

3. Edge connector is Series 300 CPU pinout not standard DIO.

4. IMA is generated but not brought to the connector (See U9 pin 8).

### 3.4 Video Amplifies and Output

Typical video levels seen at the BNC connectors are shown in appendix C. It is important to remember that the video signal rides on a 1.5 volt DC level. The video level is adjusted by pot R6 which controls the current source that supplies Nereids Irer pin.

For the purposes of this explanation, the green amplifier will be explained because the red and blue are similar but without the sync. The transistor Q6 with resistor R80 and R24 form a current to voltage converter that converts the current sink of Nereids output to a voltage that varies from 9.7 volts to 9.0 volts nominal at the base of Q3. The video drive stage is a simple emitter follower that drives the monitor through zener CR3 and the common mode chock T2. T2 serves to prevent a common mode signal from escaping to the outside world and causing RFI problems. Zener CR3 drops a constant 6.8 volts to bring the nominal level no signal level to about 1 volt. Since most monitors use composite sync on green, it is necessary to mix the 0.3 volt sync signal with the video. This is accomplished with the resistor R38 acting to suck out enough current to lower the voltage a the base of Q3 by 0.3 volts during horizontal or vertical sync as controlled by the XOR gate connected to U11. Zener CR9 biases the transistors Q5, Q6, Q7, and Q9 into

	See Pg. 1	for Reva.					
ł	DESCRIPTION	Theory	of OP	 Dwg No. A-5958-	4362-9	PAGE 7 o	of 12
	9320-5037						



conduction and allows the survent to voltage action of the circuit. Zener CR2 biases Q2, Q3 and Q4 and prevents power supply noise from getting into the video.

Any monitor used with the color cards should be AC coupled due to the 1.5 volt bias imposed on the video signal. See appendix C for exact details of the video level and timing.

#### 3.5 Memory Map

Memory configuration conforms to the FSD Display ID ROM Definition. The color boards implementation is shown in appendix A. The Frame buffer and the Topcat register set are fixed in internal address space. The 98545A Topcat registers overlay the Topcat on the 68010 processor board. Deselection of the Topcat on the processor board is accomplished by a switch located on the processor board.

### 3.6 Interrupt Structure

The interrupt structure is similar to DIO with the exception of being software programmable to all 7 levels. Software must set the interrupt level and turn on interrupts by writing to IE as per DIO. Interrupts are extended DIO by using D3 through D5 at register \$560003. Some consistency is obtained with DIO by continuing to use positive logic and by making D3 as the LSB. Or receiving an interrupt and verifying the interrupt is coming from the color card, the processor must then poll the Topcat chips to determine the interrupting device.

### 3.7 Clocks and Timing

The system clock controls the entire timing of the display card. It is based on ECL technology to allow the system to run at a high enough clock rate to drive a Hi resolution monitor. The main oscillator is based on TTL levels and is converted to a ECL level by U35. The actual description of the circuit would be long winded and probably useless to the reader. Instead, you are encouraged to study the timing diagrams with the clock schematic close by. The only peculiar part of the circuit would be the adjustable duty cycle of Dclk2. This is accomplished by using an adjustable RC network composed of R85, R79 and Cl6. The capacitor is allowed to charge to a level high enough to trigger U27 and is then forced to discharge when Ql1 is turning on the the state change of U27. Ql1 is made stable by the temperature compensation circuit labeled cbias. Cbias room temperature voltage level should be about -2VDC. U27 is forced to oscillate

Section for dura.		
DESCRIPTION Theory of OP	Dwg No. A-5958-4362-9	
9320-5037		PAGE 8 of 12

hp

by alternately toggling set and reset as per the timing diagram.

Main clock frequencies will change with the different monitors. Values programmed into Topcat registers are dependent on the value of the system clock. Therefore, software must use the information in the ID/FONT ROM to determine the timing constants for correct initialization of board. Board clock rates and the required Topcat register values are shown in appendix B. When computing values for the Topcat registers, it is important to account for the 12 pixel skew induced by Topcat on the Front Porch and Back Porch. Additionally, there is a 24 pixel delay for Cblank signal as it travels through Nereid and the Sync doesn't. As an example, with the Topcat register values shown below, the real horizontal sync and blanking times are computed as shown:

hlt = C040 = 1024 pixels h2t = 1008 = 128 pixels h3t = A007 = 112 pixels h4t = 7009 = 144 pixels

Front Porch = (128 - 12 - 24) pixels = 92 pixels

Back Porch = (144 + 12 + 24) pixels = 180 pixels

Assume a 35.904 MHz clock. Then a pixel is equal to 1/35.904 MHz or 27.85ns. The actual Front Porch and Back Porch can then be calculated as shown:

Front Porch = (92 pixels) \* (27.85 ns/pixel) = 2.56 E-6 sec.

Back Porch = (180 pixels) \* (27.85 ns/pixel) = 5.01 E-6 sec.

Horizontal sync width = (112 pixels) \* (27.85ns/pixel) = 3.12E-6 sec.

Horizontal scan time = (1024 + 92 + 112 + 180)pixels **\*** (27.85ns/pixel) = 39.21E-6 sec. This is equal to 25.50KHz.

### 3.8 ID/FONT ROM

The Colorcard has an ID/FONT ROM to supply information about the display type and provide initialization information. Additionally, it contains the system <u>FONT</u>. The ROM is a 16K byte wide ROM that is accessed at every other byte as per the FSD Display Rom Definition.

See Pg. ) for Ravs.		
DESCRIPTION Theory of OP	Dwg No. A-5958-4362-9	PAGE 9 of 12
9320-5037		

APPENDIX A

**L**hD

Memory Map

REGISTER

Frame Buffer

DIO register 1 (R=ID#/W=reset) (primary=25,sub=1)

DIO register 3 (R/W)

MEMORY ADDRESS \$200000 thru \$2FFFFF \$560001 ID = \$39

\$560003

bit 0,1,2 = always return 0

bit 3 through 5 = interrupt, with bit 3 equal to LSB of int level

bit 6 = If hi during read then display is requesting an interrupt

bit 7 = Write a one to enable the display for interrupt

ID/FONT ROM addr.)

\$560005 thru \$563FFF(byte

Topcat registers

Nereid registers and color map addr.)

\$564040 thru \$56415E

\$566001 thru \$566FFF(byte

See Pg. 1 for Rave,

DESCRIPTION	Theory of OP	Dwg No.	A-5958	-4362-9	PAGE	10	of	12
9320-5037		 						

### APPENDIX B

hp

### Clocks and timing registers

Allegro monitor dot clock = 64.1088 MHz.

h1 = \$C040 h2 = \$1006 h3 = \$A008 h4 = \$7006 v1 = \$C300 v2 = \$1003 v3 = \$A004 v4 = \$7014

Rodan dot clock = 35.904 MHz.

hl = \$C040 h2 = \$1008 h3 = \$A007 h4 = \$7009 v1 = \$C190 v2 = \$1003 v3 = \$A003 v4 = \$7013

9320-5037								a de la composición d				4	
DESCRIPTION	Theory	of	OP			Dw	No.A-595	8-4362	-9	PAC	ie 11	- 01	12
500 Pg. 1		-		' . ·				5 - -					-
n n 1	Sec. Burne												
											. •		

