

PAGE NO. SH TITLE PART NO. EC NO. FEATURE B/M OR B/MS

** LOGIC TYPE COMPONENT CIRCUITS 2

00.00.00.0 SMS CARD CAP CODE INDEX 0826994 131802

LOGIC NO.	MACH	SMS CARD CAP CODE INDEX	PART NO.	EC NO.
00.00.00.0	2821		0826994	131802

CARD CAP	NAME	PART NO.	REF NO.	C.E. REF NO.
1Y **	FIELD REPLACEMENT L 1	370953	370953	370953
2Y **	FIELD REPLACEMENT L 2	370954	370954	370954
3Y **	FIELD REPLACEMENT L 3	370952	370952	370952
4Y **	FIELD REPLACEMENT L 4	370951	370951	370951
5Y **	FIELD REPLACEMENT L 5	370950	370950	0370950
6Y **	FIELD REPLACEMENT L 6	370955	370955	0370955
	SDTDL FAMILY DELAY INFO 4 SHEETS			729954
AD C-	L.S. POWER TRIGGER TWIN	373316	373316	736615
AD F-	DAP SOLENOID DRIVER	372375	372375	734383
AJ T-	ALLOY DIODES TYPE AAS	370564	370564	729902
AQ N-	DJ DIODE CLAMP	370690	370690	734325
AQ Q-	GENERAL DELAY CIRCUIT	370703	370703	734340
AS Q-	ALLOY CLUTCH MAGNET DR.	372245	372245	734342
AX A-	SDTDL 4-2 WAY PLUS A W/O LOAD	372197	372197	734306
AX C-	SDTDL 1-3, 1-2 WAY -A-O 2 nd CARD LOAD	372202	370952	734309
AX G-	SDTDL 3-4 WAY, -A-O LOAD	372206	370951	734310
AX H-	SDTDL 4-2 WAY, 1-3 WAY -A-O LOAD	372207	370954	734313
AX K-	SDTDL 2-5 WAY -A-O W AND W/O LOAD	372209	372209	734374
AX N-	SDTDL 3-2, -A-O 2 nd CARD W/O LOAD	372212	370951	734318
AX P-	SDTDL 3-4, 1-3 WAY -A-O W/O LOAD	372213	370954	734319
AX Q-	SDTDL 4-3 WAY, -A-O W/O LOAD	372214	370954	734320
AX R-	SDTDL 2-2 W PLUS A PLUS O W/O LOAD	372240	372240	734322
AX S-	2-2 PLUS A, PLUS O, NO LOAD	372241	372241	734323
AX V-	COMPLEMENTRY EMITTER FOLLOWER	372244	372244	734338
AX W-	SDTDL 4-3 WAY, -A-O W/O LOAD	372236	370954	734321
AX Z-	SDTDL LOW SPEED TRIGGER	372239	372239	734347
AZ K-	SDTDL SINGLE SHOT	372275	372275	734405
CE X-	1-3, 1-2 WAY -A-O W/O LOAD H.S.	372530	370952	734380
CE Y-	1-3, 1-2 WAY -A-O W/O LOAD H.S.	372531	370952	734381
CE Z-	2-5 WAY -A-O DLB W OR W/O LOAD H.S.	372525	372525	734375
DE N-	SDTDL 1-6, 1-4 WAY -A W/O LOAD	372195	370953	734304
DE P-	4-2 WAY PLUS AND W/O LOAD	372196	372196	734305
DF J-	TDL AND TRL LOAD CARD	370232	370232	729909
DF Q-	SDTDL INVERTING POWER DRIVER	370225	370225	729910
DF R-	SDTDL NON INVERTING POWER DRIVER	370226	370226	729911
D6 C-	SDTDL MEMORY .150 USEC DELAY LINE	370244	370244	734348
D6 D-	SDTDL MEMORY .200 USEC DELAY LINE	370245	370245	734349
D6 F-	SDTDL MEMORY .525 USEC DELAY LINE	370247	370247	734351
D6 H-	SDTDL MEMORY 1.2 USEC DELAY LINE	370249	370249	734352
D6 S-	SDTDL INDICATOR DRIVER	370347	370347	729912
D6 T-	SDTDL 2 WAY LOGIC BLCK LOW SP W LDS	370380	370380	729913
D6 U-	SDTDL 2 WAY LOGIC BLK LOW SP W/O LDS	370379	370379	729914
D6 V-	SDTDL 2 WAY LOGIC BLCK LOW SP W LDS	370378	370378	729915
D6 W-	SDTDL 3 WAY LOGIC BLK LOW SP W/O LD	370377	370377	729916
D6 X-	SDTDL 5 WAY LOGIC BLCK LOW SP W LDS	370376	370953	729917
D6 Y-	SDTDL 5 WAY LOGIC BLK LOW SP W/O LD	370375	370953	729918
D6 Z-	SDTDL 10 WAY LOG BLK LOW SP W LOAD	370373	370955	729919
DH B-	SDTRL INVERTER LOW SPEED WITH LOAD	370348	370950	729921

2-1-7

LOGIC NO.	MACH	SMS CARD CAP CODE INDEX	PART NO.	EC NO.
00.00.00.0	2821		0826994	131802

CARD CAP	NAME	PART NO.	REF NO.	C.E. REF NO.
DH C-	SDTDL INVERTER LOW SPEED W ⁰ LOAD	370372	370950	729922
DH F-	SDTDL TRIGGER AND DRIVER	370350	370350	729925
DH J-	SDTDL MUP NUMBER 4	370352	370352	729928
DH V-	SDTDL 1-6, 1-4 WAY -A W ⁰ LOAD	372123	370953	734301
DH W-	SDTDL LATCH 3 rd CARD	372191	372191	734354
DH Y-	SDTDL 1-8, 1-2 WAY -A W ⁰ LOAD	372193	370953	734302
DJ A-	BUFFER MATRIX SWITCH CARD	373329	373329	373329
DJ B-	BUFFER MEMORY CARD	373330	373330	373330
DJ L-	SDTDL SINGLE SHOT HAMMER DR.	373354	373354	734404
DK J-	SDTDL RELAY DRIVER LATCHING	372473	372473	734387
DK Q-	DIFFERENCE AMPLIFIER	372496	372496	734390
DK R-	INHIBIT DRIVER	372497	372497	734442
DK S-	1330 KC OSCILLATOR + SHAPER	372501	372501	734373
DK T-	1600 KC OSCILLATOR + SHAPER	372500	372500	734372
DK U-	SDTDL INTEGRATOR	372508	372508	734420
DK W-	POWER LATCH H.S.	372526	372526	734376
DK X-	4-3 WAY -A-0 W ⁰ LOAD H.S.	372527	370954	734377
DK Y-	1-6, 1-4 WAY -A W ⁰ LOAD H.S.	372528	372528	734378
DK Z-	3-4 WAY -A-0 W ⁰ LOAD H.S.	372529	370951	734379
ED Z-	6 VOLT AMPLIFIER CARD FOR MPS	374621	374621	374621
ES G-	SPD-CURRENT DRIVE	374907	374907	837973
ES X-	INDICATOR DRIVER	374924	374924	374924
FP Z-	STACKER RATE LIMITER	375157	375157	849091
FR H-	STD INTF LINE REC + GATED LINE DRVR	375188	375188	2532396
FR N-	SELECT-OUT SEQUENCE CARD	375193	375193	2532397
HF T-	SDTDL HS TRIGGER	372575	372575	734333
HG A-	ROW BIT	373373	373373	734417
JE A-	LINE REC-SLT TO NAND, NAND TO SLT	374791	374791	846924
JE B-	VOLTAGE SEQUENCING CARD	374792	374792	374792
UG R-	SENSE AMP DETECTOR	372992	372992	743068
UG T-	NON INVERTING SIMPLEX LINE DRIVER	372976	372976	822929
Y3 --	JUMPER CARD ADDRESSING	370858	370858	370858
YK R-	SDTDL DATA REG. AND INHBT DRIVER	372220	372220	734392
YK S-	SDTDL ADDRESS REGISTER	372221	372221	734393
YK T-	BIAS LOAD	372222	372222	734394
YK U-	SET/RESET LOAD	372223	372223	734395
YK V-	INHIBIT LOAD	372224	372224	734396
YK W-	VOLTAGE REGULATOR 42	372225	372225	734397
YK X-	VOLTAGE REGULATOR 43	372226	372226	734398
YK Y-	PARTIAL VOLT. REG. + SENSE GATE GEN.	372227	372227	734399
YL A-	SENSE AMPLIFIER	372229	372229	734401
YP M-	REED RELAY	372680	372680	372680
YY A-	CORE INTERFACE	372701	372701	822942
YY B-	EMITTER GATE FOLLOWER	372702	372702	822940
YY C-	CAPACITOR CABLE CARD	372719	372719	372719
YY D-	CORE MATRIX CARD	373432	373432	822938
YY N-	SDTDL-SDTRL INTERFACE TERM GATED	372723	372723	822935
Z6 G-	SDTDL FOUR 2 WAY N AND LOG BCKS W LD	372585	372585	734339
Z6 H-	SDTDL 4 2 WAY N AND LOG BLKS W ⁰ LDS	372586	372586	734341
Z6 J-	SDTDL 3 WAY N AND LOG BLK W ⁰ LOADS	372587	372587	734366

2-1

LOGIC NO.	MACH	SMS CARD CAP CODE INDEX	PART NO.	EC NO.
00.00.00.0	2821		0826994	131802

CARD CAP	NAME	PART NO.	REF NO.	C.E. REF NO.
Z6 K-	SDTDL 3 WAY N AND LOG BLK W ⁰ LDS	372588	372588	734402
Z6 L-	SDTDL 2-5 WAY N AND LOG BLK W ⁰ LOADS	372589	370953	734367
Z6 M-	SDTDL 2-5 WAY N AND LOG BLK W ⁰ LDS	372590	370953	734300
Z6 N-	SDTDL ONE 10 WAY LOGIC BLOCK	372591	370955	734368
Z6 P-	SDTDL LOGIC INV. HS LOAD	372592	370950	734369
Z6 Q-	SDTDL LOGIC INV. HS W ⁰ LOAD	372593	370950	734370
ZK T-	720KC OSCILLATOR AND SHAPER	372682	372682	734384
ZU D-	12 VOLT AMPLIFIER CARD FOR MPS	372085	372085	372085

FIELD REPL CARD WITH PLUGGABLE CAP



2-2

370953
STANDARDS CODE
2-7045

FIELD USE



CAP CODE	ASM. NO.	TEST SPEC	CARD CODE
2-5 WAY (-A) LOADS	KM	372589	870585
2-5 WAY (-A) WITHOUT LOADS	KE	372590	870585
1-10 WAY (-A)	KH	372591	870585
10 WAY LOGIC BLOCK LOW SPEED W/LOAD	KA	370373	892380
10 WAY LOGIC BLOCK LOW SPEED W/O LOAD	KB	370374	892380
5 WAY LOGIC BLOCK LOW SPEED W/O LOAD	KG	370375	892380
5 WAY LOGIC BLOCK LOW SPEED W/LOAD	KF	370376	892380
1-6 WAY, 1-4 WAY W/O LOAD (-A)	KL	372123	892216
1-8 WAY AND 1-2 WAY W/O LOAD	KC	372193	892216
1-8 WAY AND 1-2 WAY W/LOAD	KJ	372194	892380
1-6 WAY, 1-4 WAY W/LOAD (-A)	KK	372195	892380
1-6 WAY, 1-4 WAY W/O LOAD H.S.	KD	372528	892216

CAP CONFIGURATION



747207

COMPONENT SIDE



- NOTES
- I CIRCUIT MUST CONFORM TO ENGINEERING SPECIFICATION
 - II ASSEMBLY TO ENGINEERING SPECIFICATION 895396 AND 891999
 - III ALL RESISTORS ARE 1/4 WATT AND ±5% UNLESS OTHERWISE NOTED
 - IV "J" IN BLOCK DENOTES BARE WIRE JUMPER, 491296 WHICH MAY BE MOUNTED ON .100 OR .200 PIN CIRCLE HOLES. USE TRANSISTOR SPACER 483070 FOR .200 PIN CIRCLE MOUNTING
 - V REFERENCE-216259 MALE CONTACT STRIP TO BE USED AS REQUIRED TO PROGRAM DESIRED CAP CODE


INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSTR - FIELD REPL. CARD WITH PLUGGABLE CAP	4-7-63	116160	[Signature]				X1322B
DESIGN TYPE SMS 1441							
DETAIL SCALE NONE							
CHECK L/G 5-14-63 DRAW LIG B-14-63							
APPROVAL [Signature]							

370953	DATE	APPROVAL
ABC	3-5-63	
DPD CIRCUIT & PACKAGING STANDARD	DATE	



C

370955
STANDARDS CODE
2-7045

FIELD USE



COMPONENT SIDE




- NOTES
- I CIRCUIT MUST CONFORM TO ENGINEERING SPECIFICATION ASSEMBLY TO ENGINEERING SPECIFICATION 895396 AND 891999
 - II ALL RESISTORS ARE 1/4 WATT AND +5% UNLESS OTHERWISE NOTED
 - III "J" IN BLOCK DENOTES BARE WIRE JUMPER, 491296
 - IV POSITIONS T1 AND T2 ARE TO-18 TRANSISTORS WHICH MAY BE MOUNTED ON .100 OR .200 PIN CIRCLE HOLES, USE TRANSISTOR SPACER 483070 FOR .200 PIN CIRCLE MOUNTING
 - V REFERENCE-216259 MALE CONTACT STRIP TO BE USED AS REQUIRED TO PROGRAM DESIRED CAP CODE

CARD CODE 370955
6 Y * *


FIELD REPL. CARD WITH PLUGGABLE CAP

CAP CONFIGURATION



CIRCUIT NAME	CAP. CODE	ASML NO.	TEST SPEC	CARD CODE
2-5 WAY (-A) LOADS	JU	372589	870585	ZGL-
2-5 WAY (-A) WITHOUT LOADS	JV	372590	870585	ZGN-
1-10 WAY (-A)	JW	372591	870585	ZGN-
10 WAY LOGIC BLOCK LOW SPEED W/LOAD	JX	370373	892380	DGZ-
10 WAY LOGIC BLOCK LOW SPEED WO/LOAD	JY	370374	892380	DHA-
5 WAY LOGIC BLOCK LOW SPEED W/LOAD	JZ	370375	892380	DGY-
5 WAY LOGIC BLOCK LOW SPEED WO/LOAD	JA	370376	892380	DGX-
1-6 WAY, 1-4 WAY WO/LOAD (-A)	LW	372123	892216	DHV-
1-8 WAY AND 1-2 WAY WO/LOAD	LX	372193	892216	DHY-
1-8 WAY AND 1-2 WAY W/LOAD	LY	372194	892380	DHZ-
1-6 WAY, 1-4 WAY W/LOAD (-A)	LZ	372195	892380	DEN-
1-6 WAY, 1-4 WAY (-A) WO/LOAD H.S.	MZ	372528	892216	DKY-

INTERNATIONAL BUSINESS MACHINES CORP.				CIRCUIT AND PACKAGING STANDARD				
NAME	CARD ASM TSTR-FIELD	DATE	5-15-64	APPROVAL		DATE		
REPL. CARD WITH PLUGGABLE CAP		DATE	8-6-64	APPROVAL	ABC	DATE	5-11-64	
DESIGN	MODEL SMS 1441	CHANGE NO.	D121668	APPROVAL		DATE		
DETAIL	SCALE NONE	APPROVAL	FVL	APPROVAL		DATE		
CHECK	DRAW VE 4-23-64	APPROVAL		APPROVAL		DATE		
APPROV	CHECK	APPROVAL		APPROVAL		DATE		
							DEVELOPMENT NO.	370955
							CIRCUIT FAMILY	SS607C
							SDTDL	



370955
HOLE PATTERN
747858

729954
STANDARDS
CODE

SOTDL LOGIC FAMILY DELAY INFORMATION

CARD CODE 729954

GENERAL

DEFINITIONS

SHEET 1 OF 4

THE TURN ON, TURN OFF DELAYS OF THE CIRCUITS USED IN A PARTICULAR MACHINE ARE COMPLEX FUNCTIONS OF MANY VARIABLES SUCH AS THE TRANSISTOR DELAY, INPUT-OUTPUT LOADING, FALL AND RISE TIME, ETC.

THE DELAY SPECIFICATIONS ARE GIVEN BELOW AND ARE CLASSIFIED BY CIRCUIT TYPE.

WHEN POSSIBLE, REPRESENTATIVE RANGES OF DELAYS ARE GIVEN ON EACH INDIVIDUAL CIRCUIT SHEET AND SHOULD BE USED AS A GUIDE. SPECIFIC CIRCUIT APPLICATION AND/OR CAPACITIVE LOAD (EXAMPLE: WIRE CAPACITANCE) MAY RESULT IN DELAYS WHICH ARE OUT OF THE GIVEN RANGES.

THE FOLLOWING INFORMATION IS PROVIDED FOR THOSE CASES WHERE CARD REPLACEMENT DOES NOT RESULT IN IMPROVEMENT AND A MORE DETAILED ANALYSIS IS NECESSARY.

THE RISE AND FALL TIMES WERE MEASURED FROM THE 10% TO 90% POINTS OF THE INPUT AND OUTPUT WAVEFORM. THE TURN-ON DELAY WAS MEASURED AS THE TIME INTERVAL BETWEEN 10% DOWN AT THE INPUT TO 10% UP AT THE OUTPUT. THE TURN-OFF DELAY WAS MEASURED AS THE TIME INTERVAL BETWEEN 10% UP AT THE INPUT TO 10% DOWN AT THE OUTPUT. UNLESS OTHERWISE STATED THE RISE, FALL AND DELAY TIMES ARE GIVEN IN N SEC (NANOSECONDS).

HIGH SPEED, LOW SPEED CIRCUITS

THE SOTDL CIRCUITS ARE CLASSIFIED INTO TWO MAJOR FAMILIES. THE LOW SPEED AND THE HIGH SPEED CIRCUITS. THE DIFFERENCE BETWEEN THE TWO FAMILIES CONSISTS OF THE INPUT SPEED UP CAPACITOR THAT IS USED ONLY IN THE HIGH SPEED LOGIC BLOCKS.


DELAY CHARTS:

NUMEROUS CHARTS GIVING DELAY INFORMATION HAVE BEEN INCLUDED IN THIS DOCUMENT. BOTH MINIMUM AND MAXIMUM DELAYS ARE GIVEN AS A FUNCTION OF SOME VARIABLE OR VARIABLES. NOMINAL DELAYS HAVE BEEN AVOIDED DUE TO POSSIBLE MISINTERPRETATIONS. THE MAXIMUM DELAYS GIVEN ARE SLIGHTLY LESS THAN THE THEORETICAL MAXIMUM DELAY. THE MAXIMUM DELAYS GIVEN SHOULD NOT BE EXCEEDED IN PRACTICAL APPLICATIONS.

USE OF GRAPHS


THE FOLLOWING STEPS ARE RECOMMENDED FOR USING THE INFORMATION PROVIDED IN THE ACCOMPANYING GRAPHS.

1. GIVEN A LOAD CONFIGURATION REFER TO THE GRAPH OUTPUT FALL TIME VS. LOADING TO DETERMINE THE OUTPUT FALL TIME.
2. GIVEN THE INPUT FALL TIME, THE OUTPUT RISE IS DETERMINED FROM THE GRAPH OF OUTPUT RISE TIME VS. INPUT FALL TIME.
3. KNOWLEDGE OF THE RISE TIME AND USE OF THE GRAPH OF TURN-OFF DELAY VS. INPUT RISE TIME RESULTS IN TURN-OFF LIMITS.
4. KNOWLEDGE OF INPUT FALL TIME AND USE OF THE GRAPH OF TURN-ON DELAY VS. INPUT FALL TIME RESULTS IN TURN-ON LIMITS.




HIGH SPEED SINGLE LEVEL LOGIC BLOCK

OUTPUT FALL TIME VS LOADING



OUTPUT FALL TIME VS LOADING



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62


INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME SOTDL LOGIC DELAY		6-27-62	115599					
INFO - REF DWG								
DESIGN	MODEL							
DETAIL	SCALE							
CHECK	DRAW							
APPRO	CHECK							

C


729954
STANDARDS CODE

2-2
CARD CODE 729954
SHEET 2 OF 4


OUTPUT RISE TIME VS INPUT FALL TIME




OUTPUT RISE TIME VS INPUT FALL TIME




TURN-OFF VS INPUT RISE TIME




TURN-OFF VS INPUT RISE TIME



TURN-ON VS INPUT FALL TIME*



TURN-ON VS INPUT FALL TIME



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME SDTDL LOGIC DELAY		6-29-62	115599					729954
INFO. - REF PWS								
DESIGN	MODEL							
DETAIL	SCALE							
CHECK	DRAW							
APPRO	CHECK							

LIG 6-4-62


2-2

STANDARD CODE
729954

CARD CODE 729954


SHEET 3 OF 4

TURN-OFF VS RISE TIME INPUT*



TURN-ON VS FALL TIME INPUT

(LOGIC BLOCK DRIVEN BY POWER DRIVERS)



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME				SDTDL LOGIC DELAY	4-21-62	115589				
INFO.				REF. DWG.						
DESIGN		MODEL								
DETAIL	WH	3-1-62	SCALE							
CHECK	RQ	3-1-62	DRAW							
APPRO		CHECK								

C

C. & G. CO. NO. 5740

LIG 6-4-62






729954

Z-2

729954
STANDARDS CODE

CARD CODE 729954
SHEET 4 OF 4

****LOW SPEED SINGLE LEVEL LOGIC BLOCKS****



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME SDTD L LOGIC DELAY				-62	115599					
INFO. - REF DWG										
DESIGN	WH	3-1-62	SCALE							
CHECK	RQ	3-1-62	DRAW							
APPRO			CHECK							

729954

736615



STANDARDS CODE

REFERENCE DRAWING
SEE PRODUCTION DRAWING 373316

2-2
CARD CODE 736615

ADC-

SHEET 1 OF 3



VOLTAGE	PIN
GND	1
-6	2
-12	4
+12V	5

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME LOW SPEED POWER TRIGGER		4-10-63	115643N					736615
DESIGN	MODEL SWS 1440							
DETAIL	SCALE NONE							
CHECK	DRAW							
APPRO	CHECK							

C

736615


REFERENCE DRAWING
PRODUCTION DRAWING 373316

ADC-

P/N: 373316 EC: 0113568

SHEET 3 OF 3

LOW SPEED POWER TRIGGER



SEQUENCE OF OPERATION

1. WHEN THE TRIGGER IS SET, THE "ON" OUTPUT IS AT -6V AND THE "OFF" OUTPUT IS 0V.
2. WHEN THE TRIGGER IS IN A RESET CONDITION THE "ON" OUTPUT IS AT 0V AND THE "OFF" OUTPUT IS AT -6V.
3. TRIGGER IS SET BY
 - A.) A NEGATIVE VOLTAGE LEVEL APPLIED TO THE DC SET INPUT OR
 - B.) AN UP LEVEL AT THE SET GATE INPUT IN CONJUNCTION WITH A POSITIVE SHIFT AT THE AC SET INPUT.
4. TRIGGER IS RESET BY
 - A.) A NEGATIVE VOLTAGE LEVEL AT THE DC RESET INPUT OR
 - B.) AN UP LEVEL AT THE RESET GATE INPUT IN CONJUNCTION WITH A POSITIVE SHIFT AT THE AC RESET INPUT.

NOTES:

1. THE GATES MUST BE AT THE UP LEVEL (50NS) BEFORE THE AC SET ARRIVES.
2. THE AC SET SHOULD BE AT LEAST 70NS WIDE AND ITS RISE TIME 70NS OR LESS.
3. TRIGGER MAY BE USED IN A BINARY STATE IF BOTH AC INPUTS ARE COMMON.
4. THE NON-INVERTING POWER DRIVER CONNECTED IN EACH CIRCUIT IS USED TO DRIVE LARGE LOGIC BLOCKS.

PINS	SIGNAL NAME	WAVESHAPE	LEVELS		
			MIN	MAX	
U, L 8, M	Y SET GATE		UP DOWN	-0.65V -5.81V	-0.1V -7.64V
S, K 7, H	Y AC SET		UP DOWN	-0.65V -5.81V	-0.1V -7.64V
P X, B	Y DC SET		UP DOWN	-0.65V -5.81V	-0.1V -7.64V
V 3, G	Y DC RESET		UP DOWN	-0.65V -5.81V	-0.1V -7.64V
Q, D Y, E	Y AC RESET		UP DOWN	-0.65V -5.81V	-0.1V -7.64V
R, C Z, F	Y RESET GATE		UP DOWN	-0.65V -5.81V	-0.1V -7.64V
T 6, J	Y "ON" OUTPUT		UP DOWN	-1.10V -5.83V	-0.22V -7.3V
N W, A	Y "OFF" OUTPUT		UP DOWN	-1.10V -5.83V	-0.22V -7.3V

DELAY - NSEC

BINARY OPERATION:	TON		TRISE		TOFF		TFALL	
	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN
GATED:	370	41	50	20	700	130	475	110

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	LOW SPEED POWER TRIGGER			4-10-63	115643H					
DESIGN		MODEL	SMS 1440							
DETAIL		SCALE	NONE							
CHECK		DRAW	MDE 1-25-63							
APPRO		CHECK								


734383

734383

ADF-
P/N: 372375


REFERENCE DRAWING
PRODUCTION DRAWING 372375

DAP - SOLENOID DRIVER




SEQUENCE OF OPERATION

1. INPUT UP: TRANSISTORS ON, OUTPUT UP.
2. INPUT DOWN: TRANSISTORS OFF, OUTPUT DOWN.



PINS	SIGNAL NAME	WAVESHAPE	LEVELS		
			MIN	MAX	
B, C	Y	INPUT	UP	-0.65V	-.05V
			DOWN	-5.81V	-12V
A, D	V	OUTPUT	UP	-.8V	±.24V
			DOWN	---	---
F, E	CLAMP		UP	-12V	-12V
			DOWN	-12V	-12V

* THE DOWN LEVEL DEPENDS ON THE LOAD RETURN VOLTAGE



INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME DAP - SOLENOID DRIVER				4-17-63	116800A					734383
DESIGN				6-17-63	117811					
DETAIL				5-11-65	123738					
CHECK				18DEC67	D132189					
APPROVED 4-17-63 CHECK										

2-2


729902
STANDARDS
CODE

CARD CODE 729902
A J T -

REFERENCE DRAWING


SEE PRODUCTION DRAWING 370564

ALLOY-DIODES, TYPE AA₅



APPLICATION NOTES

THESE DIODES CAN BE USED AS INPUTS TO EITHER P OR N TYPE LOGIC BLOCKS DEPENDING ON HOW THE PINS ARE CONNECTED.



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	CARD ASM TSTR - ALLOY			4-29-62	115599					729902
DESIGN		MODEL	SMS							
DETAIL	RQ 3-1-62	SCALE	NONE							
CHECK	MH 3-1-62	DRAW	LIG 3-17-62							
APPRO		CHECK								

C

734325

2-0



734325

AQN-

P/N: 370690


REFERENCE DRAWING
PRODUCTION DRAWING 370690

DJ DIODE CARD



OTHER DESIGNATIONS:

D-6



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME DJ DIODE CARD				3-25-63	116800					734325
				12OCT65	125834					
DESIGN		MODEL	SMS 1440							
DETAIL		SCALE	NONE							
CHECK		DRAW	MDE 12-19-62							
APPROV										

C

734342

2-2


734342

ASQ-

P/N: 372245

REFERENCE DRAWING
PRODUCTION DRAWING 372245

ALLOY CLUTCH MAGNET DRIVER




SEQUENCE OF OPERATION

1. INPUT UP: TRANSISTORS ON, OUTPUT UP.
2. INPUT DOWN: TRANSISTORS OFF, OUTPUT DOWN.

PINS	SIGNAL NAME	WAVESHAPE	LEVELS		
			MIN	MAX	
B, C	Y	INPUT	UP	-0.65V	-0.05V
			DOWN	-5.81V	-12V
A, D	V	OUTPUT	UP	-0.8V	+0.24V
			DOWN	-18V	-22V
F, E	CLAMP		UP	-12V	-12V
			DOWN	-12V	-12V

DELAY

TURN ON (USEC) 1
TURN OFF (USEC) 30





COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME				3-25-63	116800					734342
MODEL				17MAY65	122676	GLK				
SCALE				15JAN68	132410	GMS				
DRAW										
CHECK										
DRAW NDE				1-3-63						
CHECK										
APPROVAL										

REFERENCE DRAWING
PRODUCTION DRAWING 372206

SDTDL LS THREE 4-WAY NEGATIVE AND-NEGATIVE OR LOGIC BLOCKS WITH LOADS



OTHER DESIGNATIONS


CONF. 1-3 +0
CONF. 4 +A, -00, +AA, -0A, +A0

SEQUENCE OF OPERATION

1. PINS A, B, C, E MUST BE DOWN TO HAVE A DOWN LEVEL AT D18.
2. PINS G, L, Q, R MUST BE DOWN TO HAVE A DOWN LEVEL AT D15.
3. A DOWN LEVEL AT D14, OR D15, OR D18 WILL CAUSE THE TRANSISTOR TO TURN ON, THE OUTPUT WILL BE UP.
4. EITHER G, L, Q OR R UP WILL CAUSE AN UP LEVEL AT D15.
5. EITHER A, B, C OR E UP WILL CAUSE AN UP LEVEL AT D18.
6. THE LEVELS AT D18, D15 AND D14 MUST ALL BE UP TO TURN THE TRANSISTOR OFF, THE OUTPUT WILL BE DOWN.

DELAY

	MIN	MAX
TURN ON (NSEC)	70	240
TURN OFF (NSEC)	110	515




CIRCUIT AND PACKAGING STANDARD

APPROVAL	DATE


INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME SDTDL LS 3 4-WAY NEG AND-NEG OR LOGIC BLOCKS WITH LOADS	3-25-63	116800					
DESIGN							
DETAIL							
CHECK							
APPRO							

REFERENCE DRAWING PRODUCTION DRAWING 372207

SOTDL LS FOUR 2-WAY, ONE 3-WAY NEGATIVE AND-NEGATIVE OR LOGIC BLOCKS WITH LOADS



*FUNCTION OF LOAD



OTHER DESIGNATIONS:


CONF. 1-5 +0
 CONF. 6 +A, -00, +AA, -0A, +AD

SEQUENCE OF OPERATION

1. PINS A AND B MUST BE DOWN TO HAVE A DOWN LEVEL AT D14.
2. PINS F, G AND H MUST BE DOWN TO HAVE A DOWN LEVEL AT D19.
3. A DOWN LEVEL AT D7 OR D14 OR D16 OR D19 OR D22 WILL CAUSE THE TRANSISTOR TO TURN ON, THE OUTPUT WILL BE UP.
4. EITHER A OR B UP WILL CAUSE AN UP LEVEL AT D14.
5. EITHER F OR G OR H UP WILL CAUSE AN UP LEVEL AT D19.
6. THE LEVELS AT D14, D22, D19, D7 AND D16 MUST ALL BE UP TO TURN THE TRANSISTOR OFF, THE OUTPUT WILL BE DOWN.

DELAY

	MIN	MAX
TURN ON (NSEC)	70	240
TURN OFF (NSEC)	110	515



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME SOTDL LS 4 2-WAY, 1 3-WAY NEG AND-NEG OR LOGIC BLOCKS WITH LOADS				3-25-63	116800					
DESIGN		MODEL	SHS 1440							
DETAIL		SCALE	NONE							
CHECK		DRAW	HDE 12-12-62							
APPROV		CHECK								


AXN-

P/N: 372212 EC: 0114296


734318

REFERENCE DRAWING
PRODUCTION DRAWING 372212

SDTDL LS THREE 4-WAY NEGATIVE AND-NEGATIVE OR LOGIC BLOCKS WITHOUT LOADS



*FUNCTION OF LOAD



OTHER DESIGNATIONS:

- CONF. 1-3 +0
- CONF. 4 +A₀-00,+AA₀-0A₀+0

SEQUENCE OF OPERATION

1. PINS A, B, C AND E MUST BE DOWN TO HAVE A DOWN LEVEL AT D18.
2. PINS G, L, Q AND R MUST BE DOWN TO HAVE A DOWN LEVEL AT D15.
3. A DOWN LEVEL AT D14, D15 OR D18 WILL CAUSE THE TRANSISTOR TO TURN ON, THE OUTPUT WILL BE UP.
4. EITHER A, B, C OR E UP WILL CAUSE AN UP LEVEL AT D18.
5. EITHER G, L, Q OR R UP WILL CAUSE AN UP LEVEL AT D15.
6. THE LEVELS AT D18, D15 AND D14 MUST ALL BE UP TO TURN THE TRANSISTOR OFF, THE OUTPUT WILL BE DOWN.


DELAY

WITH 560 Ω, 1.6K OR 6.2K COLLECTOR RESISTOR

	MIN	MAX
TURN ON (NSEC)	70	240*
TURN OFF (NSEC)	110	515**

*THIS DELAY CAN INCREASE TO 280 NSEC IF THE COLLECTOR RESISTOR IS 6.2K RETURNED TO -12V.

**THIS DELAY CAN INCREASE TO 570 NSEC IF THE COLLECTOR RESISTOR IS 6.2K RETURNED TO -12V.



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME SDTDL LS 3 4-WAY NEG AND-NEG OR LOGIC BLOCKS WITHOUT LOADS		3-25-63	116800					
DESIGN	MODEL SMS 1440							
DETAIL	SCALE NONE							
CHECK	DRAW MDE 12-19-62							
APPROV	3-25-63 CHECK							

734318



734320

734320

REFERENCE DRAWING
PRODUCTION DRAWING 372214

AXQ-
P/N: 372214 EC: 0114296

SOTDL LS FOUR 3-WAY NEGATIVE AND-NEGATIVE OR LOGIC BLOCKS WITH LOADS



OTHER DESIGNATIONS:


CONF. 1-4 +0
CONF. 5 +A, -00, +AA, -0A, +A0

SEQUENCE OF OPERATION

1. PINS F, E AND L MUST BE DOWN TO HAVE A DOWN LEVEL AT D12.
2. PINS D, Q AND P MUST BE DOWN TO HAVE A DOWN LEVEL AT D14.
3. A DOWN LEVEL AT D8, D10, D12 OR D14 WILL CAUSE THE TRANSISTOR TO TURN ON, THE OUTPUT WILL BE UP.
4. EITHER F, E OR L UP WILL CAUSE AN UP LEVEL AT D12.
5. EITHER D, Q OR P UP WILL CAUSE AN UP LEVEL AT D14.
6. THE LEVELS AT D8, D10, D12 AND D14 MUST ALL BE UP TO TURN THE TRANSISTOR OFF, THE OUTPUT WILL BE DOWN.

DELAY

	MIN	MAX
TURN ON (NSEC)	70	240
TURN OFF (NSEC)	110	515



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDAPD	
APPROVAL	DATE



INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME SOTDL LS 4 3-WAY NEG AND-NEG OR LOGIC BLOCKS WITH LOADS	3-25-63	116800					734320
DESIGN		MODEL SMS 1440					
DETAIL		SCALE NONE					
CHECK		DRAW HDE 12-19-62					
APPROV 6/25/63		CHECK					

AXR-

P/N: 372240 EC: 0114320

REFERENCE DRAWING
PRODUCTION DRAWING 372240

SDTDL LS TWO 2-WAY, POSITIVE AND-POSITIVE OR LOGIC BLOCKS WITH LOADS



OTHER DESIGNATIONS.


CONF. 1,2,4,5 -0
CONF. 3,6 -A, +0A, -0A, +00, -AA

SEQUENCE OF OPERATION

1. PINS B AND C MUST BE UP TO HAVE AN UP LEVEL AT D43.
2. PINS D AND A MUST BE UP TO HAVE AN UP LEVEL AT D44.
3. EITHER LEVEL UP AT D43 OR D44 WILL CAUSE THE TRANSISTOR TO TURN OFF, THE OUTPUT WILL BE DOWN.
4. EITHER B OR C DOWN WILL CAUSE A DOWN LEVEL AT D43.
5. EITHER D OR A DOWN WILL CAUSE A DOWN LEVEL AT D44.
6. BOTH LEVELS AT D43 AND D44 MUST BE DOWN TO TURN THE TRANSISTOR ON, THE OUTPUT WILL BE UP.

DELAY

	MIN	MAX
TURN ON (NSEC)	70	240
TURN OFF (NSEC)	110	515



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME SDTDL LS 2 2-WAY POS AND-POS OR LOGIC BLOCKS WITH LOADS		3-25-63	116800					734322
DESIGN	MODEL SHS 1440							
DETAIL	SCALE NONE							
CHECK	DRAW MDE 12-19-62							
APPROV	3-25-63	CHECK						

C



734323

734323

REFERENCE DRAWING
PRODUCTION DRAWING 372241

AXS-
P/N: 372241 EC: 0114320

SOTDL LS TWO 2-WAY POSITIVE AND-POSITIVE OR LOGIC BLOCKS WITHOUT LOADS



OTHER DESIGNATIONS:

CONF. 1,2,4,5 -0
CONF. 3,6 -A,+DA,-A0,+00,-AA

SEQUENCE OF OPERATION

1. PINS B AND C MUST BE UP TO HAVE AN UP LEVEL AT D43.
2. PINS D AND A MUST BE UP TO HAVE AN UP LEVEL AT D44.
3. EITHER LEVEL UP AT D43 OR D44 WILL CAUSE THE TRANSISTOR TO TURN OFF, THE OUTPUT WILL BE DOWN.
4. EITHER B OR C DOWN WILL CAUSE A DOWN LEVEL AT D43.
5. EITHER D OR A DOWN WILL CAUSE A DOWN LEVEL AT D44.
6. BOTH LEVELS AT D43 AND D44 MUST BE DOWN TO TURN THE TRANSISTOR ON, THE OUTPUT WILL BE UP.


DELAY

WITH 680 Ω, 1.6K OR 6.2K COLLECTOR RESISTOR

	MIN	MAX
TURN ON (NSEC)	70	240*
TURN OFF (NSEC)	110	515**

*THIS DELAY CAN INCREASE TO 280 NSEC IF THE COLLECTOR RESISTOR IS 6.2K RETURNED TO -12V.

**THIS DELAY CAN INCREASE TO 570 NSEC IF THE COLLECTOR RESISTOR IS 6.2K RETURNED TO -12V.



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE

INTERNATIONAL BUSINESS MACHINES CORP							
NAME	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
SOTDL LS 2 2-WAY POS AND-POS OR LOGIC BLOCKS WITHOUT LOADS	3-25-63	116800					734323
DESIGN							
DETAIL							
CHECK							
APPROV							




C

AXW-

P/N: 372236 EC: 0114319

REFERENCE DRAWING
PRODUCTION DRAWING 372236

SOTDL LS FOUR 3-WAY NEGATIVE AND-NEGATIVE OR LOGIC BLOCKS WITHOUT LOADS



OTHER DESIGNATIONS:

CONF. 1-4 +0
CONF. 5 +A₁-80,+A₂-0A,+A0

SEQUENCE OF OPERATION

1. PINS F, E AND L MUST BE DOWN TO HAVE A DOWN LEVEL AT D12.
2. PINS D, Q AND P MUST BE DOWN TO HAVE A DOWN LEVEL AT D14.
3. A DOWN LEVEL AT D8, D10, D12 OR D14 WILL CAUSE THE TRANSISTOR TO TURN ON, THE OUTPUT WILL BE UP.
4. EITHER F, E OR L UP WILL CAUSE AN UP LEVEL AT D12.
5. EITHER D, Q OR P UP WILL CAUSE AN UP LEVEL AT D14.
6. THE LEVELS AT D8, D10, D12 AND D14 MUST ALL BE UP TO TURN THE TRANSISTOR OFF, THE OUTPUT WILL BE DOWN.

DELAY

WITH 560 Ω, 1.6K OR 6.2K COLLECTOR RESISTOR

	MIN	MAX
TURN ON (NSEC)	70	240*
TURN OFF (NSEC)	110	515**

*THIS DELAY CAN INCREASE TO 280 NSEC IF THE COLLECTOR RESISTOR IS 6.2K RETURNED TO -12V.

**THIS DELAY CAN INCREASE TO 570 NSEC IF THE COLLECTOR RESISTOR IS 6.2K RETURNED TO -12V.

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE

INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME SOTDL LS 4 3-WAY NEG AND-NEG OR LOGIC BLOCKS WITHOUT LOADS	3-25-63	116800					734321
DESIGN	MODEL	SHS	1440				
DETAIL	SCALE	NONE					
CHECK	DRAW	MDE	12-19-62				
APPRO	3-25-63	CHECK					

734347


734347

AXZ-

P/N: 372239

REFERENCE DRAWING
PRODUCTION DRAWING 372239

SOTDL LOW SPEED TRIGGER



OTHER DESIGNATIONS
TB

SEQUENCE OF OPERATION

1. WHEN THE TRIGGER IS SET, THE "ON" OUTPUT IS AT -6V AND THE "OFF" OUTPUT IS 0V.
2. WHEN THE TRIGGER IS IN A RESET CONDITION THE "ON" OUTPUT IS AT 0V AND THE "OFF" OUTPUT IS AT -6V.
3. TRIGGER IS SET BY
A) A NEGATIVE VOLTAGE LEVEL APPLIED TO THE DC SET INPUT OR
B) AN UP LEVEL AT THE SET GATE INPUT IN CONJUNCTION WITH A POSITIVE SHIFT AT THE AC SET INPUT.
4. TRIGGER IS RESET BY
A) A NEGATIVE VOLTAGE LEVEL AT THE DC RESET INPUT OR
B) AN UP LEVEL AT THE RESET GATE INPUT IN CONJUNCTION WITH A POSITIVE SHIFT AT THE AC RESET INPUT.



NOTES:

1. THE GATES MUST BE AT THE UP LEVEL 150 NS BEFORE THE AC SET ARRIVES.
2. THE AC SET SHOULD BE AT LEAST 70 NS WIDE AND ITS RISE TIME 70 NS OR LESS.

PINS	SIGNAL NAME	WAVESHAPE	LEVELS		
			MIN	MAX	
E H	Y SET GATE		UP	-0.65V	-0.05V
			DOWN	-5.81V	-7.64V
D G	Y AC SET		UP	-0.65V	-0.05V
			DOWN	-5.81V	-7.64V
B A	Y AC RESET		UP	-0.65V	-0.05V
			DOWN	-5.81V	-7.64V
P L	Y RESET GATE		UP	-0.65V	-0.05V
			DOWN	-5.81V	-7.64V
Q Y	Y DC SET		UP	-0.65V	-0.05V
			DOWN	-6.26V	-7.64V
F Y	Y DC RESET		UP	-0.65V	-0.05V
			DOWN	-6.26V	-7.64V
C Y	Y "ON" OUTPUT		UP	-0.65V	-0.05V
			DOWN	-6.26V	-7.64V
R Y	Y "OFF" OUTPUT		UP	-0.65V	-0.05V
			DOWN	-6.26V	-7.64V

DELAY - NSEC

BINARY OPERATION:	TON		TRISE		TOFF		TFALL	
	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN
GATED:	340	40	50	25	825	175	635	155
	350	35	50	20	685	125	475	110



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME SOTDL LOW SPEED TRIGGER				3-25-63	116800					
DESIGN				SAUG66	127574	GLK				
DETAIL										
CHECK										
APPROVAL										

734347


CEX-

P/N: 372530 EC:0116156

734380

REFERENCE DRAWING
PRODUCTION DRAWING 372530

SOTDL HS ONE 2-WAY, ONE 3-WAY NEGATIVE AND - NEGATIVE OR LOGIC BLOCKS WITH LOADS



* FUNCTION OF LOAD

OTHER DESIGNATIONS



CONF. 1, 2, 4, 5 +0
 CONF. 3, 6 +A, -00, +AA, -0A, +AO

SEQUENCE OF OPERATION

- PINS L, B AND C MUST BE DOWN TO HAVE A DOWN LEVEL AT D43.
- PINS A AND D MUST BE DOWN TO HAVE A DOWN LEVEL AT D44.
- EITHER DOWN LEVEL AT D43 OR D44 WILL CAUSE THE TRANSISTOR TO TURN ON, THE OUTPUT WILL BE UP.
- EITHER L, B OR C UP WILL CAUSE AN UP LEVEL AT D43.
- EITHER D OR A UP WILL CAUSE AN UP LEVEL AT D44.
- BOTH LEVELS AT D43 AND D44 MUST BE UP TO TURN THE TRANSISTOR OFF, THE OUTPUT WILL BE DOWN.

DELAY

	MIN	MAX
TURN ON (MSEC)	15	280
TURN OFF (MSEC)	24	300



INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME SOTDL HS 1 2-WAY, 1 3-WAY NEG AND-NEG OR LOGIC BLOCKS WITH LOADS		4-24-63	116800C					
DESIGN	MODEL SMS 1440							
DETAIL	SCALE NONE							
CHECK	DRAW MDE 2-8-63							
APPRO	CHECK							

734380

C



734375

734375

CEZ-
P/N: 372525 EC: 0116156

REFERENCE DRAWING
PRODUCTION DRAWING 372525

SDTDL HS TWO 5-WAY NEGATIVE AND - NEGATIVE OR LOGIC BLOCKS WITH OR WITHOUT LOADS




OTHER DESIGNATIONS

CONF. 1, 2 +0
 CONF. 3 +A, -00, +AA, -0A, +A0

SEQUENCE OF OPERATION

1. PINS A, B, C, D AND E MUST BE DOWN TO HAVE A DOWN LEVEL AT D16.
2. PINS F, G, L, Q AND R MUST BE DOWN TO HAVE A DOWN LEVEL AT D14.
3. A DOWN LEVEL AT D14 OR D16 WILL CAUSE THE TRANSISTOR TO TURN ON, THE OUTPUT WILL BE UP.
4. EITHER A, B, C, D OR E UP WILL CAUSE AN UP LEVEL AT D16.
5. EITHER F, G, L, Q OR R UP WILL CAUSE AN UP LEVEL AT D14.
6. THE LEVELS AT D14 AND D16 MUST BOTH BE UP TO TURN THE TRANSISTOR OFF, THE OUTPUT WILL BE DOWN.

DELAY	MIN	MAX
TURN ON (NSEC)	15	280
TURN OFF (NSEC)	24	300



COMPONENT SIDE



INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME: SDTDL HS TWO 5-WAY NEG AND- NEG OR LOGIC BLOCKS W OR W/O LOADS		4-25-63	1168009					
DESIGN	MODEL: SMS 1460							
DETAIL	SCALE: NONE							
CHECK	DRAW: MDE	2-8-63						
APPROV: [Signature]	CHECK							

C

734375

REFERENCE DRAWING
SEE PRODUCTION DRAWING 372195

1 6-WAY, 1 4-WAY NEGATIVE AND LOGIC BLOCKS WITH LOADS



OTHER DESIGNATIONS:

+0, -A0, +0A, +00, I, ID, IA

SEQUENCE OF OPERATION

1. ALL INPUTS DOWN: TRANSISTOR ON, OUTPUT UP.
2. ANY INPUT UP: TRANSISTOR OFF, OUTPUT DOWN.


DELAY

TURN ON (NSEC)	MIN	MAX
	75	100**
TURN OFF (NSEC)	40	200**

*THIS DELAY CAN INCREASE TO 200 NSEC WHEN THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

**THIS DELAY CAN INCREASE TO 350 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

NOTE: THIS LEVEL ASSEMBLY IS DIRECTLY INTERCHANGEABLE WITH EARLIER DISCRETE COMPONENT ASSEMBLY LEVELS.



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	LS 1 6-WAY, 1 4-WAY NEG. AND LOGIC BLOCKS WITH LOADS			25MAR63	116800					
DESIGN	MODEL	SCALE	SMS	30DEC63	119217					
DETAIL			NONE	12 FEB 68	132166					
CHECK	DRAW	LIG	200CT67							CIRCUIT FAMILY
APPRO	CHECK	JD	26OCT67							SOTDL

734304


734305

734305

DEP-

REFERENCE DRAWING
PRODUCTION DRAWING 372196

SOTDL LS 4 2-WAY POSITIVE AND LOGIC BLOCKS WITH LOADS



* FUNCTION OF LOAD

OTHER DESIGNATIONS:

-0, +A0, -0A, +AA, -00

SEQUENCE OF OPERATION



1. ALL INPUTS UP: TRANSISTOR OFF, OUTPUT DOWN.
2. ANY INPUT DOWN: TRANSISTOR ON, OUTPUT UP.

DELAY

	MIN	MAX
TURN ON (NSEC)	75	100*
TURN OFF (NSEC)	40	200**

*THIS DELAY CAN INCREASE TO 200 NSEC WHEN THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

**THIS DELAY CAN INCREASE TO 350 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
N.A.F.	20FEB62

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME SOTDL LS 4 2-WAY POS AND LOGIC BLOCKS WITH LOADS		3-25-63	116800					
DESIGN		10-21-63	118933					
DETAIL	MODEL SMS	10DEC55	126162	GLK				
CHECK	SCALE NONE	23FEB66	127160	GLK				
APPRO	DRAW MDE 12-10-62							
APPRO	CHECK							

734305



729910

STANDARDS CODE
2-7045

CARD CODE
729910
D F Q -

REFERENCE DRAWING
SEE PRODUCTION DRAWING 370225

INVERTING POWER DRIVER



SEQUENCE OF OPERATION

1. INPUT DOWN, TRANSISTOR ON, OUTPUT UP.
2. INPUT UP, TRANSISTOR OFF, OUTPUT DOWN.
3. 820Ω COLLECTOR RESISTOR RETURNED TO -12 VOLTS WHEN DRIVING NEGATIVE "OR" INPUTS OF DOUBLE LEVEL LOGIC BLOCKS AND WHEN DRIVING TRIGGER AC INPUTS.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
B, R, Q	Y	INPUT	UP	-0.65 -0.10
			DOWN	-7.14 -5.84
A, D, P	Y	OUTPUT	UP	-0.65 -0.10
			DOWN	-6.06 -6.8

DELAY - NSEC


	MINIMUM	MAXIMUM
TURN ON	10.0**	50.0**
TURN OFF	14.0**	35.0**

**ASSUMES LOAD OF 10 LOGIC BLOCKS AND TR INPUT OF 70 NSEC AND INPUT TF OF 135 NSEC.
 †ASSUMES LOAD OF 4 LOGIC BLOCKS AND INPUT TR OF 35 NSEC AND INPUT TF OF 70 NSEC.

	RISE TIME	FALL TIME
	16.0	75.0
	70.0# TO 110.0##	125.0## TO 190.0##

#OCCURS WHEN DRIVING TRIGGERS.

##OCCURS WHEN DRIVING LOGIC BLOCKS.



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	CARD ASSEMBLY TRANSISTOR -			6-29-62	115599					729910
	INVERTING POWER DRIVER			2-30-62	119217					
DESIGN		MODEL	SMS							
DETAIL	RQ 3-1-62	SCALE	NONE							
CHECK	MH 3-1-62	DRAW	LIG 3-17-62							
APPRO		CHECK								CIRCUIT FAMILY SOTDL

C



729911

STANDARDS CODE

CARD CODE 729911
DFR -

REFERENCE DRAWING
SEE PRODUCTION DRAWING 370226

SDTDL NON-INVERTING POWER DRIVER




- SEQUENCE OF OPERATION**
1. OUTPUT WILL FOLLOW INPUT
 2. PINS R, F, D, AND G MAY BE CONNECTED TO PIN H (-12) FOR CERTAIN APPLICATIONS.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS		
			MIN	MAX	
H, C, D, P	Y	INPUT	UP	-0.65	-0.10
			DOWN	-5.81	-8.8
L, A, E, Q	Y	OUTPUT	UP	-1.10	-0.22
			DOWN	-7.30	-5.83

DELAY - NSEC

	MINIMUM	MAXIMUM
TURN ON	6.0	20.0
TURN OFF	6.0	28.0

OUTPUT RISE AND FALL TIMES ARE WITHIN ±10 NSEC'S OF THE INPUT RISE AND FALL TIMES, RESPECTIVELY.



CIRCUIT AND PACKAGING STANDARD

APPROVAL	DATE
ABC	4-2-62


INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	CARD ASM TSTR-SDTDL			6-27-62	115599					729911
	NON-INVERTING POWER DRIVER			1-3-63	116034					
DESIGN	RQ	3-1-62	SCALE	NONE						
CHECK	WH	3-1-62	DRAW	LTG	3-17-62					
APPRO			CHECK							

C

REFERENCE DRAWING
PRODUCTION DRAWING 370244

DGC-
P/N: 370244

SDTDL MEMORY .150 USEC DELAY LINE



SEQUENCE OF OPERATION


1. INPUT UP: TRANSISTOR (T₂) ON, TRANSISTOR (T₁) OFF, OUTPUT DOWN.
2. INPUT DOWN: TRANSISTOR (T₂) OFF, TRANSISTOR (T₁) ON, OUTPUT UP.

PINS	SIGNAL NAME	WAVESHAPE	LEVELS		
			MIN	MAX	
L	Y	INPUT	UP	- .65V	- .1V
			DOWN	-6.06V	-7.04V
Q	Y	INPUT	UP	- .39V	0.0V
			DOWN	-2.66V	-3.54V
A	Y	OUTPUT	UP	- .65V	- .1V
			DOWN	-5.81V*	-6.76V

* DOWN LEVEL IS A FUNCTION OF LOAD

DELAY THRU DT - (PIN Q TO PIN A)

	MIN	NOM	MAX
T _{ON} (NSEC)	50	60	70
T _{OFF} (NSEC)	55	68	80



COMPONENT SIDE


CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	SDTDL MEMORY .150 USEC DELAY LINE			4-17-63	116800A					
DESIGN	MODEL	SMS	1440	1-25-65	123184					
DETAIL	SCALE	NONE		14OCT65	125832					
CHECK	DRAW	MDE	1-9-63							
APPRO	4-17-63	CHECK								

DGD-
P/N: 370245

REFERENCE DRAWING
PRODUCTION DRAWING 370245

SDTDL MEMORY .280 USEC DELAY LINE




SEQUENCE OF OPERATION

1. INPUT UP: TRANSISTOR (T₂) ON, TRANSISTOR (T₁) OFF, OUTPUT DOWN.
2. INPUT DOWN: TRANSISTOR (T₂) OFF, TRANSISTOR (T₁) ON, OUTPUT UP.

PINS	SIGNAL NAME	WAVESHAP	LEVELS		
			MIN	MAX	
L	Y	INPUT	UP	-0.65V	-0.1
			DOWN	-6.06V	-7.04V
Q	Y	INPUT	UP	-0.39V	0.0V
			DOWN	-2.66V	-3.54V
A	Y	OUTPUT	UP	-0.65V	-0.1V
			DOWN	-5.81V	-6.76V

* DOWN LEVEL IS A FUNCTION OF LOAD
DELAY THRU DT - (PIN Q TO PIN A)

	MIN	NOM	MAX
T _{ON} (NSEC)	50	60	70
T _{OFF} (NSEC)	55	68	80




CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME SDTDL MEMORY .280 USEC DELAY LINE				3-25-63	116800					734349
DESIGN				14OCT65	125832					
DETAIL										
CHECK										
APPRO										

DGF-
P/N: 370247

REFERENCE DRAWING
PRODUCTION DRAWING 370247

SDTDL MEMORY .525 USEC DELAY LINE




SEQUENCE OF OPERATION

1. INPUT UP: TRANSISTOR (T₂) ON, TRANSISTOR (T₁) OFF, OUTPUT DOWN.
2. INPUT DOWN: TRANSISTOR (T₂) OFF, TRANSISTOR (T₁) ON, OUTPUT UP.

PINS	SIGNAL NAME	WAVESHAPE	LEVELS		
			MIN	MAX	
L	Y	INPUT	UP	- .65V	- .1V
			DOWN	-6.06V	-7.04V
Q	Y	INPUT	UP	- .39V	-0.0V
			DOWN	-2.66V	-3.54V
A	Y	OUTPUT	UP	- .65V	- .1V
			DOWN	-5.81V	-6.76V

* DOWN LEVEL IS A FUNCTION OF LOAD.
DELAY THRU DT - (PIN Q TO PIN A)

	MIN	NOM	MAX
TON (NSEC)	50	60	70
TOFF (NSEC)	55	68	80




CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME				3-25-63	116800					734351
SDTDL MEMORY .525 USEC DELAY LINE				14OCT65	125832					
DESIGN	MODEL	SMS	1440							
DETAIL	SCALE	NONE								
CHECK	DRAW	MDE	1-9-63							
APPRO	3-25-63	CHECK								

REFERENCE DRAWING
PRODUCTION DRAWING 370249

DGH-
P/N: 370249

SDTDL MEMORY 1.200 USEC DELAY LINE



SEQUENCE OF OPERATION

1. INPUT UP: TRANSISTOR (T₂) ON, TRANSISTOR (T₁) OFF, OUTPUT DOWN.
2. INPUT DOWN: TRANSISTOR (T₂) OFF, TRANSISTOR (T₁) ON, OUTPUT UP.


PINS	SIGNAL NAME	WAVESHAPE	LEVELS		
			MIN	MAX	
L	Y	INPUT	UP	-0.65V	-0.1V
			DOWN	-6.06V	-7.04V
Q	Y	INPUT	UP	-0.39V	-0.0V
			DOWN	-2.66V	-3.54V
A	Y	OUTPUT	UP	-0.65V	-0.1V
			DOWN	-5.81V	-6.76V

1.200 USEC

* DOWN LEVEL IS A FUNCTION OF LOAD

DELAY THRU DT - (PIN Q TO PIN A)

	MIN	NOM	MAX
TON (NSEC)	50	60	70
TOFF (NSEC)	55	68	80



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME				3-25-63	116800					734352
DELAY LINE				14OCT65	125832					
DESIGN	MODEL	SMS 1440								
DETAIL	SCALE	NONE								
CHECK	DRAW	MDE 1-9-62								
APPRO	3-25-63	CHECK								

C


STANDARDS CODE
2-7045

CARD CODE 729912

DGS-

REFERENCE DRAWING
SEE PRODUCTION DRAWING 370347


INDICATOR DRIVER



SEQUENCE OF OPERATION

1. INPUT DOWN TRANSISTOR ON OUTPUT UP
2. INPUT UP TRANSISTOR OFF OUTPUT DOWN

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS		
			MIN	MAX	
L, R, P, H, Q, G	Y	INPUT	UP	-0.65	0.10
			DOWN	-5.81	-7.64
A, F, E, D, C, B,	S	OUTPUT	UP	-1.67	
			DOWN	-9.62	



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	2APR62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM YSTR - INDICATOR DRIVER				1MAR63	116026					729912
DESIGN RQ 1MAR62				1FEB64	119685					
DETAIL RQ 1MAR62				18FEB.66	126401-4					CIRCUIT FAMILY
CHECK WH 1MAR62										SDTRL
APPRO S J 11FEB66										

C


729913
STANDARD CODE

CARD CODE 729913
D G T -

REFERENCE DRAWING

SEE PRODUCTION DRAWING 370380

2-WAY LOGIC BLOCK LOW SPEED WITH LOADS



- SEQUENCE OF OPERATION
1. ALL INPUTS DOWN TRANSISTOR ON OUTPUT UP
 2. ANY INPUT UP TRANSISTOR OFF OUTPUT DOWN
 3. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN.


PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
A, D, H, Q	Y INPUT		UP -5.81	-0.1
B, E, L, P	Y INPUT		DOWN -5.81	-8.8
C, F, R	Y OUTPUT		UP -5.81	-0.1
			DOWN -5.81	-8.8

DELAY: SDTDL - LOW SPEED
LOGIC BLOCK WITH 560 OHM COLLECTOR RESISTOR

TURN ON (NSEC)	MIN. 75	MAX. 100
TURN OFF (NSEC)	40	200

*THIS DELAY CAN INCREASE TO 200 NSEC WHEN THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.
**THIS DELAY CAN INCREASE TO 350 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

NOTE: THIS LEVEL ASSEMBLY IS DIRECTLY INTERCHANGEABLE WITH EARLIER DISCRETE COMPONENT ASSEMBLY LEVELS.



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62


INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	CARD ASM YSTR-SDTDL-2-WAY	LOGIC BLOCK LOW SPEED WITH LOADS	DESIGN	6-27-62	115599					729913
DETAIL	RQ 3-1-62	SCALE NONE	CHECK	3-19-63	116153					
CHECK	VH 3-1-62	DRAW LIG 3-7-62	APPRO	10-21-63	118933					
				10DEC65	126162	GLK				
					132164					

REFERENCE DRAWING

SEE PRODUCTION DRAWING 370379

729914
STANDARD CODE

SOTDL 2-WAY LOGIC BLOCK LOW SPEED WITHOUT LOADS



SEQUENCE OF OPERATION

1. ALL INPUTS DOWN TRANSISTOR ON OUTPUT UP
2. ANY INPUT DOWN TRANSISTOR OFF OUTPUT DOWN
3. COLLECTORS MUST BE LOADED
4. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN.

NOTE: THIS LEVEL ASSEMBLY IS DIRECTLY INTERCHANGEABLE WITH EARLIER DISCRETE COMPONENT ASSEMBLY LEVELS.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS		
			MIN	MAX	
A, D, H, Q	Y	INPUT	UP	-0.65	-0.1
B, E, L, P	Y	INPUT	DOWN	-5.81	-8.8
C, F, R	Y	OUTPUT	UP	-0.65	-0.1
			DOWN	-5.81	-8.8


DELAY: SOTDL - LOW SPEED

LOGIC BLOCK WITH 560 OHM COLLECTOR RESISTOR

	MIN.	MAX.
TURN ON (NSEC)	75	100
TURN OFF (NSEC)	40	200

*THIS DELAY CAN INCREASE TO 200 NSEC WHEN THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

*THIS DELAY CAN INCREASE TO 350 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.



M1	2399110	SOTDL
M2	2399110	SOTDL
M3		
T1	369179	102
T2	369179	102
T3		
T4		
T5	369179	102
T6	369179	102

COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62


INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	CARD ASM TSTR-SOTDL 2-WAY	LOGIC BCK LOW SPEED WITHOUT LOADS	DATE	4-29-62	115599					729914
DESIGN	RQ	3-1-62	SCALE	NONE	1-3-63	116034				
CHECK	WH	3-1-62	DRAW	LIG	3-17-62	108665	126162	GLK		
APPRO			CHECK			12 FEB 68	132162			

C

REFERENCE DRAWING
SEE PRODUCTION DRAWING 370378

STANDARDS CODE
2-6111
729915

SDTDL 3-WAY LOGIC BLOCK LOW SPEED WITH LOADS



SEQUENCE OF OPERATION

1. ALL INPUTS DOWN TRANSISTOR ON OUTPUT UP
2. ANY INPUT UP TRANSISTOR OFF OUTPUT DOWN
3. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN.


PINS	SIGNAL NAME	WAVE SHAPE	LEVELS		
			MIN	MAX	
E, H, A	Y INPUT		UP	-0.65	-0.1
			DOWN	-5.81	-8.8
F, Q, B	Y INPUT		UP	-0.65	-0.1
			DOWN	-5.81	-8.8
G, R, D	Y INPUT		UP	-0.65	-0.1
			DOWN	-5.81	-8.8
L, P, C	Y OUTPUT		UP	-0.65	-0.1
			DOWN	-5.81	-8.8

DELAY: SDTDL - LOW SPEED
LOGIC BLOCK WITH 560 OHM COLLECTOR RESISTOR

TURN ON (NSEC)	MIN.	MAX.
TURN OFF (NSEC)	75	100**
	40	200**

**THIS DELAY CAN INCREASE TO 200 NSEC WHEN THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.
**THIS DELAY CAN INCREASE TO 350 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

NOTE: THIS LEVEL ASSEMBLY IS DIRECTLY INTERCHANGEABLE WITH EARLIER DISCRETE COMPONENT ASSEMBLY LEVELS.



M1	2399110	SDTDL
M2	2399110	SDTDL
M3	361431	ESD
T1	369179	102
T2	369179	102
T4	369179	102
T5		
T6		

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	2APR62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSTR-SDTDL-3-WAY				29 JUN 62	115599					729915
LOGIC BLOCK LOW SPEED WITH LOADS				3 JAN 63	116034					
DESIGN	RQ	1 MAR 62	SCALE	NOM						
CHECK	WH	1 MAR 62	DRAW	LIG	5 MAR 68					
APPRO	GS	10 JUN 68	CHECK							
				12 JUN 68	132888	GWS				

C


STANDARDS CODE
2-6111

729916

CARD CODE 729916
D G W -

REFERENCE DRAWING
SEE PRODUCTION DRAWING 370377

SDTDL 3-WAY LOGIC BLOCK LOW SPEED WITHOUT LOADS



SEQUENCE OF OPERATION

1. ALL INPUTS DOWN TRANSISTOR ON OUTPUT UP
2. ANY INPUT UP TRANSISTOR OFF OUTPUT DOWN
3. COLLECTORS MUST BE LOADED
4. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS		
			MIN	MAX	
E, H, A	Y	INPUT	UP	-0.65	-0.1
			DOWN	-5.81	-8.8
F, Q, B	Y	INPUT	UP	-0.65	-0.1
			DOWN	-5.81	-8.8
G, R, D	Y	INPUT	UP	-0.65	-0.1
			DOWN	-5.81	-8.8
L, P, C	Y	OUTPUT	UP	-0.65	-0.1
			DOWN	-5.81	-8.8

DELAY: SDTDL - LOW SPEED


LOGIC CLOCK WITH 560 OHM COLLECTOR RESISTOR

TURN ON (NSEC)	MIN.	MAX.
TURN OFF (NSEC)	75	100**
	40	200**

*THIS DELAY CAN INCREASE TO 200 NSEC WHEN THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

**THIS DELAY CAN INCREASE TO 350 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

NOTE: THIS LEVEL ASSEMBLY IS DIRECTLY INTERCHANGEABLE WITH EARLIER DISCRETE COMPONENT ASSEMBLY LEVELS.



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	2APR62


INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.	
NAME	CARD ASM TSTR-SDTDL 3-WAY	DATE	29 JUN 62	CHANGE NO.	115599	APPROVAL		DATE			
LOGIC BCK	LOW SPEED WITHOUT LOADS	DATE	3 JAN 63	CHANGE NO.	116034	APPROVAL		DATE			
DESIGN	RQ	MODEL	1 MAR 62	SCALE	NONE	DATE	21 OCT 63	CHANGE NO.	118933		
CHECK	WH	DRAW	1 MAR 62	LIG	5 MAR 68	DATE	3 FEB 68	CHANGE NO.	132161		
APPRO	GS	CHECK	10 JUN 68			DATE	12 JUN 68	CHANGE NO.	132888	APPROVAL	GWS

729916

729917
STANDARDS CODE
2-7045

REFERENCE DRAWING
SEE PRODUCTION DRAWING 370376

SOTDL-5-WAY LOGIC BLOCK LOW SPEED WITH LOADS



- SEQUENCE OF OPERATION
1. ALL INPUTS DOWN TRANSISTOR ON OUTPUT UP
 2. ANY INPUT UP TRANSISTOR OFF OUTPUT DOWN
 3. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
A, F	Y INPUT	[Waveform]	UP -0.65	DOWN -8.8
B, H	Y INPUT	[Waveform]	UP -0.65	DOWN -8.8
C, L	Y INPUT	[Waveform]	UP -0.65	DOWN -8.8
D, Q	Y INPUT	[Waveform]	UP -0.65	DOWN -8.8
E, R	Y INPUT	[Waveform]	UP -0.65	DOWN -8.8
G, P	Y INPUT	[Waveform]	UP -0.65	DOWN -8.8


RELAY: SOTDL - LOW SPEED
LOGIC BLOCK WITH 560 OHM COLLECTOR RESISTOR

	MIN	MAX
TURN ON (NSEC)	75	100*
TURN OFF (NSEC)	40	200**

*THIS DELAY CAN INCREASE TO 200 NSEC WHEN THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

**THIS DELAY CAN INCREASE TO 350 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

NOTE: THIS LEVEL ASSEMBLY IS DIRECTLY INTER-CHANGEABLE WITH EARLIER DISCRETE COMPONENT ASSEMBLY LEVELS.



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	2APR62

COMPONENT	VALUE	REF
M1	2399110	SOTDL
M2		
M3	361431	ESD
T1	369179	102
T2		
T3		
T4	369179	102
T5		
T6		

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME				29 JUN 62	115599					729917
LOGIC BLOCK LOW SPEED WITH LOADS				30 JUL 63	117803					
DESIGN	RQ	IMR62	SCALE	15 SEP 64	121632					
CHECK	WH	IMR62	DRAW	1 APR 66	126401J	GLK			CIRCUIT FAMILY	
APPRO			CHECK	12 FEB 68	132160				SOTDL	


C

729918
STANDARD CODE
2-7045

CARD CODE
D G Y - 729918

REFERENCE DRAWING
SEE PRODUCTION DRAWING 370375


SDTDL 5 WAY LOGIC BLOCK LOW SPEED WITHOUT LOAD



SEQUENCE OF OPERATION

1. ALL INPUTS DOWN TRANSISTOR ON OUTPUT UP
2. ANY INPUT UP TRANSISTOR OFF OUTPUT DOWN
3. COLLECTORS MUST BE LOADED
4. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
A, P	Y	INPUT	UP -0.65	DOWN -5.8
B, H	Y	INPUT	UP -0.65	DOWN -5.8
C, L	Y	INPUT	UP -0.65	DOWN -5.8
D, Q	Y	INPUT	UP -0.65	DOWN -5.8
E, R	Y	INPUT	UP -0.65	DOWN -5.8
G, P	Y	OUTPUT	UP -0.65	DOWN -5.81



DELAY: SDTDL - LOW SPEED
LOGIC BLOCK WITH 560 OHM COLLECTOR RESISTOR

	MIN	MAX
TURN ON (NSEC)	75	100*
TURN OFF (NSEC)	40	200**

*THIS DELAY CAN INCREASE TO 200 NSEC WHEN THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

**THIS DELAY CAN INCREASE TO 350 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVED THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

NOTE: THIS LEVEL ASSEMBLY IS DIRECTLY INTERCHANGEABLE WITH EARLIER DISCRETE COMPONENT ASSEMBLY LEVELS.

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	2APR62

INTERNATIONAL BUSINESS MACHINES CORP.				DA	CHARGE NO.	APPROVAL	DATE	CHARGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	CARD ASM TSTR-SDTDL 5-WAY			29 JUN	115599					
LOGIC BLOCK	LOW SPEED WO/LOAD			30 JUL	117803					
DESIGN		MODEL	SMS	15 SEP	121632					
DETAIL	RQ	IMARG2	SCALE	NONE	126401J	GLK				
CHECK	WH	IMARG2	DRAW	LIG 23OCT67	132159					
APPRO		CHECK	JD	26OCT67						

729918

CIRCUIT FAMILY
SDTDL


729919

STANDARD CODE

CARD CODE 729919
D G Z -

REFERENCE DRAWING
SEE PRODUCTION DRAWING 370373

10 WAY LOGIC BLOCK LOW SPEED WITH LOAD




DELAY: SDTDL - LOW SPEED

LOGIC BLOCK WITH 560 OHM COLLECTOR RESISTOR

TURN ON (NSEC)	MIN. 75	MAX. 100*
TURN OFF (NSEC)	40	200**

*THIS DELAY CAN INCREASE TO 200 NSEC WHEN THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.


**THIS DELAY CAN INCREASE TO 350 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.



SEQUENCE OF OPERATION

1. ALL INPUTS DOWN TRANSISTOR ON OUTPUT UP
2. ANY INPUT UP TRANSISTOR OFF OUTPUT DOWN
3. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
A	Y INPUT	[Waveform]	UP -0.65	-1
B	Y INPUT	[Waveform]	DOWN -5.81	-8.8
C	Y INPUT	[Waveform]	UP -0.65	-1
D	Y INPUT	[Waveform]	DOWN -5.81	-8.8
E	Y INPUT	[Waveform]	UP -0.65	-1
F	Y INPUT	[Waveform]	DOWN -5.81	-8.8
G	Y INPUT	[Waveform]	UP -0.65	-1
H	Y INPUT	[Waveform]	DOWN -5.81	-8.8
Q	Y INPUT	[Waveform]	UP -0.65	-1
R	Y INPUT	[Waveform]	DOWN -5.81	-8.8
P	Y OUTPUT	[Waveform]	UP -0.65	-1
			DOWN -5.81	-8.8




CIRCUIT AND PACKAGE STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	CARD ASM TSTR 10-WAY	DATE	6-29-62	CHANGE NO.	115599	APPROVAL		DATE		DEVELOPMENT NO.
LOGIC BLOCK	LOW SPEED WITH LOAD	DATE	12-30-63	CHANGE NO.	119217	APPROVAL		DATE		DEVELOPMENT NO.
DESIGN		MODEL	SMS							
DETAIL	RQ -1-62	SCALE	NONE							
CHECK	WH 3-1-62	DRAW	LIG 3-17-62							CIRCUIT FAMILY
APPRO		CHECK								SDTDL

729919


INVERTER LOW SPEED WITH LOAD

REFERENCE DRAWING
 SEE PRODUCTION DRAWING 370348



SEQUENCE OF OPERATION

1. INPUT DOWN TRANSISTOR ON OUTPUT UP
2. INPUT UP TRANSISTOR OFF OUTPUT DOWN
3. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN




PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
R, Q, P, E, G, H	Y INPUT		UP	-0.1
			DOWN	-5.8
A, B, C, D, F, H	Y OUTPUT		UP	-0.1
			DOWN	-5.8

DELAY: SOTDL - LOW SPEED

LOGIC BLOCK WITH 560 OHM COLLECTOR RESISTOR

	MIN.	MAX.
TURN ON (NSEC)	75	100 *
TURN OFF (NSEC)	40	200 **

*THIS DELAY CAN INCREASE TO 200 NSEC WHEN THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.
 **THIS DELAY CAN INCREASE TO 350 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSTR -				6-29-62	115599					729921
INVERTER LOW SPEED WITH LOAD				1-3-63	116934					
DESIGN	RQ	3-1-62	SCALE	NONE	7-12-63	116192				
CHECK	WH	3-1-62	DRAW	JAB	3DEC65	8-31-64	121906			
APPRO			CHECK	HDG	3DEC65	3DEC65	126401			

C

729922


STANDARDS CODE

CARD CODE 729922
D H C -

REFERENCE DRAWING

SEE PRODUCTION DRAWING 370372

SOTDL INVERTER LOW SPEED W/O LOAD



- SEQUENCE OF OPERATION
1. INPUT DOWN TRANSISTOR ON OUTPUT UP
 2. INPUT UP TRANSISTOR OFF OUTPUT DOWN
 3. ALL COLLECTORS MUST BE LOADED
 4. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN.


PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
R, Q, P, E, G, H	Y INPUT		UP	-0.65 -0.1
A, B, C, D, F, L	Y OUTPUT		DOWN	-5.81 -8.8
			UP	-0.65 -0.1
			DOWN	-5.81 -8.8

DELAY: SOTDL - LOW SPEED

LOGIC BLOCK WITH 560 OHM COLLECTOR RESISTOR

	MIN.	MAX.
TURN ON (NSEC)	75	100*
TURN OFF (NSEC)	40	200**

*THIS DELAY CAN INCREASE TO 200 NSEC WHEN THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.
**THIS DELAY CAN INCREASE TO 350 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSTR- SOTDL				4-2-62	115599					729922
INVERTER LOW SPEED W/O LOAD										
DESIGN	RQ	3-1-62	SCALE	SMS						
DETAIL	WH	3-1-62	DRAW	LIG	3-17-62					
CHK			CHK							

C



729925

STANDARDS CODE 2-7045

CARD CODE 729925
D H F -

REFERENCE DRAWING SEE PRODUCTION DRAWING 370350

TRIGGER AND DRIVER



SEQUENCE OF OPERATION

THE RESET INPUT RESPONDS TO A NEGATIVE VOLTAGE LEVEL. RESETTING TURNS T6, T7, T5 AND T8 ON AND THE OTHER TRANSISTORS WILL BE IN THE OPPOSITE STATE. THE GATES ARE CONDITIONED BY A POSITIVE VOLTAGE LEVEL AND THE AC SET IS RESPONSIVE TO A POSITIVE VOLTAGE LEVEL. THUS, TO SET THE TRIGGER MEANS TO TURN OFF THE TRANSISTOR WHOSE GATE AND SET ARE BOTH POSITIVE. THE DC SET RESPONDS TO A NEGATIVE VOLTAGE LEVEL. THUS, WHEN THE TRIGGER IS DC SET, T2, T3, T1 AND T4 WILL BE ON.


DELAY - NSEC	T _{ON}		T _{RISE}		T _{OFF}		T _{FALL}	
	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN
BINARY OPERATION:	123	36	63	16	240	115	200	95
GATED:	135	40	48	16	205	82	160	61

NOTE: T_{ON} IS DEFINED AS THE DELAY FROM THE TIME AN AC INPUT SIGNAL ARRIVES UNTIL THE "OFF" TRANSISTOR HAS TURNED ON COMPLETELY. THIS IS MEASURED FROM THE TIME THE AC INPUT HAS SHIFTED 10%.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS		
			MIN	MAX	
C, D	Y GATE		UP	-0.65	-0.1
			DOWN	-5.81	-7.64
H, F	Y AC SET		UP	-0.65	-0.1
			DOWN	-5.81	-7.64
R	Y DC SET		UP	-0.65	-0.1
			DOWN	-5.81	-7.64
A	Y RESET		UP	-0.65	-0.1
			DOWN	-5.81	-7.64
Q, P	Y OUTPUT		UP	-1.1	-7.3
			DOWN	-5.83	-7.3
B, E	Y OUTPUT		UP	-1.1	-2.2
			DOWN	-5.83	-7.3
G, L	Y GATE		UP	-0.65	-0.1
			DOWN	-5.81	-7.64

IN THE POSITIVE DIRECTION UNTIL THE "OFF" TRANSISTOR HAS SHIFTED 90% POSITIVE.

T_{OFF} IS MEASURED FROM THE TIME AN AC INPUT HAS SHIFTED 10% POSITIVE UNTIL THE OUTPUT OF THE "ON" TRANSISTOR HAS SHIFTED 90% NEGATIVE.



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-2-62

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASSEMBLY TRANSISTOR - TRIGGER AND DRIVER		6-29-62	115599					729925
DESIGN	MODEL	1-3-63	116034					
DETAIL RQ	3-1-62	SCALE	NONE					
CHECK WH	3-1-62	DRAW	LIG	2-17-62				
APPRO		CHECK						
								CIRCUIT FAMILY SDTDL

734301



2-0

734301

DHV-

REFERENCE DRAWING
PRODUCTION DRAWING 372123

LS 1 6-WAY, 1 4-WAY NEGATIVE AND LOGIC BLOCKS WITHOUT LOADS



OTHER DESIGNATIONS:

+0, -A0, +0A, +00, I, ID, IA

SEQUENCE OF OPERATION

1. ALL INPUTS DOWN: TRANSISTOR ON, OUTPUT UP.
2. ANY INPUT UP: TRANSISTOR OFF, OUTPUT DOWN.


RELAY

WITH 560 Ω, 1.6K OR 6.2K COLLECTOR RESISTOR

TURN ON (NSEC)	MIN	MAX
	75	100*
TURN OFF (NSEC)	40	200**

*THIS DELAY CAN INCREASE TO 200 NSEC WHEN THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

**THIS DELAY CAN INCREASE TO 350 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	LS 1 6-WAY, 1 4-WAY			3-25-63	116800					734301
NEG. AND LOGIC BLOCKS WITHOUT LOADS				12-30-63	119217					
DESIGN	MODEL	SMS 1440								
DETAIL	SCALE	NONE								
CHECK	DRAW	MDE 12-10-62								
APPROV	8-25-63	CHECK								CIRCUIT FAMILY
										SDTDL

C

734354


734354

DHW-
P/N: 372191 EC: D114410A

REFERENCE DRAWING
PRODUCTION DRAWING 372191

SDTDL LATCH

TYPICAL APPLICATION*




* CONFIGURATION #7 IS NOT A PART OF THE CARD AND IT MUST BE AN UNLOADED LOGIC BLOCK.

OTHER DESIGNATIONS

CONF. 1, 3, 5, 7 +0, -AO, +OA
CONF. 2, 4, 6 I, IO, IA

SEQUENCE OF OPERATION (TYPICAL APPLICATION)



1. DOWN LEVEL ON PINS 1 AND 2 CAUSES TRANSISTOR IN SET BLOCK T3 TURN ON, OUTPUT (TIED TO PIN Q OF LATCH) TO BE UP.
2. AN UP LEVEL AT INVERTER INPUT RESULTS IN DOWN LEVEL AT THE OUTPUT.
3. ALL INPUTS TO -A BLOCK OF LATCH DOWN, TRANSISTOR TURNS ON. LATCH IS NOW SET.
4. ALL LEVELS ON LATCH REMAIN STABLE, EVEN WHEN SET INPUT LEVELS CHANGE.
5. AN UP LEVEL ON PINS B OR C CAUSES TRANSISTOR IN -A BLOCK OF LATCH TO TURN OFF, OUTPUT (PIN Q) GOES DOWN. LATCH IS NOW RESET.



PINS	SIGNAL NAME	WAVESHAPES	LEVELS		
			MIN	MAX	
1	Y SET INPUT		UP	-0.65V	-0.1V
			DOWN	-5.81V	-8.8V
2	Y SET INPUT		UP	-0.65V	-0.1V
			DOWN	-5.81V	-8.8V
A	Y OUTPUT		UP	-0.65V	-0.1V
			DOWN	-5.81V	-8.8V
B	Y RESET INPUT		UP	-0.65V	-0.1V
			DOWN	-5.81V	-8.8V
C	Y RESET INPUT		UP	-0.65V	-0.1V
			DOWN	-5.81V	-8.8V
Q	Y OUTPUT		UP	-0.65V	-0.1V
			DOWN	-5.81V	-8.8V

DELAY - NSEC

		MIN	MAX
PINS A, B OR C TO PIN Q	TURN ON	75	100
	TURN OFF	40	100
PIN Q TO PIN A	TURN ON	75	100
	TURN OFF	40	200



INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHAN. NO.	APPROVAL	DEVELOPMENT NO.
NAME: SDTDL LATCH				4-17-63	116800A					734354
DESIGN					5-2-63	116801				
DETAIL										
CHECK										
APPROV: 4-17-63 CHECK										





734302

734302

REFERENCE DRAWING
PRODUCTION DRAWING 372193

DHY-
P/N:372193 EC:0114678

SDTDL LS 1 8-WAY, 1 2-WAY NEGATIVE AND LOGIC BLOCKS WITHOUT LOADS



OTHER DESIGNATIONS:

+0, -A0, +0A, +00, I, ID, IA

SEQUENCE OF OPERATION

1. ALL INPUTS DOWN: TRANSISTOR ON, OUTPUT UP.
2. ANY INPUT UP: TRANSISTOR OFF, OUTPUT DOWN

DELAY

WITH 560 Ω, 1.6K OR 6.2K COLLECTOR RESISTOR

	MIN	MAX
TURN ON (NSEC)	75	100*
TURN OFF (NSEC)	40	200**

*THIS DELAY CAN INCREASE TO 200 NSEC WHEN THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

**THIS DELAY CAN INCREASE TO 350 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME SDTDL LS 1 8-WAY, 1 2-WAY NEG AND LOGIC BLOCKS WITHOUT LOADS				3-25-63	116800					
DESIGN		MODEL	SMS 1440							
DETAIL		SCALE	NONE							
CHECK		DRA	MDE 12-10-62							
APPRO		CHECK								

734302

C


2-2

CARD CODE 373329
D J A-

SHEET 1 OF 3 373329

STANDARDS CODE 2-7045

SWITCH CORE MATRIX UNITS



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
AC (8S)	4-17-62

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	TWIN CARD ASM- BUFFER	SEE	INDEX CARD	10-28-63	D118973	GWS	9FEB67	126567	GWS	13-450-0020
DESIGN	RK 12-11-61	MODEL	SMS	2-21-64	D119688	<i>W</i>	13APR67	D131143	GWS	
DETAIL	JWS 12-26-61	SCALE	NONE	31AUG65	125289	GLK				
CHECK		DRAW	1/16 1-24-64	7FEB66	D125848	GLK				
APPRO	GWS 7-3-62	CHECK								373329

NOTES
NUMBERS NEXT TO COIL INDICATE THE PINS ON THE MODULE INDICATED.
THIS IS NOT A POINT TO POINT WIRING DIAGRAM.

C


C. S. CO. NO. 2708

2-2

CARD CODE	373329
D J A-	

SHEET 2 OF 3 373329
STANDARDS CODE 2-7045

SWITCH CORE MATRIX TENS



NOTES
NUMBERS NEXT TO COIL INDICATE THE PINS ON THE MODULE INDICATED
THIS IS NOT A POINT TO POINT WIRING DIAGRAM

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
WAC (GS)	4-17-62


INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME TWIN CARD ASM-BUFFER				10-28-63	D118973	GWS	5FEB67	126567	GWC	13-450-0020
MATRIX SWITCH CARD				2-3-64	D119688	GWS	13APR67	D131143	GWS	
DESIGN	R K	12-11-61	MODEL	SMS						
DETAIL	JWS	12-26-61	SCALE	NONE						
CHECK			DRAW	LIG	1-24-64					
APPRO	GWS	7-3-62	CHECK							
				7FEB66	D125848	GLK				

C

C. S. CO., NO. 8707

FORM 88-101

2-2
CART CODE 373330
D J B -



PART NO.	VALUE	QTY

NOTES
I CIRCUIT MUST CONFORM TO ENGINEERING SPECIFICATIONS 893157, 893153
II ASSEMBLE TO ENGINEERING SPECIFICATION 893001
III CONTACT PIN AND PRINTED CONDUCTOR MUST BE ALIGNED WITHIN .015 PRIOR TO SOLDERING

MFG ENG	PW	12DEC68
CIRCUIT AND PACKAGING STANDARD		
APPROVAL		DATE
WAC	GS	17APR62

INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME TWIN CARD ASM- BUFFER MEMORY CARD	9 JUL 62	114424	MDL				373330
	12-21-62	114424A	MDL				13-450-0013
DESIGN JWS 11-17-61 MODEL SMS 1401G	31 AUG 65	D125289	GLK				
DETAIL JWS 12-11-61 SCALE NONE	9 JAN 69	D133093	GWS				
CHECK RLV 12-21-61 DRAW LIG 5-8-62							
APPRO JPM 12-22-61 CHECK							


C

734404

SHEET 1 OF 3

CARD CODE 734404
DJL-

SDTDL SINGLE SHOT HAMMER DRIVER



VOLTAGE	PIN
GND	J 6 I
-6	2
+12	4
+12M	5
+12	6
-60	8

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME SDTDL SINGLE SHOT HAMMER DRIVER		25APR63	116800B					
DESIGN		13MAR64	120097	WS				
DETAIL		21NOV64	122721	CK				
CHECK		26MAR65	123735	CK				
APPRO			132174					

MFG. ENG.	
CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE


734404

REFERENCE DRAWING
PRODUCTION DRAWING 373354

734404

SHEET 3 OF 3

SDTDL SINGLE SHOT HAMMER DRIVER



6. PIN A IS A SEPARATE LOW-IMPEDANCE GROUND PATH FOR THE OUTPUT TRANSISTORS. IT MUST BE GROUNDED BY CARD SOCKET WIRING.

SEQUENCE OF OPERATION

1. PINS B, C, OR H DOWN: CIRCUIT CANNOT BE PULSED.
2. PINS B, C, AND H UP: T4 TURNS ON AND CHARGES C46.
3. T8 THEN TURNS ON AND PROVIDES FEEDBACK TO KEEP T4 ON.
4. T12 ALSO TURNS ON WHICH IN TURN DRIVES T16.
5. CIRCUIT RESETS WHEN C46 DISCHARGES.

PINS	SIGNAL NAME	WAVESHAVE	LEVELS		
			MIN	MAX	
B	Y	INPUT	UP	-0.65V	-0.1V
			DOWN	-5.81V	-12.40V
C	Y	INPUT	UP	-0.65V	-0.1V
			DOWN	-5.81V	-12.40V
H	Y	INPUT	UP	-0.65V	-0.1V
			DOWN	-5.81V	-12.40V
F	OUTPUT	OUTPUT	UP	-2V	0V
			DOWN	-0.34V	-66V

NOTES

1. THE INPUT PULSE WIDTH MUST BE 1.5 USEC OR GREATER TO OPERATE CIRCUIT.
2. CIRCUIT CANNOT BE TRIGGERED MORE FREQUENTLY THAN EVERY 43 MSEC.

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	SDTDL SINGLE SHOT HAMMER DRIVER			4-25-63	116800B					734404
DESIGN	MODEL	SMS 1460		3-13-64	120037	GWS				
DETAIL	SCALE	NONE		11-21-64	122721	GLK				
CHECK	DRAW	MDE 3-13-63		3-26-65	123735	GLK				
APPRO	CHECK				132174					

734390

2-2


734390

DKQ-

P/N: 372496 EC: 0116031


REFERENCE DRAWING
PRODUCTION DRAWING 372496

DIFFERENCE AMPLIFIER



SEQUENCE OF OPERATION


1. WHEN INPUT SIGNALS AT PINS C AND B ARE PASSING THROUGH THE ZERO CROSSOVER POINTS, A PULSE WAVE OUTPUT WILL RESULT.
2. AN UP LEVEL AT THE OUTPUT FROM THE INVERTER IS PRODUCED AT THE ZERO CROSSOVER OF THE INPUT SIGNAL TO SENSE AMPLIFIER STAGE I (REFER TO REFERENCE DRAWING WV--)



PINS	SIGNAL NAME	WAVESHAPE	LEVELS		
				MIN	MAX
C	U INPUT		UP	-5.5V	+24V
			DOWN	-7.6V	-12.5V
B	U INPUT		UP	-5.5V	+24V
			DOWN	-7.6V	-12.5V
A	Y OUTPUT		UP	-6.5V	-1V
			DOWN	-5.81V	-6.24V

(100 NS/DIV)

DELAY (NSEC)	MIN	MAX
TURN ON	76	124
TURN OFF	100	900



COMPONENT SIDE

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	DIFFERENCE AMPLIFIER	4-25-63	116800B					734390
DESIGN								
DETAIL	MODEL SMS 1460							
CHECK	SCALE NONE							
APPRO	DRAW MDE 2-20-63							
	CHECK							

C


73442

2-1
73442

REFERENCE DRAWING
PRODUCTION DRAWING 372497


INHIBIT DRIVER

DKR-
P/N: 372497



SEQUENCE OF OPERATION

1. IF BOTH INHIBITS D AND R ARE UP, TRANSISTOR T4 IS ON, TRANSISTOR T8 IS OFF AND OUTPUT B IS AT THE VOLTAGE LEVEL APPLIED TO PIN H.
2. IF INPUT D IS DOWN AND R IS UP, TRANSISTOR T4 IS OFF, TRANSISTOR T8 IS ON AND OUTPUT B IS AT GROUND LEVEL.



PINS	SIGNAL NAME	WAVESHAPE	LEVELS		
			MINIMUM	MAXIMUM	
D P R C	INPUT		UP	-4.66V	0V
			DOWN	-6.94V	-12.48V*
R L	INPUT		UP	+1.74V	---
			DOWN	-1.14V	-6.24V*
B E F G	OUTPUT		UP	NOTE 1	NOTE 1
			DOWN	+0.5V	0V


NOTE 1 - UP LEVEL VOLTAGE VALUE IS THE VOLTAGE APPLIED TO PIN H ± THE SUPPLY TOLERANCE

* - FUNCTION OF LOAD

DELAY MAXIMUM

TON (N SEC) 900

TOFF (N SEC) 350




CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME INHIBIT DRIVER				9-27-63	116691					
DESIGN REL 8-30-63 MODEL SHS 144B				14OCT65	125832					
DETAIL REL 8-30-63 SCALE NONE										
CHECK OCK 8-30-63 DRAW VE 8-27-63										
APPRO OCK 8-30-63 CHECK										

73442

734373


1330 KC OSCILLATOR AND SHAPER



SEQUENCE OF OPERATION

1. WHEN POWER IS UP, THE OSCILLATOR TURNS ON.

PINS	SIGNAL NAME	WAVESHAPE	LEVELS	
			MIN	MAX
C	Y	OUTPUT #2	UP	0.0V +0.5V
			DOWN	-5.86V -6.64V
E	Y	OUTPUT #1	UP	0.0V +0.5V
			DOWN	-5.86V -6.64V



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME		4-17-63	116800A					734373
SDTDL 1330 KC OSCILLATOR AND SHAPER		9-11-63	117848					
DESIGN	MODEL SMS 1440	12-29-64	120699	GLK				
DETAIL	SCALE NONE	14OCT65	125832					
CHECK	DRAW RPB-23-63						CIRCUIT FAMILY SDTDL	
APPRO	CHECK <i>[Signature]</i> 2-23-65							


C

734372

CARD CODE 734372
D K T -

REFERENCE DRAWING
PRODUCTION DRAWING 372500


1660 KC OSCILLATOR AND SHAPER



SEQUENCE OF OPERATION

1. WHEN POWER IS UP, THE OSCILLATOR TURNS ON.

PINS	SIGNAL NAME	WAVESHAPES	LEVELS		
			MIN	MAX	
C	Y	OUTPUT #2	UP	0.0V	+0.5V
			DOWN	-5.86V	-6.64V
E	Y	OUTPUT #1	UP	0.0V	+0.5V
			DOWN	-5.86V	-6.64V



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	SDTDL 1600 KC OSCILLATOR AND SHAPER			4-25-63	116800B					
DESIGN	MODEL	SMS 1460		9-11-63	117848					
DETAIL	SCALE	NONE		14OCT65	125832					
CHECK	DRAWN	R.P. 8-23-63								CIRCUIT FAMILY
APPRO	CHECKED	M.L. 8-23-63								SDTDL

734372

734420


734420

DKU-

P/N: 372508 EC: 0116056

REFERENCE DRAWING
PRODUCTION DRAWING 372508

SOTDL INTEGRATOR





SEQUENCE OF OPERATION

1. INPUT UP: TRANSISTOR OFF, OUTPUT DOWN
2. INPUT DOWN: TRANSISTOR ON, OUTPUT UP

DELAY

	MIN	MAX
TON (μSEC)	230	350
TOFF (μSEC)	100	122



INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME SOTDL INTEGRATOR		3-25-63	116800					
DESIGN	MODEL SMS 1440							
DETAIL	SCALE NONE							
CHECK	DRAW MDE 3-13-63							
APPRO	3-25-63 CHECK							

734420

C


734376

734376

DKW-
P/N: 372526

REFERENCE DRAWING
PRODUCTION DRAWING 372526

SDTDL HS POWER LATCH




OTHER DESIGNATIONS
CONF. 1, 6 +0
CONF. 2, 7 +A, -0, +AA
CONF. 4, 9 -0

SEQUENCE OF OPERATION

1. THE FIRST SET OF DIODES TO T10 AND T5 PERFORM A NEGATIVE AND FUNCTION AND THE SECOND SET A NEGATIVE OR.
2. THE LATCH OPERATION IS PERFORMED BY COUPLING THE OUTPUT OF T7 AND T8 BACK TO THE NEGATIVE OR OF T10 AND THE OUTPUT OF T2 AND T4 BACK TO THE NEGATIVE OR OF T5.
3. WHEN THE OUTPUT IS DOWN THE CIRCUIT LATCHES BACK AND HOLDS T5 OR T3 ON UNTIL THE CIRCUIT IS RESET.

NOTE

THE ONE AND TWO DIGIT NUMBERS SHOWN IN THE INDIVIDUAL BLOCKS OF THE BLOCK DIAGRAM REFER TO TRANSISTORS ON THE CARD.




PINS	SIGNAL NAME	WAVESHAPPE	LEVELS	
			MIN	MAX
A, E	Y INPUT	[Square Wave]	UP -0.65V	-1V
			DOWN -5.28V	-12.48V
B, F	Y INPUT	SET	UP -0.65V	-1V
			DOWN -5.28V	-12.48V
L, Q	Y OUTPUT	[Storage]	UP -0.35V	-1V
			DOWN -5.81V	-12.48V
R, D	Y OUTPUT	[Storage]	UP -1.10V	-2.2V
			DOWN -5.83V	-7.30V
P, H	Y INPUT	RESET	UP -0.65V	-0.5V
			DOWN -5.5V	-8.8V
C, G	Y OUTPUT	[Storage]	UP -1.25V	-0.5V
			DOWN -6.71V	-6.71V*

* FUNCTION OF I_C

DELAY - NSEC

	TURN ON	MIN	MAX
PINS A, B, E OR F TO PINS Q OR L	15	280	
	TURN OFF	24	300
PINS Q OR L TO PINS R OR D	6	20	
	TURN OFF	6	28
PINS P, R, H OR D TO PINS C OR G	51	76	
	TURN OFF	62	132



COMPONENT SIDE

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME SDTDL HS POWER LATCH		4-21-63	116800C					
DESIGN		11-21-64	122721	GLK				
DETAIL	MODEL SMS 1440							
CHECK	SCALE NONE							
APPRO	DRAW MDE 2-8-63							

734376

734377



27

734377

REFERENCE DRAWING
PRODUCTION DRAWING 372527

DKX-
P/N: 372527 EC: 0116156

SOTDL HS FOUR 3-WAY NEGATIVE AND - NEGATIVE OR LOGIC BLOCK WITHOUT LOAD



OTHER DESIGNATIONS

CONF. 1-4 +0
CONF. 5 +A, -00, +AA, -0A, +A0


SEQUENCE OF OPERATION

1. PINS F, E AND L MUST BE DOWN TO HAVE A DOWN LEVEL AT D12.
2. PINS D, Q AND P MUST BE DOWN TO HAVE A DOWN LEVEL AT D14.
3. A DOWN LEVEL AT D8, D10, D12 OR D14 WILL CAUSE THE TRANSISTOR TO TURN ON, THE OUTPUT WILL BE UP.
4. EITHER F, E OR L UP WILL CAUSE AN UP LEVEL AT D12.
5. EITHER D, Q OR P UP WILL CAUSE AN UP LEVEL AT D14.
6. THE LEVELS AT D8, D10, D12 AND D14 MUST ALL BE UP TO TURN THE TRANSISTOR OFF, THE OUTPUT WILL BE DOWN.

DELAY

WITH 560Ω, 1.6K OR 6.2K COLLECTOR RESISTOR

	MIN	MAX
TURN ON (NSEC)	15	280
TURN OFF (NSEC)	24	300



INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME SOTDL HS FOUR 3-WAY NEG AND- NEG OR LOGIC BLOCK WITHOUT LOAD				4-24-63	116800C					
DESIGN		MODEL	SMS 1440							
DETAIL		SCALE	NONE							
CHECK		DRAW	MDE 2-8-63							
APPRO		CHECK								


734377

734378
STANDARD: 2-7045
CUM

734378
LARD CODE
DKY -

REFERENCE DRAWING
SEE PRODUCTION DRAWING 372528

HS ONE 6-WAY, ONE 4-WAY NEGATIVE AND LOGIC BLOCKS WITHOUT LOADS



OTHER DESIGNATIONS

+0, -A0, +0A, +00, I, I0, IA

SEQUENCE OF OPERATION



1. ALL INPUTS DOWN: TRANSISTOR ON, OUTPUT UP
2. ANY INPUT UP: TRANSISTOR OFF, OUTPUT DOWN

DELAY	MIN	MAX
WITH 560Ω OR 1.6K COLLECTOR RESISTOR		
TURN ON (NSEC)	18	100*
TURN OFF (NSEC)	15	150**

*THIS DELAY CAN INCREASE TO 180 N SEC WITH A 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

**THIS DELAY CAN INCREASE TO 200 N SEC WITH A 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

THIS LEVEL ASSEMBLY IS DIRECTLY INTERCHANGEABLE WITH EARLIER DISCRETE COMPONENT ASSEMBLY LEVELS



M1	2399110	SDTDL
M2		
M3	361431	ESD
T1	369656	124
T2		
T3		
T4	369656	124
T5		
T6		

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME HS 1 6-WAY, 1 4-WAY NEG AND LOGIC BLOCKS WITHOUT LOADS				25APR63	116800B					734378
DESIGN				30DEC63	119217					
DETAIL					132167					
CHKD		SCALE	NONE							CIRCUIT FAMILY
APPRD		DRAW	LTG	20OCT67						SDTDL

2

734379


734379

DKZ-

P/N: 372529 EC:0116156

REFERENCE DRAWING
PRODUCTION DRAWING 372529

SDTDL HS THREE 4-WAY NEGATIVE AND - NEGATIVE OR LOGIC BLOCKS WITHOUT LOADS



* FUNCTION OF LOAD

OTHER DESIGNATIONS

CONF. 1-3 +0
CONF. 4 +A, -00, +AA, -0A, +A0


SEQUENCE OF OPERATION

1. PINS A, B, C AND E MUST BE DOWN TO HAVE A DOWN LEVEL AT D18.
2. PINS G, L, Q AND R MUST BE DOWN TO HAVE A DOWN LEVEL AT D15.
3. A DOWN LEVEL AT D14, D15 OR D18 WILL CAUSE THE TRANSISTOR TO TURN ON, THE OUTPUT WILL BE UP.
4. EITHER A, B, C OR E UP WILL CAUSE AN UP LEVEL AT D18.
5. EITHER G, L, Q OR R UP WILL CAUSE AN UP LEVEL AT D15.
6. THE LEVELS AT D18, D15 AND D14 MUST ALL BE UP TO TURN THE TRANSISTOR OFF, THE OUTPUT WILL BE DOWN.

DELAY

WITH 560Ω, 1.6K OR 6.2K COLLECTOR RESISTOR

	MIN	MAX
TURN ON (NSEC)	15	280
TURN OFF (NSEC)	24	300



COMPONENT SIDE


INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME SDTDL HS THREE 4-WAY NEG AND -NEG OR LOGIC BLOCKS WITHOUT LOADS	4-24-63	116800C					
DESIGN	MMDF1	CMO 1440					
DETAIL	SCALE	NONE					
CHECK	DRAW	MDE 2-8-63					
APPROV	4-24-63	CHECK					

734379

C


2-1
374621

6V AMPLIFIER CARD FOR MPS POWER SUPPLY



NOTES

- I CIRCUIT MUST CONFORM TO ENGINEERING SPECIFICATION 893492
- XI ASSEMBLE TO ENGINEERING SPECIFICATION 895396 AND 891999
- XII ALL RESISTORS ARE 1/2 WATT AND $\pm 5\%$ UNLESS OTHERWISE NOTED
- XIII "J" IN BLOCK DENOTES BARE WIRE JUMPER 491296



T1	535441	026
T2	535441	026
T3	369087	086
T4	369087	086
T5		
T6		
T7		
T8		

B


DPD CIRCUIT & PACKAGING STANDARD		APPROVAL		DATE		HOLE PATTERN		COMPONENT SIDE	
GDS		12-11-63		493457					
INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.	
NAME CARD ASM TSTR - 6V AMP		5-21-64	121290	JVL				374621	
CARD FOR MPS POWER SUPPLY									
DESIGN	MODEL	SMS							
DETAIL	SCALE	NONE							
CHECK	JRP	5-21-64	DRAW	HDG	5-3-64				
APPRO	JVL	5-21-64	CHECK	ENS	5-15-64				

837973
STANDARD CODE
2-7045

CARD CODE
ESG
837973

REFERENCE DRAWING
PRODUCTION DRAWING 374907

SPD-CURRENT DRIVE II



* NO OUTPUT VOLTAGE LEVELS ARE SPECIFIED SINCE THE CIRCUITS ARE CURRENT DRIVERS.

OTHER DESIGNATIONS

CONF. 1	0
CONF. 3,4,6	DR
CONF. 5	40

SEQUENCE OF OPERATIONS:

CONF. 1 AND 2 - SAMPLE PULSE DRIVER


1. INPUTS P AND Q UP CONDITIONS POSITIVE AND INPUT CIRCUIT SO THAT A POSITIVE GOING PULSE ON PIN R TURNS T9 OFF AND T8 ON. OUTPUT IS UP.

NOTE: THE GATES MUST BE UP FOR AT LEAST 300 NSEC BEFORE AN AC INPUT IS APPLIED. THE GATE AND A-C INPUT RISE TIMES MUST BE 100NS OR LESS IF A 300 NSEC CONDITIONING TIME IS TO BE ACHIEVED. THE AC INPUT SWING MUST NOT EXCEED THE GATE INPUT SWING.

CONF. 3 THROUGH 6 - SET-RESET DRIVER.

1. A DOWN LEVEL ON E OR D OR A DOWN LEVEL ON BOTH PINS F AND G WILL TURN THE DRIVER ON.

DELAY - NSEC	AVERAGE	MAXIMUM
CONF. 1 AND 2		
TURN ON	70	75
TURN OFF	NOT APPLICABLE	
CONF. 3 THRU 6		
TURN ON	40	100
TURN OFF	320	625



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
SIZ	3-24-65


INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	SPD - CURRENT DRIVE II	4-6-65	122304	<i>AK</i>				
DESIGN	MODEL SMS 2821							
DETAIL	SCALE NONE							
CHECK	DRAW JAB 3-25-65							
APPRO	CHECK JD							

837973


CIRCUIT FAMILY
SDTL

INDICATOR DRIVER

374924
ESX -
STANDARDS CODE
2-7045



- NOTES**
- X** CIRCUIT MUST CONFORM TO ENGINEERING SPECIFICATION 893791
 - XI** ASSEMBLE TO ENGINEERING SPECIFICATION 895396 AND 891999
 - XII** ALL RESISTORS ARE 1/2 WATT AND ±5% UNLESS OTHERWISE NOTED
 - XIII** "J" IN BLOCK DENOTES BARE WIRE JUMPER 491296



T1	369099	030
T2	369099	030
T3	369099	030
T4	369099	030
T5	369099	030

B							
DPD CIRCUIT & PACKAGING STANDARD							
APPROVAL	DATE						
JHT	2-16-65						
HOLE PATTERN							
396639							
INTERNATIONAL BUSINESS MACHINES CORP.							
NAME	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
CARD ASM TSTR- INDICATOR DRIVER	4-13-65	122312	SJ				PE0117
DESIGN	MODEL	SMS 2821					
DETAIL	SCALE	NONE					
CHECK	SJ	4-12-65	DRAW	LIG	4-1-65		CIRCUIT FAMILY
APPRO	SJ	4-12-65	CHECK	SJ	4-7-65		NAND



COMPONENT SIDE

REFERENCE DRAWING
PRODUCTION DRAWING
375157

FPZ-

P/N: 375157


STACKER RATE LIMITER



NOTES

- PIN L INPUT IS AT AN DOWN LEVEL WHEN THE 1403 CARRIAGE IS IN A HIGH SPEED MODE.
- PINS B AND C ARE AT A DOWN LEVEL WHEN THE PRINTER CARRIAGE IS IN A LOW SPEED MODE.
- PIN A INPUT IS AT A DOWN LEVEL WHEN THE CARRIAGE IS NOT SPACING.
- VOLTAGE ON C 2 IS AN ANALOGUE OF THE UNSTACKED PAPER STORED IN THE CARRIAGE. WHEN UTILIZED PROPERLY WITH ACCOMPANYING LOGIC THE FOLLOWING SAMPLE SEQUENCE WOULD BE SEEN.

PIN	FUNCTION	WAVEFORM	LEVEL		
			MAX.	MIN.	
L	INPUT		UP	-0.1	-0.65
			DOWN	-12.48	-5.81
B, C	INPUT		UP	-0.1	-0.65
			DOWN	-12.48	-5.81
A	INPUT		UP	-0.1	-0.65
			DOWN	-12.48	-5.81
G	OUTPUT		UP	-12.48	-5.81
			DOWN	-0.1	-0.65
C2 VOLTAGE	UNSTACKED PAPER ANALOGUE		UP	+0.75	+0.60
			DOWN	-2.1	-1.8



MFG ENG	PWI	120CT66
CIRCUIT AND PACKAGING STANDARD		
APPROVAL	DATE	
S. I. Z.	8SEP66	


INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASSEMBLY TSTR- STACKER RATE LIMITER				24FEB67	131091	<i>[Signature]</i>				849091
DESIGN	MODEL	SMS								
DETAIL	SCALE	NONE								
CHECK	DRAW	LIG 20FEB67								
APPRO	CHECK									

2532396

STANDARD CODE

REFERENCE DRAWING
PRODUCTION DRAWING 375188

CARD CODE 2532396
FRH-
P/N 375188



NOTES:

1. THE TRANSMISSION LINE RECEIVERS (DT) CONVERT FROM SLT STANDARD INTERFACE LEVELS TO SDTDL LEVELS
2. THE TRANSMISSION LINE DRIVERS (DL) CONVERT FROM SDTDL LEVELS TO SLT STANDARD LEVELS

SEQUENCE OF OPERATION

TRANSMISSION LINE RECEIVER (TLR)

1. AN UP LEVEL AT THE INPUT TO THE DT (CONFIGURATION 01, 02) CAUSES AN UP LEVEL AT PINS A AND R AND AN OUT OF PHASE LEVEL AT PINS B AND Q. A DOWN LEVEL AT THE INPUT CAUSES PINS A AND R TO GO TO A DOWN LEVEL AND PINS B AND Q TO GO TO AN UP LEVEL


TRANSMISSION LINE DRIVER (TLD)

1. AN UP LEVEL AT THE INPUTS TO THE DL (CONFIGURATION 03, 04) CAUSES AN UP LEVEL AT THE OUTPUTS. A DOWN LEVEL AT THE INPUTS CAUSES A DOWN LEVEL AT THE OUTPUT
2. PIN L IS THE GATE FOR THE LINE DRIVERS. WITH PIN L OPEN CIRCUITED APPROXIMATELY +12V WILL BE PRESENT AND THE LINE DRIVER FUNCTIONS NORMALLY. WITH PIN L BOUNDED THE OUTPUTS (PINS C AND D) REMAIN AT GROUND REGARDLESS OF THE STATE OF THE INPUTS

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS		
			MIN	MAX	
H, G	TLR INPUT		UP	+1.7V	+5.0V
	DOWN		+0.5V	+0.1V	
A, R	TLR IN PHASE OUTPUT		UP	-0.5V	-0.1V
	DOWN		-5.81V	-8.8V	
B, Q	TLR OUT OF PHASE OUTPUT		UP	-0.5V	-0.1V
	DOWN		-5.81V	-8.8V	
E, F	TLD INPUT		UP	0.5V	+1.45V
	DOWN		-5.87V	-12.48V	
D, C	TLD OUTPUT		UP	+3.11V	+4.09V
	DOWN		+1.5V	0V	
L	TLD GATE		UP	NOTE 2 (TLD)	
	DOWN		+0.35V	-5.8V	

DELAYS - NSEC

PIN	DELAY	MIN	MAX
B, Q	TON	80	80
	TOFF	67	200
A, R	TON	-	234
	TOFF	-	87
D, C	TON	-	225
	TOFF	-	225
L	DL	-	-
	GATE	-	-
NOT APPLICABLE			



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE

INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME: STD INTERFACE LINE		130813					
RECEIVER AND GATED DRIVER							
DESIGN	SCALE	SHS					
DETAIL	DRAW	LIB	5JUL67				
CHECK	CHECK						
APPRO							

2532396


C

2532397

STANDARDS CODE


REFERENCE DRAWING
PRODUCTION DRAWING 375193

CARD CODE 2532397
FRN-
P/N 375193




SEQUENCY OF OPERATION


1. IN A POWER-ON SEQUENCE THE CONTACT GROUND (PIN R) SHOULD NOT BE REMOVED UNTIL POWER IS UP AND REGULATING. RELAY 2 WILL MAKE 1 MSEC BEFORE RELAY 1.
2. IN A POWER DOWN SEQUENCE RELAY 1 WILL DROP OUT AT LEAST 2 MSEC OR MORE BEFORE RELAY 2.



UNUSED COMPONENT



- NOTES:
1. WITH PIN R OPEN THE INPUT CIRCUIT WILL PLACE APPROXIMATELY +12 VOLTS ON PIN R
 2. PIN R TIED TO DC GROUND THRU AN EXTERNAL RELAY POINT.



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	SELECT-OUT SEQUENCE CARD		130813					
DESIGN	MODEL	S/S						
DETAIL	SCALE	NONE						
CHECK	DRAW	LIG	5JUL67					
APPROV	CHECK							

C

2532397

734333


2-1

734333

REFERENCE DRAWING
 PRODUCT ION DRAWING 372575

HFT-
 P/N: 372575

SDTDL HIGH SPEED TRIGGER



OTHER DESIGNATIONS


T8

SEQUENCE OF OPERATION

1. WHEN THE TRIGGER IS SET, THE "ON" OUTPUT IS AT -6V AND THE "OFF" OUTPUT IS 0V.
2. WHEN THE TRIGGER IS IN A RESET CONDITION THE "ON" OUTPUT IS AT 0V AND THE "OFF" OUTPUT IS AT -6V.
3. TRIGGER IS SET BY
 - (A) A NEGATIVE VOLTAGE LEVEL APPLIED TO THE DC SET INPUT OR
 - (B) AN UP LEVEL AT THE SET GATE IN CONJUNCTION WITH A POSITIVE SHIFT AT THE AC SET INPUT.
4. TRIGGER IS RESET BY
 - (A) A NEGATIVE VOLTAGE LEVEL AT THE DC RESET INPUT OR
 - (B) AN UP LEVEL AT THE RESET GATE IN CONJUNCTION WITH A POSITIVE SHIFT AT THE AC RESET INPUT.

NOTES:


1. THE GATES MUST BE AT THE UP LEVEL 150 NS BEFORE THE AC SET ARRIVES.
2. THE AC SET SHOULD BE AT LEAST 70 NS WIDE AND ITS RISE TIME 70 NS OR LESS.



PINS	SIGNAL NAME	WAVESHAPES	LEVELS		
			MIN	MAX	
C	Y ON GATE		UP	-0.65V	-0.05V
			DOWN	-5.81V	-7.64V
B	Y AC SET		UP	-0.65V	-0.05V
			DOWN	-5.81V	-7.64V
G	Y AC RESET		UP	-0.65V	-0.05V
			DOWN	-5.81V	-7.64V
P	Y OFF GATE		UP	-0.65V	-0.05V
			DOWN	-5.81V	-7.64V
R	Y DC SET		UP	-0.65V	-0.05V
			DOWN	-5.81V	-7.64V
D	Y DC RESET		UP	-0.65V	-0.05V
			DOWN	-5.81V	-7.64V
A	Y "ON" OUTPUT		UP	-0.65V	-0.05V
			DOWN	-6.26V	-7.64V
Q	Y "OFF" OUTPUT		UP	-0.65V	-0.05V
			DOWN	-6.26V	-7.64V

DELAY - NSEC

BINARY OPERATION:	T _{ON}		T _{RISE}		T _{OFF}		T _{FALL}	
	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN
GATED:	135	40	63	16	240	115	200	95
	135	40	60	16	255	82	210	61



INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME				4-24-63	116800C					734333
DESIGN				4-29-65	124282	GLK				
DETAIL				8AUG66	127574	GLK				
CHECK										
APPRO										
CHECK										

27



734417

734417



REFERENCE DRAWING
PRODUCTION DRAWING 373373

ROW BIT

HGA-
P/N: 373373 EC: 0117834



DETAIL "A"



DETAIL "A"

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE



INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	ROW BIT			9-16-63	116800F					
DESIGN		MODEL	SMS 1460							
DETAIL		SCALE	NONE							
CHECK		DRAW	LIG 9-4-63							
PPRO		CHECK								

734417

C

REFERENCE DRAWING
PRODUCTION DRAWING 374791

LINE DRIVER AND RECEIVER NAND TO SLT-SLT TO NAND



NOTES:

1. THE TRANSMISSION LINE DRIVES, DL, CONVERT FROM SOTDL LEVELS TO SLT STANDARD INTERFACE LEVELS.
2. THE TRANSMISSION LINE RECEIVERS, DT, CONVERT FROM SLT STANDARD INTERFACE LEVELS TO SOTDL LEVELS.
3. THE RESISTOR NETWORK, R, IS USED TO TERMINATE THE SLT STANDARD INTERFACE.

SEQUENCE OF OPERATION

TRANSMISSION LINE RECEIVER:

1. AN UP LEVEL AT THE INPUT TO THE DT CAUSES AN UP LEVEL AT PINS B, Q AND AN OUT OF PHASE DOWN LEVEL AT PINS A, R. A DOWN LEVEL AT THE INPUT CAUSES PINS D, Q TO GO TO A DOWN LEVEL AND PINS A, R TO AN UP LEVEL.

TRANSMISSION LINE DRIVER:


1. AN UP LEVEL INPUT CAUSES A DOWN LEVEL AT THE OUTPUT. A DOWN LEVEL INPUT CAUSES AN UP LEVEL AT THE OUTPUT.

PINS	SIGNAL NAME	WAVESHAPES	LEVELS		
			MIN	MAX	
H, G	TLR INPUT		UP	+2.1V	+3.4V
			DOWN	+1.20V	+0.14V
B, Q	TLR IN PHASE OUTPUT		UP	-0.5V	-0.1V
			DOWN	-5.81V	-8.8V
A, R	TLR OUT OF PHASE OUTPUT		UP	-0.5V	-0.1V
			DOWN	-5.81V	-8.8V
E, F	TLD INPUT		UP	-0.53V	+1.45V
			DOWN	-5.87V	-10.5V
D, C	TLD OUTPUT		UP	+2.1V	+3.4V
			DOWN	+0.33V	0.00V
L	LINE TERMINATOR		UP	+2.1V	+3.4V
			DOWN	+1.26V	+0.14V

DELAY - NSEC

DT		MIN	MAX
B, Q	T _{ON}	20	120
B, Q	T _{OFF}	60	340
A, R	T _{ON}	120	390
A, R	T _{OFF}	28	138

DL		MIN	MAX
D, C	T _{ON}	15	215
D, C	T _{OFF}	100	700



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD



APPROVAL DATE

INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME LINE DRIVER AND RECEIVER -	16DEC65	125840	JZX				846924
NAND TO SLT - SLT TO NAND		125840					
DESIGN							
DETAIL							
CHECK							
APPRO							

374792


VOLTAGE SEQUENCING CARD

374792
JEB-
STANDARDS CODE
2-7045



NOTES

- X CIRCUIT MUST CONFORM TO ENGINEERING SPECIFICATION 893667
- XI ASSEMBLE TO ENGINEERING SPECIFICATION 895396, 891999 AND 892058
- XII ALL RESISTORS ARE 1/2 WATT AND ±5% UNLESS OTHERWISE NOTED
- XIII "J" IN BLOCK DENOTES BARE WIRE JUMPER 491296
- ** XIV ASSEMBLE TRANSISTOR T3 WITH HEATSINK PART NUMBER 492434 OR 492435
- XV REED RELAYS PART NUMBERS 766040 AND 766043 MUST NOT BE SUBJECTED TO LIQUIDS
- * XVI SLOT IN LUG 483316 MUST BE MOUNTED PARALLEL TO Y-Y AXIS



B

PW 28NOV67

DPD CIRCUIT & PACKAGING STANDARD	
APPROVAL	DATE
WRW	8-26-64
HOLE PATTERN 396471	

INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSTR - VOLTAGE SEQUENCING CARD	10-22-64	122677	AKK				X1635B
DESIGN	5DEC67	132379	GWS				
DETAIL							
CHECK							CIRCUIT FAMILY
APPRO							NAND

374792



STANDARDS CODE

CARD CODE 743068
UGR-

74-3068

REFERENCE DRAWING
PRODUCTION DRAWING 372992
EC:120691

SENSE AMP DETECTOR




SEQUENCE OF OPERATION

1. WHEN INPUT PIN G GOES DOWN, T4 TURNS ON, T6 TURNS OFF AND THE OUTPUT GOES DOWN.

NOTE: INPUT PIN R MUST BE AT THE UP LEVEL WHEN THE INPUT PIN G GOES DOWN.

PINS	SIGNAL NAME	WAVESHAPE	LEVELS	
			MIN	MAX
G	INPUT		.5V	1.5V
R	STROBE INPUT		UP +0.27V DOWN -9.3V	+0.57V -13.5V
A	OUTPUT		UP -.970V DOWN DEPENDENT ON LOAD	-1.469V

DELAY	MIN	MAX
T _{ON} (NSEC)	35	76
T _{OFF} (NSEC)	43	180



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE


INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME SENSE AMP DETECTOR				9APR64	121005	GWS				743068
DESIGN				12NOV64	122706	GLK				
DETAIL				16NOV67	132328					
CHECK										
APPRO	GWS	BAPR64	CHECK							

C

822929
STANDARDS CODE
2-7045

822929
UGT-

REFERENCE DRAWING
SEE PRODUCTION DRAWING 372976



CIRCUIT OPERATION

- EITHER INPUT UP, OUTPUT TRANSISTOR OFF, OUTPUT UP.
- BOTH INPUTS DOWN, OUTPUT TRANSISTOR ON, OUTPUT DOWN.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS		
			MIN.	MAX.	
D, L P, G	Y	INPUT	UP	-0.65V	-0.05V
			DOWN	-5.81V	-12.48V
E, Q R, F	Y	INPUT	UP	-0.65V	-0.05V
			DOWN	-5.81V	-12.48V
A, B C, H		OUTPUT	UP	OUTPUT OPEN CIRCUIT LEVEL DEPENDS ON TERM.	
			DOWN	-1.25V	-1.76V

DELAY - NS

TURN ON DELAY

WITH SDTDL OR SDTRL RECEIVER
120 + C

WITH CTDL RECEIVER
380 + C


TURN OFF DELAY

SDTDL OR SDTRL RECEIVER
110 + C

CTDL RECEIVER
290 + C

WHERE C = DELAY INTRODUCED BY CABLE, ADD 2 NS PER FOOT OF CABLE.

NOTE: DELAYS MEASURED FROM INPUT OF DRIVER TO OUTPUT OF TERMINATING CIRCUIT.



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	23APR64


INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	CARD ASM TSTR-NON INVERTING	DATE	2JUN64	CHANGE NO.	121287	APPROVAL		DATE		DEVELOPMENT NO.
NAME	SIMPLEX INTERFACE LINE DRIVER	DATE	1MAR66	CHANGE NO.	126404	APPROVAL		DATE		DEVELOPMENT NO.
DESIGN	MODEL SMS-1444	CHECK		APPRO						
DETAIL	SCALE NONE									
CHECK	DRAW VMD 17FEB66									CIRCUIT FAMILY SDTDL
APPRO	CHECK									67277R

C


370858

JUMPER CARD

STANDARDS CODE	370858
2-7045	Y3 --



NOTES
 I ASSEMBLE TO ENGINEERING SPECIFICATION 895396 AND 891999
 XI REFERENCE 216259 MALE CONTACT STRIP TO BE USED AS REQUIRED



DPD CIRCUIT & PACKAGING STANDARD	
APPROVAL	DATE
KMT	11-6-61
HOLE PATTERN	
491020	

COMPONENT SIDE




INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	CARD ASM TSTR - JUMPER CARD			11-29-61	113105	JWB				2547-1718
DESIGN	JPC	10-24-61	MODEL	SMS 7909	8-6-62	D114709	MDL			
DETAIL	JPC	10-24-61	SCALE	NONE						370858
CHECK	HRT	11-17-61	DRAW	VE	11-10-61					
AFPRO	GWS	11-29-61	CHECK	YDZ	11-15-61					

YKR-

P/N: 372220 EC:

REFERENCE DRAWING
PRODUCTION DRAWING 372220

DATA REGISTER AND INHIBIT DRIVER



OTHER DESIGNATIONS
CONF. 2 +0
CONF. 3 DR


SEQUENCE OF OPERATION

- FOR TRIGGER**
- WHEN THE TRIGGER IS SET, THE "ON" OUTPUT IS AT -6V AND THE "OFF" OUTPUT IS 0V.
 - WHEN THE TRIGGER IS IN A RESET CONDITION THE "ON" OUTPUT IS AT 0V AND THE "OFF" OUTPUT IS AT -6V.
 - TRIGGER IS SET BY
 - A NEGATIVE VOLTAGE LEVEL APPLIED TO THE DC SET INPUT OR
 - AN UP LEVEL AT THE SET GATE INPUT IN CONJUNCTION WITH A POSITIVE SHIFT AT THE AC SET INPUT.
 - TRIGGER IS RESET BY
 - A NEGATIVE VOLTAGE LEVEL AT THE DC RESET INPUT OR
 - AN UP LEVEL AT THE RESET GATE INPUT IN CONJUNCTION WITH A POSITIVE SHIFT AT THE AC RESET INPUT.

- FOR INHIBIT DRIVER**
- PINS L AND R DOWN WILL TURN THE DRIVER ON.
 - PIN L OR R UP WILL TURN THE DRIVER OFF.

NOTES

- THE GATES MUST BE AT THE UP LEVEL 150NS BEFORE THE AC SET ARRIVES.
- THE AC SET SHOULD BE AT LEAST 70NS WIDE AND ITS RISE TIME 70NS OR LESS.
- NO OUTPUT VOLTAGE IS SPECIFIED SINCE THE CIRCUIT IS A CURRENT DRIVER.




PINS	SIGNAL NAME	WAVESHAPE	LEVELS	
			MIN	MAX
D	Y SET GATE	[Waveform]	UP -0.65V	-0.1V
Q	Y AC SET	[Waveform]	UP -0.65V	-0.1V
A	Y AC RESET	[Waveform]	UP -0.65V	-0.1V
H	Y RESET GATE	[Waveform]	UP -0.65V	-0.1V
F	Y DC SET	[Waveform]	UP -0.65V	-0.1V
P	Y DC RESET	[Waveform]	UP -0.65V	-0.1V
C	Y "ON" OUTPUT	[Waveform]	UP -0.65V	-0.1V
E	Y "OFF" OUTPUT	[Waveform]	UP -0.65V	-0.1V

DELAY (NSEC)

	TON		TRISE		TOFF		TFALL	
	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN
BINARY OPERATION:	133	36	63	16	240	115	200	95
GATED:	135	40	48	16	205	82	160	61

INHIBIT DRIVER

	MAX		MIN	
	TON	TOFF	TON	TOFF
	350	100	625	625



COMPONENT SIDE

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME				4-17-63	116800A					734392
AND INHIBIT DRIVER				9-15-64	121632					
DESIGN				3-12-65	123723					
DETAIL										
CHECK										
DRAW MDE				2-20-63						
APPROV				4-17-63						

734394


2-5
734394

YKT-

P/N: 372222 EC: 0114425



REFERENCE DRAWING
PRODUCTION DRAWING 372222

BIAS LOAD



APPLICATION

USED TO DETERMINE THE AMOUNT OF BIAS CURRENT DRAWN FROM THE BIAS DRIVER THROUGH THE SWITCH CORES.



COMPONENT SIDE

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	BIAS LOAD			3-20-63	116800					
DESIGN		MODEL	SMS 1440							
DETAIL		SCALE	NONE							
CHECK		DRAW	MDE 2-20-63							
APPROV		CHECK								

C

734394

22

734395


734395

YKU-

P/N: 372223 EC: 0114426



REFERENCE DRAWING
PRODUCTION DRAWING 372223

SET/RESET LOAD



APPLICATION

USED TO LIMIT THE DRIVE CURRENT TO THE SWITCH CORE MATRIX.



INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME SET/RESET LOAD				3-25-63	116800					
DESIGN		MODEL	SMS 1440							
DETAIL		SCALE	NONE							
CHECK		DRAW	MDE 2-20-63							
APPRO		CHECK								

734395

C

734396

22


734396

YKV-

P/N: 372224 EC: 0114426



REFERENCE DRAWING
PRODUCTION DRAWING 372224

INHIBIT LOAD



APPLICATION

USED TO LIMIT THE AMOUNT OF INHIBIT CURRENT DRAWN FROM THE DRIVER THROUGH THE INHIBIT WINDING OF ONE MEMORY PLANE.



INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	INHIBIT LOAD			3-25-63	116800					734396
DESIGN		MODEL	SHS 1440							
DETAIL		SCALE	NONE							
CHECK		DRAW	MDE 2-21-63							
APPRO	X	3-25-63	CHECK							

C


734397

734397

YKW-

REFERENCE DRAWING
PRODUCTION DRAWING 372225



VOLTAGE REGULATOR #2



APPLICATION

CONF. 03 - OUTPUT SENSE LEVEL CIRCUIT - KEEPS THE THRESHOLD ON THE SENSE OUTPUT AMPLIFIER INSENSITIVE TO ±12 VOLT LOGIC LEVEL SHIFTS.
OUTPUT PIN C - VOLTAGE LEVELS
-0.2V TO -1.2V

CONF. 01 - CONSISTS OF AN EMITTER FOLLOWER TO T6 AND IS USED TO DRIVE THE SERIES REGULATOR TRANSISTOR T5. (SEE DRAWING YKX-)



INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME				VOLTAGE REGULATOR #2	3-25-63	116800				
DESIGN					12-19-63	117838				
DETAIL					8NOV66	130350				
CHECK										
APPRO										

C

734397

734398


YKX-

P/N: 372226

734398



REFERENCE DRAWING
PRODUCTION DRAWING 372226

VOLTAGE REGULATOR #3



APPLICATION

USED TO DRIVE THE REGULATOR LOAD



COMPONENT SIDE

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	VOLTAGE REGULATOR #3			3-25-63	116800					734398
DESIGN		MODEL	SMS 1440	5-11-65	123738	GLK				
DETAIL		SCALE	NONE							
CHECK		DRAW	MDE 2-21-63							
APPRO		CHECK								

C


734401

2 2

734401
YLA-
P/N: 372229


REFERENCE DRAWING
PRODUCTION DRAWING 372229

SENSE AMPLIFIER



SEQUENCE OF OPERATION

1. SENSE INPUT AMPLIFIER CONSISTS OF A DIFFERENTIAL AMPLIFIER. THE INPUT SIGNAL IS RECTIFIED TO THE SENSE AMPLIFIER T5 OR T7 IF PIN L OR D IS UP. T5 OR T7 IS OFF AND THE OUTPUT IS DOWN.
2. WHEN PIN L OR D IS DOWN, SIGNAL IS IGNORED, T5 OR T7 IS ON AND THE OUTPUT IS UP.




PINS	SIGNAL NAME	WAVESHAPE	LEVELS	
			UP	DOWN
L, D	VSG SENSE GATE VOLTAGE		+0.5V	-3.0V
A, B, Q, R	INPUT		30-50 MV CORE OUTPUT	
G, E	OUTPUT		MIN	MAX
			UP	-1.7V -0.2V
			DOWN	-5.76V -6.91V
H	VSL SENSE LEVEL VOLTAGE	VARIABLE D-C LEVEL	-2V TO -3V	
F	VOSL OUTPUT SENSE LEVEL	VARIABLE D-C LEVEL	-0.2V TO -1.2V	

1 3K LOAD TO GROUND
2 NO LOAD

DELAY

TOTAL DELAY THRU THE CIRCUIT IS APPROXIMATELY 200 NSEC.



INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	SENSE AMPLIFIER			3-25-63	116800					
DESIGN	MODEL	SCALE	NONE	6-18-64	120095-A	FVL				
DETAIL		DRAW	MDE 2-21-63	10-23-64	121908	GLK				
CHECK				18DEC67	132189					
APPRO	3-25-63	CHECK		16FEB68	132520					

C

734401

372680


372680

Y P M -

STANDARDS
CODE


2-7045

REED RELAY



NOTES

- X CIRCUIT MUST CONFORM TO ENGINEERING SPECIFICATION
- XI ASSEMBLE TO ENGINEERING SPECIFICATION 895396 AND 891999 AND 892058
- XII REED RELAY ASSEMBLIES MUST NOT BE SUBJECTED TO LIQUIDS
- XIII SLOT IN LUG (483316) MUST BE PARALLEL TO X-X AXIS



B

PW 22NOV67

DPD CIRCUIT & PACKAGING STANDARD	
APPROVAL	DATE
KMT (NPB)	8-22-63
HOLE PATTERN	
747853	
INTERNATIONAL BUSINESS MACHINES CORP.	
NAME CARD ASM TSTR - REED RELAY	
DESIGN	CC 4-63 MODEL
DETAIL	JA 5-63 SCALE NONE
CHECK	TZA 5-63 DRAW ENS 1-21-
APPRO	WJR 8-63 CHECK

DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
3-10-64	115976	<i>WJS</i>				PA-2825
10DEC65	D126162	GLK				
4DEC67	132195	GWS				CIRCUIT FAMILY

372680

C. B. CO., NO. 372680




822942
STANDARDS CODE
2-7045

CARD CODE
Y Y A - 822942

REFERENCE DRAWING
SEE PRODUCTION DRAWING 372701
AT EC LEVEL 117889

CORE INTERFACE


RECOMMEND MOUNTING ON ONE INCH CENTER
NOTE XIII



CIRCUIT OPERATION:

1. A POSITIVE PULSE APPLIED TO INPUT GIVES A NEGATIVE PULSE AT THE OUTPUT.
2. A NEGATIVE PULSE APPLIED TO THE INPUT GIVES A NEGATIVE PULSE AT THE OUTPUT.


INPUT WAVEFORM:



AMPLITUDE = 0.09V TO 0.11V PEAK
INPUT WAVEFORM MAY BE A POSITIVE
OR NEGATIVE PULSE.


$T_R = 150$ TO 250 NANoseconds
 $T_P = 3$ MICROseconds
 $T_F = 200$ TO 300 NANoseconds

OUTPUT WAVEFORM:



AMPLITUDE EQUAL TO OR GREATER THAN
-0.6 VOLTS WITH INPUT POSITIVE
OR NEGATIVE

$T_F = 150$ TO 250 NANoseconds
 $T_P = 3$ MICROseconds
 $T_R = 200$ TO 300 NANoseconds



COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARDS	
APPROVAL	DATE
BC	4-13-64

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	CARD ASM YSTR-CORE	DATE	6-2-64	121287						822942
INTERFACE										
DESIGN	MODEL SMS-1444									
DETAIL	SCALE NONE									
CHECK	DRAW LIG 4-7-64									CIRCUIT FAMILY
APPRO	CHECK EXS 5-18-64									SDTD

C


CAPACITOR CABLE CARD

372719

Y Y C -

STANDARDS CODE

2-7045



NOTE XIII

NOTE XIII

NOTE XIII

NOTE XIII


NOTE XIII

NOTE XIII

NOTE XIII


NOTE XIII

NOTE XIII



NOTES

- X CIRCUIT MUST CONFORM TO ENGINEERING SPECIFICATION
- XI ASSEMBLE TO ENGINEERING SPECIFICATION 895396 AND 891999
- XII CABLE ENTRY
- XIII DO NOT APPLY PROTECTIVE COATING TO WIRING SIDE.
- XIV
- XV



B

DPD CIRCUIT & PACKAGING STANDARD		APPROVAL		DATE		HOLE PATTERN		COMPONENT SIDE			
TBH		10-2-63		399366							
INTERNATIONAL BUSINESS MACHINES COIP.			DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.		
NAME CARD ASM STR-			10-8-63	118936	SUZ						
CAPACITOR CABLE CARD			4-2-64	120112	GWS						
DESIGN	MODEL	SMS 1441							CIRCUIT FAMILY		
DETAIL	SCALE	NONE							NAND		
CHECK	RAW	VE 10-1-63									
APPROV	DATE	CHECK	DATE								
F. 10-2-63		J. 10/1/63									

2-1

822938


STANDARDS CODE
2-7045

CARD CODE
822938
Y Y D -

REFERENCE DRAWING

SEE PRODUCTION DRAWING 373432
AT EC LEVEL 125829

SHEET 1 OF 3



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-13-64

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	A*PROVAL	DEVELOPMENT NO.
NAME TWIN CARD ASM - CORE		6-2-64	121287					
MATRIX CARD		28SEP65	125829					
DESIGN	MODEL SMS-1444							
DETAIL	SCALE NONE							
CHECK FVL 12-11-63	DRAW LIG 10-9-63							CIRCUIT FAMILY
APPRO 1/22/64	CHECK EAS 5-18-64							SDTDL

822938

C

822938


STANDARDS CODE
2-7045

CARD CODE
822938
Y Y D -

SHEET 2 OF 3

03 05 07 09 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 49 51 53 55 57 59 61 63 65 67 69 71 73 75 77 79 81 83 85 87 89 91 93 95 97 99 101 103
02 04 06 08 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50 52 54 56 58 60 62 64 66 68 70 72 74 76 78 80 82 84 86 88 90 92 94 96 98

REFERENCE DRAWING
SEE PRODUCTION DRAWING 373432
AT EC LEVEL 125829



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-13-64

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME TWIN CARD ASM- CORE				6-2-64	121287					
MATRIX CARD				28SEP65	125829					
DESIGN	MODEL	SMS - 1444								
DETAIL	SCALE	NONE								
CHECK FVL 12-16-63	DRAW	JAB 12-16-63								CIRCUIT FAMILY
APPROV W 12-20-63	CHECK	EAFS 5-18-64								SDTDL

822938

C









822938

STANDARDS CODE
2-7045

CARD CODE 822938
Y Y D -

REFERENCE DRAWING
SEE PRODUCTION DRAWING 373432
AT EC LEVEL 125829

SHEET 3 OF 3



CIRCUIT OPERATION:

1. RETURNING ANY WRITE INPUT TO GROUND WRITES A "1" IN A CORE WITH PIN 6 TIED TO -20 VOLTS.)
2. AFTER ANY READ OPERATION, THE CORE IS IN THE "0" STATE AND REMAINS THERE UNTIL A "1" IS WRITTEN BY PULSING A WRITE LINE.
3. PULSING A READ LINE READS THE STATE OF A CORE. THE STATE IS SENSED ON THE SENSE LINES.

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
6,4,5 Z,X,Y V,W,S Z,T,K L,J,U,C F,D,E,Q	WRITE INPUT FOR A "1"		UP GROUND	DOWN -18.2V -21.6V
B,A 8,7	SENSE		13 MV	

PINS	SIGNAL NAME	WAVE SHAPE	LEVELS	
			MIN	MAX
P,M,N I,R,H 3	READ INPUT		200 MA	300 MA
B,A 8,7	SENSE OUTPUT FOR "0"		N.A.	30 MV
B,A 8,7	SENSE OUTPUT FOR "1"		130 MV	N.A.

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-13-64

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME TWIN CARD ASM - CORE				6-2-64	121287					822938
MATRIX CARD				28SEP65	125829					
DESIGN		MODEL	SMS-1444							CIRCUIT FAMILY SOTDL
DETAIL		SCALE	NONE							
CHECK	FV	DATE	12-19-63	DRAW	LIG	DATE	4-7-64			
APPROV	JW	DATE	12-20-63	CHECK	EJFS	DATE	5-18-64			



C

822935
STANDARDS CODE
2-7045

2-2
CARD CODE 822935
Y Y N -

REFERENCE DRAWING
SEE PRODUCTION DRAWING 372723
AT EC LEVEL 119662

SDTDL/SDTRL - STANDARD INTERFACE TERMINATOR, GATED




CIRCUIT OPERATION

1. LINE INPUT (PINS Q,D,E,H) HAS NO CONTROL UNLESS GATE (PINS P,K,F,R) IS AT DOWN LEVEL
2. WHEN GATE IS AT DOWN LEVEL, A DOWN LEVEL ON THE LINE INPUT CAUSES THE TRANSISTOR TO TURN ON GIVING A POSITIVE OUTPUT
3. PIN G IS A 910 Ω 1/2 WATT RESISTOR RETURNED TO -12 VOLTS AVAILABLE AS A LOAD FOR CONF. 04, OR ANY APPLICATION REQUIRING A 910 Ω RESISTOR TO -12 VOLTS.

PINS	SIGNAL NAME	WAVE SHAPE	LEVEL		
			MIN	MAX	
Q, D E, H	C LINE INPUT		UP	+0.55V	+3.26V
			DOWN	-0.5V	-5.3V
P, K F, R	GATE INPUT		UP	-0.80V	+1.68V
			DOWN	-5.3V	-10.8V
B, A C, L	OUTPUT		UP	-0.05V	-0.45V
			DOWN	-5.81V	-12.48V

DELAY	
TURN ON (NSEC)	MAX 65
TURN OFF (NSEC)	95



COMPONENT SIDE



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	4-23-64

INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSTR -SDTDL/SDTRL- STD INTERFACE TERMINATOR GATED	6-2-64	121287					
DESIGN	MODEL	SMS-1444					
DETAIL	SCALE	NONE					
CHECK	DRAW	LIG 4-16-64					CIRCUIT FAMILY
APPRO	CHECK	CVS 5-18-64					SDTDL

822935

REFERENCE DRAWING PRODUCTION DRAWING 372585

SOTDL HS FOUR 2-WAY NEGATIVE AND LOGIC BLOCKS WITH LOADS



OTHER DESIGNATIONS

·0, ·A0, ·0A, ·00, I, IO, IA


SEQUENCE OF OPERATION

1. ALL INPUTS DOWN TRANSISTOR ON, OUTPUT UP.
2. ANY INPUT UP: TRANSISTOR OFF, OUTPUT DOWN.

DELAY

	MIN	MAX
TURN ON (NSEC)	18	100
TURN OFF (NSEC)	15	150

NOTE: THIS LEVEL ASSEMBLY IS DIRECTLY INTERCHANGEABLE WITH EARLIER DISCRETE COMPONENT ASSEMBLY LEVELS.



INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME SOTDL HS FOUR 2-WAY NEGATIVE AND LOGIC BLOCKS WITH LOADS	4-24-63	116800C					
DESIGN	SCALE SMS	121009	GWS				
DETAIL	SCALE NONE	126401D	GLK				
CHECK	DRAW MDE 4-16-63	126401J					
APPRO	4-24-63	12216B					

C

734339



734341

734341

REFERENCE DRAWING
PRODUCTION DRAWING 372586

ZGH-
P/N: 372586

SDTDL HS FOUR 2-WAY NEGATIVE AND LOGIC BLOCKS WITHOUT LOADS



* FUNCTION OF LOAD

OTHER DESIGNATIONS

+0, -A0, +0A, +00, I, ID, IA

SEQUENCE OF OPERATION

1. ALL INPUTS DOWN: TRANSISTOR ON, OUTPUT UP.
2. ANY INPUT UP: TRANSISTOR OFF, OUTPUT DOWN.







DELAY

WITH 560Ω OR 1.6K COLLECTOR RESISTOR

	MIN	MAX
TURN ON (NSEC)	18	100 ^{ns}
TURN OFF (NSEC)	15	150 ^{ns}

- * THIS DELAY CAN INCREASE TO 180 NSEC WITH A 6.2K COLLECTOR RESISTOR RETURNED TO -12V.
- ** THIS DELAY CAN INCREASE TO 200 NSEC WITH A 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

NOTE: THIS LEVEL ASSEMBLY IS DIRECTLY INTERCHANGEABLE WITH EARLIER DISCRETE COMPONENT ASSEMBLY LEVELS.



M1	2399110	SDTDL
M2	2399110	SDTDL
M3		
T1	369656	124
T2	369656	124
T3		
T4		
T5	369656	124
T6	369656	124

COMPONENT SIDE

INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME				4-24-63	116800C			132169		734341
AND LOGIC BLOCKS WITHOUT LOADS				4-28-64	121009	GWS				
DESIGN	MODEL	SMS		5-10-65	124279	GLK				
DETAIL	SCALE	NONE		24 JAN 66	126401D	ATK				
CHECK	DRAW	MDE	4-16-65	1 APR 66	126401J	GLK				
APPROV		CHECK								


734366

STANDARDS CODE
2-6111

CARD CODE 734366
Z G J -

REFERENCE DRAWING PRODUCTION DRAWING 372587

SDTDL HS THREE 3-WAY NEGATIVE AND LOGIC BLOCKS WITH LOADS



OTHER DESIGNATIONS

40, -A0, 40A, 400, I, 3B, 3A



SEQUENCE OF OPERATION

1. ALL INPUTS DOWN: TRANSISTOR ON, OUTPUT UP.
2. ANY INPUT UP: TRANSISTOR OFF, OUTPUT DOWN.

DELAY

	MIN	MAX
TURN ON (MSEC)	18	100
TURN OFF (MSEC)	15	150

NOTE: THIS LEVEL ASSEMBLY IS DIRECTLY INTERCHANGEABLE WITH EARLIER DISCRETE COMPONENT ASSEMBLY LEVELS.



M1	2399110	SDTDL
M2	2399110	SDTDL
M3	361431	ESD
T1	369656	124
T2	369656	124
T3		
T4	369656	124
T5		
T6		

COMPONENT SIDE

CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
ABC	2APR62

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.	734366
NAME	SDTDL HS THREE 3-WAY NEG. AND LOGIC BLOCKS WITH LOADS	24APR63	116800C						
DESIGN	LEF 24APR63 MODEL SMS	14OCT65	125832						
DETAIL	LEF 24APR63 SCALE NONE	24JAN66	126401D	GLK					
CHECK	LEF 24APR63 DRAW LIG SMAR68	20FEB68	132170						
APPRO	LEF 24APR63 CHECK	12JUN68	132888	GWS					

C

IBM SYSTEMS DIVISION, ARMONK, N. Y. 10517

79
2-1


734402

STANDARD CODE
2-6111

CARD CODE
Z G K - 734402

REFERENCE DRAWING
PRODUCTION DRAWING 372588

SDTDL THREE 3-WAY NEGATIVE AND LOGIC BLOCKS WITHOUT LOADS



* FUNCTION OF LOAD

OTHER DESIGNATIONS

+0, -A0, +0A, +00, I, ID, IA

SEQUENCE OF OPERATION

1. ALL INPUTS DOWN: TRANSISTOR ON, OUTPUT UP.
2. ANY INPUT UP: TRANSISTOR OFF, OUTPUT DOWN.

DELAY



WITH 560Ω OR 1.6K COLLECTOR RESISTOR

TURN ON (NSEC)	MIN	MAX
	18	100*
TURN OFF (NSEC)	15	150**

*THIS DELAY CAN INCREASE TO 180 NSEC WITH A 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

**THIS DELAY CAN INCREASE TO 200 NSEC WITH A 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

NOTE: THIS LEVEL ASSEMBLY IS DIRECTLY INTERCHANGEABLE WITH EARLIER DISCRETE COMPONENT ASSEMBLY LEVELS.



CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE

INTERNATIONAL BUSINESS MACHINES CORP.							
NAME	DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
SDTDL THREE 3-WAY NEGATIVE AND LOGIC BLOCKS WITHOUT LOADS	24APR63	116800C					734402
DESIGN	LEF	24APR63	MODEL	SMS			
DETAIL	LEF	24APR63	SCALE	NONE			
CHECK	LEF	24APR63	DRAW	LIG 15MAR68			
APPRO	LEF	24APR63	CHECK				
				12JUN68	132888	GWS	


GRAPHIC CONTROLS CORP., BROOKLYN, N. Y. 11217 STOCK NO. 98877

ZGM-

P/N: 372590

REFERENCE DRAWING
PRODUCTION DRAWING 372590

SDTDL HS TWO 5-WAY NEGATIVE AND LOGIC BLOCKS WITHOUT LOADS



FUNCTION OF LOAD

OTHER DESIGNATIONS

-0, -AO, +0A, +00, I, IO, IA

SEQUENCE OF OPERATION

1. ALL INPUTS DOWN: TRANSISTOR ON, OUTPUT UP.
2. ANY INPUT UP: TRANSISTOR OFF, OUTPUT DOWN.




DELAY

WITH 560Ω OR 1.6K COLLECTOR RESISTOR

	MIN	MAX
TURN ON (NSEC)	18	100
TURN OFF (NSEC)	15	150

- * THIS DELAY CAN INCREASE TO 180 NSEC WITH A 6.2K COLLECTOR RESISTOR RETURNED TO -12V.
- ** THIS DELAY CAN INCREASE TO 200 NSEC WITH A 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

NOTE: THIS LEVEL ASSEMBLY IS DIRECTLY INTERCHANGEABLE WITH EARLIER DISCRETE COMPONENT ASSEMBLY LEVELS.



M1	2399110	SDTDL
M2		
M3	361431	ESD
T1	369656	124
T2		
T3		
T4	369656	124
T6		

COMPONENT SIDE

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME SDTDL HS TWO 5-WAY NEGATIVE AND LOGIC BLOCKS WITHOUT LOADS		4-24-63	116800C					734 300
DESIGN	MODEL SMS 1440	24 JAN 66	126401D	GLK				
DETAIL	SCALE NONE	1 APR 66	126401J	GLK				
CHECK	DRAW MDE	4-16-65	132173					
APPROV	CHECK							


734368

734368

ZGN-

REFERENCE DRAWING
PRODUCTION DRAWING 372591

HS ONE 10-WAY NEGATIVE AND LOGIC BLOCK WITH LOAD



OTHER DESIGNATIONS



+0, -AO, +OA, +OO, I, IO, IA

SEQUENCE OF OPERATION

1. ALL INPUTS DOWN: TRANSISTOR ON, OUTPUT UP.
2. ANY INPUT UP: TRANSISTOR OFF, OUTPUT DOWN.

DELAY

	MIN	MAX
TURN ON (MSEC)	18	100
TURN OFF (MSEC)	15	150



COMPONENT SIDE

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME	HS ONE 10-WAY NEG.	1-24-63	116800C					
AND LOGIC BLOCK WITH LOAD		12-30-63	119217					
DESIGN	MODEL SMS 1440							
DETAIL	SCALE NONE							
CHECK	DRAW MDE 4-16-63							CIRCUIT FAMILY
APPRO	CHECK							SDTDL

734368

C

734369



734369

ZGP-

P/N: 372592

REFERENCE DRAWING
PRODUCTION DRAWING 372592

SDTDL HS LOGIC INVERTER WITH LOADS




OTHER DESIGNATIONS
ID, IA

SEQUENCE OF OPERATION

1. INPUT DOWN: TRANSISTOR ON, OUTPUT UP.
2. INPUT UP: TRANSISTOR OFF, OUTPUT DOWN.

DELAY

	MIN	MAX
TURN ON (NSEC)	18	100
TURN OFF (NSEC)	15	150



INTERNATIONAL BUSINESS MACHINES CORP.				DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME: SDTDL HS LOGIC INVERTER WITH LOADS				4-24-63	116800C					734369
DESIGN: MODEL SMS 1440				24 JAN 66	126401D	ZZK				
DETAIL: SCALE NONE										
CHECK: DRAW HDE 4-16-63										
APPRO: R. J. 4-24-63										


734384
STANDARDS CODE
2-7045

CARD CODE
734384
ZKT-


REFERENCE DRAWING

PRODUCTION DRAWING 372682


720 KC OSCILLATOR AND SHAPER



SEQUENCE OF OPERATION
1. WHEN POWER IS UP, THE OSCILLATOR TURNS ON.



PINS	SIGNAL NAME	WAVESHAPE	LEVELS		
			MIN	MAX	
C	Y OUTPUT #2		UP	0.0V	+0.5V
			DOWN	-5.86V	-6.64V
E	Y OUTPUT #1		UP	0.0V	+0.5V
			DOWN	-5.86V	-6.64V




CIRCUIT AND PACKAGING STANDARD	
APPROVAL	DATE
NAF	10-1-62

INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME 720 KC OSCILLATOR AND SHAPER		8-5-63	117827					734384
DESIGN		12-29-64	120699	GLK				
DETAIL		14OCT65	125832					
CHECK								
APPRO								

12V AMPLIFIER CARD FOR MPS POWER SUPPLY


372085

STANDARDS CODE
372085
2-7045
Z U D



NOTES

- X CIRCUIT MUST CONFORM TO ENGINEERING SPECIFICATION 870085
- XI ASSEMBLE TO ENGINEERING SPECIFICATION 895396 AND 891999
- XII ALL RESISTORS ARE 1/2 WATT AND ± 5% UNLESS OTHERWISE NOTED
- XIII "J" IN BLOCK DENOTES BARE WIRE JUMPER 491296



T1	535441	026
T2	535441	026
T3	369087	086
T4	369087	086
T5		
T6		
T7		
T8		

B

CIRCUIT AND PACKAGING STANDARD		HOLE PATTERN		COMPONENT SIDE				
APPROVAL	DATE	493457						
GDS	12-11-63							
INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	APPROVAL	DATE	CHANGE NO.	APPROVAL	DEVELOPMENT NO.
NAME CARD ASM TSTR-12V AMPLIFIER CARD FOR MPS POWER SUPPLY		1-24-64	119699					K110043
DESIGN	RCB 12-63	MODEL	SMS 1051					372085
DETAIL	RAT 12-63	SCALE	NONE					
CHECK	JJ 12-63	DRAW	HTD 11-5-63					
APPRO	REB 12-63	CHECK						