

IBM System/360 Model 40 Operating Techniques

This manual describes operator procedures for an IBM 2040 Processing Unit. It is intended to be a handy reference manual for the user to take to an IBM Test Center for preparation of testing materials.

For information pertaining to operation of the units attachable to System/360 Model 40, refer to the appropriate SRL publication. SRL publications that pertain to IBM System/360 and attachable units are abstracted and referenced by form number in IBM System/360 Bibliography (A22-6822).















CONTENTS

| | Page | | Page |
|---|------|-------------------------------------|------|
| System/360 Model 40 Configuration Example | 1 | Main Storage | 4 |
| System Configuration | 1 | Instruction Counter | 4 |
| CPU Features | 1 | Storage Protection | 4 |
| I/O Units and Addresses | 1 | Altering — Storage Select Switch | 4 |
| I/O Address Assignment Example | 1 | Main Storage | 4 |
| | | Current PSW, FP, and GP Registers | 4 |
| Emotions of the IDM 2040 Gratery Control | | Instruction Counter | 4 |
| Punctions of the IBM 2040 System Control | 1 | Storage Protect Key | 5 |
| Panel | 1 | Continuous Looping | 5 |
| Reys Gwitchez | 1 | Address Stop | 5 |
| Switches Lighta | 2 | Analyzing an Unexpected Wait State | |
| Dete and Address Lights and Switches | 4 | Condition | 5 |
| Data and AddressLights and Switches | 2 | Analyzing Input/Output Commands | 5 |
| System/360 Operating Techniques | 3 | | |
| Initial Program Loading (IPL) | 3 | Appendix A: | |
| Clear StorageManually | 3 | Reference Tables for the System/360 | 7 |
| DisplayingStorage Select Switch | 3 | Units | · |
| Floating Point Registers | 3 | | |
| General Purpose Registers | 3 | Appendix B: | |
| Current Program Status Word | 3 | IBM 2040 System Control Panel | 12 |
| | | | |

Major Revision

This edition, C20-1635-2, is a major revision and completely obsoletes C20-1635-1. It removes a programming example no longer applicable, and updates the reference tables in Appendix A.

Copies of this and other IBM publications can be obtained through IBM branch offices. Address comments concerning the contents of this publication to IBM, Technical Publications Department, 112 East Post Road, White Plains, N.Y. 10601

SYSTEM CONFIGURATION

CPU Features

128K Storage Capacity Storage Protection Feature Mode Set Commands (TAU Modifier Bits) Universal Instruction Set One Multiplexor Channel Two Selector Channels Interval Timer

I/O Units and Addresses

| DEVICE | ADDRESS |
|-------------------------------------|---------------------------------------|
| Tapes (2400), Selector Channel 1 | 180, 181 7 track, 182, 183 9 track |
| Tapes (2400), Selector Channel 2 | 280, 281 7 track, 282, 283 9 track |
| Card Reader-Punch (1442) | 00A |
| Printer (1443) | 00B |
| Card Reader (2540) | 00C |
| Card Punch (2540) | 00D |
| Printer (1403) | 00E |
| Typewriter-Keyboard (1052) | 009 |
| Disk Storage (2311) | 190 |

NOTE: LOAD/SYSTEM RESET forces Mode Set on all channels to 800 bpi, odd parity, data converter on, translator off, unless otherwise requested. Mode set applies only to 7-track tapes, with the exception of track-in-error sense information, which applies to 9-track tapes (1600 bpi).

I/O ADDRESS ASSIGNMENTS EXAMPLE

The three position device address XYZ indicates:

- X -- Channel
 - 0 = multiplexor
 - 1 =selector channel 1
 - 2 = selector channel 2
- Y -- Control Unit
 - 0 = peripheral or unit record
 - 8 = magnetic tapes
 - 9 = disk files

Z -- Device

- A = 1442 Card Reader-Punch
- B = 1443 Printer

- C = 2540 Reader D = 2540 Punch E = 1403 Printer
 - 9 = 1052 Typewriter-Keyboard
- 0 to 9 = Tape or Disk Address

For example: I/O address 00A would be interpreted as being on the multiplexor channel whose subchannel is 0. The particular device selected is A, the 1442; I/O address 189 would be the tape drive number 9 on selector channel 1.

FUNCTIONS OF THE IBM 2040 SYSTEM CONTROL PANEL

The System Control Panel contains the switches, keys, and lights necessary to operate and control the system. The controls are divided into three sections: operator control, operator intervention, and field engineering control. In the following discussion, the operator's console refers to the former two sections, which constitute the lower half of the System Control Panel. The engineering control is the upper half.

All the keys, lights, and switches necessary for operator control and intervention are subsequently discussed; refer to Appendix D for the IBM 2040 Console diagram.

KEYS

LOAD -- loads from the I/O unit specified in the three LOAD UNIT SWITCHES on the console. Depressing the LOAD key causes execution of the system reset internal diagnostic sequence, then loads the first 24 bytes of information from the load unit into the first 24 bytes of main storage. This procedure is called initial program load (IPL).

START -- starts instruction execution in the manner defined by the RATE switch. This key is effective only when the CPU is in the stopped or manual state.

STOP -- causes the CPU to enter the stopped state as indicated by the MANUAL light on the console.

SYSTEM RESET -- stops all instruction processing; resets all indicators and lights on the console; resets channels, online nonshared control units, and I/O devices. It also restores the tape modes on all channels to their original setting (usually 800 bpi odd parity, data converter on, translator off). It does not reset any of the registers, or alter main storage. CHECK RESET -- resets the three main error triggers. Specifically, it resets the EARLY, LATE and C'NTRL lights in the upper left portion of the System Control Panel. It does not reset any of the registers or channels.

PSW RESTART -- causes the IPL PSW to be fetched from core storage location zero (provided the CPU is in the manual state). The CPU then continues to process starting at the location indicated by the Instruction Address portion of the IPL PSW.

INTERRUPT -- requests an external interrupt, provided the PSW is masked to allow external interrupts.

STORE -- causes the information specified by the INSTRUCTION COUNTER OR STORAGE ADDRESS and STORAGE DATA keys to be entered in the area specified by the STORAGE SELECT switch. When the STORE key is being used, storage protection is ignored.

DISPLAY -- displays information in the location specified by the STORAGE SELECT and STORAGE ADDRESS switches.

POWER ON, POWER OFF -- initiates the power on or power off sequence for the entire system. Before initiating the power off sequence each I/O device must be at its not ready or unloaded state.

SWITCHES

ADDRESS COMPARE (a rotary switch) -- provides the means of stopping the CPU at a predetermined address (indicated by the INSTRUCTION COUNTER OR STORAGE ADDRESS keys) when in the MS position. An equal address comparison causes the CPU to enter the manual state.

LOAD UNIT (three rotary switches) -- provides the "XYZ" (eleven-bit) address of the input device to be used for initial program loading. The leftmost switch, corresponding to the "X" position of the device address, has eight positions labeled 0 - 7. The other two switches, "Y" and "Z", have 16 positions each, and are labeled with the hexadecimal characters 0 - F. (Refer to the I/O address assignments example given earlier.)

RATE (a rotary switch) -- indicates the manner in which instructions are to be performed. The position of the switch should be changed only while the CPU is in the manual state. The RATE switch has the following settings:

PROCESS. In this position, the system operates at normal speed.

INSTRUCTION STEP. When the START key is pressed with the RATE switch in this position, one complete instruction is performed, and the CPU then returns to the manual state. The Interval Timer is not updated when the switch is in this position.

SINGLE-CYCLE (ordinarily for customer engineering use only). In this position single-cycling of each phase of an instruction is allowed. STORAGE SELECT (a rotary switch) -- selects

the storage area to be addressed by the ADDRESS switches. It can be manipulated without disrupting CPU operations, and has the following settings:

FP -- Floating Point Registers

GP -- General Purpose Registers

PSW -- Current Program Status Word

MS -- Main Storage

IC -- Instruction Counter

SP -- Storage Protect

LIGHTS

LOAD -- is turned on when the LOAD key is pressed for initial program loading (IPL), and remains on until the loading process has been terminated (that is, until the CCWs have been successfully executed).

WAIT -- is on when the CPU is in the wait state.

MANUAL -- is on when the CPU is in the stopped state or manual mode (caused by pressing the STOP key or the SYSTEM RESET key). In this state, the CPU is not actually stopped, but rather is cycling through the microprogram. To exit from this state (that is, to resume instruction processing), press the START key.

TEST -- is on when the ADDRESS COMPARE, INTERFACE CONTROL, CPU, and RATE switches are in other than their normal positions.

SYSTEM -- is on when the CPU is in the running state.

DATA AND ADDRESS -- LIGHTS AND SWITCHES

Directly above the System Control Panel keys are two individual sets of lights and switches. They each have a length of two bytes (one halfword).

STORAGE DATA -- specify the data to be stored in the location indicated by the INSTRUCTION COUNTER OR STORAGE ADDRESS keys, and the STORAGE SELECT switch. The lights directly above the STORAGE DATA keys indicate the information being displayed or stored.

INSTRUCTION COUNTER OR STORAGE ADDRESS -- specify the address of the halfword of storage to be altered or displayed; these keys may also be used to indicate the number of the register (general purpose or floating point) to be altered or displayed. They can be manipulated without disrupting CPU operations only when the ADDRESS COMPARE switch is in the PROCESS position.

INITIAL PROGRAM LOADING (IPL)

Initial program loading is started manually by selecting the desired input device with the three LOAD UNIT (XYZ) switches, and then pressing the LOAD key. The first 24 bytes (six words) of information are loaded from the device selected into positions 0-23 of storage. These positions contain the initial program load program status word (IPL PSW), and the two channel command words (CCW) after initial loading. The IPL PSW will be in positions 0-7, and the CCWs in 8-23. If loading was not successful, the CPU idles (SYSTEM light is on) and the LOAD light remains on.

If, at the beginning of a job, any individual unit cannot be readied, press the SYSTEM RESET key on the console. This should reset all unusual conditions. (Note, however, that if this key is depressed while running a job, information already on the channels or interface units will be lost.)

Since this IPL procedure executes the same internal diagnostic sequence and reset functions that the SYSTEM RESET key performs, the SYSTEM RESET key need not be pressed before IPL.

CLEAR STORAGE -- MANUALLY

The following procedure for clearing storage manually does not clear the general purpose or floating point registers:

1. Press the DSAB INTVL TIMER (disable interval timer) switch down.

- 2. Press the SYSTEM RESET key
- 3. Set the RATE switch to SINGLE CYCLE

4. Set the DIAGNOSTIC CONTROL switch to $\ensuremath{\mathsf{MS}}$ ADDRESS

5. Set bit 3 of byte 0 of the STORAGE DATA keys in the down position to address the clear storage microprogram.

- 6. Flip up the STORAGE STATS switch
- 7. RESET the RATE switch to PROCESS

8. Press START. This causes the microprogram that sets all of main storage to zeros to be executed. None of the STORAGE DATA lights should be on, but the microprogram light (μ P light in the upper left-hand portion of the field engineering console) should be on, to indicate successful completion. If this light does not come on, or if any other lights on the field engineering console are on, the clear storage procedure was not successful.

DISPLAYING -- STORAGE SELECT SWITCH

All console displaying on the System/360 Model 40 is done a halfword at a time only when the system is

in the manual state. The STORAGE SELECT switch and the STORAGE ADDRESS keys are used for the register select, etc. All the data is displayed in the STORAGE DATA registers, bytes 0 and 1, except as indicated.

Floating Point Registers

- 1. Press the STOP or SYSTEM RESET key.
- 2. Set the STORAGE SELECT switch to FP.

3. Set the following bits in byte 1 of the STOR-AGE ADDRESS keys:

Bits 0-3 (REGISTER SELECT switches), for the desired register to be displayed. Bits 4-5, ignore.

Bits 6-7 (HALFWORD SELECT switches), to indicate which halfword is to be displayed, as follows:

- First halfword -- 00
- Second halfword -- 01
- Third halfword -- 10
- Last halfword -- 11
- 4. Press the DISPLAY button.

General Purpose Registers

- 1. Press the STOP or SYSTEM RESET key.
- 2. Set the STORAGE SELECT switch to GP.
- 3. Set the following bits of byte 1 of the STOR-
- AGE ADDRESS bit switches:

Bits 0-3 (REGISTER SELECT switches), for the desired register to be displayed. Bits 4-5, ignore.

Bits 6-7 (HALFWORD SELECT switches), to indicate which halfword is to be displayed, as follows:

First halfword -- 00

- Second halfword -- 01
- 4. Press the DISPLAY button.

Current Program Status Word

- 1. Press the STOP or SYSTEM RESET key.
- 2. Set the STORAGE SELECT switch to PSW.
- 3. Set the following bits in byte 1 of the STOR-
- AGE ADDRESS keys:
 - Bits 0-3 (REGISTER SELECT switches), ignore Bits 4-5, ignore.

Bits 6-7 (HALFWORD SELECT switches), to indicate which halfword is to be displayed, as follows:

- First halfword -- 00
- Second halfword -- 01
- Third halfword -- 10
- Last halfword -- 11
- 4. Press the DISPLAY button.

Main Storage

1. Press the STOP or SYSTEM RESET key.

2. Set the STORAGE SELECT switch to MS.

3. Set the STORAGE ADDRESS keys for the desired storage address.

4. Press the DISPLAY button.

(Note that two bytes are always displayed in the STORAGE DATA lights at one time; byte 0 always displays the contents of an even numbered address, and byte 1 of the next higher odd numbered address. If an even numbered address is set into the STOR-AGE ADDRESS keys, byte 0 of the STORAGE DATA lights displays the contents of that address, and byte 1 displays the contents of the next higher odd numbered address. If an odd numbered address is set into the STORAGE ADDRESS keys, byte 1 of the STORAGE DATA lights displays the contents of the odd numbered address, and byte 0 displays the contents of the next lower even numbered address.)

Instruction Counter (Instruction Address Portion of PSW)

1. Press the STOP or SYSTEM RESET key.

2. Set the STORAGE SELECT switch to IC.

3. Press the DISPLAY key. The entire 3 bytes of the IC are displayed; the first byte is in byte 1 of the STORAGE DATA lights; the second byte is in byte 0 of the INSTRUCTION COUNTER lights; and the third byte is in byte 1 of the INSTRUCTION COUNTER lights.

Storage Protection

1. Press the STOP or SYSTEM RESET key.

2. Set the STORAGE SELECT switch to SP.

3. Set in the STORAGE ADDRESS bit switches the storage address for which the protection information is desired.

4. Press the DISPLAY button; the following information will be displayed in bytes 0 and 1 of the STORAGE DATA lights:

a. Byte 0 will be cleared.

- b. Bits 0-3 (SP DATA) of byte 1 contain the protection key for the block of core in which the desired storage address is located; this is called the "protection data"
- c. Bits 4-7 (SP KEY) contain the protection key in the current PSW (bits 8-11 in the (PSW); this is called the ''protection tag''.

ALTERING -- STORAGE SELECT SWITCH

Main Storage

The altering or changing of the contents of main storage (done only when the system is in the manual state) always involves two bytes at a time, even though only one of the bytes may be actually changed. The procedure is as follows:

1. Press the STOP or SYSTEM RESET key.

2. Set the STORAGE SELECT switch to MS.

3. Set the STORAGE ADDRESS keys to the address of the data to be changed.

4. Set the STORAGE DATA keys as follows: If the content of an even numbered address is to be changed, set the new data in the byte 0 STORAGE DATA keys. Also, since two bytes are always stored at the same time, the data already stored in the odd numbered address (next above the even address being changed) must be repeated in byte 1 of the STORAGE DATA keys, so that it may be "restored" at the same time the contents of the even numbered address are changed.

If the content of an odd numbered address is to be changed, set the new data in the byte 1 DATA STOR-AGE keys, and "repeat" the data already stored in the next lower even numbered address in byte 0 of the STORAGE DATA keys.

5. Press the STORE key; the data stored will be displayed in the STORAGE DATA lights.

Current PSW, FP, and GP Registers

The procedure for changing data in any of these registers (done only when the system is in the manual state) which is similar to the procedure for displaying the respective registers is as follows:

1. Press the STOP or SYSTEM RESET key.

2. Set the STORAGE SELECT switch to select the desired type of register.

3. Set bits 0-3 of byte 1 of the STORAGE AD-DRESS keys to select the desired number of the register.

4. Set bits 4-7 of byte 1 of the STORAGE AD-DRESS keys to select the halfword to be changed.

5. Set the STORAGE DATA keys for the half-word of data to be stored.

6. Press the STORE key; the data stored will be displayed in the STORAGE DATA lights.

7. Repeat steps 3 through 5 for all halfwords of data to be changed.

Instruction Counter

To manually transfer to another location in main storage (that is, to set the IC to a new starting point) when the CPU is in any state other than the wait state:

1. Press the STOP key to place the CPU in the manual state.

2. Set the STORAGE SELECT switch to IC.

3. Set the STORAGE ADDRESS keys to the transfer location.

4. Press the STORE button.

5. Press the START button to resume processing at the new location.

NOTE: The transfer to another location can also be accomplished by altering the Instruction Address (last three bytes) of the current PSW.

To alter the IC in wait state, the wait state bit in the current PSW (bit 14) must first be cleared. This returns the system to the operating state as indicated by the SYSTEM light on the console.

1. Press the STOP or SYSTEM RESET key.

2. Display the first halfword of the current PSW in the STORAGE DATA lights.

3. Restore the contents of the first halfword with the exception of the wait state bit (byte 1, bit 6 in the Storage Data lights). This turns the wait state off.

4. Follow the above steps for transferring to another location of storage

Storage Protect Key

To change the protection information associated with a given block of core (in blocks of 2048 bytes):

1. Press the STOP button.

2. Set the STORAGE SELECT switch to SP.

3. Set the STORAGE ADDRESS keys to the storage address that is to be changed.

4. In the SP DATA keys, bits 0-3 of byte 1, key in the new "Protection Data"; in bits 4-7 (SP KEY) of byte 1, key in the new "Protection Tag" (byte 0 is ignored for this operation).

5. Press the STORE button.

6. Press the START button to resume processing.

CONTINUOUS LOOPING

When a program is continuously looping in execution (indicated by console lights steadily flashing, and no indication of correct processing) and it is desired to trace the loop:

- 1. Press the STOP button.
- 2. Record the current PSW.

3. Record the CAW, if the loop involves some I/O function.

- 4. Set the STORAGE SELECT switch to IC.
- 5. Set the RATE switch to INSTRUCTION STEP.

6. Press the START key; one instruction is executed, and the address of the next sequential instruction is displayed in the STORAGE ADDRESS lights. Record the displayed address, and keep pressing the START key until this recorded address is again displayed in the STORAGE ADDRESS lights, that is, until one loop is completed.

- 7. Reset the RATE switch to PROCESS.
- 8. Take a core dump.

ADDRESS STOP

To stop the CPU at a specified address:

1. Press the STOP key.

2. Set the ADDRESS COMPARE switch to MS STOP.

3. Place the desired address in the STORAGE ADDRESS keys.

4. Press the START button.

The system will resume processing until an equal address comparison is made. The CPU then switches itself to the manual state. This condition will occur when an equal comparison is made on an instruction or a data address.

ANALYZING AN UNEXPECTED WAIT STATE CONDITION

If the CPU unexpectedly switches to the wait state as indicated by the WAIT light on the console, the contents of the current PSW should be examined, and then a core dump should be taken. Note that PSW is an internal register that will be destroyed by any core dump program.

If any of the System/360 BPS Utility programs are being used, bits 40 to 63 of the current PSW, which normally contain the instruction address, will contain a three-byte BCD message indicating the type of error. For example, if the instruction address field of the current PSW contains D3D7C1, decoded LPA, this signifies that a program check has occurred; a core dump helps to investigate further the cause. In this example, the old program PSW should be examined starting in location 28 hexadecimal. This action helps to isolate the cause of the program check and where it occurred. The instruction address (which caused the wait state) minus the instruction length code is found at location hexadecimal 2E.

Under the BPS packages, an I/O interrupt will also switch the CPU to the wait state. In this case, the above procedure should be followed, except that the old I/O PSW (starting in hexadecimal location 38) should be examined instead of the old program PSW.

Refer to Operating Guide for Basic Assembler and Utilities (C28-6557) for the list of codes (and corresponding descriptions) that replace the instruction address in the current program PSW following an unexpected switch by the CPU to the wait state. Appendix C contains a reference list.

ANALYZING INPUT/OUTPUT COMMANDS

For analyzing I/O commands for any reason whatever, the procedure for using either the console or a core dump to determine the last I/O command issued, the device associated with that command, and the status or result of the execution of that command, is as follows:

1. Examine the Channel Address Word (CAW -fullword at location 48 hexadecimal), which contains the address of the Channel Command Word (CCW). (Refer to Appendix C for formats.)

(NOTE: If I/O command chaining was employed, the CAW will contain the address of the first CCW.)

2. Analyze the Channel Status Word (CSW -doubleword starting at location 40 hexadecimal). The CSW has three significant parts: (a) the command address of the CCW, (b) the status of the channel, etc., and (c) the residual byte count (which may be zero).

- a. The command address portion of the CSW always contains the address of the last CCW executed plus eight bytes.
- b. The status portion (bits 32 through 47) of the CSW halfword at location 44 hexadecimal contains the status of the channel control unit or subchannel, and the status of the device to which the I/O command was issued. Each I/O device that can be attached to the system has its own characteristics as far as status bits are concerned. Refer to the individual SRL for each I/O device status bit meaning, as they vary. The address of the particular device to which the I/O command was directed can normally be found in the Interruption Code portion (bits 16 through 31) of the old I/O PSW at location 3A hexadecimal.
- c. The residual byte count should be zero at the completion of the I/O command. Otherwise, one of three things is indicated: (a) a wrong-length record was encountered; (b) a command reject was issued from the channel for the last I/O command received - in either of these two cases, something may be wrong with the user's channel program; (c) a data check occurs during a read or write operation causing data transfer to stop at the point where the error occurred, and causing device motion to stop at the end of the affected record. Channel end, device end, unit check and incorrect length indications are posted in the CSW, and the residual byte count may indicate the amount of data not stored.

When working with variable-length records, the wrong-length record indication in the CCW bit 34 should be on; otherwise, every time a record with a count different from that specified in the CCW is encountered, bit 41 in the CSW (incorrect length) will be turned on, causing an I/O interrupt (if the Basic I/O subroutines are used, the CPU will enter the wait state).

3. Check the Channel Command Word (CCW-doubleword location on any doubleword boundary in storage). The CCW contains the data address, a byte count indicating the number of bytes involved in the operation, the command code defining the actual I/O operation, and the flag bits (if any) for command and data chaining, etc. Note that, initially, there must be a byte count of one or more for any I/O operation, except Transfer in Channel (TIC). (For the definitions of I/O device command codes, refer to the individual SRLs; Appendix B contains a reference list.)

APPENDIX A: REFERENCE TABLES FOR THE

SYSTEM/360 UNITS

OPERATION CODES FOR:

RR FORMAT INSTRUCTIONS

| | | Hoya- | | Granhic & Con- | (2) | Punched | System/360 | |
|--------------|-------|----------------|------------|----------------|--------------|---------------|------------|-------|
| -41 | Deci- | 1.0 | Manmania | Anal Cumbala | 7 Track Tana | Cord | 9_bit | (a) |
| | mal | deci- | mnemonic | THOI SYMDOIS | / Track Tape | Caru | 0-01 | 1071 |
| | | mai | | BCDIC EBCDIC | BCDIC | Code | Code | |
| | 0 | 00 | | | | 12-0-9-8-1 | 0000 0000 | CCW |
| | l i | 01 | | | | 12-0-1 | 0000 0001 | · · |
| | | 01 | | | | 12-9-1 | 0000 0001 | |
| | 2 | 02 | | | | 12-9-2 | 0000 0010 | 1 1 |
| | 3 | 03 | | | | 12-9-3 | 0000 0011 | |
| | 1 | 04 | COM | or | | 12-0-4 | 0000 0100 | 1 1 |
| | 4 | - 04 | SPM | 17 | | 12-9-4 | 0000 0100 | |
| | 5 | 05 | BALR | HT HT | | 12-9-5 | 0000 0101 | |
| | 6 | 06 | RCTP | 10 | | 12-9-6 | 0000 0110 | 1 |
| - 1 1 | | | DOTA | 00 | | 12 0 7 | 0000 0111 | 1 |
| | 1 | 07 | BCR | DEL | | 12-9-1 | 0000 0111 | |
| | 8 | 08 | ISSK | | | 12-9-8 | 0000 1000 | CCW |
| | n n | 00 | 154 | | | 12-0-8-1 | 0000 1001 | |
| 1 | 7 | 07 | 156 | | | | 0000 1001 | -1 |
| × | 10 | 0A | SVC | | | 12-9-8-2 | 0000 1010 | |
| š | 11 | 0B | | | | 12-9-8-3 | 0000 1011 | |
| 8 | | 00 | (FRODIC I) | | | 12.0.9.4 | 0000 1100 | |
| t, | 12 | UL. | (EBCDIC +) | | | 12-9-0-4 | 0000 1100 | 1 1 |
| ž | 13 | OD | (EBCDIC -) | | | 12-9-8-5 | 0000 1101 | 1 1 |
| 븊 | 14 | OF . | | | | 12-9-8-6 | 0000 1110 | 1 1 |
| 2 | 14 | 00 | | 0113 | | 12 0 9 7 | 0000 1110 | +1 |
| | 15 | 01 | | CU1 | | 12-9-8-7 | 0000 1111 | |
| 1 | 16 | 10 | LPR | | 1 | 12-11-9-8-1 | 0001 0000 | (ccw) |
| P | 17 | 1 11 | INP | | 1 | 11-0-1 | 0001 0001 | 1 |
| ţ, | 11 | | LINK | | 1 | | 0001 0001 | |
| s | 18 | 12 | LIR | | | 11-9-2 | 0001 0010 | 1 |
| 1 | 19 | 13 | LCR | | 1 | 11-9-3 | 0001 0011 | |
| | 20 | 14 | NID | DEC | | 11.0.4 | 0001 0100 | +{ |
| | 20 | 14 | INK | KE S | | 11-9-4 | 0001 0100 | |
| | 21 | 15 | CLR | NL | l | 11-9-5 | 0001 0101 | |
| | 22 | 16 | 100 | RC | | 11-9-6 | 0001 0110 | 1 |
| - 1 1 | | 10 | | | | | 0001 0110 | 4 |
| | 23 | 17 | XR | 1 1 | | 11-9-7 | 00010111 | 1 |
| | 24 | 18 | | | | 11-9-8 | 0001 1000 | ccw |
| | 25 | 10 | CP | | | 11-0-9-1 | 0001 1001 | |
| 11 | | 17 | UN | | | 11 7 0 1 | 0001 1001 | 1 1 |
| | 26 | 1A- | AR | CC CC | | 11-9-8-2 | 0001 1010 | |
| | 27 | 1B | SR | | | 11-9-8-3 | 0001 1011 | 1 |
| | | 10 | | | | 11 0 9 4 | 0001 1100 | { |
| - 1 - 1 | 28 | I.C. | mr : | | | 11-9-0-4 | 0001 1100 | 1 1 |
| | 29 | 1D | DR | | | 11-9-8-5 | 0001 1101 | 1 1 |
| 11 | 30 | 1F | ALR | | | 11-9-8-6 | 0001 1110 | |
| | 21 | 10 | CLO | 0,00 | | 11 0 8 7 | 0001 1111 | 1 1 |
| ¥ | 21 | Ir | JUK | L UZ | | 11-7-0-7 | 0001 1111 | 1 1 |
| - A I | 32 | 20 | LPDR | | | 11-0-9-8-1 | 0010 0000 | CCW |
| <u>'</u> ['] | 33 | 21 | INDR | | | 0-9-1 | 0010 0001 | 1 1 |
| | 24 | 22 | LTOD | | | 0 0 2 | 0010 0010 | 1 1 |
| | 54 | ~~~ | LIUK | | | 0-9-2 | 0010 0010 | |
| | 35 | 23 | LCDR | | | 0-9-3 | 0010 0011 | 1 1 |
| | 36 | 24 | HDR | BYP | | 0-9-4 | 0010 0100 | E 1 |
| | 27 | 25 | | | | 0.05 | 0010 0101 | |
| | 31 | 10 | | LF LF | | 0-9-1 | 0010 0101 | |
| | 38 | 26 | | EOB | | 0-9-6 | 0010 0110 | 1 |
| 온 | 30 | 27 | | PRF | | 0-9-7 | 0010 0111 | 1 |
| 9 | ,,, | | 100 | 1 112 | | 0 0 0 | 0010 1000 | 0.014 |
| ŭ | 40 | 28 | LUK | | | 0-9-0 | 0010 1000 | |
| 5 | 41 | 29 | CDR | | | 0-9-8-1 | 0010 1001 | 1 |
| 2 | 12 | 24 | NADR | M 2 | | 0-9-8-2 | 0010 1010 | |
| - | 42 | 20 | N COD | 5111 | | 0.0.9.2 | 0010 1011 | |
| 51 | 43 | 28 | NSUK | | | 0-9-0-5 | 0010 1011 | 1 1 |
| ÷. | 44 | 2C | N MDR | | | 0-9-8-4 | 0010 1100 | 1.1 |
| تە | 45 | 2D | NDDR | | | 0-9-8-5 | 0010 1101 | |
| | 1 | 2 | AND | | 1 | 0-9-8-6 | 0010 1110 | 1 |
| - 등 | 40 | 2t | AWK | | 1 | 0 7-0-0 | 0010 1110 | |
| Ă, | 47 | 2F | SWR | CU3 | J | 0-9-8-7 | 00101111 | 1 |
| - <u>i</u> e | 48 | 30 | IPER | | 1 | 12-11-0-9-8-1 | 0011 0000 | lccwl |
| - 5 1 | 40 | 20 | | | 1 | 0-1 | 0011 0001 | 1 1 |
| 8 | 49 | 31 | LNER | | | 9-1 | 0011 0001 | |
| Ē I | 50 | 32 | LTER | | | 9-2 | 0011 0010 | 1 1 |
| <u> </u> | 51 | 33 | LCER | | | 9-3 | 0011 0011 | |
| | 51 | | LUEN | | | | 0011 0100 | 1 |
| | 52 | 54 | HER . | PN | | 7-4 | 0011 0100 | |
| | 53 | 35 | 1 | RS | l | 9-5 | 0011 0101 | |
| | 5.4 | 36 | | iic. | | 9-6 | 0011 0110 | |
| 11 | 24 | - 20 | | | L | 6. | 0011 0110 | ┢──┥ |
| | 55 | 37 | 1 | EOT | ł | 9-/ | 0011 0111 | |
| | 56 | 38 | LER | | | 9-8 | 0011 1000 | ccwl |
| | 67 | 20 | CER | | | 0_9_1 | 0011 1001 | 1.1 |
| | 21 | 74 | UER | | | 7 0-1 | 0011 100/1 | |
| 11 | 58 | 3A | N AER | | l | 9-8-2 | 0011 1010 | 1 |
| 11 | 50 | 38 | N SER | | 1 | 9-8-3 | 0011 1011 | 1 1 |
| | | - 20 | N JLIN | | <u> </u> | 0.04 | 0011 1100 | + |
| | 60 | 30 | NMER | | | 7-0-4 | 0011 1100 | |
| | 61 | 3D | NDER | | 1 | 9-8-5 | 0011 1101 | 1 |
| | 62 | 3F | ALIR | | 1 | 9-8-6 | 0011 1110 | 1 1 |
| 1.1 | | 2 | CUD | | 1 | 0.07 | 0011 1111 | |
| w/I | 65 | - 1 | I SUK | | 1 | 17-0-1 | | 1 |

(2) Note that check bit (C) is not shown; add C bit for odd or even parity as needed except for even parity, decimal 64 is CA, the same as decimal 122
 (3) CCW flag bit assignments
 (4) Decimal feature instructions
 (5) System 3506 assembler programs require these codes

PROGRAM STATUS WORD

| System Mask* | Key | AMWP* | Interruption Code |
|--|---|--|---|
| 0 7 | 8 11 | 12 15 | 16 31 |
| ILC CC Program Mask* | 40 | Instructio | n Address |
| 0-7 System mask 0 Multiplexer channel 1 2 Selector channel 2 3 Selector channel 2 3 Selector channel 4 5 Selector channel 4 5 Selector channel 6 7 External mask 8-11 Protection key 12 ASCII mode (A) 13 Machine check ma | el mask mask mask mask mask mask mask mask | 14 15 16-31 32-33 34-35 36-39 36 37 38 39 40-63 inter rupt. | Wait state (W) Problem state (P) Interruption code Instruction Length code (ILC) Condition code (CC) Program mask Fixed-point overflow mask Decimal overflow mask Exponent underflow mask Significance mask Instruction address |
| "A one-on equais on, and | permits an | merrupt. | |

RX FORMAT INSTRUCTIONS

| | Deal | Hexa- | | Graphic & Con - | (2) | Punched | System/360 | | |
|------------|----------|-----------|----------|-----------------|--------------|-------------|------------|------|----------|
| | Deci- | deci- | Mnemonic | trol Symbols | 7-Track Tape | Card | 8-bit | (3) | (5) |
| | man | mal | | BCDIC EBCDIC | BCDIC | Code | Code | | |
| | 64 | 40 | STH | SP | (2) | no punches | 0100 0000 | ccw | |
| | 65 | 41 | LA | | | 12-0-9-1 | 0100 0001 | | |
| | 66 | 42 | STC | | | 12-0-9-2 | 0100 0010 | | |
| | 67 | 43 | IC | | | 12-0-9-3 | 0100 0011 | | |
| | 68 | 44 | EX | | | 12-0-9-4 | 0100 0100 | | |
| | 69 | 45 | BAL | | | 12-0-9-5 | 0100 0101 | | |
| | 70 | 46 | BCT | | | 12-0-9-6 | 0100 0110 | | |
| | 71 | 47 | BC | | | 12-0-9-7 | 0100 0111 | | |
| | 72 | 48 | LH | | | 12-0-9-8 | 0100 1000 | CCW | |
| 1 | 73 | 49 | СН | | | 12-8-1 | 0100 1001 | | |
| jet | 74 | 4A | AH | • | | 12-8-2 | 0100 1010 | | |
| u c | 15 | 48 | SH | • • | BA8 21 | 12-8-3 | 0100 1011 | | |
| ci č | 76 | 40 | мн | <u>п) <</u> | BA84 | 12-8-4 | 0100 1100 | | 1 |
| Ē | 11 | 40 | | | BA84 1 | 12-8-2 | 0100 1101 | | 11 |
| Ins | /8 | 4 | CVD | s + | BA842 | 12-8-0 | 0100 1110 | | + |
| rd | 19 | 47 | CVB | T . ' | DA0421 | 12-0-1 | 0100 1111 | | |
| spu | 00 91 | 50 | 21 | α⊤ α | D A | 12-11-0-1 | 0101 0000 | LLW | |
| Sta | 01 | 52 | | | | 12-11-0-2 | 0101 0001 | | |
| | 8 | 52 | | | | 12-11-9-2 | 0101 0010 | | |
| | 84 | 54 | N | | | 12-11-9-4 | 0101 0100 | | <u> </u> |
| | 85 | 55 | | | | 12-11-9-5 | 0101 0101 | | 1 |
| | 86 | 56 | 0 | | | 12-11-9-6 | 0101 0110 | | 1 |
| | 87 | 57 | x | | | 12-11-9-7 | 0101 0111 | | |
| | 88 | 58 | î | | | 12-11-9-8 | 0101 1000 | ccw | |
| | 89 | 59 | č | | | 11-8-1 | 0101 1001 | | |
| | 90 | 5A | Ā | | | 11-8-2 | 0101 1010 | | |
| | 91 | 5B | s | s . | B 8 2 1 | 11-8-3 | 0101 1011 | | |
| | 92 | 5C | M I | • • | B 84 | 11-8-4 | 0101 1100 | | |
| | 93 | 5D | D |]) | B 84 1 | 11-8-5 | 0101 1101 | | |
| | 94 | 5E | AL | : : | B 842 | 11-8-6 | 0101 1110 | | |
| ∇V | 95 | 5F | SL | ۰. ۲ | B 8421 | 11-8-7 | 0101 1111 | | i |
| | 96 | 60 | STD | | в | 11 | 0110 0000 | ccw | |
| <u> </u> | 97 | 61 | | 1 1 | A 1 | 0-1 | 0110 0001 | | |
| | 98 | 62 | | | | 11-0-9-2 | 0110 0010 | | |
| | 99 | 63 | | | | 11-0-9-3 | 0110 0011 | | |
| | 100 | 64 | | | | 11-0-9-4 | 0110 0100 | | 1 |
| | 101 | 65 | | | | 11-0-9-5 | 0110 0101 | | ł |
| | 102 | 66 | | | | 11-0-9-6 | 0110 0110 | | |
| | 103 | 67 | | | | 11-0-9-7 | 0110 0111 | | |
| | 104 | 68 | LD | | | 11-0-9-8 | 0110 1000 | CCW | |
| | 105 | 69 | CD | | | 0-8-1 | 0110 1001 | | |
| 8 | 106 | 6A | N AD | | | 12-11 | 0110 1010 | | |
| Ğ | 107 | 6B | N SD | 1. 1 | A 8 21 | 0-8-3 | 0110 1011 | | |
| E | 108 | 60 | N MD | 76 76 | A 84 | 0-8-4 | 0110 1100 | | |
| Ins. | 109 | 6U 4E | NUU | v — | A 84 1 | 0-0-0 | 0110 1101 | | |
| r - | 110 | 01: 41 | AW CH | · > | A 842 | 0 0 7 | 0110 1110 | | |
| eatr | 111 | 70 | 511 | (| A 6421 | 12-11-0 | 0110 1111 | | |
| <u> </u> | 112 | 70 | 316 | | | 12-11-0-0-1 | 0111 0000 | LC.W | |
| E I | 114 | 72 | | | <u>├</u> | 12-11-0-9-2 | 0111 0010 | | h |
| ē. | 115 | 73 | | | | 12-11-0-9-3 | 0111 0011 | | |
| But | 116 | 74 | | | | 12-11-0-0-4 | 0111 0100 | | |
| loal | 117 | 75 | | | | 12-11-0-9-5 | 0111 0101 | | |
| H | 118 | 76 | | | | 12-11-0-9-6 | 0111 0110 | | |
| | 119 | 77 | | | <u> </u> | 12-11-0-9-7 | 0111 0111 | | |
| | 120 | 78 | LE | | | 12-11-0-9-8 | 0111 1000 | ccw | |
| | 121 | 79 | CE | | | 8-1 | 0111 1001 | | |
| | 122 | 7A | N AE | б: | A | 8-2 | 0111 1010 | | |
| | 123 | 7B | N SE | 1 1 | 8 2 1 | 8-3 | 0111 1011 | | |
| | 124 | 7C | N ME | 6' 6 | 84 | 8-4 | 0111 1100 | | |
| | 125 | 7D | N DE | . , | 84 1 | 8-5 | 0111 1101 | | 1 |
| | 126 | 7E | AU | > . | 842 | 8-6 | 0111 1110 | | = |
| VI | 127 | 7F | SU | √ ″ | 8421 | 8-7 | 0111 1111 | | |
| | | | | | | | | | |

PERMANENT STORAGE ASSIGNMENT

| ADDRESS | | | | | LENGTH | PURPOSE |
|---------|-----|-----|------|------------|-------------|-------------------------------|
| DE | C F | IEX | BINA | ARY | | |
| | 0 | 0 | 0000 | 0000 | double-word | Initial program loading PSW |
| | 8 | 8 | 0000 | 1000 | double-word | Initial program loading CCW1 |
| 1 | 6 | 10 | 0001 | 0000 | double-word | Initial program loading CCW2 |
| 2 | 24 | 18 | 0001 | 1000 | double-word | External old PSW |
| 3 | 32 | 20 | 0010 | 0000 | double-word | Supervisor call old PSW |
| 4 | 10 | 28 | 0010 | 1000 | double-word | Program old PSW |
| 4 | 18 | 30 | 0011 | 0000 | double-word | Machine-check old PSW |
| 5 | 66 | 38 | 0011 | 1000 | double-word | Input/output old PSW |
| 6 | 54 | 40 | 0100 | 0000 | double-word | Channel status word |
| - 7 | 12 | 48 | 0100 | 1000 | word | Channel address word |
| 7 | 6 | 4C | 0100 | 1100 | word | Unused |
| 8 | 80 | 50 | 0101 | 0000 | word | Timer (uses bytes 50,51 & 52) |
| 8 | 34 | 54 | 0101 | 0100 | word | Unused |
| 8 | 8 | 58 | 0101 | 1000 | double-word | External new PSW |
| g | 6 | 60 | 0110 | 0000 | double-word | Supervisor call new PSW |
| 10 | 94 | 68 | 0110 | 1000 | double-word | Program new PSW |
| 11 | .2 | 70 | 0111 | 0000 | double-word | Machine-check new PSW |
| 12 | 10 | 78 | 0111 | 1000 | double-word | Input/output new PSW |
| 12 | 8 | 80 | 1000 | 0000 | (1) | Diagnostic scan-out area |
| | | | | | | |

The size of the diagnostic scan-out area depends on the particular model and I/O channels; for models 30 through 75, maximum size is 256 bytes.

7

RS, SI FORMAT INSTRUCTIONS

| | Hera- | | Graphic & Con- | (2) | Punched | System/360 | F 1 |
|-------|-------|------------|---------------------------------------|--------------|-------------|------------|-----|
| Deci- | deci- | Mnemonic | troi Symbols | 7-Track Tape | Card | 8-bit | (3) |
| mał | mai | | BCDIC EBCDIC | BCDIC | Code | Code | |
| 128 | 80 | SSM | | | 12-0-8-1 | 1000 0000 | CCW |
| 129 | - Rì | 1 5 5 | a | | 12-0-1 | 1000 0001 | 1 |
| 130 | 82 | LIPSW | b | | 12-0-2 | 1000 0010 | |
| 131 | 83 | (Diagnose) | c | | 12-0-3 | 1000 0011 | |
| 132 | 84 | WRD | d | 1 | 12-0-4 | 1000 0100 | |
| 133 | 85 | RDD | e | | 12-0-5 | 1000 0101 | |
| 134 | 86 | BXH | f | | 12-0-6 | 1000 0110 | |
| 135 | 87 | BXLE | q | [| 12-0-7 | 1000 0111 | |
| 136 | 88 | SRL | ĥ | | 12-0-8 | 1000 1000 | ccw |
| 137 | 89 | SLL | i | | 12-0-9 | 1000 1001 | |
| 138 | 8A | SRA | | | 12-0-8-2 | 1000 1010 | |
| 139 | 8B | SLA | | | 12-0-8-3 | 1000 1011 | |
| 140 | 8C | SRDL | | | 12-0-8-4 | 1000 1100 | |
| 141 | 8D | SLDL | | | 12-0-8-5 | 1000 1101 | |
| 142 | 8E | SRDA | | | 12-0-8-6 | 1000 1110 | |
| 143 | 8F | SLDA | | | 12-0-8-7 | 1000 1111 | |
| 144 | 90 | STM | | | 12-11-8-1 | 1001 0000 | ccw |
| 145 | 91 | TM | l j | | 12-11-1 | 1001 0001 | |
| 146 | 92 | MVI | k | 1 | 12-11-2 | 1001 0010 | |
| 147 | 93 | TS | 1 | | 12-11-3 | 1001 0011 | |
| 148 | 94 | NI | m | | 12-11-4 | 1001 0100 | |
| 149 | 95 | CLI | n | | 12-11-5 | 1001 0101 | |
| 150 | 96 | 01 | 0 | | 12-11-6 | 1001 0110 | |
| 151 | 97 | XI | p | | 12-11-7 | 1001 0111 | |
| 152 | 98 | LM | q | | 12-11-8 | 1001 1000 | ccw |
| 153 | 99 | | r | | 12-11-9 | 1001 1001 | |
| 154 | 9A | | | | 12-11-8-2 | 1001 1010 | |
| 155 | 9B | | | l I | 12-11-8-3 | 1001 1011 | |
| 156 | 9C | S10 | i i i i i i i i i i i i i i i i i i i | | 12-11-8-4 | 1001 1100 | |
| 157 | 9D | T10 | | | 12-11-8-5 | 1001 1101 | |
| 158 | 9E | HIO | | | 12-11-8-6 | 1001 1110 | |
| 159 | 9F | TCH | | | 12-11-8-7 | 1001 1111 | |
| 160 | A0 | 1 | | | 11-0-8-1 | 1010 0000 | CCM |
| 161 | Al | | | | 11-0-1 | 1010 0001 | |
| 162 | A2 | | s | | 11-0-2 | 1010 0010 | |
| 163 | A3 | | t | | 11-0-3 | 1010 0011 | |
| 164 | A4 | | U | | 11-0-4 | 1010 0100 | |
| 165 | A5 | | v | | 11-0-5 | 1010 0101 | |
| 166 | A6 | i | w | | 11-0-0 | 1010 0110 | |
| 167 | A7 | | X | | 11-0-7 | 1010 0111 | |
| 168 | A8 | | У | | 111-0-8 | 1010 1000 | CCW |
| 169 | AY | | z | | 111-0-9 | 1010 1001 | |
| 1/0 | AA | | | | 11-0-8-2 | 1010 1010 | |
| 11/1 | AB | | | | 11-0-8-4 | 1010 1011 | |
| 11/2 | AC | L | | | 11-0-8-4 | 1010 1100 | |
| 113 | AU | | | | 11-0-8-6 | 1010 1101 | |
| 1/4 | AL | | | | 11-0-8-7 | 1010 1110 | |
| 175 | | | Į | | 12-11-0-8-1 | 1011 0000 | COW |
| 170 | 80 | | | | 12-11-0-1 | 1011 0000 | |
| 179 | 81 | | | | 12-11-0-1 | 1011 0010 | |
| 170 | 82 | | | | 12-11-0-2 | 1011 0011 | |
| 119 | D A | | | | 12-11-0-4 | 1011 0100 | |
| 100 | 85 | | | | 12-11-0-5 | 1011 0101 | |
| 182 | B6 | | | | 12-11-0-6 | 1011 0110 | |
| 183 | 87 | | | | 12-11-0-7 | 1011 011 | |
| 184 | 88 | | | | 12-11-0-8 | 1011 1000 | CCW |
| 185 | RO | | | | 12-11-0-9 | 1011 1001 | |
| 186 | ₿▲ | | | | 12-11-0-8-2 | 1011 1010 | |
| 187 | 88 | | | | 12-11-0-8-3 | 1011 1011 | |
| 189 | BC | | | | 12-11-0-8-4 | 1011 1100 | |
| 180 | BO | | | | 12-11-0-8-5 | 1011 1101 | |
| 190 | RF | | | | 12-11-0-8-6 | 1011 1110 | |
| 191 | BF | | | | 12-11-0-8-7 | 1011 1111 | |
| 171 | 01 | L | | L | | | |

SS FORMAT INSTRUCTIONS

| Desi nexd" | | Graphic & Co | - (2) | Punched | System/360 | 1 |
|---------------|----------|----------------|--------------|-----------------|------------|----------|
| Deci- deci- M | Anemonic | trol Symbols | 7-Track Tape | Card | 8-bit | (3) |
| mai mai | | BCDIC EBCC | C BCDIC | Code | Code | |
| 192 C0 | | ? | BA8 2 | 12-0 | 1100 0000 | CCW |
| 193 C1 | | A A | BA 1 | 12-1 | 1100 0001 | |
| 194 C2 | | B B | BA 2 | 12-2 | 1100 0010 | |
| 195 C3 | | с с | BA 21 | 12-3 | 1100 0011 | |
| 196 C4 | | D D | BA 4 | 12-4 | 1100 0100 | |
| 197 C5 | | E E | BA 4 1 | 12-5 | 1100 0101 | |
| 198 C6 | | FF | BA 42 | 12-6 | 1100 0110 | 1 |
| 199 C7 | | G G | BA 421 | 12-7 | 1100 0111 | |
| 200 C8 | | н н | BA8 | 12-8 | 1100 1000 | CCW |
| 201 C9 | | 1 1 | BA8 1 | 12-9 | 1100 1001 | |
| 202 CA | | | | 12-0-9-8-2 | 1100 1010 | · · · |
| 203 CB | | | | 12-0-9-8-3 | 1100 1011 | |
| 204 CC | | | | 12-0-9-8-4 | 1100 1100 | |
| 205 CD | | | | 12-0-9-8-5 | 1100 1101 | |
| 206 CE | | | | 12-0-9-8-6 | 1100 1110 | l |
| 207 CF | | | | 12-0-9-8-7 | 1100 1111 | |
| 208 D0 | | 1 | B 8 2 | 11-0 | 1101 0000 | CCW |
| 209 D1 M | IVN I | 1 1 | B 1 | 11-1 | 1101 0001 | |
| 210 D2 M | IVC | к к | B 2 | 11-2 | 1101 0010 | |
| 211 D3 M | wz | ĹĹ | B 21 | 11-3 | 1101 0011 | |
| 212 D4 N | c | M M | B 4 | 11-4 | 1101 0100 | <u> </u> |
| 213 D5 C | ic | N N | B 4 1 | 11-5 | 1101 0101 | |
| 214 06 00 | c l | 0 0 | B 42 | 11-6 | 1101 0110 | |
| 215 D7 X | c l | P P | B 421 | 11-7 | 101 0111 | |
| 216 08 | | 0 0 | 8 8 | 11-8 | 1101 1000 | ccw |
| 217 09 | | RR | B 8 1 | 11-9 | 1101 1001 | 1 |
| 218 DA | | | 1 | 12-11-9-8-2 | 1101 1010 | |
| 219 DB | | | | 12-11-9-8-3 | 1101 1011 | |
| 220 00 11 | R | | | 12-11-9-8-4 | 1101 1100 | |
| 221 00 1 | RT | | | 12-11-9-8-5 | 1101 1101 | |
| 222 DE E | n (A) | | | 12-11-9-8-6 | 1101 1110 | t |
| 223 DE E | | | | 12-11-9-8-7 | 1101 1111 | |
| 224 F0 | | • | 48 2 | 0-8-2 | 1110 0000 | lccw |
| 225 51 | | | | 11-0-9-1 | 1110 0001 | |
| 226 52 | | \$ \$ | A 2 | 0-2 | 1110 0010 | |
| 227 53 | | TT | A 21 | 0-3 | 1110 0011 | + |
| 228 FA | | ń ù | A 4 | 0-4 | 1110 0100 | Į |
| 220 55 | | v v | 1 2 2 1 | 0-5 | 1110 0101 | 1 |
| 230 56 | | w w | A 42 | 0-6 | 1110 0110 | |
| 231 57 | | x x | A 421 | 0-7 | 1110 0111 | |
| 232 58 | | ~ ~ | A 8 | 0-8 | 1110 1000 | ccw |
| 233 50 | | 7 7 | A 8 1 | 0.0 | 1110 1001 | 100 |
| 234 64 | | | 1 | 11-0-9-8-2 | 1110 1010 | 1 |
| 235 FR | | | | 11-0-9-8-3 | | |
| 236 50 | | | | 11-0-9-8-4 | 1110 1100 | 1 |
| 237 60 | | | | 11-0-9-8-5 | 1110 1101 | 1 |
| 239 55 | | | | 11-0-0-8-6 | 1110 1110 | 1 |
| 230 55 | | | | 11-0-0-8-7 | 1110 1111 | 1 |
| 240 50 | 1 | 0 0 | 8 2 | 10,000 | 1111 0000 | 1.00 |
| 240 10 | wo | 1 1 | ° ', | ň | 1111 0000 | 1.00 |
| 241 F1 M | ACK | 2 2 | | 12 | 1111 0010 | t |
| 242 12 14 | NDK | 2 2 | 21 | 2 | 1111 0010 | |
| 243 73 0 | INF N | , , , , | 1 1 | 1 | 1111 0100 | 1 |
| 244 74 | | 4 5 5 | 1 . | 12 | 1111 0100 | 1 |
| 245 15 | | , , , , | 42 | 1 | 1111 0110 | 1 |
| 240 10 | | 7 7 | 421 | 1 7 | 1111 0111 | t |
| 240 50 7 | 10 (4) | | 421 | 6 | 1111 1000 | |
| 240 10 2 | AP (4) | 0 0 | | | 1111 1000 | 100 |
| 249 19 0 | r (4) | y y | 0 1 | 12 11 0 0 0 0 | 1111 1001 | 1 |
| 200 HA A | r (4) | | 1 | 12-11-0-9-8-2 | | 1 |
| 251 FB S | P (4) | | | 12-11-0-9-8-3 | 1111 1011 | - |
| 252 FC M | 1r (4) | | - F | 12-11-0-9-8-4 | | |
| 253 FD D | P (4) | | | 12-11-0-9-8-5 | | |
| 1 254 1 66 | | | 1 | 12-11-0-9-8-0 | 11111110 | 1 |
| | 1 | | | 1 10 11 0 0 0 7 | 1111 1111 | |

CODE FOR PROGRAM INTERRUPTION

| | Interruptic Code | Program Interruption | |
|---|--|---|---|
| DEC | HEX | BINAR Y | Cause |
| 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 | 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F | 0000 0001 0000 0010 0000 0101 0000 0101 0000 0101 0000 0111 0000 1001 0000 1001 0000 1010 0000 1010 0000 1101 0000 1101 0000 1111 | Operation Privileged operation Execute Protection Addressing Specification Data Fixed-point overflow Fixed-point divide Decimal divide Exponent overflow Exponent underflow Significance Floating-point divide |

.

INPUT/OUTPUT OPERATIONS

SI Format D₁ Op Code в Device Chan Addr Address 21 23 D1(B1) S1 HIO, SIO, TCH, TIO

CHANNEL ADDRESS WORD

| | Key | 0000 | Command Address | |
|---|-----|------|-----------------|----|
| 1 | 0 3 | 4 7 | 3 | 31 |

CHANNEL COMMAND WORD

| Comman Code | 1 | Data Address | |
|----------------|-------------|--------------|-----|
| 0 | 78 | | 3 |
| Flags | 000/////// | ///// Cou | int |
| 32 | 36 37 39 40 | 47 48 | 63 |

Command Code **Command Code** assignments are listed in the following table. The symbol X indicates that the bit position is ignored; M identifies a modifier bit.

| CODE | COMMAND | |
|--|---|--|
| MMMM 0 10 0 XXX X 1 00 0 MMMM 1 10 0 MMMM MM0 1 MMMM MM1 0 MMMM MM1 1 | Sense Transfer in channel Read backward Write Read Control | |
| | | |

Bits 0-7 specify the command code.

Bits 8-31 specify the location of a byte in main storage. Bits 32-36 are flag bits; refer to OPERATION CODE tables for flag bit assignments.

- Bit 32 causes the address portion of the next CCW to be used. Bit 33 causes the command code and data address in the next CCW to be used.
- Bit 34 causes a possible incorrect length indication to be suppressed. Bit 35 suppresses the transfer of information to main storage. Bit 36 causes an interruption as Program Control Interrupt

Bits 37-39 must contain zeros. Bits 40-47 are ignored. Bits 48-63 specify the number of bytes in the operation.

CHANNEL STATUS WORD



Count: Bits 48-63 form the residual count for the last CCW used.

CHANNEL COMMAND CODES

| Device | Command for CCW | 0 | 8 | -B 2 | it C 3 4 | ode | 6 | 7 | Hex | Dec |
|---|---|---------------------------------|---|--|---|---|--------------------------------------|--------------------------------------|--|--|
| 1052 | Read Inquiry BCD Read Reader 2 BCD Write BCD, Auto Carriage Return Write BCD, No Auto Carriage Return No Op Sense Alarm | 0 0 0 0 0 0 | 000000 | 0 0 0 0 0 0 0 | 0 1 0 0 0 1 0 0 0 0 0 0 | 0 0 0 0 1 | 1 0 0 1 0 1 | 0 1 1 1 1 1 0 1 | 0A 02 09 01 03 04 0B | 10 02 09 01 03 04 11 |
| 2540 | Read, Feed, Select Stacker SS Type AB Read, Feed (1400 compatability mode only) Feed, Select Stacker SS Type BA PFR Punch, Feed, Select Stacker SS Type BB Such, Feed, Select Stacker SS Type BB SS Stacker 00 R1 01 R2 10 RP3 | S 1 1 S S S | S 1 1 S S S | D D 1 D D | 0 | 000000000000000000000000000000000000000 | 1 1 1 0 0 | 0 0 1 1 1 | | |
| 1442 NI | $\label{eq:response} \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | M M 0 0 | M M 0 0 | M 0 0 M | 0 0 0 0 0 0 0 0 0 0 | 00001 | | 0 1 1 1 0 | | |
| 1403 or 1443 | Write, No Space Write, Space 1 After Print Write, Space 2 After Print Write, Space 3 After Print Write, Skip To Channel N After Print Diagnostic Read (1403) Diagnostic Read (1443) Test 1/O Sense | 0 0 0 1 0 0 0 | 000000000000000000000000000000000000000 | 0 0 0 1 0 0 0 0 | 0 0 0 1 1 0 1 1 A N 0 0 0 0 0 0 0 0 | 000000000000000000000000000000000000000 | 0 0 0 0 1 1 0 0 | 1 1 1 1 0 0 0 0 | 01 09 11 19 02 06 00 04 | 01 09 17 25 02 06 00 04 |
| Carriage Control | Space 1 Line Immediately Space 2 Line Immediately Space 3 Line Immediately Skip To Channel N Immediately Skip To Channel N Immediately O 0 1 0 0 0 1 1 0 0 1 1 0 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | 0 0 1 0 | 0 0 0 0 0 0 | 0 0 H 0 | 0 1 1 0 1 1 A M 0 0 | 000000000000000000000000000000000000000 | 1111111 | 1 1 1 1 | 0B 13 1B 03 | 11 19 27 03 |
| 2400 Tape* * 9 track op 7 track by | Transfer in Channel Sense Read Backward** Write Read Control Mode SO BF1 and odd parthy: also, it overides t des not rest 7 cack. Load/Svi Arest forces | 0 0 0 0 0 D | 0 0 0 0 0 0 0 D | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | 0 1 0 0 0 1 0 0 0 0 C C M N | | 0 0 0 1 1 1 | 0 0 1 0 1 1 | 08 04 0C 01 02 | 08 04 12 01 02 |
| **Overria Conver | BOD BPT, odd pathy, data converte on parallel d | 278) 301 701 | K.X.X.X. X | K, X, IX, Set Odd Parity | XXX Set Even Parity | I X Data Converter On | x x x x x | x X Translator On | X X X Translator Off | i i i [Track to Error] |
| | | | | - | | | | | | |

HEXADECIMAL AND DECIMAL INTEGER CONVERSION TABLE

| HALF WORD | | | | | | | HALF WORD | | | | | | | | |
|-----------|---------------|-----|--------------|------|-------------|-----|-----------|------|---------|-----|---------|------|---------|-----|---------|
| BYTE | | | | BYTE | | | | BYTE | | | | BYTE | | | |
| | 0123 | | 4567 | | 0123 | | 4567 | | 0123 | | 4567 | | 0123 | | 4567 |
| Hex | Decimal | Hex | Decimal | Hex | Decimal | Hex | Decimal | Hex | Decimal | Hex | Decimal | Hex | Decimal | Hex | Decimal |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 268,435,456 | 1 | 16,777,216 | 1 | 1,048,576 | 11 | 65,536 | | 4,096 | | 256 | 1 | 16 | 11 | 1 |
| 2 | 536,870,912 | 2 | 33, 554, 432 | 2 | 2,097,152 | 2 | 131,072 | 2 | 8,192 | 2 | 512 | 2 | 32 | 2 | 2 |
| 3 | 805,306,368 | 3 | 50,331,648 | 3 | 3,145,728 | 3 | 196,608 | 3 | 12,288 | 3 | 768 | 3 | 48 | 3 | 3 |
| 4 | 1,073,741,824 | 4 | 67,108,864 | 4 | 4, 194, 304 | 4 | 262,144 | 4 | 16,384 | 4 | 1,024 | 4 | 64 | 4 | 4 |
| 5 | 1,342,177,280 | 5 | 83,886,080 | 5 | 5,242,880 | 5 | 327,680 | 5 | 20,480 | 5 | 1,280 | 5 | 80 | 5 | 5 |
| 6 | 1,610,612,736 | 6 | 100,663,296 | 6 | 6,291,456 | 6 | 393,216 | 6 | 24,576 | 6 | 1,536 | 6 | 96 | 6 | 6 |
| 7 | 1,879,048,192 | 7 | 117,440,512 | 7 | 7,340,032 | 7 | 458,752 | 7 | 28,672 | 7 | 1,792 | 7 | 112 | 7 | 7 |
| 8 | 2,147,483,648 | 8 | 134,217,728 | 8 | 8,388,608 | 8 | 524,288 | 8 | 32,768 | 8 | 2,048 | 8 | 128 | 8 | 8 |
| 9 | 2,415,919,104 | 9 | 150,994,944 | 9 | 9,437,184 | 9 | 589,824 | 9 | 36,864 | 9 | 2,304 | 9 | 144 | 9 | 9 |
| A | 2,684,354,560 | Α | 167,772,160 | A | 10,485,760 | A | 655,360 | A | 40,960 | A | 2,560 | A | 160 | A | 10 |
| В | 2,952,790,016 | B | 184,549,376 | B | 11,534,336 | B | 720,896 | B | 45,056 | В | 2,816 | B | 176 | B | 11 |
| C | 3,221,225,472 | C | 201,326,592 | С | 12,582,912 | C | 786,432 | C | 49,152 | C | 3,072 | | 192 | С | 12 |
| D | 3,489,660,928 | D | 218,103,808 | D | 13,631,488 | D | 851,968 | D | 53,248 | D | 3,328 | D | 208 | D | 13 |
| E | 3,758,096,384 | E | 234,881,024 | E | 14,680,064 | E | 917,504 | E | 57,344 | E | 3,584 | E | 224 | E | 14 |
| F | 4,026,531,840 | F | 251,658,240 | F | 15,728,640 | F | 983,040 | F | 61,440 | F | 3,840 | F | 240 | F | 15 |
| | 8 | | 7 | | 6 | | 5 | | 4 | | 3 | | 2 | | 1 |

TO CONVERT HEXADECIMAL TO DECIMAL

- Locate the column of decimal numbers corresponding to the left-most digit or letter of the hexadecimal; select from this column and record on a scratch there the number that corresponds to the position of the hexadecimal digit or letter.
- 2. Repeat step 1 for the next (second from the left) position.
- 3. Repeat step 1 for the units (third from the left) position.
- 4. Add the numbers selected from the table to form the decimal number.

TO CONVERT DECIMAL TO HEXADECIMAL

- 1. (a) Select from the table the highest decimal number (b) Series from the table the highest decimal humber to that is equal to or less than the number to be converted.
 (b) Record the hexadecimal of the column containing the selected number.
 (c) Subtract the selected decimal from the number to be converted.
- Using the remainder from step 1 (c) repeat all of step 1 to develop the second position of the hexadecimal (and a remainder).
- Using the remainder from step 2 repeat all of step 1 to develop the units position of the hexadecimal.
- 4. Combine terms to form the hexadecimal number.

| | SAMPLE | |
|-----------|--------------------------|------|
| Cor He | nversion of kadecimal | D34 |
| ۱. | D | 3328 |
| 2. | 3 | 48 |
| з. | 4 | 4 |
| 4. | Decimal | 3380 |

To convert integer numbers greater than the capacity of the table, use the techniques below:

HEXADECIMAL TO DECIMAL

Successive cumulative multiplication from left to right, adding units position. D34₁₆ = 3380₁₀ Example:

 $D = \frac{13}{\times \frac{16}{208}}$ $3 = +\frac{3}{211}$ $\times \frac{16}{3376}$ $4 = +\frac{4}{3380}$

DECIMAL TO HEXADECIMAL

Divide and collect the remainder in reverse order. 3380₁₀ = × 16 Example:

SAMPLE Conversion of 3380 Decimal -<u>3328</u> 52 1. D 2. 3 <u>- 48</u> 4 3. 4 - 4 4. Hexadecimal D34

10

HEXADECIMAL AND DECIMAL FRACTION CONVERSION TABLE

POWERS OF 16 TABLE

| | HALF WORD | | | | | | | | | | | | |
|-----|-----------|-----|-------|------|------|-------|---------|------|-------|-------|---------|-----------|------|
| | | B | TE | | BYTE | | | | | | | | |
| | 0123 | | 45 | 67 | | 0123 | | | | 4567 | | | |
| Hex | Decimal | Hex | Dec | imal | Hex | | Decimal | | Hex | | Decimal | Equivalen | t |
| .0 | .0000 | .00 | .0000 | 0000 | .000 | .0000 | 0000 | 0000 | .0000 | .0000 | 0000 | 0000 | 0000 |
| .1 | .0625 | .01 | .0039 | 0625 | .001 | .0002 | 4414 | 0625 | .0001 | .0000 | 1525 | 8789 | 0625 |
| .2 | .1250 | .02 | .0078 | 1250 | .002 | .0004 | 8828 | 1250 | .0002 | .0000 | 3051 | 7578 | 1250 |
| .3 | .1875 | .03 | .0117 | 1875 | .003 | .0007 | 3242 | 1875 | .0003 | .0000 | 4577 | 6367 | 1875 |
| .4 | .2500 | .04 | .0156 | 2500 | .004 | .0009 | 7656 | 2500 | .0004 | .0000 | 6103 | 5156 | 2500 |
| .5 | .3125 | .05 | .0195 | 3125 | .005 | .0012 | 2070 | 3125 | .0005 | .0000 | 7629 | 3945 | 3125 |
| .6 | .3750 | .06 | .0234 | 3750 | .006 | .0014 | 6484 | 3750 | .0006 | .0000 | 9155 | 2734 | 3750 |
| .7 | .4375 | .07 | .0273 | 4375 | .007 | .0017 | 0898 | 4375 | .0007 | .0001 | 0681 | 1523 | 4375 |
| .8 | .5000 | .08 | .0312 | 5000 | .008 | .0019 | 5312 | 5000 | .0008 | .0001 | 2207 | 0312 | 5000 |
| .9 | .5625 | .09 | .0351 | 5625 | .009 | .0021 | 9726 | 5625 | .0009 | .0001 | 3732 | 9101 | 5625 |
| ٠A | .6250 | .0A | .0390 | 6250 | .00A | .0024 | 4140 | 6250 | .000A | .0001 | 5258 | 7890 | 6250 |
| . B | .6875 | .OB | .0429 | 6875 | .00B | .0026 | 8554 | 6875 | .0008 | .0001 | 6784 | 6679 | 6875 |
| .C | .7500 | .0C | .0468 | 7500 | .00C | .0029 | 2968 | 7500 | .000C | .0001 | 8310 | 5468 | 7500 |
| .D | .8125 | .0D | .0507 | 8125 | .00D | .0031 | 7382 | 8125 | .000D | .0001 | 9836 | 4257 | 8125 |
| .E | .8750 | .0E | .0546 | 8750 | .00E | .0034 | 1796 | 8750 | .000E | .0002 | 1362 | 3046 | 8750 |
| ۰,F | .9375 | .0F | .0585 | 9375 | .00F | .0036 | 6210 | 9375 | .000F | .0002 | 2888 | 1835 | 9375 |
| | 1 | | 2 | | | 3 | | | | | 4 | | |

⊥

| 1 0 16 1 256 2 4 096 3 | | | | ۱ | 6 ⁿ | | | n |
|--|---|----------------|-------------------------------------|--|--|--|---|--|
| 65 536 4 1 048 576 5 16 777 216 6 268 435 456 7 4 294 97 296 8 68 719 476 736 9 1 099 511 627 776 10 17 592 186 044 416 11 281 474 976 710 656 12 4 503 599 627 390 496 13 72 057 540 639 79 936 14 1 152 921 504 606 846 976 15 | 3 | 4 72 152 | 1 17 281 503 057 921 | 4 68 099 592 474 599 594 594 504 | 1 16 268 294 719 511 186 976 627 037 606 | 4 65 048 777 435 967 476 627 044 710 370 927 846 | 1 16 256 096 536 576 216 456 296 736 776 416 656 496 936 976 | 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 |

TO CONVERT . ABC HEXADECIMAL TO DECIMAL

| .ABC Hex is equal to | .6708 | 9843 | 7500 |
|-------------------------|-------|------|------|
| Find .00C in position 3 | .0029 | 2968 | 7500 |
| Find .OB in position 2 | .0429 | 6875 | |
| Find . A in position 1 | .6250 | | |
| | | | |

To convert fractions beyond the capacity of the table, use techniques below:

HEXADECIMAL FRACTION TO DECIMAL

 $8A7_{16} = 2215_{10}$.540771 $16^3 = 4096$ 4096 2215.000000

DECIMAL FRACTION TO HEXADECIMAL

Collect integer parts of product in the order of calculation. Example: $.5408_{10} = .8A7_{16}$

| | .5 8 - 8 .6 | 408 x 16 528 |
|---|---------------------------|--------------------|
| l | A 🛨 10.4 | ×16 448 |
| ļ | 7 🛨 [7]. 1 | 168 |

 TO CONVERT .13 DECIMAL TO HEXADECIMAL

 1. Find .1250 next lowest to subtract
 .1300 - .1250
 = .2 Hex

 2. Find .0039 0625 next lowest to - .0039 0625
 .0050 - .0039 0625
 = .01

3. Find .0009 7656 2500 4. Find .0001 0681 1523 4375 -0009 7656 2500 -0009 7656 2500 -0009 7656 2500 -0001 1718 7500 0000 -0001 0681 1523 4375 -0001 0681 1523 4375 -0000 1037 5976 5625-0000 - 1247 Hex

5. .13 Decimal is approximately equal to -----





International Business Machines Corporation Data Processing Division 112 East Post Road, White Plains, N.Y. 10601 (USA Only)

IBM World Trade Corporation 821 United Nations Plaza, New York, New York 10017 (International)