## IBM System/360 Principles of Operation



This publication is the machine reference manual for the ibm System/360. It provides a direct, comprehensive description of the system structure; of the arithmetic, logical, branching, status switching, and input/output operations; and of the interruption system.

The reader is assumed to have a basic knowledge of data processing systems and to have read the IBM System/360 System Summary, Form A22-6810, which describes the system briefly and discusses the input/ output devices available.
For information about the characteristics, functions, and features of a specific System/360 model, use the functional characteristics manual for that model in conjunction with the IBM System/360 Principles of Operation. Descriptions of specific input/output devices used with the System/360 appear in separate publications. Publications that relate to the ibм System/360 Model 20 are described in the IBM System $/ 360$ Model 20 Bibliography, Form A26-3565. Other ibm Systems Reference Library publications concerning the System $/ 360$ are identified and described in the IBM System*/360 Bibliography, Form A22-6822.

## Seventh Edition

This is a reprint of Form A22-6821-5 incorporating changes released in the following Technical Newsletter:

| Form Number | Pages Affected | Date |
| :---: | :---: | :---: |
| N22-0244 | Contents, 11, 12, 15, 34, | January 13,1967 | Contents, $11,12,15,34$, 36, 39, 40, 57-61, 71-75, 133-136, 136.1, 136.2, $150,150.1,150.2,150.3$, 161, 167, 168, Index.

Specifications contained herein are subject to change from time to time. Any such change will be reported in subsequent revisions or Technical Newsletters.

Requests for copies of IBM publications should be made to your IBM representative or to the IBM branch office serving your locality.

This manual has been prepared by the IBM Systems Development Division, Product Publications, Dept. B98 PO Box 390, Poughkeepsie, N.Y. 12602. A form is provided at the back of this publication for reader's comments. If the form has been removed comments may be sent to the above address.

| IBM System/360 |  |
| :---: | :---: |
| General-Purpose Design |  |
| Compatibility ............. |  |
| System Program |  |
|  |  |
| Multisystem Operation |  |
| Input/Output |  |
| Technology |  |
| System Structure |  |
| Main Storage |  |
| Information Formats |  |
| Addressing |  |
| Information Positioning |  |
| Central Processing Unit |  |
| General Registers |  |
| Floating-Point Registers |  |
| Arithmetic and Logical Unit ........................................... 10 |  |
| Fixed-Point Arithmetic | 10 |
| Decimal Arithmetic ................................................................ 10 |  |
| Floating-Point Arithmetic |  |
| Logical Operations | 12 |
| Program Execution ........................................................ 12 |  |
| Instruction Format ........................................................................... 12.13 |  |
|  |  |
| Sequential Instruction Execution ................................. 14 |  |
| Branching |  |
| Program Status Word .................................................. 15 |  |
| Interruption | 15 |
| Protection Features ................................................................ 17 |  |
| Timer Feature .............................................................. 17 |  |
| Direct Control Feature .................................................. 17 |  |
| Multisystem Operation ..................................................... 17 |  |
| Input and Output ......................................................... 18 |  |
| Input/Output Devices and Control Units ........................ 18 |  |
| Input/Output Interface .......................................................................................... 18 |  |
|  |  |
| Input/Output Instructions ........................................... 19 |  |
| $\begin{array}{ll}\text { Input/Output Operation Initiation ................................ } & 19 \\ \text { Input/Output Commands } & 19\end{array}$ |  |
|  |  |
| Input/Output Termination ......................................... 20 |  |
| Input/Output Interruptions |  |
| System Control Panel ..................................................... 21 |  |
| System Control Panel Functions ....................................................................... 21 |  |
|  |  |
| Operator Intervention Section ....................................... 23 |  |
| Customer Engineering Section ....................................... 23 |  |
| Fixed-Point Arithmetic .................................................. 24 |  |
| Data Format ................................................................. 24 |  |
| Number Representation Condition Code |  |
|  |  |
| Instruction Format ............................................................ 25 |  |
| Instructions ................................................................. 26 |  |
|  |  |
|  | 26 |
| Load and Test ...................................................................... 26 |  |
| Load Complement ................................................................. 27 |  |
| Load Positive ......................................................................................................... 27 |  |
|  |  |
| Load Multiple ....................................................................... 27 |  |
| Add ........................................................................ 28 |  |
| Add Halfword ............................................................ 28 |  |
| Add Logical ............................................................. 28 |  |
| Subtract .................................................................. 29 |  |
| Subtract Hogical |  |
|  |  |
| Compare ................................................................................ 30 |  |
|  |  |
| Multiply | 30 |
| Multiply Halfword ..................................................... 30 |  |
| Divide ..................................................................... 31 |  |
| Convert to BinaryConvert to Decimal |  |
|  |  |
| Store ................................................................... 32 |  |
| Store Halfword .......................................................... 32 |  |
| Shift Left Single ................................................................... 32 |  |
|  |  |

Shift Right Single ..... 33
Shift Left Double ..... 33
Shift Right Double ..... 34
Fixed-Point Arithmetic Exceptions ..... 34
Decimal Arithmetic ..... 35
Data Format
Number Representation ..... 35
Condition Code ..... 35 ..... 35
Instruction Format ..... 3636
Instructions
Add Decimal ..... 36
37
Subtract Decimal ..... 37
Zero and Add ..... 37
Compare Decimal ..... 38
Multiply Decimal ..... 38
Divide Decimal ..... 38
Pack ..... 39
Unpack ..... 39
Move with Offset ..... 40
Decimal Arithmetic Exceptions ..... 40
Floating-Point Arithmetic ..... 41
Data Format ..... 41
Number Representation ..... 41
Normalization .....
42 .....
42
Condition Code ..... 42
Instruction Format ..... 43
Load ..... 44
Load and Test ..... 44
Load Complement
Load Positive ..... 44
Load Negative ..... 45
Add Normalized ..... 45
Add Unnormalized ..... 46
Subtract Normalized ..... 46
Subtract Unnormalized ..... 47
Compare ..... 47
Halve ..... 48
Multiply ..... 48
Divide ..... 49
Store ..... 50
50
Floating-Point Arithmetic Exceptions
Logical Operations ..... 51 ..... 51
Data Format
Data Format
Condition Code ..... 52
Instruction Format ..... 52
Instructions
Move ..... 53
53
Move Numerics ..... 54
Move Zones ..... 54
Compare Logical ..... 54
AND ..... 55
OR ..... 55
Exclusive OR ..... 55
Test Under Mask ..... 56
Insert Character
56
56
56
Store Character
Load Address ..... 56
Translate ..... 57
Translate and Test ..... 57
Edit ..... 57
Edit and Mark ..... 59
Shift Left Single ..... 59
Shift Right Single ..... 60
Shift Left Double ..... 60
Shift Right Double60
Branching ..... 62
Normal Sequential Operation ..... 62
Sequential Operation Exceptions ..... 62
Decision-Making ..... 63
64
Branching Instructions ..... 64
Branch On Condition ..... 65
Branch and Link ..... 66
Branch On Count ..... 66
Branch On Index High ..... 66
Branch On Index Low or Equal ..... 66.1
Execute Exceptions ..... 67
Status Switching ..... 68
Program States ..... 68
Problem State ..... 68
68
Wait State
69
Masked States ..... 69
Protection ..... 70
Area Identification ..... 70
Protection Action ..... 70
Locations Protected ..... 70
Program Status Word ..... 71
Multisystem Operation ..... 72
Direct Address Relocation ..... 72
Malfunction Indication ..... 72
Instruction Format ..... 72
Instructions ..... 73
Load PSW ..... 73
Set Program Mask ..... 73
Set System Mask ..... 74
Supervisor Call ..... 74
Set Storage Key ..... 74
Insert Storage Key ..... 74
Test and Set ..... 74
Write Direct ..... 75
Read Direct ..... 75
Diagnose ..... 76
76
Interruptions ..... 77
Interruption Action ..... 77
Instruction Execution ..... 78
Source Identification ..... 78
Location Determination ..... 78
Input/Output Interruption ..... 78
Program Interruption ..... 79
Operation Exception ..... 79
Privileged-Operation Exception ..... 79
Execute Exception ..... 79
Protection Exception ..... 79
Addressing Exception ..... 79
Specification Exception ..... 80
Data Exception ..... 80
Fixed-Point-Overflow Exception ..... 80
Fixed-Point-Divide Exception ..... 80
Decimal-Overflow Exception ..... 80
Decimal-Divide Exception ..... 80
Exponent-Overflow Exception ..... 80
Exponent-Underflow Exception ..... 80
Significance Exception ..... 80
Floating-Point-Divide Exception ..... 80
Supervisor-Call Interruption
External Interruption ..... 80
Timer
Interrupt Key
External SignalMachine-Check Interruption

Priority of Interruptions

Priority of Interruptions8182
Input/Output Operations ..... 84
Attachment of Input/Output Devices ..... 84
Input/Output Devices ..... 84
Control Units ..... 84
Channels ..... 85
System Operation ..... 87
Compatibility of Operation ..... 88
Control of Input/Output Devices ..... 88
Input/Output Device Addressing ..... 88
States of the Input/Output System ..... 89
91
Resetting of the Input/Output System ..... 91
Instruction Format ..... 93
Instructions ..... 93
Start I/O ..... 94
Test $1 / \mathrm{O}$ ..... 95
Test Channel ..... 96
Input/Output Instruction Exception Handling ..... 98
Execution of Input/Output Operations ..... 98
Blocking of Data ..... 99
Chnel Addres Word
有100
Definition of Storage Area ..... 100
Chaining ..... 101
Skpping ..... 103
Program-Controlled Interruption ..... 104
108
Types of Termination ..... 108
Input/Output Interruptions ..... 111
annel Status113
Channel Status Conditions ..... 116
Content of Channel Status Word ..... 118
System Control Panel ..... 122
System Control Functions ..... 122
System Reset ..... 122
Store and Display ..... 122
Operator Control Loading ..... 123
Emergency Pull Switch ..... 124
Power-On Key ..... 124
Power-Off Key ..... 124
errup ..... ,
Light ..... 124
Manual Light ..... 124
 ..... 124
Load Light ..... 124
Load-Unit Switches ..... 124
Load Key ..... 125
Operator Intervention ..... 125
System-Reset Key ..... 125
Stop Key ..... 125
Rate Switch ..... 125
Start Key ..... 125126
Data Switches ..... 126
Store Key ..... 126
Display Key ..... 126
Set IC Key ..... 126
Alternate-Prefix Light ..... 126
Customer Engineering Section ..... 126
Appendixes ..... 127
A. Instruction Use Examples ..... 127
C. ..... 137
D. Powng ..... 138
E. Hexadecimal T ..... 140
F. USASCII-8 and EBCDIC Charts ..... 149
G. Formats and Tables ..... 151
Data Formats ..... 151
Hexadecimal Representation ..... 151
Instructions by Format Type ..... 153
Control Word Formats
154
Operation Codes ..... 155
Condition

The IBM System/360 is a solid-state, program compatible, data processing system providing the speed, precision, and data manipulating versatility demanded by the challenge of commerce, science, and industry. System/360, with advanced logical design implemented by microminiature technology, provides a new dimension of performance, flexibility, and reliability. This dimension makes possible a new, more efficient systems approach to all areas of information processing, with economy of implementation and ease of use. System/360 is a single, coordinated set of new data processing equipment intended to replace old logical structures with an advanced creative design for present and future application.

The logical design of System/360 permits efficient use at several levels of performance with the preservation of upward and downward program compatibility. In addition, extremely high performance and reliability requirements may be met by using the multisystem feature to combine several models into one multisystem.

## General-Purpose Design

System/360 is a general-purpose system that may be tailored readily for commercial, scientific, communications, or control applications. A Standard instruction set provides the basic computing function of the system. To this set a decimal feature may be added to provide a Commercial instruction set or a floatingpoint feature may be added to provide a Scientific in| struction set. When the instructions associated with storage protection are added to the commercial and scientific features, a Universal instruction set is obtained. Timer and direct-control features may be used with systems to support time-sharing or real-time operations, and in teleprocessing applications.

System/360 is designed to accommodate large quantities of addressable storage. The markedly increased capacities over previous storage are provided by the combined use of high-speed storage of medium size and large-capacity storage of medium speed. Thus, the requirements for both performance and size are satisfied in one system by the availability of different types of storage units. Also, the design makes provision for development, in the future, of even greater storage capacities.

Another aspect of the general-purpose design of System $/ 360$ is its standard-interface method for attaching all input/output devices. Future input/output devices will also attach to this input/ouput interface which is common to all System/360 channels.

Models of System/360 differ in storage speed, storage width (the amount of data obtained in each storage access), register width, and capabilities for processing data concurrently with the operation of multiple input/output devices. Several cPu's permit a wide choice in internal performance. The range is such that the ratio of internal performances between the largest and the smallest model is approximately $50: 1$ for scientific computation and 15:1 for commercial processing. Yet none of these differences affect the logical appearance of System/360 to the programmer.

An individual System/360 is obtained by selecting the system components most suited to the applications from a wide variety of alternatives in internal performance, functional ability, and input/output ( $\mathrm{I} / \mathrm{o}$ ).

## Compatibility

All models of System/360 are upward and downward compatible; that is, any program gives identical results on any model. Compatibility allows for ease in systems growth, convenience in systems backup, and simplicity in education. The compatibility rule has three limitations.

1. The systems facilities used by a program should be the same in each case. For example, the optional cPu features and the storage capacity, as well as the quantity, type, and priority of $\mathrm{I} / \mathrm{o}$ equipment, should be equivalent,
2. The program should be independent of the relation of instruction execution times and of I/O data rates, access times, and command execution times.
3. The compatibility rule does not apply to detail functions for which neither frequency of occurrence nor usefulness of result warrants identical action in all models. These functions, all explicitly identified in this manual, are concerned with the handling of invalid programs and machine malfunctions.

## System Program

Interplay of equipment and program is an essential consideration in System/360. The system is designed to operate with a supervisory program that coordi-
nates and executes all $\mathrm{x} / \mathrm{o}$ instructions, handles exceptional conditions, and supervises scheduling and execution of multiple programs. System/360 provides for efficient switching from one program to another, as well as for the relocation of programs in storage. To the problem programmer, the supervisory program and the equipment are indistinguishable.
iвм provides System/ 360 programs that control and schedule the use of cpu facilities, main storage, storage devices attached to channels, input/output devices, etc. These programs are designed to control all system resources, including programs supplied by the customer and by ibm.

## System Alerts

The interruption system permits the cpu to respond automatically to conditions arising outside of the sysem, in I/o units, or in the CPU itself. Interruption switches the CPU from one program to another by changing not only the instruction address but all essential machine-status information.

Protection features permit one program to be preserved when another program erroneously attempts to gain access to information in the protected storage area. Protection does not cause any loss of performance. Storage operations initiated from the cru, as well as those initiated from a channel, are subject to the protection procedure.

Programs are checked for correctness of instructions and data as the instructions are executed. This polic-ing-action distinguishes and identifies program errors and machine errors. Thus, program errors cannot cause machine checks: each of these types of error causes a different type of interruption. When an interruption due to machine malfunction occurs, the information necessary to identify the error is recorded automatically in a predetermined storage area. This logging of pertinent information can be used to assist in the analysis of machine faults. Moreover, operator errors are reduced by minimizing the number of manual controls and the need for their use. To reduce accidental operator errors, operator consoles are basically $\mathrm{I} / \mathrm{o}$ devices that function under control of the system program.

## Multisystem Operation

Several models of System/360 can be combined into one multisystem configuration. Three types of com-
munication between cru's are available. Largest in capacity, and moderately fast in response, is communications by means of a shared $\mathrm{I} / \mathrm{o}$ device, such as a disk file. Faster data transfer may be obtained by direct connection between the channels of two individual systems. Finally, some models permit sharing of storage between cru's, making information exchange possible at storage speeds. These types of communication are supplemented by allowing one CPU to be interrupted by another CPU and by making status information directly available from one cru to another.

## Input/Output

Channels provide the data path and control for $\mathrm{I} / \mathrm{o}$ devices as they communicate with the cPu. In general, channels operate asynchronously with the CPU and, in some cases, a single data path is made up of sejveral subchannels. When this is the case, the single data path is shared by several low-speed devices, such as card readers, punches, printers, and terminals, each on a separate subchannel. This type of channel is called a multiplexor channel. Another type of channel, the selector channel accommodates higher data rates, but can be involved in only one data transfer operation at a time.

In every case, the amount of data that comes into the channel in parallel from an $\mathrm{I} / \mathrm{o}$ device is a byte (i.e., eight bits). All channels or subchannels perform the same functions and respond to a common set of $\mathrm{I} / \mathrm{O}$ instructions and commands.

Each $\mathrm{I} / \mathrm{o}$ device is connected to one or more channels by an I/o interface. This I/o interface allows attachment of present and future $1 / 0$ devices without alteration of the $1 / 0$ instruction set or of channel functions. Control units are used where necessary to match the internal connections of the $\mathrm{I} / \mathrm{o}$ device to the interface. Flexibility is enhanced by optional access to a control unit or device from either of two channels.

## Technology

System/360 employs solid-logic integrated components, which in themselves provide advanced equipment reliability. These components are smaller than previous components, operate faster, and lend themselves to automated fabrication. The design of System/360, however, is not dependent upon, or limited to, any particular type of technology. System/360 is free to take continuing advantage of new advances in technology.

The basic structure of a System/360 consists of main storage, a central processing unit (CPU), the selector and multiplexor channels, and the input/output devices attached to the channels through control units. It is possible for systems to communicate with each other by means of shared $\mathrm{I} / \mathrm{o}$ devices, a channel, or shared storage. Figure 1 shows the basic organization of a single system.

## Main Storage

Storage units may be either physically integrated with the cPU or constructed as stand-alone units. The storage cycle speed is not directly related to the internal cycling of the CPU, thereby permitting an efficient relationship of CPU speed to storage width. The physical differences in the various main-storage units do not affect the logical structure of the system.

Main storage may be shared by cru's. Fetching and storing of data by the cPU are not affected by any concurrent I/O data transfer or by reference to the same storage location by another cPU. If a CPU and a channel concurrently refer to the same storage location, the accesses normally are granted in a sequence that assigns higher priority to references by channels. If the first reference changes the contents of the location, any subsequent storage fetches obtain the new contents.

Instructions that involve fetching and subsequently storing of data do not necessarily take the storage
cycles contiguously, and it is possible for a channel or another cru to take one or more intervening cycles. When two cru's concurrently cause the contents of the same location to be updated, such interleaving may cause the information stored in one of the accesses to be lost or the results to be meaningless.
For example, if two cru's attempt to update information at the same location by an instruction that causes fetching and subsequently storing of the updated data at the same location, it is possible for both cru's to fetch the data and subsequently for both cru's to take the store cycles. The change made by the first cru to store the result in such case is lost. Only the instruction TEST AND SET takes the fetch and store cycles without permitting a channel or another cPU to interleave a cycle.

The contents of main storage are preserved when power is turned on. Turning power off does not affect the contents of main storage if the CPU is in the stopped state. The contents of the keys in storage associated with the protection feature are not necessarily preserved when the power for main storage is turned off.

## Information Formats

The system transmits information between main storage and the CPU in units of eight bits, or a multiple of eight bits at a time. Each eight-bit unit of informa-


Figure 1. IBM System/360 Basic Logical Structure
tion is called a byte, the basic building block of all formats. A ninth bit, the parity or check bit, is transmitted with each byte and carries odd parity on the byte. The parity bit cannot be affected by the program; its only purpose is to cause an interruption when a parity error is detected. References in this manual to the size of data fields and registers exclude the mention of the associated parity bits. All storage capacities are expressed in number of bytes provided, without regard to storage width.

Bytes may be handled separately or grouped together in fields. A halfword is a group of two consecutive bytes and is the basic building block of instructions. A word is a group of four consecutive bytes; a double word is a field consisting of two words (Figure 2 ). The location of any field or group of bytes is specified by the address of its leftmost byte.

The length of fields is either implied by the operation to be performed or stated explicitly as part of the instruction. When the length is implied, the information is said to have a fixed length, which can be either one, two, four, or eight bytes.

When the length of a field is not implied by the operation code, but is stated explicitly, the information is said to have variable field length. Variablelength operands are variable in length by increments of one byte.

Within any program format or any fixed-length operand format, the bits making up the format are consecutively numbered from left to right starting with the number 0 .


Hal fword


Figure 2. Sample Information Formats

## Addressing

Byte locations in storage are consecutively numbered starting with 0 ; each number is considered the address of the corresponding byte. A group of bytes in storage is addressed by the leftmost byte of the group. The number of bytes in the group is either implied or
explicitly defined by the operation. The addressing arrangement uses a 24 -bit binary address to accommodate a maximum of $16,777,216$ byte addresses. This set of main-storage addresses includes some locations reserved for special purposes.
Storage addressing wraps around from the maxirnum byte address, $16,777,215$, to address 0 . Variable-length operands may be located partially in the last and partially in the first location of storage, and are processed without any special indication of crossing the maximum address boundary.
When only a part of the maximum storage capacity is available in a given installation, the available storage is normally contiguously addressable, starting at address 0 . An addressing exception is recognized when any part of an operand is located beyond the maximum available capacity of an installation. Except for a few instructions, the addressing exception is recognized only when the data are actually used and not when the operation is completed before using the data. The addressing exception causes a program interruption.
In some models main storage may be shared by more than one cPu. In that case, the address of a byte location is normally the same for each cPu.

## Information Positioning

Fixed-length fields, such as halfwords and double words, must be located in main storage on an integral boundary for that unit of information. A boundary is called integral for a unit of information when its storage address is a multiple of the length of the unit in bytes. For example, words (four bytes) must be located in storage so that their address is a multiple of the number 4. A halfword (two bytes) must have an address that is a multiple of the number 2 , and double words (eight bytes) must have an address that is a multiple of the number 8 .
Storage addresses are expressed in binary form. In binary, integral boundaries for halfwords, words, and double words can be specified only by the binary addresses in which one, two, or three of the low-order bits, respectively, are zero. (Figure 3). For example, the integral boundary for a word is a binary address in which the two low-order positions are zero.
Variable-length fields are not limited to integral boundaries, and may start on any byte location.

## Central Processing Unit

The central processing unit (Figure 4) contains the facilities for addressing main storage, for fetching or storing information, for arithmetic and logical proc-


Figure 3. Integral Boundaries for Halfwords, Words, and Double Words
essing of data, for sequencing instructions in the desired order, and for initiating the communication between storage and external devices.

The system control section provides the normal cPU control that guides the CPU through the functions necessary to execute the instructions. While the physical make-up of the control section in the various models of the System/360 may be different, the logical function remains the same. The result of executing a valid instruction is the same for each model.

The cru provides 16 general registers for fixed-point operands and four floating-point registers for floating-
point operands. Implementation of these registers may be in special circuitry, in a local storage unit, or in a separate area of main storage. In each case, the address and functions of these registers are identical.

## General Registers

The cPu can address information in 16 general registers. The general registers can be used as index registers, in address arithmetic and indexing, and as accumulators in fixed-point arithmetic and logical operations. The registers have a capacity of one word ( 32 bits). The general registers are identified by numbers $0-15$ and are specified by a four-bit R field in an instruction (Figure 5). Some instructions provide for addressing multiple general registers by having several R fields.

For some operations, two adjacent general registers are coupled together, providing a two-word capacity. In these operations, the addressed register contains the high-order operand bits and must have an even address, and the implied register, containing the loworder operand bits, has the next higher address.

## Floating-Point Registers

Four floating-point registers are available for floatingpoint operations. They are identified by the numbers $0,2,4$, and 6 (Figure 5). These floating-point registers


Figure 4. Basic Concept of Central Processing Unit Functions

| R Field | Reg No. | General Registers | Floating-Point Registers |
| :---: | :---: | :---: | :---: |
| 0000 | 0 |  | W 64 Bits |
| 0001 | 1 | \%.3.m |  |
| 0010 | 2 | Lenm |  |
| 0011 | 3 | M, |  |
| 0100 | 4 | \%2..] | M........ |
| 0101 | 5 | CLum. |  |
| 0110 | 6 | M, | K. |
| 0111 | 7 |  |  |
| 1000 | 8 | W, |  |
| 1001 | 9 | \% 4 |  |
| 1010 | 10 | \% M M |  |
| 1011 | 11 | \% |  |
| 1100 | 12 | \% |  |
| 1101 | 13 | \%..... |  |
| 1110 | 14 | \%-n. |  |
| 1111 | 15 | \% \% |  |

Figure 5. General and Floating-Point Registers
are two words ( 64 bits) in length and can contain either a short (one word) or a long (two words) float-ing-point operand. A short operand occupies the highorder bits of a floating-point register. The low-order portion of the register is ignored and remains unchanged in short-precision arithmetic. The instruction operation code determines which type of register (general or floating-point) is to be used in an operation.

## Arithmetic and Logical Unit

The arithmetic and logical unit can process binary integers and floating-point fractions of fixed length, decimal integers of variable length, and logical information of either fixed or variable length. Processing may be in parallel or in series; the width of the arithmetic unit, the multiplicity of the shifting paths, and the degree of simultaneity in performing the different types of arithmetic differ from one cPU to another without affecting the logical results.
Arithmetic and logical operations performed by the cPu fall into four classes: fixed-point arithmetic, decimal arithmetic, floating-point arithmetic, and logical operations. These classes differ in the data formats used, the registers involved, the operations provided, and the way the field length is stated.

## Fixed-Point Arithmetic

The basic arithmetic operand is the 32 -bit fixed-point binary word. Sixteen-bit halfword operands may be specified in most operations for improved performance or storage utilization. See Figure 6. To preserve


Figure 6. Fixed-Point Number Formats
precision, some products and all dividends are 64 bits long.

Because the 32 -bit word size readily accommodates a 24 -bit address, fixed-point arithmetic can be used both for integer operand arithmetic and for address arithmetic. This combined usage provides economy and permits the entire fixed-point instruction set and several logical operations to be used in address computation. Thus, multiplication, shifting, and logical manipulation of address components are possible.

Additions, subtractions, multiplications, divisions, and comparisons are performed upon one operand in a register and another operand either in a register or from storage. Multiple-precision operation is made convenient by the two's-complement notation and by recognition of the carry from one word to another. A word in one register or a double word in a pair of adjacent registers may be shifted left or right. A pair of conversion instructions - convert to binary and convert to decimal - provides transition between decimal and binary radix (number base) without the use of tables. Multiple-register loading and storing instructions facilitate subroutine switching.

## Decimal Arithmetic

Decimal arithmetic lends itself to data processing procedures that require few computational steps between the source input and the documented output. This type of processing is frequently found in commercial applications, particularly when use is made of problemoriented languages. Because of the limited number of arithmetic operations performed on each item of data, radix conversion from decimal to binary and back to decimal is not justified, and the use of registers for intermediate results yields no advantage over storage-tostorage processing. Hence, decimal arithmetic is provided, and both operands and results are located in storage. Decimal arithmetic includes addition, subtraction, multiplication, division, and comparison.

Decimal numbers are treated as signed integers with a variable-field-length format from one to 16 bytes long. Negative numbers are carried in true form.

The decimal digits $0-9$ are represented in the fourbit binary-coded-decimal form by $0000-1001$, respectively (Figure 7). The codes 1010-1111 are not valid as digits and are reserved for sign codes; 1011 and 1101 represent a minus; the other four codes are interpreted as plus. The sign codes generated in decimal arithmetic depend upon the character set preferred (Figure 7). When the extended binary-coded-decimal interchange code (ebcilic) is preferred, the codes are 1100 and | 1101. When the USASCII set, expanded to eight bits, is preferred, the codes are 1010 and 1011. The choice between the two code sets is determined by a mode bit.

Decimal operands and results are represented by four-bit binary-coded-decimal digits packed two to a byte. They appear in fields of variable length and are accompanied by a sign in the rightmost four bits of the

| Digit Code | Sign Code |  |
| :---: | :---: | :---: |
| 0 | 0000 | +1010 |
| 1 | 0001 | -1011 |
| 2 | 0010 | +1100 |
| 3 | 0011 | -1101 |
| 4 | 0100 | +1110 |
| 5 | 0101 | +1111 |
| 6 | 0110 |  |
| 7 | 0111 |  |
| 8 | 1000 |  |
| 9 | 1001 |  |

Figure 7. Bit Codes for Digits and Signs
low-order byte. Operand fields may be located on any byte boundary, and may have length up to 31 digits and sign. Operands participating in an operation may have different lengths. Packing of digits within a byte (Figure 8) and of variable-length fields within storage results in efficient use of storage, in increased arithmetic performance, and in an improved rate of data transmission between storage and files.


Figure 8. Packed Decimal Number Format
Decimal numbers may also appear in a zoned format as a subset of the eight-bit alphameric character set (Figure 9). This representation is required for character-set sensitive $1 / 0$ devices. A zoned format number carries its sign in the leftmost four bits of the low-order byte. The zoned format is not used in deci-
mal arithmetic operations. Instructions are provided for packing and unpacking decimal numbers so that they may be changed from the zoned to the packed format and vice versa.
High-order Byte

|  | Low-order Byte |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Zone | Digit | Zone |  |  |  |  |  |

Figure 9. Zoned Decimal Number Format

## Floating-Point Arithmetic

Floating-point numbers occur in either of two fixedlength formats - short or long. These formats differ only in the length of the fractions (Figure 10).

Short Floating-Point Number (One Word)

| $S$ | Characteristic | Fraction . |
| :--- | :--- | :--- |
| 01 | 78 | 31 |

Long Floating-Point Number (Double Word)


Figure 10. Short and Long Floating-Point Number Formats
Floating-point operands are either 32 or 64 bits long. The short length, equivalent to seven decimal places of precision, permits a maximum number of operands to be placed in storage and gives the shortest execution times. The long length, used when higher precision is desired, gives up to 17 decimal places of precision, thus eliminating most requirements for double-precision arithmetic.
The operand lengths, being powers of two, permit maximum efficiency in the use of binary addressing and in matching the physical word sizes of the different models. Floating-point arithmetic is designed to allow easy transition between the two formats.
The fraction of a floating-point number is expressed in hexadecimal (base 16) digits, each consisting of four binary bits and having the values $0-15$. In the short format, the fraction consists of six hexadecimal digits occupying bits $8-31$. In the long format the fraction has 14 hexadecimal digits occupying bits 8-63.
The radix point of the fraction is assumed to be immediately to the left of the high-order fraction digit. To provide the proper magnitude for the floatingpoint number, the fraction is considered to be multiplied by a power of 16 . The characteristic portion, bits 1-7 of both formats, is used to indicate this power. The characteristic is treated as an excess 64 number
with a range from -64 through +63 , and permits representation of decimal numbers with magnitudes in the range of $10^{-78}$ to $10^{75}$.

Bit position 0 in either format is the sign (S) of the fraction. The fraction of negative numbers is carried in true form.

Four 64-bit floating-point registers are provided. Arithmetic operations are performed with one operand in a register and another either in a register or from storage. The result, developed in a register, is generally of the same length as the operands. The availability of several floating-point registers eliminates much storing and loading of intermediate results.

## Logical Operations

Logical information is handled as fixed- or variablelength data. It is subject to such operations as comparison, translation, editing, bit testing, and bit setting.

When used as a fixed-length operand, logical information can consist of either one, four, or eight bytes and is processed in the general registers (Figure 11).

A large portion of logical information consists of alphabetic or numeric character codes, called alphameric data, and is used for communication with char-acter-set sensitive I/O devices. This information has the variable-field-length format and can consist of up to 256 bytes (Figure 12). It is processed storage to storage, left to right, an eight-bit byte at a time.

Fixed-Length Logical Operand (One, Four, or Eight Bytes)
Logical Data

Figure 11. Fixed-Length Logical Information


Figure 12. Variable-Length Logical Information

The cre can handle any eight-bit character set, although certain restrictions are assumed in the decimal arithmetic and editing operations. However, all char-acter-set sensitive $1 / 0$ equipment will assume either the extended binary-coded-decimal interchange code (Ebcdic) or the USA Standard Code for Information Interchange (USASCII) extended to eight bits, referred to as USASCII-8 in this manual. The numbering convention for the bit positions within a character differ for each of the codes. The conventions are as follows:
bit positions
EBCDIC 01234567
| USASCII-8 87654321
The preferred codes do not have a graphic defined for all 256 eight-bit codes. When it is desirable to represent all possible bit patterns, a hexadecimal representation may be used instead of the preferred eightbit code. The hexadecimal representation uses one graphic for a four-bit code, and therefore, two graphics for an eight-bit byte. The graphics $0-9$ are used for codes 0000-1001; the graphics A-F are used for codes 1010-1111. The code tables are in Appendix F.

## Program Execution

The cPu program consists of instructions, index words, and control words specifying the operations to be performed. This information resides in main storage and general registers, and may be operated upon as data.

## Instruction Format

The length of an instruction format can be one, two, or three halfwords. It is related to the number of storage addresses necessary for the operation. An instruction consisting of only one halfword causes no reference to main storage. A two-halfword instruction provides one storage-address specification; a three halfword instruction provides two storage-address specifications. All instructions must be located in storage on integral boundaries for halfwords. Figure 13 shows five basic instruction formats.

The five basic instruction formats are denoted by the format codes Rr, RX, RS, sI, and ss. The format codes express, in general terms, the operation to be performed. re denotes a register-to-register operation; $\mathbf{R X}$, a register-and-indexed-storage operation; Rs, al reg-ister-and-storage operation; sI, a storage and immedi-ate-operand operation; and ss, a storage-to-storage operation. An immediate operand is one contained within the instruction.

For purposes of describing the execution of instructions, operands are designated as first and second operands and, in the case of branch-on-index instructions, third operands. These names refer to the manner in which the operands participate. The operand to which a field in an instruction format applies is generally denoted by the number following the code name of the field, for example, $\mathrm{R}_{1}, \mathrm{~B}_{1}, \mathrm{~L}_{2}, \mathrm{D}_{2}$.

In each format, the first instruction halfword consists of two parts. The first byte contains the operation code (op code). The length and format of an instruction are specified by the first two bits of the operation code.


Figure 13. Five Basic Instruction Formats

|  | INSTRUCTION LENGTH RECORDING |  |
| :---: | :---: | :---: |
| bit POSITIONS | INSTRUCTION | INSTRUCTION |
| $(0-1)$ | LENGTH | FORMAT |
| 00 | One halfword | RR |
| 01 | Two halfwords | RX |
| 10 | Two halfwords | RS or SI |
| 11 | Three halfwords | SS |

The second byte is used either as two 4 -bit fields or as a single eight-bit field. This byte can contain the following information:
Four-bit operand register specification ( $\mathbf{R}_{1}, \mathbf{R}_{2}$, or $\mathrm{R}_{3}$ )
Four-bit index register specification ( $\mathrm{X}_{2}$ )
Four-bit mask ( $\mathrm{M}_{1}$ )
Four-bit operand length specification ( $L_{1}$ or $L_{2}$ )
Eight-bit operand length specification (L)
Eight-bit byte of immediate data ( $\mathrm{I}_{2}$ )
In some instructions a four-bit field or the whole second byte of the first halfword is ignored.
The second and third halfwords always have the same format:
Four-bit base register designator ( $\mathrm{B}_{1}$ or $\mathrm{B}_{2}$ ), followed by a 12 -bit displacement ( $D_{1}$ or $D_{2}$ ).

## Address Generation

For addressing purposes, operands can be grouped in three classes: explicitly addressed operands in main storage, immediate operands placed as part of the instruction stream in main storage, and operands located in the general or floating-point registers.

To permit the ready relocation of program segments and to provide for the flexible specifications of input, output, and working areas, all instructions referring to main storage have been given the capacity of employing a full address.

The address used to refer to main storage is generated from the following three binary numbers:

Base Address ( $B$ ) is a 24 -bit number contained in a general register specified by the program in the B field of the instruction. The B field is included in every address specification. The base address can be used as a means of static relocation of programs and data. In array-type calculations, it can specify the location of an array and, in record-type processing, it can identify the record. The base address provides for addressing the entire main storage. The base address may also be used for indexing purposes.

Index $(X)$ is a 24 -bit number contained in a general register specified by the program in the X field of the instruction. It is included only in the address specified by the rx instruction format. The rx format instructions permit double indexing; i.e., the index can be used to provide the address of an element within an array.

Displacement ( $D$ ) is a 12 -bit number contained in the instruction format. It is included in every address computation. The displacement provides for relative addressing up to 4095 bytes beyond the element or base address. In array-type calculations the displacement can be used to specify one of many items associated with an element. In the processing of records, the displacement can be used to identify items within a record.

In forming the address, the base address and index are treated as unsigned 24 -bit positive binary integers. The displacement is similarly treated as a 12 -bit positive binary integer. The three are added as 24 -bit binary numbers, ignoring overflow. Since every address includes a base, the sum is always 24 bits long. The address bits are numbered 8 - 31 corresponding to the numbering of the base address and index bits in the general register.

The program may have zeros in the base address, index, or displacement fields. A zero is used to indicate the absence of the corresponding address component. A base or index of zero implies that a zero quantity is to be used in forming the address, regardless of the contents of general register 0 . A displacement of zero has no special significance. Initialization, modification, and testing of base addresses and indexes can be carried out by fixed-point instructions, or by branch and link, branch on count, or branch-on-Index instructions.

As an aid in describing the logic of the instruction format, examples of two instructions and their related instruction formats follow.

RR Format

| Add | 7 | 9 |
| :---: | :---: | :---: |
| 0 | 78 | 1112 |

Execution of the add instruction adds the contents of general register 9 to the contents of general register 7 and the sum of the addition is placed in general register 7.

## RX Format

| Store | 3 | 10 | 14 | 300 |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 78 | 1112 | 1516 | 1920 |
| 31 |  |  |  |  |

Execution of the store instruction stores the contents of general register 3 at a main-storage location addressed by the sum of 300 and the low-order 24 bits of general registers 14 and 10 .

## Sequential Instruction Execution

Normally, the operation of the CPU is controlled by instructions taken in sequence. An instruction is fetched from a location specified by the instruction address in the current psw. The instruction address is then increased by the number of bytes in the instruction fetched to address the next instruction in sequence. The instruction is then executed and the same steps are repeated using the new value of the instruction address.

Conceptually, all halfwords of an instruction are fetched from storage after the preceding operation is completed and before execution of the current operation, even though physical storage word size and overlap of instruction execution with storage access may cause actual instruction fetching to be different. Thus, it is possible to modify an instruction in storage by the immediately preceding instruction.
A change from sequential operation may be caused by branching, status switching, interruptions, or manual intervention.

## Branching

The normal sequential execution of instructions is changed when reference is made to a subroutine, when a two-way choice is encountered, or when a segment of coding, such as a loop, is to be repeated. All these tasks can be accomplished with branching instructions. Provision is made for subroutine linkage, permitting not only the introduction of a new instruction address but also the preservation of the return address and associated information.

Decision-making is generally and symmetrically provided by the branch on condition instruction. This instruction inspects a two-bit condition code that reflects the result of a majority of the arithmetic, logical, and $\mathrm{I} / \mathrm{o}$ operations. Each of these operations can set the code in any one of four states, and the conditional branch can specify any selection of these four states as the criterion for branching. For example, the condition code reflects such conditions as nonzero, first operand high, equal, overflow, channel busy, zero, etc. Once set, the condition code remains unchanged until modified by an instruction that reflects a different condition code.

The two bits of the condition code provide for four possible condition code settings: $0,1,2$, and 3 . The specific meaning of any setting is significant only to the operation setting the condition code.

Loop control can be performed by the conditional branch when it tests the outcome of address arithmetic and counting operations. For some particularly frequent combinations of arithmetic and tests, the instructions branch on count and branch on index are provided. These branches, being specialized, provide increased performance for these tasks.

## Program Status Word

A double word, the program status word (PSw), contains the information required for proper program execution. The psw includes the instruction address, condition code, and other fields to be discussed. In general, the psw is used to control instruction sequencing and to hold and indicate the status of the system in relation to the program currently being executed. The active or controlling psw is called the "current psw." By storing the current psw during an interruption, the status of the cru can be preserved for subsequent inspection. By loading a new psw or part of a psw, the state of the cru can be initialized or changed. Figure 14 shows the psw format.

| System Mask |  | Key | AMWP | Interruption Code |
| :---: | :---: | :---: | :---: | :---: |
| 0 |  | 1112 |  | 516 |
| ILC | C. ${ }_{\text {Pro }}$ |  |  | Instruction Address |
| 3233343536 |  | 3940 |  | 63 |
| 0-7 | System mask |  | 14 Wait state (W) |  |
| 0 | Channel 0 mask |  |  | 15 Problem state (P) |
| 1 | Channel 1 mask |  |  | 16-31 Interruption code |
| 2 | Channel 2 mask |  |  | 32-33 Instruction Length code (ILC) |
| 3 | Channel 3 mask |  |  | 34-35 Condition code (CC) |
| 4 | Channel 4 mask |  |  | 36-39 Program mask |
| 5 | Channel 5 mask |  |  | 36 Fixed-point overflow mask |
| 6 | Channel 6 mask |  |  | 37 Decimal overflow mask |
| 7 | External mask |  |  | 38 Exponent underflow mask |
| 8-11 | Protection key |  |  | 39 Significance mask |
| 12 | $\mathrm{ASCII}(\mathrm{A})$ |  |  | 40-63 Instruction address |
| 13 | Machine-check mask (M) |  |  |  |

- Figure 14. Program Status Word Format


## Interruption

The interruption system permits the cPU to change state as a result of conditions external to the system, in input/output ( $\mathrm{I} / \mathrm{o}$ ) units, or in the cPu itself. Five classes of interruption conditions are possible: $1 / 0$, program, supervisor call, external, and machine check.
Each class has two related psw's called "old" and "new" in unique main-storage locations (Figure 15). In all classes, an interruption involves merely storing the current psw in its "old" position and making the psw at the "new" position the current psw. The "old" psw holds all necessary status information of the system existing at the time of the interruption. If, at the conclusion of the interruption routine, there is an instruction to make the old psw the current psw, the
system is restored to the state prior to the interruption and the interrupted routine continues.

|  | Address | Length | Purpose |
| :---: | :---: | :---: | :---: |
| 0 | 00000000 | double word | Initial program loading PSW |
| 8 | 00001000 | double word | Initial program loading CCW1 |
| 16 | 00010000 | double word | Initial program loading CCW2 |
| 24 | 00011000 | double word | External old PSW |
| 32 | 00100000 | double word | Supervisor call old PSW |
| 40 | 00101000 | double word | Program old PSW |
| 48 | 00110000 | double word | Machine check old PSW |
| 56 | 00111000 | double word | Input/output old PSW |
| 64 | 01000000 | double word | Channel status word |
| 72 | 01001000 | word | Channel address word |
| 76 | 01001100 | word | Unused |
| 80 | 01010000 | word | Timer |
| 84 | 01010100 | word | Unused |
| 88 | 01011000 | double word | External new PSW |
| 96 | 01100000 | double word | Supervisor call new PSW |
| 104 | 01101000 | double word | Program new PSW |
| 112 | 01110000 | double word | Machine check new PSW |
| 120 | 01111000 | double word | Input/output new PSW |
| 128 | 10000000 |  | Diagnostic scan-out area* |

* The size of the diagnostic scan-out area depends upon the particular system's CPU and 1/O channels.

Figure 15. Permanent Storage Assignments

Interruptions are taken only when the CPU is interruptable for the interruption source. The system mask, program mask, and machine check mask bits in the psw may be used to mask certain interruptions. When masked off, an interruption either remains pending or is ignored. The system mask may keep $\mathrm{I} / \mathrm{o}$ and external interruptions pending, the program mask may cause four of the 15 program interruptions to be ignored, and the machine-check mask may cause ma-chine-check interruptions to remain pending. Other interruptions cannot be masked off.

An interruption always takes place after one instruction execution is finished and before a new instruction execution is started. However, the occurrence of an interruption may affect the execution of the current instruction. To permit proper programmed action following an interruption, the cause of the interruption is identified and provision is made to locate the last executed instruction.

## Input/Output Interruption

An I/o interruption provides a means by which the CPU responds to conditions in the channels and $1 / \mathrm{o}$ units.

An i/o interruption can occur only when the mask bit associated with the channel is set to one. The address of the channel and $\mathrm{I} / \mathrm{o}$ unit involved are recorded in bits $16-31$ of the old psw. Further information concerning the $\mathrm{I} / \mathrm{o}$ action is preserved in the channel status word (csw) that is stored during the interruption.

## Program Interruption

Unusual conditions encountered in a program create program interruptions. These conditions include incorrect operands and operand specifications, as well as exceptional results. The interruption code identifies the interruption cause. Figure 16 shows the different causes that may occur.

| Interruption <br> Code | Program Interruption <br> Cause |
| :--- | :--- |
| 1 | 00000001 |

Figure 16. Interruption Code for Program Interruption

## Supervisor-Call Interruption

This interruption occurs as a result of execution of the instruction supervisor call. Eight bits from the instruction format are placed in the interruption code of the old psw, permitting an identification to be associated with the interruptions. A major use for the instruction supervisor call is to switch from the prob-lem-state to the supervisor state. This interruption may also be used for other modes of status-switching.

## External Interrupfion

The external interruption provides the means by which the CPU responds to signals from the interruption key on the system control panel, the timer, and the external signals of the direct control feature.

An external interruption can occur only when system mask bit 7 in the Psw is one.

The source of the interruption is identified by the interruption code in bits $24-31$ of the psw (Figure 17). Bits $16-23$ of the interruption code are made zero.

| Interruption <br> Code Bit | External <br> Interruption Cause | Mask Bit |
| :---: | :--- | :---: |
| 24 | Timer |  |
| 25 | Interrupt key | 7 |
| 26 | External signal 2 | 7 |
| 27 | External signal 3 | 7 |
| 28 | External signal 4 | 7 |
| 29 | External signal 5 | 7 |
| 30 | External signal 6 | 7 |
| 31 | External signal 7 | 7 |

Figure 17. Interruption Code for External Interruption

## Machine-Check Interruption

The occurrence of a machine check (if not masked off) terminates the current instruction, initiates a diagnostic procedure, and subsequently causes the ma-chine-check interruption. A machine check cannot be caused by invalid data or instructions. The diagnostic scan is performed into the scan area starting at location 128. Proper execution of these steps depends on the nature of the machine check.

## Priority of Interruptions

During execution of an instruction, several interruption requests may occur. Simultaneous interruption requests are honored in the following predetermined order:

```
Machine Check
Program or Supervisor Call
External
Input/Output
```

The program and supervisor-call interruptions are mutually exclusive and cannot occur at the same time.

When more than one interruption cause requests service, the action consists of storing the old Psw and fetching the new psw belonging to the interruption which is taken first. This new psw subsequently is stored without any instruction execution and the next interruption psw is fetched. This process continues until no more interruptions are to be serviced. When the last interruption request has been serviced, instruction execution is resumed using the psw last fetched. The order of execution of the interruption subroutines is, therefore, the reverse of the order in which the psw's are fetched.

Thus, the most important interruptions $-1 / 0$, external, program or supervisor call - are actually serviced first. Machine check, when it occurs, does not allow any other interruptions to be taken.

## Program States

Over-all cru status is determined by four types of pro-gram-state alternatives, each of which can be changed independently to its opposite and most of which are indicated by a bit or bits in the psw. The programstate alternatives are named stopped or operating, running or waiting, masked or interruptible, and supervisor or problem state. These states differ in the way they affect the cPu functions and the manner in which their status is indicated and switched. All program states are independent of each other in their functions, indication, and status-switching.

Stopped or Operating States: The stopped state is entered and left by manual procedure. Instructions are not executed, interruptions are not accepted, and the timer is not updated. In the operating state, the CPU
is capable of executing instructions and being interrupted.

Running or Waiting State: In the running state, instruction fetching and execution proceed in the normal manner. The wait state is normally entered by the program to await an interruption, for example, an $1 / 0$ interruption or operator intervention from the console. In the wait state, no instructions are processed, the timer is updated, and $1 / 0$ and external interruptions are accepted, unless masked. Running or waiting state is determined by the setting of bit 14 in the psw.

Masked or Interruptible State: The cPu may be interruptible or masked for I/o, external, machine-check, and some program interruptions. When the cPU is interruptible for a class of interruptions, these interruptions are accepted. When the cPu is masked, the i/o, external, and machine-check interruptions remain pending, whereas program interruptions are ignored. The interruptible states of the CPU are changed by changing the mask bits of the Psw.

Supervisor or Problem State: In the problem state, all $\mathrm{I} / \mathrm{O}$ instructions and a group of control instructions are invalid. In the supervisor state, all instructions are valid. The choice of problem or supervisor state is determined by bit 15 of the psw.

## Protection Features

Two protection features are available. These features make it possible to protect the contents of main storage from destruction or misuse. When the store-protection feature is installed, attempts to modify storage are monitored. The addition of the fetch-protection feature to the store-protection feature provides for monitoring of all accesses to storage.

Protection is achieved by dividing main storage into blocks of 2,048 bytes, and by associating a five-bit key with each block. Two instructions - set storage key and insert storage key - are provided for assigning and inspecting the code in a key. The same code may be used in many keys.

A user's right of access to storage is identified by a four-bit protection key. For references caused by the CPU, the protection key in the current PSW is used; accesses by channels are controlled by the protection key assigned to the associated $\mathrm{I} / \mathrm{o}$ operation.

When protection applies to a main-storage reference, the key in storage is compared with the protection key associated with the reference. Access to the location, for both operands and instructions, is granted only when the two keys match. The keys are said to match when the four high-order bits of the key in storage are equal to the protection key or when the protection key
is zero. When store-and-fetch protection is installed, the low-order bit of the key in storage is used to specify whether or not fetching is to be monitored.

When a protection mismatch is detected, the content of the protected main-storage location remains unaltered. A protection violation due to a CPU reference causes the instruction to be suppressed or terminated and program execution to be altered by an interruption. A violation due to an $\mathrm{I} / \mathrm{o}$ operation causes the $\mathrm{I} / \mathrm{o}$ operation to be terminated, with the protection mismatch indicated in the channel status word stored at the end of an $\mathrm{I} / \mathrm{o}$ operation.

## Timer Feature

The timer is provided as an interval timer and may be programmed to maintain the time of day. The timer consists of a full word in main-storage location 80. The timer word is counted down at a rate of 50 or 60 cycles per second, depending on line frequency. The timer word is treated as a signed integer following the rules of fixed-point arithmetic. An external interruption condition is signaled when the value of the timer word goes from positive to negative. The full cycle time of the timer is 15.5 hours.

An updated timer value is available at the end of each instruction execution but is not updated in the stopped state. The timer is changed by addressing storage location 80 . As an interval timer, the timer is used to measure elapsed time over relatively short intervals. It can be set to any value at any time.

## Direct Control Feature

The direct control feature provides two instructions, read direct and write direct, and six external interruption lines. The read and write instructions provide for the transfer of a single byte of information between an external device and the main storage of the system. It is usually most desirable to use the data channels of the system to handle the transfer of any volume of information and use the direct data control feature to pass controlling and synchronizing information between the CPU and special external devices.

Each of the six external signal lines, when pulsed, sets up the conditions for an external interruption.

## Multisystem Operation

The design of System/ 360 permits communication between individual cPu's at several transmission rates.

The communication is possible through shared control units, through a channel-to-channel adapter, and through shared storage. Interconnection of cPu's is further enhanced by the direct control feature (described in the previous section), which can be used to signal from one cPU to another, and by facilities for direct address relocation, malfunction indication, and external CPU initialization.

The relocation procedure applies to the first 4,096 bytes of storage. This area contains all permanent storage assignments and, generally, has special significance to supervisory programs. The relocation is accomplished by inserting a 12 -bit prefix in each address which has the high-order 12 bits set to zero and hence, pertains to location 0-4095. Two manually set prefixes are available to permit the use of an alternative area when storage malfunction occurs. The choice between the prefixes is determined by a prefix trigger set during initial program loading.

To alert one cru to the possible malfunction of another CPU, a machine check-out signal is provided, which can serve as an external interruption to another cPu.

Finally, provision is made for starting one cru by a signal from another cPu.

## Input and Output

The following information is introductory in nature. For thorough definition of the input/output system, see "Input/Output Operations."

## Input/Output Devices and Control Units

Input/output operations involve the transfer of information to or from main storage and an $\mathrm{I} / \mathrm{o}$ device. Input/output devices include such equipment as card readers and punches, magnetic tape units, disk storage, drum storage, typewriter-keyboard devices, printers, teleprocessing devices, and process control equipment.

Many I/o devices function with an external document, such as a punched card or a reel of magnetic tape. Some I/o devices handle only electrical signals, such as those found in process-control networks. In either case, $\mathrm{I} / \mathrm{o}$ device operation is regulated by a control unit. The control-unit function may be housed with the $1 / \mathrm{o}$ device, as is the case with a printer, or a separate control unit may be used. In all cases, the control-unit function provides the logical and buffering capabilities necessary to operate the associated

I/o device. From the programming point of view, most control-unit functions merge with I/o device functions.

## Input/Output Interface

All communication between the control unit and the channel takes place over a connection called the I/o interface. The I/o interface provides an information format and control signal sequences that are independent of the type of control unit and channel and provide a uniform means of attaching and controlling various types of I/O devices.

## Channels

The channel controls transfer of data between $\mathrm{I} / \mathrm{o}$ devices and main storage. It connects with the CPU and main storage and, via the $\mathrm{I} / \mathrm{o}$ interface, with control units. The channel relieves the cPU of the burden of communicating directly with $\mathrm{I} / \mathrm{o}$ devices and permits data processing to proceed concurrently with $\mathbf{I} / \mathrm{o}$ operations.
A channel may be an independent unit, complete with necessary logical and storage capabilities, or it may time-share cPu facilities and be physically integrated with the cpu. In either case, channel functions are identical. Channels may be implemented, however, to have different maximum data transfer capabilities.

The System $/ 360$ has two types of channels: multiplexor and selector. The channel facility necessary to sustain an operation with an $1 / 0$ device is called a subchannel. The selector channel has one subchannel; the multiplexor channel has multiple subchannels.

Channels have two modes of operation: burst and multiplex.

In the burst mode, the data transfer facilities of the channel are monopolized for the duration of transfer of a burst of data. Other devices attached to the channel cannot transfer data until the burst ceases. The selector channel functions only in the burst mode.

The multiplexor channel functions in either the burst mode or in the multiplex mode. In the multiplex mode, the multiplexor channel can sustain concurrent i/o operations on several subchannels. Bytes of data associated with different I/o devices are interleaved and routed to or from the desired locations in main storage. The i/o interface is time-shared by a number of concurrently operating I/o devices, each of which uses its own subchannel.
Some I/o devices can operate only in burst mode. Other I/o devices have a manual switch in the control unit that may be set to a burst-mode or to a multiplexmode position, when attached to a multiplexor chan-
nel. When attached to a selector channel, an $\mathrm{I} / \mathrm{o}$ device can operate only in burst mode.

## Input/Output Instructions

The System/360 uses only four $1 / 0$ instructions:

## start i/o

test i/o
halt $\mathrm{I} / \mathrm{o}$
test channel
Input/output instructions can be executed only while the CPU is in the supervisor state.

## Start I/O

The start i/o instruction is used to initiate an $\mathrm{I} / \mathrm{o}$ operation. The address part of the instruction specifies the channel and $\mathrm{I} / \mathrm{o}$ device.

## Test 1/O

Execution of the test $1 / 0$ instruction sets the condition code in the psw to indicate the state of the addressed channel, subchannel, and $\mathrm{I} / \mathrm{o}$ device, and may cause a csw to be stored. The instruction may be used to clear I/o interruption conditions, selectively by device.

## Halt I/O

The halt $\mathrm{I} / \mathrm{o}$ instruction terminates a channel operation.

## Test Channel

Execution of the test channel instruction sets the condition code in the psw to indicate the state of the channel addressed by the instruction. The resulting condition code indicates one of the following: channel available, interruption condition in channel, channel working, or channel not operational.

## Input/Output Operation Initiation

An I/o operation is initiated by a start I/o instruction. If the necessary channel and device facilities are available, start i/o is accepted and the cru continues its program. The channel independently governs the $\mathrm{I} / \mathrm{o}$ device specified by the instruction.

## Channel Address Word

Successful execution of start i/o causes the channel to fetch a channel address word (CAw) from the main-storage location 72. The caw specifies the byte location in main storage where the channel program begins.
Figure 18 shows the format for the caw. Bits 0-3 specify the storage-protection key that will govern the r/o operation. Bits $4-7$ must contain zeros. Bits $8-31$ specify the location of the first channel command word (ccw).

| Key | 0 | 0 | 0 | 0 | Command Address |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 34 | 78 |  |  |  |

Figure 18. Channel Address Word Format

## Channel Command Word

The byte location specified by the caw is the first of eight bytes of information that the channel fetches from main storage. These 64 bits of information are called a channel command word (ccw). Only the start I/O instruction may cause the channel to fetch ccw's.

One or more ccw's make up the channel program that directs channel operations.

A channel command word can specify one of six commands:
Read
Write
Read Backward
Control
Sense
Transfer In Channel
If more than one cow is to be fetched, the ccw's are to be fetched sequentially, except when transfer in channel is encountered. Figure 19 shows the format for ccw's.


The command code specifies the operation to be performed (read, write, rewind, etc.).

The data address specifies the first byte location in main storage for a data transfer type of operation.

The flag bits may specify chaining to another CCW, suppression of a possible incorrect-length indication, etc.

The count specifies the number of bytes for a data transfer operation.
Figure 19. Channel Command Word Format

## Input/Output Commands

## Read

The read command causes data to be read from the selected $\mathrm{I} / \mathrm{o}$ device and defines the area in main storage to be used.

## Write

The write command causes a write operation on the selected $\mathrm{I} / \mathrm{o}$ device and defines the data in main storage to be written.

## Read Backward

The read-backward command causes a read operation in which the characters are read from the external document in reverse order by the I/o device. Bytes read backward are placed in descending main storage locations.

## Control

The control command contains information used to control the selected $\mathrm{r} / \mathrm{o}$ device. This control information is called an order. Order information may be entirely contained in the command code, or the control command may provide a data address and byte count for additional order information in main storage to be fetched by the channel. Also, a control command may specify information in main storage such as the address of a particular disk storage track.

Orders are peculiar to the particular $1 / 0$ device in use; orders can specify such functions as rewinding a tape unit, loading a tape cartridge, or line skipping on a printer. A control command may cause mechanical motion by an $\mathrm{I} / \mathrm{o}$ device, or it may specify a function altogether electronic in nature, such as setting the recording density for a tape unit operation.

The general relationship of $1 / \mathrm{o}$ instructions, commands, and orders is shown in Figure 20.


Figure 20. Relationship of I/O Instructions, Commands, and Orders

## Sense

The sense command specifies the beginning main storage location to which sense information is transferred from the selected control unit. One or more bytes of sense data may be specified, depending upon the type of $\mathrm{I} / \mathrm{o}$ device. The sense data provides detailed information concerning the selected $\mathrm{I} / \mathrm{o}$ device, such as a stacker-full condition of a card reader or a file-protected condition of a reel of magnetic tape on a tape unit. Sense data have significance peculiar to the type of $\mathrm{I} / \mathrm{o}$ device involved.

## Transfer In Channel

The transfer-in-channel (tIC) command specifies the location of the next ccw to be fetched and used by the channel. The tic command is used whenever the programmer wants to specify a ccw that is not located at
the next higher double word location in main storage. The tic command permits a programmer to cause execution of any ccw, including a ccw immediately preceding a TIC command, except that the channel will not permit a TIC command to specify execution of another tic command. Also, the caw may not address a tic command.

## Input/Output Termination

Input/output operations terminate with the device and channel signaling end of operation and a request for an I/o interruption.

A command can be rejected during an attempt to execute a START I/o, however, by a busy condition, by a channel programming error, etc. The condition code set in the psw by an unsuccessful start i/o instruction will indicate one of the following: that a channel status word (csw) has been stored to detail the conditions that precluded initiation of the $\mathrm{I} / \mathrm{o}$ operation, that the equipment is busy, or that the addressed equipment is not operational.

## Channel Status Word

The channel status word (csw) provides information about the termination of an $\mathrm{I} / \mathrm{o}$ operation. It can be formed or reformed by start $1 / 0$, test $\mathrm{i} / \mathrm{o}$, halt $\mathrm{I} / \mathrm{o}$, or by an I/o interruption. The instruction test channel does not affect the csw. Figure 21 shows the csw format.


The key field contains the protection key used in the last operation. The command address specifies the location plus 8 of the last CCW used.

The status field contains a unit status byte and a channel status byte. The unit status byte may indicate one or more conditions, such as control unit end, device end, busy, etc. The channel status byte may indicate a channel programming error, a channel data check, etc.

The count field specifies the residual count of the last CCW used.

Figure 21. Channel Status Word Format

## Input/Output Interruptions

Input/output interruptions are caused by termination of an $\mathrm{I} / \mathrm{o}$ operation or by operator intervention at the I/o device. An I/o interruption stores the current psw in the $1 / 0$ old psw location, and places the $1 / 0$ new psw in control of the system. The I/O new Psw, when
made current by an I/o interruption, may cause CPU interrogation of the channel status word, or take whatever action is considered appropriate by the programmer.

An $1 / 0$ interruption request may be initiated by an r/o interruption condition in a device, a control unit, or a channel. When a channel has multiple $1 / 0$ interruption requests pending, it establishes a priority sequence for them before initiating an $\mathrm{I} / \mathrm{o}$ interruption request to the cpu. Conditions responsible for $\mathrm{I} / \mathrm{o}$ interruption requests remain pending in the $\mathrm{I} / \mathrm{o}$ devices or channels until they are accepted by the cPu.

## Basic Procedure for a Data-Transfer Operation

A start i/o instruction is used to initiate data transfer to or from an I/o device. To perform such an operation, it is necessary for the programmer to:

1. Establish a channel command word (ccw) or a list of ccw's in main storage.
2. Load the channel address word (CAw) with the address of the first byte of the first ccw in the channel program.
3. Load the channel and device address in the start I/o instruction to be used for the operation.
4. Set the system mask to disable all channels for $\mathrm{I} / \mathrm{o}$ interruptions.
5. Issue the start i/o instruction.
6. Test the condition code established in the current pSW by termination of the start $\mathrm{I} / \mathrm{o}$.

Condition code 0 indicates that the $\mathrm{I} / \mathrm{o}$ operation has been initiated and that the channel is proceeding with its execution. If an $1 / 0$ interruption is desired upon termination of the operation, the pertinent channel mask bit must be set to one (an appropriate $1 / 0$ new psw must have been established previously).

Condition code 1 indicates that a channel status word (CSW) has been stored; its status bytes should be examined to determine why the desired operation was not initiated.

Condition code 2 indicates that the channel or subchannel addressed by the start i/o instruction was found to be busy with a previously initiated operation. If an $1 / 0$ interruption from the operation already in progress is desired, the channel mask bit must be set to one.

Condition code 3 indicates that the addressed equipment is not operational; a message to the operator may be initiated.

Between the time a start i/o instruction is decoded by the CPU, and the time the CPU is released by the channel with condition code 0 set in the current psw, the channel performs many functions. The caw must be fetched, the first ccw must be fetched, the caw and ccw must be tested for validity, etc. After a start i/o
results in condition code 0 , the operation continues until terminated. Termination of an I/O operation causes a request for an $\mathrm{I} / \mathrm{o}$ interruption. Some of the relationships of CPU and channel functions are illustrated in Figure 22. The example covers the time span from initation of a start $1 / 0$ instruction to a resulting $1 / 0$ interruption.

The example illustrates a simple read operation. The start i/o used in Figure 22 addresses an ibm 2403 Magnetic Tape Unit and Control. The caw addresses a cCW specifying a read operation. The ccw does not, however, specify command chaining or data chaining. Therefore, the single read ccw constitutes the entire channel program for the example.

The example is limited to the start i/o considerations shown in Figure 22; a successful read operation is assumed, and many machine functions, such as channel testing of CAW and CCW for validity, device selection, etc., are not represented. Similarly, other system operations, such as concurrent i/o operations, multiprogramming, etc., are not considered.

The purpose of this part of the manual has been to illustrate a data transfer operation, with major emphasis given to the point-in-time relationships of CPU and channel functions. The start i/o example provided does not purport to show how data-transfer programming should be done; a programmer familiar with the I/o system may generate considerably more comprehensive I/o routines.

See the "Input/Output Operations" section of this manual for thorough, detailed description of $1 /$ o operations.

## System Control Panel

The system control panel provides the switches, keys, and lights necessary to operate and control the system. The need for operator manipulation of manual controls is held to a minimum by the system design and the governing supervisory program. The result is fewer and less serious operator errors.

## System Control Panel Functions

The main functions provided by the system control panel are the ability to: reset the system; store and display information in main storage, in registers, and in the PSW; and load initial program information.

## System Reset

The system-reset function resets the cPu, the channels, and on-line control units and $\mathrm{I} / \mathrm{o}$ devices. In general, the system is placed in such a state that processing can be initiated without the occurrence of machine checks, except those caused by subsequent machine malfunction.

$\delta$ Timing relationships shown here are only relative. The purpose of this chart is limited to illustration of the relationship of CPU and channe! actions; this chart is not intended to illustrate signal lines, timing pulses, voltage levels, etc.

* Dotted lines link concurrent actions.
$\dagger$ Channel end and device end are concurrent for tape read or write operations, but other devices or operations cause channel-end and device-end signals to be separated by time, which may result in two 1/O interruptions.

| SIO: | START I/O |
| :--- | :--- |
| CAW: | Channel Address Word |
| CCW: | Channel Command Word |
| CSW: | Channel Status Word |
| PSW: | Pragram Status Word |

Figure 22. Basic Timing Chart for IBM 2403 Tape Read Operation

## Store and Display

The store-and-display function permits manual intervention in the progress of a program. The function may be provided by a supervisory program in conjunction with proper $1 / 0$ equipment and the interrupt key. Or, the system-control-panel facilities may be used to place the CPU in the stopped state, and then to store and display information in main storage, in general and floating-point registers, and in the instruc-tion-address portion of the PSW.

## Initial Program Loading

The initial-program-loading (IPL) procedure is used to begin or renew system operation. The load key is pressed after an input device is selected with the load-
unit switches. This causes a read operation at the selected input device. Six words of information are read into main storage and may be used for reading more information into any part of main storage. Upon completion of the ipl read operation, the double word from location 0 is made the current PSW for subsequent control of the system.

The system controls are divided into three sections: operator control, operator intervention, and customer engineering control.

## Operator Control Section

This section of the system control panel contains the operator controls required when the CPU is operating under supervisory program control.

The main functions provided are the control and indication of power, the indication of system status, and operator-to-machine communication. These include:

Emergency power-off pull switch
Power-on back-lighted key
Power-off key
Interrupt key
Wait light
Manual light
System light
Test light
Load light
Load-unit switches
Load key
Operator Intervention Section
This section of the system control panel provides controls required for operator intervention into normal programmed operation. These include:

System reset key
Stop key
Start key
Rate switch (single cycle or normal processing)
Storage-select switches
Address switches
Data switches
Store key
Display key
Set IC key
Address compare switches

## Customer Engineering Section

This section of the system control panel provides the controls intended only for customer engineering use. Customer engineering controls are also available on some storage, channel, and control-unit equipment.

## Fixed-Point Arithmetic

The fixed-point instruction set performs binary arithmetic on operands serving as addresses, index quantities, and counts, as well as fixed-point data. In general, both operands are signed and 32 bits long. Negative quantities are held in two's-complement form. One operand is always in one of the 16 general registers; the other operand may be in main storage or in a general register.

The instruction set provides for loading, adding, subtracting, comparing, multiplying, dividing, and storing, as well as for the sign control, radix conversion, and shifting of fixed-point operands. The entire instruction set is included in the standard instruction set.

The condition code is set as a result of all signcontrol, add, subtract, compare, and shift operations.

## Data Format

Fixed-point numbers occupy a fixed-length format consisting of a one-bit sign followed by the integer field. When held in one of the general registers, a fixed-point quantity has a 31-bit integer field and occupies all 32 bits of the register. Some multiply, divide, and shift operations use an operand consisting of 64 bits with a 63 -bit integer field. These operands are located in a pair of adjacent general registers and are addressed by an even address referring to the leftmost register of the pair. The sign-bit position of the rightmost register contains part of the integer. In reg-ister-to-register operations the same register may be specified for both operand locations.

## Full Word Fixed-Point Number



Halfword Fixed-Point Number


Fixed-point data in main storage occupy a 32 -bit word or a 16-bit halfword, with a binary integer field of 31 or 15 bits, respectively. The conversion instructions
use a 64 -bit decimal field. These data must be located on integral storage boundaries for these units of information, that is, double word, fullword, or halfword operands must be addressed with three, two, or one low-order address bit(s) set to zero.

A halfword operand in main storage is extended to a full word as the operand is fetched from storage. Subsequently, the operand participates as a full word operand.

In all discussions of fixed-point numbers in this publication, the expression "32-bit signed integer" denotes a 31-bit integer with a sign bit, and the expression " 64 bit signcd integer" denotes a 63-bit integer with a sign bit.

## Number Representation

All fixed-point operands are treated as signed integers. Positive numbers are represented in true binary notation with the sign bit set to zero. Negative numbers are represented in two's-complement notation with a one in the sign bit. The two's-complement representation of a negative number may be considered the sum of the integer part of the field, taken as a positive number, and the maximum negative number. The two's complement of a number is obtained by inverting each bit of the number and adding a one in the low-order bit position.

This type of number representation can be considered the low-order portion of an infinitely long representation of the number. When the number is positive, all bits to the left of the most significant bit of the number, including the sign bit, are zeros. When the number is negative, all these bits, including the sign bit, are ones. Therefore, when an operand must be extended with high-order bits, the expansion is achieved by prefixing a field in which each bit is set equal to the high-order bit of the operand.

Two's-complement notation does not include a negative zero. It has a number range in which the set of negative numbers is one larger than the set of positive numbers. The maximum positive number consists of an all-one integer field with a sign bit of zero, whereas the maximum negative number (the negative number with the greatest absolute value) consists of an allzero integer field with a one-bit for sign.

The cPu cannot represent the complement of the maximum negative number. When an operation, such as a subtraction from zero, produces the complement of the maximum negative number, the number remains unchanged, and a fixed-point overflow exception is recognized. An overflow does not result, however, when the number is complemented and the final result is within the representable range. An example of this case is a subtraction from minus one. The product of two maximum negative numbers is representable as a double-length positive number.

The sign bit is leftmost in a number. In an arithmetic operation, a carry out of the integer field changes the sign. However, in algebraic left-shifting the sign bit does not change even if significant high-order bits are shifted out of the integer field.

## Condition Code

The results of fixed-point sign-control, add, subtract, compare, and shift operations are used to set the condition code in the program status word (Psw). All other fixed-point operations leave this code undisturbed. The condition code can be used for decision-making by subsequent branch-on-condition instructions.

The condition code can be set to reflect three types of results for fixed-point arithmetic. For most operations, the states 0,1 , or 2 indicate a zero, less than zero, or greater than zero content of the result register, while the state 3 is used when the result overflows.

For a comparison, the states 0,1 , or 2 indicate that the first operand is equal, low, or high.

For add logical and subtract logical, the codes 0 and 1 indicate a zero or nonzero result register content in the absence of a logical carry out of the sign position; the codes 2 and 3 indicate a zero or nonzero result register content with a logical carry out of the sign position.
condition code settings for fixed-point arithmetic

|  | 0 | 1 | 2 | 3 |
| :---: | :---: | :---: | :---: | :---: |
| Add H/F | zero | < zero | $>$ zero | overflow |
| Add Logical | zero | not zero | zero, | not zero, |
|  | no carry | no carry | carry | carry |
| Compare H/F | equal | low | high | -- |
| Load and Test | zero | < zero | $>$ zero | -- |
| Load Complement | zero | < zero | $>$ zero | overflow |
| Load Negative | zero | < zero | -- | -- |
| Load Positive | zero | -- | $>$ zero | overflow |
| Shift Left Double | zero | < zero | $>$ zero | verflow |
| Shift Left Single | zero | < zero | $>$ zero | overflow |
| Shift Right Double | zero | $<$ zero | $>$ zero | -- |
| Shift Right Single | zero | $<$ zero | $>$ zero | -- |
| Subtract H/F | zero | < zero | $>$ zero | overflow |
| Subtract Logical | -- | not zero, | zero, | not zero, |

## Instruction Format

Fixed-point instructions use the following three formats:

## RR Format

$\underbrace{$|  Op Code  | $R_{1}$ | $R_{2}$ |
| :---: | :---: | :---: |
|  | 78 | 1112 |}$_{0}$

## RX Format



RS Format


In these formats, $\mathrm{R}_{1}$ specifies the general register containing the first operand. The second operand location, if any, is defined differently for each format.

In the Rr format, the $\mathrm{R}_{2}$ field specifies the general register containing the second operand. The same register may be specified for the first and second operand.

In the mx format, the contents of the general registers specified by the $X_{2}$ and $B_{2}$ fields are added to the content of the $\mathrm{D}_{2}$ field to form an address designating the storage location of the second operand.

In the rs format, the content of the general register specified by the $\mathrm{B}_{2}$ field is added to the content of the $\mathrm{D}_{2}$ field. This sum designates the storage location of the second operand in load multiple and store multiple. In the shift operations, the sum specifies the number of bits of the shift. The $\mathbf{R}_{3}$ field specifies the address of a general register in load multiple and store multiple and is ignored in the shift operations.

A zero in an $X_{2}$ or $B_{2}$ field indicates the absence of the corresponding address component.

An instruction can specify the same general register both for address modification and for operand location. Address modification is always completed before operation execution.

Results replace the first operand, except for store and convert to decimal, where the result replaces the second operand.

The contents of all general registers and storage locations participating in the addressing or execution part of an operation remain unchanged, except for the storing of the final result.

Note: In the detailed descriptions of the individual instructions, the mnemonic and the symbolic operand designation for the ibm System/360 assembly language are shown with each instruction. For load and test,
for example, LTR is the mnemonic and $\mathrm{R}_{1}, \mathrm{R}_{2}$ the operand designation.

## Instructions

The fixed-point arithmetic instructions and their mnemonics, formats, and operation codes are listed in the following table. The table also indicates when the condition code is set and the exceptional conditions in operand designations, data, or results that cause a program interruption.

| name | manmonic | type |  | exceptions | Code |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Load | LR | RR |  |  | 18 |
| Load | L | RX |  | P,A,S | 58 |
| Load Halfword | LH | RX |  | P,A,S | 48 |
| Load and Test | LTR | RR | C |  | 12 |
| Load Complement | LCR | RR | C | IF | 13 |
| Load Positive | LPR | RR | C | IF | 10 |
| Load Negative | LNR | RR | C |  | 11 |
| Load Multiple | LM | RS |  | P,A,S | 98 |
| Add | AR | RR | C | IF | 1A |
| Add | A | RX | C | P,A,S, IF | 5A |
| add Halfword | AH | RX | C | P,A,S, IF | 4A |
| Add Logical | ALR | RR | C |  | 1E |
| Add Logical | AL | RX | C | P,A,S | 5 E |
| Subtract | SR | RR | C | IF | 1B |
| Subtract | S | RX | C | P,A,S, IF | 5B |
| Subtract Halfword | SH | RX | C | P,A,S, IF | 4B |
| Subtract Logical | SLR | RR | C |  | 1 F |
| Subtract Logical | SL | RX | C | P,A,S | 5 F |
| Compare | CR | RR | C |  | 19 |
| Compare | C | RX | C | P,A,S | 59 |
| Compare Halfword | CH | RX | C | P,A,S | 49 |
| Multiply | MR | RR |  | S | 1C |
| Multiply | M | RX |  | P,A,S | 5C |
| Multiply Halfword | MH | RX |  | P,A,S | 4 C |
| Divide | DR | RR |  | S, IK | 1D |
| Divide | D | RX |  | P,A,S, 1K | 5D |
| Convert to Binary | CVB | RX |  | P,A,S,D,IK | 4 F |
| Convert to Decimal | CVD | RX |  | $\mathbf{P}, \mathbf{A}, \mathbf{S}$ | 4 E |
| Store | ST | RX |  | P,A,S | 50 |
| Store Halfword | STH | RX |  | P,A,S | 40 |
| Store Multiple | STM | RS |  | P,A,S | 90 |
| Shift Left Single | SLA | RS | C | IF | 8B |
| Shift Right Single | SRA | RS | C |  | 8A |
| Shift Left Double | SLDA | RS | C | S, IF | 8 F |
| Shift Right Double | SRDA | RS | C | S | 8 E |

## NOTES

| A | Addressing exception |
| :--- | :--- |
| C | Condition code is set |
| D | Data exception |
| IF | Fixed-point overflow exception |
| IK | Fixed-point divide exception |
| P | Protection exception |
| S | Specification exception |

## Programming Note

The logical comparisons, shifts, and connectives, as well as load address, branch on count, branch on index high, and branch on index low or equal, also may be used in fixed-point calculations.

## Load

$$
\begin{aligned}
& \begin{array}{l}
\text { LR } \quad \boldsymbol{R}_{1}, \boldsymbol{R}_{2} \\
\end{array} \\
& L \quad R_{1}, D_{2}\left(X_{2}, B_{2}\right) \quad[R X]
\end{aligned}
$$

| 58 | $R_{1}$ | $X_{2}$ | $B_{2}$ | $D_{2}$ |
| :--- | :--- | :---: | :---: | :---: |
| 0 | 78 | 1112 | 1516 | 1920 |

The second operand is placed in the first operand location. The second operand is not changed.
Condition Code: The code remains unchanged.
Program Interruptions:
Protection (fetch violation by L only)
Addressing (L only)
Specification (L only)
Load Halfword


The halfword second operand is placed in the first operand location.

The halfword second operand is expanded to a fullword by propagating the sign-bit value through the 16 high-order bit positions. Expansion occurs after the operand is obtained from storage and before insertion in the register.

Condition Code: The code remains unchanged.
Program Interruptions:
Protection (fetch violation)
Addressing
Specification
Load and Test
LTR $\boldsymbol{R}_{1}, \boldsymbol{R}_{2}$
[RR]


The second operand is placed in the first operand location, and the sign and magnitude of the second operand determine the condition code. The second operand is not changed.
Resulting Condition Code:
0 Result is zero
1 Result is less than zero
2 Result is greater than zero
3 --
Program Interruptions: None.

## Programming Nofe

When the same register is specified as first and second operand location, the operation is equivalent to a test without data movement.

## Load Complement

$\begin{array}{lll}\mathbf{L C R} & \mathbf{R}_{1}, \mathbf{R}_{2} \quad[R R]\end{array}$

| 13 | $R_{1}$ | $R_{2}$ |
| :--- | :--- | :--- |
| 0 |  | 78 |

The two's complement of the second operand is placed in the first operand location.

An overflow condition occurs when the maximum negative number is complemented; the number remains unchanged. The overflow causes a program interruption when the fixed-point overflow mask bit is one.

Resulting Condition Code:
0 Result is zero
1 Result is less than zero
2 Result is greater than zero
3 Overflow
Program Interruptions:
Fixed-point overflow
Programming Note
Zero remains invariant under complementation.

## Load Positive

$\begin{array}{lll}\mathbf{L P R} & R_{1}, R_{2} \quad[R R]\end{array}$


The absolute value of the second operand is placed in the first operand location.

The operation includes complementation of negative numbers; positive numbers remain unchanged.

An overflow condition occurs when the maximum negative number is complemented; the number remains unchanged. The overflow causes a program interruption when the fixed-point overflow mask bit is one.

Resulting Condition Code:
0 Result is zero
1 --
2 Result is greater than zero
3 Overflow
Program Interruptions:
Fixed-point overflow

## Load Negative

```
LNR R R1, R2 [RR]
```



The two's complement of the absolute value of the second operand is placed in the first operand location. The operation complements positive numbers; negative numbers remain unchanged. The number zero remains unchanged with positive sign.

Resulting Condition Code:
0 Result is zero
1 Result is less than zero
2 --
3 --
Program Interruptions: None.

## Load Multiple

$\mathbf{L M} \quad \boldsymbol{R}_{1}, \boldsymbol{R}_{3}, \boldsymbol{D}_{2}\left(\mathbf{B}_{2}\right)$


The set of general registers starting with the register specified by $R_{1}$ and ending with the register specified by $R_{3}$ is loaded from the locations designated by the second operand address.
The storage area from which the contents of the general registers are obtained starts at the location designated by the second operand address and continues through as many words as needed. The general registers are loaded in the ascending order of their addresses, starting with the register specified by $R_{1}$ and continuing up to and including the register specified by $\mathrm{R}_{3}$, with register 0 following register 15 .
The second operand remains unchanged.
Condition Code: The code remains unchanged.
Program Interruptions:
Protection (fetch violation)
Addressing
Specification

## Programming Note

All combinations of register addresses specified by $R_{1}$ and $R_{3}$ are valid. When the register addresses are equal, only one word is transmitted. When the address specified by $R_{3}$ is less than the address specified by $R_{1}$, the register addresses wrap around from 15 to 0 .

## Add

AR $\quad \mathrm{R}_{1}, \mathrm{R}_{2}$
[RR]

| $1 A$ | $R_{1}$ | $R_{2}$ |
| :--- | :--- | :--- |
| 0 | 78 | 1112 |

A $R_{1}, D_{2}\left(X_{2}, B_{2}\right) \quad[R X]$

| $5 A$ | $R_{1}$ | $X_{2}$ | $B_{2}$ | $D_{2}$ |
| :--- | :---: | :---: | :---: | :---: |
| 0 | 78 | 1112 | 1516 | 1920 |

The second operand is added to the first operand, and the sum is placed in the first operand location.

Addition is performed by adding all 32 bits of both operands. If the carries out of the sign-bit position and the high-order numeric bit position agree, the sum is satisfactory; if they disagree, an overflow occurs. The sign bit is not changed after the overflow. A positive overflow yields a negative final sum, and a negative overflow results in a positive sum. The overflow causes a program interruption when the fixed-point overflow mask bit is one.

Resulting Condition Code:
0 Sum is zero
1 Sum is less than zero
2 Sum is greater than zero
3 Overflow
Program Interruptions:
Protection (fetch violation by A only)
Addressing (A only)
Specification (A only)
Fixed-point overflow

## Programming Note

In two's-complement notation, a zero result is always positive.

## Add Halfword

AH $\quad R_{1}, D_{2}\left(X_{2}, B_{2}\right)$

| 4 A | $\mathrm{R}_{1}$ | $\mathrm{X}_{2}$ | $\mathrm{~B}_{2}$ | $\mathrm{D}_{2}$ |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 1112 | 1516 | 1920 | 31 |

The halfword second operand is added to the first operand and the sum is placed in the first operand location.

The halfword second operand is expanded to a fullword before the addition by propagating the sign-bit value through the 16 high-order bit positions.

Addition is performed by adding all 32 bits of both operands. If the carries out of the sign-bit position and the high-order numeric bit position agree, the sum is satisfactory; if they disagree, an overflow occurs. The sign bit is not changed after the overflow. A positive overflow yields a negative final sum, and a
negative overflow results in a positive sum. The overflow causes a program interruption when the fixedpoint overflow mask bit is one.

```
Resulting Condition Code:
    0 Sum is zero
    1 Sum is less than zero
    2 Sum is greater than zero
    3 Overflow
Program Interruptions:
    Protection (fetch violation)
    Addressing
    Specification
    Fixed-point overflow
```


## Add Logical




AL $\quad R_{1}, D_{2}\left(X_{2}, B_{2}\right) \quad[R X]$

| $5 E$ | $\mathrm{R}_{1}$ | $\mathrm{X}_{2}$ | $\mathrm{~B}_{2}$ | $\mathrm{D}_{2}$ |
| :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  |  |

The second operand is added to the first operand, and the sum is placed in the first operand location. The occurrence of a carry out of the sign position is recorded in the condition code.

Logical addition is performed by adding all 32 bits of both operands without further change to the resulting sign bit. The instruction differs from add in the meaning of the condition code and in the absence of the interruption for overflow.

If a carry out of the sign position occurs, the leftmost bit of the condition code (Psw bit 34) is made one. In the absence of a carry, bit 34 is made zero. When the sum is zero, the rightmost bit of the condition code ( psw bit 35 ) is made zero. A nonzero sum is indicated by a one in bit 35 .

Resulting Condition Code:
0 Sum is zero (no carry)
1 Sum is not zero (no carry)
2 Sum is zero (carry)
3 Sum is not zero (carry)
Program Interruptions:
Protection (fetch violation by al only)
Addressing (al only)
Specification (al only)

Subtract
SR $R_{1}, R_{2}$
[RR]


S $R_{1}, D_{2}\left(X_{2}, B_{2}\right)$
[RX]

| 5B | $R_{1}$ | $X_{2}$ | $B_{2}$ | $D_{2}$ |
| :--- | :--- | :--- | :--- | :--- |
|  | 78 | 1112 | 1516 | 1920 |

The second operand is subtracted from the first operand, and the difference is placed in the first operand location.

Subtraction is performed by adding the two's complement of the second operand to the first operand. All 32 bits of both operands participate, as in ADD. If the carries out of the sign-bit position and the highorder numeric bit position agree, the difference is satisfactory; if they disagree, an overflow occurs. The overflow causes a program interruption when the fixedpoint overflow mask bit is one.

Resulting Condition Code:
0 Difference is zero
1 Difference is less than zero
2 Difference is greater than zero
3 Overflow
Program Interruptions:
Protection (fetch violation by S only)
Addressing (S only)
Specifications (S only)
Fixed-point overflow

## Programming Note

When the same register is specified as first and second operand location, subtracting is equivalent to clearing the register.

Subtracting a maximum negative number from another maximum negative number gives a zero result and no overflow.

## Subtracł Halfword

$$
\begin{equation*}
\text { SH } \quad R_{1}, D_{2}\left(X_{2}, B_{2}\right) \tag{RX}
\end{equation*}
$$

| $4 B$ | $R_{1}$ | $X_{2}$ | $B_{2}$ | $D_{2}$ |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 78 | 1112 | 1516 | 1920 |

The halfword second operand is subtracted from the first operand, and the difference is placed in the first operand location.

The halfword second operand is expanded to a fullword before the subtraction by propagating the signbit value through 16 high-order bit positions.

Subtraction is performed by adding the two's com-
plement of the expanded second operand to the first operand. All 32 bits of both operands participate, as in ADD . If the carries out of the sign-bit position and the high-order numeric bit position agree, the difference is satisfactory; if they disagree, an overflow occurs. The overflow causes a program interruption when the fixed-point overflow mask bit is one.
Resulting Condition Code:
0 Difference is zero
1 Difference is less than zero
2 Difference is greater than zero
3 Overflow
Program Interruptions:
Protection (fetch violation)
Addressing
Specification
Fixed-point overflow

## Subtract Logical

SLR $\quad R_{1}, R_{2} \quad[R R]$

| $1 F$ | $R_{1}$ | $R_{2}$ |
| :--- | :--- | :--- |
|  | 78 | 1112 |

$$
\text { SL } \quad R_{1}, D_{2}\left(X_{2}, B_{2}\right) \quad[R X]
$$

| 5 F | $\mathrm{R}_{1}$ | $\mathrm{X}_{2}$ | $\mathrm{~B}_{2}$ | $\mathrm{D}_{2}$ |
| :--- | :--- | :--- | :--- | :--- |

The second operand is subtracted from the first operand, and the difference is placed in the first operand location. The occurrence of a carry out of the sign position is recorded in the condition code.

Logical subtraction is performed by adding the two's complement of the second operand to the first operand. All 32 bits of both operands participate, without further change to the resulting sign bit. The instruction differs from subtract in the meaning of the condition code and in the absence of the interruption for overflow.
If a carry out of the sign position occurs, the leftmost bit of the condition code (Psw bit 34) is made one. In the absence of a carry, bit 34 is made zero. When the sum is zero, the rightmost bit of the condition code (psw bit 35) is made zero. A nonzero sum is indicated by a one in bit 35 .
Resulting Condition Code:
0 --
1 Difference is not zero (no carry)
2 Difference is zero (carry)
3 Difference is not zero (carry)
Program Interruptions:
Protection (fetch violation by sL only)
Addressing (sL only)
Specification (sL only)

## Programming Note

A zero difference cannot be obtained without a carry out of the sign position.

## Compare

$\begin{array}{lll}C R & R_{1}, R_{2} \quad[R R]\end{array}$


C $R_{1}, D_{2}\left(X_{2}, B_{2}\right) \quad[R X]$

| 59 | $\mathrm{R}_{1}$ | $\mathrm{X}_{2}$ | $\mathrm{~B}_{2}$ | $\mathrm{D}_{2}$ |
| :--- | :--- | :--- | :--- | :--- | :--- |

The first operand is compared with the second operand, and the result determines the setting of the condition code.

Comparison is algebraic, treating both comparands as 32 -bit signed integers. Operands in registers or storage are not changed.

Resulting Condition Code:
0 Operands are equal
1 First operand is low
2 First operand is high
3 --
Program Interruptions:
Protection (fetch violation by C only)
Addressing (C only)
Specification (C only)

## Compare Halfword

CH $\quad R_{1}, D_{2}\left(X_{2}, B_{2}\right)$
[RX]


The first operand is compared with the halfword second operand, and the result determines the setting of the condition code.

The halfword second operand is expanded to a fullword before the comparison by propagating the signbit value through the 16 high-order bit positions.

Comparison is algebraic, treating both comparands as 32 -bit signed integers. Operands in registers or storage are not changed.

Resulting Condition Code:
0 Operands are equal
1 First operand is low
2 First operand is high
3 --
Program Interruptions:
Protection (fetch violation)
Addressing
Specification

Multiply


M $\boldsymbol{R}_{1}, \mathbf{D}_{2}\left(\mathbf{X}_{2}, \mathbf{B}_{2}\right)$
[ ${ }^{\text {X }]}$

| 5 C | $\mathrm{R}_{1}$ | $\mathrm{X}_{2}$ | $\mathrm{~B}_{2}$ | $\mathrm{D}_{2}$ |
| :--- | :--- | :--- | :--- | :--- | :--- |

The product of the multiplier (the second operand) and the multiplicand (the first operand) replaces the multiplicand.
Both multiplier and multiplicand are 32-bit signed integers. The product is always a 64 -bit signed integer and occupies an even/odd register pair. Because the multiplicand is replaced by the product, the $\mathrm{R}_{1}$ field of the instruction must refer to an even-numbered register. A specification exception occurs when $R_{1}$ is odd. The multiplicand is taken from the odd register of the pair. The content of the even-numbered register replaced by the product is ignored, unless the register contains the multiplier. An overflow cannot occur.
The sign of the product is determined by the rules of algebra from the multiplier and multiplicand sign, except that a zero result is always positive.
Condition Code: The code remains unchanged.
Program Interruptions:
Protection (fetch violation by M only)
Addressing ( M only)
Specification

## Programming Note

The significant part of the product usually occupies 62 bits or fewer. Only when two maximum negative numbers are multiplied are 63 significant product bits formed. Since two's-complement notation is used, the sign bit is extended right until the first significant product digit is encountered.

Multiply Halfword
MH $\mathbf{R}_{1}, \mathrm{D}_{2}\left(\mathbf{X}_{2}, \mathrm{~B}_{2}\right) \quad[\mathrm{RX}]$

| 4 C | $\mathrm{R}_{1}$ | $\mathrm{X}_{2}$ | $\mathrm{~B}_{2}$ | $\mathrm{D}_{2}$ |
| :--- | :--- | :--- | :--- | :--- | :--- |

The product of the halfword multiplier (second operand) and multiplicand (first operand) replaces the multiplicand.
Both multiplicand and product are 32 -bit signed integers and may be located in any general register. The halfword multiplier is expanded to a fullword
before multiplication by propagating the sign-bit value through the 16 high-order bit positions. The multiplicand is replaced by the low-order part of the product. The bits to the left of the 32 low-order bits are not tested for significance; no overflow indication is given.
The sign of the product is determined by the rules of algebra from the multiplier and multiplicand sign, except that a zero result is always positive.
Condition Code: The code remains unchanged.
Program Interruptions:
Protection (fetch violation)
Addressing
Specification

## Programming Note

The significant part of the product usually occupies 46 bits or fewer, the exception being 47 bits when both operands are maximum negative. Since the low-order 32 bits of the product are stored unchanged, ignoring all bits to the left, the sign bit of the result may differ from the true sign of the product in the case of overflow.

## Divide



| 5 D | $\mathrm{R}_{1}$ | $\mathrm{X}_{2}$ | $\mathrm{~B}_{2}$ | $\mathrm{D}_{2}$ |
| :--- | :--- | :--- | :--- | :--- | :--- |

The dividend (first operand) is divided by the divisor (second operand) and replaced by the quotient and remainder.
The dividend is a 64 -bit signed integer and occupies the even/odd pair of registers specified by the $\mathrm{R}_{1}$ field of the instruction. A specification exception occurs when $\mathrm{R}_{1}$ is odd. A 32 -bit signed remainder and a 32 -bit signed quotient replace the dividend in the even-numbered and odd-numbered registers, respectively. The divisor is a 32 -bit signed integer.
The sign of the quotient is determined by the rules of algebra. The remainder has the same sign as the dividend, except that a zero quotient or a zero remainder is always positive. All operands and results are treated as signed integers. When the relative magnitude of dividend and divisor is such that the quotient cannot be expressed by a 32 -bit signed integer, a fixed-point divide exception is recognized (a
program interruption occurs, no division takes place, and the dividend remains unchanged in the general registers).

Condition Code: The code remains unchanged.
Program Interruptions:
Protection (fetch violation by D only)
Addressing (D only)
Specification
Fixed-point divide

## Programming Note

Division applies to fullword operands in storage only.

## Convert to Binary

CVB $R_{1}, D_{2}\left(X_{2}, B_{2}\right)$

| 4 F | $\mathrm{R}_{1}$ | $\mathrm{X}_{2}$ | $\mathrm{~B}_{2}$ | $\mathrm{D}_{2}$ |
| :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  |  |

The radix of the second operand is changed from decimal to binary, and the result is placed in the first operand location. The number is treated as a rightaligned signed integer both before and after conversion.

The second operand has the packed decimal data format and is checked for valid sign and digit codes. Improper codes are a data exception and cause a program interruption. The decimal operand occupies a double-word storage field, which must be located on an integral boundary. The low-order four bits of the field represent the sign. The remaining 60 bits contain 15 binary-coded-decimal digits in true notation. The packed decimal data format is described under "Decimal Arithmetic."

The result of the conversion is placed in the general register specified by $\mathrm{R}_{1}$. The maximum number that can be converted and still be contained in a 32 -bit register is $2,147,483,647$; the minimum number is $-2,147,483,648$. For any decimal number outside this range, the operation is completed by placing the 32 low-order binary bits in the register; a fixed-point divide exception exists, and a program interruption follows. In the case of a negative second operand, the low-order part is in two's-complement notation.

Condition Code: The code remains unchanged.
Program Interruptions:
Protection (fetch violation)
Addressing
Specification
Data
Fixed-point divide

## Convert to Decimal

CVD $R_{1}, D_{2}\left(X_{2}, B_{2}\right)$
[RX]

| $4 E$ | $R_{1}$ | $X_{2}$ | $B_{2}$ | $D_{2}$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 08 | 1112 | 1516 | 1920 | 31 |

The radix of the first operand is changed from binary to decirnal, and the result is stored in the second operand location. The number is treated as a rightaligned signed integer both before and after conversion.

The result is placed in the storage location designated by the second operand and has the packed decimal format, as described in "Decimal Arithmetic." The result occupies a double-word in storage and must be located on an integral boundary. The low-order four bits of the field represent the sign. A positive sign is encoded as 1100 or 1010; a negative sign is encoded as 1101 or 1011. The choice between the two sign representations is determined by the state of psw bit 12. The remaining 60 bits contain 15 binary-codeddecimal digits in true notation.

The number to be converted is obtained as a 32 -bit signed integer from a general register. Since 15 decimal digits are available for the decimal equivalent of 31 bits, an overflow cannot occur.

Condition Code: The code remains unchanged.

## Program Interruptions:

Protection (store violation)
Addressing
Specification

## Store

ST $\boldsymbol{R}_{1}, \mathrm{D}_{2}\left(\mathrm{X}_{2}, \mathrm{~B}_{2}\right) \quad[\mathrm{RX}]$

| 50 | $\mathrm{R}_{1}$ | $\mathrm{X}_{2}$ | $\mathrm{~B}_{2}$ | $\mathrm{D}_{2}$ |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| 0 | 78 | 1112 | .1516 | 1920 |  |
| 0 |  |  |  |  |  |

The first operand is stored at the second operand location.

The 32 bits in the general register are placed unchanged at the second operand location.

Condition Code: The code remains unchanged.
Program Interruptions:
Protection (store violation)
Addressing
Specification

Store Halfword
STH $\quad R_{1}, D_{2}\left(X_{2}, B_{2}\right)$
[RX]

| 40 | $R_{1}$ | $X_{2}$ | $B_{2}$ | $D_{2}$ |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 78 | 1112 | 1516 | 1920 | 31 |

The first operand is stored at the halfword second operand location.

The 16 low-order bits in the general register are placed unchanged at the second operand location. The 16 high-order bits of the first operand do not participate and are not tested.

Condition Code: The code remains unchanged.
Program Interruptions:
Protection (store violation)
Addressing
Specification

## Store Multiple

STM $\quad R_{1}, R_{3}, D_{2}\left(B_{2}\right)$


The set of general registers starting with the register specified by $R_{1}$ and ending with the register specified by $R_{3}$ is stored at the locations designated by the second operand address.

The storage area where the contents of the general registers are placed starts at the location designated by the second operand address and continues through as many words as needed. The general registers are stored in the ascending order of their addresses, starting with the register specified by $\mathrm{R}_{1}$ and continuing up to and including the register specified by $\mathrm{R}_{3}$, with register 0 following register 15 . The contents of the general registers remain unchanged.

Condition Code: The code remains unchanged.
Program Interruptions:
Protection (store violation)
Addressing
Specification

## Shift Left Single

SLA $\quad R_{1}, D_{2}\left(B_{2}\right)$
[RS]


The integer part of the first operand is shifted left the number of bits specified by the second operand address.

The second operand address is not used to address data; its low-order six bits indicate the number of bit positions to be shifted. The remainder of the address is ignored.

The sign of the first operand remains unchanged. All 31 integer bits of the operand participate in the left shift. Zeros are supplied to the vacated low-order register positions.

If a bit unlike the sign bit is shifted out of position 1 , an overflow occurs. The overflow causes a program interruption when the fixed-point overflow mask bit is one.

Resulting Condition Code:
0 Result is zero
1 Result is less than zero
2 Result is greater than zero
3 Overflow
Program Interruptions:
Fixed-point overflow

## Programming Note

For numbers with an absolute value of less than $2^{30}$, a left shift of one bit position is equivalent to multiplying the number by 2 .

Shift amounts from 31-63 cause the entire integer to be shifted out of the register. When the entire integer field for a positive number has been shifted out, the register contains a value of zero. For a negative number, the register contains a value of $-2^{31}$.

The base register participating in the generation of the second operand address permits indirect specification of the shift amount. A zero in the $\mathrm{B}_{2}$ field indicates the absence of indirect shift specification.

## Shift Right Single

$$
\begin{equation*}
\text { SRA } \quad R_{1}, D_{2}\left(B_{2}\right) \tag{RS}
\end{equation*}
$$



The integer part of the first operand is shifted right the number of bits specified by the second operand address.

The second operand address is not used to address data; its low-order six bits indicate the number of bit positions to be shifted. The remainder of the address is ignored.

The sign of the first operand remains unchanged. All 31 integer bits of the operand participate in the right shift. Bits equal to the sign are supplied to the vacated high-order bit positions. Low-order bits are shifted out without inspection and are lost.

## Resulting Condition Code:

0 Result is zero
1 Result is less than zero
2 Result is greater than zero
3 --
Program Interruptions: None.

## Programming Note

A right shift of one bit position is equivalent to division by 2 with rounding downward. When an even number is shifted right one position, the value of the field is that obtained by dividing the value by 2 . When an odd number is shifted right one position, the value of the field is that obtained by dividing the next lower number by 2 . For example, +5 shifted right by one bit position yields +2 , whereas -5 yields -3 .

Shift amounts from 31-63 cause the entire integer to be shifted out of the register. When the entire integer field of a positive number has been shifted out, the register contains a value of zero. For a negative number, the register contains a value of -1 .

The base register participating in the generation of the second operand address permits indirect specification of the shift amount. A zero in the $\mathrm{B}_{2}$ field indicates the absence of indirect shift specification.

## Shift Left Double

SLDA $R_{1}, D_{2}\left(B_{2}\right)$
[RS]


The double-length integer part of the first operand is shifted left the number of bits specified by the second operand address.

The $\mathrm{R}_{1}$ field of the instruction specifies an even/odd pair of registers and must contain an even register address. A specification exception occurs when $\mathrm{R}_{1}$ is odd.

The second operand address is not used to address data; its low-order 6 -bits indicate the number of bit positions to be shifted. The remainder of the address is ignored.

The operand is treated as a number with 63 integer bits and a sign in the sign position of the even register. The sign remains unchanged. The high-order position of the odd register contains an integer bit, and the content of the odd register participates in the shift in the same manner as the other integer bits. Zeros are supplied to the vacated positions of the registers.

If a bit unlike the sign bit is shifted out of bit position 1 of the even register, an overflow occurs. The
overflow causes a program interruption when the fixedpoint overflow mask bit is one.

Resulting Condition Code:
0 Result is zero
1 Result is less than zero
2 Result is greater than zero
3 Overflow
Program Interruptions:
Specification
Fixed-point overflow

## Shift Right Double

$$
\text { SRDA } \quad R_{1}, D_{2}\left(B_{2}\right) \quad[R S]
$$



The double-length integer part of the first operand is shifted right the number of places specified by the second operand address.

The $\mathrm{R}_{1}$ field of the instruction specifies an even/odd pair of registers and must contain an even register address. A specification exception occurs when $R_{1}$ is odd.

The second operand address is not used to address data; its low-order six bits indicate the number of bit positions to be shifted. The remainder of the address is ignored.

The operand is treated as a number with 63 integer bits and a sign in the sign position of the even register. The sign remains unchanged. The high-order position of the odd register contains an integer bit, and the content of the odd register participates in the shift in the same manner as the other integer bits. The loworder bits are shifted out without inspection and are lost. Bits equal to the sign are supplied to the vacated positions of the registers.
Resulting Condition Code:
0 Result is zero
1 Result is less than zero
2 Result is greater than zero
3 --
Program Interruptions:
Specification
Programming Note
A zero shift amount in the double-shift operations provides a double-length sign and magnitude test.

## Fixed-Point Arithmetic Exceptions

Exceptional operand designations, data, or results cause a program interruption. When a program interruption occurs, the current psw is stored as an old psw, and a
new psw is obtained. The interruption code in the old psw identifies the cause of the interruption. The following exceptions cause a program interruption in fixed-point arithmetic.

Protection: The key of an operand in storage does not match the protection key in the Psw. The operation is suppressed for a store violation. Therefore, the condition code and data in registers and storage remain unchanged. The only exception is store multiple, which is terminated; the amount of data stored is unpredictable and should not be used for further computation. The operation is terminated on any fetch violation.

Addressing: An address designates an operand location outside the available storage for a particular installation. In most cases, the operation is terminated. Therefore, the result data are unpredictable and should not be used for further computation. The exceptions are store, store halfword, and convert to decimal, which are suppressed. Operand addresses are tested only when used to address storage. Addresses used as a shift amount are not tested. The address restrictions do not apply to the components from which an address is generated - the content of the $\mathrm{D}_{2}$ field and the contents of the registers specified by $\mathrm{X}_{2}$ and $\mathrm{B}_{2}$.

Specification: A double-word operand is not located on a 64 -bit boundary, a fullword operand is not located on a 32 -bit boundary, a halfword operand is not located on a 16 -bit boundary, or an instruction specifies an odd register address for a pair of general registers containing a 64 -bit operand. The operation is suppressed. Therefore, the condition code and data in registers and storage remain unchanged.

Data: A sign or a digit code of the decimal operand in convert to binary is incorrect. The operation is suppressed. Therefore, the condition code and data in registers and storage remain unchanged.

Fixed-Point Overflow: The result of a sign-control, add, subtract, or shift operation overflows. The interruption occurs only when the fixed-point overflow mask bit is one. The operation is completed by placing the truncated low-order result in the register and setting the condition code to 3 . The overflow bits are lost. In add-type operations the sign stored in the register is the opposite of the sign of the sum or difference. In shift operations the sign of the shifted number remains unchanged. The state of the mask bit does not affect the result.

Fixed-Point Divide: The quotient of a division exceeds the register size, including division by zero, or the result in convert to binary exceeds 31 bits. Division is suppressed. Therefore, data in the registers remain unchanged. The conversion is completed by recording the truncated low-order result in the register.

Decimal arithmetic operates on data in the packed format. In this format, two decimal digits are placed in one eight-bit byte. Since data are often communicated to or from external devices in the zoned format (which has one digit in an eight-bit byte), the necessary format-conversion operations are also provided in this instruction group.

Data are interpreted as integers, right-aligned in their fields. They are kept in true notation with a sign in the low-order eight-bit byte.
Processing takes place right to left between mainstorage locations. All decimal arithmetic instructions use a two-address format. Each address specifies the leftmost byte of an operand. Associated with this address is a length field, indicating the number of additional bytes that the operand extends beyond the first byte.

The decimal arithmetic instruction set provides for adding, subtracting, comparing, multiplying, and dividing, as well as the format conversion of variablelength operands. All of the instructions discussed in this section except pack, unpack, and move with offset are part of the decimal feature.

The condition code is set as a result of all add-type and comparison operations.

## Data Format

Decimal operands reside in main storage only. They occupy fields that may start at any byte address and are composed of one to 16 eight-bit bytes.

Lengths of the two operands specified in an instruction need not be the same. If necessary they are considered to be extended with zeros to the left of the high-order digits. Results never exceed the limits set by address and length specification. Lost carries or lost digits from arithmetic operations are signaled as a decimal overflow exception.

Although decimal arithmetic is performed on data in the packed format, decimal operands may be either in the packed or zoned format.

## Packed Decimal Number

| Digit | Digit | Digit | $\cdots$ | $\cdots$ | Digit | Digit | Digit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Digit | Sign |  |  |  |  |  |  |

In the packed format, two decimal digits normally are placed adjacent in a byte, except for the rightmost
byte of the field. In the rightmost byte a sign is placed to the right of decimal digit. Both digits and a sign are encoded and occupy four bits each.

## Zoned Decimal Number

| Zone | Digit | Zone |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

In the zoned format the low-order four bits of a byte, the numeric, are normally occupied by a decimal digit. The four high-order bits of a byte are called the zone, except for the rightmost byte of the field, where normally the sign occupies the zone position.

Arithmetic is performed with operands in the packed format and results in the packed format. In the zoned format, the digits are represented as part of an alphameric character set. A pack instruction is provided to transform zoned data into packed data, and an UNPACK instruction performs the reverse transformation. Moreover, the editing instructions may be used to change data from packed to zoned.

The fields specified in decimal arithmetic other than in PaCK, UNPACK, and move with offset either should not overlap at all or should have coincident rightmost bytes. In zero and add, the destination field may also overlap to the right of the source field. Because the code configurations for digits and sign are verified during arithmetic, improper overlapping fields are recognized as data exceptions. In move-type operations, the operand digits and signs are not checked, and the operand fields may overlap without any restrictions.

The rules for overlapped fields are established for the case where operands are fetched right to left from storage, eight bits at a time, just before they are processed. Similarly, the results are placed in storage, eight bits at a time, as soon as they are generated. Actual processing procedure may be considerably different because of the use of preferred storage for intermediate results. Nevertheless, the same rules are observed.

## Number Representation

Numbers are represented as right-aligned true integers with a plus or minus sign.

The digits $0-9$ have the binary encoding 0000-1001. The codes 1010-1111 are invalid as digits. This set of
codes is interpreted as sign codes, with 1010, 1100, 1110, and 1111 recognized as plus and with 1011 and 1101 recognized as minus. The codes $0000-1001$ are invalid as sign codes. The zones are not tested for valid codes inasmuch as they are eliminated in changing data from the zoned to the packed format.
The sign and zone codes generated for all decimal arithmetic results differ for the extended binary-codeddecimal interchange code (Ebcidi) and the USA Standard Code for Information Interchange (usascin-8). The choice between the two codes is determined by bit 12 of the Psw. When bit 12 is zero, the preferred ebcdic codes are generated; these are plus, 1100; minus, 1101; and zone, 1111. When bit 12 is one, the | preferred Usascir-8 codes are generated; these are plus, 1010; minus, 1011; and zone, 0101.

## Condition Code

The results of all add-type and comparison operations are used to set the condition code. All other decimal arithmetic operations leave the code unchanged. The condition code can be used for decision-making by subsequent branch-on-condition instructions.
The condition code can be set to reflect two types of results for decimal arithmetic. For most operations the states 0,1 , and 2 indicate a zero, less than zero, and greater than zero content of the result field; the state 3 is used when the result of the operation overflows.

For the comparison operation, the states 0,1 , and 2 indicate that the first operand compared equal, low, or high.

| Condition code setting for decimal arithmetic |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
|  | 0 | 1 | 2 | 3 |  |  |
| Add Decimal | zero | $<$ zero | $>$ zero | overflow |  |  |
| Compare Decimal | equal | low | high | -- |  |  |
| Subtract Decimal | zero | $<$ zero | $>$ zero | overflow |  |  |
| Zero and Add | zero | $<$ zero | $>$ zero | overflow |  |  |

## Instruction Format

Decimal instructions use the following format:
SS Format


For this format, the content of the general register specified by $\mathrm{B}_{1}$ is added to the content of the $\mathrm{D}_{1}$ field to form an address. This address specifies the leftmost byte of the first operand field. The number of operand bytes to the right of this byte is specified by the $\mathrm{L}_{1}$
field of the instruction. Therefore, the length in bytes of the first operand field is 1-16, corresponding to a length code in $L_{1}$ of $0000-1111$. The second operand field is specified similarly by the $L_{2}, B_{2}$, and $D_{2}$ instruction fields.
A zero in the $\mathrm{B}_{1}$ or $\mathrm{B}_{2}$ field indicates the absence of the corresponding address component.

Results of operations are always placed in the first operand field. The result is never stored outside the field specified by the address and length. In the event the first operand is longer than the second, the second operand is extended with high-order zeros up to the length of the first operand. Such extension never modifies storage. The second operand field and the contents of all general registers remain unchanged.

Note: In the detailed descriptions of the individual instructions, the mnemonic and the symbolic operand designation for the ibm System/ 360 assembly language are shown with each instruction. For add decimal, for example, AP is the mnemonic and $\mathrm{D}_{1}\left(\mathrm{~L}_{1}, \mathrm{~B}_{1}\right), \mathrm{D}_{2}\left(\mathrm{~L}_{2}\right.$, $B_{2}$ ) the operand designation.

## Instructions

The decimal arithmetic instructions and their mnemonics and operation codes follow. All instructions use the ss format and assume packed operands and results. The only exceptions are pack, which has a zoned operand, and UNPACK, which has a zoned result. The table indicates when the condition code is set and the exceptions in operand designations, data, or results that cause a program interruption.

| NAME | MNEMONIC | TYPE | EXCEPTIONS | CODE |
| :---: | :---: | :---: | :---: | :---: |
| Add Decimal | AP | SS T,C | P,A, D,DF | FA |
| Subtract Decimal | SP | SS T, C | P,A, D,DF | FB |
| Zero and Add | ZAP | SS T, C | P,A, D,DF | F8 |
| Compare Decimal | CP | SS T,C | P,A, D | F9 |
| Multiply Decimal | MP | SS T | P,A,S,D | FC |
| Divide Decimal | DP | SS T | P,A,S,D,DK | FD |
| Pack | PACK | SS | P,A | F2 |
| Unpack | UNPK | SS | P,A | F3 |
| Move with Offset | MVO | SS | P,A | F1 |
| NOTES |  |  |  |  |
| A Addressing exception |  |  |  |  |
| C Conditio | Condition code is set |  |  |  |
| D Data ex | Data exception |  |  |  |
| DF Decima | Decimal-overflow exception |  |  |  |
| DK Decima | Decimal-divide exception |  |  |  |
| P Protecti | Protection exception |  |  |  |
| S Specific | Specification exception |  |  |  |
| T Decima | Decimal feature |  |  |  |

## Programming Note

The moving, editing, and logical comparing instructions may also be used in decimal calculations.

## Add Decimal

AP $\quad D_{1}\left(L_{1}, B_{1}\right), D_{2}\left(L_{2}, B_{2}\right)$
[SS]


The second operand is added to the first operand, and the sum is placed in the first operand location.

Addition is algebraic, taking into account sign and all digits of both operands. All signs and digits are checked for validity. If necessary, high-order zeros are supplied for either operand. When the first operand field is too short to contain all significant digits of the sum, a decimal overflow occurs, and a program interruption is taken provided that the corresponding mask bit is one.

Overflow has two possible causes. The first is the loss of a carry out of the high-order digit position of the result field. The second cause is an oversized result, which occurs when the second operand field is larger than the first operand field and significant result digits are lost. The field sizes alone are not an indication of overflow.

The first and second operand fields may overlap when their low-order bytes coincide; therefore, it is possible to add a number to itself.

The sign of the sum is determined by the rules of algebra. When the operation is completed without an overflow, a zero sum has a positive sign, but when high-order digits are lost because of an overflow, a zero sum may be either positive or negative, as determined by what the sign of the correct sum would have been.

```
Resulting Condition Code:
    0 Sum is zero
    1 Sum is less than zero
    2 Sum is greater than zero
    3 Overflow
Program Interruptions:
    Operation (if decimal feature is not installed)
    Protection (store or fetch violation)
    Addressing
    Data
    Decimal overflow
```


## Subtract Decimal

SP $\quad \mathbf{D}_{1}\left(\mathbf{L}_{1}, \boldsymbol{B}_{1}\right), \boldsymbol{D}_{2}\left(\boldsymbol{L}_{2}, \mathbf{B}_{2}\right)$


The second operand is subtracted from the first operand, and the difference is placed in the first operand location.

Subtraction is algebraic, taking into account sign and all digits of both operands. The subtract decimal is similar to adD DECIMAL, except that the sign of the second operand is changed from positive to negative or from negative to positive after the operand is obtained from storage and before the arithmetic.

The sign of the difference is determined by the rules of algebra. When the operation is completed without an overflow, a zero difference has a positive sign, but when high-order digits are lost because of an overflow, a zero difference may be either positive or negative, as determined by what the sign of the correct difference would have been.

## Resulting Condition Code:

0 Difference is zero
1 Difference is less than zero
2 Difference is greater than zero
3 Overflow
Program Interruptions:
Operation (if decimal feature is not installed)
Protection (store or fetch violation)
Addressing
Data
Decimal overflow

## Programming Note

The operands of subtract decimal may overlap when their low-order bytes coincide, even when their lengths are unequal. This property may be used to set to zero an entire field or the low-order part of a field.

\section*{Zero and Add <br> $\operatorname{ZAP} \quad D_{1}\left(L_{1}, B_{1}\right), D_{2}\left(L_{2}, B_{2}\right)$ <br> 

The second operand is placed in the first operand location.

The operation is equivalent to an addition to zero. A zero result is positive. When high-order digits are lost because of overflow, a zero result has the sign of the second operand.

Only the second operand is checked for valid sign and digit codes. Extra high-order zeros are supplied if needed. When the first operand field is too short to contain all significant digits of the second operand, a decimal overflow occurs and results in a program interruption, provided that the decimal overflow mask bit is one. The first and second operand fields may overlap when the rightmost byte of the first operand field is coincident with or to the right of the rightmost byte of the second operand.

## Resulting Condition Code:

0 Result is zero
1 Result is less than zero
2 Result is greater than zero
3 Overflow
Program Interruptions:
Operation (if decimal feature is not installed)
Protection (store or fetch violation)
Addressing
Data
Decimal overflow

## Compare Decimal

CP $\quad \mathbf{D}_{1}\left(\mathbf{L}_{1}, \mathbf{B}_{1}\right), \mathbf{D}_{2}\left(\mathbf{L}_{2}, \mathbf{B}_{2}\right)$


The first operand is compared with the second, and the condition code indicates the comparison result.
Comparison is right to left, taking into account the sign and all digits of both operands. All signs and digits are checked for validity, and any valid plus or minus sign is considered equal to any other valid plus or minus sign, respectively. If the fields are unequal in length, the shorter is extended with high-order zeros. A field with a zero value and positive sign is considered equal to a field with a zero value but negative sign. Neither operand is changed as a result of the operation. Overflow cannot occur in this operation.
The first and second fields may overlap when their low-order bytes coincide. It is possible, therefore, to compare a number to itself.
Resulting Condition Code:
0 Operands equal
1 First operand is low
2 First operand is high
3 --
Program Interruptions:
Operation (if decimal feature is not installed)
Protection (fetch violation)
Addressing
Data

## Programming Note

The compare decimal is unique in processing from right to left; taking signs, zeros, and invalid characters into account; and extending variable-length fields when they are unequal in length.

## Multiply Decimal

MP $\mathbf{D}_{1}\left(\mathbf{L}_{1}, \mathbf{B}_{1}\right), \mathbf{D}_{2}\left(\boldsymbol{L}_{2}, \mathbf{B}_{2}\right)$


The product of the multiplier (the second operand) and the multiplicand (the first operand) replaces the multiplicand.

The multiplier size is limited to 15 digits and sign and must be less than the multiplicand size. Length code $\mathrm{L}_{2}$, larger than seven, or larger than or equal to the length code $L_{1}$, is recognized as a specification exception. The operation is suppressed and a program interruption occurs.

Since the number of digits in the product is the sum of the number of digits in the operands, the multiplicand must have high-order zero digits for at least a field size that equals the multiplier field size; otherwise, a data exception is recognized, and a program interruption occurs. This definition of the multiplicand field insures that no product overflow can occur. The maximum product size is 31 digits. At least one highorder digit of the product field is zero.
All operands and results are treated as signed integers, right-aligned in their field. The sign of the product is determined by the rules of algebra from the multiplier and multiplicand signs, even if one or both operands are zero.
The multiplier and product fields may overlap when their low-order bytes coincide.
Condition Code: The code remains unchanged.
Program Interruptions:
Operation (if decimal feature is not installed)
Protection (store or fetch violation)
Addressing
Specification
Data

## Programming Note

When the multiplicand does not have the desired number of leading zeros, multiplication may be preceded by a zero and add into a larger field.

## Divide Decimal

DP $\quad D_{1}\left(L_{1}, B_{1}\right), D_{2}\left(L_{2}, B_{2}\right)$


The dividend (the first operand) is divided by the divisor (the second operand) and replaced by the quotient and remainder.

The quotient field is placed leftmost in the first operand field. The remainder field is placed rightmost in the first operand field and has a size equal to the divisor size. Together, the quotient and remainder occupy the entire dividend field; therefore, the address of the quotient field is the address of the first oper-
and. The size of the quotient field in eight-bit bytes is $L_{1}-L_{2}$, and the length code for this field is one less $\left(L_{1}-L_{2}-1\right)$. When the divisor length code is larger than seven ( 15 digits and sign) or larger than or equal to the dividend length code, a specification exception is recognized. The operation is suppressed, and a program interruption occurs.

The dividend, divisor, quotient, and remainder are all signed integers, right-aligned in their fields. The sign of the quotient is determined by the rules of algebra from dividend and divisor signs. The sign of the remainder has the same value as the dividend sign. These rules are true even when quotient or remainder is zero.

Overflow cannot occur. A quotient larger than the number of digits allowed is recognized as a decimaldivide exception. The operation is suppressed, and a program interruption occurs. Divisor and dividend remain unchanged in their storage locations.

The divisor and dividend fields may overlap only if their low-order bytes coincide.

Condition Code: The code remains unchanged.
Program Interruptions:
Operation (if decimal feature is not installed)
Protection (store or fetch violation)
Addressing
Specification
Data
Decimal divide

## Programming Note

The maximum dividend size is 31 digits and sign. Since the smallest remainder size is one digit and sign, the maximum quotient size is 29 digits and sign.

The condition for a divide exception can be determined by a trial subtraction. The leftmost digit of the divisor field is aligned with the leftmost-less-one digit of the dividend field. When the divisor, so aligned, is less than or equal to the dividend, a divide exception is indicated.

A decimal-divide exception occurs if the dividend does not have at least one leading zero.

## Pack

PACK $\quad D_{1}\left(L_{1}, B_{1}\right), D_{2}\left(L_{2}, B_{2}\right)$
[SS]


The format of the second operand is changed from zoned to packed, and the result is placed in the first operand location.

The second operand is assumed to have the zoned format. All zones are ignored, except the zone over the low-order digit, which is assumed to represent a sign. The sign is placed in the right four bits of the loworder byte, and the digits are placed adjacent to the sign and to each other in the remainder of the result field. The sign and digits are moved unchanged to the first operand field and are not checked for valid codes.

The fields are processed right to left. If necessary, the second operand is extended with high-order zeros. If the first operand field is too short to contain all significant digits of the second operand field, the remaining high-order digits are ignored. Overlapping fields may occur and are processed by storing one result byte immediately after the necessary operand bytes are fetched. Except for the rightmost byte of the result field, which is stored immediately upon fetching the first operand byte, two operand bytes are needed for each result byte.

Condition Code: The code remains unchanged.
Program Interruptions:
Protection (store or fetch violation) Addressing

## Programming Notes

The PACK instruction may be used to switch the two digits in one byte by specifying a zero in the $\mathrm{L}_{1}$ and $L_{2}$ fields and the same address for both operands.

To remove the zones of all bytes of a field, including the low-order byte, both operands must be extended with a dummy byte in the low-order position, which subsequently is ignored in the result field.

## Unpack

UNPK $\quad D_{t}\left(L_{1}, B_{1}\right), D_{2}\left(L_{2}, B_{2}\right)$


The format of the second operand is changed from packed to zoned, and the result is placed in the first operand location.

The digits and sign of the packed operand are placed unchanged in the first operand location, using the zoned format. Zones with coding 1111 in EBCDIC | and coding 0101 in usascir-8 are supplied for all bytes, except the low-order byte, which receives the sign of the packed operand. The operand sign and digits are not checked for valid codes.

The fields are processed right to left. The second operand is extended with high-order zero digits before unpacking, if necessary. If the first operand field is too short to contain all significant digits of the second
operand, the remaining high-order digits are ignored. The first and second operand fields may overlap and are processed by storing the first result byte immediately after the rightmost operand byte is fetched; for the remaining operand bytes, two result bytes are stored immediately after one byte is fetched.

Condition Code: The code remains unchanged.
Program Interruptions:

```
Addressing
Protection (store or fetch`violation)
```


## Programming Note

A field that is to be unpacked can be destroyed by improper overlapping. If it is desired to save storage space for unpacking by overlapping the operand fields, the low-order position of the first operand must be to the right of the low-order position of the second operand by the number of bytes in the second operand minus two. If only one or two bytes are to be unpacked, the low-order positions of the two operands may coincide.

## Move with Offset

MVO $D_{1}\left(L_{1}, B_{1}\right), D_{2}\left(L_{2}, B_{2}\right)$


The second operand is placed to the left of and adjacent to the low-order four bits of the first operand.

The low-order four bits of the first operand are attached as low-order bits to the second operand, the second operand bits are offset by four bit positions, and the result is placed in the first operand location. The first and second operand bytes are not checked for valid codes.

The fields are processed right to left. If necessary, the second operand is extended with high-order zeros. If the first operand field is too short to contain all bytes of the second operand, the remaining information is ignored. Overlapping fields may occur and are processed by storing a result byte as soon as the necessary operand bytes are fetched.

Condition Code: The code remains unchanged.
Program Interruptions:
Protection (store or fetch violation)
Addressing

## Programming Note

The instruction set for decimal arithmetic includes no shift instructions since the equivalent of a shift can be obtained by programming. Programs for right or left shift and for an even or odd shift amount may be written with move with offset and the logical move instructions.

## Decimal Arithmetic Exceptions

Exceptional operation codes, operand designations, data, or results cause a program interruption. When the interruption occurs, the current psw is stored as an old rsw, and a new psw is obtained. The interruption code in the old psw identifies the cause of the interruption. The following exceptions cause a program interruption in decimal arithmetic.

Operation: The decimal feature is not installed and the instruction is add decimal, subtract decimal, zero and add, Compare decimal, multiply decimal, or divide decimal. The instruction is suppressed. Therefore, the condition code and data in storage and registers remain unchanged.

Protection: The key of an operand in storage does not match the protection key in the psw.

The operation is terminated for either a store or a fetch violation by a decimal instruction; the result data and condition code are unpredictable.

Addressing: An address designates an operand location outside the available storage for the installation.

The operation is terminated. The result data and the condition code are unpredictable and should not be used for further computation.

These address exceptions do not apply to the components from which an address is generated - the contents of the $\mathrm{D}_{1}$ and $\mathrm{D}_{2}$ fields and the contents of the registers specified by $\mathrm{B}_{1}$ and $\mathrm{B}_{2}$.

Specifications: A multiplier or a divisor size exceeds 15 digits and sign or exceeds the multiplicand or dividend size. The instruction is suppressed; therefore, the condition code and data in storage and registers remain unchanged.

Data: A sign or digit code of an operand in ADD decimal, subtract dectmal, zero and add, compare decimal, multiply decimal, or divide dectmal is incorrect, a multiplicand has insufficient high-order zeros, or the operand fields in these operations overlap incorrectly. The operation is terminated. The result data and the condition code are unpredictable and should not be used for further computation.

Decimal Overflow: The result of add decimal, subtract decimal, or zero and add overflows. The program interruption occurs only when the decimal-overflow mask bit is one. The operation is completed by placing the truncated low-order result in the result field and setting the condition code to 3 . The sign and low-order digits contained in the result field are the same as they would have been for an infinitely long result field.

Decimal Divide: The quotient exceeds the specified data field, including division by zero. Division is suppressed. Therefore, the dividend and divisor remain unchanged in storage.

## Floating-Point Arithmetic

The floating-point instruction set is used to perform calculations on operands with a wide range of magnitude and yielding results scaled to preserve precision.
A floating-point number consists of a signed exponent and a signed fraction. The quantity expressed by this number is the product of the fraction and the number 16 raised to the power of the exponent. The exponent is expressed in excess 64 binary notation; the fraction is expressed as a hexadecimal number having a radix point to the left of the high-order digit.
To avoid unnecessary storing and loading operations for results and operands, four floating-point registers are provided. The floating-point instruction set provides for loading, adding, subtracting, comparing, multiplying, dividing, and storing, as well as the sign control of short or long operands. Short operands generally provide faster processing and require less storage than long operands. On the other hand, long operands provide greater preciseness in computation. Operations may be either register to register or storage to register. All floating-point instructions and registers are part of the floating-point feature.
Maximum precision is preserved in addition, subtraction, multiplication, and division by producing normalized results. For addition and subtraction, instructions are also provided that generate unnormalized results. Normalized and unnormalized operands may be used in any floating-point operation.
The condition code is set as a result of all sign control, add, subtract, and compare operations.

## Data Format

Floating-point data occupy a fixed-length format, which may be either a fullword short format or a double-word long format. Both formats may be used in main storage and in the floating-point registers. The floating-point registers are numbered $0,2,4$, and 6 .

Short Floating-Point Number

| $S$ | Characteristic | Fraction |
| :---: | :---: | :---: |
| 01 | 78 | 24 |

## Long Floating-Point Number



The first bit in either format is the sign bit ( S ). The subsequent seven bit positions are occupied by the characteristic. The fraction field may have either six or 14 hexadecimal digits.

The entire set of floating-point instructions is available for both short and long operands. When shortprecision is specified, all operands and results are 32 bit floating-point words, and the rightmost 32 bits of the floating-point registers do not participate in the operations and remain unchanged. An exception is the product in multiply, which is a 64 -bit word and occupies a full register. When long-precision is specified, all operands and results are 64 -bit floating-point words.

Although final results in short-precision have six fraction digits, intermediate results in ADD NORMALIZED, subtract normalized, add unnormalized, subtract unnormalized, and compare may extend to seven fraction digits. The low-order digit of a seven-digit fraction is called the guard digit and serves to increase the precision of the final result. Intermediate results in long-precision do not exceed 14 fraction digits.

## Number Representation

The fraction of a floating-point number is expressed in hexadecimal digits. The radix point of the fraction is assumed to be immediately to the left of the highorder fraction digit. To provide the proper magnitude for the floating-point number, the fraction is considered to be multiplied by a power of 16 . The characteristic portion, bits 1-7 of both floating-point formats, indicates this power. The bits within the characteristic field can represent numbers from 0 through 127. To accommodate large and small magnitudes, the characteristic is formed by adding 64 to the actual exponent. The range of the exponent is thus -64 through +63 . This technique produces a characteristic in excess 64 notation.

Both positive and negative quantities have a true fraction, the difference in sign being indicated by the sign bit. The number is positive or negative accordingly as the sign bit is zero or one.

The range covered by the magnitude ( M ) of a normalized floating-point number is
in short precision $16^{-65} \leq M \leq\left(1-16^{-6}\right) \cdot 16^{63}$, and in long precision $16^{-65} \leq \mathrm{M} \leq\left(1-16^{-14}\right) \cdot 16^{63}$, or approximately $5.4 \cdot 10^{-79} \leq \mathrm{M} \leq 7.2 \cdot 10^{75}$
in either precision.

A number with zero characteristic, zero fraction, and plus sign is called a true zero. A true zero may arise as the result of an arithmetic operation because of the particular magnitude of the operands. A result is forced to be true zero when an exponent underflow occurs or when a result fraction is zero and no program interruption due to significance exception is taken. When the program interruption is taken, the true zero is not forced, and the characteristic of the result remains unchanged. Whenever a result has a zero fraction, the exponent overflow and underflow exceptions do not cause a program interruption. When a divisor has a zero fraction, division is omitted, a floating-point divide exception exists, and a program interruption occurs. Otherwise, zero fractions and zero characteristics participate as normal numbers in all arithmetic operations.
The sign of a sum, difference, product, or quotient with zero fraction is positive. The sign of a zero fraction resulting from other operations is established by the rules of algebra from the operand signs.

## Normalization

A quantity can be represented with the greatest precision by a floating-point number of given fraction length when that number is normalized. A normalized floating-point number has a nonzero high-order hexadecimal fraction digit. If one or more high-order fraction digits are zero, the number is said to be unnormalized. The process of normalization consists of shifting the fraction left until the high-order hexadecimal digit is nonzero and reducing the characteristic by the number of hexadecimal digits shifted. A zero fraction can not be normalized, and its associated characteristic therefore remains unchanged when normalization is called for.
Normalization usually takes place when the intermediate arithmetic result is changed to the final result. This function is called postnormalization. In performing multiplication and division, the operands are normalized prior to the arithmetic process. This function is called prenormalization.

Floating-point operations may be performed with or without normalization. Most operations are performed in only one of these two ways. Addition and subtraction may be specified either way.

When an operation is performed without normalization, high-order zeros in the result fraction are not eliminated. The result may or may not be normalized, depending upon the original operands.
In both normalized and unnormalized operations, the initial operands need not be in normalized form. Also, intermediate fraction results are shifted right
when an overflow occurs, and the intermediate fraction result is truncated to the final result length after the shifting, if any.

## Programming Note

Since normalization applies to hexadecimal digits, the three high-order bits of a normalized number may be zero.

## Condition Code

The results of floating-point sign-control, add, subtract, and compare operations are used to set the condition code. Multiplication, division, loading, and storing leave the code unchanged. The condition code can be used for decision-making by subsequent branch-on-condition instructions.

The condition code can be set to reflect two types of results for floating-point arithmetic. For most operations, the states 0,1 , or 2 indicate the content of the result register is zero, less than zero, or greater than zero. A zero result is indicated whenever the result fraction is zero, including a forced zero. State 3 is used when the exponent of the result overflows.

For comparison, the states 0,1 , or 2 indicate that the first operand is equal, low, or high.

|  | 0 | 1 | 2 | 3 |
| :---: | :---: | :---: | :---: | :---: |
| Add Normalized s/L | zero | < zero | $>$ zero | overflow |
| Add Unnormalized s/L | zero | < zero | $>$ zero | overflow |
| Compare s/L | equal | low | high | -- |
| Load and Test s/L | zero | < zero | > zero | -- |
| Load Complement s/L | zero | < zero | $>$ zero | -- |
| Load Negative s/L | zero | < zero | -- | -- |
| Load Positive s/L | zero | -- | $>$ zero | -- |
| Subtract ${ }_{\text {Normalized }} \mathrm{s} / \mathrm{L}$ |  |  |  |  |
| Normalized s/L | zero | < zero | > zero | overflow |
| Subtract |  |  |  |  |
| Unnormalized s/L | zero | < zero | $>$ zero | overflow |

## Instruction Format

Floating-point instructions use the following two formats:

## RR Format



## RX Format

| Op Code | $\mathrm{R}_{1}$ | $\mathrm{x}_{2}$ | $\mathrm{B}_{2}$ | $\mathrm{D}_{2}$ |
| :---: | :---: | :---: | :---: | :---: |

In these formats, $R_{1}$ designates the address of a float-ing-point register. The contents of this register will be
called the first operand. The second operand location is defined differently for two formats.
In the rr format, the $\mathrm{R}_{2}$ field specifies the address of a floating-point register containing the second operand. The same register may be specified for the first and second operand.
In the $\mathbf{R x}$ format, the contents of the general register specified by $\mathrm{X}_{2}$ and $\mathrm{B}_{2}$ are added to the content of the $\mathrm{D}_{2}$ field to form an address designating the location of the second operand.
A zero in an $X_{2}$ or $\mathrm{B}_{2}$ field indicates the absence of the corresponding address component.
The register address specified by the $\mathrm{R}_{1}$ and $\mathrm{R}_{2}$ fields should be $0,2,4$ or 6 . Otherwise, a specification exeception is recognized, and a program interruption is caused.
The storage address of the second operand should designate word boundaries for short operands and double-word boundaries for long operands. Otherwise, a specification exception is recognized, and a program interruption is caused.
Results replace the first operand, except for the storing operations, where the second operand is replaced.
Except for the storing of the final result, the contents of all floating-point or general registers and storage locations participating in the addressing or execution part of an operation remain unchanged.
The floating-point instructions are the only instructions using the floating-point registers.

Note: In the detailed descriptions of the individual instructions, the mnemonic and the symbolic operand designation for the IBM System/ 360 assembly language are shown with each instruction. For a register-toregister operation using LOAD (short), for example, LER is the mnemonic and $R_{1}, R_{2}$ the operand designation.

## Instructions

The floating-point arithmetic instructions and their mnemonics, formats, and operation codes follow. All operations can be specified in short and long precision and are part of the floating-point feature. The following table indicates when normalization occurs, when the condition code is set, and the exceptions in operand designations, data, or results that cause a program interruption.

| NAME | MNEMONIC | TYPE | EXGEPTIONS | CODE |
| :--- | :--- | :--- | :---: | :---: |
| Load (Long) | LDR | RR F | S | 28 |
| Load (Long) | LD | RX F | P,A,S | 68 |
| Load (Short) | LER | RR F | S | 38 |
| Load (Short) | LE | RX F | P,A,S | 78 |
| Load and Test |  |  |  |  |
| $\quad$ (Long) | LTDR | RR F,C | S | 22 |


| name | MNEMONIC | TYPE | EXCEPTIONS | CODE |
| :---: | :---: | :---: | :---: | :---: |
| Load and Test (Short) | LTER | RR F,C | S | 32 |
| Load Complement (Long) | LCDR | RR F,C | S | 23 |
| Load Complement (Short) | LCER | RR F,C | S | 33 |
| Load Positive (Long) | LPDR | RR F,C | S | 20 |
| Load Positive (Short) | LPER | RR F,C | S | 30 |
| Load Negative (Long) | ) LNDR | RR F,C | S | 21 |
| Load Negative (Short) | ) LNER | RR F,C | S | 31 |
| Add Normalized (Long) | ADR | RR F,C | S,U,E,LS | 2A |
| Add Normalized (Long) | AD | RX F,C | P,A,S,U,E,LS | 6A |
| Add Normalized (Short) | AER | RR F,C | S,U,E,LS | 3A |
| Add Normalized (Short) | AE | RX F,C | P,A,S,U,E,LS | 7A |
| Add Unnormalized (Long) | AWR | RR F,C | S, E,LS | 2E |
| Add Unnormalized (Long) | AW | RX F,C | P,A,S, E,LS | 6E |
| Add Unnormalized (Short) | AUR | RR F,C | S, E,LS | 3E |
| Add Unnormalized (Short) | AU | RX F,C | P,A,S, E,LS | 7E |
| Subtract Normalized (Long) | SDR | RR F,C | S,U,E,LS | 2B |
| Subtract Normalized (Long) | SD | RX F,C | P,A,S,U,E,LS | 6B |
| Subtract Normalized (Short) | SER | RR F,C | S,U,E,LS | 3B |
| Subtract Normalized (Short) | SE | RX F,C | P,A,S,U,E,LS | 7B |
| Subtract Unnormalized (Long) | SWR | RR F,C | S, E,LS | 2 F |
| Subtract Unnormalized (Long) | SW | RX F,C | P,A,S, E,LS | 6 F |
| Subtract Unnormalized (Short) | SUR | RR F,C | S, E,LS | 3F |
| Subtract Unnormalized (Short) | SU | RX F,C | P,A,S, E,LS | 7F |
| Compare (Long) | CDR | RR F,C | S | 29 |
| Compare (Long) | CD | RX F, C | P,A,S | 69 |
| Compare (Short) | CER | RR F,C | S | 39 |
| Compare (Short) | CE | RX F, C | P,A,S | 79 |
| Halve (Long) | HDR | RR F | S | 24 |
| Halve (Short) | HER | RR F | S | 34 |
| Multiply (Long) | MDR | RR F | S,U,E | 2 C |
| Multiply (Long) | MD | RX F | P,A,S,U,E | 6C |
| Multiply (Short) | MER | RR F | S,U,E | 3 C |
| Multiply (Short) | ME | RX F | P,A,S,U,E | 7 C |
| Divide (Long) | DDR | RR F | S,U,E,FK | 2D |
| Divide (Long) | DD | RX F | P,A,S,U,E,FK | 6D |
| Divide (Short) | DER | RR F | S,U,E,FK | 3D |
| Divide (Short) | DE | RX F | P,A,S,U,E,FK | 7D |
| Store (Long) | STD | RX F | P,A,S | 60 |
| Store (Short) | STE | RX F | P,A,S | 70 |

NOTES

| A | Addressing exception |
| :--- | :--- |
| $\mathbf{C}$ | Condition code is set |
| $\mathbf{E}$ | Exponent-overflow exception |
| $\mathbf{F}$ | Floating-point feature |
| FK | Floating-point divide exception |
| LS | Significance exception |
| $\mathbf{P}$ | Protection exception |
| $\mathbf{S}$ | Specification exception |
| U | Exponent-underflow exception |

Lead


LDR $\quad R_{1}, R_{2} \quad$ [RR, Long Operands]


LD $R_{1}, D_{2}\left(X_{2}, B_{2}\right) \quad$ [RX, Long Operands]


The second operand is placed in the first operand location.

The second operand is not changed. In short-precision the low-order half of the result register remains unchanged. Exponent overflow, exponent underflow, or lost significance cannot occur.

Condition Code: The code remains unchanged.
Program Interrupticns:
Operation (if floating-point feature is not installed)
Protection (fetch violation by LE and LD only)
Addressing (Le, LD only)
Specification

## Load and Test

LTER $\quad \mathbf{R}_{1}, \mathbf{R}_{2}$
[RR, Short Operands]


The second operand is placed in the first operand location, and its sign and magnitude determine the condition code.
The second operand is not changed. In short-precision the low-order half of the result register remains unchanged and is not tested.

## Resulting Condition Code:

0 Result fraction is zero
1 Result is less than zero
2 Result is greater than zero
3 --

## Program Interruptions:

Operation (if floating-point feature is not installed)
Specification

## Programming Note

When the same register is specified as first and second operand location, the operation is equivalent to a test without data movement.

## Load Complement

```
LCER \(\mathbf{R}_{1}, \mathrm{R}_{2}\)
[RR, Short Operands]
```

| 33 | $R_{1}$ | $R_{2}$ |
| :--- | :--- | :--- | :--- |

```
LCDR R R, R2 [RR, Long Operands]
```

| 23 | $R_{1}$ | $R_{2}$ |
| :--- | :--- | :--- |

The second operand is placed in the first operand location with the sign changed to the opposite value.

The sign bit of the second operand is inverted, while characteristic and fraction are not changed. In shortprecision the low-order half of the result register remains unchanged and is not tested.
Resulting Condition Code:
0 Result fraction is zero
1 Result is less than zero
2 Result is greater than zero
3 --
Program Interruptions:
Operation (if floating-point feature is not installed)
Specification

## Load Positive



The second operand is placed in the first operand location with the sign made plus.

The sign bit of the second operand is made zero, while characteristic and fraction are not changed. In short-precision, the low-order half of the result register remains unchanged and is not tested.

## Resulting Condition Code:

0 Result fraction is zero
1 --
2 Result is greater than zero
3 --
Program Interruptions:
Operation (if floating-point feature is not installed)
Specification

## Load Negative



The second operand is placed in the first operand location with the sign made minus.

The sign bit of the second operand is made one, even if the fraction is zero. Characteristic and fraction are not changed. In short-precision, the low-order half of the result register remains unchanged and is not tested.

Resulting Condition Code:
0 Result fraction is zero
1 Result is less than zero
2 --
3 --
Program Interruptions:
Operation (if floating-point feature is not installed)
Specification
Add Normalized
AER $R_{1}, R_{2} \quad$ [RR, Short Operands]


AE $R_{1}, D_{2}\left(X_{2}, B_{2}\right) \quad$ [RX, Short Operands]


ADR $\quad R_{1}, R_{2} \quad$ [RR, Long Operands]

$A D \quad R_{1}, D_{2}\left(X_{2}, B_{2}\right) \quad[R X$, Long Operands]


The second operand is added to the first operand, and the normalized sum is placed in the first operand location.

In short-precision the low-order halves of the float-ing-point registers are ignored and remain unchanged.

Addition of two floating-point numbers consists of a characteristic comparison and a fraction addition. The characteristics of the two operands are compared, and the fraction with the smaller characteristic is rightshifted; its characteristic is increased by one for each hexadecimal digit of shift, until the two characteristics agree. The fractions are then added algebraically to form an intermediate sum. If an overflow carry occurs, the intermediate sum is right-shifted one digit, and the characteristic is increased by one. If this increase causes a characteristic overflow, an exponent-overflow exception is signaled, and a program interruption occurs.

The short intermediate sum consists of seven hexadecimal digits and possible carry. The low-order digit is a guard digit retained from the fraction which is shifted right. Only one guard digit participates in the fraction addition. The guard digit is zero if no shift occurs. The long intermediate sum consists of 14 hexadecimal digits and a possible carry. No guard digit is retained.

After the addition, the intermediate sum is leftshifted as necessary to form a normalized fraction; vacated low-order digit positions are filled with zeros and the characteristic is reduced by the amount of shift.

If normalization causes the characteristic to underflow, characteristic and fraction are made zero, an exponent-underflow exception exists, and a program interruption occurs if the corresponding mask bit is one. If no left shift takes place the intermediate sum is truncated to the proper fraction length.

When the intermediate sum is zero and the significance mask bit is one, a significance exception exists, and a program interruption takes place. No normalization occurs; the intermediate sum characteristic remains unchanged. When the intermediate sum is zero and the significance mask bit is zero, the program
interruption for the significance exception does not occur; rather, the characteristic is made zero, yielding a true zero result. Exponent underflow does not occur for a zero fraction.

The sign of the sum is derived by the rules of algebra. The sign of a sum with zero result fraction is always positive.

## Resulting Condition Code:

0 Result fraction is zero
1 Result is less than zero
2 Result is greater than zero
3 Result exponent overflows
Program Interruptions:
Operation (if floating-point feature is not installed)
Protection (fetch violation by aE and AD only)
Addressing (aE and AD only)
Specification
Significance
Exponent overflow
Exponent underflow

## Programming Note

Interchanging the two operands in a floating-point addition does not affect the value of the sum.

## Add Unnormalized



The second operand is added to the first operand, and the unnormalized sum is placed in the first operand location.

In short-precision, the low-order halves of the float-ing-point registers are ignored and remain unchanged.

After the addition the intermediate sum is truncated to the proper fraction length.

When the resulting fraction is zero and the significance mask bit is one, a significance exception exists and a program interruption takes place. When the resulting fraction is zero and the significance mask bit is zero, the program interruption for the significance exception does not occur; rather, the characteristic is made zero, yielding a true zero result.

Leading zeros in the result are not eliminated by normalization, and an exponent underflow cannot occur.

The sign of the sum is derived by the rules of algebra. The sign of a sum with zero result fraction is always positive.

## Resulting Condition Code:

0 Result fraction is zero
1 Result is less than zero
2 Result is greater than zero
3 Result exponent overflows

## Program Interruptions:

Operation (if floating-point feature is nott installed)
Protection (fetch violation by au and aw only)
Addressing (AU and Aw only)
Specification
Significance
Exponent overflow

## Subtract Normalized



The second operand is subtracted from the first operand, and the normalized difference is placed in the first operand location.

In short-precision, the low-order halves of the float-ing-point registers are ignored and remain unchanged.

The subtract normalized is similar to add normalIZED, except that the sign of the second operand is inverted before addition.

The sign of the difference is derived by the rules of algebra. The sign of a difference with zero result fraction is always positive.

Resulting Condition Code:
0 Result fraction is zero
1 Result is less than zero
2 Result is greater than zero
3 Result exponent overflows
Program Interruptions:
Operation (if floating-point feature is not installed)
Protection (fetch violation by SE and sD only)
Addressing (SD and SE only)
Specification
Significance
Exponent overflow
Exponent underflow

## Subtract Unnormalized



The second operand is subtracted from the first operand, and the unnormalized difference is placed in the first operand location.
In short-precision, the low-order halves of the float-ing-point register are ignored and remain unchanged.
The subtract unnormalzed is similar to add unnormalized, except for the inversion of the sign of the second operand before addition.

The sign of the difference is derived by the rules of algebra. The sign of a difference with zero result fraction is always positive.

## Resulting Condition Code:

0 Result fraction is zero
1 Result is less than zero
2 Result is greater than zero
3 Result exponent overflows
Program Interruptions:
Operation (if floating-point feature is not installed)
Protection (fetch violation by su and sw only)
Addressing (sw and su only)
Specification
Significance
Exponent overflow

Compare
CER $R_{1}, R_{2} \quad$ [RR, Short Operands]


CE $\quad R_{1}, D_{2}\left(X_{2}, B_{2}\right) \quad$ [RX, Short Operands]

| 79 | $\mathrm{R}_{1}$ | $\mathrm{X}_{2}$ | $\mathrm{~B}_{2}$ | $\mathrm{D}_{2}$ |
| :--- | :--- | :--- | :--- | :--- |



The first operand is compared with the second operand, and the condition code indicates the result.

In short-precision, the low-order halves of the float-ing-point registers are ignored.

Comparison is algebraic, taking into account the sign, fraction, and exponent of each number. An exponent inequality is not decisive for magnitude determination since the fractions may have different numbers of leading zeros. An equality is established by following the rules for normalized floating-point subtraction. When the intermediate sum, including a possible
guard digit, is zero, the operands are equal. Neither operand is changed as a result of the operation.
Exponent overflow, exponent underflow, or lost significance cannot occur.
Resulting Condition Code:
0 Operands are equal
1 First operand is low
2 First operand is high
3 --

## Program Interruptions:

Operation (if floating-point feature is not installed)
Protection (fetch violation by CE and CD only)
Addressing (CD and CE only)
Specification

## Programming Note

Numbers with zero fraction compare equal even when they differ in sign or characteristic.

## Halve



HDR $\quad R_{1}, R_{2}$
[RR, Long Operands]

| 24 | $R_{1}$ | $R_{2}$ |  |
| :--- | :--- | :--- | :--- |
| 0 | 78 | 1112 | 15 |

The second operand is divided by two, and the quotient is placed in the first operand location.
In short-precision, the low-order half of the result register remains unchanged.
The operation shifts the fraction right one bit; the sign and characteristic are not changed. No normalization or test for zero fraction takes place.
Condition Code: The code remains unchanged.
Program Interruptions:
Operation (if floating-point feature is not installed)
Specification

## Programming Note

The halve operation differs from a divide operation with the number two as divisor in the absence of prenormalization and postnormalization and in the absence of a zero-fraction test.

Multiply
MER $R_{1}, R_{2} \quad$ [RR, Short Operands]

| $3 C$ | $R_{1}$ | $R_{2}$ |  |
| :--- | :--- | :--- | :--- |
|  |  | 78 | 1112 |

ME $R_{1}, D_{2}\left(X_{2}, B_{2}\right) \quad$ [RX, Short Operands]

| $7 C$ | $R_{1}$ | $X_{2}$ | $B_{2}$ | $D_{2}$ |
| :--- | :--- | :--- | :--- | :--- | :--- |

MDR $R_{1}, R_{2} \quad$ [RR, Long Operands]

| 2 C | $\mathrm{R}_{1}$ | $R_{2}$ |
| :--- | :--- | :--- |
|  | 78 | 1112 |

MD $R_{1}, D_{2}\left(X_{2}, B_{2}\right) \quad$ [ $R X$, Long Operands]

| $6 C$ | $R_{1}$ | $X_{2}$ | $B_{2}$ | $D_{2}$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  |  |

The normalized product of multiplier (the second operand) and multiplicand (the first operand) replaces the multiplicand.

The multiplication of two floating-point nurnbers consists of a characteristic addition and a fraction multiplication. The sum of the characteristics less 64 is used as the characteristic of an intermediate product. The sign of the product is determined by the rules of algebra.

The product fraction is normalized by prenormalizing the operands and postnormalizing the intermediate product, if necessary. The intermediate product characteristic is reduced by the number of left-shifts. For long operands, the intermediate product fraction is truncated before the left-shifting, if any. For short operands (six-digit fractions), the product fraction has the full 14 digits of the long format, and the two loworder fraction digits are accordingly always zero.

Exponent overflow occurs if the final product characteristic exceeds 127. The operation is terminated, and a program interruption occurs. The overflow exception does not occur for an intermediate product characteristic exceeding 127 when the final characteristic is brought within range because of normalization.

Exponent underflow occurs if the final product characteristic is less than zero. The characteristic and fraction are made zero, and a program interruption occurs if the corresponding mask bit is one. Underflow is not signaled when an operand's characteristic becomes less than zero during prenormalization, and the correct characteristic and fraction value are used in the multiplication.

When all 14 result fraction digits are zero, the product sign and characteristic are made zero, yielding a true zero result without exponent underflow and ex-
ponent overflow causing a program interruption. The program interruption for lost significance is never taken for multiplication.
Condition Code: The code remains unchanged.
Program Interruptions:
Operation (if floating-point feature is not installed)
Protection (fetch violation by ME and mD only)
Addressing ( MD and ME only)
Specification
Exponent overflow
Exponent underflow

## Programming Note

Interchanging the two operands in a floating-point multiplication does not affect the value of the product.
Because of the truncation of intermediate results to 14 hexadecimal fraction digits and the introduction of a low-order zero in a subsequent left shift, if any, the low-order digit in the result of a long-precision multiplication of normalized operands is not necessarily significant. The truncation error affects only the low-order fraction digit, and the effect of the truncation is predictable.

## Divide



The dividend (the first operand) is divided by the divisor (the second operand) and replaced by the quotient. No remainder is preserved.

In short-precision, the low-order halves of the float-ing-point register are ignored and remain unchanged.
A floating-point division consists of a characteristic subtraction and a fraction division. The difference between the dividend and divisor characteristics plus 64 is used as an intermediate quotient characteristic. The sign of the quotient is determined by the rules of algebra.
The quotient fraction is normalized by prenormalizing the operands. Postnormalizing the intermediate quotient is never necessary, but a right-shift may be called for. The intermediate-quotient characteristic is adjusted for the shifts. All dividend fraction digits participate in forming the quotient, even if the normalized dividend fraction is larger than the normalized divisor fraction. The quotient fraction is truncated to the desired number of digits.
A program interruption for exponent overflow occurs when the final-quotient characteristic exceeds 127. The operation is terminated.
A program interruption for exponent underflow occurs if the final-quotient characteristic is less than zero. The characteristic, sign, and fraction are made zero, and the interruption occurs if the corresponding mask bit is one. Underflow is not signaled for the intermediate quotient or for the operand characteristics during prenormalization.
When division by a divisor with zero fraction is attempted, the operation is suppressed. The dividend remains unchanged, and a program interruption for floating-point divide occurs. When the dividend fraction is zero, the quotient fraction will be zero. The quotient sign and characteristic are made zero, yielding a true zero result without taking the program interruption for exponent underflow and exponent overflow. The program interruption for significance is never taken for division.
Condition Code: The code remains unchanged.
Program Interruptions:
Operation (if floating-point feature is not installed)
Protection (fetch violation by DE and DD only)
Addressing (DD and DE only)
Specification
Exponent overflow
Exponent underflow
Floating-point divide

## Store

STE $\quad R_{1}, D_{2}\left(X_{2}, B_{2}\right)$
[RX, Short Operands]

| 70 | $\mathrm{R}_{1}$ | $\mathrm{X}_{2}$ | $\mathrm{~B}_{2}$ | $\mathrm{D}_{2}$ |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 78 | 1112 | 1516 | 1920 |

STD $R_{1}, D_{2}\left(X_{2}, B_{2}\right) \quad$ [RX, Long Operands]

| 60 | $R_{1}$ | $X_{2}$ | $B_{2}$ | $D_{2}$ |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 78 | 1112 | 1516 | 1920 |  |

The first operand is stored at the second operand location.

In short-precision, the low-order half of the first operand register is ignored. The first operand remains unchanged.

Condition Code: The code remains unchanged.
Program Interruptions:
Operation (if floating-point feature is not installed)
Addressing
Protection (store violation)
Specification

## Floating-Point Arithmetic Exceptions

Exceptional operation codes, operand designations, data, or results cause a program interruption. When the interruption occurs, the current PSW is stored as an old Psw, and a new PSW is obtained. The interruption code in the old PSW identifies the cause of the interruption. The following exceptions cause a program interruption in floating-point arithmetic.

Operation: The floating-point feature is not installed, and an attempt is made to execute a floating-point instruction. The instruction is suppressed. The condition code and data in registers and storage remain unchanged.

Protection: The key of an operand in storage does not match the protection key in the PSW. The operation is suppressed on a store violation. Therefore, the condition code and data in registers remain unchanged. On a fetch violation, the operation is terminated; result data and the condition code are unpredictable.

Addressing: An address designates an operand location outside the available storage for the installed system. In most cases, the operation is terminated. The result data and the condition code, if affected, are unpredictable and should not be used for further computation. The exception is store (sTE and std), which is suppressed.

Specification: A short operand is not located on a 32 -bit boundary or a long operand is not located on a 64-bit boundary; or, a floating-point register address other than $0,2,4$, or 6 is specified. The instruction is suppressed. Therefore, the condition code and data in registers and storage remain unchanged. The address restrictions do not apply to the components from which an address is generated - the content of the $\mathrm{D}_{2}$ field and the contents of the registers specified by $\mathrm{X}_{2}$ and $\mathrm{B}_{2}$.

Exponent Overflow: The result exponent of an addition, subtraction, multiplication, or division overflows, and the result fraction is not zero. The operation is terminated; the result data are unpredictable and should not be used for further computation. The condition code is set to 3 for addition and subtraction and remains unchanged for multiplication and division.

Exponent Underflow: The result of an addition, subtraction, multiplication, or division underflows, and the result fraction is not zero. A program interruption occurs if the exponent-underflow mask bit (psw bit 38) is one. The operation is completed by replacing the result with a true zero. The condition code is set to 0 for addition and subtraction and remains unchanged for multiplication and division. The state of the mask bit does not affect the result.

Significance: The result fraction of an addition or subtraction is zero. A program interruption occurs if the significance mask bit (psw bit 39) is one. The mask bit affects also the result of the operation. When the significance mask bit is a zero, the operation is completed by replacing the result with a true zero. When the significance mask bit is one, the operation is completed without further change to the characteristic of the result. In either case, the condition code is set to 0 .

Floating-Point Divide: Division by a number with zero fraction is attempted. The division is suppressed; therefore, the condition code and data in registers and storage remain unchanged.

## Logical Operations

A set of instructions is provided for the logical manipulation of data. Generally, the operands are treated as eight-bit bytes. In a few cases the left or right four bits of a byte are treated separately or operands are shifted a bit at a time. The operands are either in storage or in general registers. Some operands are introduced from the instruction stream.
Processing of data in storage proceeds left to right through fields which may start at any byte position. In the general registers, the processing, as a rule, involves the entire register contents.
Except for the editing instructions, data are not treated as numbers. Editing provides a transformation from packed decimal digits to alphanumeric characters.

The set of logical operations includes moving, comparing, bit connecting, bit testing, translating, editing, and shift operations. All logical operations other than editing are part of the standard instruction set. Editing instructions are part of the decimal feature.
The condition code is set as a result of all logical comparing, connecting, testing, and editing operations.

## Data Format

Data reside in general registers or in storage or are introduced from the instruction stream. The data size may be a single or double word, a single character, or variable in length. When two operands participate they have equal length, except in the editing instructions.

## Fixed-Length Logical Information

$\square_{0}$ Logical Data

Data in general registers normally occupy all 32 bits. Bits are treated uniformly, and no distinction is made between sign and numeric bits. In a few operations, only the low-order eight bits of a register participate, leaving the remaining 24 bits unchanged. In some shift operations, 64 bits of an even/odd pair of registers participate.

The load address introduces a 24 -bit address into a general register. The high-order eight bits of the register are made zero.

In storage-to-register operations, the storage data occupy either a word of 32 bits or a byte of eight bits. The word must be located on word boundaries, that is, its address must have the two low-order bits zero.

## Variable-Length Logical Information



In storage-to-storage operations, data have a variable field-length format, starting at any byte address and continuing for up to a total of 256 bytes. Processing is left to right.

Operations introducing data from the instruction stream into storage, as immediate data, are restricted to an eight-bit byte. Only one byte is introduced from the instruction stream, and only one byte in storage participates.

Use of general register 1 is implied in translate and test and edit and mark. A 24 -bit address may be placed in this register during these operations. The translate and test also implies general register 2. The low-order eight bits of register 2 may be replaced by a function byte during a translate-and-test operation.

Editing requires a packed decimal field and generates zoned decimal digits. The digits, signs, and zones are recognized and generated as for decimal arithmetic. Otherwise, no internal data structure is required, and all bit configurations are considered valid.

The translating operations use a list of arbitrary values. A list provides a relation between an argument (the quantity used to reference the list) and the function (the content of the location related to the argument). The purpose of the translation may be to convert data from one code to another code or to perform a control function.

A list is specified by an initial address - the address designating the leftmost byte location of the list. The byte from the operand to be translated is the argument. The actual address used to address the list is obtained by adding the argument to the low-order po-
sitions of the initial address. As a consequence, the list contains 256 eight-bit function bytes. In cases where it is known that not all eight-bit argument values will occur, it may be possible to reduce the size of the list.
In a storage-to-storage operation, the operand fields may be defined in such a way that they overlap. The effect of this overlap depends upon the operation. When the operands remain unchanged, as in compare or translate and test, overlapping does not affect the execution of the operation. In the case of move, edit, and translate, one operand is replaced by new data, and the execution of the operation may be affected by the amount of overlap and the manner in which data are fetched or stored. For purposes of evaluating the effect of overlapped operands, consider that data are handled one eight-bit byte at a time. All overlapping fields are considered valid but, in editing, overlapping fields give unpredictable results.

## Condition Code

The results of most logical operations are used to set the condition code in the psw. The load address, insert characters, store character, translate, and the moving and shift operations leave this code unchanged. The condition code can be used for decisionmaking by subsequent branch-on-condition instruc.tions.
The condition code can be set to reflect five types of results for logical operations: For compare logicar. the states 0,1 , or 2 indicate that the first operand is equal, low, or high.

For the logical-connectives, the states 0 or 1 indicate a zero or nonzero result field.

For test under mask, the states 0,1 , or 3 indicate that the selected bits are all-zero, mixed zero and one, or all-one.

For translate and test, the states 0,1 , or 2 indicate an all-zero function byte, a nonzero function byte with the operand incompletely tested, or a last function byte nonzero.

For editing the states 0,1 , or 2 indicate a zero, less than zero, or greater than zero content of the last result field.

| condition code setting for logical. operations |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 2 | 3 |
| And | zero | not zero | -- | -- |
| Compare Logical | equal | low | high | -- |
| Edit | zero | $<$ zero | $>$ zero | - |
| Edit and Mark | zero | $<$ zero | $>$ zero | -- |
| Exclusive Or | zero | not zero | -- | -- |
| Or | zero | not zero | -- | -- |
| Test Under Mask | zero | mixed | -- | one |
| Translate and Test | zero | incomplete complete | -- |  |

## Instruction Format

Logical instructions use the following five formats:

## RR Format

| Op Code | $\mathrm{R}_{1}$ | $\mathrm{R}_{2}$ |
| :---: | :---: | :---: |
| 0 |  | 15 |

## RX Format

| Op Code | $\mathrm{R}_{1}$ | $\mathrm{X}_{2}$ | $\mathrm{~B}_{2}$ | $\mathrm{D}_{2}$ |  |
| :--- | :--- | :---: | :---: | :---: | :---: |
|  | 78 | 1112 | 1516 | 1920 |  |

## RS Format

| Op Code | $R_{1}$ | $R_{3}$ | ${ }^{\prime}{ }_{2}$ | $D_{2}$ |
| :--- | :---: | :---: | :---: | :---: |
|  | 78 | 1112 | 1516 | 1920 |

## SI Format

| Op Code | $\mathrm{I}_{2}$ | $\mathrm{~B}_{1}$ | $\mathrm{D}_{1}$ |
| :---: | :---: | :---: | :---: |
| 0 | 1516 | 1920 |  |

## SS Format



In the $\mathrm{RR}, \mathrm{RX}$, and Rs formats, the content of the register specified by $R_{1}$ is called the first operand.

In the si and ss formats, the content of the general register specified by $B_{1}$ is added to the content of the $\mathrm{D}_{1}$ field to form an address. This address designates the leftmost byte of the first operand field. The number of bytes to the right of this first byte is specified by the $L$ field in the ss format. In the ss format the operand size is one byte.
In the reformat, the $\mathrm{R}_{2}$ field specifies the register containing the second operand. The same register may be specified for the first and second operand.

In the ex format, the contents of the general registers specified by the $\mathrm{X}_{2}$ and $\mathrm{B}_{2}$ fields are added to the content of the $\mathrm{D}_{2}$ field to form the address of the second operand.

In the rs format, used for shift operations, the content of the general register specified by the $\mathrm{B}_{2}$ field is added to the content of the $\mathrm{D}_{2}$ field. This sum is not used as an address but specifies the number of bits of the shift. The $\mathrm{R}_{3}$ field is ignored in the shift operations.

In the si format, the second operand is the eight-bit immediate data field, $\mathrm{I}_{2}$, of the instruction.

In the ss format, the content of the general register specified by $\mathrm{B}_{2}$ is added to the content of the $\mathrm{D}_{2}$ field to form the address of the second operand. The second operand field has the same length as the first operand field.

A zero in any of the $X_{2}, B_{1}$, or $B_{2}$ fields indicates the absence of the corresponding address or shiftamount component. An instruction can specify the same general register both for address modification and for operand location. Address modification is always completed prior to operation execution.

Results replace the first operand, except in store character, where the result replaces the second operand. A variable-length result is never stored outside the field specified by the address and length.

The contents of all general registers and storage locations participating in the addressing or execution of an operation generally remain unchanged. Exceptions are the result locations, general register 1 in edit and mark, and general registers 1 and 2 in translate and TEST.

Note: In the detailed descriptions of the individual instructions, the mnemonic and the symbolic operand designation for the ibm System/360 assembly language are shown with each instruction: For move numerics, for example, mvN is the mnemonic and $\mathrm{D}_{1}\left(\mathrm{~L}, \mathrm{~B}_{1}\right)$, $D_{2}\left(B_{2}\right)$ the operand designation.

## Instructions

The logical instructions, their mnemonics, formats, and operation codes follow. The table also indicates when the condition code is set and the exceptions in operand designations, data, or results that cause a program interruption.

| NAME | MNEMONIC |  | TYPE | EXCEPTIONS | CODE |
| :--- | :--- | :--- | :--- | :--- | :---: |
| Move | MVI | SI |  | P,A | 92 |
| Move | MVC | SS |  | P,A | D2 |
| Move Numerics | MVN | SS |  | P,A | D1 |
| Move Zones | MVZ | SS |  | P,A | D3 |
| Compare Logical | CLR | RR | C |  | 15 |
| Compare Logical | CL | RX | C | P,A,S | 55 |
| Compare Logical | CLI | SI | C | P,A | 95 |
| Compare Logical | CLC | SS | C | P,A | D5 |
| AND | NR | RR | C |  | 14 |
| AND | N | RX | C | P,A,S | 54 |
| AND | NI | SI | C | P,A | 94 |
| AND | NC | SS | C | P,A | D4 |
| OR | OR | RR | C |  | 16 |
| OR | O | RX | C | P,A,S | 56 |
| OR | OI | SI | C | P,A | 96 |
| OR | OC | SS | C | P,A | D6 |
| Exclusive OR | XR | RR | C |  | 17 |
| Exclusive OR | X | RX | C | P,A,S | 57 |
| Exclusive OR | XI | SI | C | P,A | 97 |


| name | mNEMONIC |  | TYPE | exceptions | CODE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Exclusive OR | XC | SS | C | P,A | D7 |
| Test Under Mask | TM | SI | C | P,A | 91 |
| Insert Character | IC | RX |  | P,A | 43 |
| Store Character | STC | RX |  | P,A | 42 |
| Load Address | LA | RX |  |  | 41 |
| Translate | TR | SS |  | P,A | DC |
| Translate and Test | TRT | SS | C | P,A | DD |
| Edit | ED | SS | T,C | P,A, D | DE |
| Edit and Mark | EDMK | SS | T, C | P,A, D | DF |
| Shift Left Single Logical | SLL | RS |  |  | 89 |
| Shift Right Single Logical | SRL | RS |  |  | 88 |
| Shift Left Double Logical | SLDL | RS |  | S | 8D |
| Shift Right Double Logical | SRDL | RS |  | S | 8 C |


| Notes |  |
| :---: | :--- |
| A | Addressing exception |
| C | Condition code is set |
| D | Data exception |
| P | Protection exception |
| S | Specification exception |
| T | Decimal feature |

## Programming Note

The fixed-point loading and storing instructions also may be used for logical operations.

## Move

$$
\text { MVI } \quad D_{1}\left(B_{1}\right), I_{2} \quad\left[S_{1}\right]
$$



$$
\text { MVC } D_{1}\left(L, B_{1}\right), D_{2}\left(B_{2}\right)
$$



The second operand is placed in the first operand location.

The ss format is used for a storage-to-storage move. The si format introduces one 8 -bit byte from the instruction stream.

In storage-to-storage movement the fields may overlap in any desired way. Movement is left to right through each field a byte at a time.

The bytes to be moved are not changed or inspected.

Condition Code: The code remains unchanged.
Program Interruptions:
Protection (store violation for mvi; store or fetch violation for mve)
Addressing

## Programming Note

It is possible to propagate one character through an entire field by having the first operand field start one character to the right of the second operand field.

## Move Numerics

MVN $D_{1}\left(L, B_{1}\right), D_{2}\left(B_{2}\right)$
[SS]


The low-order four bits of each byte in the second operand field, the numerics, are placed in the low-order bit positions of the corresponding bytes in the first operand fields.
The instruction is storage to storage. Movement is left to right through each field one byte at a time, and the fields may overlap in any desired way.

The numerics are not changed or checked for validity. The high-order four bits of each byte, the zones, remain unchanged in both operand fields.

Condition Code: The code remains unchanged.
Program Interruptions:
Protection (store or fetch violation) Addressing

## Move Zones

$$
\begin{equation*}
M V Z \quad D_{1}\left(L, B_{1}\right), D_{2}\left(B_{2}\right) \tag{SS}
\end{equation*}
$$



The high-order four bits of each byte in the second operand field, the zones, are placed in the high-order four bit positions of the corresponding bytes in the first operand field.

The instruction is storage to storage. Movement is left to right through each field one byte at a time, and the fields may overlap in any desired way.

The zones are not changed or checked for validity. The low-order four bits of each byte, the numerics, remain unchanged in both operand fields.

Condition Code: The code remains unchanged.
Program Interruptions:
Protection (store or fetch violation)
Addressing

## Compare Logical



CLI $D_{1}\left(B_{1}\right), I_{2}$
[ ${ }^{5}$ ]


CLC $\mathbf{D}_{1}\left(\mathbf{L}, \mathrm{~B}_{1}\right), \mathrm{D}_{2}\left(\mathbf{B}_{2}\right)$
[SS]


The first operand is compared with the second operand, and the result is indicated in the condition code.
The instructions allow comparisons that are register to register, storage to register, instruction to storage, and storage to storage.
Comparison is binary, and all codes are valid. The operation proceeds left to right and ends as soon as an inequality is found or the end of the fields is reached. However, when part of an operand in CLC is specified in an unavailable location, the operation may be terminated by the addressing exception, even though an inequality could have been found in a comparison of the available operand parts.
Resulting Condition Code:
0 Operands are equal
1 First operand is low
2 First operand is high
3 --
Program Interruptions:
Protection (fetch violation for cl, clr, and clc only)
Addressing (cL, cLi, clc only)
Specification (CL only)

## Programming Note

The compare logical is unique in treating all bits alike as part of an unsigned binary quantity. In vari-able-length operation, comparison is left to right and may extend to field lengths of 256 bytes. The operation may be used to compare unsigned packed decimal fields or alphameric information in any code that has a collating sequence based on ascending or descending binary values. For example, EBCDIC has a collating sequence based on ascending binary values.

## AND



NI $\quad D_{1}\left(B_{1}\right), I_{2} \quad[S I]$

$N C \quad D_{1}\left(L, B_{1}\right), D_{2}\left(B_{2}\right) \quad[S S]$


The logical product (aND) of the bits of the first and second operand is placed in the first operand location.

Operands are treated as unstructured logical quantities, and the connective and is applied bit by bit. A bit position in the result is set to one if the corresponding bit positions in both operands contain a one; otherwise, the result bit is set to zero. All operands and results are valid.

## Resulting Condition Code:

0 Result is zero
1 Result not zero
2 --
3 --

## Program Interruptions:

Protection (fetch violation only for N ; store violation only for Ni ; store or fetch violation for nc)
Addressing ( $\mathrm{N}, \mathrm{NL}, \mathrm{NC}$ only)
Specification ( N only)

## Programming Note

The and may be used to set a bit to zero.

## OR

$\begin{array}{llll}\mathrm{OR} & \mathrm{R}_{1}, \mathrm{R}_{2} \quad[\mathrm{RR}]\end{array}$


O $\quad \mathbf{R}_{1}, \mathbf{D}_{2}\left(\mathbf{X}_{2}, \mathbf{B}_{2}\right) \quad[R X]$


| 96 | $\mathrm{I}_{2}$ | $\mathrm{~B}_{1}$ | $\mathrm{D}_{1}$ |
| :--- | :--- | :--- | :--- | :--- |

$$
\text { OC } \quad D_{1}\left(L, B_{1}\right), D_{2}\left(B_{2}\right) \quad[S S]
$$

| D6 |  | $L$ |  | $\mathrm{B}_{1}$ |  | $3 \mathrm{D}_{1}$ |  | $B_{2}$ |  | $3\}$ | $\mathrm{D}_{2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 78 |  | 1516 | 1920 |  | 3132 |  |  | 35 | 36 | 47 |

The logical sum (or) of the bits of the first and second operand is placed in the first operand location.

Operands are treated as unstructured logical quantities, and the connective inclusive or is applied bit by bit. A bit position in the result is set to one if the corresponding bit position in one or both operands contains a one; otherwise, the result bit is set to zero. All operands and results are valid.
Resulting Condition Code:
0 Result is zero
1 Result not zero
2 --
3 --

## Program Interruptions:

Protection (fetch violation only for o; store violation only for oi; store or fetch violation for oc)
Addressing (o, or, oc only)
Specification (o only)

## Programming Note

The or may be used to set a bit to one.

## Exclusive OR

$\begin{array}{llll}X R & R_{1}, R_{2} & {[R R]}\end{array}$


$$
\begin{array}{lll}
\mathbf{X} & \mathbf{R}_{1}, \mathbf{D}_{2}\left(\mathbf{X}_{2}, \mathbf{B}_{2}\right)
\end{array} \quad[\mathbf{R X}]
$$

| 57 | $\mathrm{R}_{1}$ | $\mathrm{X}_{2}$ | $\mathrm{~B}_{2}$ | $\mathrm{D}_{2}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  |  |  |  |

$\begin{array}{lll}\text { XI } & D_{1}\left(B_{1}\right), I_{2} \quad[S I]\end{array}$

xc $D_{1}\left(\mathbf{L}, B_{1}\right), D_{2}\left(B_{2}\right)$
[SS]


The modulo-two sum (exclusive or) of the bits of the first and second operand is placed in the first operand location.

Operands are treated as unstructured logical quantities, and the connective exclusive or is applied bit by bit. A bit position in the result is set to one if the corresponding bit positions in the two operands are unlike; otherwise, the result bit is set to zero.
The instruction differs from and and or only in the connective applied.

## Resulting Condition Code:

0 Result is zero
1 Result not zero
2 --
3 -.
Program Interruptions:
Protection (fetch violation only for x ; store violation only for xI ; store or fetch violation for xc ) Addressing ( $\mathrm{x}, \mathrm{xI}, \mathrm{xc}$ only)
Specification ( x only)

## Programming Notes

The exclusive or may be used to invert a bit, an operation particularly useful in testing and setting programmed binary bit switches.
Any field exclusive or'ed with itself becomes all zeros.
The sequence A exclusive or'ed B, B exclusive or'ed $\mathrm{A}, \mathrm{A}$ exclusive or'ed B results in the exchange of the contents of A and B without the use of an auxiliary buffer area.

## Test Under Mask

TM $\quad D_{1}\left(B_{1}\right), I_{2}$

| 91 | $\mathrm{I}_{2}$ | $\mathrm{~B}_{1}$ | $\mathrm{D}_{1}$ |
| :--- | :--- | :--- | :--- |
| 0 | 78 | 1516 | 1920 |

The state of the first operand bits selected by a mask is used to set the condition code.
The byte of immediate data, $\mathrm{I}_{2}$, is used as an eightbit mask. The bits of the mask are made to correspond one for one with the bits of the character in storage specified by the first operand address.

A mask bit of one indicates that the storage bit is to be tested. When the mask bit is zero, the storage bit is ignored. When all storage bits thus selected are zero, the condition code is made 0 . The code is also made 0 when the mask is all-zero. When the selected bits are all-one, the code is made 3; otherwise, the code is made 1 . The character in storage is not changed.

## Resulting Condition Code:

0 Selected bits all-zero; mask is all-zero
1 Selected bits mixed zero and one
2 --
3 Selected bits all-one
Program Interruptions:
Protection (fetch violation)
Addressing
Insert Character
IC $\boldsymbol{R}_{1}, \mathrm{D}_{2}\left(\mathrm{X}_{2}, \mathrm{~B}_{2}\right) \quad[\mathrm{RX}]$

| 43 | $R_{1}$ | $X_{2}$ | $B_{2}$ | $D_{2}$ |
| :--- | :---: | :---: | :---: | :---: |
| 0 | 78 | 1112 | 1516 | 1920 |

The eight-bit character at the second operand address is inserted into bit positions $24-31$ of the register specified as the first operand location. The remaining bits of the register remain unchanged.

The instruction is storage to general register. The byte to be inserted is not changed or inspected.

Condition Code: The code remains unchanged.
Program Interruptions:
Protection (fetch violation)
Addressing

## Store Character

$\operatorname{STC} \quad R_{1}, \mathrm{D}_{2}\left(\mathrm{X}_{2}, \mathrm{~B}_{2}\right) \quad[\mathrm{RX}]$

| 42 | $\mathrm{R}_{1}$ | $\mathrm{X}_{2}$ | $\mathrm{~B}_{2}$ | $\mathrm{D}_{2}$ |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 78 | 1112 | 1516 | 1920 | 31 |

Bit positions $24-31$ of the register designated as the first operand are placed at the second operand address.

The instruction is general register to storage. The byte to be stored is not changed or inspected.

Condition Code: The code remains unchanged.
Program Interruptions:
Protection (store violation)
Addressing

## Load Address

$L A \quad R_{1}, D_{2}\left(X_{2}, B_{2}\right) \quad[R X]$

| 41 | $R_{1}$ | $X_{2}$ | $B_{2}$ | $D_{2}$ |
| :--- | :--- | :--- | :--- | :--- |
| 0 | ${ }^{78}$ | 1112 | 1516 | 1920 |

The address of the second operand is inserted in the low-order 24 bits of the general register specified by $\mathrm{R}_{1}$. The remaining bits of the general register are made zero. No storage references for operands take place.

The address specified by the $X_{2}, B_{2}$, and $D_{2}$ fields is inserted in bits 8-31 of the general register specified by $R_{1}$. Bits $0-7$ are set to zero. The address is not inspected for availability, protection, or resolution.

The address computation follows the rules for address arithmetic. Any carries beyond the 24th bit are ignored.

Condition Code: The code remains unchanged.
Program Interruptions: None.

## Programming Note

The same general register may be specified by the $\mathrm{R}_{1}$, $X_{2}$, and $B_{2}$ instruction field, except that general register 0 can be specified only by the $\mathrm{R}_{1}$ field. In this manner, it is possible to increment the low-order 24 bits of a general register, other than 0 , by the contents of the $\mathrm{D}_{2}$ field of the instruction. The register to be incremented should be specified by $\mathrm{R}_{1}$ and by either $\mathrm{X}_{2}$ (with $\mathrm{B}_{2}$ set to zero) or $\mathrm{B}_{2}$ (with $\mathrm{X}_{2}$ set to zero).

## Translate

$\operatorname{TR} \quad D_{1}\left(L, B_{1}\right), D_{2}\left(B_{2}\right)$


The eight-bit bytes of the first operand are used as arguments to reference the list designated by the second operand address. Each eight-bit function byte selected from the list replaces the corresponding argument in the first operand.
The bytes of the first operand are selected one by one for translation, proceeding left to right. Each argument byte is added to the entire initial address, the second operand address, in the low-order bit positions. The sum is used as the address of the function byte, which then replaces the original argument byte.
All data are valid. The operation proceeds until the first operand field is exhausted. The list is not altered unless an overlap occurs.

Condition Code: The code remains unchanged.
Program Interruptions:
Protection ( store or fetch violation)
Addressing

## Translate and Test

TRT $\quad D_{1}\left(L, B_{1}\right), D_{2}\left(B_{2}\right) \quad[S S]$


The eight-bit bytes of the first operand are used as arguments to reference the list designated by the second operand address. Each eight-bit function byte thus selected from the list is used to determine the continuation of the operation. When the, function byte is a zero, the operation proceeds by fetching and translating the next argument byte. When the function byte is nonzero, the operation is completed by inserting the related argument address in general register 1 , and by inserting the function byte in general register 2.
The bytes of the first operand are selected one by one for translation, proceeding from left to right. The first operand remains unchanged in storage. Fetching of the function byte from the list is performed as in translate. The function byte retrieved from the list is inspected for the all-zero combination.

When the function byte is zero, the operation proceeds with the next operand byte. When the first operand field is exhausted before a nonzero function byte is encountered, the operation is completed by setting the condition code to 0 . The contents of general registers 1 and 2 remain unchanged.

When the function byte is nonzero, the related argument address is inserted in the low-order 24 bits of general register 1. This address points to the argument last translated. The high-order eight bits of register 1 remain unchanged. The function byte is inserted in the low-order eight bits of general register 2. Bits 0-23 of register 2 remain unchanged. The condition code is set to 1 when the one or more argument bytes have not been translated. The condition code is set to 2 if the last function byte is nonzero.

## Resulting Condition Code:

0 All function bytes are zero
1 Nonzero function byte before the first operand field is exhausted
2 Last function byte is nonzero
3 --
Program Interruptions:
Protection (fetch violation)
Addressing

## Programming Note

The translate and test is useful for scanning an input stream and locating delimiters. The stream can thus be rapidly broken into statements or data fields for further processing.

## - Edit

ED $D_{1}\left(L, B_{1}\right), D_{2}\left(B_{2}\right)$


The format of the source (the second operand) is changed from packed to zoned and is modified under control of the pattern (the first operand). The edited result replaces the pattern.

Editing includes sign and punctuation control and the suppressing and protecting of leading zeros. It also facilitates programmed blanking for all-zero fields. Several fields may be edited in one operation, and numeric information may be combined with text.

The length field applies to the pattern (the first operand). The pattern has the zoned format and may contain any character. The source (the second operand) has the packed format and must contain valid decimal-digit and sign codes. The leftmost four bits of a source byte must contain only the codes $0000-$ 1001; the codes 1010-1111 are recognized as a data exception and cause a program interruption. The rightmost four bits are recognized as either a sign or a decimal digit.

Both operands are processed left to right one byte at a time. Overlapping pattern and source fields give unpredictable results.

During the editing process, each character of the pattern is affected in one of three ways:

1. It is left unchanged.
2. It is replaced by a source digit expanded to zoned format.
3. It is replaced by the first character in the pattern, called the fill character.

Which of the three actions takes place is determined by one or more of the following: the type of the pattern character, the state of the significance indicator, and whether the source digit examined is zero.

Pattern Characters: There are four types of pattern characters: digit selector, significance starter, field separator, and message character. Their coding is as follows:

| NAME | CODE |
| :--- | :---: |
| Digit selector | 00100000 |
| Significance starter | 00100001 |
| Field separator | 00100010 |
| Message character | Any other |

The detection of either a digit selector or a significance starter in the pattern causes an examination to be made of the significance indicator and of a source digit. As a result, either the expanded source digit or the fill character, as appropriate, is selected to replace the pattern character. Additionally, encountering a digit selector or a significance starter may cause the significance indicator to be changed.

The field separator identifies individual fields in a multiple-field editing operation. It is always replaced in the result by the fill character, and the significance indicator is always off after the field separator is encountered.

Message characters in the pattern are either replaced by the fill character or remain unchanged in the result, depending on the state of the significance indicator. They may thus be used for padding, punctuation, or text in the significant portion of a field or for the insertion of sign-dependent symbols.

Fill Character: The fill character is obtained from the pattern as part of the editing operation: The first character of the pattern is used as the fill character. The choice of the fill character is not dependent on the code of the first pattern character and on the editing function, if any, initiated upon recognition of the code. If this character is a digit selector or significance starter, the indicated editing action is taken after the code has been assigned to the fill character.

Source Digits: Each time a digit selector or significance starter is encountered in the pattern, a new source digit is examined for placement in the pattern field. The source digit either is zoned and replaces the pattern character or is disregarded. When a sign code is detected in the four high-order bit positions, the operation is terminated.

The source digits are selected one byte at a time, and a source byte is fetched for inspection only once during an editing operation. Each source digit is examined only once for a zero value. The leftmost four bits of each byte are examined first, and the rightmost four bits, when they represent a decimal-digit code, remain available for the next pattern character that calls for a digit examination. At the time the highorder digit of a source byte is examined, the low-order four bits are checked for the existence of a sign code. When a sign code is encountered in the four rightmost bit positions, these bits are not treated as a decimaldigit code, and a new source byte is fetched from storage for the next pattern character that calls for a source-digit examination.

When the source digit is stored in the result, its code is expanded from the packed to the zoned format by attching a zone. When psw bit 12 is zero, the preferred ebcicic zone code 1111 is generated. When psw bit 12 is one, the preferred USASCII-8 zone code 0101 is generated.
Significance Indicator: The significance indicator, by its on or off state, indicates the significance or nonsignificance, respectively, of subsequent source digits or message characters. Significant source digits replace their corresponding digit selectors or significance starters in the result. Significant message characters remain unchanged in the result.
The significance indicator, by its on or off state, indicates also the negative or positive value, respectively, of the source and is used as one factor in the setting of the condition code.
The indicator is set to the off state, if not already so set, at the start of the editing operation, after a field separator is encountered, or after a source byte is examined that has a plus code in the four low-order bit positions. Any of the codes $1010,1100,1110$, and 1111 is considered a plus code.
The indicator is set to the on state, if not already so set, when a significance starter is encountered whose source digit is a valid decimal digit, or when a digit selector is encountered whose source digit is a nonzero decimal digit, and if in both instances the source byte does not have a plus code in the four loworder bit positions.
In all other situations, the indicator is not changed. A minus sign code has no effect on the significance indicator.
Result Characters: The field resulting from an editing operation replaces and is equal in length to the pattern. It is composed from pattern characters, fill characters, and zoned source digits.
If the pattern character is a message character and the significance indicator is on, the message character
remains unchanged in the result. If the pattern character is a field separator or if the significance indicator is off when a message character is encountered in the pattern, the fill character replaces the pattern character in the result.

If a digit selector or significance starter is encountered in the pattern with the significance indicator off and the source digit zero, the source digit is considered nonsignificant, and the fill character replaces the pattern character. If a digit selector or significance starter is encountered with either the significance indicator on or with a nonzero decimal source digit, the source digit is considered significant, is zoned, and replaces the pattern character in the result.

Result Condition: All digits examined are tested for the code 0000 . The sign of the last field edited and whether all source digits in the field contain zeros are recorded in the condition code at the completion of the editing operation.

The condition code is made 0 when all source digits examined in the last field are zeros. When the pattern has no digit selectors or significance starters, the source is not examined, and the condition code is made 0 . Similarly, the condition code is made 0 when the last character in the pattern is a field separator or when no digit selector or significance starter is encountered beyond the last field separator.

When the last field edited is nonzero and the significance indicator is on, the condition code is made 1 to indicate a result field less than zero.

When the last field edited is nonzero and the significance indicator is off, the condition code is made 2 to indicate a result fleld greater than zero.

For multiple-field editing operations the condition code reflects the sign and value only of the field following the last field separator.

Summary: The following table summarizes the functions of the editing operation. The leftmost four columns list all the significant combinations of the four conditions that can be encountered in the execution of an editing operation. The rightmost two columns list the action taken for each case - the type of character placed in the result field and the new setting of the significance indicator. See Appendix A for an instruc-tion-use example of Edit.

## Resulting Condition Code:

0 Source inspected for last field is zero
1 Source inspected for last field is less than zero
2 Source inspected for last field is greater than zero
3 --
Program Interruptions:
Operation (if decimal feature is not installed)
Protection (store or fetch violation)
Addressing
Data

## Programming Notes

As a rule the source is shorter than the pattern because for each source digit a zone and numeric are inserted in the result.

The total number of digit selectors and significance starters in the pattern must equal the number of source digits to be edited.

If the fill character is a blank, if no significance started appears in the pattern, and if the source is all zeros, the editing operation blanks the result field.

|  |  | CONDITIONS |  |
| :--- | :--- | :--- | :--- |

## - Edit and Mark

EDMK $D_{1}\left(L, B_{1}\right), D_{2}\left(B_{2}\right)$


The format of the source (the second operand) is changed from packed to zoned and is modified under control of the pattern (the first operand). The address of each first significant result character is recorded in general register 1 . The edited result replaces the pattern.

The instruction edir and mark is identical to edit except for the additional function of inserting the address of the result character in bit positions $8-31$ of general register 1 whenever the result character is a zoned source digit and the significance indicator was off before the examination. The use of general register 1 is implied. The contents of bit positions $0-7$ of the register are not changed.

Refer to Appendix A for an instruction-use example. Resulting Condition Code:
0 Source inspected for last field is zero
1 Source inspected for last field is less than zero
2 Source inspected for last field is greater than zero
3 --
Program Interruptions:
Operation (if decimal feature is not installed)
Protection (store or fetch violation)
Addressing
Data

## Programming Notes

The instruction edit and mark facilitates the programming of floating currency-symbol insertion. The character address inserted in general register 1 is one more than the address where a floating currency-sign would be inserted. The branch on count, with zero in the $R_{2}$ field, may be used to reduce the inserted address by one.

The character address is not stored when significance is forced. To ensure that general register 1 contains a valid address when significance is forced, it is necessary to place into the register beforehand the address of the pattern character that immediately follows the significance starter.

When a single instruction is used to edit several fields, the address of the first significant result character of each field is inserted into bit positions $8-31$ of general register 1 . Only the address of the first significant character of the last field is available after the instruction is completed.

Shift Left Single
SLL $R_{1}, D_{2}\left(B_{2}\right)$
[RS]

| 89 |  | $\mathrm{R}_{1}$ | V1 | $7 /$ |  | 2 |  | $\mathrm{D}_{2}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 78 |  | 1112 | 15 |  |  | 192 |  | 31 |

The first operand is shifted left the number of bits specified by the second operand address.

The second operand address is not used to address data; its low-order six bits indicate the number of bit positions to be shifted. The remainder of the address is ignored.

All 32 bits of the general register specified by $\mathbf{R}_{1}$ participate in the shift. High-order bits are shifted out without inspection and are lost. Zeros are supplied to the vacated low-order register positions.

Condition Code: The code remains unchanged.
Program Interruptions: None.

## Shift Right Single

SRL $\quad R_{1}, D_{2}\left(B_{2}\right)$

| 88 | $\mathrm{R}_{1}$ | $\mathrm{~B}_{2}$ | $\mathrm{D}_{2}$ |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| 0 | 78 | 1112 | 1516 | 1920 | 31 |

The first operand is shifted right the number of bits specified by the second operand address.

The second operand address is not used to address data; its low-order six bits indicate the number of bit positions to be shifted. The remainder of the address is ignored.

All 32 bits of the general register specified by $\mathbf{R}_{1}$ participate in the shift. Low-order bits are shifted out without inspection and are lost. Zeros are supplied to the vacated high-order register positions.

Condition Code: The code remains unchanged.
Program Interruptions: None.

## Shift Left Double

SLDL $\quad R_{1}, D_{2}\left(B_{2}\right) \quad[R S]$


The double-length first operand is shifted left the number of bits specified by the second operand address.

The $R_{1}$ field of the instruction specifies an even/odd pair of registers and must contain an even register address. An odd value for $R_{1}$ is a specification exception and causes a program interruption. The second operand address is not used to address data; its low-
order six bits indicate the number of bit positions to be shifted. The remainder of the address is ignored.

All 64 bits of the even/odd register pair specified by $\mathrm{R}_{1}$ participate in the shift. High-order bits are shifted out of the even-numbered register without inspection and are lost. Zeros are supplied to the vacated positions of the registers.
Condition Code: The code remains unchanged.
Program Interruptions:
Specification

## Shift Right Double



The double-length first operand is shifted right the number of bits specified by the second operand address.
The $R_{1}$ field of the instruction specifies an even/odd pair of registers and must contain an even register address. An odd value for $R_{1}$ is a specification exception and causes a program interruption. The second operand address is not used to address data; its low-order six bits indicate the number of bit positions to be shifted. The remainder of the address is ignored.

All 64 bits of the even/odd register pair specified by $\mathrm{R}_{1}$ participate in the shift. Low-order bits are shifted out of the odd-numbered register without inspection and are lost. Zeros are supplied to the vacated positions of the registers.

Condition Code: The code remains unchanged.
Program Interruptions:
Specification

## Programming Note

The logical shifts differ from the arithmetic shifts in that the high-order bit participates in the shift and is not propagated, the condition code is not changed, and no overflow occurs.

## Logical Operation Exceptions

Exceptional operation codes, operand designations, data, or results cause a program interruption. When
the interruption occurs, the current psw is stored as an old PSW and a new psw is obtained. The interruption code in the old psw identifies the cause of the interruption. The following exceptions cause a program interruption in logical operations.

Operation: The decimal feature is not installed, and the instruction is edit or edit and mark. The instruction is suppressed. Therefore, the condition code and data in registers and storage remain unchanged.

Protection: The key of an operand in storage does not match the protection key in the psw. The operation is suppressed on a store violation. Therefore, the condition code and data in registers and storage remain unchanged. The only exceptions are the variablelength, storage-to-storage operations (those containing a length specification), which are terminated. The operation is terminated on any fetch violation. For terminated operations, the result data and condition code, if affected, are unpredictable and should not be used for further computation.

Addressing: An address designates an operand location outside the available storage for the installation: In most cases, the operation is terminated. The result data and the condition code, if affected, are unpredictable and should not be used for further computation. The exceptions are the immediate operations and (ni), EXClusive or (xi), or (or), move (mvi), and store character, which are suppressed.

Specification: A fullword operand in a storage-toregister operation is not located on a 32 -bit boundary or an odd register address is specified for a pair of general registers containing a 64 -bit operand. The operation is suppressed. Therefore, the condition code and data in registers and storage remain unchanged.

Data: A digit code of the second operand in Edit or edit and mark is invalid. The operation is terminated. The result data and the condition code are unpredictable and should not be used for further computation.

Operand addresses are tested only when used to address storage. Addresses used as a shift amount are not tested. Similarly, the address generated by the use of load address is not tested. The address restrictions do not apply to the components from which an address is generated - the contents of the $D_{1}$ and $D_{2}$ fields, and the contents of the registers specified by $\mathrm{X}_{2}, \mathrm{~B}_{1}$, and $\mathrm{B}_{2}$.

## Branching

Instructions are performed by the central processing unit primarily in the sequential order of their locations. A departure from this normal sequential operation may occur when branching is performed. The branching instructions provide a means for making a two-way choice, to reference a subroutine, or to repeat a segment of coding, such as a loop.

Branching is performed by introducing a branch address as a new instruction address.

The branch address may be obtained from one of the general registers or it may be the address specified by the instruction. The branch address is independent of the updated instruction address.

The detailed operation of branching is determined by the condition code which is part of the program status word (PSW) or by the results in the general registers which are specified in the loop-closing operations.

During a branching operation, the rightmost half of the psw, including the updated instruction address, may be stored before the instruction address is replaced by the branch address. The stored information may be used to link the new instruction sequence with the preceding sequence.

The instruction execute is grouped with the branching instructions. The branch address of execute designates a single instruction to be inserted in the instruction sequence. The updated instruction address normally is not changed in this operation, and only the instruction located at the branch address is executed.
All branching operations are provided in the standard instruction set.

## Normal Sequential Operation

Normally, operation of the CPU is controlled by instructions taken in sequence. An instruction is fetched from a location specified by the instruction-address field of the psw. The instruction address is increased by the number of bytes of the instruction to address the next instruction in sequence. This new instructionaddress value, called the updated instruction address, replaces the previous contents of the instruction-address field in the psw. The current instruction is executed, and the same steps are repeated, using the updated instruction address to fetch the next instruction.

Instructions occupy a halfword or a multiple thereof. An instruction may have up to three halfwords. The number of halfwords in an instruction is specified by the first two instruction bits. A 00 code indicates a
halfword instruction, codes 01 and 10 indicate a twohalfword instruction, and code 11 indicates a threehalfword instruction.

Halfword Format


Two-Halfword Format
Op Code

Three-Halfword Format


| $\mathrm{B}_{2}$ | $\mathrm{D}_{2}$ |
| :--- | :--- |
| 32 |  |
| 3536 |  |

Storage wraps around from the maximum addressable storage location, byte location $16,777,215$, to byte location 0 . An instruction having its last halfword at the maximum storage location is followed by the instruction at address 0. Also, a multiple-halfword instruction may straddle the upper storage boundary; no special indication is given in these cases.

Conceptually, an instruction is fetched from storage after the preceding operation is completed and before execution of the current operation, even though physical storage width and overlap of instruction execution with storage access may cause actual instruction fetching to be different.

A change in the sequential operation may be caused by branching, status switching, interruption, or manual intervention. Sequential operation is initiated and terminated from the system control panel.

## Programming Note

It is possible to modify an instruction in storage by means of the immediately preceding instruction.

## Sequential Operation Exceptions

Exceptional instruction addresses or operation codes cause a program interruption. When the interruption occurs, the current PSw is stored as an old psw, and a new PSW is obtained. The interruption code in the old PSW identifies the cause of the interruption. (In this manual, part of the description of each class of instruc-
tions is a list of the program interruptions that may occur for these instructions.) The new psw is not checked for exceptions when it becomes current. These checks occur when the next instruction is executed. The following program interruptions may occur in normal instruction sequencing, independently of the instruction performed.

Operation: An operation exception occurs when the CPU attempts to decode an operation code that is not assigned. The operation exception can be accompanied by an addressing or specification exception if the instruction class associated with the undefined operation has uniform requirements for operand designation. An instruction class is a group of instructions whose four leftmost bits are identical.

Protection: A protection exception occurs when an attempt is made to fetch an instruction halfword from a fetch-protected location. This error can occur when normal instruction sequencing goes from an unprotected region into a protected region, or following a branching or load-psw operation or an interruption.

Addressing: An addressing exception occurs when an instruction halfword is located outside the available storage for the particular installation. This situation can occur when normal instruction sequencing goes from a valid storage region into an unavailable region, or following a branching or load-psw operation or an interruption. However, when the last locations in available storage contain an instruction that again introduces a valid instruction address (i.e., a branch), no program interruption is caused even though the updated instruction address designates an unavailable location.

Specification: A specification exception occurs when the instruction address in the PSW is odd. This oddaddress error can occur only after a branching or loadPSW operation or after an interruption.

A specification exception will occur when the protection key is nonzero and the protection feature is not installed. This error can occur after a psw is loaded or after an interruption.

In each case, the instruction is suppressed; therefore, the condition code and data in storage and registers remain unchanged. The instruction address stored as part of the old PSW has been updated by the number of halfwords indicated by the instruction length code in the old PSW.

## Programming Notes

When a program interruption occurs, the current PSW is stored in the old psw location. The instruction address stored as part of this old PSw is thus the updated instruction address, having been updated by the number of halfwords indicated in the instruction-length
code of the same psw. The interruption code in this old psw identifies the cause of the interruption and aids in the programmed interpretation of the old PSW.

If the new PSw for a program interruption has an unacceptable instruction address, another program interruption occurs. Since this second program interruption introduces the same unacceptable instruction address, a string of program interruptions is established which may be broken only by an external or I/o interruption. If these interruptions also have an unacceptable new Psw, new supervisor information must be introduced by initial program loading or by manual intervention.

## Decision-Making

Branching may be conditional or unconditional. Unconditional branches replace the updated instruction address with the branch address. Conditional branches may use the branch address or may leave the updated instruction address unchanged. When branching takes place, the instruction is called successful; otherwise, it is called unsuccessful.

Whether a conditional branch is successful depends on the result of operations concurrent with the branch or preceding the branch. The former case is represented by branch on count and the branch-on-index instructions. The latter case is represented by branch on Condition, which inspects the condition code that reflects the result of a previous arithmetic, logical, or 1/o operation.

The condition code provides a means for data-dependent decision-making. The code is inspected to qualify the execution of the conditional-branch instructions. The code is set by some operations to reflect the result of the operation, independently of the previous setting of the code. The code remains unchanged for all other operations.

The condition code occupies bit positions 34 and 35 of the PSW. When the pSW is stored during status switching, the condition code is preserved as part of the PSW. Similarly, the condition code is stored as part of the rightmost half of the PSW in a branch-and-link operation. A new condition code is obtained by a load pSW or SET PROGRAM MASK or by the new pSw loaded as a result of an interruption.

The condition code indicates the outcome of some of the arithmetic, logical, or $1 / 0$ operations. It is not changed for any branching operation, except for execute. In the case of execute, the condition code is set or left unchanged by the subject instruction, as would have been the case had the subject instruction been in the normal instruction stream.

The table at the end of this section lists all instructions capable of altering the condition code and the meaning of the codes for these instructions.

## Instruction Formats

Branching instructions use the following three formats:

## RR Format

| Op Code | $R_{1} / M_{1}$ | $R_{2}$ |
| :--- | :--- | :--- |
| 0 | 78 | 1112 |

## RX Format



RS Format


In these formats $\mathrm{R}_{1}$ specifies the address of a general register. In branch on condition a mask field ( $\mathrm{M}_{1}$ ) identifies the bit values of the condition code. The branch address is defined differently for the three formats.
In the re format, the $\mathrm{R}_{2}$ field specifies the address of a general register containing the branch address, except when $R_{2}$ is zero, which indicates no branching. The same register may be specified by $\mathrm{R}_{1}$ and $\mathrm{R}_{2}$.
In the rx format, the contents of the general registers specified by the $X_{2}$ and $B_{2}$ fields are added to the content of the $\mathrm{D}_{2}$ field to form the branch address.
In the rs format, the content of the general register specified by the $B_{2}$ field is added to the content of the $\mathrm{D}_{2}$ field to form the branch address. The $\mathrm{R}_{3}$ field in this format specifies the location of the second operand and implies the location of the third operand. The first operand is specified by the $\mathrm{R}_{1}$ field. The third operand location is always odd. If the $\mathrm{R}_{3}$ field specifies an even register, the third operand is obtained from the next higher addressed register. If the $\mathrm{R}_{3}$ field specifies an odd register, the third operand location coincides with the second operand location.
A zero in a $B_{2}$ or $X_{2}$ field indicates the absence of the corresponding address component.
An instruction can specify the same general register for both address modification and operand location. The order in which the contents of the general registers are used for the different parts of an operation is:

1. Address computation.
2. Arithmetic or link information storage.
3. Replacement of the instruction address by the branch address obtained under step 1.

Results are placed in the general register specified by $\mathrm{R}_{1}$. Except for the storing of the final results, the contents of all general registers and storage locations participating in the addressing or execution part of an operation remain unchanged.

Note: In the detailed descriptions of the individual instructions, the mnemonic and the symbolic operand designation for the івм System/360 assembly language are shown with each instruction. For branch on index hiich, for example, bxh is the mnemonic and $\mathbf{R}_{\mathbf{1}}, \mathrm{R}_{3}$, $\mathrm{D}_{2}\left(\mathrm{~B}_{2}\right)$ the operand designation.

## Programming Note

In several instructions the branch address may be specified in two ways: in the rx format, the branch address is the address specified by $\mathrm{X}_{2}, \mathrm{~B}_{2}$, and $\mathrm{D}_{2}$; in the rR format, the branch address is in the low-order 24 bits of the register specified by $\mathrm{R}_{2}$. Note that the relation of the two formats in branch-address specification is not the same as in operand-address specification. For operands, the address specified by $\mathrm{X}_{2}, \mathrm{~B}_{2}$, and $D_{2}$ is the operand address, but the register specified by $\mathrm{R}_{2}$ contains the operand itself.

## Branching Instructions

The branching instructions and their mnemonics, formats, and operation codes follow. The table also shows the exceptions that cause a program interruption during execution of execute. The subject instruction of execute follows its own rules for interruptions. The condition code is never changed for branching instructions.

| name | mnemonic | TYPE | exceptions | code |
| :---: | :---: | :---: | :---: | :---: |
| Branch on |  |  |  |  |
| Condition | BCR | RR |  | 07 |
| Branch on |  |  |  |  |
| Condition | BC | RX |  | 47 |
| Branch and Link | BALR | RR |  | 05 |
| Branch and Link | BAL | RX |  | 45 |
| Branch on Count | BCTR | RR |  | 06 |
| Branch on Count | BCT | RX |  | 46 |
| Branch on Index |  |  |  |  |
| High | BXH | RS |  | 86 |
| Branch on Index |  |  |  |  |
| Low or Equal | BXLE | RS |  | 87 |
| Execute | EX | RX | P,A,S, EX | 44 |


| NOTES |  |
| :--- | :--- |
| A | Addressing exception |
| EX | Execute exception |
| S | Specification exception |
| P | Protection exception |



The updated instruction address is replaced by the branch address if the state of the condition code is as specified by $\mathrm{M}_{1}$; otherwise, normal instruction sequencing proceeds with the updated instruction address.
The $\mathrm{M}_{1}$ field is used as a four-bit mask. The four bits of the mask correspond, left to right, with the four condition codes ( $0,1,2$, and 3 ) as follows:

| INSTRUCTION <br> BIT | MASK POSITION <br> value | CONDITION <br> CODE |
| :---: | :---: | :---: |
| 8 | 8 | 0 |
| 9 | 4 | 1 |
| 10 | 2 | 2 |
| 11 | 1 | 3 |

The branch is successful whenever the condition code has a corresponding mask bit of one.
Condition Code: The code remains unchanged.
Program Interruptions: None.

## Programming Note

When a branch is to be made on more than one condition code, the pertinent condition codes are specified in the mask as the sum of their mask position values. A mask of 12 , for example, specifies that a branch is to be made on condition codes 0 and 1 .

When all four mask bits are ones, that is, the mask position value is 15 , the branch is unconditional. When all four mask bits are zero or when the $\mathbf{R}_{2}$ field in the RR format contains zero, the branch instruction is equivalent to a no-operation.

## Condition-Code Settings

| ATE |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 2 | 3 |
| Fixed-Point Arithmetic |  |  |  |  |
| Add H/F | zero | < zero | $>$ zero | overflow |
| Add Logical | zero, nocarry | not zero, no carry | zero, <br> carry | not zero, carry |
| Compare H/F | equal | low | high | -- |
| Load and Test | zero | < zero | $>$ zero | carry |
| Load Complement | zer | < zero | $>$ zero | overflow |
| Load Negative | zero | < zero | -- | -- |
| Load Positive | zero | -- | $>$ zero | overflow |
| Shift Left Double | zero | < zero | $>$ zero | overflow |
| Shift Left Single | zero | < zero | $>$ zero | overflow |
| Shift Right Double | zero | < zero | $>$ zero | -- |
| Shift Right Single | zero | < zero | $>$ zero | -- |
| Subtract H/F | zero | < zero | $>$ zero | overflow |
| Subtract Logical | -- | not zero, | zero, | not zero, |


| Code state |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 2 | 3 |
| Decimal Arithmetic |  |  |  |  |
| Add Decimal | zero | < zero | $>$ zero | overflow |
| Compare Decimal | equal | low | high | -- |
| Subtract Decimal | zero | < zero | $>$ zero | overflow |
| Zero and Add | zero | < zero | $>$ zero | overflow |
| Floating-Point Arithmetic |  |  |  |  |
| Add Normalized |  |  |  |  |
| S/L | zero | < zero | $>$ zero | overflow |
| Add Unnormalized |  |  |  |  |
| S/L | zero | < zero | $>$ zero | overflow |
| Compare S/L | equal | low | high | -- |
| Load and Test S/L | L zero | < zero | $>$ zero | -- |
| Load Complement |  |  |  |  |
| S/L | zero | < zero | $>$ zero | -- |
| Load Negative S/L | L zero | < zero | -- | -- |
| Load Positive S/L | zero | -- | $>$ zero | -- |
| Subtract Normal- |  |  |  |  |
| Subtract Unnormalized S/L | zero | < zero | $>$ zero | overflow |
| Logical Operations |  |  |  |  |
| And | zero | not zero | -- | -- |
| Compare Logical | equal | low | high | -- |
| Edit | zero | < zero | $>$ zero | -- |
| Edit and Mark | zero | < zero | $>$ zero | -- |
| Exclusive Or | zero | not zero | -- | -- |
| Or | zero | not zero | -- | -- |
| Test Under Mask | zero | mixed | -- | one |
| Translate and Test | t zero | incomplete | complete | -- |
| Status Switching |  |  |  |  |
| Test and Set | zero | one | -- | -- |
| Input/Output Operations |  |  |  |  |
| Halt I/O in | interruption pending | CSW <br> stored | burst op stopped | not operational |
| Start I/O | successful | CSW <br> stored | busy | not operational |
| Test Channel | available | interruption pending | burst mode | not operational |
| Test I/O | available | CSW <br> stored | busy | not operational |

NOTES

| available | Unit and channel available |
| :--- | :--- |
| burst op stopped Burst operation stopped |  |
| busy | Unit or channel busy |
| carry | A carryout of the sign position occurs |
| complete | Last result byte nonzero |
| CSW stored | Chanel status word stored |
| equal | Operands compare equal |
| F | Fullword |
| $>$ zero | Result is greater than zero |
| H | Halfword |
| halted | Data transmission stopped. Unit in halt-reset |
|  | mode |
| high | First operand compares high |
| incomplete | Nonzero result byte; not last |
| L | Long precision |
| $<$ zero | Result is less than zero |
| low | First operand compares low |
| mixed | Selected bits are both zero and one |
| not operational | Unit or channel not operational |
| not zero | Result is not all zero |
| one | Selected bits are one |
| overflow | Result overflows |
| S | Short precision |
| zero | Result or selected bits are zero |

Note: The condition code also may be changed by LOAD PSW, SET PROGRAM MASK, and diagnose and by an interruption.

## Branch and Link

## BALR $R_{1}, R_{2} \quad[R R]$



BAL $\quad R_{1}, D_{2}\left(X_{2}, B_{2}\right) \quad[R X]$

| 45 | $R_{1}$ | $X_{2}$ | $B_{2}$ | $D_{2}$ |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 1112 | 1516 | 1920 | 31 |

The rightmost 32 bits of the pSw, including the updated instruction address, are stored as link information in the general register specified by $R_{1}$. Subsequently, the instruction address is replaced by the branch address.
The branch address is determined before the link information is stored. The link information contains the instruction length code, the condition code, and the program mask bits, as well as the updated instruction address. The instruction-length code is 1 or 2 , depending on the format of the branch and link.

Condition Code: The code remains unchanged.
Program Interruptions: None.

## Programming Note

The link information is stored without branching when in the ra format the $R_{2}$ field contains zero.

When branch and link is the subject instruction of execute, the instruction-length code is 2.

## Branch On Count



The content of the general register specified by $\mathrm{R}_{1}$ is algebraically reduced by one. When the result is zero, normal instruction sequencing proceeds with the updated instruction address. When the result is not zero, the instruction address is replaced by the branch address.

The branch address is determined prior to the counting operation. Counting does not change the condition code. The overflow occurring on transition from the maximum negative number to the maximum positive number is ignored. Otherwise, the subtraction proceeds as in fixed-point arithmetic, and all 32 bits of the general register participate in the operation.

Condition Code: The code remains unchanged.
Program Interruptions: None.

## Programming Notes

An initial count of one results in zero, and no branching takes place. An initial count of zero results in minus one and causes branching to be executed.

Counting is performed without branching when the $\mathrm{R}_{2}$ field in the RR format contains zero.

## Branch On Index High

## BXH $\quad \mathbf{R}_{1}, \mathbf{R}_{3}, \mathbf{D}_{2}\left(\mathbf{B}_{2}\right)$



An increment is added to the first operand, and the sum is compared algebraically with a comparand. Subsequently, the sum is placed in the first operand location, regardless of whether the branch is taken. When the sum is high, the instruction address is replaced by the branch address. When the sum is low or equal, instruction sequencing proceeds with the updated instruction address.

The first operand and the increment are in the registers specified by $R_{1}$ and $R_{3}$. The comparand register address is odd and is either one larger than $R_{3}$ or equal to $R_{3}$. The branch address is determined prior to the addition and comparison.

Overflow caused by the addition is ignored and does not affect the comparison. Otherwise, the addition and comparison proceed as in fixed-point arithmetic. All 32 bits of the general registers participate in the operations, and negative quantities are expressed in two'scomplement notation. When the first operand and comparand locations coincide, the original register contents are used as the comparand.

Condition Code: The code remains unchanged.
Program Interruptions: None.

## Programming Note

The name "branch on index high" indicates that one of the major purposes of this instruction is the incrementing and testing of an index value. The increment may be algebraic and of any magnitude.

## Branch On Index Low or Equal

BXLE $R_{1}, R_{3}, D_{2}\left(B_{2}\right) \quad[R S]$


An increment is added to the first operand, and the sum is compared algebraically with a comparand. Subsequently, the sum is placed in the first operand
location, regardless of whether the branch is taken. When the sum is low or equal, the instruction address is replaced by the branch address. When the sum is high, normal instruction sequencing proceeds with the updated instruction address.

The first operand and the increment are in the registers specified by $\mathrm{R}_{1}$ and $\mathrm{R}_{3}$. The comparand register address is odd and is either one larger than $R_{3}$ or equal to $\mathrm{R}_{3}$. The branch address is determined prior to the addition and comparison.

This instruction is similar to branch on index high, except that the branch is successful when the sum is low or equal compared to the comparand.

Condition Code: The code remains unchanged.
Program Interruptions: None.

## Execute



The single instruction at the branch address is modified by the content of the general register specified by $R_{1}$, and the resulting subject instruction is executed.

Bits 8-15 of the instruction designated by the branch address are on'ed with bits $24-31$ of the register specified by $R_{1}$, except when register 0 is specified, which indicates that no modification takes place. The subject instruction may be 16,32 , or 48 bits in length. The or'ing does not change either the content of the register specified by $R_{1}$ or the instruction in storage and is effective only for the interpretation of the instruction to be executed.

The execution and exception handling of the subject instruction are exactly as if the subject instruction were obtained in normal sequential operation, except for instruction address and instruction-length recording.

The instruction address of the psw is increased by the length of execute. This updated address and the length code (2) of execute are stored in the psw in the event of a branch-and-link subject instruction or in the event of an interruption.

When the subject instruction is a successful branching instruction, the updated instruction address of the psw is replaced by the branch address of the subject instruction. When the subject instruction in turn is an execute, an execute exception occurs and results in a program interruption. The effective address of execute must be even; if not, a specification exception will cause a program interruption.

Condition Code: The code may be set by the subject instruction.

## Program Interruptions:

Execute
Protection (fetch violation)
Addressing
Specification

## Programming Notes

The oring of eight bits from the general register with the designated instruction permits indirect length, index, mask, immediate data, and arithmetic-register specification.

If the subject instruction is a successful branch, the length code still stands at 2.

An addressing or specification exception may be caused by execute or by the subject instruction.

## Execute Exceptions

Exceptional operand designations and a subject-instruction operation code specifying execute cause a program interruption. When the interruption occurs, the current Psw is stored as an old Psw, and a new PsW is obtained. The interruption code in the old Psw identifies the cause. Exceptions that cause a program interruption in the use of execute are:

Execute: An execute instruction has as its subject instruction another execute.

Protection: An execute specifies a subject instruction halfword in a fetch-protected area.
Addressing: The branch address of execute designates an instruction-halfword location outside the available storage for the particular installation.

Specification: The branch address of execute is odd.
These four exceptions occur only for execute. The instruction is suppressed. Therefore, the condition code and data in registers and storage remain unchanged.
Exceptions arising for the subject instruction of Execute are the same as would have arisen had the subject instruction been in the normal instruction stream. However, the instruction address stored in the old psw is the address of the instruction following execute. Similarly, the instruction-length code in the old psw is the instruction-length code (2) of execute.

The address restrictions do not apply to the components from which an address is generated - the content of the $\mathrm{D}_{1}$ field and the content of the register specified by $\mathrm{B}_{1}$.

## Programming Note

An unavailable or odd branch address of a successful branch is detected during the execution of the next instruction and not as part of the branch.

## Status Switching

A set of operations is provided to switch the status of the cru, of storage, and of communication between systems.

The over-all cPU status is determined by several program-state alternatives, each of which can be changed independently to its opposite and most of which are indicated by a bit in the program status word (PSW). The cPu status is further defined by the instruction address, the condition code, the instructionlength code, the storage-protection key, and the interruption code. These all occupy fields in the psw.

Protection of main storage is achieved by matching a key in storage with a protection key in the psw or in a channel. The protection status of storage may be changed by introducing new storage keys, using set storage key. The storage keys may be inspected by using insert storage key.

Facilities are provided whereby a system formed by CPU, storage, and $\mathrm{I} / \mathrm{o}$ can communicate with other systems. The instruction read direct makes signals available to the CPU; wRITE DIRECT provides signals to other systems.

All status-switching instructions, other than those of the protection feature or direct control feature, are provided in the standard instruction set.

## Program States

The four types of program-state alternatives, which determine the over-all cru status, are named Problem/ Supervisor, Wait/Running, Masked/Interruptible, and Stopped/Operating. These states differ in the way they affect the cru functions and in the way their status is indicated and switched. The masked states have several alternatives; all other states have only one alternative.

All program states are independent of each other in their function, indication, and status switching. Status switching does not affect the contents of the arithmetic registers or the execution of $\mathrm{I} / \mathrm{o}$ operations but may affect the timer operation.

## Problem State

The choice between supervisor and problem state determines whether the full set of instructions is valid. The names of these states reflect their normal use.

In the problem state all $\mathrm{I} / \mathrm{o}$, protection, and directcontrol instructions are invalid, as well as load psw,
set system mask, and diagnose. These are called privileged instructions. A privileged instruction encountered in the problem state constitutes a privileged-operation exception and causes a program interruption. In the supervisor state all instructions are valid.

When bit 15 of the psw is zero, the CPU is in the supervisor state. When bit 15 is one, the CPU is in the problem state. The supervisor state is not indicated on the operator sections of the system control panel.

The CPU is switched between problem and supervisor state by changing bit 15 of the psw. This bit can be changed only by introducing a new psw. Thus status switching may be performed by Load psw, using a new psw with the desired value for bit 15 . Since load psw is a privileged instruction, the cru must be in the supervisor state prior to the switch. A new psw is also introduced when the CPU is interrupted. The supervisor call causes an interruption and thus may change the CPU state. Similarly, initial program loading introduces a new PSW and with it a new CPU state. The new psw may introduce the problem or supervisor state regardless of the preceding state. No explicit operator control is provided for changing the supervisor state.

Timer updating is not affected by the choice between supervisor and problem state.

## Programming Note

To allow return from an interruption-handling routine to a preceding program by a LOAD PSW, the PSw for the interruption routine should specify the supervisor state.

## Wait State

In the wait state no instructions are processed, and storage is not addressed repeatedly for this purpose, whereas in the running state, instruction fetching and execution proceed in the normal manner.

When bit 14 of the PSW is one, the CPU is waiting. When bit 14 is zero, the cPu is in the running state. The wait state is indicated on the operator control section of the system control panel by the wait light.

The CPU is switched between wait and running state by changing bit 14 of the psw. This bit can be changed only by introducing an entire new psw, as is the case with the problem-state bit. Thus, switching from the running state may be achieved by the privileged instruction LOAD PSW, by an interruption such as for
supervisor call, or by initial program loading. Switching from the wait state may be achieved by an $\mathrm{I} / \mathrm{o}$ or external interruption or, again, by initial program loading. The new psw may introduce the wait or running state regardless of the preceding state. No explicit operator control is provided for changing the wait state.
Timer updating is not affected by the choice between running and wait state.

## Programming Note

To leave the wait state without manual intervention, the CPU should remain interruptible for some active I/o or external interruption source.

## Masked States

The cPu may be masked or interruptible for all $\mathrm{I} / \mathrm{o}$, external, and machine-check interruptions and for some program interruptions. When the cPU is interruptible for a class of interruptions, these interruptions are accepted. When the CPU is masked, the system interruptions remain pending, while the program and ma-chine-check interruptions are ignored.
The system mask bits (psw bits 0-7), the program mask bits (psw bits $36-39$ ), and the machine-check mask bit (Psw bit 13) indicate as a group the masked state of the cPu. When a mask bit is one, the CPU is interruptible for the corresponding interruptions. When the mask bit is zero, these interruptions are masked off. The system mask bits indicate the masked state of the CPU for multiplexor and selector channels and the external signals. The program mask bits indicate the masked state for four of the 15 types of program exceptions. The machine-check mask bit pertains to all machine checks. Program interruptions not maskable, as well as the supervisor-call interruption, are always taken. The masked states are not indicated on the operator sections of the system control panel.
Most mask bits do not affect the execution of cpu operations. The only exception is the significance mask bit, which determines the manner in which a floatingpoint operation is completed when a significance exception occurs.
The interruptible state of the CPU is switched by changing the mask bits in the psw. The program mask may be changed separately by set program mask, and the system mask may be changed separately by the privileged instruction set system mask. The machinecheck mask bit can be changed only by introducing an entire new psw, as is the case with the problem-state and wait-state bits. Thus, a change in the entire masked status may be achieved by the privileged instruction LOAD PSW, by an interruption such as for sUP-
ervisor call, or by initial program loading. The new psw may introduce a new masked state regardless of the preceding state. No explicit operator control is provided for changing the masked state.

Timer updating is not affected by the choice between masked or interruptible states.

## Programming Note

To prevent an interruption-handling routine from being interrupted before necessary housekeeping steps are performed, the new psw for that interruption should mask the cPu for further interruptions of the kind that caused the interruption.

## Stopped State

When the cPU is in the stopped state, instructions and interruptions are not executed. In the operating state, the CPU executes instructions (if not waiting) and interruptions (if not masked off).

The stopped state is indicated on the operator control section of the system control panel by the manual light. The stopped state is not identified by a bit in the psw.

A change in the stopped or operating state can be effected only by manual intervention or by machine malfunction. No instructions or interruptions can stop or start the cPu. The cru is commanded to stop when the stop key on the operator intervention section of the system control panel is pressed, when an address comparison indicates equality, and when the rate switch is set to instruction Step. In addition, the cpu is placed in the stopped state after power is turned on or following a system reset, except during initial program loading. The cru is placed in the operating state when the start key on the operator intervention panel is pressed. The cPU is also placed in the operating state when initial program loading is commenced.
The transition from operating to stopped state occurs at the end of instruction execution and prior to starting the next instruction execution. When the cPu is in the wait state, the transition takes place immediately. All interruptions pending and not masked off are taken while the CPU is still in the operating state. They cause an old psw to be stored and a new psw to be fetched before entering the stopped state. When the CPU is in the stopped state, interruptions are not taken and remain pending.

The timer is not updated in the stopped state.

## Programming Notes

Except for timing considerations and response to equipment errors, execution of a program is not affected by stopping the cPu.

When because of machine malfunction the cPU is unable to end an instruction, the stop key is not effective, and initial program loading or system reset should be used.

Input/output operations continue to completion while the cru is in the problem, wait, masked, or stopped state. However, no new I/o operations can be initiated while the CPU is stopped, waiting, or in the problem state. Also, the interruption caused by $1 / 0$ completion remains pending when masked off or when the CPU is in the stopped state.

## Protection

Protection is provided to protect the contents of certain areas of main storage from destruction (or misuse) caused by erroneous storing (or storing and fetching) of information during the execution of a program. Locations may be protected against store violations or against store and fetch violations but never against fetch violations alone. This protection is achieved by identifying blocks of storage with a key and comparing this key with a protection key supplied with the data to be stored. The detection of a mismatch causes the access to be suppressed, and a protection exception is recognized.

## Area Identification

For protection purposes, main storage is divided into blocks of 2,048 bytes, each block having an address that is a multiple of 2,048 .

## Protection Action

A key is associated with each block of storage. The key consists of five bit positions and may be used to establish the right of access. When protection only against destruction is provided, the low-order bit is ignored. When both store and fetch protection is provided, the low-order bit of the five-bit key in storage designates whether the block is protected against fetch-type references. A zero in the low-order bit position indicates that only store-type references are monitored; a one indicates that protection applies to both fetching and storing. The same key setting may be used in many blocks.
When protection applies to a storage reference, the key in storage is compared with the protection key. Access to storage is permitted only when the key in storage matches the protection key in the psw or in the channel. The keys are said to match when the four high-order bits of the key in storage are equal to the protection key or when the protection key is zero. The protection key of the current Psw is used as the com-
parand when the operation is specified by an instruction. When the reference is specified by a channel operation, the protection key supplied to the channel by the channel address word is used as the comparand.

The key in storage is not part of addressable storage. The key is changed by set storage key and is inspected by insert storage key. The protection key of the CPU occupies bits $8-11$ of the psw. The protection key for I/o operations is specified in bit positions $0-3$ of the channel address word and is recorded in bits $0-3$ of the channel status word stored as a result of the $\mathrm{I} / \mathrm{o}$ operation.

The protection system is always active. It is independent of the problem, supervisor, or masked state of the CPU and of the type of instruction or $1 / 0$ command being executed.

When an instruction causes a protection mismatch, the protected main-storage location remains unchanged.

In general, a store violation by the CPU program causes the instruction specifying this location to be suppressed when possible, that is, to be omitted entirely. The operation is terminated only when a protection exception is recognized after execution of the instruction has progressed to the point that suppression is precluded. Fetch violations cause the operation to be terminated.

Protection mismatch due to an I/o operation is indicated in the channel status word stored as a result of the operation.

Protection is optional on some models. The fetchprotection feature requires the presence of the storeprotection feature.

## Programming Note

When protection is not installed, the protection key in the psw and the protection key of the channels must be zero; otherwise, a program interruption or programcheck I/o termination occurs.

When the fetch-protection feature is not installed, bit 28 of the register specified by the $\mathbf{R}_{1}$ field of SET storage key is ignored, and during execution of insert storage key, bit 28 of the register is set to zero.

## Locations Protected

All main-storage locations where information is stored or fetched in the course of an operation are subject to protection. A location not actually used does not cause protection action.
Locations whose addresses are generated by the CPU for updating or interruption purposes, such as the timer, channel status word, or psw addresses, are not protected. However, when the program specifies these locations, they are subject to protection.

## Program Status Word

The psw contains all information not contained in storage or registers but required for proper program execution. By storing the psw, the program can preserve the detailed status of the cPu for subsequent inspection. By loading a new Psw or part of a PSW, the state of the CPU may be changed.

In certain circumstances all of the psw is stored or loaded; in others, only part of it. The entire Psw is stored, and a new psw is introduced when the CPU is interrupted. The rightmost 32 bits are stored in branch and link. The load psw introduces a new psw; set program mask introduces a new condition code and program-mask field in the psw; SET system mask introduces a new system-mask field.

The psw has the following format:


| ILC | CC | Program <br> Mask | Instruction Address |
| :--- | :--- | :--- | :--- |
| 3233343536 | 3940 | 63 |  |

The following is a summary of the purposes of the psw fields:
System Mask: Bits 0-7 of the psw are associated with r/o channels and external signals as specified in the following table. When a mask bit is one, the source can interrupt the cPU. When a mask bit is zero, the corresponding source can not interrupt the CPU, and interruptions remain pending.

| SYSTEM |  |
| :---: | :---: |
| MASK bit | Interruption source |
| 0 | Channel 0 |
| 1 | Channel 1 |
| 2 | Channel 2 |
| 3 | Channel 3 |
| 4 | Channel 4 |
| 5 | Channel 5 |
| 6 | Channel 6 |
| 7 | Timer |
| 7 | Interrupt key |
| 7 | External signal |

Protection Key: Bits 8-11 of the psw form the CPU protection key. The key is matched with a storage key whenever a result is stored or whenever information is fetched from a location that is protected against fetching. When protection is not implemented, bits 8-11 must be zero when loaded; otherwise, a specification exception is recognized when an attempt is made to execute the instruction designated by the Psw. The protection key is stored unchanged.
$\operatorname{ASCII}(\mathrm{A})$ : When bit 12 of the psw is one, the codes | preferred for the USASCII-8 code are generated for decimal results. When psw bit 12 is zero, the codes preferred for the extended binary-coded-decimal interchange code are generated.

The following instructions cause either the sign or zone code to be generated in accordance with the setting of psw bit 12:

| Add Decimal | (sign code) |
| :--- | :--- |
| Subtract Decimal | (sign code) |
| Zero and Add | (sign code) |
| Muliply Decimal | (sign code) |
| Divide Decimal | (sign code) |
| Unpack | (zone code only) |
| Convert to Decimal | (sign code) |
| Edit | (zone code) |
| Edit and Mark | (zone code) |

Machine-Check Mask (M): When bit 13 of the Psw is one, detection of a machine-check condition causes a machine-check interruption, generation of the ma-chine-check-out signal and logging of diagnostic information. When bit 13 of the psw is zero, the CPU is disabled for machine-check interruptions, the associated signal and any diagnostic procedures do not take place, and the machine-check condition remains pending.
Wait State (W): When bit 14 of the psw is one, the cPU is in the wait state. When psw bit 14 is zero, the cPU is in the running state.

Problem State ( $P$ ): When bit 15 of the psw is one, the CPU is in the problem state. When psw bit 15 is zero, the CPU is in the supervisor state.

Interruption Code: Bits $16-31$ of the psw identify the cause of an interruption. Use of the code for all five interruption types is shown in a table appearing in the "Interruptions" section.

Instruction Length Code (ILC): The code in psw bits 32 and 33 indicates the length, in halfwords, of the last-interpreted instruction when a program or super-visor-call interruption occurs. The code is unpredictable for $\mathrm{I} / \mathrm{o}$, external, or machine-check interruptions. Encoding of these bits is summarized in a table appearing in the "Interruptions" sections.

Condition Code (CC): Bits 34 and 35 of the Psw are the two bits of the condition code. The condition codes for all instructions are summarized in a table appearing in the "Branching" section.

Program Mask: Bits $36-39$ of the psw are the four program mask bits. Each bit is associated with a program exception, as specified in the following table. When the mask bit is one, the exception results in an interruption. When the mask bit is zero, no interruption occurs. The significance mask bit also determines the manner in which floating-point addition and subtraction are completed.

| program |  |
| :---: | :--- |
| MASk bit | program exception |
| 36 | Fixed-point overflow |
| 37 | Decimal overflow |
| 38 | Exponent underflow |
| 39 | Significance |

Instruction Address: Bits $40-63$ of the psw are the instruction address. This address specifies the leftmost eight-bit byte position of the next instruction. Bit 63 must be zero when loaded; otherwise, a specification exception is recognized when an attempt is made to execute the instruction designated by the psw.

## Programming Note

The new psw is not checked for exceptions when the new psw becomes current. These checks are made when the next instruction is executed.

## Multisystem Operation

Various facilities are provided to permit communication between individual systems. Messages may be transmitted by means of a shared I/o device, a chan-nel-to-channel adapter, or a shared storage unit. Signaling may be accomplished when the direct control feature is installed by white direct and read direct and by the signal-in lines of the external interruption.

These facilities are augmented by the ability to relocate direct addressed locations, to signal the machine malfunction of one system to another, and to initiate system operation from another system.

## Direct Address Relocation

Addresses $0-4095$ can be generated without a base address or index. This property is important when the psw and general register contents must be preserved and restored during program switching. These addresses further include all addresses generated by the cpu for fixed locations, such as old psw, new psw, channel address word, channel status word, and timer.
This set of addresses can be relocated by means of a main prefix to permit more than one cpu to use one uniquely addressed storage. Furthermore, an alternate prefix is provided to permit a change in relocation in case storage malfunction occurs or reconfiguration becomes otherwise desirable.

A prefix is used whenever an address has the highorder 12 bits all-zero. The use of the prefix is independent of the manner in which the address is generated and does not apply to the components, such as the base or index registers, from which the address is generated. The use of the prefix applies both to addresses obtained from the program (CPU or $1 / 0$ ) and to fixed addresses generated by the CPU or channel for updating or interruption purposes.

Both the main prefix and alternate prefix occupy 12 bit positions. One or the other replaces the 12 highorder bit positions of the address when these are found to contain zero.

The choice of main or alternate prefix is determined by the prefix trigger. This trigger is set during initial program loading (IPL) and remains unchanged until the next initial program loading occurs. Manual ipl sets the prefix trigger to the state of the prefix-select switch on the operator control section of the system control panel. External start sets the prefix trigger to the state indicated by the signal line used. The state of the prefix is indicated by the alternate-prefix light on the operator intervention section of the system control panel.

The prefixes can be changed by hand within 5 minutes from one prewired encoding to another. The loworder four bits of a prefix always have even parity, and the total number of one-bits in a prefix cannot exceed seven.

## Malfunction Indication

A machine check out-signal occurs whenever a machine check is recognized and the machine-check mask bit is one. The signal has 0.5 -microsecond to 1.0 -microsecond duration and is identical in electronic characteristics to the signals on the signal-out lines of the direct control feature.

The machine check-out signal is given during ma-chine-check handling and has a high probability of being issued in the presence of machine malfunction.

## System Initialization

A main external-start line and an alternate externalstart line respond to 0.5 -microsecond to 1.0 -microsecond pulses. Either line, when pulsed, sets the prefix trigger to the state indicated by its name and subsequently starts CPU operation. (Refer to "Initial Program Loading.")

The definition of the signal to which these lines respond is identical in electronic characteristic to the definition for the signal-in lines of the external interruption.

## Instruction Format

Status-switching instructions use the following two formats:

RR format

| Op Code | $R_{1}$ | $R_{2}$ |
| :--- | :--- | :--- |
|  | 78 | 1112 |
| 0 |  |  |

SI Format


In the rr format, the $\mathbf{R}_{1}$ field specifies a general register, except for supervisor call. The $\mathrm{R}_{2}$ field specifies a general register in set storage key and insert storage key. The $\mathrm{R}_{1}$ and $\mathrm{R}_{2}$ fields in supervisor call contain an identification code. In set program mask the $R_{2}$ field is ignored.

In the si format the eight-bit immediate field ( $\mathbf{I}_{2}$ ) of the instruction contains an identification code. The $I_{2}$ field is ignored in load psw, set system mask, and test and set. The content of the general register specified by $B_{1}$ is added to the content of the $D_{1}$ field to form an address designating the location of an operand in storage. Only one operand location is required in status-switching operations.

A zero in the $B_{1}$ field indicates the absence of the corresponding address component.

Note: In the detailed descriptions of the individual instructions, the mnemonic and the symbolic operand designation for the ibm System/360 assembly language are shown with each instruction. For load psw, for example, LPsw is the mnemonic and $D_{1}\left(B_{1}\right)$ the operand designation.

## Instructions

The status-switching instructions and their mnemonics, formats, and operation codes follow. The table also indicates the feature to which an instruction belongs and the exceptions in instruction and operand designation that cause a program interruption.

| name | mnemonic | TYPE |  | ExCeptions | code |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Load PSW | LPSW | SI | L | M,P,A,S | 82 |
| Set Program Mask | SPM | RR | L |  | 04 |
| Set System Mask | SSM | SI |  | M,P,A | 80 |
| Supervisor Call | SVC | RR |  |  | 0A |
| Set Storage Key | SSK | RR Z |  | M, A,S | 08 |
| Insert Storage Key | ISK | RR Z |  | M, A,S | 09 |
| Write Direct | WRD | SI Y |  | M,P,A | 84 |
| Read Direct | RDD | SI Y |  | M,P,A | 85 |
| Diagnose |  | SI |  | M,P,A,S | 83 |
| Test and Set | TS | SI C |  | P,A | 93 |
| notes |  |  |  |  |  |
| Addressing exception |  |  |  |  |  |
| Condition code is set |  |  |  |  |  |
| New condition code loaded |  |  |  |  |  |
| Privileged-operation exception |  |  |  |  |  |
| Protection exception |  |  |  |  |  |
| Specification exception |  |  |  |  |  |
| Direct control feature |  |  |  |  |  |
| Protection feature |  |  |  |  |  |

## Programming Note

The program status is also switched by interruptions, initial program loading, and manual control.

Load PSW

```
LPSW D D (B) [5I]
```



The double word at the location designated by the operand address replaces the psw.
The operand address must have its three low-order bits zero to designate a double word; otherwise, a specification exception results in a program interruption.
The double word which is loaded becomes the psw for the next sequence of instructions. Bits $8-11$ become the new protection key. Bits 40-63 of the double word become the new instruction address. The psw is not checked for program interruptions during the loadpsw operation. These checks occur as part of the execution of the next instructions.
The interruption code in bit positions 16-31 of the new psw is not retained as the psw is loaded. When the PSW is subsequently stored because of an interruption, these bit positions contain a new code. Similarly, bits 32 and 33 of the psw are not retained upon loading. They will contain the instruction-length code for the last-interpreted instruction when the psw is stored during a branch-and-link operation or during a program or supervisor-call interruption.
Condition Code: The code is set according to bits 34 and 35 of the new psw loaded.

## Program Interruptions:

Privileged operation
Protection (fetch violation)
Addressing
Specification

## Programming Note

The cru enters the problem state when load psw loads a double word with a one in bit position 15 and similarly enters the wait state if bit position 14 is one. The load psw is the only instruction available for entering the problem state or the wait state.

## Set Program Mask

| $S P M$ | $R_{1}$ | $[R R]$ |
| :--- | :--- | :--- |



Bits 2-7 of the general register specified by the $\mathrm{R}_{1}$ field replace the condition code and the program mask bits of the current PSW.

Bits 0,1 , and $8-31$ of the register specified by the $\mathbf{R}_{1}$ field are ignored. The contents of the register specified by the $\mathrm{R}_{1}$ field remain unchanged.

The instruction permits setting of the condition code and the mask bits in either the problem or supervisor state.

Condition Code: The code is set according to bits 2 and 3 of the register specified by $R_{1}$.

Program Interruptions: None.

## Programming Note

Bits 2-7 of the general register may have been loaded from the psw by branch and link.

## Set System Mask

```
SSM D D(BI)
```



The byte at the location designated by the operand address replaces the system mask bits of the current psw.

Condition Code: The code remains unchanged.
Program Interruptions:
Privileged operation
Protection (fetch violation)
Addressing

## Supervisor Call



The instruction causes a supervisor-call interruption, with the I field of the instruction providing the interruption code.
The contents of bit positions 8-15 of the instruction are placed in bit positions $24-31$ of the old psw which is stored in the course of the interruption. Bit positions 16-23 of the old psw are made zero. The old psw is stored at location 32, and a new psw is obtained from location 96. The instruction is valid in both problem and supervisor state.

Condition Code: The code remains unchanged in the old psw.

Program Interruptions: None.


The key of the storage block addressed by the register designated by $\mathrm{R}_{2}$ is set according to the key in the register designated by $R_{1}$.

The storage block of 2,048 bytes, located on a multiple of the block length, is addressed by bits $8-20$ of the register designated by the $\mathrm{R}_{2}$ field. Bits 0-7 and $21-27$ of this register are ignored. Bits $28-31$ of the register must be zero; otherwise, a specification exception causes a program interruption.

The five-bit key is obtained from bits $24-28$ of the register designated by the $\mathrm{R}_{1}$ field. Bits 0-23 and 29-31 of this register are ignored. When fetch protection is not installed, bit 28 of the register specified by the $\mathrm{R}_{1}$ field is ignored.

## Condition Code: The code remains unchanged.

## Program Interruptions:

Operation (if protection feature is not installed)
Privileged operation
Addressing
Specification

## Insert Storage Key

$I S K \quad R_{1}, R_{2} \quad[R R]$

| 09 | $\mathrm{R}_{1}$ | $\mathrm{R}_{2}$ |
| :--- | :--- | :--- |
| 0 | 78 | 12 |

The key of the storage block addressed by the register designated by $\mathbf{R}_{\mathbf{2}}$ is inserted in the register designated by $\mathrm{R}_{1}$.

The storage block of 2,048 bytes, located on a multiple of the block length, is addressed by bits $8-20$ of the register designated by the $\mathrm{R}_{2}$ field. Bits $0-7$ and $21-27$ of this register are ignored. Bits $28-31$ of the register must be zero; otherwise, a specification exception causes a program interruption. The five-bit key is inserted in bits $24-28$ of the register specified by the $\mathrm{R}_{1}$ field. Bits $0-23$ of this register remain unchanged, and bits 29-31 are set to zero. When fetch protection is not installed, bit 28 of the register specified by the $\mathrm{R}_{1}$ field is set to zero.

Condition Code: The code remains unchanged.
Program Interruptions:
Operation (if protection feature is not installed)
Privileged operation
Addressing
Specification

## Test and Set

IS $D_{l}\left(B_{l}\right)$


The leftmost bit (bit position 0) of the byte located at the first operand address is used to set the condition code, and the entire addressed byte is set to all ones.
The byte in storage is set to all ones as it is fetched for the testing of bit position 0 . No other access to this location is permitted between the moment of fetching and the moment of storing all ones.
The operation is terminated on any protection violation. The condition-code setting is unpredictable when a protection violation occurs.
Resulting Condition Code:
0 Leftmost bit of byte specified is zero
1 Leftmost bit of byte specified is one
2 ---
3 ---
Program Interruptions:
Protection (store or fetch violation)
Addressing

## Programming Note

test and set can be used for controlled sharing of a common storage area by more than one program. To accomplish this, bit position 0 of a byte must be designated as the control bit. The desired interlock can be achieved by establishing a program convention in which a zero in the bit position indicates that the common area is available but a one means that the area is being used. Each using program then must examine this byte by means of TEST and set before making access to the common area. If the test sets the condition code to zero, the area is available for use; if it sets the condition code to one, the area cannot be used. Because test and set permits no access to the test byte between the moment of fetching (for testing) and the moment of storing all ones (setting), the possibility is eliminated of a second program's testing the byte before the first program is able to reset it.

## Write Direct

```
WRD D D (B)


The byte at the location designated by the operand address is made available as a set of direct-out static signals. Eight instruction bits are made available as signal-out timing signals.
The eight data bits of the byte fetched from storage are presented on a set of eight direct-out lines as static signals. These signals remain until the next write direct is executed. No parity is presented with the eight data bits.
Instruction bits 8-15, the \(\mathrm{I}_{2}\) field, are made available simultaneously on a set of eight signal-out lines as 0.5 -
microsecond to 1.0 -microsecond timing signals. On a ninth line (write out) a 0.5 -microsecond to 1.0 -microsecond timing signal is made available concurrently with these timing signals. The eight signal-out lines are also used in read direct. No parity is made available with the eight instruction bits.

Condition Code: The code remains unchanged.

\section*{Program Interruptions:}

Operation (if direct control feature is not installed)
Privileged operation
Protection (fetch violation)
Addressing

\section*{Programming Note}

The timing signals and the write-out signal may be used to alert the equipment to which the data are sent. When data are sent to another cru, the external signal interruption may be used to alert that CPU.

\section*{Read Direct}

RDD \(D_{1}\left(B_{1}\right), I_{2}\)
[SI]
\begin{tabular}{|l|l|l|l|}
\hline 85 & \(\mathrm{I}_{2}\) & \(\mathrm{~B}_{1}\) & \(\mathrm{D}_{1}\) \\
\hline 0 & 78 & \\
\hline
\end{tabular}

Eight instruction bits are made available as signal-out timing signals. A direct-in data byte is accepted from an external device in the absence of a hold signal and is placed in the location designated by the operand address.

Instruction bits 8-15, the \(I_{2}\) field, are made available on a set of eight signal-out lines as 0.5 -microsecond to 1.0 -microsecond timing signals. These signal-out lines are also used in write direct. On a ninth line (Read Out) a 0.5 -microsecond to 1.0 -microsecond timing signal is made available coincident with these timing signals. The read-out line is distinct from the write-out line in write direct. No parity is made available with the eight instruction bits.

Eight data bits are accepted from a set of eight direct-in lines when the hold signal on the hold-in line is absent. The hold signal is sampled after the read-out signal has been completed and should be absent for at least 0.5 -microsecond. No parity is accepted with data signals, but a parity bit is generated as the data are placed in storage. When the hold signal is not removed, the cru does not complete the instruction. Excessive duration of this instruction may result in incomplete updating of the timer.

Condition Code: The code remains unchanged.
Program Interruptions:
Operation (if direct control feature is not installed)
Privileged operation
Protection (store violation)
Addressing

\section*{Programming Note}

The direct-out lines of one cPU may be connected to the direct-in lines of another CPU, providing CPU-to-CPU static signaling. Further, the write-out signal of the sending CPU may serve as the hold signal for the receiving cPu, temporarily inhibiting a READ direct when the signals are in transition.
Equipment connected to the hold-in line should be so constructed that the hold signal is removed when read direct is performed. Absence of the hold signal should correspond to absence of current in such a fashion that the CPU can proceed when power is removed from the source of the hold signal.

\section*{Diagnose}
sI


The cPU performs built-in diagnostic functions.
The purpose of the \(I_{2}\) field and the operand address may be defined in greater detail for a particular CPU and its appropriate diagnostic procedures. Similarly, the number of low-order address bits which must be zero is further specified for a particular CPU. When the address does not have the required number of loworder zeros, a specification exception causes a program interruption. Whether protection applies to diagnose depends on the model.

The purpose of the diagnostic functions is verification of proper functioning of the CPU equipment and locating faulty components.

The diagnose is completed either by taking the next sequential instruction or by obtaining a new PSW from location 112. The diagnostic procedure may affect the problem, supervisor, and interruptible status of the CPU, the condition code, and the contents of storage, registers, and timer, as well as the progress of \(1 / 0\) operations.

Some diagnostic functions turn on the test light on the operator control section of the system control panel.

Since the instruction is not intended for problemprogram or supervisor-program use, diAGNOSE has no mnemonic.

Condition Code: The code is unpredictable.
Program Interruptions:
Privileged operation
Protection (store or fetch violation)
Specification
Addressing

\section*{Status-Switching Exceptions}

Exceptional instructions, operand designations, or data cause a program interruption. When the interruption occurs, the current PSW is stored as an old pSW, and a new PSW is obtained. The interruption code inserted in the old Psw identifies the cause of the interruption. The following exception conditions cause a program interruption in status-switching operations.

Operation: The direct control feature is not installed, and the instruction is read direct or write direct; or, the protection feature is not installed and the instruction is set storage key or insert storage key.

Privileged Operation: A LOAD psw, set system mask,

SET STORAGE KEY, iNSERT STORAGE KEY, WRITE DIRECT, read direct, or diagnose is encountered while the cPu is in the problem state.

Protection: The key of an operand in storage does not match the protection key in the PSW. The instruction is suppressed on a store violation, except for read direct and test and set, which are terminated. The operation is terminated on a fetch violation.

Addressing: An address designates a location outside the available storage for the installation. The operation is terminated, except for diagnose, which is suppressed.

Specification: The operand address of a load psw does not have all three low-order bits zero; the operand address of diagnose does not have as many low-order zero bits as required for the particular CPU; the block address specified by SET STORAGE KEY or INSERT storage key does not have the four low-order bits allzero; or the protection feature is not installed and a rsw with a nonzero protection key is introduced.

When an instruction is suppressed, storage and external signals remain unchanged, and the psw is not changed by information from storage. Although storage remains unchanged, READ direct may have made a timing signal available.

When an interruption is taken, the instruction address stored as part of the old Psw has been updated by the number of halfwords indicated by the instruc-tion-length code in the old PSW.

Operand addresses are tested only when used to address storage. The address restrictions do not apply to the components from which an address is generated: the content of the \(D_{1}\) field and the content of the register specified by \(\mathrm{B}_{1}\).

\section*{Programming Notes}

When a program interruption occurs, the current Psw is stored in the old psw location. The instruction address stored as part of this old Psw is thus the updated instruction address, having been updated by the number of halfwords indicated in the instruction-length code of the same psw. The interruption code in this old PSW identifies the cause of the interruption and aids in the programmed interpretation of the old psw.

If the new psw for a program interruption has an unacceptable instruction address, another program interruption occurs. Since this second program interruption introduces the same unacceptable instruction address, a string of program interruptions is established which may be broken only by an external or I/o interruption. If these interruptions also have an unacceptable new psw, new supervisor information must be introduced by initial program loading or by manual intervention.

The interruption system permits the cPu to change its state as a result of conditions external to the system, in I/o units, or in the cPU itself. The five classes of these conditions are input/output, program, super-visor-call, external, and machine-check interruptions.

\section*{Interruption Action}

An interruption consists of storing the current Psw as an old psw and fetching a new psw.
Processing resumes in the state indicated by the new psw. The new psw is not checked for programming errors when it becomes the current psw. These checks are made when the next instruction is executed. The old psw contains the address of the instruction that would have been executed next if an interruption had not occurred and the instructionlength code of the last-interpreted instruction.

Interruptions are taken only when the CPU is interruptible for the interruption source. Input/output and external interruptions may be masked by the system mask, four of the 15 program interruptions may be masked by the program mask, and the machine-check interruptions may be masked by the machine-check mask.
An interruption always takes place after one instruction interpretation is finished and before a new instruction interpretation is started. However, the occurrence of an interruption may affect the execution of the current instruction. To permit proper programmed action following an interruption, the cause of the interruption is identified and provision is made to locate the last-interpreted instruction.
When the CPU is commanded to stop, the current instruction is finished, and all interruptions that are pending or become pending before the end of the instruction, and which are not masked, are taken.

The details of instruction execution, source identification, and location determination are explained in later sections and are summarized in the following table.

\section*{Programming Note}

A pending interruption will be taken even if the CPU becomes interruptible during only one instruction.
\begin{tabular}{lcccc}
\begin{tabular}{c} 
SOURCE \\
Identification
\end{tabular} & \begin{tabular}{c} 
INTERRUPTION CODE \\
PSW BITs 16-31
\end{tabular} & \begin{tabular}{c} 
MASK \\
BITS
\end{tabular} & \begin{tabular}{c} 
LLC \\
SET
\end{tabular} & \begin{tabular}{c} 
operation \\
EXECUTION
\end{tabular} \\
\(\quad\) Input/Output & (old PSW 56, new PSW & 120, priority 4) \\
Channel 0 & 00000000 aaaaaaaa & 0 & \(\mathbf{x}\) & completed \\
Channel 1 & 0000001 aaaaaaaa & 1 & \(\mathbf{x}\) & completed \\
Channel 2 & 00000010 aaaaaaaa & 2 & \(\mathbf{x}\) & completed \\
Channel 3 & 00000011 aaaaaaaa & 3 & \(\mathbf{x}\) & completed \\
Channel 4 & 00000100 aaaaaaaa & 4 & \(\mathbf{x}\) & completed \\
Channel 5 & 0000101 aaaaaaaa & 5 & \(\mathbf{x}\) & completed \\
Channel 6 & 00000110 aaaaaaaa & 6 & \(\mathbf{x}\) & completed
\end{tabular}

Program (old PSW 40, new PSW 104, priority 2)
\begin{tabular}{|c|c|c|c|c|}
\hline Operation & 0000000000000001 & & 1,2,3 & suppressed \\
\hline Privileged operation & 0000000000000010 & & 1,2 & suppressed \\
\hline Execute & 000000000000001 & & 2 & suppressed \\
\hline Protection & 0000000000000100 & & 0,2,3 & \begin{tabular}{l}
suppressed \\
or \\
terminated
\end{tabular} \\
\hline Addressing & 0000000000000101 & & 0,1,2,3 & \begin{tabular}{l}
suppressed \\
or \\
terminated
\end{tabular} \\
\hline Specification & 0000000000000110 & & 1,2,3 & suppressed \\
\hline Data & 0000000000000111 & & 2,3 & terminated \\
\hline Fixed-point overflow & 0000000000001000 & 36 & 1,2 & completed \\
\hline Fixed-point divide & 0000000000001001 & & 1,2 & \begin{tabular}{l}
suppressed \\
or completed
\end{tabular} \\
\hline Decimal overflow & 0000000000001010 & 37 & 3 & completed \\
\hline Decimal divide & 0000000000001011 & & 3 & suppressed \\
\hline Exponent overflow & 0000000000001100 & & 1,2 & terminated \\
\hline Exponent underflow & 0000000000001101 & 38 & 1,2 & completed \\
\hline Significance & 0000000000001110 & 39 & 1,2 & completed \\
\hline Floating-point divide & 0000000000001111 & & 1,2 & suppressed \\
\hline
\end{tabular}

Supervisor Call (old PSW 32, new PSW 96, priority 2)
Instruction bits 00000000 rrrrrrr \(\quad 1\) completed
External (old PSW 24, new PSW 88, priority 3)


\section*{Instruction Execution}

An interruption occurs when the preceding instruction is finished and the next instruction is not yet started. The manner in which the preceding instruction is finished may be influenced by the cause of the interruption. The instruction is said to have been completed, terminated, or suppressed.

In the case of instruction completion, results are stored and the condition code is set as for normal instruction operation, although the result may be influenced by the exception which has occurred.

In the case of instruction termination, all, part, or none of the result may be stored. Therefore, the result data are unpredictable. The setting of the condition code. if called for, may also be unpredictable. In general, the results should not be used for further computation.

In the case of instruction suppression, the execution proceeds as if no operation were specified. Results are not stored, and the condition code is not changed.

\section*{Source Identification}

The five classes of interruptions are distinguished by the storage locations in which the old psw is stored and from which the new psw is fetched. The detailed causes are further distinguished by the interruption code of the old PSW, except for the machine-check interruption. The bits of the interruption code are numbered 16-31, according to their position in the Psw.

For I/o interruptions, additional information is provided by the contents of the channel status word stored as part of the \(1 / 0\) interruption.

For machine-check interruptions, additional information is provided by the diagnostic procedure, which is part of the interruption.

The following table lists the permanently allocated main-storage locations.
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|r|}{AdDress} & Length & PURPOSE \\
\hline 0 & 00000000 & Double word & Initial program loading PSW \\
\hline 8 & 00001000 & Double word & Initial program loading CCW1 \\
\hline 16 & 00010000 & Double word & Initial program loading CCW2 \\
\hline 24 & 00011000 & Double word & External old PSW \\
\hline 32 & 00100000 & Double word & Supervisor call old PSW \\
\hline 40 & 00101000 & Double word & Program old PSW \\
\hline 48 & 00110000 & Double word & Machine old PSW \\
\hline 56 & 00111000 & Double word & Input/output old PSW \\
\hline 64 & 01000000 & Double word & Channel status word \\
\hline 72 & 01001000 & Word & Channel address word \\
\hline 76 & 01001100 & Word & Unused \\
\hline 80 & 01010000 & Word & Timer \\
\hline 84 & 01010100 & Word & Unused \\
\hline 88 & 01011000 & Double word & External new PSW \\
\hline 96 & 01100000 & Double word & Supervisor call new PSW \\
\hline 104 & 01101000 & Double word & Program new PSW \\
\hline 112 & 01110000 & Double word & Machine-check new PSW \\
\hline 120 & 01111000 & Double word & Input/output new PSW \\
\hline 128 & 10000000 & & Diagnostic scan-out area* \\
\hline \begin{tabular}{l}
*The \\
ticu
\end{tabular} & size of the ar model and & diagnostic sca I/O channel & -out area depends on the par- \\
\hline
\end{tabular}

\section*{Location Determination}

For some interruptions, it is desirable to locate the instruction being interpreted when the interruption occurred. Since the instruction address in the old PSW designates the instruction to be executed next, it is necessary to know the length of the preceding instruction. This length is recorded in bit positions 32 and 33 of the PSW as the instruction-length code.

The instruction-length code is predictable only for program and supervisor-call interruptions. For I/o and external interruptions, the interruption is not caused by the last-interpreted instruction, and the code is not predictable for these instructions. For machine-check interruptions, the setting of the code may be affected by the malfunction and, therefore, is unpredictable.

For the supervisor-call interruption, the instructionlength code is 1 , indicating the halfword length of supervisor call. For program interruptions, the codes 1,2 , and 3 indicate the instruction length in halfwords. The code 0 is reserved for program interruptions where the length of the instruction is not available because of certain overlapping conditions in instruction fetching. In code- 0 cases, the instruction address in the old psw does not represent the next instruction address. Instruction-length code 0 can occur for a program interruption only when the interruption is caused by a protected or an unavailable data address. The following table shows the states of the instructionlength code.
\begin{tabular}{|c|c|c|c|c|}
\hline & PSW BITS & \[
\begin{aligned}
& \text { INSTRUC- } \\
& \text { TION }
\end{aligned}
\] & INSTRUCTION & \\
\hline ILC & 32-33 & BITS 0-1 & Length & FORMAT \\
\hline 0 & 00 & & Not available & \\
\hline 1 & 01 & 00 & One halfword & RR \\
\hline 2 & 10 & 01 & Two halfwords & RX \\
\hline 2 & 10 & 10 & Two halfwords & RS or SI \\
\hline 3 & 11 & 11 & Three halfwords & SS \\
\hline
\end{tabular}

\section*{Programming Notes}

When a program interruption is due to an incorrect branch address, the location determined from the instruction address and instruction-length code is the branch address and not the location of the branch instruction.

When an interruption occurs while the cPu is in the wait state, the instruction-length code is always unpredictable.

The instruction execute represents upon interruption an instruction-length code which does not reflect the length of the instruction executed, but is 2 , the length of execute.

\section*{Input/Output Interruption}

The \(\mathrm{I} / \mathrm{o}\) interruption provides a means by which the CPU responds to signals from I/o devices.

A request for an \(\mathrm{I} / \mathrm{o}\) interruption may occur at any time, and more than one request may occur at the same time. The requests are preserved in the \(1 / 0\) section until accepted by the cru. Priority is established among requests so that only one interruption request is processed at a time.

An I/o interruption can occur only after execution of the current instruction is completed and while the cru is interruptible for the channel presenting the request. Channels are masked by system mask bits 0-6. Interruptions masked off remain pending.

The \(\mathrm{I} / \mathrm{o}\) interruption causes the old psw to be stored at location 56 and causes the channel status word associated with the interruption to be stored at location 64. Subsequently, a new psw is loaded from location 120.

The interruption code in the old psw identifies the channel and device causing the interruption. The in-struction-length code is unpredictable.

\section*{Program Interruption}

Exceptions resulting from improper specification or use of instructions and data cause a program interruption.

The current instruction is completed, terminated, or suppressed. Only one program interruption occurs for a given instruction and is identified in the old psw. The occurrence of a program interruption does not preclude the simultaneous occurrence of other pro-gram-interruption causes. Which of several causes is identified may vary from one occasion to the next and from one model to another.

A program interruption can occur only when the corresponding mask bit, if any, is one. When the mask bit is zero, the interruption is ignored. Program interruptions do not remain pending. Program mask bits \(36-39\) permit masking of four of the 15 interruption causes.
The program interruption causes the old psw to be stored at location 40 and a new psw to be fetched from location 104.

The cause of the interruption is identified by the four low-order bit positions in the interruption code, psw bits 28-31. The remainder of the interruption code, bits \(16-27\) of the psw, are made zero. The in-struction-length code indicates the length of the preceding instruction in halfwords. For a few cases, the instruction length is not available. These cases are indicated by code 0 .

If the new psw for a program interruption has an unacceptable instruction address, another program interruption occurs. Since this second program interruption introduces the same unacceptable instruction address, a string of program interruptions is established
which may be broken only by an external or \(1 / 0\) interruption. If these interruptions also have an unacceptable new psw, new supervisor information must be introduced by initial program loading or by manual intervention.
A description of the individual program exceptions follows. The application of these rules to each class of instructions is further described in the applicable sections. Some of the exceptions listed may also occur in operations executed by \(\mathrm{I} / \mathrm{o}\) channels. In that event, the exception is indicated in the channel status word stored with the I/o interruption (as explained under "Input/Output Operations").

\section*{Operation Exception}

When an operation code is not assigned or the assigned operation is not available on the particular model, an operation exception is recognized. The operation is suppressed.
The instruction-length code is 1,2 , or 3 .

\section*{Privileged-Operation Exception}

When a privileged instruction is encountered in the problem state, a privileged-operation exception is recognized. The operation is suppressed.

The instruction-length code is 1 or 2.

\section*{Execute Exception}

When the subject instruction of execute is another execute, an execute exception is recognized. The operation is suppressed.
The instruction-length code is 2 .

\section*{Protection Exception}

When the key of an instruction halfword or an operand in storage does not match the protection key in the Psw, a protection exception is recognized.
The operation is suppressed on a store violation, except in the case of store multtple, read direct, test AND SET, and variable-length operations, which are terminated.
Except for execute, which is suppressed, the operation is terminated on a fetch violation.
The instruction-length code is 0,2 , or 3 .

\section*{Addressing Exception}

When an address specifies any part of data, an instruction, or a control word outside the available storage for the particular installation, an addressing exception is recognized.

In most cases, the operation is terminated for an invalid data address. Data in storage remain unchanged, except when designated by valid addresses. In a few cases, an invalid data address causes the instruction to be suppressed - and (ni), exclusive or (xi), or
(oi), mOVE (MVI), CONVERT To DECTMAL, DIAGNOSE, execute, and certain store operations (ST, STC, STH, std, and ste). The operation is suppressed for an invalid instruction address.

The instruction-length code normally is 1,2 or 3 ; but may be 0 in the case of a data address.

\section*{Specification Exception}

A specification exception is recognized when:
1. A data, instruction, or control-word address does not specify an integral boundary for the unit of information.
2. The \(R_{1}\) field of an instruction specifies an odd register address for a pair of general registers that contains a 64 -bit operand.
3. A floating-point register address other than 0,2 , 4 , or 6 is specified.
4. The multiplier or divisor in decimal arithmetic exceeds 15 digits and sign.
5. The first operand field is shorter than or equal to the second operand field in decimal multiplication or division.
6. The block address specified in set storage key or insert storage key has the four low-order bits not all zero.
7. A psw with a nonzero protection key is encountered when protection is not installed.

The operation is suppressed. The instruction-length code is 1,2 , or 3 .

\section*{Data Exception}

A data exception is recognized when:
1. The sign or digit codes of operands in decimal arithmetic or editing operations or in CONVERT to BINARY are incorrect.
2. Fields in decimal arithmetic overlap incorrectly.
3. The decimal multiplicand has too many highorder significant digits.

The operation is terminated. The instruction-length code is 2 or 3.

\section*{Fixed-Poinf-Overflow Exception}

When a high-order carry occurs or high-order significant bits are lost in fixed-point add, subtract, shift, or sign-control operations, a fixed-point-overflow exception is recognized.

The operation is completed by ignoring the information placed outside the register. The interruption may be masked by psw bit 36 .

The instruction-length code is 1 or 2.

\section*{Fixed-Point-Divide Exception}

A fixed-point-divide exception is recognized when a quotient exceeds the register size in fixed-point division, including division by zero, or the result of convert to binary exceeds 31 bits.

Division is suppressed. Conversion is completed by ignoring the information placed outside the register.

The instruction-length code is 1 or 2.

\section*{Decimal-Overflow Exception}

When the destination field is too small to contain the result field in a decimal operation, a decimal-overflow exception is recognized.

The operation is completed by ignoring the overflow information. The interruption may be masked by fsw bit 37.

The instruction-length code is 3.

\section*{Decimal-Divide Exception}

When a quotient exceeds the specified data field size, a decimal-divide exception is recognized. The operation is suppressed.

The instruction-length code is 3 .

\section*{Exponent-Overflow Exception}

When the result characteristic exceeds 127 in floatingpoint addition, subtraction, multiplication, or division, an exponent-overflow exception is recognized. The operation is terminated.

The instruction-length code is 1 or 2.

\section*{Exponent-Underflow Exception}

When the result characteristic is less than zero in floating-point addition, subtraction, multiplication, or division, an exponent-underflow exception is recognized.

The operation is completed by making the result a true zero. The interruption may be masked by psw bit 38.

The instruction-length code is 1 or 2.

\section*{Significance Exception}

When the result of a floating-point addition or subtraction has an all-zero fraction, a significance exception is recognized.

The operation is completed. The interruption may be masked by psw bit 39. The manner in which the operation is completed is determined by the mask bit.

The instruction-length code is 1 or 2.

\section*{Floating-Point-Divide Exception}

When division by a floating-point number with zero fraction is attempted, a floating-point divide exception is recognized. The operation is suppressed.

The instruction-length code is 1 or 2.

\section*{Supervisor-Call Interruption}

The supervisor-call interruption occurs as a result of the execution of supervisor call.

The supervisor-call interruption causes the old PSW
to be stored at location 32 and a new psw to be fetched from location 96.
The contents of bit positions \(8-15\) of the supervisor call become bits \(24-31\) in the interruption code of the old psw. psw bit positions \(16-23\) in the old psw are made zero. The instruction-length code is 1 , indicating the halfword length of supervisor call.

\section*{Programming Notes}

The name "supervisor call" indicates that one of the major purposes of the interruption is the switching from problem to supervisor state. This major purpose does not preclude the use of this interruption for other types of status switching.
The interruption code may be used to convey a message from the calling program to the supervisor.

When supervisor call is performed as the subject instruction of execute, the instruction-length code is 2.

\section*{External Interruption}

The external interruption provides a means by which the CPU responds to signals from the timer, from the interrupt key, and from external units.
A request for an external interruption may occur at any time, and requests from different sources may occur at the same time. Requests are preserved until honored by the cpu. All pending requests are presented simultaneously when an external interruption occurs. Each request is presented only once. When several requests from one source are made before the interruption is taken, only one interruption occurs.
An external interruption can occur only when system mask bit 7 is one and after execution of the current instruction is completed. The interruption causes the old psw to be stored at location 24 and a new Psw to be fetched from location 88.
The source of the interruption is identified in bit positions \(24-31\) of the old Psw. The remainder of the interruption code, psw bits \(16-23\), is made zero. The instruction-length code is unpredictable for external interruptions.

\section*{Timer}

A timer value changing from positive to negative causes an external interruption with psw bit 24 set to one.
The timer occupies a 32 -bit word at main-storage location 80 with a format as shown in the following illustration. The count is treated as a signed integer by following the rules for fixed-point arithmetic. The negative overflow, occurring as the timer value changes from a large negative number to a large positive number, is ignored. The interruption is initiated as the count proceeds from a positive number, including
zero, to a negative number. The full cycle of the timer is 15.5 hours.


In the basic form, the contents of the timer are reduced by one in bit position 21 and in bit position 23 every \(1 / 60\) of a second, or the timer contents are reduced by one in bit position 21 and in bit position 22 every \(1 / 50\) of a second. The choice is determined by the available line frequency. In either case, the timer operates as if bit position 23 were being decremented by one every \(1 / 300\) of a second.
The line-frequency timer causes the word at storage location 80 to be updated whenever access to storage permits. The updating occurs only between the execution of instructions. An updated timer value is normally available at the end of each instruction execution, and, if no other activity in the system interferes with timer updating, any reference to the word at location 80 yields a timer value that, within the resolution of the timer, is not off by more than the execution time of the instruction. When the execution of an instruction or other activity in the system causes storage updating to be delayed by more than one period, the content of the word at location 80 subsequently may be reduced by more than one unit in a single updating cycle, depending on the length of the delay and the extent of timer backup storage. Timer updating may be omitted when I/O data transmission approaches the limit of storage capability, when a channel sharing CPU equipment and operating in burst mode causes CPU activity to be locked out, or when the instruction time for read direct is excessive. The program is not alerted when omission of updating causes the real-time count to be lost.

The value of the line-frequency timer is accessible to any reference to word location 80 , provided the location is not protected for the type of reference. The 32 -bit timer value may be changed at any time by storing a new value in location 80 . Fetching of location 80 provides the current contents of bit positions 0-31. Bit positions \(24-31\) of the line-frequency timer do not participate in the updating, and their contents are not changed by the timer.

Higher resolution of timing may be obtained in some models by decrementing the content of bit position 31 approximately every 13 microseconds. The exact frequency of decrementing bit position 31 is such as to count at 300 cycles per second in bit position 23.

To avoid excessive interference in main storage when a timer with higher resolution is provided, all or part of the eight-bit high-resolution portion of the timer may be kept in internal timer backup storage.

Location 80 may not be updated for each time increment, but, storage accesses permitting, updating occurs at least as frequently as with the line-frequency timer. As in the case of the line-frequency timer, when activity in the system has caused updating of location 80 to be delayed, two or more contiguous updating cycles may occur, or, upon excessive activity, updating may be omitted, thus causing the real-time count to be lost.

When a cPU equipped with a high-resolution timer addresses the timer as a source of an operand, the instruction refers to both the main storage and backup storage portions of the timer, provided the location is not protected for the type of reference. All 32 bits of the timer may be changed by storing a new value at location 80 , while on fetching an operand, location 80 yields a timer value that, within the resolution of the timer, is not off by more than the execution time of the instruction. When the content of the timer is fetched by the channel or is used as a source of an instruction, the content of the low-order byte is unpredictable. Similarly, when the channel stores data at location 83, the effect of the operation on the eight low-order bits of the timer value is unpredictable.
When location 80 is protected, any attempt to change the value of the timer causes a program interruption with protection exception. When protection exception is indicated, the timer value in main storage, as well as in the cPu internal backup storage, remains unchanged.
In a system having shared main storage, a cPu has access only to the main-storage part of another cpu's timer, provided the location is not protected for the type of reference. On fetching of the timer of another ceu, the content of the low-order byte is unpredictable when a high-resolution timer has been installed, whereas storing in the low-order byte of the timer of another cPu may have an unpredictable effect on the eight loworder bits of the timer value.
The timer value remains unchanged during initial program loading when the CPU is in the stopped state, or when the rate switch on the operator intervention panel is set to instruction step.

The timer is an optional feature on some models.

\section*{Programming Notes}

The timer in association with a program can serve both as a real-time clock and as an interval timer.
The value of the timer may be changed without losing the real-time count by loading the new value in byte locations \(84-87\) and then shifting bytes \(80-87\) into byte locations \(76-83\) by means of the instruction move, thus placing in a single operation the new timer value into word location 80 and making the old value available at location 76. If two instructions are used to inter-
rogate and then replace the value of the timer, the program may lose a time increment if an updating cycle occurs between the execution of the two instructions.
When the value of the timer is to be recorded on an I/o device, the program should first store the timer value in a temporary storage location to which the I/o operation should subsequently refer. When the channel fetches the timer value directly from location 80 , the value as recorded on the \(1 / 0\) device is unpredictable. The channel may fetch the information from storage a byte or a halfword at a time, and the cPu may update the contents of location 80 between channel references.

\section*{Interrupt Key}

Pressing the interrupt key on the operator control section of the system control panel causes an external interruption with Psw bit 25 set to one.
The key is active while power is on.

\section*{External Signal}

An external signal causes an external interruption, with the corresponding bit in the interruption code turned on.
A total of six signal-in lines may be connected to the cPu for receiving external signals. The pattern presented in psw bit positions \(26-31\) depends upon the pattern received before the interruption is taken. Because of circuit skew, one or more of several simultaneously generated external signals may arrive at the CPU too late to be included in the external interruption resulting from the earliest signal. These late signals may cause another interruption to be taken. An interruption will clear all signals concurrently if the cru was disabled for external interruptions at the time the signals arrived.
The facility to accept external signals is part of the direct control feature. It may also be available as a separate feature.

\section*{Programming Note}

The signal-in lines of one cPU may be connected to the signal-out timing lines of the direct control feature of another CPU, or the signal-in lines may be connected to the machine check-out lines of other cPu's. An interconnection of this kind allows one CPU to interrupt another. Also, the direct-out lines of one cru may be connected to the direct-in lines of the other, and vice versa.

\section*{Machine-Check Interruption}

The machine-check interruption provides a means for recovery from and fault location of machine malfunction.

When the machine-check mask bit is one, occurrence of a machine check terminates the current instruction, initiates an internal diagnostic procedure, issues a signal on the machine check-out line, and subsequently causes the machine-check interruption.

The old psw is stored at location 48 with an interruption code of zero. The state of the cPu is scanned out into the storage area, starting with location 128 and extending through as many words as the given cPU requires. The new pSw is fetched from location 112. Proper execution of these steps depends on the nature of the machine check.

The machine check-out signal is provided as part of the multisystem feature. The signal is a 0.5 -microsecond to 1.0 -microsecond timing signal that follows the \(\mathrm{I} / \mathrm{o}\) interface line-driving and terminating specifications. The signal is designed so that it has a high probability of being issued in the presence of machine malfunction.
When the machine-check mask bit is zero, an attempt is made to complete the current instruction upon the occurrence of a machine check and to proceed with the next sequential instruction. No diagnostic procedure, signal, or interruption occurs.

A change in the machine-check mask bit due to the loading of a new Psw results in a change in the treatment of machine checks. Depending on the-nature of a machine check, the earlier treatment may still be in force for several cycles.

Following emergency power turn-off and turn-on or system reset, incorrect parity may exist in storage or registers. Unless new information is loaded, a machine check may occur erroneously. Once storage and registers are cleared, a machine check can be caused only by machine malfunction and never by data or instructions.

Machine checks occurring in operations executed by \(1 / 0\) channels either cause a machine-check interruption or are recorded in the channel status word for that operation.

\section*{Priority of Interruptions}

During execution of an instruction, several interrup-tion-causing events may occur simultaneously. The instruction may give rise to a program interruption, an external interruption may occur, a machine check may occur, and an I/o interruption request may be made. Instead of the program interruption, a supervisor-call interruption might occur; however, both cannot occur since these two interruptions are mutually exclusive. Simultaneous interruption requests are honored in a predetermined order.

The machine-check interruption has highest priority. When it occurs, the current operation is terminated. Program and supervisor-call interruptions that would have occurred as a result of the current instruction are eliminated. Every reasonable attempt is made to limit the side-effects of a machine check. Normally, \(\mathrm{I} / \mathrm{o}\) and external interruptions, as well as the progress of the I/o data transfer and the updating of the timer, remain unaffected.
When no machine check occurs, the program interruption or supervisor-call interruption is taken first, the external interruption is taken next, and the \(1 / 0\) interruption is taken last. The action consists of storing the old PSw and fetching the new psw belonging to the interruption first taken. This new psw is subsequently stored without any instruction execution, and the next interruption Psw is fetched. This storing and fetching continues until no more interruptions are to be serviced. The external and \(\mathrm{I} / \mathrm{o}\) interruptions are taken only if the immediately preceding psw indicates that the cPU is interruptible for these causes.

Instruction execution is resumed using the lastfetched psw. The order of executing interruption subroutines is therefore the reverse of the order in which the psw's are fetched.
The interruption code of a new psw is not loaded since a new interruption code is always stored. The instruction-length code in a new psw is similarly ignored since it is unpredictable for all interruptions other than program or supervisor call. The protection key of a new Psw is stored unchanged. When the feature is not installed, the protection key must be zero when loaded.

If the new psw for the program interruption has an unacceptable instruction address, another program interruption occurs. Since this second program interruption introduces the same unacceptable instruction address, a string of program interruptions is established. This string may be broken by an external or \(1 / 0\) interruption. If these interruptions also have an unacceptable new psw, new supervisor information must be introduced by initial program loading or by manual intervention.

\section*{Programming Note}

When interruption sources are not masked off, the order of priority in handling the interruption subroutines is machine check, \(\mathrm{I} / \mathrm{o}\), external, and program or supervisor call. This order can be changed to some extent by masking. The priority rule applies to interruption requests made simultaneously. An interruption request made after some interruptions have already been taken is honored according to the priority prevailing at the moment of request.

\section*{Input/Output Operations}

Transfer of information to and from main storage, other than to or from the central processing unit or via the direct control path, is referred to as input and output operation. An input/output (I/o) operation involves the use of an input/output device. Input/output devices perform I/o operations under control of control units, which are attached to the central processing unit (CPU) by means of channels.

This portion of the manual describes the programmed control of I/O devices by the channels and by the cPu. Formats are defined for the various types of \(1 / 0\) control information. The formats apply to all I/o operations, and are independent of the type of \(1 / 0\) device, its speed, or its mode of operation.

The formats described include provision for functions unique to an \(\mathrm{I} / \mathrm{o}\) device, such as erase gap on a magnetic tape unit. The way in which a device makes use of the format is defined in the sRL publication for the particular device.

Note: This part of the manual provides detailed information about the \(1 / 0\) system. A more general description appears in the Input and Output section of the System Structure part of this manual.

\section*{Attachment of Input/Output Devices}

\section*{Input/Oûput Devices}

Input/output devices provide external storage and a means of communication between data processing systems or between a system and its environment. Input/output devices include such equipment as card read punches, magnetic tape units, direct-access-storage devices (disks and drums), typewriter-keyboard devices, printers, teleprocessing devices, and process control equipment.

Most types of I/o devices, such as printers, card equipment, or tape devices, deal directly with external documents, and these devices are physically distinguishable and identifiable. Other types consist only of electronic equipment and do not directly handle physical recording media. The channel-to-channel adapter, for example, provides a channel-to-channel data transfer path, and the data never reach a physical recording medium outside main storage. Similarly, the ibm 2702 Transmission Control handles transmission of information between the data processing system and a remote station, and its input and output are signals on a transmission line. Furthermore, in this latter case, the

2702 may be time-shared for concurrent operation of a number of remote stations, and the 2702 is distinguished as a particular r/o device only during the time period associated with the operation on the corresponding remote station.

Input/output devices ordinarily are attached to one control unit and are accessible from one channel. Switching equipment is available to make some devices accessible to two or more channels by switching them between two or more control units. The time required for switching occurs during device selection time and may be ignored.

\section*{Control Units}

The control unit provides the logical capabilities necessary to operate and control an \(1 / 0\) device, and adapts the characteristics of each device to the standard form of control provided by the channel.

All communication between the control unit and the channel takes place over the \(\mathrm{I} / \mathrm{o}\) interface. The control unit accepts control signals from the channel, controls the timing of data transfer over the \(1 / 0\) interface, and provides indications concerning the status of the device.

The \(\mathrm{I} / \mathrm{o}\) interface provides an information format and a signal sequence common to all \(\mathrm{I} / \mathrm{o}\) devices. The interface consists of a set of lines that can connect a number of control units to the channel. Except for the signal used to establish priority among control units, all communications to and from the channel occur over a common bus, and any signal provided by the channel is available to all control units. At any one instant, however, only one control unit is logically connected to the channel.

The selection of a control unit for communication with the channel is controlled by a signal from the channel that passes serially through all control units and permits, sequentially, each control unit to respond to additional signals provided by the channel. A control unit remains logically connected on the interface until it has transferred the information it needs or has, or until the channel signals it to disconnect, whichever occurs earlier.
The I/o device attached to the control unit may be designed to perform only certain limited operations, or it may perform many different operations. A typical operation is moving the recording medium and recording data. To accomplish these functions, the device needs detailed signal sequences peculiar to the type
of device. The control unit decodes the commands received from the channel, interprets them for the particular type of device, and provides the signal sequence required for execution of the operation.

A control unit may be housed separately or it may be physically and logically integral with the \(1 / 0\) device. In the case of most electromechanical devices, a well-defined interface exists between the device and the control unit because of the difference in the type of equipment the control unit and the device contain. These electromechanical devices often are of a type where only one device of a group attached to a control unit is required to operate at a time (magnetic tape units or disk access mechanisms, for example), and the control unit is shared among a number of \(\mathrm{I} / \mathrm{o}\) devices. On the other hand, in electronic I/O devices such as the channel-to-channel adapter, the control unit does not have an identity of its own.

From the user's point of view, most functions performed by the control unit can be merged with those performed by the \(\mathrm{I} / \mathrm{o}\) device. Therefore, this manual normally does not make specific mention of the control unit function; the execution of \(\mathrm{I} / \mathrm{o}\) operations is described as if the I/o devices communicated directly with the channel. Reference is made to the control unit only when emphasizing a function performed by it or when sharing of the control unit among a number of devices affects the execution of I/o operations.

\section*{Channels}

The channel directs the flow of information between I/o devices and main storage. It relieves the cru of the task of communicating directly with the devices and permits data processing to proceed concurrently with I/o operations.

The channel provides a standard interface for connecting different types of \(\mathrm{I} / \mathrm{o}\) devices to the CPU and to main storage. It accepts control information from the cru in the format supplied by the program and changes it into a sequence of signals acceptable to a control unit. After the operation with the device has been initiated, the cpu is released for other work and the channel assembles or disassembles data and synchronizes the transfer of data bytes over the interface with main-storage cycles. To accomplish this, the channel maintains and updates an address and a count that describe the destination or source of data in main storage. Similarly, when an I/O device provides signals that should be brought to the attention of the program, the channel converts the signals to a format compatible to that used in the cpu.

The channel contains all the common facilities for the control of \(\mathrm{I} / \mathrm{o}\) operations. When these facilities are
provided in the form of separate autonomous equipment designed specifically to control I/o devices, I/o operations are completely overlapped with the activity in the cpu. The only main-storage cycles required during I/o operations in such channels are those needed to transfer data and control information to or from the final locations in main storage. These cycles do not interfere with the cPu program, except when both the cPU and the channel concurrently attempt to refer to the same main storage.
Alternatively, the system may use to a greater or lesser extent the facilities of the cPU for controlling I/o devices. When the CPU and the channel share common facilities, channel operations cause interference to the cru, varying in intensity from occasional delay of a cPU cycle through a complete lockout of cPU activity. The intensity depends on the extent of sharing and on the \(1 / \mathrm{o}\) data rate. The sharing of the facilities, however, is accomplished automatically, and the program is not affected by cpu delays, except for an increase in execution time.

\section*{Modes of Operation}

Data transfer between main storage and an \(\mathrm{I} / \mathrm{o}\) device occurs in one of two modes: burst or multiplex.

In burst mode, the I/o device monopolizes the \(\mathrm{I} / \mathrm{O}\) interface and stays logically connected to the channel for the transfer of a burst of information. No other device can communicate over the interface during the time a burst is transferred. The burst can consist of a few bytes, a whole block of data, or a sequence of blocks with associated control and status information.
Some channels can tolerate an absence of data transfer during a burst mode operation, such as occurs when reading a long gap on tape, for not more than approximately one-half minute. Equipment malfunction may be indicated when an absence of data transfer exceeds this time.

In multiplex mode, the facilities in the channel may be shared by a number of concurrently operating I/o devices. The multiplex mode causes all \(\mathrm{I} / \mathrm{o}\) operations to be split into short intervals of time during which only a segment of information is transferred over the interface. During an interval, only one device is logically connected to the channel. The intervals associated with the concurrent operation of multiple \(\mathrm{x} / \mathrm{o}\) devices are sequenced in response to demands from the devices. The channel controls are occupied with any one operation only for the time required to transfer a segment of information. The segment can consist of a single byte of data, a few bytes of data, a status report from the device, or a control sequence used for initiation of a new operation.

A short burst of data can be handled in either multiplex or burst mode. The distinction between a short burst occurring in the multiplex mode and an operation in the burst mode is in the length of the bursts. A channel that can operate in either mode determines its mode of operation by "time-out." Whenever the burst causes the device to be connected to the channel for more than approximately 100 microseconds, the channel is considered to be operating in the burst mode.

Operation in burst and multiplex modes is differentiated because of the way the channels respond to I/o instructions. A channel operating a device in the burst mode appears busy to new I/o instructions, whereas a channel operating one or more devices in the multiplex mode is available for initiating operation of another device. If a channel that can operate in either mode happens to be communicating with an I/o device at the instant a new I/O instruction is issued, action on the instruction is delayed by the channel until the current mode of operation is established by time-out. A new I/o operation is initiated only after the channel has serviced all outstanding requests for data transfer from devices previously placed in operation.

\section*{Types of Channels}

A system can be equipped with two types of channels: selector and multiplexor. Channels are classified according to the modes of operation they can sustain. A multiplexor channel can operate either in multiplex mode or in burst mode, depending upon the device. A selector channel operates only in burst mode.

The channel facilities required for sustaining a single \(1 / 0\) operation are termed a subchannel. The subchannel consists of the channel storage used for recording the addresses, count, and any status and control information associated with the I/o operation. The mode in which a channel can operate depends upon whether it has one or more subchannels.

The selector channel has one subchannel and always forces the \(\mathrm{I} / \mathrm{o}\) device to transfer data in the burst mode. The burst extends over the whole block of data, or, when command chaining is specified, over the whole sequence of blocks. The selector channel cannot perform any multiplexing and therefore can be involved in only one data transfer operation at a time. In the meantime, other I/o devices attached to the channel can be executing previously initiated operations that do not involve communication with the channel, such as rewinding tape to load point. When the selector channel is not executing an operation or a chain of operations and is not processing an interruption, it monitors the attached devices for status information.

The multiplexor channel contains multiple subchannels and can operate in either multiplex or burst mode. In multiplex mode, one or more devices may operate concurrently, each on a separate subchannel. In burst mode, only one device on the channel may be transferring data. The mode of operation is determined by the \(\mathrm{I} / \mathrm{o}\) device, and the mode can change at any time. The data transfer associated with an operation can occur partially in the multiplex mode and partially in the burst mode. Ordinarily, devices with a high rate of data transfer operate with the channel in burst mode, and slower devices run in multiplex mode. Some control units have a manual switch for setting the mode of operation.

Multiplexor channels vary in the number of subchannels they contain. When the multiplexor channel operates in multiplex mode, it can sustain concurrently one \(1 / \mathrm{o}\) operation per subchannel, provided that the total load on the channel does not exceed its capacity. Each subchannel appears to the program as an independent selector channel, except for those aspects of communication that pertain to the physical channel (e.g., individual subchannels on a multiplexor channel are not distinguished as such by the test channel instruction or by the mask controlling \(\mathrm{I} / \mathrm{o}\) interruptions from the channel). When the multiplexor channel is not servicing an I/o device, it monitors its devices for data and for interruption conditions.

When the multiplexor channel is transferring data in burst mode, the subchannel associated with the burst operation monopolizes the data transfer facilities of the channel. Other subchannels on the multiplexor channel cannot respond to requests from devices until the burst is completed.

Subchannels on the multiplexor channel may be cither nonshared or shared.

A subchannel is referred to as nonshared if it is associated and can be used only with a single \(1 / 0\) device. A nonshared subchannel is used with devices that do not have any restrictions on the concurrency of data transfer, such as the ibm 1442 Card Read Punch Model N1 or the ibm 2250 Display Unit Model 1.

A subchannel is referred to as shared if data transfer to or from a set of devices implies the use of the same subchannel. Only one device associated with a shared subchannel may be involved in data transmission at a time. Shared subchannels are used with devices, such as magnetic tape units or disk access mechanisms, that share a control unit. For such devices, the sharing of the subchannel does not restrict the concurrency of I/o operations since the control unit permits only one device to be involved in a data-transfer operation at a
time. A subchannel is not necessarily shared, however, even when the I/o devices share a control unit. For example, each transmission line attached to the IBM 2702 Transmission Control is assigned a nonshared subchannel, although all of the transmission lines share the common control unit.

\section*{System Operation}

Input/output operations are initiated and controlled by information with three types of formats: instructions, commands, and orders. Instructions are decoded by the CPU and are part of the CPU program. Commands are decoded and executed by the channels and I/o devices, and initiate \(1 / 0\) operations, such as reading and writing. One or more commands arranged for sequential execution form a channel program. Both instructions and commands are fetched from main storage and are common to all types of \(1 / 0\) devices, although the modifier bits in the command code may specify device-dependent conditions for the execution of a data-transfer operation at the device.

Functions peculiar to a device, such as rewinding tape or positioning the access mechanism on a disk drive, are specified by orders. Orders are decoded and executed by \(1 / 0\) devices. The control information specifying an order may appear in the modifier bits of a control command code, may be transferred to the device as data during a control or write operation, or may be made available to the device by other means.

The CPU program initiates \(\mathrm{I} / \mathrm{o}\) operations with the instruction start i/o. This instruction identifies the channel and device and causes the channel to fetch the channel address word (caw) from a fixed location in main storage. The caw contains the protection key and designates the location in main storage from which the channel subsequently fetches the first channel command word (ccw). The ccw specifies the command to be executed and the storage area, if any, to be used.

If the channel is not operating in burst mode and if the subchannel associated with the addressed I/o device is not busy, the channel attempts to select the device by sending the address of the device to all control units attached to the channel. A control unit that recognizes the address connects itself logically to the channel and responds to its selection by returning its address. The channel subsequently sends the command code part of the ccw over the interface, and the device responds with a status byte indicating whether it can execute the command.

At this time, the execution of start \(\mathrm{I} / \mathrm{o}\) is terminated. The results of the attempt to initiate the execution of the command are indicated by setting the condition code in the program status word (PSW),
and, under certain conditions, by storing pertinent information in the channel status word (csw).

If the operation is initiated at the device and its execution involves transfer of data, the subchannel is set up to respond to service requests from the device and assumes further control of the operation. In the case of operations that do not require any data to be transferred to or from the device, the device may signal the end of the operation immediately on receipt of the command code.

An i/o operation may involve transfer of data to one storage area, designated by a single ccw, or to a number of noncontiguous storage areas. In the latter case, a list of ccw's is used for execution of the I/o operation, each CCW designating a contiguous storage area, and the ccw's are said to be coupled by data chaining. Data chaining is specified by a flag in the ccw and causes the channel to fetch another ccw upon the exhaustion or filling of the storage area designated by the current ccw. The storage area designated by a ccw fetched on data chaining pertains to the \(1 / 0\) operation already in progress at the \(1 / 0\) device, and the \(\mathrm{I} / \mathrm{o}\) device is not notified when a new ccw is fetched. Provision is made in the ccw format for the programmer to specify that, when the ccw is decoded, the channel request an I/o interruption as soon as possible, thereby notifying the CPU program that chaining has progressed to a particular cCw in the channel program.

Termination of the \(1 / 0\) operation normally is indicated by two conditions: channel end and device end. The channel-end condition indicates that the r/o device has received or provided all information associated with the operation and no longer needs channel facilities. The device-end signal indicates that the I/o device has terminated execution of the operation. The device-end condition can occur concurrently with the channel-end condition or later.

Operations that keep the control unit busy after releasing channel facilities may, under certain conditions, cause a third type of signal. This signal, called control unit end, may occur only after channel end and indicates that the control unit has become available for initiation of another operation.

The conditions signaling the termination of an \(\mathrm{I} / \mathrm{o}\) operation can be brought to the attention of the program by \(1 / 0\) interruptions or, when the channel is masked, by programmed interrogation of the \(1 / 0\) device. In either case, these conditions cause storing the CSw, which contains additional information concerning the execution of the operation. At the time the channel-end condition is generated, the channel identifies to the program the last ccw used and provides its residual byte count, thus indicating the extent of main storage used. Both the channel and the device can
provide indications of unusual conditions with channel end. The control-unit-end and device-end conditions can be accompanied by error indications from the device.

Facilities are provided for the program to initiate execution of a chain of \(1 / 0\) operations with a single start \(1 / 0\). When the chaining flags in the current ccw specify command chaining and no unusual conditions have been detected in the operation, the receipt of the device-end signal causes the channel to fetch a new ccw and to initiate a new command at the device. A chained command is initiated by means of the same sequence of signals over the \(1 / 0\) interface as the first command specified by start \(1 / 0\). The ending signals occurring at the termination of an operation caused by a cCw specifying command chaining are not made available to the program when another operation is initiated by the command chaining; the channel continues execution of the channel program. If, however, an unusual condition has been detected, the ending signals cause suppression of command chaining and termination of the channel program.

Conditions that initiate \(\mathrm{I} / \mathrm{o}\) interruptions are asynchronous to activity in the CPU, and more than one condition can occur at the same time. The channel and the CPU establish priority among the conditions so that only one interruption request is processed at a time. The conditions are preserved in the I/o devices and subchannels until accepted by the cPu.
Execution of an I/o operation or chain of operations thus involves up to four levels of participation:
1. Except for the effects caused by the integration of CPU and channel equipment, the cPu is busy for the duration of execution of start I/O, which lasts at most until the addressed I/o device responds to the first command.
2. The subchannel is busy with the execution from the initiation of the operation at the \(1 / 0\) device until the channel-end condition for the last operation of the command chain is accepted by the cru.
3. The control unit may remain busy after the subchannel has been released and may generate the con-trol-unit-end condition when it becomes free.
4. The \(\mathrm{I} / \mathrm{o}\) device is busy from the initiation of the first command until the device-end condition associated with the last operation is accepted or cleared by the cru.

A pending device-end condition causes the associated device to appear busy, but does not affect the state of any other part of the system. A pending control unit end blocks communications through the control unit to any device attached to it, and a pending channel end normally blocks all communications through the subchannel.

\section*{Compatibility of Operation}

The organization of the \(\mathrm{I} / \mathrm{o}\) system provides for a uniform method of controlling \(\mathrm{I} / \mathrm{o}\) operations. The capability of a channel, however, depends on its use and on the model to which it belongs. Channels are provided with different data-transfer capabilities, and an I/o device designed to transfer data only at a specific rate (a magnetic tape unit or a disk storage, for example) can operate only on a channel that can accommodate at least this data rate.

The data rate a channel can accommodate depends also on the way the \(1 / 0\) operation is programmed. The channel can sustain its highest data rate when no data chaining is specified. Data chaining reduces the maximum allowable rate, and the extent of the reduction depends on the frequency at which new ccw's are fetched and on the address resolution of the first byte in the new main-storage area. Furthermore, since in most instances the channel may share main storage with the CPU and other channels, activity in the rest of the system affects the accessibility of main storage and, hence, the instantaneous load the channel can sustain.

In view of the dependence of channel capacity on programming and on activity in the rest of the system, an evaluation of the ability of a specific \(I / 0\) configuration to function concurrently must be based on a consideration of both the data rate and the way the I/o operations are programmed. Two systems employing identical complements of \(\mathrm{I} / \mathrm{O}\) devices may be able to execute certain programs in common, but it is possible that other programs requiring, for example, data chaining, may not run on one of the systems because of the increased load caused by the data chaining.

\section*{Control of Input/Output Devices}

The cPU controls \(I / 0\) operations by means of four I/o instructions: start \(1 / 0\), test \(1 / 0\), halt \(1 / 0\), and resst channel.

The instruction test channel addresses a channel; it does not address an I/o device. The other three I/o instructions address a channel and a device on that channel.

\section*{Input/Output Device Addressing}

An I/o device and the associated access path are designated by an \(\mathrm{I} / \mathrm{o}\) address. The \(\mathrm{I} / \mathrm{o}\) address is a 16 -bit binary number and consists of two parts: a channel address in the eight high-order bit positions and a device address in the eight low-order bit positions.

The channel-address field provides for identifying up to 256 channels, out of which only channels 0-6 may be installed; channel-addresses 7 and up are considered invalid. Channel 0 is a multiplexor channel;
channels numbered 1-6 may be either multiplexor or selector channels, as shown below. The number and type of channels available, as well as their address assignment, depend on the system model and the particular installation.
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|c|}{ADDRESS} \\
\hline Channel & Device \\
\hline 00000000 & XXXX XXXX \\
\hline 00000001 & XXXX XXXX \\
\hline 00000010 & XXXX XXXX \\
\hline 00000011 & XXXX XXXX \\
\hline 00000100 & XXXX XXXX \\
\hline 00000101 & XXXX XXXX \\
\hline 00000110 & XXXX XXXX \\
\hline 00000111 & XXXX XXXX \\
\hline \multicolumn{2}{|c|}{TO} \\
\hline 11111 & XXXX XXXX \\
\hline
\end{tabular}

ASSIGNMENT
Devices on channel 0
Devices on channel 1 Devices on channel 2
Devices on channel 3
Devices on channel 4
Devices on channel 5
Devices on channel 6
INVALID

The device address identifies the particular \(\mathrm{I} / \mathrm{o}\) device and control unit on the designated channel. The address identifies, for example, a particular magnetic tape drive, disk access mechanism, or transmission line. Any number in the range \(0-255\) can be used as a device address, providing facilities for addressing up to 256 devices per channel.

On the multiplexor channel, the device address identifies the subchannel as well as the \(\mathrm{I} / \mathrm{o}\) device and control unit. Addresses with a "zero" in the high-order bit position of the device-address field pertain to subchannels that are not shared. Each nonshared subchannel is identified by a unique device address. Addresses with a "one" in the high-order bit position may designate either a shared or a nonshared subchannel. Shared subchannels are assigned sets of contiguous addresses, the number of addresses within the set being a power of two, and the first address within the set being a multiple of the set size. When a multiplexor channel has both shared and nonshared subchannels in the address range 128-255 (high-order bit is one), the nonshared subchannels are assigned lower addresses than the shared subchannels. The number and the type of subchannels available on a particular multiplexor channel and their address assignment depend on the system model and the installation.

Devices that do not share a control unit with other devices may be assigned any device address in the range \(0-255\), provided the address is not recognized by any other control unit. Logically, such devices are not distinguishable from their control unit, and both are identified by the same address.

Devices sharing a control unit (i.e., magnetic tape drives or disk access mechanisms) are assigned addresses within sets of contiguous numbers. The size of such a set is equal to the maximum number of devices that can share the control unit, or 16 , whichever is smaller. Furthermore, such a set starts with an address in which the number of low-order zeros is at least
equal to the number of bit positions required for specifying the set size. The high-order bit positions of an address within such a set identify the control unit, and the low-order bit positions designate the device on the control unit.
Control units designed to accommodate more than 16 devices (i.e., івм 2702 Transmission Control) may be assigned nonsequential sets of addresses, each set consisting of 16 , or the number required to bring the total number of assigned addresses equal to the maximum number of devices attachable to the control unit, whichever is smaller. The addressing facilities are added in increments of a set so that the number of device addresses assigned to a control unit does not exceed the number of devices attached by more than 15.
The control unit does not respond to any address outside its assigned set or sets. For example, if a control unit is designed to control devices having only bits \(0000-1001\) in the low-order positions of the device address, it does not recognize addresses containing 1010-1111 in these bit positions. On the other hand, a control unit responds to all addresses in the assigned set, regardless of whether the device associated with the address is installed. For example, the ibm 2803 Tape Control with four tape units installed, and not equipped with the 16 -drive addressing feature responds to all of the eight addresses within the set assigned to it. If no control unit responds to an address, the I/o device appears not operational. If a control unit responds to an address for which no device is installed, the absent device appears in the not-ready state.
Input/output devices accessible through more than one channel have a distinct address for each path of communications. This address identifies the channel, the subchannel, and the control unit. For sets of devices connected to two or more control units, the portion of the address identifying the device on the control unit is fixed, and does not depend on the path of communications.
Except for the rules described, the assignment of channel and device addresses is arbitrary. The assignment is made at the time of installation, and the addresses normally remain fixed thereafter.

\section*{States of the Input/Output System}

The state of the \(\mathrm{I} / \mathrm{o}\) system identified by an \(\mathrm{I} / \mathrm{o}\) address depends on the collective state of the channel, subchannel, and I/o device. Each of these components of the I/o system can have up to four states, as far as the response to an \(\mathrm{I} / \mathrm{o}\) instruction is concerned. These states are listed in the following table. The name of the state is followed by its abbreviation and a brief definition.
\begin{tabular}{|c|c|c|}
\hline Channel & abbrev & DEFINITION \\
\hline Available & A N & None of the following states \\
\hline Interruption pending & I I & Interruption immediately available from channel \\
\hline Working & W & Channel operating in burst mode \\
\hline Not operational & N & Channel not operational \\
\hline subchannel & abbrev & definition \\
\hline Available & A & None of the following states \\
\hline Interruption pending & In & Information for CSW available in subchannel \\
\hline Working & W S & Subchannel executing an operation \\
\hline Not operational & N S & Subchannel not operational \\
\hline I/o device & abbrev & DeFINITION \\
\hline Available & A & None of the following states \\
\hline Interruption pending & I I & Interruption condition pending in device \\
\hline Working & W & Device executing an operation \\
\hline Not operational & N & Device not operational \\
\hline
\end{tabular}

A channel, subchannel, or I/o device that is available, that contains a pending interruption condition, or that is working, is said to be operational. The states of containing an interruption condition, working, or being not operational are collectively referred to as "not available."

In the case of the multiplexor channel, the channel and subchannel are easily distinguishable and, if the channel is operational, any combination of channel and subchannel states are possible. Since the selector channel can have only one subchannel, the channel and subchannel are functionally coupled, and certain states of the channel are related to those of the subchannel. In particular, the working state can occur only concurrently in both the channel and subchannel and, whenever an interruption condition is pending in the subchannel, the channel also is in the same state. The channel and subchannel, however, are not synonymous, and an interruption condition not associated with data transfer, such as attention, does not affect the state of the subchannel. Thus, the subchannel may be available when the channel has an interruption condition pending. Consistent distinction between the subchannel and channel permits the two types of channels, selector and multiplexor, to be covered uniformly by a single description.

The device referred to in the preceding table includes both the device proper and its control unit. For some types of devices, such as magnetic tape units, the working and the interruption-pending states can be caused by activity in the addressed device or control unit. A shared control unit imposes its state on all devices attached to the control unit. The states of the devices are not related to those of the channel and subchannel.

When the response to an \(\mathrm{I} / \mathrm{o}\) instruction is determined on the basis of the states of the channel and subchannel, the components further removed are not interrogated. Thus, ten composite states are identified
as conditions for the execution of the \(\mathrm{I} / \mathrm{o}\) instruction. Each composite state is identified in the following discussion by three alphabetic characters; the first character position identifies the state of the channel, the second identifies the state of the subchannel, and the third refers to the state of the device. Each character position can contain \(\mathrm{A}, \mathrm{r}, \mathrm{w}\), or N , denoting the state of the component. The symbol \(x\) in place of a letter indicates that the state of the corresponding component is not significant for the execution of the instruction.
Available (AAA): The addressed channel, subchannel, control unit, and \(\mathrm{I} / \mathrm{o}\) device are operational, are not engaged in the execution of any previously initiated operations, and do not contain any pending interruption conditions.
Interruption Pending in Device (AAI) or Device Working (AAW): The addressed channel and subchannel are available. The addressed control unit or \(\mathrm{I} / \mathrm{o}\) device is executing a previously initiated operation or contains a pending interruption conditon. These situations are possible:
1. The device is executing an operation after signaling the channel-end condition, such as rewinding tape or seeking on a disk file.
2. The control unit associated with the device is executing an operation after signaling the channelend condition, such as backspacing file on a magnetic tape unit.
3. The device or control unit is executing an operation on another subchannel or channel.
4. The device or control unit contains the deviceend, control-unit-end, or attention condition or, on the selector channel, the channel-end condition associated with an operation terminated by halt \(\mathrm{t} / \mathrm{o}\).

Device Not Operational (AAN): The addressed channel and subchannel are available. The addressed I/o device is not operational. A device appears not operational when no control unit recognizes the address. This occurs when the control unit is not provided in the system, when power is off in the control unit, or when the control unit has been logically switched off the \(\mathrm{I} / \mathrm{o}\) interface. The not-operational state is indicated also when the control unit is provided and is designed to attach the device, but the device has not been installed and the address has not been assigned to the control unit (for example, the second set of lines on the ibm 2702 Transmission Control). See also "Input/Output Device Addressing."
If the addressed device is not installed or has been logically removed from the control unit, but the associated control unit is operational and the address has been assigned to the control unit (for example, access
mechanism 7 on the IBM 2841 Storage Control that has only access mechanism 0-3 installed) the device is said to be not-ready. When an instruction is addressed to a device in the not-ready state, the control unit responds to the selection and indicates unit check whenever the not-ready state precludes a successful execution of the operation. See "Unit Check."

Interruption Pending In Subchannel (AIX): The addressed channel is available. An interruption condition is pending in the addressed subchannel because of the termination of the portion of the operation involving the use of channel facilities. The subchannel is in a position to provide information for a complete csw. The interruption condition can indicate termination of an operation at the addressed \(\mathrm{I} / \mathrm{o}\) device or at another device on the subchannel. The state of the addressed device is not significant, except when test \(\mathrm{I} / \mathrm{o}\) is addressed to the device associated with the terminated operation, in which case the csw contains status information provided by the device.

The state aIx does not occur on the selector channel. On the selector channel, the existence of an interruption condition in the subchannel immediately causes the channel to assign to this condition the highest priority for I/o interruptions and, hence, leads to the state IIX.

Subchannel Working (AWX): The addressed channel is available. The addressed subcharmel is executing a previously initiated operation or chain of operations in the multiplex mode and has not yet reached the channel end for the last operation. The state of the addressed device is not significant, except when halt i/o is issued, in which case the cSw contains status provided by the device.

The subchannel-working state does not occur on the selector channel since all operations on the selector channel are executed in the burst mode and cause the channel to be in the working state(wwx).

Subchannel Not Operational (ANX): The addressed channel is available. The addressed subchannel on the multiplexor channel is not operational. A subchannel is not operational when it is not provided in the system. This state cannot occur on the selector channel.

Interruption Pending in Channel (IXX): The addressed channel is not working and has established which device will cause the next \(\mathrm{I} / \mathrm{o}\) interruption from this channel. The state where the channel contains a pending interruption condition is distinguished only by the instruction test channel. This instruction does not cause the subchannel and I/o device to be interrogated. The other i/o instructions consider the channel available when it contains a pending interruption condition. When the channel assigns priority for interruption among devices, the interruption condition is
preserved in the \(1 / 0\) device or subchannel. (See "Interruption Conditions.")

Channel Working (WXX): The addressed channel is operating in the burst mode. In the case of the multiplexor channel, a burst of bytes is currently being handled. In the case of the selector channel, an operation or a chain of operations is currently being executed, and the channel end for the last operation has not yet been reached. The states of the addressed device and, in the case of the multiplexor channel, of the subchannel are not significant.

Channel Not Operational (NXX): The addressed channel is not operational, or the channel address in the instruction is invalid. A channel is not operational when it is not provided in the system, when power is off in the channel, or when it has been switched to the test mode. The states of the addressed \(\mathrm{I} / \mathrm{o}\) device and subchannel are not significant.

\section*{Resetting of the Input/Output System}

Two types of resetting can occur in the \(1 / 0\) system. The reset states overlap the hierarchy of states distinguished for the purpose of responding to the CPU during the execution of \(1 / 0\) instructions. Resetting terminates the current operation, disconnects the device from the channel, and may place the device in certain modes of operation. The meaning of the two reset states for each type of \(1 / 0\) device is specified in the Systems Reference Library (SRL) publication for the device.

\section*{System Reset}

The system-reset function is performed when the system-reset or load key is pushed, or when a system power-on sequence is completed.

System reset causes the channel to terminate operations on all subchannels. Status information and interruption conditions in the subchannels are reset, and all operational subchannels are placed in the available state. The channel sends the system-reset signal to all r/o devices attached to it.

If the device is currently communicating over the r/o interface, the device immediately disconnects from the channel. Data transfer and any operation using the facilities of the control unit are immediately terminated, and the I/o device is not necessarily positioned at the beginning of a block. Mechanical motion not involving the use of the control unit, such as rewinding magnetic tape or positioning a disk access mechanism, proceeds to the normal stopping point, if possible. The device appears in the working state until the termination of mechanical motion or the inherent cycle of operation, if any, whereupon it becomes
available. Status information in the device and control unit is reset, and no interruption condition is generated upon completing the operation.

A control unit accessible by more than one channel is reset if it is currently associated with a channel on the CPU generating the reset.

\section*{Malfunction Reset}

The malfunction-reset function is performed when the channel detects equipment malfunctioning.
Execution of malfunction reset in the channel depends on the type of malfunction and the model. It may cause all operations in the channel to be terminated and all operational subchannels to be reset to the available state. The channel may send either the malfunction-reset signal to the device connected to the channel at the time the malfunctioning is detected, or channels sharing common equipment with the cru may send the system-reset signal to all devices attached to the channel.

When the channel signals malfunction reset over the interface, the device immediately disconnects from the channel. Data transfer and any operation using the facilities of the control unit are immediately terminated, and the \(\mathrm{I} / \mathrm{o}\) device is not necessarily positioned at the beginning of a block. Mechanical motion not involving the control unit, such as rewinding magnetic tape or positioning a disk access mechanism, proceeds to the normal stopping point, if possible. The device appears in the working state until the termination of mechanical motion or the inherent cycle of operation, if any. Status information associated with the addressed device is reset, but an interruption condition may be generated upon completing any mechanical operation.
When a malfunction reset occurs, the program is alerted by an \(\mathrm{I} / \mathrm{O}\) interruption or, when the malfunction is detected during the execution of an \(\mathrm{I} / \mathrm{o}\) instruction, by the setting of the condition code. In either case the csw identifies the condition. The device addressed by the \(\mathrm{I} / \mathrm{o}\) instruction or the device identified by the \(1 / 0\) interruption, however, is not necessarily the one placed in the malfunction-reset state. In channels sharing common equipment with the CPU, malfunctioning detected by the channel may be indicated by a machine-check interruption, in which case a csw is not stored and a device is not identified. The method of identifying malfunctioning depends upon the model.

\section*{Condition Code}

The results of certain tests by the channel and device, and the original state of the addressed part of the \(\mathrm{I} / \mathrm{o}\) system are used during the execution of an \(\mathrm{I} / \mathrm{O}\) in-
struction to set one of four condition codes in bit positions 34 and 35 of the psw. The condition code is set at the time the execution of the instruction is completed, that is, the time the CPU is released to proceed with the next instruction. The condition code indicates whether or not the channel has performed the function specified by the instruction and, if not, the reason for the rejection. Immediately subsequent branch-on-condition operations can use the code for decision-making.

The following table lists the conditions that are identified and the corresponding condition codes for each instruction. The states of the system and their abbreviations were previously defined in "States of the Input/Output System." The digits in the table represent the numeric value of the code. The instruction start i/o can set code 0 or 1 for the aba state, depending on the type of operation that is initiated.
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{4}{|r|}{CONDITION CODE FOR start test halt test} \\
\hline & I/O & 1/0 & & chan \\
\hline Available & A A A \(0,1^{*}\) & 0 & \(1 *\) & 0 \\
\hline Interruption pend. in device & A A I \(1^{*}\) & 1* & \(1 *\) & 0 \\
\hline Device working & A A W \(1^{\circ}\) & 1 * & \(1^{*}\) & 0 \\
\hline Device not operational & A A N 3 & 3 & 3 & 0 \\
\hline \multicolumn{5}{|l|}{Interruption pend. in subchannel A I X \(\dagger\)} \\
\hline For the addressed device & 2 & 1* & 0 & 0 \\
\hline For another device & 2 & 2 & 0 & 0 \\
\hline Subchannel working & A W \(\mathrm{X} \dagger \mathrm{2}\) & 2 & \(1{ }^{*}\) & 0 \\
\hline Subchannel not operational & A \(\mathrm{NX} \dagger+3\) & 3 & 3 & 0 \\
\hline Interruption pend. in channel & I X X \(\dagger\) see & note & below & 1 \\
\hline Channel working & W X X \(\dagger 2\) & 2 & 2 & 2 \\
\hline Channel not operational & N X X \(\dagger 3\) & & 3 & 3 \\
\hline \multicolumn{5}{|l|}{Error} \\
\hline Channel equipment error & 1* & 1* & \(1 *\) & - \\
\hline Channel programming error & \(1 *\) & & - & - \\
\hline Device error & 1* & 1* & - & - \\
\hline
\end{tabular}
*The CSW or its status portion is stored at location 64 during execution of the instruction.
\(\dagger\) The symbol X stands for \(\mathrm{A}, \mathrm{I}, \mathrm{W}\), and N , and indicates that the state of the corresponding component is not significant. As an example, AIX denotes the states AIA, AII, AIW, and AIN, while IXX represents a total of 16 states, some of which do not occur.
-The condition cannot be identified during execution of the instruction.
Note: For the purpose of executing START I/O, TEST I/O, and HALT I/O, a channel containing a pending interruption condition appears the same as an available channel, and the condition-code setting depends upon the states of the subchannel and device. The condition codes for the IXX states are the same as for the AXX states, where the X's represent the states of the subchannel and the device. As an example, the condition-code for the IAA state is the same as for the AAA state, and the condition code for the IAW state is the same as for the AAW state.

The available condition is indicated only when no errors are detected during the execution of the \(\mathrm{I} / \mathrm{o}\) instruction. When a programming error occurs in the information placed in the cAw or CCW and the addressed channel or subchannel is working, either con-
dition code 1 or 2 may be set, depending upon the model. Similarly, either code 1 or 3 may be set when a programming error occurs and a part of the addressed \(\mathrm{I} / \mathrm{o}\) system is not operational.
When a subchannel on the multiplexor channel contains a pending interruption condition (state aIx), the \(\mathrm{I} / \mathrm{o}\) device associated with the terminated operation normally is in the interruption-pending state. When the channel detects during execution of test I/o that the device is not operational, condition code 3 is set. Similarly, condition code 3 is set when halt \(\mathrm{t} / \mathrm{o}\) is addressed to a subchannel in the working state and operating in the multiplex mode (state awx), but the device turns out to be not operational. The not-operational state in both situations can be caused by operator intervention or by machine malfunctioning.
The error conditions listed in the preceding table include all equipment or programming errors detected by the channel or the \(\mathrm{I} / \mathrm{o}\) device during execution of the \(\mathrm{I} / \mathrm{o}\) instruction. Except for channel equipment errors, in which case, depending on the model, machine check may be indicated and no csw may be stored, the status portion of the csw identifies the error. Three types of errors can occur:
Channel Equipment Error: The channel can detect the following equipment errors during execution of start i/O, test i/O, and halt i/o:
1. The device address that the channel received on the interface during initial selection either has a parity error or is not the same as the one the channel sent out. Some device other than the one addressed may be malfunctioning.
2. The unit-status byte that the channel received on the interface during initial selection has a parity error.
3. A signal from the \(1 / 0\) device occurred during initial selection at an invalid time or had invalid duration.
4. The channel detected an error in its control equipment.

The channel may perform the malfunction-reset function, depending on the type of error and the model. If a csw is stored, channel control check or interface control check is indicated, depending on the type of error.

Channel Programming Error: The channel can detect the following programming errors during execution of start i/o:
1. Invalid ccw address in caw
2. Invalid cCw address specification in caw
3. Invalid storage protection key in caw
4. Invalid caw format
5. Location of first ccw protected for fetching
6. First ccw specifies transfer in channel
7. Invalid command code in first ccw
8. Initial data address exceeds addressing capacity of model (see "Definition of Storage Area")
9. Invalid count in first ccw
10. Invalid format of first ccw

The csw indicates program check, except for condition 5, in which case protection check is indicated.
Device Error: Programming or equipment errors detected by the device during the execution of start r/o are indicated by unit check or unit exception in the csw.
The conditions responsible for unit check and unit exception for each type of \(\mathrm{I} / \mathrm{o}\) device are detailed in the sRL publication for the device.

\section*{Instruction Format}

All \(\mathrm{x} / \mathrm{o}\) instructions use the following si format:


Bit positions 8-15 of the instruction are ignored. The content of the \(\mathrm{B}_{1}\) field designates a register. The sum obtained by the addition of the content of register \(B_{1}\) and content of the \(D_{1}\) field identifies the channel and the \(\mathrm{I} / \mathrm{o}\) device. This sum has the format:


Bit positions 0-7 are not part of the address. Bit positions \(8-15\), which constitute the high-order portion of the address, are ignored. Bit positions \(16-23\) of the sum contain the channel address, while bit positions 24-31 identify the device on the channel and, additionally in the case of the multiplexor channel, the subchannel.
Note: In the detailed descriptions of the individual instructions, the mnemonic and the symbolic operand designation for the ibм System/ 360 assembly language are shown with each instruction. In the case of start \(\mathrm{I} / \mathrm{o}\), for example, sio is the mnemonic and \(\mathrm{D}_{1}\left(\mathrm{~B}_{1}\right)\) the operand designation.

\section*{Instructions}

The mnemonics, format, and operation codes of the I/o instructions follow. The table also indicates that all \(\mathrm{I} / \mathrm{o}\) instructions cause program interruption when they are encountered in the problem state, and that all \(\mathrm{I} / \mathrm{o}\) instructions set the condition code.
\begin{tabular}{lcccc}
\multicolumn{1}{c}{ NAME } & MNEMONIC & TYPE & EXCEPTION & CODE \\
Start I/O & SIO & SI, C & M & 9 C \\
Test I/O & TIO & SI, C & M & \(9 D\) \\
Halt I/O & HIO & SI, C & M & \(9 E\) \\
Test Channel & TCH & SI, C & M & \(9 F\) \\
NOTES & & & & \\
C & & & \\
M & Condition code is set & & &
\end{tabular}

\section*{Programming Nofe}

The instructions start \(1 / 0\), test \(1 / 0\), and halt \(\mathrm{I} / \mathrm{o}\) may cause a csw to be stored. To prevent the contents of the csw stored by the instruction from being destroyed by an immediately following \(1 / 0\) interrup tion, all channels must be masked before issuing, start 1/0, test 1/O, or halt \(1 / 0\) and must remain masked until the information in the csw provided by the instruction has been acted upon or stored elsewhere for later use.

\section*{Start I/O}

SIO \(D_{1}\left(B_{1}\right)\)
[sI]


A write, read, read backward, control or sense operation is initiated at the addressed \(1 / 0\) device and subchannel. The instruction start i/o is executed only when the CPU is in the supervisor state.

Bit positions \(16-31\) of the sum formed by the addition of the content of register \(B_{1}\) and the content of the \(D_{1}\) field identify the channel, subchannel, and \(I / o\) device to which the instruction applies. The caw at location 72 contains the protection key for the subchannel and the address of the first ccw. The ccw so designated specifies the operation to be performed, the main-storage area to be used, and the action to be taken when the operation is completed.

The I/o operation specified by start i/o is initiated if the addressed \(\mathrm{I} / \mathrm{o}\) device and subchannel are available, the channel is available or is in the interruptionpending state, and errors or exceptional conditions have not been detected. The i/o operation is not initiated when the addressed part of the \(1 / 0\) system is in any other state or when the channel or device detects any error or exceptional condition during execution of the instruction.

When any of the following conditions occurs, with the channel either available or in the interruptionpending state and with the subchannel available before the execution of the instruction, start I/o causes the status portion, bit positions \(32-47\), of the csw at location 64 to be replaced by a new set of status bits. The status bits pertain to the device addressed by the instruction. The contents of the other fields of the csw are not changed.
1. An immediate operation was executed, and either no command chaining is specified, or chaining is suppressed because of unusual conditions detected during the operation. An operation is called immediate when the i/o device signals the channel-end condition immediately on receipt of the command code. The csw
contains the channel-end bit and any other indications provided by the channel or the device. The busy bit is off. The \(1 / 0\) operation has been initiated, but no information has been transferred to or from the storage area designated by the ccw. No interruption conditions are generated at the device or subchannel, and the subchannel is available for a new \(\mathrm{I} / \mathrm{o}\) operation.
2. The \(\mathrm{I} / \mathrm{o}\) device contains a pending interruption condition due to device end or attention, the control unit contains a pending control unit end for the addressed device, or, on the selector channel, the control unit contains for the addressed device a pending channel end following the execution of halt \(1 / 0\). The csw unit-status field contains the busy bit, identifies the interruption condition, and may contain other bits provided by the device or control unit. The interruption condition is cleared. The channel-status field indicates any error conditions detected by the channel and contains the PCI bit if specified in the first ccw.
3. The \(\mathrm{r} / \mathrm{o}\) device or the control unit is executing a previously initiated operation, or the control unit has pending an interruption condition associated with a device other than the one addressed. The csw unit-status field contains the busy bit or, if the control unit is busy, the busy and status-modifier bits. The channelstatus field indicates any error conditions detected by the channel and contains the PCI bit if specified in the first CCW.
4. The I/o device or channel detected an equipment or programming error during execution of the instruction. The csw identifies the error condition. The channel-end and busy bits are off, unless the error was detected after the device was selected, and the device was found to be busy, in which case the busy bit, as well as any bits indicating pending interruption conditions, are on. The interruption conditions indicated in the csw have been cleared at the device. The i/o operation has not been initiated. No interruption conditions are generated at the r/o device or subchannel.

On the multiplexor channel, start i/o causes the addressed device to be selected and the operation to be initiated only after the channel has serviced all outstanding requests for data transfer for previously initiated operations.

Resulting Condition Code:
0 I/o operation initiated and channel proceeding with its execution
1 csw stored
2 Channel or subchannel busy
3 Not operational
Program Interruptions:
Privileged operation.
The condition code set by start \(\mathrm{I} / \mathrm{o}\) for all possible states of the \(1 / 0\) system is shown graphically in

Figure 23. See the "States of the Input/Output System" section of this manual for thorough definition of the \(A, I, W\), and \(N\) states.
```

510

```

```

$A=$ Available
1 = Interruption Pending
$W=$ Working
$N=$ Not Operational

* $=$ CSW Stored
When $\Delta=0$, a regular $1 / O$ operation has been initiated and channel is proceeding
with its execution.
When $\triangle=I^{*}$, an immediate operation has been initiated and no command chaining
is taking place.
Note: Encircled condition codes pertain to conditions that can occur only on the multiplexor channel.

```

Figure 23. Condition Code set by START I/O

\section*{Programming Note}

When the channel detects a programming error during execution of start \(1 / 0\) and the addressed device contains an interruption condition, with the channel and subchannel in the available state, start i/o may or may not clear the interruption condition, depending on the type of error and the model. If the instruction has caused the device to be interrogated, as indicated by the presence of the busy bit in the csw, the interruption condition has been cleared, and the csw contains program or protection check, as well as the status from the device.

\section*{Test I/O}
\(\mathbf{T I O} \quad \mathbf{D}_{1}\left(\mathbf{B}_{1}\right) \quad[\mathbf{S I}]\)


The state of the addressed channel, subchannel, and device is indicated by setting the condition code in the PSW and, under certain conditions, by storing the csw. Pending interruption conditions may be cleared. The instruction test I/o is executed only when the CPU is in the supervisor state.

Bit positions \(16-31\) of the sum formed by the addition of the content of register \(B_{1}\) and the content of the \(D_{1}\) field identify the channel, subchannel, and I/o device to which the instruction applies.

When any of the following conditions occurs with the channel either available or in the interruptionpending state, test i/o causes the csw at location 64 to be stored. The content of the entire csw pertains to the I/o device addressed by the instruction.
1. The subchannel contains a pending interruption condition due to a terminated operation at the addressed device. The csw identifies the interruption condition, and the interruption condition is cleared. The protection key, command address, and count fields contain the final values for the \(1 / 0\) operation, and the status may include other bits provided by the channel and the device. The interruption condition in the subchannel is not cleared, and the csw is not stored if the interruption condition is associated with an operation on a device other than the one addressed.
2. The subchannel is available and the I/o device contains a pending interruption condition due to device end or attention, the control unit contains a pending control unit end for the addressed device, or, on the selector channel, the control unit contains for the addressed device a pending channel end following the execution of halt i/o. The csw unit-status field identifies the interruption condition and may contain other bits provided by the device or control unit. The interruption condition is cleared. The busy bit in the csw is off. The other fields of the csw contain zeros unless an equipment error is detected.
3. The subchannel is available and the \(\mathrm{I} / \mathrm{o}\) device or the control unit is executing a previously initiated operation or the control unit has a pending interruption condition associated with a device other than the one addressed. The csw unit-status field contains the busy bit or, if the control unit is busy, the busy and statusmodifier bits. Other fields of the csw contain zeros unless an equipment error is detected.
4. The subchannel is available and the \(I / 0\) device or channel detected an equipment error during execution of the instruction or the addressed device is in the notready state and does not have any pending interruption condition. The csw identifies the error conditions. If the device is not ready, unit check is indicated. No interruption conditions are generated at the \(\mathrm{I} / \mathrm{o}\) device or the subchannel.

When test I/o is used to clear an interruption condition from the subchannel and the channel has not yet accepted the condition from the device, the instruction causes the device to be selected and the interruption condition in the device to be cleared. During certain \(\mathrm{I} / \mathrm{o}\) operations, some types of devices cannot provide their current status in response to TEST I/o. The tape control unit, for example, is in such a state when it has provided the channel-end condition
and is executing the backspace-file operation. When test I/O is issued to a control unit in such a state, the unit-status field of the csw contains the busy and status-modifier bits, with zeros in the other csw fields. The interruption condition in the device and in the subchannel is not cleared.

On some types of devices, such as the 2702 Transmission Control, the device never provides its current status in response to test \(1 / 0\), and an interruption condition can be cleared only by permitting an \(1 / \mathrm{o}\) interruption. When test \(\mathrm{I} / \mathrm{o}\) is issued to such a device, the unit-status field contains the status-modifier bit, with zeros in the other csw fields. The interruption condition in the device and in the subchannel, if any, is not cleared.
However, at the time the channel assigns the highest priority for interruptions to a condition associated with an operation at the subchannel, the channel accepts the status from the device and clears the corresponding condition at the device. When test i/o is addressed to a device for which the channel has already accepted the interruption condition, the device is not selected, and the condition in the subchannel is cleared regardless of the type of device and its present state. The csw contains unit status and other information associated with the interruption condition.
On the multiplexor channel, test \(1 / 0\) causes the addressed device to be selected only after the channel has serviced all outstanding requests for data transfer for previously initiated operations.
Resulting Condition Code:
0 Available
1 csw stored
2 Channel or subchannel busy
3 Not operational
Program Interruptions:
Privileged operation
The condition code set by test \(\mathrm{I} / \mathrm{o}\) for all possible states of the I/o system is shown graphically in Figure 24. See the "States of the Input/Output System" section of this manual for thorough definition of the \(\mathrm{A}, \mathrm{I}\), W , and N states.

\section*{Programming Notes}

Masking of channels provides the program a means of controlling the priority of \(\mathrm{I} / \mathrm{o}\) interruptions selectively by channels. The priority of devices attached on a channel is fixed and cannot be controlled by the program. The instruction test i/o permits the program to clear interruption conditions selectively by \(\mathrm{I} / \mathrm{o}\) device.
When a csw is stored by test \(1 / 0\), the interface-control-check and channel-control-check indications may be due to a condition already existing in the
channel or due to a condition created by test \(\mathrm{I} / \mathrm{o}\). Similarly, presence of the unit-check bit in the absence of channel-end, control-unit-end or device-end bits may be due to a condition created by the preceding operation, the not-ready state, or an equipment error detected during the execution of test \(1 / 0\). The TEST I/O cannot be used to clear a pending interruption condition due to the PCI flag while the subchannel is in the working state.


Figure 24. Condition Code set by TEST I/O

\section*{Halt \(1 / 0\)}


Execution of the current \(\mathrm{I} / \mathrm{o}\) operation at the addressed I/o device, subchannel, or channel is terminated. The subsequent state of the subchannel depends on the type of channel. The instruction halt \(1 / 0\) is executed only when the CPU is in the supervisor state
Bit positions 16-31 of the sum formed by the addition of the contents of register \(B_{1}\) and the contents of the \(\mathrm{D}_{1}\) field identify the channel, and, when the channel is not working, identify the subchannel and the I/o device to which the instruction applies.
When the channel is either available or in the inter-ruption-pending state, with the subchannel either available or working, halt i/o causes the addressed device to be selected and to be signaled to terminate the current operation, if any. If the subchannel is available, its state is not affected. If, on the multiplexor channel, the subchannel is working, data transfer is
immediately terminated, but the subchannel remains in the working state until the device provides the next status byte, whereupon the subchannel is placed in the interruption-pending state.

When halt \(\mathrm{x} / \mathrm{o}\) is issued to a channel operating in the burst mode, data transfer for the burst operation is terminated, and the device performing the burst operation is immediately disconnected from the channel. The subchannel and \(\mathrm{I} / \mathrm{o}\) device address in the instruction, in this case, is ignored.

The termination of a burst operation by halt i/o on the selector channel causes the channel and subchannel to be placed in the interruption-pending state. Generation of the interruption condition is not contingent on the receipt of a status byte from the device. When halt i/o causes a burst operation on the multiplexor channel to be terminated, the subchannel associated with the burst operation remains in the working state until the device provides channel end, whereupon the subchannel enters the interruption-pending state.

On the multiplexor channel operating in the multiplex mode, the device is selected and the instruction is executed only after the channel has serviced all outstanding requests for data transfer for previously initiated operations, including the operation to be halted. If the control unit does not accept the hati-I/o signal because it is in the not-operational or control-unit-busy state, the subchannel, if working, is set up to signal termination of device operation the next time the device requests or offers a byte of data. If command chaining is indicated in the subchannel and the device presents status next, chaining is suppressed.

When the addressed subchannel has a pending interruption condition, with the channel in the available or interruption-pending state, halt I/O does not cause any action.

When any of the following conditions occur, halt I/o causes the status portion, bit positions 32-47, of the csw at location 64 to be replaced by a new set of status bits. The contents of the other fields of the csw are not changed. The csw stored by halt i/o pertains only to the execution of halt i/o and does not describe under what conditions the \(\mathrm{I} / \mathrm{o}\) operation at the addressed subchannel is terminated. The extent of data transfer, and the conditions of termination of the operation at the subchannel, are provided in the csw associated with the interruption condition due to the termination.
1. The addressed device has been selected and signaled to terminate the current operation. The csw contains zeros in the status field unless an equipment error is detected.
2. The channel attempted to select the addressed
device, but the control unit could not accept the haltI/o signal because it is executing a previously initiated operation or has an interruption condition associated with a device other than the one addressed. The signal to terminate the operation has not been transmitted to the device, and the subchannel, if in the working state, has been set up to signal termination the next time the device identifies itself. The csw unitstatus field contains the busy and status-modifier bits. The channel-status field contains zeros unless an equipment error is detected.
3. The channel detected an equipment malfunction during the execution of halt i/o. The status bits in the csw identify the error condition. The state of the channel and the progress of the \(I / o\) operation are unpredictable.
When halt i/o causes data transfer to be terminated, the control unit associated with the operation remains unavailable until the data-handling portion of the operation in the control unit is terminated. Termination of data-transfer portion of the operation is signaled by generation of channel end, which may occur at the normal time for the operation, earlier, or later, depending on the operation and type of device. If the control unit is shared, all devices attached to the control unit appear in the working state until the channel-end condition is accepted by the cru. The I/o device executing the terminated operation remains in the working state until termination of the inherent cycle of the operation, at which time device end is generated. If blocks of data at the device are defined, such as reading on magnetic tape, the recording medium is advanced to the beginning of the next block.
When halt \(1 / o\) is issued at a time when the subchannel is available and no burst operation is in progress, the effect of the halt-I/o signal depends on the type of device and its state and is specified in the sRL publication for the device. The halt-I/o signal has no effect on devices that are not in the working state or are executing an operation of a fixed duration, such as rewinding tape or positioning a disk access mechanism. If the device is executing a type of operation that is variable in duration, the device interprets the signal as one to terminate the operation. Pending attention or device-end conditions at the device are not reset.
Resulting Condition Code:
0 Interruption pending in subchannel
1 csw stored
2 Burst operation terminated
3 Not operational
Program Interruptions:
Privileged operation
The condition code set by halt \(1 / 0\) for all possible states of the I/o system is shown graphically in Fig-
ure 25. See the "States of the Input/Output System" section of this manual for thorough definition of the \(\mathrm{A}, \mathrm{I}, \mathrm{W}\), and N states.


Figure 25. Condition Code set by HALT I/O

\section*{Programming Note}

The instruction halt r/o provides the program a means of terminating an \(1 / 0\) operation before all data specified in the operation have been transferred or before the operation at the device has reached its normal ending point. It permits the program to immediately free the selector channel for an operation of higher priority. On the multiplexor channel, halt \(1 / 0\) provides a means of controlling real-time operations and permits the program to terminate data transmission on a communication line.

\section*{Test Channel}


The condition code in the pSW is set to indicate the state of the addressed channel. The state of the channel is not affected, and no action is caused. The instruction test channel is executed only when the cpu is in the supervisor state.

Bit positions 16-23 of the sum formed by the addition of the content of register \(\mathrm{B}_{1}\) and the content of the \(\mathrm{D}_{1}\) field identify the channel to which the instruction applies. Bit positions \(24-31\) of the address are ignored.
The instruction test channel inspects only the state of the addressed channel. It tests whether the channel is operating in the burst mode, is aware of any outstanding interruption conditions from its devices, or is not operational. When the channel is operating in the burst mode and contains a pending interruption condition, the condition code is set as for operation in the burst mode. When none of these conditions exists,
the available state is indicated. No device is selected, and, on the multiplexor channel, the subchannels are not interrogated.

\section*{Resulting Condition Code:}

0 Channel available
1 Interruption pending in channel
2 Channel operating in burst mode
3 Channel not operational
Program Interruptions:
Privileged operation
The condition code set by test channel for all possible states of the addressed channel is shown graphically in Figure 26. See the "States of the Input/Output System" section of this manual for thorough definition of the \(\mathrm{A}, \mathrm{I}, \mathrm{W}\), and N states.

TCH
Channel


\footnotetext{
A = Available
I = Interruption Pending
\(W=\) Working
\(N=\) Not Operational
}

Figure 26. Condition Code set by TEST CHANNEL

\section*{Input/Output Instruction Exception Handling}

Before the channel is signaled to execute an \(1 / 0\) instruction, the instruction is tested for validity by the cpu. Exceptional conditions detected at this time cause a program interruption. When the interruption occurs, the current PSW is stored as the program old PSW and is replaced by the program new psw. The interruption code in the old PSW identifies the cause of the interruption.

The following exception may cause a program interruption:

Privileged Operation: An r/o instruction is encountered when the CPU is in the problem state. The instruction is suppressed before the channel has been signaled to execute it. The csw, the condition code in the psw, and the state of the addressed subchannel and \(1 / 0\) device are not affected by the attempt to execute an I/o instruction while in the problem state.

\section*{Execution of Input/Output Operations}

The channel can execute six commands: write, read, read backward, control, sense, and transfer in channel. Each command except transfer in channel initiates a corresponding \(\mathrm{r} / \mathrm{o}\) operation. The term " \(\mathrm{I} / \mathrm{o}\) operation" refers to the activity initiated by a command in the \(1 / 0\) device and associated subchannel. The sub-
channel is involved with the execution of the operation from the initiation of the command until the chan-nel-end signal is received or, in the case of command chaining, until the device-end signal is received. The operation in the device lasts until device end occurs.

\section*{Blocking of Data}

Data recorded by an \(\mathrm{I} / \mathrm{O}\) device may be divided into blocks. A block of data is defined for each type of \(\mathrm{I} / \mathrm{o}\) device as the amount of information recorded in the interval between adjacent starting and stopping points of the device. The length of a block depends on the document; for example, a block can be a card, a line of printing, or the information recorded between two consecutive gaps on magnetic tape.

The maximum amount of information that can be transferred in one \(1 / 0\) operation is one block. An 1/o operation is terminated when the associated storage area is exhausted or the end of the block is reached, whichever occurs first. For some operations, such as writing on a magnetic tape unit or on an inquiry station, blocks are not defined, and the amount of information transferred is controlled only by the program.

\section*{Channel Address Word}

The channel address word (CAW) specifies the storage protection key and the address of the first ccw associated with start i/o. It is assigned location 72. The channel refers to the caw only during the execution of start i/o. The pertinent information thereafter is stored in the subchannel, and the program is free to change the content of the caw. Fetching of the caw by the channel does not affect the contents of location 72.

The caw has the following format:
\begin{tabular}{|l|lll|l|}
\hline Key & 0 & 0 & 0 & 0 \\
\hline 34 & 78 & Command Address \\
\hline 0 & \\
\hline
\end{tabular}

The fields in the caw are allocated for the following purposes:

Protection Key: Bits 0-3 form the protection key for all commands associated with start I/o. This key is matched with a key in storage whenever reference is made to main storage.

Command Address: Bits 8-31 designate the location of the first CCW in main storage.

Bit positions 4-7 of the CAW must contain zeros. When the protection feature is not implemented, the protection key must be zero. The three low-order bits of the command address must be zero to specify the CCW on integral boundaries for double words. If any of these restrictions is violated or if the command address specifies a location protected for fetching or
outside the main storage of the particular installation, start i/o causes the status portion of the csw to be stored with the protection-check or program-check bit on. In this event, the I/o operation is not initiated.

\section*{Programming Note}

Bit positions 4-7 of the Caw, which presently must contain zeros, may in the future be assigned for the control of new functions. It is therefore recommended that these bit positions not be set to one for the purpose of obtaining an intentional program-check indication.

\section*{Channel Command Word}

The channel command word (cCw) specifies the command to be executed and, for commands initiating r/o operations, it designates the storage area associated with the operation and the action to be taken whenever transfer to or from the area is completed. The ccw's can be located anywhere in main storage, and more than one can be associated with a start \(1 / 0\). The channel refers to a ccw in main storage only once, whereupon the pertinent information is stored in the channel.

The first CCW is fetched during the execution of start I/o. Each additional ccw in the sequence is obtained when the operation has progressed to the point where the additional ccw is needed. Fetching of the ccw's by the channel does not affect the contents of the location in main storage.

The ccw has the following format:
\begin{tabular}{|l|l|}
\hline \begin{tabular}{c} 
Command \\
Code
\end{tabular} & Data Address \\
\hline 0 & 78 \\
\hline
\end{tabular}


The fields in the ccw are allocated for the following purposes:

Command Code: Bits 0-7 specify the operation to be performed.
Data Address: Bits \(8-31\) specify the location of an eight-bit byte in main storage. It is the first location referred to in the area designated by the ccw.
Chain-Data (CD) Flag: Bit 32, when one, specifies chaining of data. It causes the storage area designated by the next ccw to be used with the current operation.

Chain-Command (CC) Flag: Bit 33, when one, and when the cD flag is zero, specifies chaining of commands. It causes the operation specified by the command code in the next ccw to be initiated on normal completion of the current operation.
Suppress-Length-Indication (SLI) Flag: Bit 34 controls whether an incorrect length condition is to be
indicated to the program. When this bit is one and the cd flag is zero in the last ccw used, the incorrect length indication is suppressed. When both the cc and sli flags are one, command chaining takes place regardless of the presence of an incorrect length condition.

Skip (SKIP) Flag: Bit 35, when one, specifies suppression of transfer of information to storage during a read, read backward, or sense operation..

Program-Controlled-Interruption (PCI) Flag: Bit 36, when one, causes the channel to generate an interruption condition when the ccw takes control of the channel. When bit 36 is zero, normal operation takes place.

Count: Bits 48-63 specify the number of eight-bit byte locations in the storage area designated by the ccw.

Bit positions 37-39 of every ccw other than one specifying transfer in channel must contain zeros. Violation of this restriction generates the program-check condition. When the first ccw designated by the caw does not contain the required zeros, the i/o operation is not initiated, and the status portion of the csw with the program-check indication is stored during execution of start i/o. Detection of this condition during data chaining causes the \(1 / 0\) device to be signaled to terminate the operation. When the absence of these zeros is detected during command chaining, the new operation is not initiated, and an interruption condition is generated.

The content of bit positions \(40-47\) of the ccw is ignored.

\section*{Programming Note}

Bit positions \(37-39\), of the ccw, which presently must contain zeros, may in the future be assigned for the control of new functions. It is therefore recommended that these bit positions not be set to one for the purpose of obtaining a program-check indication.

\section*{Command Code}

The command code, bit positions \(0-7\) of the ccw, specifies to the channel and the \(1 / 0\) device the operation to be performed.

The two low-order bits or, when these bits are 00 , the four low-order bits of the command code identify the operation to the channel. The channel distinguishes among the following four operations:

Output forward (write, control)
Input forward (read, sense)
Input backward (read backward)
Branching (transfer in channel)
The channel ignores the high-order bits of the command code.

Commands that initiate I/o operations (write, read, read backward, control, and sense) cause all eight bits
of the command code to be transferred to the i/o device. In these command codes, the high-order bit positions contain modifier bits. The modifier bits specify to the device how the command is to be executed. They may cause, for example, the device to compare data received during a write operation with data previously recorded, and they may specify such conditions as recording density and parity. For the control command, the modifier bits may contain the order code specifying the control function to be performed. The meaning of the modifier bits depends on the type of \(\mathrm{I} / \mathrm{o}\) device and is specified in the SRL publication for the device.

The command code assignment is listed in the following table. The symbol x indicates that the bit position is ignored; m identifies a modifier bit.
\begin{tabular}{cl} 
CODE & \multicolumn{1}{c}{ COMMAND } \\
\(\mathbf{x \times x \times 0 0 0 0}\) & Invalid \\
MMMM 0100 & Sense \\
\(\mathbf{X X X X 1 0 0 0}\) & Transfer in channel \\
MMMM 1100 & Read backward \\
MMMM MM01 & Write \\
MMMM MM10 & Read \\
MMMM MM11 & Control
\end{tabular}

Whenever the channel detects an invalid command code during the initiation of a command, the pro-gram-check condition is generated. When the first ccw designated by the caw contains an invalid command code, the status portion of the csw with the programcheck indication is stored during execution of start I/o. When the invalid code is detected during command chaining, the new operation is not initiated, and an interruption condition is generated. The command code is ignored during data chaining, unless it specifies transfer in channel.

\section*{Definition of Storage Area}

The main-storage area associated with an \(1 / 0\) operation is defined by ccw's. A ccw defines an area by specifying the address of the first eight-bit byte to be transferred and the number of consecutive eight-bit bytes contained in the area. The address of the first byte appears in the data-address field of the ccw. The number of bytes contained in the storage area is specified in the count field.

In write, read, control, and sense operations storage locations are used in ascending order of addresses. As information is transferred to or from main storage, the content of the address field is incremented, and the content of the count field is decremented. The readbackward operation causes data to be placed in storage in a descending order of addresses, and both the count and the address are decremented. When the count in any operation reaches zero, the storage area defined by the ccw is exhausted.

Any main-storage location provided in the system can be used to transfer data to or from an x/o device, provided that the location is not protected for the type of reference. Similarly, the ccw's can be specified in any part of available main storage, provided the location is not protected for a fetch-type reference. When the channel attempts to refer to a protected location, the protection-check condition is generated, and the device is signaled to terminate the operation.
In the event the channel refers to a location not provided in the system, the program-check condition is generated. The method of indicating the error condition and terminating the \(1 / 0\) operation upon detection of an invalid address depends on whether or not the address exceeds the addressing capacity of the model. The term "addressing capacity" refers to the model's facilities for addressing main storage. Most models have facilities for addressing up to \(16,777,216\) bytes regardless of the storage provided in the particular installation. In some models, however, the addressing facilities in the channel are restricted to main storage of less than \(16,777,216\) bytes. When the first ccw designated by the caw is at a nonexistent location or the first ccw contains a data address exceeding the addressing capacity of the model, the \(\mathrm{I} / \mathrm{o}\) operation is not initiated and the status portion of the csw with the pro-gram-check indication is stored during the execution of start \(\mathrm{I} / \mathrm{o}\). Invalid data addresses within the addressing capacity of the model, as well as any invalid ccw addresses detected on chaining, are indicated to the program with the interruption conditions at the termination of the operation or chain of operations.

During an output operation, the channel may fetch data from the main storage prior to the time the \(\mathrm{I} / \mathrm{o}\) device requests the data. As many as 16 bytes may be prefetched and buffered. Similarly, on data chaining during an output operation, the channel may fetch the new ccw when as many as 16 bytes remain to be transferred under the control of the current ccw. When the I /o operation uses data and ccw's from loations near the end of the available storage, such prefetching may cause the channel to refer to locations that do not exist. Invalid addresses detected during prefetching of data or ccw's do not affect the execution of the operation and do not cause error indications until the I/o operation actually attempts to use the information. If the operation is terminated by the i/o device or by halt i/o before the invalid information is needed, the condition is not brought to the attention of the program.

Storage addresses do not wrap around to location 0 unless the system has the maximum addressable storage ( \(16,777,216\) bytes). When the maximum addressable storage is provided, location 0 follows location

16,777,215 and, on reading backward, location 16,777,215 follows location 0.
The count field in the ccw can specify any number of bytes up to 65,535 . Except for a CCw specifying transfer in channel, the count field may not contain the value zero. Whenever the count field in the ccw initially contains a zero, the program-check condition is generated. When this occurs in the first ccw designated by the caw, the operation is not initiated, and the status portion of the csw with the program-check indication is stored during execution of start i/o. When a count of zero is detected during data chaining, the \(I / o\) device is signaled to terminate the operation. Detection of a count of zero during command chaining suppresses initiation of the new operation and generates an interruption condition.

\section*{Chaining}

When the channel has performed the transfer of information specified by a ccw, it can continue the activity initiated by start \(1 / 0\) by fetching a new ccw. Such fetching of a new ccw is called chaining, and the ccw's belonging to such a sequence are said to be chained.

Chaining takes place only between ccw's located in successive double-word locations in storage. It proceeds in an ascending order of addresses; that is, the address of the new cCw is obtained by adding eight to the address of the current ccw. Two chains of ccw's located in noncontiguous storagé areas can be coupled for chaining purposes by a transfer ị channel command. All ccw's in a chain apply to the \(\mathrm{I} / \mathrm{o}\) device specified in the original start i/o.

Two types of chaining are provided: chaining of data and chaining of commands. Chaining is controlled by the chain-data ( CD ) and chain-command (cc) flags in conjunction with the suppress-lengthindication (sLi) flag in the ccw. These flags specify the action to be taken by the channel upon the exhaustion of the current cCw and upon receipt of ending status from the device, as shown in Figure 27.

The specification of chaining is effectively propagated through a transfer in channel command. When in the process of chaining a transfer-in-channel command is fetched, the ccw designated by the transfer in channel is used for the type of chaining specified in the ccw preceding the transfer in channel.

The cd and cc flags are ignored in the transfer-inchannel command.

\section*{Data Chaining}

During data chaining, the new ccw fetehed by the channel defines a new storage area for the original \(\mathrm{I} / \mathrm{o}\)
operation. Execution of the operation at the \(\mathrm{I} / \mathrm{o}\) device is not affected. Data chaining occurs only when all data designated by the current cCw have been transferred to or from the device and causes the operation to continue, using the storage area designated by the new ccw. The content of the command-code field of the new ccw is ignored, unless it specifies transfer in channel.

Data chaining is considered to occur immediately after the last byte of data designated by the current ccw has been transferred to or from the device. When the last byte has been placed in main storage or accepted by the device, the new ccw takes over the control of the operation and replaces the pertinent information in the subchannel. If the device sends channel end after exhausting the count of the current ccw but before transferring any data to or from the storage area designated by the new ccw, the csw associated with the termination pertains to the new ccw.

If programming errors are detected in the new ccw or during its fetching, an error indication is generated, and the device is signaled to terminate the operation when it attempts to transfer data designated by the new ccw. If the device signals the channel-end condition before transferring any data designated by the new ccw, program check or protection check is indicated in the csw associated with the termination. Unless the address of the new ccw is invalid, the loca-
tion is protected for fetching, or programming errors are detected in an intervening transfer-in-channel command, the content of the csw pertains to the new ccw. A data address referring to a nonexistent or protected area causes an error indication only after the \(1 / 0\) device has attempted to transfer data to or from the invalid location, but an address exceeding the addressing capacity of the model is detected immediately upon fetching the ccw.

Data chaining during an input operation causes the new ccw to be fetched when all data designated by the current ccw have been placed in main storage. On an output operation, the channel may fetch the new ccw from main storage ahead of the time data chaining occurs. The earliest such prefetching may occur is when 16 bytes still remain to be transferred under the control of the current ccw. Any programining errors in the prefetched cCw, however, do not affect the execution of the operation until all data designated by the current ccw have been transferred to the I/o device. If the device terminates the operation before all data designated by the current ccw have been transferred, the conditions associated with the prefetched ccw are not indicated to the program.

Only one ccw describing a data area may be prefetched and buffered in the channel. If the prefetched ccw specifies transfer in channel, only one more ccw is fetched before the exhaustion of the current cCw.
Flags in
Current CCW
Action in Channel upon Exhaustion of Count or Receipt of Channel End
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[b]{2}{*}{SLI} & \multirow[t]{2}{*}{IMMEDIATE OPERATION} & \multicolumn{3}{|c|}{REGULAR OPERATION} \\
\hline & & & & Count Exhausted, End of Block at Device not Reached & \begin{tabular}{l}
Count Exhausted and Channel \\
End from Device
\end{tabular} & Count not Exhausted and Channel End from Device \\
\hline 0 & 0 & 0 & End, - & Stop, IL & End, - & End, IL \\
\hline 0 & 0 & 1 & End, - & Stop, - & End, - & End, - \\
\hline 0 & 1 & 0 & Chain Command & Stop, IL & Chain Command & End, IL \\
\hline 0 & 1 & 1 & Chain Command & Chain Command & Chain Command & Chain Command \\
\hline 1 & 0 & 0 & End, - & Chain Data & * & End, IL \\
\hline 1 & 0 & 1 & End, - & Chain Data & * & End, IL \\
\hline 1 & 1 & 0 & End, - & Chain Data & * & End, IL \\
\hline 1 & 1 & 1 & End, - & Chain Data & * & End, IL \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline End & The operation is terminated. If the operation is immediate and has been specified by the first CCW associated with a START I/O, a condition code of 1 is set, and the status portion of the CSW is stored as part of the execution of the START I/O. In all other cases an interruption condition is generated in the subchannel. \\
\hline Stop & The device is signaled to terminate data transfer, but the subchannel remains in the working state until channel end is received; at this time an interruption condition is generated in the subchannel. \\
\hline IL & Incorrect length is indicated with the interruption condition. \\
\hline Chain Command & The channel performs command chaining upon receipt of device end. \\
\hline Chain Data & The channel immediately fetches a new CCW for the same operation. \\
\hline & The situation where the count is zero but data chaining is indicated at the time the device provides channel end cannot validly occur. When data chaining is indicated, the channel fetches the new CCW after transferring the last byte of data designated by the current CCW but before the device provides the next request for data or status transfer. As a result, the channel recognizes the channel end from the device only after it has fetched the new CCW, which cannot contain a count of zero unless a programming error has been made. \\
\hline
\end{tabular}

Figure 27. Effect of CD, GC, and SLI Flags on an I/O Operation

\section*{Programming Note}

Data chaining may be used to rearrange information as it is transferred between main storage and an I/o device. Data chaining permits blocks of information to be transferred to or from noncontiguous areas of storage, and, when used in conjunction with the skipping function, data chaining enables the program to place in main storage selected portions of a block of data.
When, during an input operation, the program specifies data chaining to a location into which data have been placed under the control of the current ccw, the channel fetches the new content of the location, even if the location contains the last byte transferred under the control of the current ccw. When a channel program data-chains to a ccw placed in storage by the CCW specifying data chaining, the input block is said to be self-describing. A self-describing block contains one or more ccw's that specify storage locations and counts for subsequent data in the same input block.

When data chaining is used during a read-backward operation, the channel places data in storage in a descending sequence, but fetches ccw's in an ascending sequence. Therefore, if a magnetic tape block is to be written so that it can be read in either the forward or backward direction as a self-describing block, the ccw must be written at both the beginning and the end of the block. If more than one ccw is to be used, the order of the ccw's must be reversed at the end of the block because the storage areas associated with the ccw's are used in reverse sequence.

Use of self-describing blocks, however, is equivalent to use of unchecked data. An i/o data transfer malfunction that affects validity of a block of information is signaled only at the completion of data transfer. The error condition normally does not prematurely terminate or otherwise affect the execution of the operation. Thus, there is no assurance that a ccw read as data is valid until the operation is completed. If the ccw thus read is in error, use of the ccw in the current operation may cause subsequent data to be placed in wrong locations in main storage with resultant destruction of its contents, subject to the control of the protection system.

\section*{Command Chaining}

During command chaining, the new ccw fetched by the channel specifies a new i/o operation. The channel fetches the new ccw and initiates the new operation upon the receipt of the device-end signal for the current operation. When command chaining takes place, the completion of the current operation does not cause an I/o interruption, and the count indicating the amount of data transferred during the current operation is not made available to the program. For
operations involving data transfer, the new command always applies to the next block of data at the device.

Command chaining takes place and the new operation is initiated only if no unusual conditions have been detected in the current operation. In particular, the channel initiates a new I/o operation by command chaining upon receipt of a status byte containing only the following bit combinations: device end, device end and status modifier, device end and channel end, device end and channel end and status modifier. In the former two cases a channel end must have been signaled before device end, with all other status bits off. If a condition such as attention, unit check, unit exception, incorrect length, program check, or protection check has occurred, the sequence of operations is terminated, and the status associated with the current operation causes an interruption condition to be generated. The new ccw in this case is not fetched. The incorrect-length condition does not suppress command chaining if the current ccw has the sur flag on.

An exception to sequential chaining of ccw's occurs when the \(\mathrm{I} / \mathrm{o}\) device presents the status-modifier condition with the device-end signal. When command chaining is specified and no unusual conditions have been detected, the combination of status-modifier and device-end bits causes the channel to fetch and chain to the ccw whose main-storage address is 16 higher than that of the current ccw.

When both command and data chaining are used, the first ccw associated with the operation specifies the operation to be executed, and the last ccw indicates whether another operation follows.

\section*{Programming Note}

Command chaining makes it possible for the program to initiate transfer of multiple blocks of data by means of a single start \(\mathrm{I} / \mathrm{o}\). It also permits a subchannel to be set up for execution of auxiliary functions, such as positioning the disk access mechanism, and for data transfer operations without interference by the program at the end of each operation. Command chaining, in conjunction with the status-modifier condition, permits the channel to modify the normal sequence of operations in response to signals provided by the \(\mathrm{I} / \mathrm{o}\) device.

\section*{Skipping}

Skipping is the suppression of main-storage references during an \(\mathrm{I} / \mathrm{o}\) operation. It is defined only for read, read backward, and sense operations and is controlled by the skip flag, which can be specified individually for each ccw. When the skip flag is one, skipping occurs; when zero, normal operation takes place. The
setting of the skip flag is ignored in all other operations.

Skipping affects only the handling of information by the channel. The operation at the \(1 / 0\) device proceeds normally, and information is transferred to the channel. The channel keeps updating the count but does not place the information in main storage. If the chain-command or chain-data flag is one, a new CCW is obtained when the count reaches zero. In the case of data chaining, normal operation is resumed if the skip flag in the new CCW is zero.

No checking for invalid or protected data addresses takes place during skipping, except that the initial data address in the ccw cannot exceed the addressing capacity of the model.

\section*{Programming Note}

Skipping, when combined with data chaining, permits the program to place in main storage selected portions of a block of information from an I/o device.

\section*{Program-Controlled Interruption}

The program-controlled interruption (pCI) function permits the program to cause an 1/o interruption during execution of an \(1 / 0\) operation. The function is controlled by the pCr flag in the ccw. The flag can be on either in the first ccw specified by start \(1 / 0\) or in a ccw fetched during chaining. Neither the PCI flag nor the associated interruption affects the execution of the current operation.

Whenever the pCI flag in the ccw is on, the channel attempts to interrupt the program. When the first CCW associated with an operation contains the PCI flag, either initially or upon command chaining, the interruption may occur as early as immediately upon the initiation of the operation. The pCI flag in a ccw fetched on data chaining causes the interruption to occur after all data designated by the preceding ccw have been transferred. The time of the interruption, however, depends on the model and the current activity in the system and may be delayed even if the channel is not masked. No predictable relation exists between the time the interruption due to the pCi flag occurs and the progress of data transfer to or from the area designated by the ccw, but the fields within the csw pertain to the same instant of time.

If chaining occurs before the interruption due to the pCI flag has taken place, the pCl condition is carried over to the new ccw. This carryover occurs both on data and command chaining and, in either case, the condition is propagated through the transfer-inchannel command. The PCI conditions are not stacked; that is, if another CCW is fetched with a pCI flag before the interruption due to the PCI flag of the previous
ccw has occurred, only one interruption takes place.
A csw containing the PCI bit may be stored by an interruption while the operation is still proceeding or by an interruption or TEST I/o upon the termination of the operation. It cannot be stored by test i/o while the subchannel is in the working state.

When the csw is stored by an interruption before the operation or chain of operations has been terminated, the command address is eight higher than the address of the current CCW, and the count is unpredictable. All unit-status bits in the csw are zero. If the channel has detected any unusual conditions, such as channel data check, program check, or protection check by the time the interruption occurs, the corresponding channel-status bit is on, although the condition in the subchannel is not reset and is indicated again upon the termination of the operation.

Presence of any unit-status bit in the csw indicates that the operation or chain of operations has been terminated. The csw in this case has its regular format with the pCI bit added.

However, when the interruption condition due to the pCr flag has been delayed until the operation at the subchannel has been terminated, two interruptions from the subchannel may still take place, with the first interruption indicating and clearing the PCI condition alone, and the second providing the csw associated with the ending status. Whether one or two interruptions occur depends on the model, and on whether the PCI condition has been assigned the highest priority for interruption at the time of termination. The test i/o addressed to the device associated with an interruption condition in the subchannel clears the PCI condition as well as the one associated with the termination.

The setting of the PCI flag is inspected in every ccw except those specifying transfer in channel. In a ccw specifying transfer in channel, the setting of the Hag is ignored. The PCI flag is ignored also during initial program loading.

\section*{Programming Note}

Since no unit-status bits are placed in the csw associated with the termination of an operation on the selector channel by halt \(1 / 0\), the presence of a unitstatus bit with the pCI bit is not a necessary condition for the operation to be terminated. When the selector channel contains the PCI bit at the time the operation is terminated by halt r/o, the csw associated with the termination is indistinguishable from the csw provided by an interruption during execution of the operation.

Program-controlled interruption provides a means of alerting the program of the progress of chaining
during an \(1 / 0\) operation. It permits programmed dynamic main-storage allocation.

\section*{Commands}

The following table lists the command codes for the six commands and indicates which flags are defined for each command. The flags are ignored for all commands for which they are not defined.


All flags have individual significance, except that the CC and sli flags are ignored when the CD flag is on. The sLr flag is ignored on immediate operations, in which case the incorrect-length indication is suppressed regardless of the setting of the flag. The PCI flag is ignored during initial program loading.
Each command is described below with an illustration of its ccw format.

\section*{Programming Note}

A malfunction that affects the validity of data transferred in an \(1 / o\) operation is signaled at the end of the operation by means of unit check or channel data check, depending on whether the device (control unit) or the channel detected the error. In order to make use of the checking facilities provided in the system, data read in an input operation should not be used until the end of the operation has been reached and the validity of the data has been checked. Similarly, on writing, the copy of data in main storage should not be destroyed until the program has verified that no malfunction affecting the transfer and recording of data was detected.

\section*{Write}


A write operation is initiated at the \(\mathrm{I} / \mathrm{o}\) device, and the subchannel is set up to transfer data from main storage
to the \(\mathrm{I} / \mathrm{o}\) device. Data in storage are fetched in an ascending order of addresses, starting with the address specified in the ccw.

A ccw used in a write operation is inspected for the CD, CC, sLr, and the PCI flags. The setting of the skip flag is ignored. Bit positions 0-5 of the ccw contain modifier bits.

\section*{Programming Note}

When writing on devices for which block length is not defined, such as a magnetic tape unit or an inquiry station, the amount of data written is controlled only by the count in the ccw. Every operation terminated under count control causes the incorrect-length indication, unless the indication is suppressed by the sLi flag.

\section*{Read}
\(\left.\begin{array}{|l|l|}\hline \text { MMMMMM } 10 & \text { Data Address } \\ \hline 0\end{array}\right]\)


A read operation is initiated at the \(1 / 0\) device, and the subchannel is set up to transfer data from the device to main storage. For devices such as magnetic tape units, disk storage, and card equipment, the bytes of data within a block are provided in the same sequence as written by means of a write command. Data in storage are placed in an ascending order of addresses, starting with the address specified in the ccw.

A ccw used in a read operation is inspected for every one of the five flags - CD, CC, SLI, SKIP, and PCI. Bit positions \(0-5\) of the cCw contain modifier bits.

\section*{Read Backward}


A read-backward operation is initiated at the \(1 / 0\) device, and the subchannel is set up to transfer data from the device to main storage. On magnetic tape units, read backward causes reading to be performed with the tape moving backwards. The bytes of data within a block are sent to the channel in a sequence opposite to that on writing. The channel places the bytes in storage in a descending order of address, start-
ing with the address specified in the ccw. The bits within an eight-bit byte are in the same order as sent to the device on writing.

A cCw used in a read-backward operation is inspected for every one of the five flags - CD, CC, SLI, sKIP, and PCI. Bit positions \(0-3\) of the cCw contain modifier bits.

\section*{Control}


A control operation is initiated at the \(\mathrm{I} / \mathrm{o}\) device, and the subchannel is set up to transfer data from main storage to the device. The device interprets the data as control information. The control information, if any, is fetched from storage in an ascending order of addresses, starting with the address specified in the ccw. A control command is used to initiate at the I/o device an operation not involving transfer of data such as backspacing or rewinding magnetic tape or positioning a disk access mechanism.

For most control functions, the entire operation is specified by the modifier bits in the command code, and the function is performed over the \(\mathrm{I} / \mathrm{o}\) interface as an immediate operation (see "Immediate Operations"). If the command code does not specify the entire control function, the data-address field of the cCw designates the location containing the required additional information. This control information may include an order code further specifying the operation to be performed or an address, such as the disk address for the seek function, and is transferred in response to requests by the device.

A control command code containing zeros for the six modifier bits is defined as no operation. The nooperation order causes the addressed device to respond with channel end and device end without causing any action at the device. The order can be executed as an immediate operation, or the device can delay the status until after the initiation sequence is completed. Other operations that can be initiated by means of the control command depend on the type of \(1 / 0\) device. These operations and their codes are specified in the sRL publication for the device.

A ccw used in a control operation is inspected for the CD, CC, sLI, and the PCI flags. The setting of the skip flag is ignored. Bit positions \(0-5\) of the ccw contain modifier bits.

\section*{Programming Note}

Since a ccw with a count of zero is invalid, the program cannot use the ccw count field to specify that no data be transferred to the I/o device. Any operation terminated before data have been transferred causes the incorrect-length indication, provided the operation is not immediate and has not been rejected during the initiation sequence. The incorrect-length indication is suppressed when the sLI flag is on.


A sense operation is initiated at the \(1 / 0\) device, and the subchannel is set up to transfer data from the device to main storage. The data are placed in storage in an ascending order of addresses, starting with the address specified in the ccw.
Data transferred during a sense operation provide information concerning both unusual conditions detected in the last operation and the status of the device. The status information provided by the sense command is more detailed than that supplied by the unit-status byte and may describe reasons for the unitcheck indication. It may also indicate, for example, if the device is in the not-ready state, if the tape unit is in the file-protected state, or if magnetic tape is positioned beyond the end-of-tape mark.
For most devices, the first six bits of the sense data describe conditions detected during the last operation. These bits are common to all devices having this type of information and are designated as follows:
\begin{tabular}{cl} 
bir & \multicolumn{1}{c}{ designation } \\
0 & Command reject \\
\(\mathbf{1}\) & Intervention required \\
2 & Bus-out check \\
3 & Equipment check \\
4 & Data check \\
5 & Overrun
\end{tabular}

The following is the meaning of the first six bits:
Command Reject: The device has detected a programming error. A command has been received which the device is not designed to execute, such as read backward issued to a direct-access storage device, or which the device cannot execute because of its present state, such as write issued to a file-protected tape unit. Command reject is also indicated when the program issues an invalid sequence of commands, such as write to a direct-access storage device without previcusly designating the data block.

Intervention Required: The last operation could not be executed because of a condition requiring some type of intervention at the device. This bit indicates conditions such as an empty hopper in a card punch or the printer being out of paper. It is also turned on when the addressed device is in the not-ready state, is in test mode, or is not provided on the control unit.
Bus-Out Check: The device or the control unit has received a data byte or a command code with an invalid parity over the \(\mathrm{I} / \mathrm{o}\) interface. During writing, bus-out check indicates that incorrect data have been recorded at the device, but the condition does not cause the operation to be terminated prematurely. Parity errors on command codes and control information cause the operation to be immediately terminated and suppresses checking for command-reject and in-tervention-required conditions.
Equipment Check: During the last operation, the device or the control unit has detected equipment malfunctioning, such as an invalid card hole count or printer buffer parity error.
Data Check: The device or the control unit has detected a data error other than those included in busout check. Data check identifies errors associated with the recording medium and includes conditions such as reading an invalid card code or detecting invalid parity on data recorded on magnetic tape.

On an input operation, data check indicates that incorrect data may have been placed in main storage. The control unit forces correct parity on data sent to the channel. On writing, this condition indicates that incorrect data may have been recorded at the device. Unless the operation is of a type where the error precludes meaningful continuation, data errors on reading and writing do not cause the operation to be terminated prematurely.
Overrun: The channel has failed to respond on time to a request for service from the device. Overrun can occur when data are transferred to or from a nonbuffered control unit operating with a synchronous medium, and the total activity initiated by the program exceeds the capability of the channel. When the channel fails to accept a byte on an input operation, the following data in main storage are shifted to fill the gap. On an output operation, overrun indicates that data recorded at the device may be invalid. The overrun bit is also turned on when the device receives the new command too late during command chaining.

All information significant to the use of the device normally is provided in the first two bytes. Any bit positions following those used for programming information contain diagnostic information, which may extend to as many bytes as needed. The amount and
the meaning of the status information are peculiar to the type of \(\mathrm{I} / \mathrm{o}\) device and are specified in the sRL publication for the device.

The basic sense command has zero modifier bits. This command initiates a sense operation on all devices and cannot cause the command-reject, interven-tion-required, data-check, or overrun bits to be turned on. If the control unit detects an equipment malfunction, or invalid parity of the sense command code, the equipment-check or bus-out-check bits are turned on, and unit check is sent with channel end.

Devices that can provide special diagnostic sense information or can be instructed to perform other special functions by use of the sense command, may define modifier bits for the control of these functions. The special sense operations may be initiated by a unique combination of modifier bits, or a group of codes may specify the same function. Any remaining sense command codes may be considered invalid, thus causing the unit-check indication, or may cause the same action as the basic sense command, depending upon the type of device.

The sense information pertaining to the last \(\mathrm{I} / \mathrm{o}\) operation is reset the next time the program causes the associated control unit to be selected, unless the selection is due to the execution of test \(1 / 0\), or halt \(1 / 0\), or unless the basic sense operation, or a no-operation order is initiated at the control unit.

A ccw used in a sense operation is inspected for every one of the five flags - CD, Cc, sLi, skip, and PCI. Bit positions \(0-3\) of the CCW contain modifier bits.

\section*{Transfer In Channel}



The next CCW is fetched from the location designated by the data-address field of the cCw specifying transfer in channel. The transfer-in-channel command does not initiate any \(\mathrm{I} / \mathrm{o}\) operation at the channel, and the \(\mathrm{I} / \mathrm{o}\) device is not signaled of the execution of the command. The purpose of the transfer in channel command is to provide chaining between ccw's not located in adjacent double-word locations in an ascending order of addresses. The command can occur in both data and command chaining.

The first Ccw designated by the caw may not specify transfer in channel. When this restriction is violated, no \(1 / \mathrm{o}\) operation is initiated, and the program-check
condition is generated. The error causes the status portion of the csw with the program-check indication to be stored during the execution of start i/o.

To address a ccw on integral boundaries for double words, a ccw specifying transfer in channel must contain zeros in bit positions 29-31. Furthermore, a CCW specifying a transfer in channel may not be fetched from a location designated by an immediately preceding transfer in channel. When either of these errors is detected or when an invalid address is specified in transfer in channel, the program-check condition is generated. When the transfer-in-channel command designates a CCW in a location protected for fetching, the protection-check condition is generated. Detection of these errors during data chaining causes the operation at the \(1 / o\) device to be terminated, whereas during command chaining they cause an interruption condition to be generated.

The contents of the second half of the ccw, bit positions \(32-63\), are ignored. Similarly, the contents of bit positions \(0-3\) of the ccw are ignored.

\section*{Termination of Input/Output Operations}

When the operation or sequence of operations initiated by start \(1 / 0\) is terminated, the channel and the device generate status conditions. These conditions can be brought to the attention of the program by means of an \(\mathrm{I} / \mathrm{O}\) interruption, by test \(\mathrm{I} / \mathrm{o}\), or, in certain cases, by start i/o. The status conditions, as well as an address and a count indicating the extent of the operation sequence, are presented to the program in the form of a channel status word (csw).

\section*{Types of Termination}

Normally an \(\mathrm{I} / \mathrm{o}\) operation at the subchannel lasts until the device signals channel end. The channel-end condition can be signaled during the sequence initiating the operation, or later. When the channel detects equipment malfunctioning or a system reset is performed, the channel disconnects the device without receiving channel end. The program can force a device on the selector channel to be disconnected prematurely by issuing halt \(\mathrm{I} / \mathrm{o}\).

\section*{Termination at Operation Initiation}

After the addressed channel and subchannel have been verified to be in a state where start \(\mathrm{I} / \mathrm{o}\) can be executed, certain tests are performed on the validity of the information specified by the program and on the availability of the addressed control unit and \(\mathrm{I} / \mathrm{o}\) device. This testing occurs both during the execution of start \(\mathrm{I} / \mathrm{O}\) and during command chaining.
A data-transfer operation is initiated at the subchannel and device only when no programming or equip-
ment errors are detected by the channel and when the device responds with zero status during the initiation sequence. When the channel detects or the device signals any unusual condition during the initiation of an operation, but channel end is off, the command is said to be rejected.

Rejection of the command during the execution of start \(I / O\) is indicated by the setting of the condition code in the psw. Unless the device is not operational, the conditions that precluded the initiation are detailed by the portion of the csw stored by start i/o. The device is not started, no interruption conditions are generated, and the subchannel is not tied up beyond the initiation sequence. The device is immediately available for the initiation of another operation, provided the command was not rejected because of the busy or non-operational condition.

When an unusual condition causes a command to be rejected during initiation of an \(\mathrm{I} / \mathrm{o}\) operation by command chaining, an interruption condition is generated, and the subchannel is not available until the condition is cleared. The conditions are indicated to the program by means of the corresponding status bits in the csw. The not-operational condition, which during the execution of start i/o causes condition code 3 to be set, is indicated by means of the interface-control-check bit. The new operation at the \(\mathrm{I} / \mathrm{o}\) devices is not started.

\section*{Immediate Operations}

Instead of accepting or rejecting a command, the I/o device can signal the channel-end condition immediately upon receipt of the command code. An I/o operation causing the channel-end condition to be signaled during the initiation sequence is called an "immediate operation."

When the first ccw designated by the caw initiates an immediate operation, no interruption condition is generated. If no command chaining occurs, the chan-nel-end condition is brought to the attention of the program by causing start I/o to store the csw status portion, and the subchannel is immediately made available to the program. The 1/o operation, however, is initiated, and, if channel-end is not accompanied by device end, the device remains busy. Device end, when subsequently provided by the device, causes an interruption condition to be generated.

When command chaining is specified after an immediate operation and no unusual conditions have been detected during the execution, start i/o does not cause storing of csw status. The subsequent commands in the chain are handled normally, and the channel-end condition for the last operation generates an interruption condition even if the device provides the signal immediately upon receipt of the command code.

Whenever immediate completion of an I/o operation is signaled, no data have been transferred to or from the device. The data address in the ccw is not checked for validity, except that it may not exceed the addressing capacity of the model.

Since a count of zero is not valid, any ccw specifying an immediate operation must contain a nonzero count. When an immediate operation is executed, however, incorrect length is not indicated to the program, and command chaining is performed when so specified.

\section*{Programming Nofe}

Control operations for which the entire operation is specified in the command code may be executed as immediate operations. Whether the control function is executed as an immediate operation depends on the operation and type of device and is specified in the SRL publication for the device.

\section*{Termination of Data Transfer}

When the device accepts a command, the subchannel is set up for data transfer. The subchannel is said to be working during this period. Unless the channel detects equipment malfunctioning or, on the selector channel, the operation is terminated by hatt \(\mathrm{I} / \mathrm{o}\), the working state lasts until the channel receives the chan-nel-end signal from the device. When no command chaining is specified or when chaining is suppressed because of unusual conditions, the channel-end condition causes the operation at the subchannel to be terminated and an interruption condition to be generated. The status bits in the associated csw indicate channel end and the unusual conditions, if any. The device can signal channel end at any time after initiation of the operation, and the signal may occur before any data have been transferred.

For operations not involving data transfer, the device normally controls the timing of the channel-end condition. The duration of data transfer operations may be variable and may be controlled by the device or the channel.
Excluding equipment errors and halt \(\mathrm{I} / \mathrm{o}\), the channel signals the device to terminate data transfer whenever any of the following conditions occurs:

The storage areas specified for the operation are exhausted or filled.
Program-check condition is detected.
Protection-check condition is detected.
Chaining-check condition is detected.
The first of these conditions occurs when the channel has stepped the count in the last ccw associated with the operation to zero. A count of zero indicates that the channel has transferred all information specified by the program. The other three conditions are due to
errors and cause premature termination of data transfer. In either case, the termination is signaled in response to a service request from the device and causes data transfer to cease. If the device has no blocks defined for the operation (such as writing on magnetic tape), it terminates the operation and generates the channel-end condition.

The device can control the duration of an operation and the timing of channel end by blocking of data. On certain operations for which blocks are defined (such as reading on magnetic tape), the device does not provide the channel-end signal until the end of the block is reached, regardless of whether or not the device has been previously signaled to terminate data transfer.

The channel suppresses initiation of an \(\mathrm{I} / \mathrm{o}\) operation when the data address in the first CCw associated with the operation exceeds the addressing capacity of the model. Complete check for the validity of the data address is performed only as data are transferred to or from main storage. When the initial data address in the ccw is invalid, no data are transferred during the operation, and the device is signaled to terminate the operation in response to the first service request. On writing, devices such as magnetic tape units request the first byte of data before any mechanical motion is started and, if the initial data address is invalid, the operation is terminated before the recording medium has been advanced. However, since the operation has been initiated, the device provides channel end, and an interruption condition is generated. Whether a block at the device is advanced when no data are transferred depends on the type of device and is specified in the SRL publication for the device.

When command chaining takes place, the subchannel appears in the working state from the time the first operation is initiated until the device signals the channel-end condition of the last operation of the chain. On the selector channel, the device executing the operation stays connected to the channel and the whole channel appears to be in the working state for the duration of the execution of the chain of operations. On the multiplexor channel an operation in the burst mode causes the channel to appear to be in the working state only for the duration of the transfer of the burst of data. If channel end and device end do not occur concurrently, the device disconnects from the channel after providing channel end, and the channel can in the meantime communicate with other devices on the interface.

Any unusual conditions cause command chaining to be suppressed and an interruption condition to be generated. The unusual conditions can be detected by
either the channel or the device, and the device can provide the indications with channel end, control unit end, or device end. When the channel is aware of the unusual condition by the time the channel-end signal for the operation is received, the chain is terminated as if the operation during which the condition occurred were the last operation of the chain. The de-vice-end signal subsequently is processed as an interruption condition. When the device signals unit check or unit exception with control unit end or device end, the subchannel terminates the working state upon receipt of the signal from the device. The channel-end indication in this case is not made available to the program.

\section*{Termination by HALT I/O}

The instruction halt \(\mathrm{I} / \mathrm{o}\) causes the current operation at the addressed channel or subchannel to be terminated immediately. The method of termination differs from that used upon exhaustion of count or upon detection of programming errors to the extent that termination by halt i/o is not contingent on the receipt of a service request from the device.
When halt \(\mathrm{I} / \mathrm{O}\) is issued to a channel operating in the burst mode, the channel issues the halt-I/o signal to the device regardless of the current activity in the channel and on the interface. If the channel is involved in the data-transfer portion of an operation, data transfer is immediately terminated, and the device is disconnected from the channel. If halt \(\mathrm{I} / \mathrm{o}\) is addressed to a selector channel executing a chain of operations and the device has already provided channel end for the current operation, the instruction causes the device to be disconnected and the chain-command flag to be removed.
When halt I/o is issued to the multiplexor channel and the channel is not operating in the burst mode, halt \(\mathrm{I} / \mathrm{o}\) causes the device to be selected, and the halt-I/o signal is issued as the device responds. When command chaining is indicated in the subchannel, halt i/o causes the chain-command flag to be turned off.

Termination of an operation by halt i/o on the selector channel results in up to four distinct interruption conditions. The first one is generated by the channel upon execution of the instruction and is not contingent on the receipt of status from the device. The command address and count in the associated csw indicate how much data have been transferred, and the channel-status bits reflect the unusual conditions, if any, detected during the operation. If halt \(\mathrm{I} / \mathrm{o}\) is issued before all data specified for the operation have been transferred, incorrect length is indicated, subject to the control of the sli flag in the current ccw. The
execution of hait I/o itself is not reflected in csw status, and all status bits in a csw due to this interruption condition can be zero. The channel is available for the initiation of a new I/o operation as soon as the interruption condition is cleared.

The second interruption condition on the selector channel occurs when the control unit generates the channel-end condition. The selector channel handles this condition as any other interruption condition from the device after the device has been disconnected from the channel, and provides zeros in the protection key, command address, count, and channel status fields of the associated csw. The channel-end condition is not made available to the program when halti/o is issued to a channel executing a chain of operations and the device has already provided channel end for the current operation.
Finally, the third and fourth interruption conditions occur when control unit end, if any, and device end are generated. These conditions are handled as for any other I/o operation.
Termination of an operation by halt \(1 / 0\) on the multiplexor channel causes the normal interruption conditions to be generated. If the instruction is issued when the subchannel is in the data-transfer portion of an operation, the subchannel remains in the working state until channel end is signaled by the device, at which time the subchannel is placed in the interrup-tion-pending state. If halt \(1 / 0\) is issued after the device has signaled channel end and the subchannel is executing a chain of operations, the channel-end condition is not made available to the program, and the subchannel remains in the working state until the next status byte from the device is received. Receipt of a status byte subsequently places the subchannel in the interruption-pending state.
The csw associated with the interruption condition in the subchannel contains the status bytes provided by the device and the channel, and indicates at what point data transfer was terminated. If halt \(\mathrm{I} / \mathrm{o}\) is issued before all data areas associated with the current operation have been exhausted or filled, incorrect length is indicated, subject to the control of the sui flag in the current ccw. The interruption condition is processed as for any other type of termination.

\section*{Programming Note}

The csw associated with a write operation terminated by halt i/o indicates how many bytes the channel has sent to the device. Since the execution of halt ito may cause the loss of the byte of data in transit over the \(\mathrm{I} / \mathrm{o}\) interface and may cause the device to suppress recording of data contained in its buffer, if any, all
bytes that have left the channel may not necessarily be recorded at the \(\mathrm{I} / \mathrm{o}\) device.

\section*{Termination Due to Equipment Malfunction}

When channel equipment malfunctioning is detected or invalid signals are received over the \(1 / 0\) interface, the recovery procedure and the subsequent states of the subchannels and devices on the channel depend on the type of error and on the model. Normally, the program is alerted of the termination by an I/o interruption, and the associated csw indicates the channel-control-check or interface-control-check condition. In channels sharing common equipment with the CPU, malfunctioning detected by the channel may be indicated by a machine-check interruption, in which case no csw is stored. Equipment malfunctioning may cause the channel to perform the malfunction-reset function.

\section*{Input/Output Interruptions}

Input/output interruptions provide a means for the CPU to change its state in response to conditions that occur in I/O devices or channels. These conditions can be caused by the program or by an external event at the device.

\section*{Interruption Conditions}

The conditions causing requests for \(\mathrm{I} / \mathrm{O}\) interruptions to be initiated are called I/o interruption conditions. An I/o interruption condition can be brought to the attention of the program only once and is cleared when it causes an interruption. Alternatively, an r/o interruption condition can be cleared by test \(1 / \mathrm{O}\), and conditions generated by the I/o device following the termination of the operation at the subchannel can be cleared by start \(\mathrm{I} / \mathrm{o}\). The latter include the attention, device-end, and control-unit-end conditions, and the channel-end condition when provided by a device on the selector channel after termination of the operation by halt \(\mathrm{I} / \mathrm{o}\).
The device attempts to initiate a request to the channel for an interruption whenever it detects any of the following conditions:
Channel end
Control-unit end
Device end
Attention
The device may also, at command chaining, have created an interruption condition at the device, which can be due to the following conditions:

Unit check
Unit exception
Busy indication from device
Program check
Protection check

When an operation initiated by command chaining is terminated because of an unusual condition detected during the command initiation sequence, the interruption condition may remain pending within the channel, or the channel may create an interruption condition at the device. An interruption condition is created at the device in response to presentation of status by the device and causes the device subsequently to present the same status for interruption purposes. The interruption condition at the device may or may not be associated with unit status. If the unusual condition is detected by the device (unit check, unit exception, or busy) the unit-status field of the associated csw identifies the condition. In the case of program and protection check, the identification of the error condition is preserved in the subchannel, and appears in the channel-status field of the associated csw. If the associated interruption condition has been queued at the device, the device provides zero status for interruption purposes. When command chaining takes place, channel end and device end do not cause an interruption, and are not made available.

An interruption condition caused by the device may be accompanied by channel and other unit status conditions. Furthermore, more than one interruption condition associated with the same device can be cleared at the same time. As an example, when the channelend condition is not cleared at the device by the time device end is generated, both conditions may be indicated in the csw and cleared at the device concurrently.

However, at the time the channel assigns highest priority for interruptions to a condition associated with an operation at the subchannel, the channel accepts the status from the device and clears the condition at the device. The interruption condition and the associated status indication are subsequently preserved in the subchannel. Any subsequent status generated by the device is not included with the condition at the subchannel, even if the status is generated before the cru accepts the condition.

When the channel detects any of the following conditions, it initiates a request for an I/o interruption without communicating and without having received the status byte from the device:

\section*{PCI Flag in a CCW}

Execution of HALT I/O on a selector channel
The interruption conditons from the channel can be accompanied by other channel status indications, but none of the device status bits is on when the channel initiates the interruption.

The method of processing a request for interruption due to equipment malfunctioning depends on the model. In channels sharing common equipment with
the cPU, malfunctioning detected by the channel may be indicated by causing a machine-check interruption.

\section*{Priority of Interruptions}

All requests for \(\mathrm{I} / \mathrm{o}\) interruption are asynchronous to the activity in the cPu, and interruption conditions associated with more than one I/o device can exist at the same time. The priority among requests is controlled by two types of mechanisms - one establishes the priority among interruption conditions associated with devices attached to the same channel, and another establishes priority among requests from different channels. A channel requests an \(\mathrm{I} / \mathrm{o}\) interruption only after it has established priority among requests from its devices. The conditions responsible for the requests are preserved in the devices or channels until accepted by the cPu.

Assignment of priority to requests for interruption associated with devices on any one channel is a function of the type of interruption condition and the position of the device on the I/o interface cable. A device's position on the cable is not related to its address.

The selector channel assigns the highest priority to conditions associated with the portion of the operation in which the channel is involved. These conditions include channel end, program-controlled interruption, execution of halt i/o in the channel, and errors prematurely terminating a chain of operations. The selector channel cannot handle any interruption conditions other than those due to the PCI flag while operation is in progress.

As soon as the selector channel has cleared the interruption conditions associated with data transfer, it starts monitoring devices for attention, control-unit-end, and device-end conditions and for the channel-end condition associated with operations terminated by halt \(\mathrm{I} / \mathrm{o}\). The highest priority is assigned to the \(\mathrm{I} / \mathrm{o}\) device that first identifies itself on the interface.

On the multiplexor channel the priority among requests for interruption is based only on response from devices. The highest priority is assigned to the device that first identifies itself with an interruption condition or that requests service for data transfer and contains the pCr condition in the subchannel. The pCI, as well as any other condition in the subchannel, cannot cause an \(\mathrm{I} / \mathrm{o}\) interruption unless the device initiates a reference to the subchannel.

Except for conditions associated with termination of data transfer, the current assignment of priority for interruption among devices on a channel may be canceled when start \(\mathrm{m} / \mathrm{o}\), test \(\mathrm{t} / \mathrm{o}\), or halt \(\mathrm{m} / \mathrm{o}\) is issued to the channel. Whenever the assignment is canceled, the channel resumes monitoring for interruption con-
ditions and reassigns the priority on completion of the activity associated with the I/o instruction.

The assignment of priority among requests for interruption from channels is based on the type of channel and its address assignment. The priorities of channels 1-6 are in the order of their addresses, with channel 1 having the highest priority. The interruption priority of multiplexor channel 0 is not fixed, and depends on the model and on the current activity in the chamel. Its priority may be above, below, or between those of channels 1-6.

\section*{Interruption Action}

An \(\mathrm{I} / \mathrm{o}\) interruption can occur only when the channel accommodating the device is not masked and after the execution of the current instruction in the cPu has been terminated. If a channel has established the priority among requests for interruption from devices while it is masked, the interruption occurs immediately after the termination of the instruction removing the mask and before the next instruction is executed. This interruption is associated with the highest priority condition on the channel. If more than one channel is unmasked concurrently, the interruption occurs from the channel having the highest priority among those requesting interruption.

If the priority among interruption conditions has not yet been established in the channel by the time the mask is removed, the interruption does not necessarily occur immediately after the termination of the instruction removing the mask. This delay can occur regardless of how long the interruption condition has existed in the device or the subchannel.

The interruption causes the current program status word (PSW) to be stored as the old psw at location 56 and causes the csw associated with the interruption to be stored at location 64 . Subsequently, a new psw is loaded from location 120, and processing resumes in the state indicated by this psw. The \(\mathrm{I} / \mathrm{o}\) device or, in the case of control unit end, the control unit causing the interruption is identified by the channel address in bit positions \(16-23\) and by the device address in bit positions \(24-31\) of the old psw. The csw associated with the interruption identifies the condition responsible for the interruption and provides further details about the progress of the operation and the status of the device.

\section*{Programming Note}

When a number of \(\mathrm{I} / \mathrm{O}\) devices on a shared control unit are concurrently executing operations such as rewinding tape or positioning a disk access mechanism, the initial device-end signals generated on completion of the operations are provided in the order of generation,
unless command chaining is specified for the operation last initiated. In the latter case, the control unit provides the device-end signal for the last initiated operation first, and the other signals are delayed until the subchannel is freed. Whenever interruptions due to the device-end signals are delayed either because the channel is masked or the subchannel is busy, the original order of the signals is destroyed.

\section*{Channel Status Word}

The channel status word (csw) provides to the program the status of an \(1 / 0\) device or the conditions under which an I/O operation has been terminated. The csw is formed, or parts of it are replaced, in the process of \(1 / 0\) interruptions and during execution of start \(\mathrm{I} / \mathrm{o}\), test \(\mathrm{I} / \mathrm{o}\), and halt \(\mathrm{I} / \mathrm{o}\). The csw is placed in main storage at location 64 and is available to the program at this location until the time the next \(\mathrm{I} / \mathrm{o}\) interruption occurs or until another I/o instruction causes its content to be replaced, whichever occurs first.
When the csw is stored as a result of an \(1 / 0\) interruption, the I/O device is identified by the I/O address in the old psw. The information placed in the csw by start i/o, test i/o, or halt i/o pertains to the device addressed by the instruction.

The csw has the following format:


The. fields in the csw are allocated for the following purposes:

Protection Key: Bits 0-3 form the protection key used in the chain of operations at the subchannel.

Command Address: Bits \(8-31\) form an address that is eight higher than the address of the last ccw used.

Status: Bits \(32-47\) identify the conditions in the device and the channel that caused the storing of the csw. Bits 32-39 are obtained over the I/o interface and indicate conditions detected by the device or the control unit. Bits \(40-47\) are provided by the channel and indicate conditions associated with the subchannel. Each of the 16 bits represents one type of condition, as follows:
\begin{tabular}{|c|c|c|c|}
\hline BIT & designation & bit & designation \\
\hline 32 & Attention & 40 & Program-controlled
interruption \\
\hline 33 & Status modifier & 41 & Incorrect length \\
\hline 34 & Control unit end & 42 & Program check \\
\hline 35 & Busy & 43 & Protection check \\
\hline 36 & Channel end & 44 & Channel data check \\
\hline 37 & Device end & 45 & Channel control check \\
\hline 38 & Unit check & 46 & Interface control check \\
\hline 39 & Unit exception & 47 & Chaining check \\
\hline
\end{tabular}

Count: Bits \(48-63\) form the residual count for the last ccw used.

\section*{Unit Status Conditions}

The following conditions are detected by the \(1 / 0\) device or control unit and are indicated to the channel over the \(\mathrm{I} / \mathrm{o}\) interface. The timing and causes of these conditions for each type of device are specified in the sRL publication for the device.

When the \(\mathrm{I} / \mathrm{o}\) device is accessible from more than one channel, status due to channel-initiated operations is signaled to the channel that initiated the associated i/o operation. The handling of conditions not associated with I/o operations, such as attention or device end due to transition from the not-ready to the ready state, depends on the type of device and condition and is specified in the sRL publication for the device.

The channel does not modify the status bits received from the \(1 / 0\) device. These bits appear in the csw as received over the interface.

\section*{Attention}

Attention is generated when the device detects an asynchronous condition that is significant to the program. The condition is interpreted by the program and is not associated with the initiation, execution, or termination of an \(\mathrm{I} / \mathrm{o}\) operation.

The device can signal the attention condition to the channel only when no operation is in progress at the i/o device, control unit, or subchannel. Attention can be indicated with device end upon completion of an operation, and it can be presented to the channel during the initiation of a new \(1 / 0\) operation. Otherwise, the handling and presentation of the condition to the channel depends on the type of device.

When the device signals attention during the initiation of an operation, the operation is not initiated. Attention accompanying device end causes command chaining to be suppressed.

\section*{Status Modifier}

Status modifier is generated by the device when the device cannot provide its current status in response to test \(\mathrm{I} / \mathrm{o}\), to indicate that the control unit is busy, or when the normal sequence of commands has to be modified.

When the status-modifier condition is signaled in response to test I/O and the bit appears in the csw in the absence of any other status bit, presence of the bit indicates that the device cannot execute the instruction and has not provided its current status. The interruption condition, which may be pending at the device or subchannel, has not been cleared, and the csw stored by test \(1 / \mathrm{o}\) contains zeros in the key, command ad-
dress, and count fields. The 2702 Transmission Control is an example of a type of device that cannot execute test i/o.

When the status-modifier bit appears in the csw together with the busy bit, it indicates that the busy condition pertains to the control unit associated with the addressed i/o device. The control unit appears busy when it is executing a type of operation that precludes the acceptance and execution of any command or the instructions test i/o and halt i/o or contains an interruption condition for a device other than one addressed. The interruption condition may be due to control unit end or, on the selector channel, due to channel end following the execution of halt \(\mathrm{I} / \mathrm{o}\). The busy state occurs for operations such as backspace tape file, in which case the control unit remains busy after providing channel end, for operations terminated on the selector channel by halt I/o, and temporarily occurs on the 2702 Transmission Control after initiation of an operation on a device accommodated by the control unit. A control unit accessible from two or more channels appears busy when it is communicating with another channel.

Presence of the status modifier and device end means that the normal sequence of commands must be modified. The handling of this set of bits by the channel depends on the operation. If command chaining is specified in the current ccw and no unusual conditions have been detected, presence of status modifier and device end causes the channel to fetch and chain to the ccw whose main-storage address is 16 higher than that of the current ccw. If the I/o device signals the status-modifier condition at a time when no command chaining is specified, or when any unusual conditions have been detected, no action is taken in the channel, and the status-modifier bit is placed in the csw.

\section*{Programming Nofe}

When the multiplexor channel detects a programming error during command chaining, the interruption condition is queued at the \(\mathrm{I} / \mathrm{o}\) device. On devices such as the 2702 Transmission Control, queuing of the condition may generate the status-modifier indication, which subsequently appears in the csw associated with the termination of the operation.

\section*{Control Unit End}

Control unit end indicates that the control unit has become available for use for another operation.
The control-unit-end condition is provided only by control units shared by I/o devices and only when one or both of the following conditions has occurred:
1. The program had previously caused the control unit to be interrogated while the control unit was in
the busy state. The control unit is considered to have been interrogated in the busy state when a command or the instructions test i/o or halt i/o had been issued to a device on the control unit, and the control unit had responded with busy and status modifier in the unit status byte. See "Status Modifier."
2. The control unit detected an unusual condition during the portion of the operation after channel end had been signaled to the channel. The indication of the unusual condition accompanies control unit end.

If the control unit remains busy with the execution of an operation after signaling channel end but has not been interrogated by the program, control unit end is not generated. Similarly, control unit end is not provided when the control unit has been interrogated and could perform the indicated function. The latter case is indicated by the absence of busy and status modifier in the response to the instruction causing the interrogation.

When the busy state of the control unit is temporary, control unit end is included with busy and status modifier in response to the interrogation even though the control unit has not yet been freed. The busy condition is considered to be temporary if its duration is commensurate with the program time required to handle an I/o interruption. The 2702 Transmission Control is an example of a device in which the control unit may be busy temporarily and which includes control unit end with busy and status modifier.

The control-unit-end condition can be signaled with channel end, device end, or between the two. When control unit end is signaled by means of an I/o interruption in the absence of any other status conditions, the interruption may be identified by any address assigned to the control unit. A pending control unit end causes the control unit to appear busy for initiation of new operations.

\section*{Busy}

Busy indicates that the \(\mathrm{I} / \mathrm{o}\) device or control unit cannot execute the command or instruction because it is executing a previously initiated operation or because it contains a pending interruption condition. The interruption condition for the addressed device, if any, accompanies the busy indication. If the busy condition applies to the control unit, busy is accompanied by status modifier.
The following table lists the conditions when the busy bit (в) appears in the csw and when it is accompanied by the status-modifier bit (sm). A double hyphen (--) indicates that the busy bit is off; an asterisk (*) indicates that csw status is not stored or an \(1 / \mathrm{o}\) interruption cannot occur; and the (cl) indicates that the interruption condition is cleared and
the status appears in the csw. The abbreviation de stands for device end, while cu stands for control unit.


\section*{Channel End}

Channel end is caused by the completion of the portion of an \(\mathrm{I} / \mathrm{o}\) operation involving transfer of data or control information between the I/o device and the channel. The condition indicates that the subchannel has become available for use for another operation.
Each I/o operation causes a channel-end condition to be generated, and there is only one channel end for an operation. The channel-end condition is not generated when programming errors or equipment malfunctions are detected during initiation of the operation. When command chaining takes place, only the channel end of the last operation of the chain is made available to the program. The channel-end condition is not made available to the program when a chain of commands is prematurely terminated because of an unusual condition indicated with control unit end or device end or during the initiation of a chained command.

The instant within an I/o operation when channel end is generated depends on the operation and the type of device. For operations such as writing on magnetic tape, the channel-end condition occurs when the block has been written. On devices that verify the writing, channel end may or may not be delayed until verification is performed, depending on the device. When magnetic tape is being read, the channel-end condition occurs when the gap on tape reaches the read-write head. On devices equipped with buffers, such as the ibm 1443 N1 Printer (bar line printer), the channel-end condition occurs upon completion of data transfer between the channel and the buffer. During control operations, channel end is generated when the control information has been transferred to the devices, although for short operations the condition may be delayed until completion of the operation. Opera-
tions that do not cause any data to be transferred can provide the channel-end condition during the initiation sequence.

A channel-end condition pending in the control unit causes the control unit to appear busy for initiation of new operations. Unless the operation has been performed on the selector channel and has been terminated by halt \(\mathrm{I} / \mathrm{o}\), a pending channel end causes the subchannel to be in the interruption-pending state.

\section*{Device End}

Device end is caused by the completion of an \(\mathrm{t} / \mathrm{o}\) operation at the device or, on some devices, by manually changing the device from the not-ready to the ready state. The condition normally indicates that the \(\mathbf{I} / \mathrm{o}\) device has become available for use for another operation.

Each I/o operation causes a device-end condition, and there is only one device-end to an operation. The device-end condition is not generated when any programming or equipment malfunction is detected during initiation of the operation. When command chaining takes place, only the device-end of the last operation of the chain is made available to the program unless an unusual condition is detected during the initiation of a chained command, in which case the chain is terminated without the device-end indication.

The device-end condition associated with an \(\mathrm{t} / \mathrm{o}\) operation is generated either simultaneously with the channel-end condition or later. On data transfer operations on devices such as magnetic tape units, the device terminates the operation at the time channel end is generated, and both device end and channel end occur together. On buffered devices, such as an івм 1443 Printer, the device-end condition occurs upon completion of the mechanical operation. For control operations, device end is generated at the completion of the operation at the device. The operation may be completed at the time channel end is generated or later.

When command chaining is specified in the subchannel, receipt of the device-end signal, in the absence of any unusual conditions, causes the channel to initiate a new I/O operation.

\section*{Unit Check}

Unit check indicates that the I/o device or control unit has detected an unusual condition that is detailed by the information available to a sense command. Unit check may indicate that a programming or an equipment error has been detected, that the not-ready state of the device has affected the execution of the command or instruction, or that an exceptional condition
other than the one identified by unit exception has occurred. The unit-check bit provides a summary indication of the conditions identified by sense data.

An error condition causes the unit-check indication only when it occurs during the execution of a command or test \(1 / 0\), or during some activity associated with an I/o operation. Unless the error condition pertains to the activity initiated by a command and is of immediate significance to the program, the condition does not cause the program to be alerted after device end has been cleared; a malfunction may, however, cause the device to become not ready.

Unit check is indicated when the existence of the not-ready state precludes a satisfactory execution of the command, or when the command, by its nature, tests the state of the device. When no interruption condition is pending for the addressed device at the control unit, the control unit signals unit check when test I/o or the no-operation control command is issued to a not-ready device. In the case of no operation, the command is rejected, and channel end and device end do not accompany unit check.

Unless the command is designed to cause unit check, such as rewind and unload on magnetic tape, unit check is not indicated if the command is properly executed even though the device has become not ready during or as a result of the operation. Similarly, unit check is not indicated if the command can be executed with the device not ready. The ibm 2150 Console, for example, accepts and executes the alarm control command when the printer is not ready. Selection of a device in the not-ready state does not cause a unit-check indication when the sense command is issued, and whenever an interruption condition is pending for the addressed device at the control unit.
If the device detects during the initiation sequence that the command cannot be executed, unit check is presented to the channel and appears without channel end, control unit end, or device end. Such unit status indicates that no action has been taken at the device in response to the command. If the condition precluding proper execution of the operation occurs after execution has been started, unit check is accompanied by channel end, control unit end, or device end, depending on when the condition was detected. Any errors associated with an operation, but detected after device end has been cleared, are indicated by signaling unit check with attention.

Errors, such as invalid command code or invalid command code parity, do not cause unit check when the device is working or contains a pending interruption condition at the time of selection. Under these circumstances, the device responds by providing the busy bit and indicating the pending interruption con-
dition, if any. The command code invalidity is not indicated.

Termination of an operation with the unit-check indication causes command chaining to be suppressed.

\section*{Programming Note}

If a device becomes not ready upon completion of a command, the ending interruption condition can be cleared by test i/o without generation of unit check due to the not-ready state, but any subsequent test i/o issued to the device causes a unit-check indication.

\section*{Unit Exception}

Unit exception is caused when the \(\mathrm{I} / \mathrm{o}\) device detects a condition that usually does not occur. Unit exception includes conditions such as recognition of a tape mark and does not necessarily indicate an error. It has only one meaning for any particular command and type of device.

The unit-exception condition can be generated only when the device is executing an \(\mathrm{I} / \mathrm{o}\) operation, or when the device involved with some activity associated with an \(1 / \mathrm{o}\) operation and the condition is of immediate significance to the program. If the device detects during the initiation sequence that the operation cannot be executed, unit exception is presented to the channel and appears without channel end, control unit end, or device end. Such unit status indicates that no action has been taken at the device in response to the command. If the condition precluding normal execution of the operation occurs after the execution has been started, unit exception is accompanied by channel end, control unit end, or device end, depending on when the condition was detected. Any unusual conditions associated with an operation, but detected after device-end has been cleared; is indicated by signaling unit exception with attention.

A command does not cause unit exception when the device responds during the initial selection with busy status to the command.

Termination of an operation with the unit-exception indication causes command chaining to be suppressed.

\section*{Channel Status Conditions}

The following conditions are detected and indicated by the channel. Except for the conditions caused by equipment malfunctioning, they can occur only while the subchannel is involved with the execution of an \(1 / 0\) operation.

\section*{Program-Controlled Interruption}

The program-controlled-interruption condition is generated when the channel fetches a ccw with the pro-gram-controlled-interruption (PCI) flag on. The interruption due to the PCI flag takes place as soon as
possible after the ccw takes control of the operation but may be delayed an unpredictable amount of time because of masking of the channel or other activity in the system.
Detection of the PCI condition does not affect the progress of the I/o operation.

\section*{Incorrect Length}

Incorrect length occurs when the number of bytes contained in the storage areas assigned for the \(1 / 0\) operation is not equal to the number of bytes requested or offered by the \(\mathrm{I} / \mathrm{o}\) device. Incorrect length is indicated for one of the following reasons:
Long Block on Input: During a read, read-backward, or sense operation, the device attempted to transfer one or more bytes to storage after the assigned storage areas were filled. The extra bytes have not been placed in main storage. The count in the csw is zero.
Long Block on Output: During a write or control operation the device requested one or more bytes from the channel after the assigned main-storage areas were exhausted. The count in the csw is zero.
Short Block on Input: The number of bytes transferred during a read, read backward, or sense operation is insufficient to fill the storage areas assigned to the operation. The count in the csw is not zero.
Short Block on Output: The device terminated a write or control operation before all information contained in the assigned storage areas was transferred to the device. The count in the csw is not zero.
The incorrect-length indication is suppressed when the current cow has the sLi flag and does not have the cd flag. The indication does not occur for immediate operations and for operations rejected during the initiation sequence.
Presence of the incorrect-length condition suppresses command chaining unless the sLi flag in the CCw is on or unless the condition occurs in an immediate operation. See the table in the Chaining section of this manual for the effect of the \(\mathrm{CD}, \mathrm{CC}\), and sud flags on the indication of incorrect length.

\section*{Program Check}

Program check occurs when programming errors are detected by the channel. The condition can be due to the following causes:
Invalid CCW Address Specification: The CAw or the transfer-in-channel command does not designate the ccw on integral boundaries for double words. The three low-order bits of the ccw address are not zero.
Invalid CCW Address: The channel has attempted to fetch a ccw from a location outside the main storage of the particular installation. An invalid ccw address can occur in the channel because the program has specified an invalid address in the caw or in the
transfer-in-channel command or because on chaining the channel has stepped the address above the highest available location.
Invalid Command Code: The command code in the first ccw designated by the caw or in a ccw fetched on command chaining has four low-order zeros. The command code is not tested for validity during data chaining.
Invalid Count: A ccw other than a ccw specifying transfer in channel contains the value zero in bit positions 48-63.
Invalid Data Address: The channel has attempted to transfer data to or from a location outside the main storage of the particular installation. An invalid data address can occur in the channel because the program has specified an invalid address in the ccw or because the channel has stepped the address above the highest available address or, on reading backward, below zero.
Invalid Key: The caw contains a nonzero storage protection key in a model not having the protection feature installed.
Invalid CAW Format: The caw does not contain zeros in bit positions 4-7.
Invalid CCW Format: A ccw other than a CCw specifying transfer in channel does not contain zeros in bit positions 37-39.
Invalid Sequence: The first ccw designated by the caw specifies transfer in channel or the channel has fetched two successive ccw's both of which specify transfer in channel.

Detection of the program-check condition during the initiation of an operation causes execution of the operation to be suppressed. When the condition is detected after the device has been started, the device is signaled to terminate the operation the next time it requests or offers a byte of data. The program-check condition causes command chaining to be suppressed.

\section*{Protection Check}

Protection check occurs when the channel attempts to place data in or fetch data or a ccw from a portion of main storage that is protected for the current operation on the subchannel. The protection key associated with the I/o operation does not match the key of the addressed main-storage location, and the protection key is not zero.
When the protection-check condition occurs during the fetching of a CCw that specifies the initiation of an i/o operation, the operation is not initiated. When protection check is detected after the device has been started, the device is signaled to terminate the operation the next time it requests or offers a byte of data. The condition causes command chaining to be suppressed.

The protection-check condition can be generated only on models having the protection feature installed.

\section*{Channel Data Check}

Channel data check indicates that the channel has detected a parity error in the information transferred to or from main storage during an \(\mathrm{I} / \mathrm{o}\) operation. This information includes the data read or written, as well as the information transferred as data during a sense or control operation. The error may have been detected anywhere inboard the \(\mathrm{I} / \mathrm{o}\) interface: in the channel, in main storage, or on the path between the two. Channel data check may be indicated for parity errors detected in data that are referred to by the channel but do not participate in the operation.
Whenever a parity error on I/o data is indicated by means of channel data check, the channel forces correct parity on all data received over the \(1 / 0\) interface and, within the limitations of parity checking and correction facilities of the model, correct parity is forced on all data placed in main storage. On an output operation, the parity of the data is not changed when channel data check is indicated.
A condition indicated as channel data check causes command chaining to be suppressed, but does not affect the execution of the current operation. Data transfer proceeds to normal completion, and an \(\mathrm{I} / \mathrm{o}\) interruption condition is generated when the device presents channel end. No log-out or reset occurs, and the detection of the error does not affect the state of the channel or device.

When CPU and channel equipment is integrated to such an extent that a data parity error precludes continuation of the \(\mathrm{I} / \mathrm{o}\) operation or handling of the parity bit as described above, a machine-check condition is generated upon the detection of the error. When a data parity error causes a machine-check interruption, reset and log-out may be performed, and the subsequent recovery procedure depends on the model.

\section*{Channel Control Check}

Channel control check is caused by any machine malfunctioning affecting channel controls. The condition includes parity errors on ccw and data addresses and parity errors on the contents of the ccw. Conditions responsible for channel control check may cause the contents of the csw to be invalid and conflicting. The csw as generated by the channel has correct parity.

Detection of the channel-control-check condition causes the current operation, if any, to be immediately terminated and may cause the channel to perform the malfunction-reset function. The recovery procedure in the channel and the subsequent state of the subchannel upon a malfunction reset depend upon the model.

\section*{Interface Control Check}

Interface control check is caused by any invalid signal on the \(\mathrm{I} / \mathrm{o}\) interface. The condition is detected by the channel and usually indicates malfunctioning of an \(\mathrm{I} / \mathrm{o}\) device. It can be due to the following reasons:
1. The address or status byte received from a device has invalid parity.
2. A device responded with an address other than the address specified by the channel during initiation of an operation.
3. During command chaining the device appeared not operational.
4. A signal from a device occurred at an invalid time or had invalid duration.
Detection of the interface-control-check condition causes the current operation, if any, to be immediately terminated and may cause the channel to perform the malfunction-reset function. The recovery procedure in the channel and the subsequent state of the subchannel upon a malfunction reset depends on the model.

\section*{Chaining Check}

Chaining check is caused by channel overrun during data chaining on input operations. The condition occurs when the \(\mathrm{I} / \mathrm{o}\) data rate is too high for the particular resolution of data addresses. Chaining check cannot occur on output operations.
Detection of the chaining-check condition causes the I/o device to be signaled to terminate the operation. It causes command chaining to be suppressed.

\section*{Content of Channel Status Word}

The content of the csw depends on the condition causing the storing of the csw and on the programming method by which the information is obtained. The status portion always identifies the condition that caused storing of the csw. The protection key, command address, and count fields may contain information pertaining to the last operation or may be set to zero, or the original contents of these fields at location 64 may be left unchanged.

\section*{Information Provided by Channel Status Word}

Conditions associated with the execution or termination of an operation at the subchannel cause the whole csw to be replaced. Such a csw can be stored only by an I/o interruption or by test i/o. Except for conditions associated with command chaining and equipment malfunctioning, the storing can be caused by the PCI or channel-end condition and by the execution of halt \(1 / \mathrm{o}\) on the selector channel. The contents of the csw are related to the current values of the corresponding quantities, although the count is unpredic-
table after program check, protection check, chaining check, and after an interruption due to the Pci flag.

A csw stored upon the execution of a chain of operation pertains to the last operation the channel executed or attempted to initiate. Information concerning the preceding operations is not preserved and is not made available to the program.

When an unusual condition causes command chaining to be suppressed, the premature termination of the chain is not explicitly indicated in the csw. A csw associated with a termination due to a condition occuring at channel-end time contains the channel-end bit and identifies the unusual condition. When the device signals the unusual condition with control unit end or device end, the channel-end indication is not made available to the program, and the channel provides the current protection key, command address, and count, as well as the unusual indication, with the control-unit-end or device-end bit in the csw. The command address and count fields pertain to the operation that was executed.

When the execution of a chain of commands is terminated by an unusual condition detected during initiation of a new operation, the command address and count fields pertain to the rejected command. Except for conditions caused by equipment malfunctioning, termination at the initiation time can occur because of attention, unit check, unit exception, or program check, and causes both the channel-end and device-end bits in the csw to be turned off.

A csw associated with conditions occurring after the operation at the subchannel has been terminated contains zeros in the protection key, command address, and count fields, provided the conditions are not cleared by start i/o. These conditions include attention, control unit end, and device end (and channel end when it occurs after termination of an operation on the selector channel by halt \(1 / 0\) ).

When the above conditions are cleared by start \(\mathrm{I} / \mathrm{o}\), only the status portion of the csw is stored, and the original contents of the protection key, command address, and count fields in location 64 are preserved. Similarly, only the status bits of the csw are changed when the command is rejected or the operation at the subchannel is terminated during the execution of start i/o or whenever halt i/o causes csw status to be stored.
Errors detected during execution of the I/o operation do not affect the validity of the csw unless the channel-control-check or interface-control-check conditions are indicated. Channel control check indicates that equipment errors have been detected, which can cause any part of the csw, as well as the address in the rsw identifying the \(\mathrm{I} / \mathrm{o}\) device, to be invalid. Interface
control check indicates that the address identifying the device or the status bits received from the device may be invalid. The channel forces correct parity on invalid csw fields.

\section*{Protection Key}

A csw stored to reflect the progress of an operation at the subchannel contains the protection key used in that operation. The content of this field is not affected by programming errors detected by the channel or by the condition causing termination of the operation.

Models in which the protection feature is not implemented cause an all-zero key to be stored.

\section*{Command Address}

When the csw is formed to reflect the progress of the I/o operation at the subchannel, the command address is normally eight higher than the address of the last ccw used in the operation.

The following table lists the contents of the command address field for all conditions that can cause the csw to be stored. The conditions are listed in order of priority; that is, if two conditions are indicated or occur, the CSw appears as indicated for the condition higher on the list. The programming errors listed in the table refer to conditions included in program check.
\begin{tabular}{|c|c|}
\hline condition & content \\
\hline Channel control check & Unpredictable \\
\hline Status stored by START I/O & Unchanged \\
\hline Status stored by HALT I/O & Unchanged \\
\hline Invalid CCW address spec in Transfer in channel (TIC) & Address of TIC + 8 \\
\hline Invalid CCW address in TIC & Address of TIC +8 \\
\hline Invalid CCW address generated & First invalid CCW address \(+8\) \\
\hline Invalid command code & Address of invalid CCW +8 \\
\hline Invalid count & Address of invalid CCW +8 \\
\hline Invalid data address & Address of invalid CCW +8 \\
\hline Invalid CCW format & Address of invalid CCW +8 \\
\hline Invalid sequence - 2 TIC's & Address of second TIC + 8 \\
\hline Protection check & Address of protected CCW \(+8\) \\
\hline Chaining check & Address of last-used CCW +8 \\
\hline Termination under count control & Address of last-used CCW +8 \\
\hline Termination by I/O device & Address of last-used CCW +8 \\
\hline Termination by HALT I/O & Address of last-used CCW +8 \\
\hline Suppression of command chaining due to unit check or unit exception with device end or control unit end & Address of last CCW used in the completed operation +8 \\
\hline Termination on command chaining by busy, unit check, or unit exception & Address of CCW specifying the new operation +8 \\
\hline PCI flag in CCW & Address of last-used CCW +8 \\
\hline Interface control check & Address of last-used CCW +8 \\
\hline Ch end after HIO on sel ch & Zero \\
\hline Control unit end & Zero \\
\hline Device end & Zero \\
\hline Attention & Zero \\
\hline Busy & Zero \\
\hline Status modifier & Zero \\
\hline
\end{tabular}

\section*{Count}

The residual count, in conjunction with the original count specified in the last ccw used, indicates the number of bytes transferred to or from the area designated by the ccw. When an input operation is terminated, the difference between the original count in the ccw and the residual count in the csw is equal to the number of bytes transferred to main storage; on an output operation, the difference is equal to the number of bytes transferred to the I/o device.
The following table lists the contents of the count field for all conditions that can cause the csw to be stored. The conditions are listed in the order of priority; that is, if two conditions are indicated or occur, the csw appears as for the condition higher on the list.
\begin{tabular}{ll}
\multicolumn{1}{c}{ condition } & \multicolumn{1}{c}{ content } \\
Channel control check & Unpredictable \\
Status stored by START I/O & Unchanged \\
Status stored by HALT I/O & Unchanged \\
Program check & Unpredictable \\
Protection check & Unpredictable \\
Chaining check & Unpredictable \\
Termination under count & \\
control & Correct \\
Termination by I/O device & Correct \\
Termination by HALT I/O & Correct \\
Suppression of command & \\
chaining due to unit check & Correct. Residual count of last \\
or unit exception with device & CCW used in the completed \\
end or control unit end & operation. \\
Termination on command & \\
chaining by busy, & Correct. Original count of \\
unit check, or unit & CCW specifying the new \\
exception & operation. \\
PCI flag in CCW & Unpredictable \\
Interface control check & Correct \\
Ch end after HIO on sel ch & Zero \\
Control unit end & Zero \\
Device end & Zero \\
Attention & Zero \\
Busy & Zero \\
Status Modifier & Zero
\end{tabular}

\section*{Status}

The status bits identify the conditions that have been detected during the \(\mathrm{I} / \mathrm{o}\) operation, that have caused a
command to be rejected, or that have been generated by external events.

When the channel detects several error conditions, all conditions may be indicated or only one may appear in the csw, depending on the condition and model. Conditions associated with equipment malfunctioning have precedence, and whenever malfunctioning causes an operation to be terminated, channel control check, interface control check, or channel data check is indicated, depending on the condition. When an operation is terminated by program check, protection check, or chaining check, the channel identifies the condition responsible for the termination and may or may not indicate incorrect length. When a data error has been detected and the operation is terminated prematurely because of a program check, protection check, or chaining check, both data check and the programming error are identified.

If the ccw fetched on command chaining contains the PCI flag but a programming error in the contents of the ccw or an unusual condition signaled by the device precludes the initiation of the operation, the PCI bit appears in the Csw associated with the interruption condition. Similarly, if device status or a programming error in the contents of the ccw causes the command to be rejected during execution of start I/O, the Csw stored by start i/o contains the pci bit. However, when the channel detects a programming error in the CAW or in the first ccw, the pCI bit may unpredictably appear in a csw stored by start i/o without the pci flag being on in the first CCw associated with the start I/o.

Conditions detected by the channel are not related to those identified by the I/o device.

The following table summarizes the handling of status bits. The table lists the states and activities that can cause status indications to be created and the methods by which these indications can be placed in the csw.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline status & \begin{tabular}{l}
WHEN \\
1/0 is \\
IDLE
\end{tabular} & WHEN
SUBCHANNEL working & \[
\begin{aligned}
& \text { UPON TERMIN } \\
& \text { AT } \\
& \text { SUBCHANNEL }
\end{aligned}
\] & ATION OF OPE AT CONTROL UNIT & \[
\begin{aligned}
& \text { ERATION } \\
& \text { AEVICE }
\end{aligned}
\] & \[
\begin{gathered}
\text { DURING } \\
\text { COMMAND } \\
\text { CHAINING }
\end{gathered}
\] & \[
\begin{gathered}
\text { BY } \\
\text { START } \\
\text { I/O }
\end{gathered}
\] & \[
\begin{aligned}
\hline \text { BY } \\
\text { TEST } \\
\text { I/O }
\end{aligned}
\] & \[
\begin{array}{r}
\text { BY } \\
\text { HALT } \\
\text { I/O }
\end{array}
\] & BY I/O INTERRUPTION \\
\hline Attention & C* & & & & C & \(\mathrm{C}^{\text {* }}\) & S & S & & S \\
\hline Status modifier & & & & & C & C & C S & C S & C S & S \\
\hline Control unit end & & & & \(\mathrm{C}^{*}\) & & & C S & C S & C S & S \\
\hline Busy & & & & & & C & CS & C S & CS & S \\
\hline Channel end & & & C* & \(\mathrm{C}^{*} \mathrm{H}\) & & \(\mathrm{C}^{*} \dagger\) & \(\mathrm{C}+\mathrm{S}\) & S & & S \\
\hline Device end & C* & & & & \(\mathrm{C}^{*}\) & C \(\dagger\) & C+S & S & & S \\
\hline Unit check & & & C & C & C & \(\mathrm{C}^{*}\) & C S & C S & & C S \\
\hline Unit exception & & & C & C & C & \(\mathrm{C}^{*}\) & C S & S & & S \\
\hline Program-controlled interruption & & C* & C & & & C & C S & S & & S \\
\hline Incorrect length & & C & C & & & & & S & & S \\
\hline Program check & & C & C & & & \(\mathrm{C}^{*}\) & C S & S & & S \\
\hline Protection check & & C & C & & & C* & CS & S & & S \\
\hline Channel data check & & C & C & & & & & S & & S \\
\hline Channel control check & \(\mathrm{C}^{*}\) & C* & \(\mathrm{C}^{*}\) & C* & \(\mathrm{C}^{*}\) & \(\mathrm{C}^{*}\) & C S & C S & C S & C S \\
\hline Interface control check & C* & C* & \(\mathrm{C}^{*}\) & \(\mathrm{C}^{*}\) & \(\mathrm{C}^{*}\) & \(\mathrm{C}^{*}\) & C S & C S & C S & C S \\
\hline Chaining check & & C & C & & & & & S & & S \\
\hline
\end{tabular}

\section*{NOTES}

C-The channel or the device can create or present the status condition at the indicated time. A CSW or its status portion is not necessarily stored at this time.

Conditions such as channel end and device end are created at the indicated time. Other conditions may have been created previously, but are made accessible to the program only at the indicated time. Examples of such conditions are program check and channel data check, which are detected while data are transferred, but are made available to the program only with channel end, unless the PCI flag or equipment malfunctioning have caused an interruption condition to be generated earlier. S-The status indication is stored in the CSW at the indicated time.

An \(S\) appearing alone indicates that the condition has been created previously. The letter C appearing with the S indicates that the status condition did not necessarily exist previously in the form that causes the program to be alerted, and may have
been created by the I/O instruction or I/O interruption. For example, equipment malfunctioning may be detected during an I/O interruption, causing channel control check or interface control check to be indicated; or a device such as the 2702 Transmission Control Unit may signal the control-unit-busy condition in response to interrogation by an I/O instruction, causing status modifier, busy, and control unit end to be indicated in the CSW.
*-The status condition generates an interruption condition.
Channel end and device end do not result in interruption conditions when command chaining is specified and no unusual conditions have been detected.
\(\dagger\)-This status indication can be created at the indicated time only by an immediate operation.
H -When an operation on the selector channel has been terminated by HALT I/O, channel end indicates the termination of the data-handling portion of the operation at the control unit.

\section*{System Control Panel}

The system control panel contains the switches and lights necessary to operate and control the system. The system consists of the cPU, storage, channels, online control units, and \(\mathrm{I} / \mathrm{o}\) devices. Off-line control units and I/o devices, although part of the system environment, are not considered part of the system proper.

System controls are divided into three sections: operator control, operator intervention, and customer engineering control. Customer engineering controls are also available on some storage, channel, and con-trol-unit frames.

No provision is made for locking out any section of the system control panel. The conditions under which individual controls are active are described for each case.

\section*{System Control Functions}

The main functions provided by the system control panel are the ability to reset the system; to store and display information in storage, in registers and in the PSW; and to load initial program information.

\section*{System Reset}

The system-reset function resets the CPU, the channels, and on-line, nonshared control units and \(\mathrm{I} / \mathrm{o}\) devices.

The cpu is placed in the stopped state and all pending interruptions are eliminated. The parity of general and floating-point registers, as well as the parity of the psw, may be corrected. All error-status indicators are reset to zero.

In general, the system is placed in such a state that processing can be initiated without the occurrence of machine checks, except those caused by subsequent machine malfunction.

The reset state for a control unit or device is described in the appropriate System Reference Library (SRL) publication. Off-line control units are not reset. A system-reset signal from a cPU resets only the functions in a shared control unit or device belonging to that CPU. Any function pertaining to another CPU remains undisturbed.

The system-reset function is performed when the system-reset key is pressed, when initial program
loading is initiated, or when a power-on sequence is performed.

\section*{Programming Notes}

Because the system reset may occur in the middle of an operation, the contents of the psw and of result registers or storage locations are unpredictable. If the CPU is in the wait state when the system reset is performed, and \(I / 0\) is not operating, this uncertainty is eliminated.

Following a system reset, incorrect parity may exist in storage in all models and in the registers in some models. Since a machine check occurs when information with incorrect parity is used, the incorrect information should be replaced by loading new information.

\section*{Store and Display}

The store-and-display function permits manual intervention in the progress of a program. The store-anddisplay function may be provided by a supervisor program in conjunction with proper I/o equipment and the interrupt key.

In the absence of an appropriate supervisor program, the controls on the operator intervention panel permit the cru to be placed in the stopped state, and subsequently to store and display information in main storage, in general and floating-point registers, and in the instruction-address part of the Psw. The stopped state is achieved at the end of the current instruction when the stop key is pressed, when single instruction execution is specified, or when a preset address is reached. Once the desired intervention is completed, the CPU can be started again.

The stopping and starting of the CPU in itself does not cause any alteration in program execution other than the time element involved (the transition from operating to stopped state is described under "Stopped State" in "Status Switching").

All basic store-and-display functions can be simulated by a supervisor program.

Machine checks occurring during store-and-display functions do not interrupt or \(\log\) immediately but may, in some cases, create a pending interruption. This interruption request can be removed by a system reset. Otherwise, the interruption, when not masked off, is taken when the CPU is again in the operating state.

\section*{Initial Program Loading}

Initial program loading (IPL) is provided for the initiation of processing when the contents of storage or the PSw are not suitable for further processing.
Initial program loading is initiated manually by selecting an input device with the load-unit switches and subsequently pressing the load key. When facilities for external system initialization are installed, initial program loading may be initiated externally by a signal received on one of the external-start lines.
Pressing the load key causes a system reset, turns on the load light, turns off the manual light, sets the prefix trigger (if present), and subsequently initiates a read operation from the selected input device. When reading is completed satisfactorily, a new psw is obtained, the CPU starts operating, and the load light is turned off.

When a signal is received on one of the externalstart lines, the same sequence of events takes place, except that the read operation is omitted.
System reset suspends all instruction processing, interruptions, and timer updating and also resets all channels, on-line nonshared control units, and \(\mathrm{x} / \mathrm{o}\) devices. The contents of general and floating-point registers remain unchanged, except that the reset procedure may introduce incorrect parity.
The prefix trigger is set after system reset. In manually initiated IPL, the trigger is set according to the state of the prefix-select key switch. When IpL is initiated by a signal on one of the two external-start lines, the trigger is set according to the identity of each line. The prefix trigger is part of the multisystem feature.
Next, if IPL is initiated manually, the selected input device starts reading. The first 24 bytes read are placed in storage locations \(0-23\). Storage protection, program controlled interruption, and a possible incorrect length indication are ignored. The double-word read into location 8 is used as the channel command word (ccw) for a subsequent \(\mathrm{I} / \mathrm{o}\) operation. When chaining is specified in this ccw, the operation proceeds with the ccw in location 16. Either command chaining or data chaining may be specified.
When the device provides channel end for the last operation of the chain, the I/o address is stored in bits 21-31 of the first word in storage. Bits \(16-20\) are made zero. Bits \(0-15\) remain unchanged. The input operation and the storing of the \(\mathrm{I} / \mathrm{o}\) address are not performed when IPL is initiated by means of the external-start lines.
The CPU subsequently fetches the double word in location 0 as a new psw and proceeds under control of the new psw. The load light is turned off. No \(1 / 0\) interruption condition is generated. When the \(1 / 0\) opera-
tions and psw loading are not completed satisfactorily, the cPU idles, and the load light remains.

\section*{Programming Notes}

Initial program loading resembles a start \(\mathrm{I} / \mathrm{o}\) that specifies the \(\mathrm{I} / \mathrm{o}\) device selected in the load-unit switches and a zero protection key. The ccw for this start I/O is simulated by cPu circuitry and contains a read command, zero data address, a byte count of 24 , command-chain flag on, suppress-length-indication flag on, program-controlled-interruption flag off, chaindata flag off, and skip flag off. The ccw has a virtual address of zero.
Initial program loading reads new information into the first six words of storage. Since the remainder of the ipl program may be placed in any desired section of storage, it is possible to preserve such areas of storage as the timer and psw locations, which may be helpful in program debugging.

If the selected input device is a disk, the rpl information is read from track 0 .

The selected input device may be a channel-tochannel adapter involving two cru's. After a system reset on this adapter, an attention signal is sent to the addressed cPu. That cru then should issue the write command necessary to load a program into main storage of the requesting cPu.

When the psw in location 0 has bit 14 set to one, the CPU is in the wait state after the ipl procedure (the manual, the system, and the load lights are off, and the wait light is on). Interruptions that become pending during IPL are taken before instruction execution.

\section*{Operator Control Section}

This section of the system control panel contains only the controls required by the operator when the CPU is operating under full supervisor control. Under supervisor control, a minimum of direct manual intervention is required since the supervisor performs operations like store and display.

The main functions provided by the operator control section are the control and indication of power, the indication of system status, operator to machine communication, and initial program loading.
The operator control section, with the exception of the emergency pull switch, may be duplicated once as a remote panel on a console.

The following table lists all operator controls by the names on the panel or controls and describes their implementation.
\begin{tabular}{ll}
\multicolumn{1}{c}{ name } \\
Emergency Pull & \multicolumn{1}{c}{\begin{tabular}{l} 
mplementation \\
Pull switch
\end{tabular}} \\
Power On & Key, backlighted \\
Power Off & Key \\
Interrupt & Key \\
Wait & Light \\
Manual & Light \\
System & Light \\
Test & Light \\
Load & Light \\
Load Unit & Three rotary switches \\
Load & Key \\
Prefix Select* & Key switch \\
Multisystem feature &
\end{tabular}

\section*{Emergency Pull Switch}

Pulling this switch turns off all power beyond the power-entry terminal on every unit that is part of the system or that can be switched onto the system. Therefore, the switch controls the system proper and all off-line and shared control units and i/o devices.

The switch latches in the out position and can be restored to its in position by maintenance personnel only.

When the emergency pull switch is in the out position, the power-on key is ineffective.

\section*{Power-On Key}

This key is pressed to initiate the power-on sequence of the system.

As part of the power-on sequence, a system reset is performed in such a manner that the system performs no instructions or \(1 / 0\) operations until explicitly directed. The contents of main storage are preserved.

The power-on key is backlighted to indicate when the power-on sequence is completed. The key is effective only when the emergency pull switch is in its in position.

\section*{Power-Off Key}

The power-off key is pressed to initiate the power-off sequence of the system.

The contents of main storage (but not the keys in storage associated with the protection feature) are preserved, provided that the CPU is in the stopped state. The key is effective while power is on the system.

\section*{Interrupt Key}

The interrupt key is pressed to request an external interruption.

The interruption is taken when not masked off and when the CPU is not stopped. Otherwise, the interruption request remains pending. Bit 25 in the inter-ruption-code portion of the current Psw is made one to indicate that the interrupt key is the source of the external interruption. The key is effective while power is on the system.

\section*{Wait Light}

The wait light is on when the CPU is in the wait state.

\section*{Manual Light}

The manual light is on when the CPU is in the stopped state. Several of the manual controls are effective only when the CPU is stopped, that is, when the manual light is on.

\section*{System Light}

The system light is on when the CPU cluster meter or customer-engineering meter is running.

\section*{Programming Note}

The states indicated by the wait and manual lights are independent of each other; however, the state of the system light is not independent of the state of these two lights because of the definition of the running condition for the meters. The following table shows possible conditions when power is on.
\begin{tabular}{|c|c|c|c|c|}
\hline SYSTEM & Manual & Wart & CPU & 1/0 \\
\hline LIGHT & LIGHT & LIGHT & State & STATE \\
\hline off & off & off & * & * \\
\hline off & off & on & Wait & Not working \\
\hline off & on & off & Stopped & Not working \\
\hline off & on & on & Stopped, wait & Not working \\
\hline on & off & off & Running & Undeternnined \\
\hline on & off & on & Wait & Working \\
\hline on & on & off & Stopped & Working \\
\hline on & on & on & Stopped, & Working \\
\hline
\end{tabular}
* Abnormal condition

\section*{Test Light}

The test light is on when a manual control is not in its normal position or when a maintenance function is being performed for CPU, channels, or storage.

Any abnormal switch setting on the system control panel or on any separate maintenance panel for the CPU, storage, or channels that can affect the normal operation of a program causes the test light to be on.
The test light may be on when one or more diagnostic functions under control of diagnose are activated or when certain abnormal circuit breaker or thermal conditions occur.

The test light does not reflect the state of marginal voltage controls.

\section*{Load Light}

The load light is on during initial program loading; it is turned on when the load key is pressed and is turned off after the loading of the new Psw is completed successfully.

\section*{Load-Unit Switches}

Three rotary switches provide the 11 rightmost \(1 / 0\) address bits used for initial program loading.

The leftmost rotary switch has eight positions labeled 0-7. The other two are 16 -position rotary switches labeled with the hexadecimal characters 0-9, A-F.

\section*{Load Key}

The load key is pressed to start initial program loading. The key is effective while power is on the system.

\section*{Preflx-Select Key Switch}

The prefix-select key switch provides the choice between main prefix and alternate prefix during manually initiated initial program loading.

The setting of the switch determines the state of the prefix trigger following the system reset after the load key is pressed.

The switch is part of the multisystem feature.

\section*{Operator Intervention Section}

This section of the system control panel contains the controls required for the operator to intervene in normal programmed operation. These controls may be intermixed with the customer engineering controls, and additional switch positions and nomenclature may be included, depending on the model.
Operator intervention provides the system-reset and the store-and-display functions. Compatibility in performing these functions is maintained, except that the word size used for store and display depends on the physical word size of storage for the model. Switches for display of the instruction address are absent on models that continuously display the instruction address.

The following table lists all intervention controls by the names on the panel or controls and describes their implementation.
\begin{tabular}{ll}
\multicolumn{1}{c}{ name } & \multicolumn{1}{c}{ implementation } \\
System Reset & Key \\
Stop & Key \\
Rate & Rotary switch \\
Start & Key \\
Storage Select & Rotary or key switch \\
Address & Rotary or key switches \\
Data & Rotary or key switches \\
Store & Key \\
Display & Key \\
Set IC & Key \\
Address Compare & Rotary or key switches \\
Alternate Prefix & Light \\
Multisystem feature &
\end{tabular}

\section*{System-Reset Key}

The system-reset key is pressed to cause a system reset; it is effective while power is on the system. The reset function does not affect any off-line or shared device.

\section*{Stop Key}

The stop key is pressed to cause the cru to enter the stopped state. The key is effective while power is on the system.

\section*{Programming Note}

Pressing the stop key has no effect when a continuous string of interruptions is performed or when the CPU is unable to complete an instruction because of machine malfunction. The effect of pressing the key is indicated by the turn-on of the manual light as the cPU enters the stopped state.

\section*{Rate Switch}

This rotary switch indicates the manner in which instructions are to be performed.
The switch has two or more positions, depending on model. The vertical position is marked process. In this position, the system starts operating at normal speed when the start key is pressed. The position left of vertical is marked instruction step. When the start key is pressed with the rate switch in this position, one complete instruction is performed, and all pending, not masked interruptions are subsequently taken. The CPU next returns to the stopped state.

Any instruction can be executed with the rate switch set to instruction ster. Input/output operations are completed to the interruption point. When the CPU is in the wait state, no instruction is performed, but pending interruptions, if any, are taken before the CPU returns to the stopped state. Initial program loading is completed with the loading of the new psw before any instruction is performed. The timer is not updated while the rate switch is set to instruction step.
The test light is on when the rate switch is not set to process.

The position of the rate switch should be changed only while the CPU is in the stopped state. Otherwise unpredictable results occur.

\section*{Start Key}

The start key is pressed to start instruction execution in the manner defined by the rate switch.

Pressing the start key after a normal stop causes instruction processing to continue as if no stop had occurred, provided that the rate switch is in the process or instruction-step position. Pressing the start key after system reset without first introducing a new instruction address yields unpredictable results.

The key is effective only while the CPU is in the stopped state.

\section*{Storage-Select Switch}

The storage area to be addressed by the address switches is selected by the storage-select switches.

The switch can select main storage, the general registers, the floating-point registers and, in some cases, the instruction-address part of the psw.

When the general or floating-point registers are not addressed directly but must be addressed by using another address such as a local-store location, information is included on the panel to enable an operator to compute the required address.

The switch can be manipulated without disrupting CPU operations.

\section*{Address Switches}

The address switches address a location in a storage area and can be manipulated without disrupting CPU operation. The address switches, with the storage-select switch, permit access to any addressable location. Correct address parity is generated.

\section*{Data Switches}

The data switches specify the data to be stored in the location specified by the storage-select switch and address switches.

The number of data switches is sufficient to allow storing of a full physical storage word. Correct data parity is generated. Some models generate either cor-rect or incorrect parity under switch control.

\section*{Store Key}

The store key is pressed to store information in the location specified by the storage-select switch and address switches.

The contents of the data switches are placed in the main storage, general register, or floating-point register location specified. Storage protection is ignored. When the location designated by the address switches and storage-select switch is not available, data are not stored.

The key is effective only while the CPU is in the stopped state.

\section*{Display Key}

The display key is pressed to display information in the location specified by the storage-select switch and address switches.

The data in the main storage, general register, or floating-point register location, or in the instructionaddress part of the PSW specified by the address switches and the storage-select switch, are displayed.

When the designated location is not available, the displayed information is unpredictable. In some models, the current instruction address is continuously displayed and hence is not explicitly selected.

The key is effective only while the CPU is in the stopped state.

\section*{Set IC Key}

This key is pressed to enter an address into the in-struction-address part of the current PSW.

The address in the address switches is entered in bits 40-63 of the current Psw. In some models the address is obtained from the data switches.

The key is effective only while the CPU is in the stopped state.

\section*{Address-Compare Switch}

These rotary or key switches provide a means of stopping the CPU on a successful address comparison.

When these switches are set to the stop position, the address in the address switches is compared against the value of the instruction address on all models and against all addresses on some models. A match causes the CPU to enter the stopped state. Comparison includes only the part of the instruction address that addresses the physical word size of storage.

Comparison of the entire halfword instruction address is provided in some models, as is the ability to compare data addresses.

The address-compare switches can be manipulated without disrupting CPU operation other than by causing the address-comparison stop. When they are set to any position except normal, the test light is on.

\section*{Programming Note}

When an address not used in the program is selected in the address switches, the cPu runs as if the addresscompare switches were set to normal, except for the reduction in performance which may be caused by the address comparison.

\section*{Alternate-Prefix Light}

The alternate-prefix light is on when the prefix trigger is in its alternate state. The light is part of the multisystem feature.

\section*{Customer Engineering Section}

This section of the system control panel contains controls intended only for customer-engineering use.

\title{
Appendix A. Instruction Use Examples
}

The following examples illustrate the use of many System/360 instructions. Before studying one of these examples, the reader should first consult the instruction description in this manual for the particular instruction of interest to him. Note that each instruction description contains the System/360 assembly language mnemonic op code and symbolic operand designation as well as the machine instruction format.

For clarity and for ease in programming, each example in this section presents the instruction both as it is written in an assembly-language statement and as it appears when assembled in storage (hexadecimal machine format). As a rule, all numerical operands are written in hexadecimal format unless otherwise specified. Hexadecimal operands are shown converted into binary and/or decimal if such conversion helps to clarify the example for the reader. Storage addresses are also given in hexadecimal. In the assembly-language statements, registers, lengths, and masks are all presented in decimal, but displacements may be in hexadecimal or decimal. A hexadecimal displacement is indicated by X ' \(a\) number', where the number can range from \(000-\mathrm{FFF}_{16}\). Immediate operands are normally shown in hexadecimal. Whenever the value in a register or storage location is referred to as "not significant," this value is replaced during the execution of the instruction.

When writing ss format instructions in System/360 assembly language, lengths are given as the total number of bytes in the field. This differs from the machine definition regarding lengths which states that the length is the number of bytes to be added to the field address to obtain the address of the last byte of the field. Thus the machine length is one less than the assembly-language length. The assembly program automatically subtracts one from the length specified when the instruction is assembled.

\section*{Branching}

\section*{Branch On Condition (BC, BCR)}

The branch on condition instructions test the condition code to see whether a branch should or should not be taken. The branch is taken only if the condition code is as specified by a mask.
\begin{tabular}{cc} 
MASK & CONDITION \\
VALUE & CODE \\
8 & 0 \\
4 & 1 \\
2 & 2 \\
1 & 3
\end{tabular}

For example, assume that an add (A, AR) operation has been performed and that you wish to branch to address 6050 if the sum is zero or less (condition code \(=0\) or 1 ). Also assume:
Register 10 contains 00005000
Register 11 contains 00001000
The mx form of the instruction performs the required test (and branch, if necessary) when written as:


A mask of 15 indicates a branch on any condition (an unconditional branch). A mask of zero indicates that no branch is to occur (a no-operation).

\section*{Branch and Link (BAL, BALR)}

The branch and link instructions are commonly used to branch to a subroutine with the option of later returning to the main instruction sequence. For example, assume that you wish to branch to a subroutine at storage address 1160. Also assume:

The contents of register 2 are not significant
Register 5 contains 00001150
There is a BAL instruction at address 0000 C 6
(PSW bits \(40-63\) will contain 0000 CA after execution of BAL)
The format of the bal instruction is:
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{5}{|c|}{Machine Format} \\
\hline op code & R1. & x 2 & B2 & D2 \\
\hline 45 & 2 & 0 & 5 & 010 \\
\hline
\end{tabular}

> \begin{tabular}{l} \(\begin{array}{c}\text { Assembler Format } \\ \text { OP CODE } \mathbf{R}_{1} \quad \mathbf{D}_{2} \quad \mathbf{x}_{2} \mathbf{B}_{2}\end{array}\) \\ \hline BAL \(\quad 2, \mathrm{X}^{\prime} 10^{\prime}(0,5)\) \end{tabular}

After the instruction is executed:
Register 2 (bits 8-31) contains 0000 CA
PSW bits 40-63 contain 001160
The programmer can return to the main instruction sequence at any time with a branch on condrtion ( BCR ) instruction that specifies register 2 and a mask of \(15_{10}\), provided that register 2 has not meanwhile been disturbed.

The balr instruction with the \(\mathbf{R}_{2}\) field equal to zero may be used to load a register for use as a base
register. For example, in the assembly language, the sequence of statements:
\[
\begin{array}{ll}
\text { BALR } & 15,0 \\
\text { USING } & \stackrel{\circ}{2}, 15
\end{array}
\]
tells the assembly program that register 15 is to be used as the base register in assembling this prograrn segment and that when the program is executed, the address of the next sequential instruction following the bair will be placed in the register. (The using statement is an "assembler instruction" and is thus not a part of the object program.)
At any time the condition code may be preserved for future inspection with balir \(\mathbf{R}_{1}, 0\). Bits 2 and 3 of the register ( \(\mathrm{R}_{1}\) ) contain the condition code.

\section*{Branch On Count (BCT, BCTR)}

The branch on count instructions are often used to execute a program loop for a specified number of times. For example, assume that the following represents some lines of coding in an assembly language program:
\begin{tabular}{ccc}
\(\dot{\cdot}\) & & \\
LUPE & AR & 8,1 \\
\(\dot{\cdot}\) & & \\
BACK & BCT & \(6, \mathrm{LUPE}\) \\
\(\dot{\cdot}\) & &
\end{tabular}
where register 6 contains 00000003 and the address of lupe is 6826. Also assume that register 10 contains 00006800 .
The format of the вст instruction is:
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{5}{|c|}{Machine Format} & \multicolumn{3}{|l|}{Assembler Format (alternate form to above)} \\
\hline op code & R1 & \(\mathrm{x}_{2}\) & \(\mathrm{B}_{2}\) & D2 & op code & \(\mathrm{R}_{1} \mathrm{D}_{2}\) & x2 B2 \\
\hline 46 & 6 & 0 & A & 026 & BCT & 6, \(\mathrm{X}^{\prime} 26\) & \((0,10)\) \\
\hline
\end{tabular}

The effect of the coding shown above is to execute three times the loop defined by locations lupe and васк.

\section*{Branch On Index High (BXH)}

The branch on index high instruction is an index-incrementing and loop-controlling instruction that causes a branch whenever the sum of an index value and an increment value is greater than some comparand. For example, assume that:
Register 4 contains \(0000008 \mathrm{~A}=138_{10}=\) the index
Register 6 contains \(00000002=2_{10}=\) the increment
Register 7 contains \(000000 \mathrm{AA}=170_{10}=\) the comparand
Register 10 contains \(00007130=\) the branch address

The format of the instruction is:
Machine Format
of Code
\begin{tabular}{|c|c|c|c|c|}
\hline \(\mathbf{R}_{1}\) & \(\mathbf{R}_{3}\) & \(\mathbf{B}_{2}\) & \(\mathbf{D}_{\mathbf{2}}\) \\
\hline 86 & 4 & \(\mathbf{6}\) & \(\mathbf{A}\) & 000 \\
\hline
\end{tabular}
Assembler Format
OP CODE \(\mathrm{R}_{1} \mathrm{R}_{3} \mathrm{D}_{2} \mathrm{~B}_{2}\)

When the instruction is executed, first the contents of register 6 are added to register 4 , second the sum is compared with the contents of register 7, and third the decision to branch or not to branch is made. After execution:
Register 4 contains \(0000008 \mathrm{C}=\mathbf{1 4 0 1 0}_{10}\)
Registers 6 and 7 are unchanged
Since the new value in register 4 is not greater than the value in register 7, the branch to address 7.130 is not taken.

When the register used to contain the increment is odd, that register also becomes the comparand register. The following assembly-language subroutine illustrates how this feature may be used to search a table.
\begin{tabular}{|l|l|}
\hline ARG1 & Fable \\
\begin{tabular}{ll} 
ARG2 & FUNCT1 \\
ARG3 & FUNCT2 \\
ARG4 & FUNCT3 \\
ARG5 & FUNCT4 \\
ARG6 & FUNCT5 \\
2 bytes & FUNCT6 \\
\hline
\end{tabular}\(\underbrace{\text { Assume that: }}_{2 \text { bytes }}\)
\end{tabular}

Register 0 contains the search argument
Register 1 contains the width of the table in bytes ( 00000004 )
Register 2 contains the length of the table in bytes ( 000000 18) Register 3 contains the starting address of the table
Register 14 contains the return address in the main program
As the following subroutine is executed, the argument in register 0 is successively compared with the arguments in the table. If an equality is found, the corresponding function replaces the argument in register 0 . If an equality is not found, \(\mathbf{F F}_{18}\) replaces the argument in register 0 .
\begin{tabular}{lll} 
SEARCH & LNR & 1,1 \\
NOTEQUAL & BXH & 2,1, LOOP \\
NOTFOUND & LA & \(0 \mathbf{N}^{\prime}\) FF' \\
& BCR & 15,14 \\
LOOP & CH & \(0,0(2,3)\) \\
& BC & 7, NOTEQUAL \\
& LH & \(0,2(2,3)\) \\
& BCR & 15,14
\end{tabular}

\section*{Branch On Index Low or Equal (BXLE)}

This instruction is similar to branch on index high except that the branch is successful when the sum is low or equal compared to the comparand.

\section*{Execute (EX)}

The execute instruction causes one instruction in main storage to be executed out of sequence without actually branching to the object instruction. For example, as-
sume that a move (si) instruction is located at address 3820, with format as follows:
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{4}{|c|}{Machine Format} \\
\hline 92 & 66 & C & 003 \\
\hline \multicolumn{4}{|c|}{\(78 \quad 15161920\)} \\
\hline
\end{tabular}

> \begin{tabular}{l}  Assembler Format \\ op CODE \(\mathrm{D}_{1} \mathrm{~B}_{1} \quad \mathbf{I}_{2}\) \\ \hline MVI \(3(12), \mathrm{X}^{\prime} 66^{\prime}\) \end{tabular}
where register 12 contains 00008916 .
Further assume that at storage address 5000, the following execute instruction is located:

\begin{tabular}{l}
\(\begin{array}{c}\text { Assembler Format } \\
\text { OP CODE } \mathrm{R}_{1} \mathrm{D}_{2} \mathrm{X}_{2} \mathrm{~B}_{2}\end{array}\) \\
\hline EX \(1,0(0,10)\)
\end{tabular}
where register 10 contains 00003820 , and register 1 contains 00 0F F0 99.

When the instruction at 5000 is executed, bits 24-31 of register 1 are or'ed inside the CPU with bits \(8-15\) of the instruction at 3820 :
\begin{tabular}{ll} 
Bits 8-15: & \(01100110_{2}=66\) \\
Bits 24-31: & \(10011001_{2}=99\) \\
\hline Result: & \(11111111_{2}=\mathrm{FF}\)
\end{tabular}
causing the instruction at 3820 to be executed as if it originally were:

\begin{tabular}{c}
\begin{tabular}{c} 
Assembler Format \\
op CODE \\
\(\mathrm{D}_{1} \quad \mathrm{~B}_{1} \quad 12\)
\end{tabular} \\
\hline MVI \(3(12), \mathrm{X}^{\prime} \mathrm{FF}^{\prime}\)
\end{tabular}

However, after execution:
Register 1 is unchanged
The instruction at 3820 is unchanged
Storage location 8919 contains FF
The CPU next executes the instruction at address 5004
(PSW bits 40-63 contain 005004 )

\section*{Fixed-Point Arithmetic}

\section*{Load (L, LR)}

The load instructions place, unchanged, the contents of a word in storage or of a register into another register. For example, assume that the four bytes starting with location 21004 (a full-word boundary) are to be loaded into register 10. Initially:
Register 5 contains 00020000
Register 6 contains 00001004
The contents of register 10 are not significant
Storage locations \(21004-21007\) contain 0000 AB CD
To load register 10, the Rx form of the instruction can be used:
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{5}{|c|}{Machine Format} & \multirow[t]{2}{*}{Aosembler Format OP CODE R1D2 \(\mathbf{x}_{2}\) B2} \\
\hline OP CODE & R1 & \(\mathrm{x}_{2}\) & \(\mathrm{B}_{2}\) & D2 & \\
\hline 58 & A & 5 & 6 & 000 & L \(10,0(5,6)\) \\
\hline
\end{tabular}

After the instruction is executed, register 10 contains 0000 AB CD.

\section*{Load Halfword (LH)}

The load halfword instruction places unchanged the contents of a halfword in storage into the right half of
a register. The left half of the register is replaced by zeros or ones to reflect the sign (leftmost bit) of the halfword.

For example, assume that the two bytes in storage locations 1802-1803 are to be loaded into register 6. Also assume:
Register 6 contains 7F 123456
Register 14 contains 00001802
Locations 1802-1803 contain 0020
The instruction required to load the register is:
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{5}{|c|}{Machine Format} & \multirow[t]{2}{*}{Assembler Format OP CODE R1D2X2 B2} \\
\hline OP CODE & R1 & \(\mathrm{x}_{2}\) & B2 & D2 & \\
\hline 48 & 6 & 0 & E & 000 & LH 6,0(0,14) \\
\hline
\end{tabular}

After the instruction is executed, register 6 contains 00000020 . If 1802-1803 contained a negative number, for example A7 B6, the sign bit would again be propagated to the left, giving FF FF A7 B6 as the final result in register 6.

\section*{Add Halfword (AH)}

The add halfword instruction algebraically adds the halfword contents of a storage location to the contents of a register. The halfword storage operand is expanded to 32 bits after it is fetched and before it is used in the add operation. The expansion consists of propagating the leftmost ( sign) bit 16 positions to the left. For example, assume that the contents of storage locations 2000-2001 are to be added to register 5 . Initially:
Register 5 contains \(00000019=25_{10}\)
Storage locations 2000-2001 contain FF FE \(=-\mathbf{2 1}_{10}\)
Register 12 contains 00001800
Register 13 contains 00000150
The format of the required instruction is:
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{5}{|c|}{Machine Format} & \multicolumn{4}{|l|}{Assembler Format} \\
\hline OP CODE & R1 & X 2 & B2 & D2 & OP CODE & R1 & \(\mathrm{D}_{2}\) & \(\mathbf{X 2}\) B2 \\
\hline 4A & 5 & D & C & 6B0 & AH & & '6 & 13,12) \\
\hline
\end{tabular}

After the instruction is executed, register 5 contains \(00000017=23_{10}\)

\section*{Compare Halfword (CH)}

The compare halfword instruction compares a halfword in storage with the contents of a register. For example, assume that:
Register 4 contains FF FF \(8000=-32,768_{10}\)
Register 13 contains 00016050
Storage locations 16080-16081 contain \(8000=-32,76810\)
When the instruction:
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{5}{|c|}{Machine Format} & \multicolumn{3}{|l|}{Assembler Format} \\
\hline OP CODE & R1 & \(\mathrm{x}_{2}\) & B2 & D2 & OP CODE & \(\mathrm{R}_{1} \mathrm{D}_{2}\) & x2 \(\mathrm{B}_{2}\) \\
\hline 49 & 4 & 0 & D & 030 & CH & 4, X'30 & \((0,13)\) \\
\hline
\end{tabular}
is executed, the contents of locations 16080-16081 are fetched, expanded to 32 bits (the sign bit is propagated to the left), and compared with the contents
of register 4. Because the two numbers are equal, the condition code is set to 0 .

\section*{Multiply (M, MR)}

Assume that a number in register 5 is to be multiplied by the contents of a word at address 3750 . Initially:
The contents of register 4 are not significant
Register 5 contains \(0000009 \mathrm{~A}=15410=\) the multiplicand
Register 11 contains 00003000
Register 12 contains 00000600
Storage locations 3750-3753 contain \(00000083=\)
\(131_{10}=\) the multiplier
The instruction required to perform the multiplication is:
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{5}{|c|}{Machine Format} & \multicolumn{3}{|l|}{Assembler Format} \\
\hline OP CODE & R1 & \(\mathrm{x}_{2}\) & B2 & D2 & OP CODE & \(\mathrm{R}_{1} \mathrm{D}_{2}\) & \\
\hline 5C & 4 & B & C & 150 & M & 4,X'15 & \((11,12)\) \\
\hline
\end{tabular}

After the instruction is executed:
\(\left.\begin{array}{l}\text { Register } 4 \text { contains } 00000000 \\ \text { Register } 5 \text { contains } 00004 \mathrm{EECE}=20,174{ }_{10}\end{array}\right\}\) product
Storage locations 3750-3753 are unchanged
The re format of the instruction can be used to square a number in a register \({ }_{[2}\) Assume that register 7 contains \(00000010=16_{10}\). The instruction:
\begin{tabular}{l} 
Machine Format \\
OP CODE
\end{tabular} \(\mathbf{R}_{1} \quad \mathbf{R}_{2}\).
\begin{tabular}{c} 
Assembler Format \\
OP CODE R1R2 \\
\hline MR 6,7
\end{tabular}
multiplies the number in register 7 by itself. The product, \(0000000000000100=256_{10}\), appears in registers 6 and 7.

\section*{Multiply Halfword (MH)}

The multiply halfword instruction is used to multiply a register by a halfword in storage. For example, assume that:
Register 11 contains \(00000015 \stackrel{\circ}{=} 21_{10}=\) the multiplicand
Register 14 contains 00000100
Register 15 contains 00002000
Storage locations 2102-2103 contain FF D9 \(=-39_{10}=\) the multiplier
The instruction:
Machine Format
OP CODE
\begin{tabular}{|c|c|c|c|c|}
\hline R1 & x2 & B2 & D2 \\
\hline 4C & B & E & F & 002 \\
\hline
\end{tabular}
\begin{tabular}{c}
\(\begin{array}{c}\text { Assembler Format } \\
\text { OP CODE } \mathrm{R}_{1} \mathrm{D}_{2} \mathbf{x}_{2} \text { B2 }\end{array}\) \\
\hline MH \(11,2(14,15)\)
\end{tabular}
multiplies the two numbers. The product, FF FF FC CD \(=-819_{10}\), replaces the original contents of register 11 .

Only the low-order 32 bits of a product are stored in a register; any higher-order bits are lost. No program interruption occurs upon overflow.

\section*{Divide (D, DR)}

The divide instruction divides a dividend in an even/ odd register pair by a divisor in a register or in stor-
age. Since the dividend is assumed to be 64 bits long, it is important that the proper sign is first affixec.. For example, assume that:
Storage locations 3550-3553 contain 000008 D7 =
\(227010=\) the dividend
Storage locations 3554-3557 contain \(00000032=\)
\(50_{10}=\) the divisor
Register 6 does not contain all zeros
The initial contents of register 7 are not significant Register 8 contains 00003550

The following assembly language statements load the registers properly and perform the divide operation:
\begin{tabular}{lll} 
L & \(6,0(0,8)\) & \begin{tabular}{l} 
COMments \\
Places 00 00 08 D7 into \\
register 6.
\end{tabular} \\
SRDA & \(6,32(0)\) & \begin{tabular}{l} 
Shifts 00 00 08 D7 into \\
register 7. Register 6 is filled
\end{tabular} \\
with zeros (sign bits).
\end{tabular}

The machine format of the above divide instruction is:
\begin{tabular}{|c|c|c|c|c|}
\hline OP CODE & \multicolumn{1}{c}{\(\mathbf{R}_{1}\)} & \multicolumn{1}{c}{\(\mathbf{x}_{2}\)} & \multicolumn{1}{c}{\(\mathbf{B}_{2}\)} & \(\mathbf{D}_{2}\) \\
\hline 5D & 6 & 0 & 8 & 004 \\
\hline
\end{tabular}
After all the above instructions are executed:
Register 6 contains \(00000014=20_{10}=\) the remainder Register 7 contains 000000 2D \(==45_{10}=\) the quotient

Note that if the dividend had not been first placed in register 6 and shifted into register 7, register 6 would not have been filled with the proper sign bits (zeros in this example) and the divide instruction would not have given the expected results.

\section*{Convert to Binary (CVB)}

The convert to binary instruction converts an eightbyte, signed, packed-decimal number into a signed binary number and loads the result into a generall register. After the conversion operation is completed, the number is in the proper form for use as an operand in fixed-point arithmetic. For example, assume:
Storage locations 7608-760F contain 000000000025594 C , a positive packed-decimal number
The contents of register 7 are not significant Register 13 contains 00007600

The format of the conversion instruction is:
\begin{tabular}{l} 
Machine Format \\
\multicolumn{1}{c}{\(\mathbf{O P}_{\mathbf{C O D E}}\)} \\
\begin{tabular}{|c|c|c|c|c|}
\hline \(\mathbf{\mathbf { R } _ { 1 }}\) & \(\mathbf{x}_{\mathbf{2}}\) & \(\mathbf{B}_{\mathbf{2}}\) & \(\mathbf{D}_{\mathbf{2}}\) \\
\hline \(\mathbf{4 F}\) & \(\mathbf{7}\) & \(\mathbf{0}\) & \(\mathbf{D}\) & \(\mathbf{0 0 8}\) \\
\hline
\end{tabular}
\end{tabular}

Assembler Format


After the instruction is executed, register 7 contains \(000063 \mathrm{FA}=+25,594_{10}\).

\section*{Convert to Decimal (CVD)}

The convert to decimal instruction performs functions exactly opposite to those of the CONVERT TO BINARY instruction. CVD converts a binary number in a
register to packed decimal and stores the result in a double word. For example, assume:
Register 1 contains \(00000 \mathrm{FOF}=3855_{10}\)
Register 13 contains 00007600
PSW bit \(12=0\) (EBCDIC mode)
The format of the conversion instruction is:
Machine Format
OP CODE
\begin{tabular}{|c|c|c|c|c|}
\(\mathbf{R}_{1}\) & \(\mathbf{x}_{2}\) & \(\mathbf{B}_{2}\) & \(\mathbf{D}_{2}\) \\
\hline 4 E & 1 & 0 & D & 008 \\
\hline
\end{tabular}
\begin{tabular}{l}
\begin{tabular}{c} 
Assembler Format \\
OP CODE R1D2X2 2
\end{tabular} \\
\hline CVD \(1,8(0,13)\)
\end{tabular}

After the instruction is executed, location \(7608-760 \mathrm{~F}\) contain \(000000000003855+\). The plus sign generated is the standard ebciic plus sign, 11002 .

\section*{Shift Left Single (SLA)}

Because the sign bit remains unchanged during an sLA operation, this instruction performs an algebraic shift. For example, if the contents of register 2 are: \(007 \mathrm{~F} 0 \mathrm{~A} 72=00000000011111110000101001110_{0010}\) the instruction:
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{5}{|c|}{Machine Format} \\
\hline OP CODE & \(\mathrm{R}_{1}\) & R3 & B2 & D2 \\
\hline 8B & 2 &  & 0 & 008 \\
\hline
\end{tabular}

> Assembler Format of CODE \(\mathrm{R}_{1} \mathrm{D}_{2} \mathrm{~B}_{2}\)
results in register 2 being shifted left 8 places so that its new contents are:
7F 0 A \(7200=011111110000101001110010000000002\)
If a left shift of 9 places had been specified, a significant bit would have been shifted out of position 1, and a fixed-point overflow interruption might have occurred (unless psw bit 36 equaled 0 ).
Note that register 0 does not participate in the operation and that the contents of the \(\mathbf{R}_{3}\) field are ignored.

\section*{Shift Left Double (SLDA)}

The shift left double instruction is similar to shift left single except that slda shifts the 63 bits (not including the sign) of an even/odd register pair. The \(\mathrm{R}_{1}\) field of this instruction must be even. For example, if the contents of registers 2 and 3 are:
00 7F 0A 72 FE DC BA \(98=\)
00000000011111110000101001110010111111101101
\(11001011101010011000_{2}\)
the instruction:

Machine Format
\begin{tabular}{|c|c|c|c|c|}
\hline or code & R1 & R \({ }_{3}\) & B2 & D2 \\
\hline 8 F & 2 &  & 0 & 01F \\
\hline
\end{tabular}

Assembler Format \begin{tabular}{c} 
OP CODE R1D2 B2 \\
\hline SLDA \(231(0)\)
\end{tabular}
results in registers 2 and 3 both being left-shifted 31 places, so that their new contents are:
7F 6E 5D 4C \(00000000=\)
01111111011011100101110101001100000000000000 \(00000000000000000^{00002}\)
In this case, a significant bit is shifted out of position 1 , and a fixed-point overflow interruption occurs (unless psw bit 36 equals 0 ).

\section*{Store Multiple (STM)}

Assume that the contents of general registers 14, 15, 0 , and 1 are to be stored in consecutive words starting with storage location 4050 and that:
Register 14 contains 00002563
Register 15 contains 00012736
Register 0 contains 12430062
Register 1 contains 73261257
Register 6 contains 00004000
The initial contents of locations \(4050-405 \mathrm{~F}\) are not significant
The store multiple instruction allows the use of just one instruction to store the contents of the four registers when it is written as:
Machine Format
OP CODE
\begin{tabular}{|c|c|c|c|c|}
\hline 90 & \(\mathbf{R}_{1}\) & \(\mathbf{R}_{3}\) & \(\mathbf{B}_{2}\) & \(\mathbf{D}_{2}\) \\
\hline 90 & E & \(\mathbf{1}\) & \(\mathbf{6}\) & \(\mathbf{0 5 0}\) \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Assembler Format} \\
\hline OP CODE & \(\mathrm{R}_{1} \mathrm{R}_{3} \mathrm{D}_{2} \mathrm{~B}_{2}\) \\
\hline STM & 14,1, \(\mathrm{X}^{\prime} 50^{\prime}(6)\) \\
\hline
\end{tabular}

After the instruction is executed:
Locations 4050-4053 contain 00002563
Locations 4054-4057 contain 00012736
Locations 4058-405B contain 12430062
Locations 405C-405F contain 73261257

\section*{Logical Operations}

\section*{Move (MVI, MVC)}

\section*{Move Immediate (MVI)}

The move immediate instruction can place one byte of information from the instruction stream into any designated location in storage. For example, if the instruction:
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|c|}{Machine Format} & \multicolumn{3}{|l|}{Assembler Format} \\
\hline OP CODE & 12 & B1 & D1 & OP CODE & \(\mathrm{D}_{1} \mathrm{~B} 1\) & 12 \\
\hline 92 & FA & 0 & 055 & MVI & 85(0) & \(\mathbf{X ' F A}^{\prime}\) \\
\hline
\end{tabular}
is executed, bits \(8-15\) of the instruction ( \(11111010_{2}\) ) are copied in storage location \(85_{10}\).

\section*{Move Characters (MVC)}

The mvc instruction can be used to move a data field from one location in storage to another. For example, assume that the following two fields are in storage:


Also assume:
Register 1 contains 00002048
Register 2 contains 00003840
With the following instruction the first eight bytes of field 2 replace the first eight bytes of field 1 :
\begin{tabular}{cccccc}
\multicolumn{6}{c}{ Machine Format } \\
OP CODE & L & B1 \(_{1}\) & D \(_{1}\) & B2 \(_{2}\) & D2 \(^{\prime}\) \\
\hline D 2 & 07 & 1 & 000 & 2 & 000 \\
\hline
\end{tabular}

Assembler Format

After the instruction is executed, field 1 becomes:
Field 1 \begin{tabular}{ll|l|l|l|l|l|c|c|c|}
\hline 2048 \\
\hline
\end{tabular}

Field 2 is unchanged.
As indicated in the programming note in the move instruction description, mvc can be used to propagate one character through a field by starting the first operand field one byte to the right of the second operand field. For example, suppose that an area in storage starting with address 358 contains the following data:
\begin{tabular}{|l|l|l|l|l|l|l|l|l|}
360 \\
\hline 00 & & & 361 \\
\hline
\end{tabular}

With the following mvc instruction, the zeros in location 358 can be propagated throughout the entire field (assume that register 11 contains 00000358 ):

\section*{Machine Format}
\begin{tabular}{cccccc} 
OP CODE & L & B1 \(_{1}\) & D1 & B2 & D2 \\
\hline D2 & 07 & B & 001 & B & 000 \\
\hline
\end{tabular}

Assembler Format
OP CODE \(\mathrm{D}_{1} \mathrm{~L} \quad \mathrm{~B}_{1} \quad \mathrm{D}_{2} \quad \mathrm{~B}_{2}\)
MVC \(1(8,11), 0(11)\)
Because the mvc handles one byte at a time, the above instruction essentially takes the byte at address 358 and stores it at 359 ( 359 now contains 00 ), takes the byte at 359 and stores it at 35 A , etc., until the entire field is filled with zeros. Note that an mvr instruction could have originally been used to place the byte of zeros in location 358.

Notes:
1. Although the field occupying locations \(358-360\) contains nine bytes, the length coded in the assembler format is equal to the number of moves (one less than the field length).
2. The order of operands is important even though only one field is involved.

\section*{Move Numerics (MVN)}

To illustrate the operation of the move numerics instruction, assume that the following two fields are in storage:


Field 2 \begin{tabular}{|l|l|l|l|l|} 
& 7049 \\
\hline
\end{tabular}

Also assume:
Register 14 contains 00007090
Register 15 contains 00007040
After the instruction:
\begin{tabular}{cccccc}
\multicolumn{6}{c}{ Machine Format } \\
OP CODE & L & B1 \(_{1}\) & D1 \(_{1}\) & B2 & D2 \\
\hline D1 & 03 & F & 001 & E & 000 \\
\hline
\end{tabular}

Assembler Format
OP CODE D1 L B1 D2 B2
MVN \(1(4,15), 0(14)\)
is executed, field 2 becomes:
7041
\begin{tabular}{|l|l|l|l|l|l|l|}
\hline F1 & & & & 7049 \\
\hline
\end{tabular}

The numeric portions of locations 7090-7093 have been stored in the numeric portions of locations 70417044. The contents of locations 7090-7097 and 70457049 are unchanged.

\section*{Move Zones (MVZ)}

The move zones instruction, similar to mvc and mvn, can operate on overlapping or nonoverlapping fields. (See the examples for mvc and mvn.) When operating on nonoverlapping fields, MVZ works similar to the mVN instruction in the previous example, except that the mVz moves the high-order four bits of each byte. To illustrate the use of mvz with overlapping fields, assume that the following data field is in storage:


Also assume that register 15 contains 00000800 . The instruction:
\begin{tabular}{cccccc}
\multicolumn{6}{c}{ Machine Format } \\
OP CODE & L & B1 \(_{1}\) & D \(_{1}\) & B2 \(_{2}\) & D2 \(^{\prime}\) \\
\hline D3 & 04 & F & 001 & F & 000 \\
\hline
\end{tabular}

Assembler Format
\begin{tabular}{c} 
OP CODE D1 L B1 D2 B2 \\
\hline MVZ \(1(5,15), 0(15)\)
\end{tabular}
propagates the zone from the byte at address 800 through the data field, so that the field becomes:
\begin{tabular}{|l|l|l|l|l|l|}
\hline 800 & & 805 \\
\hline & F1 & F2 & F3 & F4 & F5 \\
\hline
\end{tabular}

\section*{Compare Logical (CL, CLR, CLI, CLC)}

The compare logical instructions differ from the algebraic compare instructions ( \(\mathrm{C}, \mathrm{CR}\) ) in that all quantities are handled as if unsigned.

\section*{Compare Logical Registers (CLR)}

\section*{Assume that:}

Register 1 contains 00000001
Register 2 contains FF FF FF FF
Execution of the instruction:
\begin{tabular}{c} 
Machine Format \\
OP CODE \\
\hline \begin{tabular}{|c|c|c|}
\hline & \(\mathbf{R}_{1}\) & \(\mathbf{R}_{2}\) \\
\hline 15 & 1 & 2 \\
\hline
\end{tabular}
\end{tabular}
\begin{tabular}{c} 
Assembler Format \\
op CODE R1R2 \\
\hline CLR 1,2
\end{tabular}
sets the condition code to 1 . A condition code of 1 indicates that the first operand is lower than the second. However, if an algebraic compare instruction had been executed, the condition code would have been set to 2, indicating that the first operand is higher. During algebraic comparison, the contents of register 1 are interpreted as +1 and the contents of register 2 as -1 . During logical comparison, the leftmost byte of register 2 is compared with the leftmost byte of register 1 ; each byte is interpreted as a binary number. In this case:
Leftmost byte of register 1: \(00000000_{2}=010\)
Leftmost byte of register 2: \(11111111_{2}=25510\)
If the two leftmost bytes are equal, the next two bytes will be compared, etc., until either an inequality is discovered or the contents of the registers are exhausted.

\section*{Compare Logical Immediate (CLI)}

The cLi instruction logically compares a byte from the instruction stream with a byte from storage. For example, assume that:
Register 10 contains 00001700
Storage location 1703 contains 7E
Execution of the instruction:
Machine Format
OP CODE
\begin{tabular}{|c|c|c|c|}
\hline & \(\mathbf{I}_{2}\) & \(\mathbf{B}_{1}\) & \(\mathbf{D}_{\mathbf{1}}\) \\
\hline 95 & AF & A & 003 \\
\hline
\end{tabular}
\begin{tabular}{c}
\begin{tabular}{c} 
Assembler Format \\
OP CODE \\
\(\mathrm{D}_{1} \mathrm{~B}_{1} \quad \mathbf{I}_{2}\)
\end{tabular} \\
\hline CLI \(3(10), \mathrm{X}^{\prime} \mathrm{AF}^{\prime}\)
\end{tabular}
sets the condition code to 1 , indicating that the first operand (the quantity in main storage) is lower than the second (immediate) operand.

\section*{Compare Logical Characters (CLC)}

The compare logical characters instruction can be used to perform the logical comparison of storage fields up to 256 bytes in length. For example, assume that the following two fields of data are in storage:

\section*{Field 1}
\begin{tabular}{l}
1888 \\
\(\left.\)\begin{tabular}{c} 
188 \\
\hline D1 \(\mid\) D6 \\
\hline
\end{tabular} C 8 \right\rvert\, D5 \\
\hline
\end{tabular}

Field 2
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{11}{|l|}{1900} & 190 \\
\hline D1 & D6 & C8 & D5 & E2 & D6 & D5 & 6B & C1 & 4B & C3 & 4B \\
\hline
\end{tabular}

Also assume:
Register 6 contains 00001880
| Register 7 contains 00001900.

Execution of the instruction:
\begin{tabular}{c|c|c|c|c|c|}
\multicolumn{5}{c}{ Machine Format } \\
Op Code & \(\mathbf{L}\) & \(\mathbf{B}_{1}\) & \(\mathbf{D}_{\mathbf{1}}\) & \(\mathbf{B}_{2}\) & \(\mathbf{D}_{2}\) \\
\hline D5 & \(\mathbf{0 B}\) & \(\mathbf{6}\) & \(\mathbf{0 0 6}\) & \(\mathbf{7}\) & \(\mathbf{0 0 0}\) \\
\hline
\end{tabular}
\begin{tabular}{c}
\(\begin{array}{c}\text { Assembler Format } \\
\text { op code } \mathrm{D}_{1} \text { L } \mathrm{B}_{1} \mathrm{D}_{2} \text { B2 }\end{array}\) \\
\hline CLC \(6(12,6), 0(7)\)
\end{tabular}
sets the condition code to 1 , indicating that field 1 is lower than field 2.
Because clc compares bytes on an unsigned binary basis, the instruction can be used to collate fields composed of characters from the ebciic code. For example, in ebcide, the above two data fields are:
Field 1 JOHNSON,A.B.
Field 2 JOHNSON,A.C.
The condition code of 1 tells us that A. B. Johnson precedes A. C. Johnson, thus placing the names in the correct alphabetic order.

\section*{AND (N, NR, NI, NC)}

When the Boolean operator and is applied to two bits, the result is 1 when both bits are 1 ; otherwise, the result is 0 . When two bytes are and'ed in System/360, each pair of bits is handled separately; there is no connection from one bit position to another.

\section*{AND (NI)}

A frequent use of the and instruction is to set a particular bit to zero. For example, assume that storage location 4891 contains \(01000011_{2}\). To set the eighth (rightmost) bit of this byte to 0 without affecting the other bits, the following instruction can be used (assume that register 8 contains 00004890 ):
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|c|}{Machine Format} & \multicolumn{3}{|l|}{Assembler Format} \\
\hline op code & 12 & B1 & D1 & OP CODE & D1 B1 & 12 \\
\hline 94 & FE & 8 & 001 & NI & 1(8) & X'FE \\
\hline
\end{tabular}

When this instruction is executed, the byte in storage is and'ed with the immediate byte:
\begin{tabular}{ll} 
Location 4891: & \(01000011_{2}\) \\
Immediate byte: & \(11111110_{2}\) \\
\hline Result: & \(01000010_{2}\)
\end{tabular}
The resulting byte with bit seven set to 0 is stored in location 4891. The condition code is set to 1 .

\section*{OR (O, OR, OI, OC)}

When the Boolean operator or is applied to two bits, the result is 1 when either bit is 1 ; otherwise, the result is 0 . When two bytes are or'ed in System/360, each pair of bits is handled separately; there is no connection from one bit position to another.

\section*{OR (OI)}

A frequent use of the or instruction is to set a particular bit to 1 . For example, assume that storage location 4891 contains 01000010 . To set the eighth (rightmost) bit of this byte to 1 without affecting the other bits, the following instruction can be used (assume that register 8 contains 00004890 ):
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|c|}{Machine Format} & \multicolumn{3}{|l|}{Assembler Format} \\
\hline OP CODE & 12 & B1 & D1 & OP CODE & \(\mathrm{D}_{1} \mathrm{~B}_{1}\) & 12 \\
\hline 96 & 01 & 8 & 001 & OI & 1 (8) & \(\mathrm{X}^{\prime} 01^{\prime}\) \\
\hline
\end{tabular}

When this instruction is executed, the byte in storage is or'ed with the immediate byte:
\begin{tabular}{ll} 
Location 4891: & \(01000010_{2}\) \\
Immediate byte: & \(00000001_{2}\) \\
\hline Result: & \(01000011_{2}\)
\end{tabular}
The resulting byte with bit seven set to 1 is stored in location 4891. The condition code is set to 1 .

\section*{Exclusive OR (X, XR, XI, XC)}

When the Boolean operator exclusive or is applied to two bits, the result is 1 when one, and only one, of the two bits is 1 ; otherwise, the result is 0 . When two bytes are exclusive or'ed in System/360, each pair of bits is handled separately; there is no connection from one bit position to another.

\section*{Exclusive \(O R\) (XI)}

A frequent use of the exclusive or (xi) instruction is to invert a bit (change a 0 bit to a 1 or a 1 bit to a 0 ). For example, assume that storage location 8082 contains \(0110 \mathrm{loO1}_{2}\). To set the leftmost bit to 1 and the rightmost bit to 0 without affecting any of the other bits, the following instruction can be used (assume that register 9 contains 00008080 ):
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|c|}{Machine Format} & \multicolumn{3}{|l|}{Assembler Format} \\
\hline OP CODE & 12 & B1 & \(\mathrm{D}_{1}\) & OP CODE & D1 B1 & 12 \\
\hline 97 & 81 & 9 & 002 & XI & 2(9) & \(\mathrm{X}^{\prime} 81^{\prime}\) \\
\hline
\end{tabular}

When the instruction is executed, the byte in storage is exclusive or'ed with the immediate byte:
\begin{tabular}{ll} 
Location 8082: & \(01101001_{2}\) \\
Immediate byte: & \(10000001_{2}\) \\
\hline Result: & \(11101000_{2}\)
\end{tabular}
The resulting byte with the leftmost and rightmost bits inverted is stored in location 8082. The condition code is set to 1 .

\section*{Exclusive OR (XC)}

The exclusive or (xc) instruction can be used to exchange the contents of two areas in storage without the use of an intermediate storage area. For example, assume that two words are in storage:
\begin{tabular}{l|l|l|} 
& \multicolumn{1}{|c}{} & 358 \\
Word 1 & \begin{tabular}{|l|l|l|l|} 
& 358 \\
\hline & & 00 & 00 \\
\hline
\end{tabular} & 17 \\
\hline
\end{tabular}

Execution of the instruction (assume that register 7 contains 00000358 ):
\begin{tabular}{c|c|c|c|c|c|}
\multicolumn{6}{c}{ Machine Format } \\
OP CODE & \(\mathbf{L}\) & B \(11^{c}\) & \(\mathbf{D}_{1}\) & B2 \(_{2}\) & \(\mathbf{D}_{2}\) \\
\hline D7 & 03 & 7 & 000 & 7 & 008 \\
\hline
\end{tabular}

Assembler Format
OP CODE \(\mathrm{D}_{1} \mathrm{~L}_{\mathrm{B}} \mathrm{B}_{1} \mathrm{D}_{2} \mathrm{~B}_{2}\)
\(\mathrm{XC} \quad 0(4,7), 8(7)\)
exclusive or's word 1 with word 2 as follows:
Word 1: \(00000000000000000001011110010000_{2}=00001790\)
Word 2: \(00000000000000000001010000000001_{2}=00001401\)
Result: \(00000000000000000000001110010001_{2}=00000391\)
The result replaces the former contents of word 1.
Now, execution of the instruction:

\section*{Machine Format}
\begin{tabular}{|c|c|c|c|c|c|}
\hline OP CODE & \multicolumn{1}{c}{ L } & \multicolumn{1}{c}{ B1 \(_{1}\)} & \multicolumn{1}{c}{\(\mathbf{D}_{1}\)} & \multicolumn{1}{c}{ B2 } & \multicolumn{1}{c}{ D2 } \\
\hline D7 & 03 & 7 & 008 & 7 & 000 \\
\hline
\end{tabular}
\(\begin{gathered}\text { Assembler Format } \\ \text { op code } \mathbf{D}_{1} \mathbf{L}_{1} \mathbf{B}_{1} \mathbf{D}_{2} \mathbf{B}_{2}\end{gathered}\)
\(\mathrm{XC} 8(4,7), 0(7)\)
produces the following result:
Word 1: \(00000000000000000000001110010001_{2}=00000391\)
Word 2: \(00000000000000000001010000000001_{2}=0000140.1\)
Result: \(00000000000000000001011110010^{0000} \mathbf{O}_{2}=00001790\)
The result of this operation replaces the former contents of word 2 . Word 2 now contains the original value of word 1 .

Lastly, execution of the instruction:

\section*{Machine Format}
\begin{tabular}{|c|c|c|c|c|c|}
\hline OP CODE & \multicolumn{1}{c}{ L } & \multicolumn{1}{c}{\(\mathbf{B 1}_{1}\)} & \(\mathbf{D}_{1}\) & \multicolumn{1}{c}{\(\mathbf{B}_{2}\)} & \(\mathbf{D}_{2}\) \\
\hline D 7 & 03 & \(\mathbf{7}\) & 000 & 7 & 008 \\
\hline
\end{tabular}

> Assembler Format
> \(\frac{\text { op CODE } \mathrm{D}_{1} \text { L B1 D2 B2 }}{\mathrm{XC} \quad 0(4,7), 8(7)}\)
produces the following result:
Word 1: \(00000000000000000000001110010001_{2}=00000391\) Word 2: \(00000000000000000001011110010000_{2}=00001790\)
Result: \(\quad 00000000000000000001010000000001_{2}=00001401\)
The result of this operation replaces the former contents of word 1 . Word 1 now contains the original value of word 2 .

\section*{Notes:}
1. With the xc instruction, fields up to 256 bytes in length can be exchanged.
2. With the xr instruction, the contents of two registers can be exchanged.
3. Because the \(\mathbf{x}\) instruction operates storage to register only, an exchange cannot be made solely by the use of \(x\).
4. A field exclusive or'ed with itself is cleared to zeros.

\section*{Test Under Mask (TM)}

The test under mask instruction examines specific bits within a byte and sets the condition code according to what it finds. For example, assume that:
Storage location 9999 contains FB
Register 9 contains 00009990
Execution of the instruction:

\section*{Machine Format}
\begin{tabular}{|c|c|c|c|}
\hline OP CODE & \({ }_{2}\) & B1 & D1 \\
\hline 91 & C3 & 9 & 009 \\
\hline
\end{tabular}
produces the following result:
\[
\begin{aligned}
\mathrm{FB} & =11111011_{2} \\
\text { Mask }(\mathrm{C} 3) & =11000011_{2} \\
\hline \text { Result } & =11 \times \times \times \times 11
\end{aligned}
\]

The condition code is set to 3 : all selected bits are ones.

If location 9999 had contained B9, the result would have been:
\[
\begin{aligned}
\mathrm{B} 9 & =10111001_{2} \\
\text { Mask }(\mathrm{C} 3) & =11000011_{2} \\
\text { Result } & =10 \mathrm{xx} \mathrm{xx01}
\end{aligned}
\]

The condition code is set to 1 : the selected bits are both zeros and ones.

If location 9999 had contained 3C, the result would have been:
\[
\begin{aligned}
3 \mathrm{C} & =0011 \mathrm{ll}_{1002} \\
\text { Mask }(\mathrm{C} 3) & =11000011_{2} \\
\hline \text { Result } & =00 \mathrm{xx} \times \times 00
\end{aligned}
\]

The condition code is set to 0 : all selected bits are zeros.

Note: Storage location 9999 remains unchanged.

\section*{Load Address (LA)}

The load address instruction provides a convenient way to place a non-negative number \(\leq 4095_{10}\) in a register without first defining the number as a constant and then using it as an operand. For example, assume that the number \(2048_{10}\) is to be placed in register 1. One instruction that will do this is:
Machine Format
OP CODE
\begin{tabular}{|c|c|c|c|c|}
\hline \(\mathbf{R _ { 1 }}\) & \(\mathbf{x}_{2}\) & \(\mathbf{B}_{2}\) & \(\mathbf{D}_{2}\) \\
\hline 41 & 1 & 0 & 0 & 800 \\
\hline
\end{tabular}

Assembler Format \begin{tabular}{c} 
OP CODE R1 \(\quad \mathrm{D}_{2} \quad\) X2B2 \\
\hline \(\begin{array}{ll}12048(0,0)\end{array}\)
\end{tabular}

As indicated in the programming note in the instruction description, the load address instruction can also be used to increment a register by an amount \(\leq\) \(4095_{10}\) specified in the \(\mathrm{D}_{2}\) field. For example, assume that register 5 contains 00123456 .
The instruction:
Machine Format
OP CODE
\begin{tabular}{|c|r|r|r|r|}
\(\mathbf{R}_{1}\) & \(\mathbf{x}_{2}\) & \(\mathbf{B}_{2}\) & \(\mathbf{D}_{2}\) \\
\hline 41 & 5 & 0 & 5 & 00 A \\
\hline
\end{tabular}

Assembler Format \(\frac{\text { OP CODE } \text { R }_{1} \mathrm{D}_{2} \mathbf{X}_{2} \mathbf{B}_{2}}{\text { LA } 5,10(0,5)}\)
adds 10 (decimal) to the contents of register 5 as follows:
\[
\begin{array}{r}
\begin{array}{r}
\text { Register } 5 \text { (old) : } 00123456 \\
\text { D }_{2}: 0000000 \mathrm{~A}
\end{array} \\
\text { Register } 5 \text { (new): } 00123460
\end{array}
\]

\section*{Translate (TR)}

With the translate instruction, System/360 can translate data from any code to any other desired code, provided that each coded character consists of eight bits or fewer. In the following example ebcdic is trans| lated to usascii-8. The first step is to create a 256 -byte table in storage locations \(1000-10 \mathrm{FF}\). This table contains the characters of the code into which you are translating (the function bytes). The table must be in order, not by the binary values of the characters it contains, but by the binary sequence of the characters of the original code (the argument bytes). For example, note in the table below that the characters are in the normal ebciric collating sequence.

\section*{Translate Table}


\section*{Notes:}

\footnotetext{
1 1. The overbars are used to indicate the USASCII-8 representations of the EBCDIC characters shown.
2. If the character codes in the statement being translated occupy a range smalier than 0016 through \(\mathrm{FF}_{16}\), a table of less than 256 bytes can be used.
3. The symbol in location 1040 represents the coding for a blank, I which is the same in both EBCDIC and USASCII-8, 4016.
}

Because location 204D contains a nonzero value, the following actions occur:
1. The address of the argument byte, 003013, is placed in the low-order 24 bits of register 1.
2. The function byte, 20 , is placed in the low-order eight bits of register 2.
3. The condition code is set to 1 (scan not completed).

In general, translate and test is executed by use of an execute instruction, which supplies the length specification from a general register. In this way a complete statement scan can be performed with a single translate and test instruction repeated over and over by means of execute. In the example, after the first execution of TRT, register 1 contains the address of the last argument byte translated. It is then a simple matter to subtract this address from the address of the last argument byte (301D) to produce a length specification. This length minus one is placed in the register that is referenced as the \(\mathrm{R}_{1}\) field of the execute instruction. (Because the length code in the machine format is one less than the total number of bytes in the field, one must be subtracted from the computed length.) The branch address part of the execute instruction points to the translate and test instruction, which must now appear in the following format:

\section*{Machine Format}
\begin{tabular}{|c|c|c|c|c|c|}
\hline OP CODE & 1 & \({ }^{\text {B1 }}\) & \(\mathrm{D}_{1}\) & \(B_{2}\) & D2 \\
\hline DD & 00 & 1 & 000 & F & 000 \\
\hline
\end{tabular}

\section*{Assembler Format \\ \(\frac{\text { OP CODE }^{\text {D }} \mathrm{D}_{1} \text { LB1 } \mathrm{D}_{2} \mathrm{~B}_{2}}{\text { TRT } 0(0,1), 0(15)}\)}

Now the entire argument field can be scanned, stopping to examine those characters of special interest, without having to modify any of the instructions already written. After a stop is made to examine a charI acter, only a new length and starting address need be computed before continuing the scan.

\section*{Edit (ED)}

Because the decimal feature instructions operate only on packed decimal data, it is necessary to convert the data to the zoned format before a legible report can be printed. Moreover, if the report is to be useful to a great many people, certain punctuation marks, such as commas and decimal points, should be inserted in appropriate places. The highly flexible edir instruction performs these two functions in a single execution.
This example shows step-by-step one way in which edit can be used. The field to be edited (the source) is four bytes long; it is edited against a pattern 13 bytes long. The following symbols are used:
symbol
b (hexadecimal 40)
( (hexadecimal 21)
d (hexadecimal 20)

\section*{meaning}
blank character significance starter digit selector

Assume that the source and pattern fields are:

\section*{Source}


Pattern
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{12}{|l|}{1000} & \multirow[t]{2}{*}{100C} \\
\hline 40 & 20 & 20 & 6B & 20 & 20 & 21 & 4B & 20 & 20 & 40 & C3 & \\
\hline b & d & d & \(\sim\) & \({ }_{\text {d }}\) & d & \[
\underbrace{}_{1}
\] & \[
\cdots
\] & \[
\sim_{\mathrm{d}}
\] & \[
\widetilde{\mathrm{d}}
\] & \[
\underbrace{}_{b}
\] & \[
\underbrace{}_{\mathrm{C}}
\] & \[
\underbrace{}_{R}
\] \\
\hline
\end{tabular}

Execution of the instruction (assume that register 12 contains 00001000 ):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{6}{|c|}{Machine Format} \\
\hline or code & L & B1 & D1 & B2 & D2 \\
\hline DE & 0C & C & 000 & C & 200 \\
\hline
\end{tabular}

Assembler Format
\begin{tabular}{ccccr} 
OP CODE & \(D_{1}\) & L & \(B_{1}\) & \(D_{2}\) \\
\hline ED & \(0(13,12), X^{\prime} 200^{\prime}(12)\)
\end{tabular}
alters the pattern as follows:
\begin{tabular}{|c|c|c|c|c|}
\hline Pattern & DIGIT & significance indicator before/after & rule & location 1000-100C \\
\hline b & & off/off & leave(1) & bdd, dd (.ddbcR \\
\hline d & 0 & off/off & fill & bbd,dd(.ddbCR \\
\hline d & 2 & off/on (2) & digit & bb2,dd (.ddbCR \\
\hline & & on/on & leave & same \\
\hline d & 5 & on/on & digit & bb2,5d(.ddbCR \\
\hline d & 7 & on/on & digit & bb2,57(.ddbCR \\
\hline ( & 4 & on/on & digit & bb2,574.ddbCR \\
\hline & & on/on & leave & same \\
\hline d & 2 & on/on & digit & bb2,574.2dbCR \\
\hline d & 6+ & on/off (3) & digit & bb2,574.26bCR \\
\hline b & & off/off & fill & same \\
\hline C & & off/off & fill & bb2,574.26bbR \\
\hline R & & off/off & fill & bb2,574.26bbb \\
\hline
\end{tabular}

Notes:
1. This character becomes the fill character.
2. First nonzero decimal source digit turns on significance indicator.
3. Plus sign in the four low-order bits of the byte turns off significance indicator.
Thus, after the instruction is executed:


When printed, the pattern field, which now contains the result, appears as:

2,574.26

If the number in the source field is changed to 0000026 D , a negative number, and the original pattern is used, the edited result becomes:

\section*{Pattern}


Condition code \(=1\); result less than zero
The significance starter forces the significance indicator to the on state and hence causes the decimal point to be left unchanged. Because the minus sign does not change the significance indicator, the CR symbol is also preserved.

\section*{Edit and Mark (EDMK)}

After an edit-and-mark operation, a symbol (such as a dollar sign) can be inserted at the appropriate position in the edited result. Usually a currency symbol is inserted to the immediate left of the first significant digit in the amount; however, if a decimal point appears in an amount less than one, the currency symbol must be inserted to the immediate left of the decimal point. A typical operation would leave no blank between the currency symbol and the amount, thus protecting against one form of alteration when the result is printed on a check.

If significance is not forced by the significance starter, the edit-and-mark operation inserts into general register 1 an address one more than the address at which a currency symbol would normally be inserted. After one is subtracted from the value in general register 1 (for example, by using a branch on count instruction with \(R_{1}\) set to one and \(R_{2}\) set to zero), a move instruction (mvi) may be used to position the symbol in main storage.
\begin{tabular}{l}
\multicolumn{4}{c}{ Machine Format } \\
OP CODE \\
\(\mathbf{I}_{2}\) \\
\(\mathbf{B}_{1}\)
\end{tabular} \(\mathbf{1}_{1}\)\begin{tabular}{|c|c|c|c|}
\hline 92 & 5 D & 1 & 100 \\
\hline
\end{tabular}

\section*{Assembler Format \begin{tabular}{l} 
OP CODE \\
\(\mathrm{D}_{1} \mathrm{~B}_{1} \quad \mathrm{I}_{\mathbf{2}}\) \\
\hline MVI
\end{tabular}}

If significance is forced, general register 1 remains unchanged. Therefore, the address of the character following the significance starter should be placed in that register before the edit and mark instruction is performed.

\section*{Decimal Arithmetic}

\section*{Add Decimal (AP)}

Assume that the signed, packed-decimal field at storage locations \(500-503\) is to be added to the signed, packed-decimal field at locations 2000-2002. Also assume:

\footnotetext{
Register 12 contains 00002000
Register 13 contains 000004 FD
Storage locations 2000-2002 contain 3846 0D (a neg number)
Storage locations 500-503 contain 011234 5C (a pos number)
}

After the instruction:
\begin{tabular}{c|c|c|c|c|c|c|}
\multicolumn{7}{c}{ Machine Format } \\
OP CODE & \(\mathrm{L}_{1}\) & \(\mathrm{~L}_{2}\) & \(\mathbf{B}_{1}\) & \(\mathrm{D}_{1}\) & \(\mathbf{B}_{2}\) & \(\mathbf{D}_{2}\) \\
\hline FA & 2 & 3 & C & 000 & D & 003 \\
\hline
\end{tabular}

Assembler Format
\(\frac{\text { OP CODE } \mathrm{D}_{1} \mathrm{~L}_{1} \mathrm{~B}_{1} \mathrm{D}_{2} \mathrm{~L}_{2} \mathrm{~B}_{2}}{\mathrm{AP} \quad 0(3,12), 3(4,13)}\)
is executed, the storage locations 2000-2002 contain 73885 C ; the condition code is set to 2 to indicate that the sum is positive. Note that:
1. Although the second operand field is larger than the first operand field, no overflow interruption occurs because the result can be entirely contained within the first operand field.
2. Because the two numbers had different signs, they were in effect subtracted.

\section*{Zero and Add (ZAP)}

Assume that the signed, packed-decimal field at storage locations 4500-4502 is to be moved to locations 4000-4004 with four leading zeros in the result field. Also assume:

Register 9 contains 00004000
Storage locations 4000-4004 contain 1234567890
Storage locations 4500-4502 contain 3846 0D
After the instruction:
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{7}{|c|}{Machine Format} \\
\hline OP CODE & \(L_{1}\) & L2 & B1 & D1 & B2 & D2 \\
\hline F8 & 4 & 2 & 9 & 000 & 9 & 500 \\
\hline
\end{tabular}

\section*{Assembler Format}
\begin{tabular}{cc} 
OP CODE \(D_{1} L_{11} B_{1}\) & \(D_{2} \quad\) L \(_{2} B_{2}\) \\
\hline ZAP & \(0(5,9), X^{\prime} 500^{\prime}(3,9)\)
\end{tabular}
is executed, the storage locations 4000-4004 contain 000038460 D ; the condition code is set to 1 to indicate a negative result. Note that because the first operand is not checked for valid sign and digit codes, it may contain any combination of hexadecimal digits.

\section*{Compare Decimal (CP)}

Assume that the signed, packed-decimal contents of storage locations 700-703 are to be algebraically compared with the signed, packed-decimal contents of locations 500-503. Also assume:
Register 12 contains 00000600
Register 13 contains 00000400
Storage locations 700-703 contain 172535 6D
Storage locations 500-503 contain 067214 2D
After the instruction:
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{7}{|c|}{Machine Format} \\
\hline OP CODE & \(L_{1}\) & \(L_{2}\) & \(\mathrm{B}_{1}\) & D1 & B2 & \(\mathrm{D}_{2}\) \\
\hline F9 & 3 & 3 & C & 100 & D & 100 \\
\hline
\end{tabular}
\begin{tabular}{c} 
Assembler Format \\
OP CODE \(\quad\)\begin{tabular}{c}
\(\mathrm{D}_{1}\) \\
\(\mathrm{~L}_{1} \mathrm{~B}_{1}\)
\end{tabular}\(\quad \mathrm{D}_{2} \quad \mathrm{~L}_{2} \mathrm{~B}_{2}\) \\
\hline \(\mathrm{CP} \quad \mathrm{X}^{\prime} 100^{\prime}(4,12), \mathrm{X}^{\prime} 100^{\prime}(4,13)\)
\end{tabular}
is executed, the condition code is set to 1 , indicating that the first operand (the contents of locations 700703) is lower than the second.

\section*{Multiply Decimal (MP)}

Assume that the signed, packed-decimal field in storage locations 1202-1204 (the multiplicand) is to be multiplied by the signed, packed-decimal field in locations 500-501 (the multiplier) :
\begin{tabular}{c} 
\\
Multiplicand \\
\begin{tabular}{ll|l|l|}
\hline 1202 & 1204 \\
\hline 38 & 46 & 0 D \\
\hline
\end{tabular} \\
\cline { 2 - 3 }
\end{tabular}
\begin{tabular}{cc} 
& \begin{tabular}{c}
\(500 \quad 501\) \\
\(M u l t i p l i e r\) \\
\\
\hline
\end{tabular} \(\mathbf{3 2 | 1 D}\) \\
\hline
\end{tabular}
Because there are a total of eight significant digits in the multiplier and multiplicand, a field at least five bytes in length must be reserved for the signed result. As indicated in the programming note for multiply decimal, a zero and add into a larger field can provide the required space. If it is assumed:

Register 4 contains 00001200
Register 6 contains 00000500
then execution of the assembler instruction:
\[
\text { ZAP } \quad X^{\prime} 100^{\prime}(5,4), 2(3,4)
\]
sets up a new multiplicand in storage locations 13001304:

Now, after the instruction:
\begin{tabular}{c|c|c|c|c|c|c|}
\multicolumn{7}{c}{ Machine Format } \\
OP CODE & \(\mathrm{L}_{1}\) & \(\mathrm{~L}_{2}\) & \(\mathrm{~B}_{1}\) & \(\mathrm{D}_{1}\) & B2 & \(\mathrm{D}_{2}\) \\
\hline FC & 4 & 1 & 4 & 100 & 6 & 000 \\
\hline
\end{tabular}

Assembler Format
\begin{tabular}{c} 
OP CODE \(\quad \mathrm{D}_{1} \quad \mathrm{~L}_{1 \mathrm{~B}_{1} \mathrm{D}_{2} \mathrm{~L}_{2} \mathrm{~B}_{2}}\) \\
\hline \(\mathrm{MP} \quad \mathrm{X}^{\prime} 100^{\prime}(5,4), 0(2,6)\)
\end{tabular}
is executed, storage locations 1300-1304 contain the product: 012345660 C .

\section*{Divide Decimal (DP)}

Assume that the signed, packed-decimal field at storage locations 2000-2004 (the dividend) is to be divided by the signed, packed-decimal field at locations 3000-3001 (the divisor). Also assume:
Register 12 contains 00002000
Register 13 contains 00003000
Storage locations 2000-2004 contain 01234567 8C
Storage locations 3000-3001 contain 32 1D

After the instruction:
\begin{tabular}{c|c|c|c|c|c|c|}
\multicolumn{7}{c}{ Machine Format } \\
OP CODE & \(\mathrm{L}_{1}\) & \(\mathrm{~L}_{2}\) & \(\mathrm{~B}_{1}\) & \(\mathrm{D}_{1}\) & B2 \(_{c}\) & \(\mathrm{D}_{2}\) \\
\hline FD & 4 & 1 & C & 000 & D & 000 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Assembler Format} \\
\hline OP CODE & \(\mathrm{D}_{1} \mathrm{~L}_{1} \mathrm{~B}_{1} \mathrm{D}_{2} \mathrm{~L}_{2} \mathrm{~B}_{2}\) \\
\hline DP & 0(5,12),0(2,13) \\
\hline
\end{tabular}
is executed, the dividend field is entirely replaced by the signed quotient and remainder fields, as follows:

Locations 2000-2004 \(\underbrace{\left.\begin{array}{ll}2000 & \underbrace{38|46| 0 D|01| 8 C \mid}_{\text {remainder }} \\ \underbrace{38} \mid\end{array}\right)}_{\text {quotient }}\)

\section*{Notes:}
1. Because the signs of the dividend and divisor are different, the quotient receives a negative sign.
2. The remainder receives the sign of the dividend and the length of the divisor.
3. If an attempt is made to divide the dividend by the one-byte field at location 3001, the quotient will be too long to fit within the four bytes allotted to it. A decimal-divide exception exists, causing a program interruption.

\section*{Pack (PACK)}

Assume that storage locations 1000-1004 contain the following zoned-decimal field that is to be converted to a packed-decimal field and left in the same location:

Also assume that register 12 contains 00001000. After the instruction:
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{7}{|c|}{Machine Format} \\
\hline OP CODE & \(\mathrm{L}_{1}\) & L2 & B1 & D1 & B2 & D2 \\
\hline F2 & 4 & 4 & C & 000 & C & 000 \\
\hline \multicolumn{7}{|l|}{Assembler Format} \\
\hline \multicolumn{7}{|l|}{\(\underline{O P C O D E ~} \mathrm{D}_{1} \mathrm{~L}_{1} \mathrm{~B}_{1} \mathrm{D}_{2} \mathrm{~L}_{2} \mathrm{~B}_{2}\)} \\
\hline \multicolumn{7}{|l|}{PACK \(0(5,12), 0(5,12)\)} \\
\hline
\end{tabular}
is executed, the field in locations \(1000-1004\) is in the packed-decimal format:

Packed Field \begin{tabular}{ll}
1000 & 1004 \\
\cline { 2 - 4 } & \multicolumn{1}{c}{\(00|00| 12|34| 5 \mathrm{C}\)} \\
\\
\hline
\end{tabular}
Notes:
1. This example illustrates the operation of pack when the first and second operand fields overlap completely.
2. During the operation, the second operand was extended with high-order zeros.

\section*{Unpack (UNPK)}

Assume that storage locations 2501-2503 contain a signed, packed-decimal field that is to be unpacked and placed in storage locations 1000-1004. Also assume:
Register 12 contains 00001000
Register 13 contains 00002500
Storage locations 2501-2503 contain 1234 5D
The initial contents of storage locations 1000-1004 are not significant

\section*{PSW bit \(12=0\) (EBCDIC mode)}

After the instruction:
Machine Format
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline OP CODE & \multicolumn{1}{c}{\(\mathbf{L}_{1}\)} & \multicolumn{1}{c}{\(\mathbf{L}_{2}\)} & \multicolumn{1}{c}{\(\mathbf{B}_{1}\)} & \(\mathbf{D}_{1}\) & B2 \(_{2}\) & \(\mathbf{D}_{2}\) \\
\hline F3 & 4 & 2 & C & 000 & D & 001 \\
\hline
\end{tabular}

\section*{Assembler Format}
\begin{tabular}{l|l} 
OP CODE & \(D_{1} L_{1 B_{1}} D_{2} L_{2} B_{2}\) \\
\hline UNPK & \(0(5,12), 1(3,13)\)
\end{tabular}
is executed, the storage locations 1000-1004 contain F1 F2 F3 F4 D5. Because the cPu was in EbcDic mode, the zone \(1111_{2}=F_{16}\) was attached to all digits except the digit occupying the same byte as the sign.

\section*{Move with Offset (MVO)}

Assume that the unsigned three-byte field in storage locations 4500-4502 is to be moved to locations 5600 5603 and given the sign of the one-byte field located at 5603. Also assume:
Register 12 contains 00005600
Register 15 contains 00004500
Storage locations 5600-5603 contain 7788990 C
Storage locations 4500-4502 contain 123456
After the instruction:
\begin{tabular}{c|c|c|c|c|c|c|}
\multicolumn{7}{c}{ Machine Format } \\
OP CODE & \(\mathbf{L}_{1}\) & \(\mathbf{L}_{2}\) & \(\mathbf{B}_{1}\) & \(\mathbf{D}_{1}\) & \(\mathbf{B 2}_{2}\) & \(\mathbf{D}_{2}\) \\
\hline F1 & 3 & 2 & C & 000 & F & 000 \\
\hline
\end{tabular}
\begin{tabular}{c} 
Assembler Format \\
\(\begin{array}{c}\text { OP CODE } \\
\mathrm{D}_{1} \mathrm{~L}_{1} \mathrm{~B}_{1} \quad \mathrm{D}_{2} \mathrm{~L}_{2} \mathrm{~B}_{2}\end{array}\) \\
\hline MVO \(0(4,12), 0(3,15)\)
\end{tabular}
is executed, the storage locations 5600-5603 contain 0123456 C . Note that the second operand was extended with one high-order zero to fill out the first operand field.

Note: The section "Shifting of Decimal Fields" shows how move with offset can be used in shifting a decimal field an odd number of places.

\section*{Shifting of Decimal Fields}

No instructions have been specifically provided to perform shifting of decimal fields in storage. However, various combinations of System/360 instructions may be used to accomplish in effect this type of shift. The following assembly-language examples illustrate some of the methods for shifting decimal numbers. These
examples additionally illustrate how the assembly language facilitates coding with symbolic operands.

\section*{Decimal Right Shift (Even Number of Places)}

Assume that symbolic storage location source contains 123456789 C , and you wish to shift the contents of source two places to the right (to drop the rightmost two digits, thereby dividing source by \(100_{10}\) ). The mOVE NUMERICS (MVN) instruction can be used to accomplish this:

MVN SOURCE +3 (1),SOURCE+4
After the mVN instruction is executed, source contains 123456 7C.9C. Instructions referencing source should now use a length of 4 instead of 5 .

\section*{Decimal Right Shift (Odd Number of Places)}

Assume that symbolic storage location source contains 123456789 C , and you wish to shift the contents of source three places to the right (to drop the rightmost three digits, thereby dividing source by \(1000_{10}\) ). The move with offset (mvo) instruction can be used to accomplish this:

\section*{MVO SOURCE (5),SOURCE (3)}

After this instruction is executed, source contains 00012345 6C.

\section*{Decimal Left Shift (Even Number of Places)}

Assume that symbolic location zero contains 0000 and that source contains 123456789 C . The contents of source can be shifted four places to the left by using the following group of instructions:
\begin{tabular}{llc} 
& & SOURCE \\
MVC & SOURCE +5(2),ZERO & \(123456789 C 0000\) \\
MVN & SOURCE +6(1),SOURCE+4 & \(123456789 C 000 C\) \\
NI & SOURCE \(+4,240\) & \(1234567890000 C\)
\end{tabular}

Note that the number \(240_{10}\) in the and (ni) instruction provides a mask of \(11110000_{2}\), which is used to make the old sign position zero.

\section*{Decimal Left Shift (Odd Number of Places)}

Assume that symbolic location zero contains 0000 and that source contains 123456789 C . The contents of source can be shifted three places to the left by using the following group of instructions:
\begin{tabular}{llc} 
& & SOURCE \\
MVC & SOURCE + 5(2),ZERO & 123456789 C 0000 \\
MVN & SOURCE+6(1),SOURCE+4 & 123456789 CO 0 C \\
NI & SOURCE+4,240 & 1234567890000 C \\
MVO & SOURCE(6),SOURCE(5) & 0123456789000 C
\end{tabular}

\section*{Floating-Point Arithmetic}

In this section, the abbreviations FPR0, FPR2, FPR4, and FPR6 stand for floating-point registers \(0,2,4\), and 6, respectively.

\section*{Add Normalized (AE, AER, AD, ADR)}

The add normaluzed instructions perform the addition of two floating-point numbers and place the normalized result in a floating-point register. Neither of the two numbers to be added must necessarily be normalized before addition occurs. For example, assume that: FPR6 contains \(4308210000000000=82.1_{16} \cong 130.6\)
(unnormalized)
Storage locations 2000-2007 contain \(4112345600000000=\)
\(1.23456_{16} \simeq 1.13_{10}(\) normalized \()\)
Register 13 contains 00002000
The instruction:
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{5}{|c|}{Machine Format} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Assembler Format OP CODE R1D2 \(\mathbf{X}_{2} \mathrm{~B}_{2}\)}} \\
\hline OP CODE & R1 & x 2 & B2 & D2 & & \\
\hline 7A & 6 & 0 & D & 000 & AE & 6,0(0,13) \\
\hline
\end{tabular}
can be used to perform the short-precision addition of the two operands. In this example the instruction operates as follows:

The characteristics of the two numbers are compared. Since the number in storage has a characteristic that is smaller by 2 , it is right-shifted after fetching until the characteristics agree. The two numbers are then added:
\begin{tabular}{lll} 
& \multicolumn{2}{c}{\begin{tabular}{c} 
GUARD \\
DIGIT
\end{tabular}} \\
FPR6: & 43082100 & \\
Shifted number from storage: & 43001234 & 5 \\
\hline Intermediate sum: & 43083334 & 5
\end{tabular}

Because the intermediate sum is unnormalized, it is left-shifted to form the normalized floating-point number \(42833345\left(=83.3345_{16}=131.1_{10}\right)\). This number replaces the high-order portion of fPR6. The low-order portion of FPR6 and the contents of storage locations 2000-2007 are unchanged.

If the long-precision instruction \(A D\) is used, the result in FPR6 will be 4283334560000000 . Note that in this case, the use of the long-precision instruction provides one additional hexadecimal digit of precision.

\section*{Add Unnormalized (AU, AUR, AW, AWR)}

The add unnormalized instructions operate identically to the add normalized instructions, except that the final result is not normalized when add unnormalized is used. For example, using the same operands as in the example for add normalized, when the shortprecision instruction:
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{5}{|c|}{Machine Format} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} \\
\hline op code & \(\mathrm{R}_{1}\) & \(\mathrm{x}_{2}\) & \(\mathrm{B}_{2}\) & D2 & & \\
\hline 7 E & 6 & 0 & D & 000 & AU & 6,0(0,13) \\
\hline
\end{tabular}
is executed, the two numbers are added as follows:
\begin{tabular}{lcc} 
& \multicolumn{3}{c}{} & \multicolumn{1}{c}{\begin{tabular}{c} 
guard \\
Figrt
\end{tabular}} \\
FPR6: & 43082100 & \\
Shifted number from storage: & 43001234 & 5 \\
\hline Sum: & 43083334 & 5
\end{tabular}

The guard digit participates in the addition but is discarded. The unnormalized sum replaces the high-order portion of FPR6.
If the result in fPR6 is converted to a normalized number ( 4283334000000000 ) and is compared to the result in fPr6 when add normalized was used ( 4283334500000000 ), in this case it is apparent that the use of add normalized (with the retention of the guard digit) has preserved some additional significance in the result.

\section*{Compare (CE, CER, CD, CDR)}

Assume that frrt contains 4300000000000000 ( \(=0\) ), and fpr6 contains 35123456789 A BC DE (a positive number). The contents of the two registers are to be compared with the following long-precision instruction:
\begin{tabular}{c|c|c|}
\multicolumn{2}{c}{\begin{tabular}{c} 
Machine Format \\
OP CODE
\end{tabular}} & \(\mathbf{R}_{1}\) \\
\begin{tabular}{|c|c|c|}
\(\mathbf{R}_{2}\)
\end{tabular} & \begin{tabular}{c} 
Assembler Format \\
OP CODE \(\mathbf{R}_{1} \mathbf{R} \mathbf{2}\)
\end{tabular} \\
\hline 29 & 4 & 6 \\
\hline CDR 4,6
\end{tabular}

When this instruction is executed, the number with the smaller characteristic is taken from the register and right-shifted until the two characteristics agree. The shifted contents of FPR6 are 4300000000000000 . Therefore, when the two numbers are compared, the condition code is set to 0 , indicating an equality.
As the above example implies, when floating-point numbers are compared, more than two numbers may compare equally if one of the numbers is unnormalized. For example, the unnormalized floating-point number 4100123456789 A BC compares equally with all numbers of the form 3F 123456789 A BC XX ( X represents any hexadecimal number). When the compare instruction is executed, the X's are shifted right two places and do not participate in the comparison. Note, however, that when two normalized floating-point numbers are compared, the relationship between numbers that compare equally is unique: each digit in one number must be identical to the corresponding digit in the other number.

\section*{Status Switching}

\section*{Supervisor Call (SVC)}

The supervisor call instruction allows a program that is operating in the problem state to switch the CPU to the supervisor state. At the same time, the problem program can make a byte of information available to the supervisor program. For example, the instruction:
Machine Format
OP CODE
\begin{tabular}{|c|c|}
\hline 0 A & \(\mathbf{1}\) \\
\hline
\end{tabular}
\begin{tabular}{c}
\begin{tabular}{c} 
Assembler Format \\
op CODE I
\end{tabular} \\
\hline SVC 1
\end{tabular}
causes a supervisor-call interruption. The byte of information ( \(0000 \mathrm{OOO1}_{2}\) ) is placed in the interruption-
code field of the supervisor call old psw (storage location \(23_{16}\) ), and a new psw is fetched from location \(60_{16}\). The information byte may indicate, for example, that certain conditions encountered during processing require further attention (e.g., the job has been completed and a printout of storage is desired).

\section*{Set Storage Key (SSK)}

Assume that the storage block corresponding to addresses 800 -FFF has bits 11110 set into its storage key (that is, only programs with a protection key of 0 or \(15_{10}\) can store data in this block, but any program can fetch data). Also assume that:
Register 5 contains 0000 0A 60
Register 6 contains 000000 F0
When the instruction:
\begin{tabular}{c|c|c|}
\multicolumn{2}{c}{ Machine Format } & Assembler Format \\
OP CODE & \(\mathbf{R}_{1}\) & \(\mathbf{R}_{2}\) \\
\begin{tabular}{|c|c|cc}
\hline 08 & 6 & 5 & OP CODE \(\mathbf{R 1 R}_{1}\) \\
\hline
\end{tabular}
\end{tabular}
is executed, bits \(8-20\) of register 5 are examined; their value indicates which block of \(2,048_{10}\) bytes is to have its key set:
Register 5 (bits 8-20): 0000000000001
In this case register 5 indicates that the "first" block (addresses \(800-\mathrm{FFF}\) ) is the block being addressed. Note that register 5 will contain all zeros if the block containing addresses \(000-\% \mathrm{FF}\) is being addressed. Also note that it is not necessary for \(\mathrm{R}_{2}\) to contain the exact address of the first byte in the block (i.e., 00000800 ) because only bits \(8-20\) of \(R_{2}\) are examined.

The key setting for the storage block indicated by register 5 is obtained from bits \(24-28\) of register 6:
Register 6 (bits 24-28) 11110
If the fetch protection feature is installed, and it is desired to prevent fetching as well as storing of data in locations \(800-\mathrm{FFF}\), the low-order bit of the storage key must be set to 1 . This bit can be set to 1 if bit 28 of register 6 is set to 1 before the execution of ssk. (The register could contain 000000 F 8 , for example.)

Insert Storage Key (ISK)
Assume that the key of the storage block containing addresses \(800-\mathrm{FFF}\) is to be inspected and that:
Register 5 contains 00000800
Register 6 contains FF FF FF FF
Execution of the instruction:

Machine Format
\begin{tabular}{|c|c|c|}
\hline OP CODE & \multicolumn{1}{c}{\(\mathbf{R}_{1}\)} & \multicolumn{1}{c}{\(\mathbf{R}_{2}\)} \\
\hline 09 & 6 & 5 \\
\hline
\end{tabular}

Assembler Format OP CODE R1R2 ISK 6,5
changes the contents of register 6 to:
111111111111111111111111 MMMM M000, where MMMMM represents the five-bit storage key. Note that the last \(M\) is set to 0 if fetch protection is not installed.

\section*{Test and Set (TS)}

The TEST AND SET instruction can be used to control the sharing of a storage area that is used in common by more than one program. Assume that the convention has been established that when the leftmost bit of an indicator byte is set to 1 , it is a signal to all other programs not to attempt to access the storage area. When a program has finished using the storage area, it can then set the leftmost bit of the indicator byte to 0 , indicating that other programs may now access the area.

For example, assume that register 10 contains the address of the indicator byte ( 00003456 ) and that the indicator byte itself initially contains the bits 00000000 . After the instruction:
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{3}{|l|}{\multirow[t]{2}{*}{Machine Format}} & \multirow[t]{2}{*}{Assembler Format OP CODE D1 \({ }^{131}\)} \\
\hline & & & \\
\hline 93 & A & 000 & TS 0(10) \\
\hline
\end{tabular}
is executed:
The indicator byte (location 3456) contains bits 11111111.
The condition code is set to zero (indicating that the test revealed the leftmost bit of the indicator byte was zero).

Now, assume that starting at storage location 2100 there is a sequence of \(20_{10}\) EBCDIC characters to be translated to USASCI-8:
Locations 2100-2113: JOHNbJONESb257bW.b95

\section*{Also assume:}

Register 12 contains 00002100
Register 15 contains 00001000
As the instruction:

\section*{Machine Format}
\begin{tabular}{|c|c|c|c|c|c|} 
OP CODE & \multicolumn{1}{l}{ L } & B1 & D1 & \multicolumn{1}{c}{ B2 } & D2 \\
\hline DC & 13 & C & 000 & F & 000 \\
\hline
\end{tabular}

Assembler Format
\(\frac{\text { OP CODE } \text { D1 L }_{1} \text { B1 D2 B2 }}{\text { TR } \quad 0(20,12), 0(15)}\)
is executed, the binary value of each argument byte is added to the starting address of the table, and the resulting address is used to fetch a function byte:
Table starting address: 1000
First argument byte (J): D1
Address of function byte: 10D1
Because the table is arranged so that every EbcDic I character is replaced by the corresponding USASCII-8 character, the result is:

\section*{Locations 2100-2113: JOHNbJONESb257bW. 95}

Note: To verify that this example is correct, find in Appendix \(F\) the hexadecimal values for the remaining EbCDIC characters and add them to the starting address of the table (1000). The sums should be the adI dresses within the table of the corresponding USASCII-8 characters.

\section*{Translate and Test (TRT)}

The translate and test instruction is used to scan a data field (the argument bytes) for characters with special meaning. To indicate which characters have special meaning, first set up a table similar to the one used for the translate instruction. (See the preceding example.) Once again the table must be in order by the binary sequence of the code of the argument bytes. This time, however, put zeros in the table to indicate characters without any special meaning and nonzero values to indicate characters with special meaning.
This example deals with EBCDIC characters; the characters with special meaning in the argument field are a selected set of punctuation marks. The translate and test table that follows has been set up accordingly.

Now, assume that starting at storage location 3000 you have the following sequence of \(30_{10}\) EBCDIC characters:
Locations 3000-301D:
bbbbbUNPKbbbbbPROUT(9),WORD(5)

Translate and Test Table


Note: If the character codes in the statement being translated occupy a range smaller than 0016 through FF 16 , a table less than 256 bytes can be used.

\section*{Also assume:}

Register 1 contains 00003000
Register 2 contains 00000000
Register 15 contains 00002000
As the instruction:
Machine Format
OP CODE
\begin{tabular}{|c|c|c|c|c|c|}
\hline L & B1 & D1 & B2 & D2 \\
\hline DD & \(1 D\) & 1 & 000 & F & 000 \\
\hline
\end{tabular}

Assembler Format
OP CODE D1 L B1 D2 \(\mathrm{B}_{2}\)
TRT \(0(30,1), 0(15)\)
is executed, the value of the first argument byte, a blank, is added to the starting address of the table to produce the address of the function byte to be examined:
\begin{tabular}{lr} 
Table starting address & 2000 \\
First argument byte (blank) & 40 \\
\hline Address of function bye & 2040
\end{tabular}
Because zeros were originally placed in storage location 2040, no special action occurs, and the operation continues with the second argument byte. The operation will thus continue until it reaches the symbol ( (left parenthesis) in location 3013. When this symbol is reached, its value is added to the starting address of the table, as usual:
\begin{tabular}{lr} 
Table starting address & 2000 \\
Argument byte (left parenthesis) & 4 D \\
\hline Address of function byte & 204D
\end{tabular}

\section*{Appendix B. Fixed-Point and Two's Complement Notation}

A fixed-point number is a signed value, recorded as a binary integer. It is called fixed point because the programmer determines the fixed positioning of the binary point.

Fixed-point operands may be recorded in halfword ( 16 bits) or word ( 32 bits) lengths. In both lengths, the first bit position (0) holds the sign of the number, with the remaining bit positions (1-15 for halfwords and 1-31 for fullwords) used to designate the magnitude of the number.

Positive fixed-point numbers are represented in true binary form with a zero sign bit. Negative fixed-point numbers are represented in two's complement notation with a one bit in the sign position. In all cases, the bits between the sign bit and the leftmost significant bit of the integer are the same as the sign bit (i.e. all zeros for positive numbers, all ones for negative numbers).

Negative fixed-point numbers are formed in two's complement notation by inverting each bit of the positive binary number and adding one. For example, the true binary form of the decimal value (plus 26 ) is made negative (minus 26) in the following manner:
```

M S S INTEGER
Invert 11111111111100101
Add 1 1
-26 1111111111100110 (Two's complement form)

```

This is equivalent to subtracting the number:
0000000000011010 from 10000000000000000.
The following addition examples illustrate two's complement arithmetic. Only eight bit positions are used. All negative numbers are in two's complement form.
\begin{tabular}{|c|c|c|}
\hline 57 & \(=00111001\) & comments \\
\hline +55
+35 & \(=00100011\) & \\
\hline +92 & \(=01011100\) & \\
\hline +57 & \(=00111001\) & \\
\hline -35 & 11011101 & No overflow \\
\hline +22 & \(=00010110\) & Ignore carry - carry into high order position and carry out. \\
\hline +35 & \(=00100011\) & \\
\hline -57 & 11000111 & \\
\hline -22 & \(=11101010\) & Sign change only; no carry. \\
\hline -57 & \(=11000111\) & \\
\hline -35 & 11011101 & No overflow \\
\hline -92 & \(=10100100\) & Ignore carry - carry into high order position and carry out. \\
\hline -57 & \(=11000111\) & \\
\hline -92 & \(=10100100\) & \\
\hline -149 & \(={ }^{*} 01101011\) & \({ }^{*}\) Overflow - no carry into high order position but carry out. \\
\hline \(+57\) & \(=00111001\) & \\
\hline +92 & \(=01011100\) & \\
\hline 149 & \(={ }^{*} 10010101\) & *Overflow - carry into high order position, no carry out. \\
\hline
\end{tabular}

The following are 16 -bit fixed-point numbers. The first is the largest positive number and the last, the largest negative number.
\begin{tabular}{lrrr}
\multicolumn{2}{c}{ NUMBER } & & DECIMAL \\
\(2^{15}-1\) & \(=\) & 32,767 & \\
\(2^{15}\) & \(=01111111111111111\) \\
\(2^{0}\) & \(=\) & 1 & \(=000000000000001\) \\
0 & \(=\) & 0 & \(=000000000000000\) \\
\(-2^{0}\) & \(=\) & -1 & \(=111111111111111\) \\
\(-2^{15}\) & \(=\) & \(-32,768\) & \(=1000000000000000\)
\end{tabular}

The following are 32 -bit fixed-point numbers. The first is the largest positive number that can be represented by 32 bits, and the last is the largest negative number.


\section*{Appendix C. Floating-Point Arithmetic}

Floating-point arithmetic simplifies programming by automatically maintaining binary point placement (scaling) during computations in which the range of values used vary widely or are unpredictable.

The key to floating-point data representation is the separation of the significant digits of a number from the size (scale) of the number. Thus, the number is expressed as a fraction times a power of 16.
A floating-point number has two associated sets of values. One set represents the significant digits of the number and is called the fraction. The second set specifies the power (exponent) to which 16 is raised and indicates the location of the binary point of the number.

These two numbers (the fraction and exponent) are recorded in a single word or double word.

Since each of these two numbers is signed, some method must be employed to express two signs in an area that provides for a single sign. This is accomplished by having the fraction sign use the sign associated with the word (or double word) and expressing the exponent in excess 64 arithmetic; that is, the exponent is added as a signed number to 64 . The resulting number is called the characteristic. Since 64 uses 7 bits, the characteristic can vary from 0 to 127, permitting the exponent to vary from -64 through 0 to +63 . This provides a decimal range of \(\mathrm{n} \times 10^{75}\) to \(\mathrm{n} \times 10^{-78}\).

Floating-point data in the System/ 360 may be recorded in short or long formats, depending on the precision required. Both formats use a sign bit in bit position 0 , followed by a characteristic in bit positions 1-7. Short-precision floating-point data operands contain the fraction in bit positions 8-31; long-precision operands have the fraction in bit positions 8-63.

\section*{Short-Precision Floating-Point Format}
\begin{tabular}{|l|l|l|}
\hline\(S\) & Characteristic & Fraction \\
\hline 018 & \\
\hline 0 & \\
\hline
\end{tabular}

\section*{Long-Precision Floating-Point Format}
\begin{tabular}{|l|l|l|}
\hline\(S\) & Characteristic & Fraction \\
\hline 018
\end{tabular}

The sign of the fraction is indicated by a zero or one bit in bit position 0 to denote a positive or negative fraction, respectively.

Within a given fraction length ( 24 or 56 bits), a floating-point operation will provide the greatest precision if the fraction is normalized. A fraction is normalized when the high-order digit (bit positions 8, 9,10 and 11) is not zero. It is unnormalized if the high-order digit contains all zeros.

If normalization of the operand is desired, the float-ing-point instructions that provide automatic normalization are used. This automatic normalization is accomplished by left-shifting the fraction (four bits per shift) until a nonzero digit occupies the high-order digit position. The characteristic is reduced by one for each digit shifted.

\section*{Conversion Example}

Convert the decimal number 149.25 to a short-precision floating-point operand. (Appendix E provides tables for conversion of hexadecimal and decimal integers and fractions.)
1. The number is decomposed into a decimal integer and a decimal fraction.
\[
149.25=149 \text { plus } 0.25
\]
2. The decimal integer is converted to its hexaclecimal representation.
\[
149_{10}=95_{10}
\]
3. The decimal fraction is converted to its hexadecimal representation.
\[
0.25_{10}=0.4_{10}
\]
4. Combine the integral and fractional parts and express as a fraction times a power of 16 (exponent).
\[
95.4_{\mathrm{Ia}}=\left(0.954 \times 10^{2}\right)_{1 \mathrm{le}}
\]
5. The characteristic is developed from the exponent and converted to binary.
\[
\begin{aligned}
& \text { base }+ \text { exponent }=\text { characteristic } \\
& 64+2=66=1000010
\end{aligned}
\]
6. The fraction is converted to binary and grouped hexadecimally.
\(.954_{18}=.100101010100\)
7. The characteristic and the fraction are stored in short precision format. The sign position contains the sign of the fraction.
\(\because \begin{array}{ll} & \text { Char } \\ \ddots & 1000010\end{array}\)
Fraction
100101010100000000000000

The following are sample normalized short floatingpoint numbers. The last two numbers represent the smallest and the largest positive normalized numbers.
\begin{tabular}{|c|c|c|c|}
\hline NUMBER & POWERS OF 16 & \(s\) char & FRACTION \\
\hline 1.0 & \(=+1 / 16 \times 161\) & \(=01000001\) & 000100000000000000000000 \\
\hline 0.5 & \(=+8 / 16 \times 16^{0}\) & \(=01000000\) & 100000000000000000000000 \\
\hline 1/64 & \(=+4 / 16 \times 16{ }^{-1}\) & \(=00111111\) & 010000000000000000000000 \\
\hline 0.0 & \(=+0 \times 16-64\) & \(=00000000\) & 000000000000000000000000 \\
\hline -15.0 & \(=-15 / 16 \times 161\) & \(=11000001\) & 111100000000000000000000 \\
\hline \(5.4 \times 10^{-79}\) & = \(+1 / 16 \times 16^{-64}\) & ㅇ000000 & 000100000000000000000000 \\
\hline \(7 \times 10^{75}\) & \(\cong\left(1-16^{-6}\right) \times 16^{63}\) & 哑01111111 & 111111111111111111111111 \\
\hline
\end{tabular}

\section*{Appendix D. Powers of Two Table}


\author{
Appendix E. Hexadecimal Tables
}

The following tables aid in converting hexadecimal values to decimal values, or the reverse.

\section*{Direct Conversion Table}

This table provides direct conversion of decimal and hexadecimal numbers in these ranges:
\begin{tabular}{cc} 
HEXADECIMAL & DECIMAL \\
000 to FFF & 0000 to 4095
\end{tabular}

For numbers outside the range of the table, add the following values to the table figures:
\begin{tabular}{cc} 
HEXADECIMAL & DECIMAL \\
1000 & 4096 \\
2000 & 8192 \\
3000 & 12288 \\
4000 & 16384 \\
5000 & 20480 \\
6000 & 24576 \\
7000 & 28672 \\
8000 & 32768 \\
9000 & 36864 \\
A000 & 40960 \\
B000 & 45056 \\
C000 & 49152 \\
D000 & 53248 \\
E000 & 57344 \\
F000 & 61440
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & A & B & C & D & E & F \\
\hline 00 & 0000 & 0001 & 0002 & 0003 & 0004 & 0005 & 0006 & 0007 & 0008 & 0009 & 0010 & 0011 & 0012 & 0013 & 0014 & 0015 \\
\hline 01 & 0016 & 0017 & 0018 & 0019 & 0020 & 0021 & 0022 & 0023 & 0024 & 0025 & 0026 & 0027 & 0028 & 0029 & 0030 & 0031 \\
\hline 02 & 0032 & 0033 & 0034 & 0035 & 0036 & 0037 & 0038 & 0039 & 0040 & 0041 & 0042 & 0043 & 0044 & 0045 & 0046 & 0047 \\
\hline 03 & 0048 & 0049 & 0050 & 0051 & 0052 & 0053 & 0054 & 0055 & 0056 & 0057 & 0058 & 0059 & 0060 & 0061 & 0062 & 0063 \\
\hline 04 & 0064 & 0065 & 0066 & 0067 & 0068 & 0069 & 0070 & 0071 & 0072 & 0073 & 0074 & 0075 & 0076 & 0077 & 0078 & 0079 \\
\hline 05 & 0080 & 0081 & 0082 & 0083 & 0084 & 0085 & 0086 & 0087 & 0088 & 0089 & 0090 & 0091 & 0092 & 0093 & 0094 & 0095 \\
\hline 06 & 0096 & 0097 & 0098 & 0099 & 0100 & 0101 & 0102 & 0103 & 0104 & 0105 & 0106 & 0107 & 0108 & 0109 & 0110 & 0111 \\
\hline 07- & 0112 & 0113 & 0114 & 0115 & 0116 & 0117 & 0118 & 0119 & 0120 & 0121 & 0122 & 0123 & 0124 & 0125 & 0126 & 0127 \\
\hline 08 & 0128 & 0129 & 0130 & 0131 & 0132 & 0133 & 0134 & 0135 & 0136 & 0137 & 0138 & 0139 & 0140 & 0141 & 0142 & 0143 \\
\hline 09_ & 0144 & 0145 & 0146 & 0147 & 0148 & 0149 & 0150 & 0151 & 0152 & 0153 & 0154 & 0155 & 0156 & 0157 & 0158 & 0159 \\
\hline 0A- & 0160 & 0161 & 0162 & 0163 & 0164 & 0165 & 0166 & 0167 & 0168 & 0169 & 0170 & 0171 & 0172 & 0173 & 0174 & 0175 \\
\hline 0B & 0176 & 0177 & 0178 & 0179 & 0180 & 0181 & 0182 & 0183 & 0184 & 0185 & 0186 & 0187 & 0188 & 0189 & 0190 & 0191 \\
\hline 0C & 0192 & 0193 & 0194 & 0195 & 0196 & 0197 & 0198 & 0199 & 0200 & 0201 & 0202 & 0203 & 0204 & 0205 & 0206 & 0207 \\
\hline 0D & 0208 & 0209 & 0210 & 0211 & 0212 & 0213 & 0214 & 0215 & 0216 & 0217 & 0218 & 0219 & 0220 & 0221 & 0222 & 0223 \\
\hline OE & 0224 & 0225 & 0226 & 0227 & 0228 & 0229 & 0230 & 0231 & 0232 & 0233 & 0234 & 0235 & 0236 & 0237 & 0238 & 0239 \\
\hline OF- & 0240 & 0241 & 0242 & 0243 & 0244 & 0245 & 0246 & 0247 & 0248 & 0249 & 0250 & 0251 & 0252 & 0253 & 0254 & 0255 \\
\hline 10 & 0256 & 0257 & 0258 & 0259 & 0260 & 0261 & 0262 & 0263 & 0264 & 0265 & 0266 & 0267 & 0268 & 0269 & 0270 & 0271 \\
\hline 11 & 0272 & 0273 & 0274 & 0275 & 0276 & 0277 & 0278 & 0279 & 0280 & 0281 & 0282 & 0283 & 0284 & 0285 & 0286 & 0287 \\
\hline 12 & 0288 & 0289 & 0290 & 0291 & 0292 & 0293 & 0294 & 0295 & 0296 & 0297 & 0298 & 0299 & 0300 & 0301 & 0302 & 0303 \\
\hline 13 & 0304 & 0305 & 0306 & 0307 & 0308 & 0309 & 0310 & 0311 & 0312 & 0313 & 0314 & 0315 & 0316 & 0317 & 0318 & 0319 \\
\hline 14 & 0320 & 0321 & 0322 & 0323 & 0324 & 0325 & 0326 & 0327 & 0328 & 0329 & 0330 & 0331 & 0332 & 0333 & 0334 & 0335 \\
\hline 15 & 0336 & 0337 & 0338 & 0339 & 0340 & 0341 & 0342 & 0343 & 0344 & 0345 & 0346 & 0347 & 0348 & 0349 & 0350 & 0351 \\
\hline 16 & 0352 & 0353 & 0354 & 0355 & 0356 & 0357 & 0358 & 0359 & 0360 & 0361 & 0362 & 0363 & 0364 & 0365 & 0366 & 0367 \\
\hline 17 & 0368 & 0369 & 0370 & 0371 & 0372 & 0373 & 0374 & 0375 & 0376 & 0377 & 0378 & 0379 & 0380 & 0381 & 0382 & 0383 \\
\hline 18 & 0384 & 0385 & 0386 & 0387 & 0388 & 0389 & 0390 & 0391 & 0392 & 0393 & 0394 & 0395 & 0396 & 0397 & 0398 & 0399 \\
\hline 19 & 0400 & 0401 & 0402 & 0403 & 0404 & 0405 & 0406 & 0407 & 0408 & 0409 & 0410 & 0411 & 0412 & 0413 & 0414 & 0415 \\
\hline 1 A & 0416 & 0417 & 0418 & 0419 & 0420 & 0421 & 0422 & 0423 & 0424 & 0425 & 0426 & 0427 & 0428 & 0429 & 0430 & 0431 \\
\hline 1B & 0432 & 0433 & 0434 & 0435 & 0436 & 0437 & 0438 & 0439 & 0440 & 0441 & 0442 & 0443 & 0444 & 0445 & 0446 & 0447 \\
\hline 1C & 0448 & 0449 & 0450 & 0451 & 0452 & 0453 & 0454 & 0455 & 0456 & 0457 & 0458 & 0459 & 0460 & 0461 & 0462 & 0463 \\
\hline 1D_ & 0464 & 0465 & 0466 & 0467 & 0468 & 0469 & 0470 & 0471 & 0472 & 0473 & 0474 & 0475 & 0476 & 0477 & 0478 & 0479 \\
\hline 1E- & 0480 & 0481 & 0482 & 0483 & 0484 & 0485 & 0486 & 0487 & 0488 & 0489 & 0490 & 0491 & 0492 & 0493 & 0494 & 0495 \\
\hline \(1 F_{-}\) & 0496 & 0497 & 0498 & 0499 & 0500 & 0501 & 0502 & 0503 & 0504 & 0505 & 0506 & 0507 & 0508 & 0509 & 0510 & 0511 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & A & B & C & D & E & F \\
\hline 20 & 0512 & 0513 & 051 & 051 & 0516 & 0517 & 051 & 0519 & 0520 & 0521 & 05 & 0523 & 0524 & 0525 & 0526 & 27 \\
\hline 21 & 0528 & 0529 & 0530 & 0531 & 0532 & 0533 & 0534 & 0535 & 0536 & 0537 & 0538 & 0539 & 0540 & 0541 & 0542 & 0543 \\
\hline 22 & 0544 & 0545 & 0546 & 0547 & 0548 & 0549 & 0550 & 0551 & 0552 & 0553 & 0554 & 0555 & 0556 & 0557 & 0558 & 0559 \\
\hline 23- & 0560 & 0561 & 0562 & 0563 & 0564 & 0565 & 0588 & 0567 & 0568 & 0569 & 0570 & 0571 & 0572 & 0573 & 0574 & 0575 \\
\hline 24 & 0576 & 0577 & 0578 & 0579 & 0580 & 0581 & 0582 & 0583 & 0584 & 0585 & 0588 & 0587 & 0588 & 0589 & 0590 & 0591 \\
\hline 25 & 0592 & 0593 & 0594 & 0595 & 0596 & 0597 & 0598 & 0599 & 0600 & 0601 & 0602 & 0603 & 0604 & 0605 & 0606 & 0607 \\
\hline 26 & 0808 & 0609 & 0610 & 0611 & 0612 & 0813 & 0614 & 0815 & 0616 & 0617 & 0618 & 0619 & 0620 & 0621 & 0622 & 0623 \\
\hline 27. & 0624 & 0825 & 0626 & 0627 & 0628 & 0829 & 0630 & 0631 & 0632 & 0633 & 0834 & 0635 & 0636 & 0637 & 0638 & 0639 \\
\hline 28 & 0640 & 0641 & 0842 & 0643 & 0644 & 0645 & 0646 & 0647 & 0648 & 0649 & 0650 & 0651 & 0652 & 0653 & 0654 & 0655 \\
\hline 29 & 0656 & 0657 & 0858 & 0659 & 0660 & 0661 & 0862 & 0663 & 0664 & 0665 & 0666 & 0667 & 0668 & 0669 & 0670 & 0671 \\
\hline 2 A & 0672 & 0673 & 0674 & 0675 & 0676 & 0677 & 0878 & 0679 & 0680 & 0681 & 0682 & 0683 & 0684 & 0885 & 0686 & 0687 \\
\hline 2 B - & 0688 & 0689 & 0690 & 0691 & 0692 & 0693 & 0694 & 0695 & 0696 & 0697 & 0698 & 0699 & 0700 & 0701 & 0702 & 0703 \\
\hline 2 C & 0704 & 0705 & 0706 & 0707 & 0708 & 0709 & 0710 & 0711 & 0712 & 0713 & 0714 & 0715 & 0716 & 0717 & 0718 & 0719 \\
\hline 2D & 0720 & 0721 & 0722 & 0723 & 0724 & 0725 & 0726 & 0727 & 0728 & 0729 & 0730 & 0731 & 0732 & 0733 & 0734 & 0735 \\
\hline 2 E & 0736 & 0737 & 0738 & 0739 & 0740 & 0741 & 0742 & 0743 & 0744 & 0745 & 0746 & 0747 & 0748 & 0749 & 0750 & 0751 \\
\hline \(2 \mathrm{~F}_{-}\) & 0752 & 0753 & 0754 & 0755 & 0756 & 0757 & 0758 & 0759 & 0760 & 0761 & 0762 & 0763 & 0764 & 0765 & 0766 & 0767 \\
\hline 30 & 0768 & 0769 & 0770 & 0771 & 0772 & 0773 & 0774 & 0775 & 0778 & 0777 & 0778 & 0779 & 0780 & 0781 & 0782 & 0783 \\
\hline 31 & 0784 & 0785 & 0786 & 0787 & 0788 & 0789 & 0790 & 0791 & 0792 & 0793 & 0794 & 0795 & 0796 & 0797 & 0798 & 0799 \\
\hline 32. & 0800 & 0801 & 0802 & 0803 & 0804 & 0805 & 0806 & 0807 & 0808 & 0809 & 0810 & 0811 & 0812 & 0813 & 0814 & 0815 \\
\hline 33 & 0816 & 0817 & 0818 & 0819 & 0820 & 0821 & 0822 & 0823 & 0824 & 0825 & 0826 & 0827 & 0828 & 0829 & 0830 & 0831 \\
\hline 34 & 0832 & 0833 & 0834 & 0835 & 0836 & 0837 & 0838 & 0839 & 0840 & 0841 & 0842 & 0843 & 0844 & 0845 & 0846 & 0847 \\
\hline 35 & 0848 & 0849 & 0850 & 0851 & 0852 & 0853 & 0854 & 0855 & 0856 & 0857 & 0858 & 0859 & 0860 & 0861 & 0862 & 0863 \\
\hline \({ }^{36}\) & 0864 & 0865 & 0866 & 0867 & 0868 & 0869 & 0870 & 0871 & 0872 & 0873 & 0874 & 0875 & 0876 & 0877 & 0878 & 0879 \\
\hline 37- & 0880 & 0881 & 0882 & 0883 & 0884 & 0885 & 0886 & 0887 & 0888 & 0889 & 0890 & 0891 & 0892 & 0893 & 0894 & 0895 \\
\hline 38 3- & 0896 & 0897 & 0898 & 0899 & 0900 & 0901 & 0902 & 0903 & 0904 & 0905 & 0906 & 0907 & 0908 & 0909 & 0910 & 0911 \\
\hline 39 & 0912 & 0913 & 0914 & 0915 & 0916 & 0917 & 0918 & 0919 & 0920 & 0921 & 0922 & 0923 & 0924 & 0925 & 0926 & 0927 \\
\hline 3 A & 0928 & 0929 & 0930 & 0931 & 0932 & 0933 & 0934 & 0935 & 0936 & 0937 & 0938 & 0939 & 0940 & 0941 & 0942 & 0943 \\
\hline 3B_ & 0944 & 0945 & 0946 & 0947 & 0948 & 0949 & 0950 & 0951 & 0952 & 0953 & 0954 & 0955 & 0956 & 0957 & 0958 & 0959 \\
\hline 3 C & 0960 & 0961 & 0962 & 0963 & 0964 & 0965 & 0966 & 0967 & 0968 & 0969 & 0970 & 0971 & 0972 & 0973 & 0974 & 0975 \\
\hline 3D- & 0976 & 0977 & 0978 & 0979 & 0980 & 0981 & 0982 & 0983 & 0984 & 0985 & 0986 & 0987 & 0988 & 0989 & 0990 & 0991 \\
\hline 3 E & 0992 & 0993 & 0994 & 0995 & 0996 & 0997 & 0998 & 0999 & 1000 & 1001 & 1002 & 1003 & 1004 & 1005 & 1006 & 1007 \\
\hline \(3 \mathrm{~F}_{-}\) & 1008 & 1009 & 1010 & 1011 & 1012 & 1013 & 1014 & 1015 & 1016 & 1017 & 1018 & 1019 & 1020 & 1021 & 1022 & 1023 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & A & B & C & D & E & F \\
\hline 40_ & 1024 & 1025 & 1026 & 1027 & 1028 & 1029 & 1030 & 1031 & 1032 & 1033 & 1034 & 1035 & 1036 & 1037 & 1038 & 1039 \\
\hline 41_ & 1040 & 1041 & 1042 & 1043 & 1044 & 1045 & 1046 & 1047 & 1048 & 1049 & 1050 & 1051 & 1052 & 1053 & 1054 & 1055 \\
\hline 42 & 1056 & 1057 & 1058 & 1059 & 1060 & 1061 & 1062 & 1063 & 1064 & 1065 & 1066 & 1067 & 1068 & 1069 & 1070 & 1071 \\
\hline 43_ & 1072 & 1073 & 1074 & 1075 & 1076 & 1077 & 1078 & 1079 & 1080 & 1081 & 1082 & 1083 & 1084 & 1085 & 1086 & 1087 \\
\hline 44. & 1088 & 1089 & 1090 & 1091 & 1092 & 1093 & 1094 & 1095 & 1096 & 1097 & 1098 & 1099 & 1100 & 1101 & 1102 & 1103 \\
\hline 45 & 1104 & 1105 & 1106 & 1107 & 1108 & 1109 & 1110 & 1111 & 1112 & 1113 & 1114 & 1115 & 1116 & 1117 & 1118 & 1119 \\
\hline 46 & 1120 & 1121 & 1122 & 1123 & 1124 & 1125 & 1126 & 1127 & 1128 & 1129 & 1130 & 1131 & 1132 & 1133 & 1134 & 1135 \\
\hline 47- & 1136 & 1137 & 1138 & 1139 & 1140 & 1141 & 1142 & 1143 & 1144 & 1145 & 1146 & 1147 & 1148 & 1149 & 1150 & 1151 \\
\hline 48 & 1152 & 1153 & 1154 & 1155 & 1156 & 1157 & 1158 & 1159 & 1160 & 1161 & 1162 & 1163 & 1164 & 1165 & 1166 & 1167 \\
\hline 49 & 1168 & 1169 & 1170 & 1171 & 1172 & 1173 & 1174 & 1175 & 1176 & 1177 & 1178 & 1179 & 1180 & 1181 & 1182 & 1183 \\
\hline 4A & 18184 & 1185 & 1186 & 1187 & 1188 & 1189 & 1190 & 1191 & 1192 & 1193 & 1194 & 1195 & 1196 & 1197 & 1198 & 1199 \\
\hline 4B- & 1200 & 1201 & 1202 & 1203 & 1204 & 1205 & 1208 & 1207 & 1208 & 1209 & 1210 & 1211 & 1212 & 1213 & 1214 & 1215 \\
\hline 4C_ & 1216 & 1217 & 1218 & 1219 & 1220 & 1221 & 1222 & 1223 & 1224 & 1225 & 1226 & 1227 & 1228 & 1229 & 1230 & 1231 \\
\hline 4D- & 1232 & 1233 & 1234 & 1235 & 1236 & 1237 & 1238 & 1239 & 1240 & 1241 & 1242 & 1243 & 1244 & 1245 & 1246 & 1247 \\
\hline \(4 \mathrm{E}_{-}\) & 1248 & 1249 & 1250 & 1251 & 1252 & 1253 & 1254 & 1255 & 1256 & 1257 & 1258 & 1259 & 1260 & 1261 & 1262 & 1263 \\
\hline \(4 \mathrm{~F}_{-}\) & 1264 & 1265 & 1266 & 1267 & 1268 & 1269 & 1270 & 1271 & 1272 & 1273 & 1274 & 1275 & 1276 & 1277 & 1278 & 1279 \\
\hline 50 & 1.280 & 1281 & 1282 & 1283 & 1284 & 1285 & 1286 & 1287 & 1288 & 1289 & 1290 & 1291 & 1292 & 1293 & 1294 & 1295 \\
\hline 51 & 1296 & 1297 & 1298 & 1299 & 1300 & 1301 & 1302 & 1303 & 1304 & 1305 & 1306 & 1307 & 1308 & 1309 & 1310 & 1311 \\
\hline 52 & 1312 & 1313 & 1314 & 1315 & 1316 & 1317 & 1318 & 1319 & 1320 & 1321 & 1322 & 1323 & 1324 & 1325 & 1326 & 1327 \\
\hline 53_ & 1328 & 1329 & 1330 & 1331 & 1332 & 1333 & 1334 & 1335 & 1336 & 1337 & 1338 & 1339 & 1340 & 1341 & 1342 & 1343 \\
\hline 54_ & 1344 & 1345 & 1346 & 1347 & 1348 & 1349 & 1350 & 1351 & 1352 & 1353 & 1354 & 1355 & 1356 & 1357 & 1358 & 1359 \\
\hline 55_ & 1360 & 1361 & 1362 & 1363 & 1364 & 1365 & 1366 & 1367 & 1368 & 1369 & 1370 & 1371 & 1372 & 1373 & 1374 & 1375 \\
\hline 56- & 1376 & 1377 & 1378 & 1379 & 1380 & 1381 & 1382 & 1383 & 1384 & 1385 & 1386 & 1387 & 1388 & 1389 & 1390 & 1391 \\
\hline 57- & 139 & 1393 & 1394 & 1395 & 1396 & 1397 & 1398 & 1399 & 1400 & 1401 & 1402 & 1403 & 1404 & 1405 & 1406 & 1407 \\
\hline 58. & 1408 & 1409 & 1410 & 1411 & 1412 & 1413 & 1414 & 1415 & 1416 & 1417 & 1418 & 1419 & 1420 & 1421 & 1422 & 1423 \\
\hline 59_ & 1424 & 1425 & 1426 & 1427 & 1428 & 1429 & 1430 & 1431 & 1432 & 1433 & 1434 & 1435 & 1436 & 1437 & 1438 & 1439 \\
\hline 5A- & 1440 & 1441 & 1442 & 1443 & 1444 & 1445 & 1446 & 1447 & 1448 & 1449 & 1450 & 1451 & 1452 & 1453 & 1454 & 1455 \\
\hline 5B- & 145 & 14 & 14 & 145 & 1460 & 1461 & 1462 & 1463 & 1464 & 1465 & 1466 & 1467 & 1468 & 1469 & 1470 & 1471 \\
\hline \(5 \mathrm{C}_{-}\) & 1472 & 1473 & 1474 & 1475 & 1476 & 1477 & 1478 & 1479 & 1480 & 1481 & 1482 & 1483 & 1484 & 1485 & 1486 & 1487 \\
\hline 5D_ & 1488 & 1489 & 1490 & 1491 & 1492 & 1493 & 1494 & 1495 & 1496 & 1497 & 1498 & 1499 & 1500 & 1501 & 1502 & 1503 \\
\hline \(5 \mathrm{E}_{-}\) & 1504 & 1505 & 1506 & 1507 & 1508 & 1509 & 1510 & 1511 & 1512 & 1513 & 1514 & 1515 & 1516 & 1517 & 1518 & 1519 \\
\hline \(5 \mathrm{~F}_{-}\) & 1520 & 1521 & 1522 & 1523 & 1524 & 1525 & 1526 & 1527 & 1528 & 1529 & 1530 & 1531 & 1532 & 1533 & 1534 & 1535 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & A & B & C & D & E & F \\
\hline 60 & 153 & 1537 & 1538 & 1539 & 1540 & 1541 & 1542 & 1543 & 1544 & 1545 & 1546 & 1547 & 154 & 1549 & 1550 & 1551 \\
\hline 61－ & 1552 & 1553 & 1554 & 1555 & 1556 & 1557 & 1558 & 1559 & 1560 & 1561 & 1562 & 1563 & 1564 & 1565 & 1566 & 1567 \\
\hline 62 & 1568 & 1569 & 1570 & 1571 & 1572 & 1573 & 1574 & 1575 & 1576 & 1577 & 1578 & 1579 & 1580 & 1581 & 1582 & 1583 \\
\hline 63 & 1584 & 1585 & 1586 & 1587 & 1588 & 1589 & 1590 & 1591 & 1592 & 1593 & 1594 & 1595 & 1596 & 1597 & 1598 & 1599 \\
\hline 64 & 1600 & 1601 & 1602 & 1603 & 1604 & 1605 & 1606 & 1607 & 1608 & 1609 & 1610 & 1611 & 1612 & 1613 & 1614 & 1615 \\
\hline 65 & 1816 & 1617 & 1618 & 1619 & 1620 & 1621 & 1622 & 1623 & 1624 & 1625 & 1626 & 1627 & 162 & 182 & 1630 & 1631 \\
\hline 66 & 1632 & 1833 & 1634 & 1635 & 1636 & 1637 & 1638 & 1639 & 1640 & 1641 & 1642 & 1643 & 1644 & 1645 & 1646 & 1647 \\
\hline 67 & 1648 & 1649 & 1650 & 1651 & 1652 & 1653 & 1654 & 1655 & 1658 & 1657 & 1658 & 1659 & 1660 & 1661 & 1662 & 1663 \\
\hline 68 & 1664 & 1665 & 1666 & 1667 & 1668 & 1669 & 1670 & 1671 & 1672 & 1673 & 1674 & 1675 & 1676 & 1677 & 1678 & 1679 \\
\hline 69 & 1680 & 1681 & 1682 & 1683 & 1684 & 1685 & 1686 & 1687 & 1688 & 1689 & 1690 & 1691 & 1692 & 1693 & 1694 & 1695 \\
\hline 6A & 1696 & 1697 & 1698 & 1699 & 1700 & 1701 & 1702 & 1703 & 1704 & 1705 & 1706 & 1707 & 1708 & 1709 & 1710 & 1711 \\
\hline 6 B － & 1712 & 1713 & 1714 & 1715 & 1716 & 1717 & 1718 & 1719 & 1720 & 1721 & 1722 & 1723 & 1724 & 1725 & 1726 & 1727 \\
\hline 6C＿ & 1728 & 1729 & 1730 & 1731 & 1732 & 1733 & 1734 & 1735 & 1736 & 1737 & 1738 & 1739 & 1740 & 1741 & 1742 & 1743 \\
\hline 6D＿ & 1744 & 1745 & 1746 & 1747 & 1748 & 1749 & 1750 & 1751 & 1752 & 1753 & 1754 & 1755 & 1756 & 1757 & 1758 & 1759 \\
\hline \(6 \mathrm{E}_{-}\) & 1760 & 1761 & 1762 & 1763 & 1764 & 1765 & 1766 & 1767 & 1768 & 1769 & 1770 & 1771 & 1772 & 1773 & 1774 & 1775 \\
\hline \({ }^{65}\) & 1776 & 1777 & 1778 & 1779 & 1780 & 1781 & 1782 & 1783 & 1784 & 1785 & 1786 & 1787 & 1788 & 1789 & 1790 & 1791 \\
\hline 70－ & 179 & 179 & 1794 & 1795 & 1796 & 179 & 1798 & 1799 & 1800 & 1801 & 1802 & 1803 & 1804 & 1805 & 1806 & 1807 \\
\hline 71 & 1808 & 1809 & 1810 & 1811 & 1812 & 1813 & 1814 & 1815 & 1816 & 1817 & 1818 & 1819 & 1820 & 1821 & 1822 & 1823 \\
\hline 72 & 1824 & 1825 & 1826 & 1827 & 1828 & 1829 & 1830 & 1831 & 1832 & 1833 & 1834 & 1835 & 1836 & 1837 & 1838 & 1839 \\
\hline 73 & 1840 & 1841 & 1842 & 1843 & 1844 & 1845 & 1846 & 1847 & 1848 & 1849 & 1850 & 1851 & 1852 & 1853 & 1854 & 1855 \\
\hline 74 & 1856 & 1857 & 1858 & 1859 & 1860 & 1861 & 1862 & 1863 & 1864 & 1865 & 1866 & 1867 & 1868 & 1869 & 1870 & 1871 \\
\hline 75 & 1872 & 1873 & 1874 & 1875 & 1876 & 1877 & 1878 & 1879 & 1880 & 1881 & 1882 & 1883 & 1884 & 1885 & 1886 & 1887 \\
\hline 76 & 1888 & 1889 & 1890 & 1891 & 1892 & 1893 & 1894 & 1895 & 1896 & 1897 & 1898 & 1899 & 1900 & 1901 & 1902 & 1903 \\
\hline 77－ & 1904 & 1905 & 1906 & 1907 & 1908 & 1909 & 1910 & 1911 & 1912 & 1913 & 1914 & 1915 & 1916 & 1917 & 1918 & 1919 \\
\hline 78 & 1920 & 1921 & 1922 & 1923 & 1924 & 1925 & 1926 & 1927 & 1928 & 1929 & 1930 & 1931 & 1932 & 1933 & 1934 & 1935 \\
\hline 79 & 1936 & 1937 & 1938 & 1939 & 1940 & 1941 & 1942 & 1943 & 1944 & 1945 & 1946 & 1947 & 1948 & 1949 & 1950 & 1951 \\
\hline \(7 \mathrm{~A}-\) & 1952 & 1953 & 1954 & 1955 & 1956 & 1957 & 1958 & 1959 & 1960 & 1961 & 1962 & 1963 & 1964 & 1965 & 1966 & 1967 \\
\hline 7B＿ & 1968 & 1969 & 1970 & 1971 & 1972 & 1973 & 1974 & 1975 & 1976 & 1977 & 1978 & 1979 & 1980 & 1981 & 1982 & 1983 \\
\hline 7C－ & 1984 & 1985 & 1986 & 1987 & 1988 & 1989 & 1990 & 1991 & 1992 & 1993 & 1994 & 1995 & 1996 & 1997 & 1998 & 1999 \\
\hline 7D－ & 2000 & 2001 & 2002 & 2003 & 2004 & 2005 & 2006 & 2007 & 2008 & 2009 & 2010 & 2011 & 2012 & 2013 & 2014 & 2015 \\
\hline 7 E － & 2016 & 2017 & 2018 & 2019 & 2020 & 2021 & 2022 & 2023 & 2024 & 2025 & 2026 & 2027 & 2028 & 2029 & 2030 & 2031 \\
\hline \(7 \mathrm{~F}_{-}\) & 2032 & 2033 & 2034 & 2035 & 2036 & 2037 & 2038 & 2039 & 2040 & 2041 & 2042 & 2043 & 204 & 204 & 2046 & 2047 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & A & B & C & D & E & F \\
\hline 80 & 2048 & 2049 & 2050 & 2051 & 2052 & 2053 & 2054 & 2055 & 2056 & 2057 & 2058 & 2059 & 2060 & 2061 & 62 & \({ }^{063}\) \\
\hline \({ }_{81}^{81}\) & 2064 & 2065 & 2066 & 2067 & 2068 & 2069 & 20 & \({ }_{2071}^{2071}\) & \({ }_{2072}^{2072}\) & 2073 & 2074 & 2075 & 2076 & & & \\
\hline \({ }_{83}^{82}\) & 2080 & 2081 & \({ }_{2}^{2082}\) & 2083 & 2084 & & \({ }^{2086}\) & 2087 & 2088 & 2089 & 209 & 2091 & 2092 & 2093 & 2094 & 2111 \\
\hline & 21 & 2113 & 2114 & 215 & 2116 & 2117 & 2118 & 2119 & 2120 & 2121 & 2122 & 2123 & 212 & 2125 & 2126 & 127 \\
\hline \({ }_{85}^{84}\) & 2128 & 2129 & 2130 & 15 & 2132 & 2133 & 2134 & 2135 & 2136 & 2137 & 2138 & 2139 & 2140 & 2141 & 2142 & 2143 \\
\hline & & & 2146 & & & 2149 & 2150 & & & & 2154 & & & & & \\
\hline 87 & 216 & 2161 & 2162 & 2163 & 2164 & & & & 218 & 16 & 2170 & 217 & & 173 & 2174 & 175 \\
\hline \({ }^{88}\) & 2176 & 2177 & 2178 & 2179 & 2180 & 2181 & 2182 & \({ }^{2183}\) & 2184 & 2185 & 2186 & 2187 & 2188 & 2189 & 2190 & 2291 \\
\hline 89 & 21 & \({ }_{2209}^{2193}\) & \({ }_{2210}^{219}\) & 2211 & \({ }_{2212}^{2196}\) & \({ }_{2213}^{2197}\) & \({ }_{2214}^{2198}\) & \({ }_{2215}^{2199}\) & 2216 & \({ }_{2217}^{2201}\) & \({ }_{2218}^{2202}\) & \({ }_{2219}^{2203}\) & 2220 & 2221 & 2222 & 2223 \\
\hline 8 B & 2224 & 2225 & 2226 & 2227 & 2228 & 2229 & 2230 & 2231 & 2232 & 2233 & 2234 & 2235 & 223 & 2237 & 2238 & 2239 \\
\hline \(8 \mathrm{C}_{-}\) & 2240 & 2241 & 2242 & 2243 & 2244 & 2245 & 2246 & 2247 & 2248 & 22 & 2250 & 22 & 22 & 2253 & 2254 & 55 \\
\hline & 22 & 2257 & 2258 & 2259 & 22 & 2261 & 226 & 226 & \({ }^{226}\) & 226 & & & & & & \\
\hline \({ }_{8}^{8 \mathrm{~F}}\) & \({ }_{2288}^{2272}\) & \({ }_{2289}^{2273}\) & \({ }_{2290}^{2294}\) & \({ }_{2291}^{2275}\) & 2276 & 2293 & 2294 & 2295 & \({ }_{2296}^{2280}\) & 2297 & \({ }_{2298}^{2282}\) & \({ }_{2299}^{2283}\) & \({ }_{2300}^{2284}\) & 2301 & 2302 & \({ }_{2303}^{2287}\) \\
\hline \(90-\) & 23 & 2305 & 2306 & 2307 & 2308 & 2309 & 2310 & 231 & 2312 & 2313 & 231 & 2315 & 2316 & 2317 & 2318 & 2319 \\
\hline & 2320 & 2321 & 23 & 232 & 2324 & 232 & & 2327 & 232 & 2329 & & 2331 & 2332 & & 退 & \\
\hline \({ }_{93}\) & 2336 & \({ }_{2353}^{2337}\) & 2338 & \({ }^{2339}\) & \({ }^{2340}\) & 2351 & 2358 & 2353 & 2344 & 2395 & \({ }_{2362}^{2346}\) & \({ }_{236}^{234}\) & 退 38 & 2395 & 源 & 2367 \\
\hline 94 & 236 & 2369 & 2370 & 2371 & 2372 & 2373 & 2374 & 2375 & 2376 & 2377 & 2378 & 2379 & 2380 & & & \\
\hline 95 & & & 2386 & & 2388 & 2389 & 2390 & 2391 & 2392 & 2393 & & 2395 & 2396 & 2397 & 格 & 2399 \\
\hline \({ }^{96}\) & & & & & 2404 & & 2406 & 2407 & 2408 & 2409 & & 2411 & 析 & 2413 & 414 & \\
\hline \({ }^{97}\) & 2416 & 2417 & 2418 & 2419 & 2420 & 2421 & 2422 & 2423 & 2424 & 2425 & 24 & 2427 & 2428 & 2429 & 2430 & 1 \\
\hline \({ }_{99}^{98}\) & & 243 & 243 & 2435 & 2436 & 2437 & 2438 & 2439 & 2440 & 2441 & 2442 & 2443 & 244 & 2445 & 2446 & 2447 \\
\hline \({ }_{99}{ }^{\text {a }}\) & 246 & 2465 & 2466 & \({ }_{2467}^{2451}\) & \({ }_{2488}^{2452}\) & \({ }_{2469}^{2453}\) & 470 & \({ }_{2471}^{2455}\) & \({ }_{2472}^{2456}\) & \({ }_{247}^{245}\) & \({ }_{2474}^{2458}\) & 2455 & \({ }_{247}^{246}\) & \({ }_{247}^{2461}\) & \({ }_{2478}^{2462}\) & \({ }_{249}^{2463}\) \\
\hline \(9{ }^{9}\) & 248 & 2481 & 2482 & 2483 & 2484 & 2485 & 2486 & 248 & 2488 & 248 & 2490 & 249 & 2492 & 2493 & 2494 & 2495 \\
\hline \({ }_{9}^{9 \mathrm{C}}\) & \({ }^{2496}\) & 7 & 2498 & \({ }_{2515}^{249}\) & \({ }_{2500}^{250}\) & \({ }_{2501}^{2501}\) & \({ }_{2502}^{250}\) & \({ }_{2519}^{2503}\) & 250 & 2505 & 2520 & 2507 & 2508 & 2509 & 2510 & 2511 \\
\hline \({ }_{96-}\) & 2512 & \({ }^{3}\) & 2531 & \({ }_{2531}^{2515}\) & \({ }_{253}^{2516}\) & 2533 & 2534 & 2519 & \({ }_{253}^{2520}\) & \({ }_{2537}^{2521}\) & \({ }_{2538}^{2522}\) & \({ }_{2539}^{253}\) & \({ }_{2540}^{2524}\) & 2541 & \({ }_{254}^{2526}\) & \\
\hline \({ }_{9} \mathrm{~F}_{-}\) & 2544 & 2545 & 2546 & 2547 & 2548 & & & & & & & & & & & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & A & B & C & D & E & F \\
\hline A0 & 2560 & 2561 & 2562 & 2563 & 2584 & 2565 & 2568 & 2567 & 2568 & 2569 & 2570 & 2571 & 2572 & 2573 & 2574 & 2575 \\
\hline \(\mathrm{Al}^{-}\) & 2576 & 2577 & 2578 & 2579 & 2580 & 2581 & 2582 & 2583 & 2584 & 2585 & 2586 & 2587 & 2588 & 2589 & 2590 & 2591 \\
\hline A 2 & 2592 & 2593 & 2594 & 2595 & 2596 & 2597 & 2598 & 2599 & 2800 & 2601 & 2602 & 2603 & 2604 & 2605 & 2606 & 2607 \\
\hline \(\mathrm{A3}^{-}\) & 2608 & 2609 & 2610 & 2611 & 2612 & 2613 & 2614 & 2615 & 2616 & 2617 & 2618 & 2619 & 2620 & 2621 & 2622 & 2623 \\
\hline A4 & 2624 & 2625 & 2626 & 2627 & 2628 & 2629 & 2630 & 2631 & 2632 & 2633 & 2634 & 2635 & 2636 & 2637 & 2638 & 2639 \\
\hline \(\mathrm{As}_{-}\) & 2640 & 2641 & 2642 & 2643 & 2644 & 2645 & 2846 & 2847 & 2848 & 2649 & 2650 & 2651 & 2652 & 2653 & 2654 & 2655 \\
\hline A6 & 2656 & 2657 & 2658 & 2659 & 2660 & 2661 & 2662 & 2663 & 2664 & 2665 & 2668 & 2667 & 2668 & 2669 & 2670 & 2671 \\
\hline \(\mathrm{A}^{\text {A }}\) & 2672 & 2673 & 2674 & 2675 & 2676 & 2677 & 2678 & 2679 & 2880 & 2681 & 2682 & 2883 & 2684 & 2685 & 2686 & 2887 \\
\hline A8_ & 2688 & 2689 & 2690 & 2691 & 2692 & 2693 & 2694 & 2695 & 2696 & 2697 & 2698 & 2699 & 2700 & 2701 & 2702 & 2703 \\
\hline A9- & 2704 & 2705 & 2706 & 2707 & 2708 & 2709 & 2710 & 2711 & 2712 & 2713 & 2714 & 2715 & 2716 & 2717 & 2718 & 2719 \\
\hline \(\mathrm{AA}^{\text {a }}\) & 2720 & 2721 & 2722 & 2723 & 2724 & 2725 & 2726 & 2727 & 2728 & 2729 & 2730 & 2731 & 2732 & 2733 & 2734 & 2735 \\
\hline \(\mathrm{AB}^{\text {- }}\) & 2736 & 2737 & 2738 & 2739 & 2740 & 2741 & 2742 & 2743 & 2744 & 2745 & 2746 & 2747 & 2748 & 2749 & 2750 & 2751 \\
\hline AC- & 2752 & 2753 & 2754 & 2755 & 2756 & 2757 & 2758 & 2759 & 2760 & 2761 & 2762 & 2763 & 2764 & 2765 & 2768 & 2767 \\
\hline \(\mathrm{AD}_{-}\) & 2768 & 2769 & 2770 & 2771 & 2772 & 2773 & 2774 & 2775 & 2776 & 2777 & 2778 & 2779 & 2780 & 2781 & 2782 & 2783 \\
\hline \(\mathrm{AE}_{-}\) & 2784 & 2785 & 2786 & 2787 & 2788 & 2789 & 2790 & 2791 & 2792 & 2793 & 2794 & 2795 & 2796 & 2797 & 2798 & 2799 \\
\hline \(\mathrm{AF}_{-}\) & 2800 & 2801 & 2802 & 2803 & 2804 & 2805 & 2806 & 2807 & 2808 & 2809 & 2810 & 2811 & 2812 & 2813 & 2814 & 2815 \\
\hline \({ }^{\text {B0 }}\) & 2816 & 2817 & 2818 & 2819 & 2820 & 2821 & 2822 & 2823 & 2824 & 2825 & 2826 & 2827 & 2828 & 2829 & 2830 & 2831 \\
\hline B1 & 2832 & 2833 & 2834 & 2835 & 2836 & 2837 & 2838 & 2839 & 2840 & 2841 & 2842 & 2843 & 2844 & 2845 & 2846 & 2847 \\
\hline B2 & 2848 & 2849 & 2850 & 2851 & 2852 & 2853 & 2854 & 2855 & 2856 & 2857 & 2858 & 2859 & 2860 & 2861 & 2862 & 2863 \\
\hline B3- & 2864 & 2865 & 2866 & 2867 & 2868 & 2869 & 2870 & 2871 & 2872 & 2873 & 2874 & 2875 & 2876 & 2877 & 2878 & 2879 \\
\hline B4- & 2880 & 2881 & 2882 & 2883 & 2884 & 2885 & 2886 & 2887 & 2888 & 2889 & 289 & 2891 & 2892 & 2893 & 2894 & 2895 \\
\hline \({ }^{\text {B5 }}\) & 2896 & 2897 & 2898 & 2899 & 2900 & 2901 & 2902 & 2903 & 2904 & 2905 & 2906 & 2907 & 2908 & 2909 & 2910 & 2911 \\
\hline \({ }^{\text {B6 }}\) & 2912 & 2913 & 2914 & 2915 & 2916 & 2917 & 2918 & 2919 & 2920 & 2921 & 2922 & 2923 & 2924 & 2925 & 2926 & 2927 \\
\hline B7- & 2928 & 2929 & 2930 & 2931 & 2932 & 2933 & 2934 & 2935 & 2936 & 2937 & 2938 & 2939 & 2940 & 2941 & 2942 & 2943 \\
\hline B8 & 2944 & 2945 & 2946 & 2947 & 2948 & 2949 & 2950 & 2951 & 2952 & 2953 & 2954 & 2955 & 2956 & 2957 & 2958 & 2959 \\
\hline \({ }^{\text {B9 }}\) - & 2960 & 2961 & 2962 & 2963 & 2964 & 2965 & 2966 & 2967 & 2968 & 2969 & 2970 & 2971 & 2972 & 2973 & 2974 & 2975 \\
\hline \({ }^{\text {BA }}\) & 2976 & 2977 & 2978 & 2979 & 2980 & 2981 & 2982 & 2983 & 2984 & 2985 & 2986 & 2987 & 2988 & 2989 & 2990 & 2991 \\
\hline BB_- & 2992 & 2993 & 2994 & 2995 & 2996 & 2997 & 2998 & 2999 & 3000 & 3001 & 3002 & 3003 & 3004 & 3005 & 3006 & 3007 \\
\hline \({ }^{\text {BC- }}\) & 3008 & 3009 & 3010 & 3011 & 3012 & 3013 & 3014 & 3015 & 3016 & 3017 & 3018 & 3019 & 3020 & 3021 & 3022 & 3023 \\
\hline \({ }^{\text {BD }}\) - & 3024 & 3025 & 3026 & 3027 & 3028 & 3029 & 3030 & 3031 & 3032 & 3033 & 3034 & 3035 & 3036 & 3037 & 3038 & 3039 \\
\hline \(\mathrm{BE}_{-}\) & 3040 & 3041 & 3042 & 3043 & 3044 & 3045 & 3046 & 3047 & 3048 & 3049 & 3050 & 3051 & 3052 & 3053 & 3054 & 3055 \\
\hline \(\mathrm{BF}_{-}\) & 305 & 3057 & 3058 & & 3060 & 3061 & 3062 & 3063 & 3084 & 3065 & 3066 & 3067 & 3068 & 3069 & 3070 & 3071 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & A & B & C & D & E & F \\
\hline C 0 & 3072 & 3073 & 3074 & 3075 & 3076 & 3077 & 3078 & 3079 & 3080 & 3081 & 3082 & 3083 & 3084 & 3085 & 3086 & 3087 \\
\hline \(\mathrm{Cl}_{1}\) & 3088 & 3089 & 3090 & 3091 & 3092 & 3093 & 3094 & 3095 & 3096 & 3097 & 3098 & 3099 & 3100 & 3101 & 3102 & 3103 \\
\hline C2 & 3104 & 3105 & 3106 & 3107 & 3108 & 3109 & 3110 & 3111 & 3112 & 3113 & 3114 & 3115 & 3116 & 3117 & 3118 & 3119 \\
\hline C3 & 3120 & 3121 & 3122 & 3123 & 3124 & 3125 & 31.26 & 3127 & 3128 & 3129 & 3130 & 3131 & 3132 & 3133 & 3134 & 3135 \\
\hline C4- & 3136 & 3137 & 3138 & 3139 & 3140 & 3141 & 3142 & 3143 & 3144 & 3145 & 3146 & 3147 & 3148 & 3149 & 3150 & 3151 \\
\hline C5 & 3152 & 3153 & 3154 & 3155 & 3156 & 3157 & 3158 & 3159 & 3160 & 3161 & 3162 & 3163 & 3164 & 3165 & 3166 & 3167 \\
\hline C6 & 3168 & 3169 & 3170 & 3171 & 3172 & 3173 & 3174 & 3175 & 3176 & 3177 & 3178 & 3179 & 3180 & 3181 & 3182 & 3183 \\
\hline C7- & 3184 & 3185 & 3186 & 3187 & 3188 & 3189 & 3190 & 3191 & 3192 & 3193 & 3194 & 3195 & 3196 & 3197 & 3198 & 3199 \\
\hline C 8 & 3200 & 3201 & 3202 & 3203 & 3204 & 3205 & 3206 & 3207 & 3208 & 3209 & 3210 & 3211 & 3212 & 3213 & 3214 & 3215 \\
\hline C 9 & 3216 & 3217 & 3218 & 3219 & 3220 & 3221 & 3222 & 3223 & 3224 & 3225 & 3226 & 3227 & 3228 & 3229 & 3230 & 3231 \\
\hline \(\mathrm{CA}^{\text {CB }}\) & 3232 & 3233 & 3234 & 3235 & 3236 & 3237 & 3238 & 3239 & 3240 & 3241 & 3242 & 3243 & 3244 & 3245 & 3246 & 3247 \\
\hline CB & 3248 & 3249 & 3250 & 3251 & 3252 & 3253 & 3254 & 3255 & 3256 & 3257 & 3258 & 3259 & 3260 & 3261 & 3262 & 3263 \\
\hline \(\mathrm{CC}_{-}\) & 3264 & 32 & 3266 & 3267 & 3268 & 3269 & 3270 & 3271 & 3272 & 3273 & 3274 & 3275 & 3276 & 3277 & 3278 & 3279 \\
\hline \(\mathrm{CD}_{-}\) & 3280 & 3281 & 3282 & 3283 & 3284 & 3285 & 3288 & 3287 & 3288 & 3289 & 3290 & 3291 & 3292 & 3293 & 3294 & 3295 \\
\hline \(\mathrm{CE}_{-}\) & 3296 & 3297 & 3298 & 3299 & 3300 & 3301 & 3302 & 3303 & 3304 & 3305 & 3306 & 3307 & 3308 & 3309 & 3310 & 3311 \\
\hline \(\mathrm{CF}_{-}\) & 3312 & 3313 & 3314 & 3315 & 3316 & 3317 & 3318 & 3319 & 3320 & 3321 & 3322 & 3323 & 3324 & 3325 & 3326 & 3327 \\
\hline D0 & 3328 & 3329 & 3330 & 3331 & 3332 & 3333 & 3334 & 3335 & 3336 & 3337 & 333 & 3339 & 3340 & 3341 & 3342 & \\
\hline D1- & 334 & 3345 & 3346 & 3347 & 3348 & 3349 & 3350 & 3351 & 3352 & 3353 & 3354 & 3355 & 3356 & 3357 & 3358 & 3359 \\
\hline D2- & 336 & 3361 & 3362 & 3363 & 3364 & 3365 & 3366 & 3367 & 3368 & 3369 & 3370 & 3371 & 3372 & 3373 & 3374 & 3375 \\
\hline D3 & 3376 & 3377 & 3378 & 3379 & 3380 & 3381 & 3382 & 3383 & 3384 & 3385 & 3386 & 3387 & 3388 & 3389 & 3390 & 3391 \\
\hline D4 & 3392 & 3393 & 3394 & 3395 & 3396 & 3397 & 3398 & 3399 & 3400 & 3401 & 3402 & 3403 & 3404 & 3405 & 3406 & 3407 \\
\hline D5 & 3408 & 3409 & 3410 & 3411 & 3412 & 3413 & 3414 & 3415 & 3416 & 3417 & 3418 & 3419 & 3420 & 3421 & 3422 & 3423 \\
\hline D6 & 3424 & 3425 & 3426 & 3427 & 3428 & 3429 & 3430 & 3431 & 3432 & 3433 & 3434 & 3435 & 3436 & 3437 & 3438 & 3439 \\
\hline D7- & 3440 & 3441 & 3442 & 3443 & 3444 & 3445 & 3446 & 3447 & 3448 & 3449 & 3450 & 3451 & 3452 & 3453 & 3454 & 3455 \\
\hline D8 & 3456 & 3457 & 3458 & 3459 & 3460 & 3461 & 3462 & 3463 & 3464 & 3465 & 3466 & 3467 & 3468 & 3469 & 3470 & 3471 \\
\hline D9- & 3472 & 3473 & 3474 & 3475 & 3476 & 3477 & 3478 & 3479 & 3480 & 3481 & 3482 & 3483 & 3484 & 3485 & 3486 & 3487 \\
\hline \({ }_{\text {DA }}\) & 3488 & 3489 & 3490 & 3491 & 3492 & 3493 & 3494 & 3495 & 3496 & 3497 & 3498 & 3499 & 3500 & 3501 & 3502 & 3503 \\
\hline \(\mathrm{DB}_{-}\) & 3504 & 3505 & 3506 & 3507 & 3508 & 3509 & 3510 & 3511 & 3512 & 3513 & 3514 & 3515 & 3516 & 3517 & 3518 & 3519 \\
\hline DC- & 3520 & 3521 & 3522 & 3523 & 3524 & 3525 & 3526 & 3527 & 3528 & 3529 & 3530 & 3531 & 3532 & 3533 & 3534 & 3535 \\
\hline DD- & 3536 & 3537 & 3538 & 3539 & 3540 & 3541 & 3542 & 3543 & 3544 & 3545 & 3546 & 3547 & 3548 & 3549 & 3550 & 3551 \\
\hline \(\mathrm{DE}_{-}\) & 3552 & 3553 & 3554 & 3555 & 3556 & 3557 & 3558 & 3559 & 3560 & 3561 & 3562 & 3563 & 3564 & 3565 & 3566 & 3567 \\
\hline \(\mathrm{DF}_{-}\) & 3568 & 3569 & 3570 & 3571 & 3572 & 3573 & 3574 & 3575 & 3576 & 3577 & 3578 & 3579 & 3580 & 3581 & 3582 & 3583 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & A & B & C & D & E & F \\
\hline E0_ & 3584 & 3585 & 3586 & 3587 & 3583 & 3589 & 3590 & 3591 & 3592 & 3593 & 3594 & 3595 & 3596 & 3597 & 3598 & 3599 \\
\hline E1- & 3600 & 3601 & 3602 & 3603 & 3604 & 3605 & 3606 & 3607 & 3608 & 3609 & 3610 & 3611 & 3612 & 3613 & 3614 & 3615 \\
\hline E2- & 3616 & 3617 & 3618 & 3619 & 3620 & 3621 & 3622 & 3623 & 3624 & 3625 & 3626 & 3627 & 3628 & 3629 & 3630 & 3631 \\
\hline E3_ & 3632 & 3633 & 3634 & 3635 & 3636 & 3637 & 3638 & 3639 & 3640 & 3641 & 3642 & 3643 & 3644 & 3645 & 3646 & 3647 \\
\hline E4 & 3648 & 3649 & 3650 & 3651 & 3652 & 3653 & 3654 & 3655 & 3656 & 3657 & 3658 & 3659 & 3660 & 3661 & 3662 & 3663 \\
\hline E5 & 3664 & 3665 & 3666 & 3667 & 3668 & 3669 & 3670 & 3671 & 3672 & 3673 & 3674 & 3675 & 3676 & 3677 & 3678 & 3679 \\
\hline E6 & 3680 & 3681 & 3682 & 3683 & 3684 & 3685 & 3686 & 3687 & 3688 & 3689 & 3690 & 3691 & 3692 & 3693 & 3694 & 3695 \\
\hline E7- & 3696 & 3697 & 3698 & 3699 & 3700 & 3701 & 3702 & 3703 & 3704 & 3705 & 3706 & 3707 & 3708 & 3709 & 3710 & 3711 \\
\hline E8 & 3712 & 3713 & 3714 & 3715 & 3716 & 3717 & 3718 & 3719 & 3720 & 3721 & 3722 & 3723 & 3724 & 3725 & 3726 & 3727 \\
\hline E9 & 3728 & 3729 & 3730 & 3731 & 3732 & 3733 & 3734 & 3735 & 3736 & 3737 & 3738 & 3739 & 3740 & 3741 & 3742 & 3743 \\
\hline EA- & 3744 & 3745 & 3746 & 3747 & 3748 & 3749 & 3750 & 3751 & 3752 & 3753 & 3754 & 3755 & 3756 & 3757 & 3758 & 3759 \\
\hline EB- & 3760 & 3761 & 3762 & 3763 & 3764 & 3765 & 3766 & 3767 & 3768 & 3769 & 3770 & 3771 & 3772 & 3773 & 3774 & 3775 \\
\hline EC & 3776 & 3777 & 3778 & 3779 & 3780 & 3781 & 3782 & 3783 & 3784 & 3785 & 3786 & 3787 & 3788 & 3789 & 3790 & 3791 \\
\hline ED_ & 3792 & 3793 & 3794 & 3795 & 3796 & 3797 & 3798 & 3799 & 3800 & 3801 & 3802 & 3803 & 3804 & 3805 & 3806 & 3807 \\
\hline EE & 3808 & 3809 & 3810 & 3811 & 3812 & 3813 & 3814 & 3815 & 3816 & 3817 & 3818 & 3819 & 3820 & 3821 & 3822 & 3823 \\
\hline EF- & 3824 & 3825 & 3826 & 3827 & 3828 & 3829 & 3830 & 3831 & 3832 & 3833 & 3834 & 3835 & 3836 & 3837 & 3838 & 3839 \\
\hline F0_ & 3840 & 3841 & 3842 & 3843 & 3844 & 3845 & 3846 & 3847 & 3848 & 3849 & 3850 & 3851 & 3852 & 3853 & 3854 & 3855 \\
\hline F1- & 3856 & 3857 & 3858 & 3859 & 3860 & 3861 & 3862 & 3863 & 3864 & 3865 & 3866 & 3867 & 3868 & 3869 & 3870 & 3871 \\
\hline F2- & 3872 & 3873 & 3874 & 3875 & 3876 & 3877 & 3878 & 3879 & 3880 & 3881 & 3882 & 3883 & 3884 & 3885 & 3886 & 3887 \\
\hline F3- & 3888 & 3889 & 3890 & 91 & 3892 & 3893 & 3894 & 3895 & 3896 & 3897 & 3898 & 3899 & 3900 & 3901 & 3902 & 3903 \\
\hline F4 & 3904 & 3905 & 3906 & 3907 & 3908 & 3909 & 3910 & 3911 & 3912 & 3913 & 3914 & 3915 & 3916 & 3917 & 3918 & 3919 \\
\hline F5 & 3920 & 3921 & 3922 & 3923 & 3924 & 3925 & 3926 & 3927 & 3928 & 3929 & 3930 & 3931 & 3932 & 3933 & 3934 & 3935 \\
\hline F6. & 3936 & 3937 & 3938 & 3939 & 3940 & 3941 & 3942 & 3943 & 3944 & 3945 & 3946 & 3947 & 3948 & 3949 & 3950 & 3951 \\
\hline F7- & 39 & 39 & 395 & 3955 & 3956 & 3957 & 395 & 3959 & 396 & 3961 & 39 & 396 & 396 & 3965 & 3966 & 3967 \\
\hline F8 & 3968 & 3969 & 3970 & 3971 & 3972 & 3973 & 3974 & 3975 & 3976 & 3977 & 3978 & 3979 & 3980 & 3981 & 3982 & 3983 \\
\hline F9 & 3984 & 3985 & 3986 & 3987 & 3988 & 3989 & 3990 & 3991 & 3992 & 3993 & 3994 & 3995 & 3996 & 3997 & 3998 & 3999 \\
\hline FA & 4000 & 4001 & 4002 & 4003 & 4004 & 4005 & 4006 & 4007 & 4008 & 4009 & 4010 & 4011 & 4012 & 4013 & 4014 & 4015 \\
\hline \(\mathrm{FB}_{-}\) & 4016 & 4017 & 4018 & 4019 & 4020 & 4021 & 4022 & 402 & 4024 & 4025 & 4026 & 4027 & 4028 & 4029 & 4030 & 4031 \\
\hline \(\mathrm{FC}_{-}\) & 4032 & 4033 & 4034 & 4035 & 4036 & 4037 & 4038 & 4039 & 4040 & 4041 & 4042 & 4043 & 4044 & 4045 & 4046 & 4047 \\
\hline FD_ & 4048 & 4049 & 4050 & 4051 & 4052 & 4053 & 4054 & 4055 & 4056 & 4057 & 4058 & 4059 & 4060 & 4061 & 4062 & 4063 \\
\hline FE & 4064 & 4065 & 4066 & 4067 & 4068 & 4069 & 4070 & 4071 & 4072 & 4073 & 4074 & 4075 & 4076 & 4077 & 4078 & 4079 \\
\hline FF- & 4080 & 4081 & 4082 & 4083 & 4084 & 4085 & 4086 & 4087 & 4088 & 4089 & 4090 & 4091 & 4092 & 4093 & 4094 & 4095 \\
\hline
\end{tabular}

Hexadecimal and Decimal Integer Conversion Table
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{8}{|c|}{HALFWORD} & \multicolumn{8}{|c|}{HALFWORD} \\
\hline \multicolumn{4}{|c|}{BYTE} & \multicolumn{4}{|c|}{BYTE} & \multicolumn{4}{|c|}{BYTE} & \multicolumn{4}{|c|}{. BYTE} \\
\hline \multicolumn{2}{|l|}{BITS: 0123} & \multicolumn{2}{|r|}{4567} & \multicolumn{2}{|r|}{0123} & \multicolumn{2}{|r|}{4567} & \multicolumn{2}{|r|}{0123} & \multicolumn{2}{|r|}{4567} & \multicolumn{2}{|r|}{0123} & \multicolumn{2}{|r|}{4567} \\
\hline Hex & Decimal & Hex & Decimal & Hex & Decimal & Hex & Decimal & Hex & Decimal & Hex & Decimal & Hex & Decimal & Hex & Decimal \\
\hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1) \\
\hline 1 & 258,435,456 & 1 & 16,777,216 & 1 & 1,048,576 & 1 & 65,536 & 1 & 4,096 & 1 & 256 & 1 & 16 & 1 & 1 \\
\hline 2 & 538, 870,912 & 2 & 33,554,432 & 2 & 2,097,152 & 2 & 131,072 & 2 & 8,192 & 2 & 512 & 2 & 32 & 2 & 2 \\
\hline 3 & 105,306,368 & 3 & 50,331,648 & 3 & 3,145,728 & 3 & 196,608 & 3 & 12,288 & 3 & 768 & 3 & 48 & 3 & 3 \\
\hline 4 & 1,073,741,824 & 4 & 67,108,864 & 4 & 4,194,304 & 4 & -262,144 & 4 & 16,384 & 4 & 1,024 & 4 & 64 & 4 & 4 \\
\hline 5 & 1,342,177,280 & 5 & 83,886,080 & 5 & 5,242,880 & 5 & 327,680 & 5 & 20,480 & 5 & 1,280 & 5 & 80 & 5 & 5 \\
\hline 6 & 1,610,612,736 & 6 & 100,663,296 & 6 & 6,291,456 & 6 & 393,216 & 6 & 24,576 & 6 & 1,536 & 6 & 96 & 6 & 6 \\
\hline 7 & 1,879,048,192 & 7 & 117,440,512 & 7 & 7,340,032 & 7 & 458,752 & 7 & 28,672 & 7 & 1,792 & 7 & 112 & 7 & 7 \\
\hline 8 & 2,147,483,648 & 8 & 134,217,728 & 8 & 8,388,608 & 8 & 524,288 & 8 & 32,768 & 8 & 2,048 & 8 & 128 & 8 & 8 \\
\hline 9 & 2,415,919,104 & 9 & 150,994,944 & 9 & 9,437,184 & 9 & 589,824 & 9 & 36,864 & 9 & 2,304 & 9 & 144 & 9 & 9 \\
\hline A & 2,684,354,560 & A & 167,772,160 & A & 10,485,760 & A & 655,360 & A & 40,960 & A & 2,560 & A & 160 & A & 10 \\
\hline B & 2,952,790,016 & B & 184,549,376 & B & 11,534,336 & B & 720,896 & B & 45,056 & B & 2,816 & B & 176 & B & 11 \\
\hline C & 3,221,225,472 & C & 201,326,592 & C & 12,582,912 & C & 786,432 & C & 49,152 & C & 3,072 & C & 192 & C & 12 \\
\hline D & 3,489,660,928 & D & 218,103,808 & D & 13,631,488 & D & 851,968 & D & 53,248 & D & 3,328 & D & 208 & D & 13 \\
\hline E & 3,758,096,384 & E & 234,881,024 & E & 14,680,064 & E & 917,504 & E & 57,344 & E & 3,584 & E & 224 & E & 14 \\
\hline F & 4,026,531,840 & F & 251,658,240 & F & 15,728,640 & F & 983,040 & F & 61,440 & F & 3,840 & F & 240 & F & 15 \\
\hline & 8 & & 7 & & 6 & & 5 & & 4 & & 3 & & 2 & & 1 \\
\hline
\end{tabular}

\section*{TO CONVERT HEXADECIMAL TO DECIMAL}
1. Locate the column of decimal numbers corresponding to the left-most digit or letter of the hexadecimal; select from this column and record the number that corresponds to the position of the hexadecimal digit or letter.
2. Repeat step 1 for the next (second from the left) position.
3. Repeat step 1 for the units (third from the left) position.
4. Add the numbers selected from the table to form the decimal number.

\section*{TO CONVERT DECIMAL TO HEXADECIMAL}
1. (a) Select from the table the highest decimal number that is equal to or less than the number to be converted.
(b) Record the hexadecimal of the column containing the selected number.
(c) Subfract the selected decimal from the number to be converted.
2. Using the remainder from step 1 (c) repeat all of step 1 to develop the second position of the hexadecimal (and a remainder).
3. Using the remainder from step 2 repeat all of step 1 to develop the units position of the hexadecimal.
4. Combine terms to form the hexadecimal number.
\begin{tabular}{|lr|}
\hline \multicolumn{2}{|c|}{ EXAMPLE } \\
\begin{tabular}{l} 
Conversion of \\
Hexadecimal Value
\end{tabular} & D34 \\
1. D & 3328 \\
2. 3 & 48 \\
3. 4 & -4 \\
4. Decimal & 3380 \\
\hline
\end{tabular}
\begin{tabular}{|lr|}
\hline \multicolumn{2}{|c|}{ EXAMPLE } \\
\begin{tabular}{l} 
Conversion of \\
Decimal Value
\end{tabular} & 3380 \\
1. D & \(\frac{-3328}{52}\) \\
2.3 & \(\frac{-48}{4}\) \\
3. 4 & -4 \\
4. Hexadecimal & D34 \\
\hline
\end{tabular}

To convert infeger numbers greater than the capacity of table, use the techniques below:

\section*{HEXADECIMAL TO DECIMAL}

Successive cumulative multiplication from left to right, adding units position.
Example: \begin{tabular}{rl}
\(D 34_{16}=3380_{10} \quad D\) & \(=\)\begin{tabular}{r}
13 \\
\(\frac{x 16}{208}\) \\
3
\end{tabular} \\
\(=\frac{+3}{211}\) \\
\(\times 16\) \\
3376 \\
4 & \(=\frac{+4}{3380}\)
\end{tabular}

\section*{DECIMAL TO HEXADECIMAL}

Divide and collect the remainder in reverse order.
Example: \(\quad 3380_{10}=X_{16}\)


\section*{POWERS OF 16 TABLE}

Example: \(268,435,456_{10}=\left(2.68435456 \times 10^{8}\right)_{10}=10000000_{16}=\left(10^{7}\right)_{16}\)


Hexadecimal and Decimal Fraction Conversion Table
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{14}{|c|}{HALFWORD} \\
\hline \multicolumn{5}{|c|}{BYTE} & \multicolumn{9}{|c|}{BYTE} \\
\hline BITS & 0123 & \multicolumn{3}{|c|}{4567} & \multicolumn{4}{|c|}{0123} & \multicolumn{5}{|c|}{4567} \\
\hline Hex & Decimal & Hex & \multicolumn{2}{|c|}{Decimal} & Hex & \multicolumn{3}{|c|}{Decimal} & Hex & \multicolumn{4}{|c|}{Decimal Equivalent} \\
\hline . 0 & . 0000 & . 00 & . 0000 & 0000 & . 000 & . 0000 & 0000 & 0000 & . 0000 & . 0000 & 0000 & 0000 & 0000 \\
\hline . 1 & . 0625 & . 01 & . 0039 & 0625 & . 001 & . 0002 & 4414 & 0625 & . 0001 & . 0000 & 1525 & 8789 & 0625 \\
\hline . 2 & . 1250 & . 02 & . 0078 & 1250 & . 002 & . 0004 & 8828 & 1250 & . 0002 & . 0000 & 3051 & 7578 & 1250 \\
\hline . 3 & . 1875 & . 03 & . 0117 & 1875 & . 003 & . 0007 & 3242 & 1875 & . 0003 & . 0000 & 4577 & 6367 & 1875 \\
\hline . 4 & . 2500 & . 04 & . 0156 & 2500 & . 004 & . 0009 & 7656 & 2500 & . 0004 & . 0000 & 6103 & 5156 & 2500 \\
\hline . 5 & . 3125 & . 05 & . 0195 & 3125 & . 005 & . 0012 & 2070 & 3125 & . 0005 & . 0000 & 7629 & 3945 & 3125 \\
\hline . 6 & . 3750 & . 06 & . 0234 & 3750 & . 006 & . 0014 & 6484 & 3750 & . 0006 & . 0000 & 9155 & 2734 & 3750 \\
\hline . 7 & . 4375 & . 07 & . 0273 & 4375 & . 007 & . 0017 & 0898 & 4375 & . 0007 & . 0001 & 0681 & 1523 & 4375 \\
\hline . 8 & . 5000 & . 08 & . 0312 & 5000 & . 008 & . 0019 & 5312 & 5000 & . 0008 & . 0001 & 2207 & 0312 & 5000 \\
\hline . 9 & . 5625 & . 09 & . 0351 & 5625 & . 009 & . 0021 & 9726 & 5625 & . 0009 & . 0001 & 3732 & 9101 & 5625 \\
\hline . A & . 6250 & . 0A & . 0390 & 6250 & . 00 A & . 0024 & 4140 & 6250 & . 000 A & . 0001 & 5258 & 7890 & 6250 \\
\hline . B & . 6875 & . OB & . 0429 & 6875 & . 00 B & . 0026 & 8554 & 6875 & . 0000 B & . 0001 & 6784 & 6679 & 6875 \\
\hline . C & . 7500 & . 0 C & . 0468 & 7500 & . 00 C & . 0029 & 2968 & 7500 & . 000 C & . 0001 & 8310 & 5468 & 7500 \\
\hline . D & . 8125 & . 0 D & . 0507 & 8125 & . 000 D & . 0031 & 7382 & 8125 & . 000 D & . 0001 & 9836 & 4257 & 8125 \\
\hline . E & . 8750 & . OE & . 0546 & 8750 & . 000 E & . 0034 & 1796 & 8750 & . 0000 E & . 0002 & 1362 & 3046 & 8750 \\
\hline . F & . 9375 & . OF & . 0585 & 9375 & . 00 F & . 0036 & 6210 & 9375 & . 000 F & . 0002 & 2888 & 1835 & 9375 \\
\hline \multicolumn{2}{|c|}{1} & \multicolumn{3}{|c|}{2} & \multicolumn{4}{|c|}{3} & \multicolumn{5}{|c|}{- 4} \\
\hline
\end{tabular}

\section*{TO CONVERT . ABC HEXADECIMAL TO DECIMAL}

Find . A in position 1 . 6250
Find .OB in position 2 . 04296875
Find . 00 C in position 3 . 002929687500 .ABC Hex is equal to . 670898437500

TO CONVERT . 13 DECIMAL TO HEXADECIMAL


To convert fractions beyond the capacity of table, use techniques below:

\section*{HEXADECIMAL FRACTION TO DECIMAL}

Convert the hexadecimal fraction to its decimal equivalent using the same technique as for integer numbers. Divide the results by \(16^{n}\) ( n is the number of fraction positions).
Example: \(.8 A 7=.540771_{10}\)
\begin{tabular}{llr}
\(8 A 7_{16}\) & \(=221510\) & .540771 \\
\(16^{3}\) & \(=4096\) & \(4 0 9 6 \longdiv { 2 2 1 5 . 0 0 0 0 0 0 }\)
\end{tabular}

DECIMAL FRACTION TO HEXADECIMAL
Collect integer parts of product in the order of calculation.
Example: \(.5408_{10}=.8 \mathrm{~A} 7_{16}\)
. 5408


Example: \(6+2=8,8-2=6\), and \(8-6=2\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & A & B & C & D & E & F \\
\hline 1 & 02 & 03 & 04 & 05 & 06 & 07 & 08 & 09 & OA & OB & \(0 C\) & OD & OE & OF & 10 \\
\hline 2 & 03 & 04 & 05 & 06 & 07 & 08 & 09 & OA & OB & \(0 C\) & OD & OE & OF & 10 & 11 \\
\hline 3 & 04 & 05 & 06 & 07 & 08 & 09 & OA & OB & 0 C & OD & OE & OF & 10 & 11 & 12 \\
\hline 4 & 05 & 06 & 07 & 08 & 09 & OA & OB & \(0 C\) & OD & OE & OF & 10 & 11 & 12 & 13 \\
\hline 5 & 06 & 07 & 08 & 09 & OA & OB & 0 C & OD & OE & OF & 10 & 11 & 12 & 13 & 14 \\
\hline 6 & 07 & 08 & 09 & OA & OB & 0 C & OD & OE & OF & 10 & 11 & 12 & 13 & 14 & 15 \\
\hline 7 & 08 & 09 & OA & OB & OC & OD & OE & OF & 10 & 11 & 12 & 13 & 14 & 15 & 16 \\
\hline 8 & 09 & OA & OB & 0 C & OD & OE & OF & 10 & 11 & 12 & 13 & 14 & 15 & 16 & 17 \\
\hline 9 & OA & OB & OC & OD & OE & OF & 10 & 11 & 12 & 13 & 14 & 15 & 16 & 17 & 18 \\
\hline A & OB & 0 C & OD & OE & OF & 10 & 11 & 12 & 13 & 14 & 15 & 16 & 17 & 18 & 19 \\
\hline B & 0 C & OD & OE & OF & 10 & 11 & 12 & 13 & 14 & 15 & 16 & 17 & 18 & 19 & 1A \\
\hline C & OD & OE & OF & 10 & 11 & 12 & 13 & 14 & 15 & 16 & 17 & 18 & 19 & 1A & 1B \\
\hline D & OE & OF & 10 & 11 & 12 & 13 & 14 & 15 & 16 & 17 & 18 & 19 & 1A & 1B & IC \\
\hline E & OF & 10 & 11 & 12 & 13 & 14 & 15 & 16 & 17 & 18 & 19 & 1A & 1B & 1 C & 10 \\
\hline F & 10 & 11 & 12 & 13 & 14 & 15 & 16 & 17 & 18 & 19 & IA & 1B & 1 C & 1D & 1E \\
\hline
\end{tabular}

\section*{Hexadecimal Multiplication Table}

Example: \(2 \times 4=08, F \times 2=1 E\)
\begin{tabular}{l|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|} 
& 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & \(A\) & \(B\) & \(C\) & \(D\) & \(E\) & \(F\) \\
\hline 1 & 01 & 02 & 03 & 04 & 05 & 06 & 07 & 08 & 09 & \(0 A\) & \(0 B\) & \(0 C\) & \(0 D\) & \(0 E\) & \(0 F\) \\
\hline 2 & 02 & 04 & 06 & 08 & \(0 A\) & \(0 C\) & \(0 E\) & 10 & 12 & 14 & 16 & 18 & \(1 A\) & \(1 C\) & \(1 E\) \\
\hline 3 & 03 & 06 & 09 & \(0 C\) & \(0 F\) & 12 & 15 & 18 & \(1 B\) & \(1 E\) & 21 & 24 & 27 & \(2 A\) & \(2 D\) \\
\hline 4 & 04 & 08 & \(0 C\) & 10 & 14 & 18 & \(1 C\) & 20 & 24 & 28 & \(2 C\) & 30 & 34 & 38 & \(3 C\) \\
\hline 5 & 05 & \(0 A\) & \(0 F\) & 14 & 19 & \(1 E\) & 23 & 28 & \(2 D\) & 32 & 37 & \(3 C\) & 41 & 46 & \(4 B\) \\
\hline 6 & 06 & \(0 C\) & 12 & 18 & \(1 E\) & 24 & \(2 A\) & 30 & 36 & \(3 C\) & 42 & 48 & \(4 E\) & 54 & \(5 A\) \\
\hline 7 & 07 & \(0 E\) & 15 & \(1 C\) & 23 & \(2 A\) & 31 & 38 & \(3 F\) & 46 & \(4 D\) & 54 & \(5 B\) & 62 & 69 \\
\hline 8 & 08 & 10 & 18 & 20 & 28 & 30 & 38 & 40 & 48 & 50 & 58 & 60 & 68 & 70 & 78 \\
\hline 9 & 09 & 12 & \(1 B\) & 24 & \(2 D\) & 36 & \(3 F\) & 48 & 51 & \(5 A\) & 63 & \(6 C\) & 75 & \(7 E\) & 87 \\
\hline\(A\) & \(0 A\) & 14 & \(1 E\) & 28 & 32 & \(3 C\) & 46 & 50 & \(5 A\) & 64 & \(6 E\) & 78 & 82 & \(8 C\) & 96 \\
\hline\(B\) & \(0 B\) & 16 & 21 & \(2 C\) & 37 & 42 & \(4 D\) & 58 & 63 & \(6 E\) & 79 & 84 & \(8 F\) & \(9 A\) & \(A 5\) \\
\hline\(C\) & \(0 C\) & 18 & 24 & 30 & \(3 C\) & 48 & 54 & 60 & \(6 C\) & 78 & 84 & 90 & \(9 C\) & \(A 8\) & \(B 4\) \\
\hline\(D\) & \(0 D\) & \(1 A\) & 27 & 34 & 41 & \(4 E\) & \(5 B\) & 68 & 75 & 82 & \(8 F\) & \(9 C\) & \(A 9\) & \(B 6\) & \(C 3\) \\
\hline E & \(0 E\) & \(1 C\) & \(2 A\) & 38 & 46 & 54 & 62 & 70 & \(7 E\) & \(8 C\) & \(9 A\) & \(A 8\) & \(B 6\) & \(C 4\) & \(D 2\) \\
\hline F & \(0 F\) & \(1 E\) & \(2 D\) & \(3 C\) & \(4 B\) & \(5 A\) & 69 & 78 & 87 & 96 & \(A 5\) & \(B 4\) & \(C 3\) & \(D 2\) & \(E 1\) \\
\hline
\end{tabular}

\section*{- Appendix F. USASCII-8 and EBCDIC Charts}

Charts and supporting text appear on the following pages.

\section*{Code Structures}

Both usascin-8 and ebcdic provide for 256 possible characters. Each character is composed of eight bits (one byte), and each bit position is assigned a number. The bit positions are numbered as follows:


USA Standard Code for Information Interchange
(USASCII) Embedded in USASCII-8
The seven-bit usAscir has its bits numbered as follows:


The seven-bit USASCII can be extended to eight bits and embedded in USASCII-8 as follows:
\begin{tabular}{|c|c|}
\hline & 1 - 1 - 1 \\
\hline USASCII & \(\mathrm{b}_{7} \mathrm{~b}_{6} \mathrm{~b}_{7} \mathrm{~b}_{5} \mathrm{~b}_{4} \mathrm{~b}_{3} \mathrm{~b}_{2} \mathrm{~b}_{1}\) \\
\hline USASCII-8 & \(\begin{array}{lllllllll}8 & 7 & 6 & 5 & 4 & 3 & 2 & 1\end{array}\) \\
\hline
\end{tabular}

The 256 -position table at the right, outlined by the heavy black lines, shows the graphic characters and control character representations for uSASCII-8. The bit-position numbers, bit patterns, and hexadecimal representations for these and other possible usascir-8 characters are also shown.

(1) In the event that IBM equipment implementing USASCII-8 is provided, the graphic \(\mid\) (Loglcal OR) will be used instead of I (Exclamation Point).
(2) In the event that IBM equipment implementing USASCII-8 is provided, the graphic \(\neg\) (Logical NOT) will be used instead of \(\wedge\) (Circumflex).

Note: Current activities in committees under the auspices of the United States of America Standards Institute may result in changes to the characters and/or structure of the eight-bit representation of USASCII devised by the Institute. Such changes may cause the eight-bit representation of USASCII implemented in System/360 (USASCII-8) to be different from a future USA Standard. Since a difference of this nature may eventually lead to a modification of System \(/ 360\), it is recommended that users avoid: (1) operation with PSW bit 12 set to 1 , and (2) the use of any sign codes in decimal data other than those preferred for EBCDIC.

Control Character Representations
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline NUL & Null & DLE & Data Link Escape (CC) & SP & Space & \(<\) & Less Than \\
\hline SOH & Start of Heading (CC) & DC1 & Device Control 1 & \(!\) & Exclamation Point & \(=\) & Equals \\
\hline STX & Start of Text (CC) & DC2 & Device Control 2 & 1 & Logical OR & > & Greater Than \\
\hline ETX & End of Text (CC) & DC3 & Device Control 3 & " & Quotation Marks & ? & Question Mark \\
\hline EOT & End of Transmission (CC) & DC4 & Device Control 4 & \# & Number Sign & @ & Commercial At \\
\hline ENQ & Enquiry (CC) & NAK & Negative Acknowledge (CC) & \$ & Dollar Sign & [ & Opening Bracket \\
\hline ACK & Acknowledge (CC) & SYN & Synchronous Idle (CC) & \% & Percent & 1 & Reverse Slant \\
\hline BEL & Bell & ETB & End of Transmission Block (CC) & \& & Ampersand & ] & Closing Bracket \\
\hline BS & Backspace (FE) & CAN & Cancel & 1 & Apostrophe & \(\wedge\) & Circumflex \\
\hline HT & Horizontal Tabulation (FE) & EM & End of Medium & ( & Opening Parenthesis & 7 & Logical NOT \\
\hline LF & Line Feed (FE) & SUB & Substitute & , & Closing Parenthesis & - & Underline \\
\hline VT & Vertical Tabulation (FE) & ESC & Escape & * & Asterisk & \(\checkmark\) & Grave Accent \\
\hline FF & Form Feed (FE) & FS & File Separator (IS) & \(+\) & Plus & 1 & Opening Brace \\
\hline CR & Carriage Retum (FE) & GS & Group Separator (IS) & , & Comma & 1 & Vertical Line (This graphic is \\
\hline SO & Shift Out & RS & Record Separator (IS) & - & Hyphen (Minus) & & stylized to distinguish it from \\
\hline SI & Shift In & US & Unit Separator (IS) & & Period (Decimal Point) & & Logical OR) \\
\hline & & DEL & Delete & / & Slant & ) & Closing Brace \\
\hline (CC) & Communication Control & & & : & Colon & \(\sim\) & Tilde \\
\hline (FE) & Format Effector & & & ; & Semicolon & & \\
\hline (IS) & Information Separator & & & & & & \\
\hline
\end{tabular}

\section*{Extended Binary-Coded-Decimal Interchange Code (EBCDIC)}

The 256 -position table at the right, outlined by the heavy black lines, shows the graphic characters and control character representations for ebcdrc. The bitposition numbers, bit patterns, hexadecimal representations and card hole patterns for these and other possible ebcicic characters are also shown.

To find the card hole patterns for most characters, partition the 256 -position table into four blocks as follows:
\begin{tabular}{|l|l|}
\hline 1 & 3 \\
\cline { 1 - 1 } 2 & 4 \\
\hline
\end{tabular}

Block 1: Zone punches at top of table; digit punches at left
Block 2: Zone punches at bottom of table; digit punches at left
Block 3: Zone punches at top of table; digit punches at right
Block 4: Zone punches at bottom of table; digit punches at right
Fifteen positions in the table are exceptions to the above arrangement. These positions are indicated by small numbers in the upper right corners of their boxes in the table. The card hole patterns for these positions are given at the bottom of the table. Bit-position numbers, bit patterns, and hexadecimal representations for these positions are found in the usual manner.

Following are some examples of the use of the EbCDIC chart:
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Character} & \multirow[t]{2}{*}{Type} & \multirow[t]{2}{*}{Bit Pattern} & \multirow[t]{2}{*}{Hex} & \multicolumn{2}{|c|}{Hole Pattern} \\
\hline & & & & Zone Punches & Digit Punches \\
\hline PF & Control Character & 00000100 & 04 & \multicolumn{2}{|c|}{12-91-4} \\
\hline \% & Special Graphic & 01101100 & 6 C & \multicolumn{2}{|r|}{0-8-4} \\
\hline R & Upper Case & 11011001 & D9 & \multicolumn{2}{|r|}{\(111-9\)} \\
\hline a & Lower Case & 10000001 & 81 & \multicolumn{2}{|c|}{12-01-1} \\
\hline & Control Character, function not yet assigned & 00110000 & 30 & \multicolumn{2}{|l|}{12-11-0-91-8-1} \\
\hline
\end{tabular}


(9) 12
(13) 0-1
\(\begin{array}{ll}\text { (10) } & 11-0 \\ \text { (11) } & 0-8-2 \\ \text { (12) }\end{array}\)
(14) 11-0-9-1
(15) 12-11

\section*{Appendix G. Formats and Tables}

\section*{Data Formats}

\section*{Fixed-Point Numbers}

Full Word Fixed-Point Number
\begin{tabular}{|lll|}
\hline\(S\) & Integer & \\
\hline 01 & \\
\hline
\end{tabular}

Halfword Fixed-Point Number


Floating-Point Numbers
Short Floating-Point Number
\begin{tabular}{|l|l|l|}
\hline\(S\) & Characteristic & Fraction \\
\hline 01 & 78 & 31 \\
\hline
\end{tabular}

Long Floating-Point Number


\section*{Decimal Numbers}

\section*{Packed Decimal Number}
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline Digit & Digit & Digit & \(\ldots\) & \(\ldots\) & Digit & Digit & Digit \\
Digit & Sign \\
\hline
\end{tabular}

Zoned Decimal Number
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline Zone & Digit & Zone \\
\hline
\end{tabular}

\section*{Logical Information}

\section*{Fixed-Length Logical Information}


\section*{Variable-Length Logical Information}
\begin{tabular}{|l|l|}
\hline Character & Character \\
\hline 0 & 16 \\
\hline 0 & -- \\
\hline
\end{tabular}


\section*{Hexadecimal Representation}
\begin{tabular}{cccc}
\begin{tabular}{c} 
HEXADECIMAL \\
CODE
\end{tabular} & \begin{tabular}{c} 
PRINTED \\
GRAPHIC
\end{tabular} & \begin{tabular}{c} 
EBCDIC* \\
CODE
\end{tabular} & \begin{tabular}{c} 
ASCII-8 \(\dagger\) \\
CODE
\end{tabular} \\
0000 & 0 & 11110000 & 01010000 \\
0001 & 1 & 11110001 & 01010001 \\
0010 & 2 & 11110010 & 01010010 \\
0011 & 3 & 11110011 & 01010011 \\
0100 & 4 & 11110100 & 01010100 \\
0101 & 5 & 11110101 & 01010101 \\
0110 & 6 & 11110110 & 01010110 \\
0111 & 7 & 11110111 & 01010111 \\
1000 & 8 & 11111000 & 01011000 \\
1001 & 9 & 11111001 & 01011001 \\
1010 & A & 11000001 & 10100001 \\
1011 & B & 11000010 & 10100010 \\
1100 & C & 11000011 & 10100011 \\
1101 & D & 11000100 & 10100100 \\
1110 & E & 11000101 & 10100101 \\
1111 & F & 11000110 & 10100110
\end{tabular}
\({ }^{\circ}\) Extended Binary-Coded-Decimal Interchange Code.
\(\dagger\) An eight-bit representation for American Standard Code for Information Interchange for use in eight-bit environments.

\section*{Instructions by Format Type}

\section*{RR Format}


Fixed Point
Load
Load and Test
Load Complement
Load Positive
Load Negative
Add
Add Logical
Subtract
Subtract Logical
Compare
Divide

\section*{Floating Point}

Load S/L
Load and Test S/L
Load Complement S/L
Load Positive S/L
Load Negative S/L
Add Normalized S/L
Add Unnormalized S/L
Subtract Normalized S/L
Subtract Unnormalized S/L
Compare S/L
Halve S/L
Multiply S/L
Divide S/L
\begin{tabular}{llc} 
Logical & Status Switching & \\
Compare & Set Program Mask & 2 \\
AND & Supervisor Call & 3 \\
OR & Set Storage Key & Z \\
Exclusive OR & Insert Storage Key & Z
\end{tabular}

\section*{Branching}

Branch on Condition 1
Branch and Link
Branch on Count

\section*{RX Format}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline Op Code & & R & & \(X_{2}\) & & \(B_{2}\) & & \(\mathrm{D}_{2}\) & \\
\hline 0 & 78 & & 1112 & & 151 & & 1920 & & 31 \\
\hline
\end{tabular}

\section*{Fixed Point}

Load H/F
Add \(\mathrm{H} / \mathrm{F}\)
Add Logical
Subtract H/F
Subtract Logical
Compare H/F
Multiply \(\mathbf{H}\)
Multiply F
Divide F
Convert to Binary
Convert to Decimal
Store H/F

\section*{Logical}

Compare
Load Address
Insert Character
Store Character
AND
OR
Exclusive OR

\section*{Floating Point}

Load S/L
Add Normalized S/L
Add Unnormalized S/L
Subtract Normalized S/L
Subtract Unnormalized S/L
Compare S/L
Multiply S/L
Store S/L
Divide S/L

\section*{Branching}

Branch on Condition 1
Branch and Link
Branch on Count
Execute

\section*{RS Format}


\section*{SS Format}


\section*{Decimal}

Pack
Unpack
Move With Offset
Zero and Add
Add
Subtract
Compare
Multiply
Divide
Logical
\begin{tabular}{lr} 
Move & 5 \\
Move Numeric & 5 \\
Move Zone & 5 \\
Compare & 5 \\
AND & 5 \\
OR & 5 \\
Exclusive OR & 5 \\
Translate & 5 \\
Translate and Test & 5 \\
Edit & T,5 \\
Edit and Mark & T,5
\end{tabular}

FORMAT NOTES
\begin{tabular}{ll}
E & \(\mathrm{R}_{1}\) must be even \\
F & Fullword \\
H & Halfword \\
\(\mathbf{L}\) & Long \\
\(\mathbf{S}\) & Short \\
\(\mathbf{T}\) & Decimal feature \\
\(\mathbf{Y}\) & Direct control feature \\
\(\mathbf{Z}\) & Protection feature \\
1 & \(\mathbf{R}_{1}\) used as mask \(\mathrm{M}_{1}\) \\
2 & \(\mathrm{R}_{2}\) or \(\mathrm{R}_{3}\) ignored \\
3 & \(\mathbf{R}_{1}\) and \(\mathrm{R}_{2}\) used as immediate information \\
\(\mathbf{4}\) & \(\mathrm{I}_{2}\) ignored \\
5 & \(\mathrm{~L}_{1}\) and \(\mathrm{L}_{2}\) used as eight-bit L field \\
All floating-point instructions are part of the floating-point fea- \\
ture. &
\end{tabular}


\section*{Operation Codes}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{RR FORMAT} & Branching and Status Switching & \multicolumn{2}{|l|}{Fixed-Point Full Word and Logical} & \multicolumn{2}{|r|}{Floating-Point Long} & \multicolumn{2}{|l|}{Floating-Point
Short} \\
\hline \multicolumn{2}{|l|}{xxxx} & 0000xxxx & \multicolumn{2}{|r|}{0001××xx} & \multicolumn{2}{|r|}{\(0010 \times x \times x\)} & \multicolumn{2}{|r|}{\(0011 \times x \times x\)} \\
\hline 0000 & \multirow[b]{5}{*}{SPM} & \multirow[b]{5}{*}{Set Program Mask} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\(\begin{array}{ll}\text { LPR } & \text { Load Positive } \\ \text { INR } & \text { Load Negative }\end{array}\)}} & & & LPER & Load Positive \\
\hline 0001 & & & & & LNDR & Load Negative & LNER & Load Negative \\
\hline 0010 & & & LTR & Load and Test & LTDR & Load and Test & LTER & Load and Test \\
\hline 0011 & & & LCR & Load Complement & LCDR & Load Complement & LCER & Load Complement \\
\hline 0100 & & & NR & AND & HDR & Halve & HER & Halve \\
\hline 0101 & BALR & Branch and Link & CLR & Compare Logical & & & & \\
\hline 0110 & BCTR & Branch on Count & OR & OR & & & & \\
\hline 0111 & BCR & Branch/Condition & XR & Exclusive OR & & & & \\
\hline 1000 & SSK & Sot Key & LR & Load & LDR & Load & LER & Lood \\
\hline 1001 & ISK & Insert Key & CR & Compare & CDR & Compare & CER & Compare \\
\hline 1010 & SVC & Supervisor Call & AR & Add & ADR & Add N & ALR & Add N \\
\hline 1011 & & & SR & Subtract & SDR & Subtract \(N\) & SER & Subract N \\
\hline 1100 & & & MR & Multiply & MDR & Multiply & MER & Multiply \\
\hline 1101 & & & DR & Divide & DDR & Divide & DER & Divide \\
\hline 1110 & & & ALR & Add Logical & AWR & Add U & AUR & Add U \\
\hline 1111 & & & SLR & Subtract Logical & SWR & Subtract U & SUR & Subtract U \\
\hline RX FO & AT & Fixed-Point Halfword and Branching & & Point Full Word and Logical & & ing-Point Long & & ng-Point
hort \\
\hline xxxx & & 0100xxxx & & 101xxxx & & \(10 x \times x \times\) & & xxxx \\
\hline 0000 & STH & Store & ST & Store & STD & Store & STE & Store \\
\hline 0001 & LA & Load Address & & & & & & \\
\hline 0010 & STC & Store Character & & & & & & \\
\hline 0011 & IC & Insert Character & & & & & & \\
\hline -101 & \({ }_{\text {EX }}^{\text {BAL }}\) & Execute
Branch and Link & N
CL & \({ }_{\text {AND }}\) Compare Logical & & & & \\
\hline 0110 & BCT & Branch on Count & \({ }^{\text {c }}\) & OR & & & & \\
\hline 0111 & \(B C\) & Branch/Condition & x & Exclusive OR & & & & \\
\hline 1000 & LH & Lood & & Lood & LD & Load & LE & Load \\
\hline 1001 & CH & Compare & c & Compare & \(C D\) & Compare & CE & Compare \\
\hline 1010 & AH & Add & A & Add & AD & Add N & AE & Add N \\
\hline 1011 & SH & Subtract & S & Subtract & SD & Subtract N & SE & Subtract N \\
\hline 1100 & NH & Multiply & M & Multiply & MD & Multiply & ME & Multiply \\
\hline 1101 & & & D & Divide & DD & Divide & DE & Divide \\
\hline 1110 & CVD & Convert-Decimal & AL & Add Logical & \({ }_{\text {AW }}\) & Add U & AU & Add U \\
\hline 1111 & CVB & Convert-Binary & SL & Subtract Logical & SW & Subtract U & SU & Subtract U \\
\hline
\end{tabular}
RS, SI FORMAT
\[
\begin{array}{cc}
\text { Branching Status } & \text { Fixed-Point Logical } \\
\text { Switching and Shifting } & \text { and Input/Output }
\end{array}
\]
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline xxxx & \multicolumn{3}{|c|}{1000xxxx} & 1001xxxx & \(1010 x \times x \times x\) & 1011 xxxx \\
\hline 0000 & SSM & Set System Mask & STM & Store Multiple & & \\
\hline 0001 & & & TM & Test Under Mask & & \\
\hline 0010 & LPSW & Lood PSW & MVI & Move & & \\
\hline 0011 & & Diagnose & TS & Test and Set & & \\
\hline 0100 & WRD & Write Direct & NI & AND & & \\
\hline 0101 & RDD & Read Direct & CLI & Compare Logical & & \\
\hline 0110 & BXH & Branch/High & Ol & OR & & \\
\hline 0111 & BXLE & Branch/Low-Equal & XI & Exclusive OR & & \\
\hline 1000 & SRL & Shift Right SL & LM & Load Multiple & & \\
\hline 1001 & SLL & Shift Left SL & & & & \\
\hline 1010 & SRA & Shift Right S & & & & \\
\hline 1011 & SLA & Shift Left S & & & & \\
\hline 1100 & SRDL & Shift Right DL & 510 & Start 1/O & & \\
\hline 1101 & SLDL & Shift Left DL & TIO & Test I/O & & \\
\hline 1110 & SRDA & Shift Right D & HIO & Halt 1/O & & \\
\hline 1111 & SLDA & Shift Left D & TCH & Test Channel & & \\
\hline
\end{tabular}


\section*{Permanent Storage Assignment}
\begin{tabular}{rccl} 
& ADDRESS & LENGTH & \multicolumn{1}{c}{ PURPOSE } \\
0 & 0000 & 0000 & double word \\
8 & 0000 & Initial program loading PSW \\
16 & 0001 & 0000 & double word \\
double word & Initial program loading CCW1 \\
24 & 0001 & 1000 & double word
\end{tabular} External old PSW

\section*{Condition Code Setting}

\section*{Fixed-Point Arithmetic}
\begin{tabular}{|c|c|c|c|c|}
\hline & 0 & 1 & 2 & 3 \\
\hline Add H/F & zero & \(<\) zero & \(>\) zero & overflow \\
\hline Add Logical & zero, & not zero, & zero, & not zero, \\
\hline Compare H/F & equal & low & high & carry \\
\hline Load and Test & zero & < zero & \(>\) zero & -- \\
\hline Load Complement & zero & < zero & \(>\) zero & overflow \\
\hline Load Negative & zero & < zero & -- & -- \\
\hline Load Positive & zero & -- & \(>\) zero & overflow \\
\hline Shift Left Double & zero & < zero & \(>\) zero & overflow \\
\hline Shift Left Single & zero & < zero & \(>\) zero & overflow \\
\hline Shift Right Double & zero & < zero & \(>\) zero & -- \\
\hline Shift Right Single & zero & < zero & \(>\) zero & -- \\
\hline Subtract H/F & zero & \(<\) zero & \(>\) zero & overflow \\
\hline Subtract Logical & -- & not zero, no carry & \begin{tabular}{l}
zero, \\
carry
\end{tabular} & not zero, carry \\
\hline \multicolumn{5}{|l|}{Decimal Arithmetic} \\
\hline Add Decimal & zero & < zero & \(>\) zero & overflow \\
\hline Compare Decimal & equal & low & high & -- \\
\hline Subtract Decimal & zero & < zero & \(>\) zero & overflow \\
\hline Zero and Add & zero & < zero & \(>\) zero & overflow \\
\hline
\end{tabular}

Floating-Point Arithmetic
\begin{tabular}{|c|c|c|c|c|}
\hline Add Normalized S/L & zero & < zero & \(>\) zero & overflow \\
\hline Add Unnormalized S/L & zero & < zero & \(>\) zero & overflow \\
\hline Compare S/L & equal & low & high & -- \\
\hline Load and Test S/L & zero & < zero & \(>\) zero & -- \\
\hline Load Complement S/L & zero & < zero & \(>\) zero & -- \\
\hline Load Negative S/L & zero & \(<\) zero & -- & -- \\
\hline Load Positive S/L & zero & -- & \(>\) zero & -- \\
\hline Subtract Normalized S/L & zero & < zero & \(>\) zero & overflow \\
\hline Subtract Unnormalized S/L & z. & \(<\) zero & \(>\) zero & overflow \\
\hline
\end{tabular}

\section*{Logical Operations}


\section*{Interruption Action}
\begin{tabular}{|c|c|c|c|c|}
\hline \[
\begin{gathered}
\text { SOURCE } \\
\text { IDENTIFICATION }
\end{gathered}
\] & INTERRUPTION CODE PSW bits 16-31 & \[
\begin{aligned}
& \text { MASK } \\
& \text { BITS }
\end{aligned}
\] & \[
\begin{aligned}
& \text { ILC } \\
& \text { SET }
\end{aligned}
\] & \[
\begin{aligned}
& \text { EXE- } \\
& \text { CUTION }
\end{aligned}
\] \\
\hline \multicolumn{5}{|l|}{Input/Output (old PSW 56, new PSW 120, Priority 4)} \\
\hline Channel 0 & 00000000 aaaaaaaa & 0 & x & completed \\
\hline Channel 1 & 00000001 aааааааа & 1 & x & completed \\
\hline Channel 2 & 00000010 aаaааааа & 2 & x & completed \\
\hline Channel 3 & 00000011 aaaaaaaa & 3 & x & completed \\
\hline Channel 4 & 00000100 aaaaaaaa & 4 & & completed \\
\hline Channel 5 & 00000101 aaaaaaaa & 5 & x & completed \\
\hline Channel 6 & 00000110 aаaааааа & 6 & x & completed \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{5}{|l|}{Program (old PSW 40, new PSW 104, priority 2)} \\
\hline Operation & 0000000000000001 & & 1,2,3 & suppressed \\
\hline Privileged operation & 0000000000000010 & & 1,2 & suppressed \\
\hline Execute & 0000000000000011 & & 2 & suppressed \\
\hline Protection & 0000000000000100 & & 0,2,3 & \begin{tabular}{l}
suppressed \\
or terminated
\end{tabular} \\
\hline Addressing & 0000000000000101 & & 0,1,2,3 & \begin{tabular}{l}
suppressed \\
or \\
terminated
\end{tabular} \\
\hline Specification & 0000000000000110 & & 1,2,3 & suppressed \\
\hline Data & 0000000000000111 & & 2,3 & terminated \\
\hline Fixed-point overflow & 0000000000001000 & 36 & 1,2 & completed \\
\hline Fixed-point divide & 0000000000001001 & & 1,2 & \begin{tabular}{l}
suppressed \\
or completed
\end{tabular} \\
\hline Decimal overflow & 0000000000001010 & 37 & 3 & completed \\
\hline Decimal divide & 0000000000001011 & & 3 & suppressed \\
\hline Exponent overflow & 0000000000001100 & & 1,2 & terminated \\
\hline Exponent underflow & 0000000000001101 & 38 & 1,2 & completed \\
\hline Significance & 0000000000001110 & 39 & 1,2 & completed \\
\hline Floating-point divide & 0000000c 00001111 & & 1,2 & suppressed \\
\hline
\end{tabular}

Supervisor Call (old PSW 32, new PSW 96, priority 2)
Instaction bits 00000000 rrrrrrrr 1 completed

External (old PSW 24, new PSW 88, priority 3)
Timer
Titer 00000000 lnnnnnnn \(7 \quad x_{-}\)completed
00000000 nlnnnnnn \(7 \quad x \quad\) completed
External signal 200000000 nnlnnnnn \(\quad 7 \quad x \quad\) completed
External signal \(3 \quad 00000000\) nnnlnnnn \(\quad 7 \quad x \quad\) completed
External signal \(4 \quad 00000000\) nnnnlnnn \(\quad 7 \quad x \quad\) completed
External signal \(5 \quad 00000000\) nnnnn1nn \(\quad 7 \quad x \quad\) completed
External signal \(6 \quad 00000000\) nnnnnnln \(\quad 7 \quad x \quad\) completed
External signal \(7 \quad 00000000\) nnnmnnn \(\quad 7 \quad \mathbf{x} \quad\) completed
Machine Check (old PSW 48, new PSW 112, priority 1)
Machine \(\quad 0000000000000000 \quad 13\) x terminated malfunction

\section*{notes}
a Device address bits
n Other external-interruption conditions
\(r\) Bits of \(\mathrm{R}_{1}\) and \(\mathrm{R}_{2}\) field of supervisor call
x Unpredictable

\section*{Instruction Length Recording}
\begin{tabular}{ccccc} 
& \multicolumn{3}{c}{\begin{tabular}{c} 
Instruc- \\
PSW bits \\
TION
\end{tabular}} & \begin{tabular}{c} 
INSTRUCTION \\
LENGTH
\end{tabular} \\
CODE & \(32-33\) & Bits 0-1 & FORMAT \\
0 & 00 & & Not available & \\
1 & 01 & 00 & One halfword & RR \\
2 & 10 & 01 & Two halfwords & RX \\
2 & 10 & 10 & Two halfwords & RS or SI \\
3 & 11 & 11 & Three halfwords & SS
\end{tabular}

\section*{Program Interruptions}

Exceptions resulting from improper specification or use of an instruction and data cause a program interruption.

\section*{Operation (OP)}

The operation code is not assigned or the assigned operation is not available on the particular CPU.

The operation is suppressed.
The instruction-length code is 1,2 , or 3 .

\section*{Privileged Operation (M)}

A privileged instruction is encountered in the problem state.

The operation is suppressed.
The instruction-length code is 1 or 2.
\begin{tabular}{|c|c|c|c|}
\hline name & mnemonic & format & action \\
\hline Diagnose & & SI & Suppressed \\
\hline Halt I/O & HIO & SI & Suppressed \\
\hline Insert Storage Key & ISK & RR & Suppressed \\
\hline Load PSW & LPSW & SI & Suppressed \\
\hline Read Direct & RDD & SI & Suppressed \\
\hline Set Storage Key & SSK & RR & Suppressed \\
\hline Set System Mask & SSM & SI & Suppressed \\
\hline Start I/O & SIO & SI & Suppressed \\
\hline Test Channel & TCH & SI & Suppressed \\
\hline Test I/O & TIO & SI & Suppressed \\
\hline Write Direct & WRD & SI & Suppressed \\
\hline \multicolumn{4}{|l|}{Execute (EX)} \\
\hline \multicolumn{4}{|l|}{\multirow[t]{2}{*}{The subject instruction of execute is another execute. The operation is suppressed. The instruction-length code is 2.}} \\
\hline & & & \\
\hline name & mnemonic & format & action \\
\hline Execute & EX & RX & Suppressed \\
\hline
\end{tabular}

The key of an instruction or operand location does not match the protection key in the psw.

The instruction length-code is 0,2 , or 3 .

\section*{Instructions Subject to Store Protection}

When the protection feature contains only the facility to monitor operations changing storage contents, the check is made for every use of the following instructions. In addition, these instructions are subject to a protection exception when both store and fetch violations are monitored. The operation is suppressed on a store violation, except in the case of store multiple, read direct, test and set, and variable-length operations, which are terminated.
\begin{tabular}{llll}
\multicolumn{1}{c}{ NAME } & MNEMONIC & FORMAT & \multicolumn{1}{c}{ ACTION } \\
Add Decimal & AP & SS & Terminated \\
AND & NC & SS & Terminated \\
AND & NI & SI & Suppressed \\
Convert to Decimal & CVD & RX & Suppressed \\
Diagnose & -- & SI & Unpredictable \\
Divide Decimal & DP & SS & Terminated \\
Edit & ED & SS & Terminated \\
Edit and Mark & EDMK & SS & Terminated \\
Exclusive OR & XC & SS & Terminated \\
Exclusive OR & XI & SI & Suppressed \\
Move & MVC & SS & Terminated \\
Move & MVI & SI & Suppressed \\
Move Numerics & MVN & SS & Terminated \\
Move with Offset & MVO & SS & Terminated \\
Move Zones & MVZ & SS & Terminated \\
Multiply Decimal & MP & SS & Terminated \\
OR & OC & SS & Terminated \\
OR & OI & SI & Suppressed \\
Pack & PACK & SS & Terminated \\
Read Direct & RRD & SI & Terminated \\
Store & ST & RX & Suppressed \\
Store (long) & STD & RX & Suppressed \\
Store (short) & STE & RX & Suppressed \\
Store Character & STC & RX & Suppressed \\
Store Halfword & STH & RX & Suppressed \\
Store Multiple & STM & RS & Terminated \\
Test and Set & TS & SI & Terminated \\
Translate & TR & SS & Terminated \\
Unpack & UNPK & SS & Terminated \\
Zero and Add & ZAP & SS & Terminated
\end{tabular}

\section*{Instructions Subject to Fetch Protection}

When the protection feature contains the facility to monitor for both store and fetch violations, the following instructions can cause the exception only by a fetch violation. The operation is terminated, except in the case of execute, which is suppressed.
\begin{tabular}{|c|c|c|c|}
\hline name & mnemonic & format & action \\
\hline Add & A & RX & Terminated \\
\hline Add Halfword & AH & RX & Terminated \\
\hline Add Logical & AL & RX & Terminated \\
\hline Add Normalized (long) & AD & RX & Terminated \\
\hline Add Normalized (short) & AE & RX & Terminated \\
\hline Add Unnormalized (long) & AW & RX & Terminated \\
\hline Add Unnormalized (short) & AU & RX & Terminated \\
\hline AND & N & RX & Terminated \\
\hline Compare & C & RX & Terminated \\
\hline Compare & CL & RX & Terminated \\
\hline Compare & CLI & SI & Terminated \\
\hline Compare & CLC & SS & Terminated \\
\hline Compare (long) & CD & RX & Terminated \\
\hline Compare (short) & CE & RX & Terminated \\
\hline Compare Decimal & CP & SS & Terminated \\
\hline Compare Halfword & CH & RX & Terminated \\
\hline Convert to Binary & CVB & RX & Terminated \\
\hline Divide & D & RX & Terminated \\
\hline Divide (long) & DD & RX & Terminated \\
\hline Divide (short) & DE & RX & Terminated \\
\hline Exclusive OR & X & RX & Terminated \\
\hline Execute & EX & RX & Suppressed \\
\hline Insert Character & IC & RX & Terminated \\
\hline Load & L & RX & Terminated \\
\hline Load (long) & LD & RX & Terminated \\
\hline Load ( short) & LE & RX & Terminated \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|}
\hline name & matemonic & format & Action \\
\hline Load Multiple & LM & RS & Terminated \\
\hline Load PSW & LPSW & SI & Terminated \\
\hline Multiply & M & RX & Terminated \\
\hline Multiply (long) & MD & RX & Terminated \\
\hline Multiply (short) & ME & RX & Terminated \\
\hline Multiply Halfword & MH & RX & Terminated \\
\hline OR & 0 & RX & Terminated \\
\hline Set System Mask & SSM & SI & Terminated \\
\hline Subtract & S & RX & Terminated \\
\hline Subtract Halfword & SH & RX & Terminated \\
\hline Subtract Logical & SL & RX & Terminated \\
\hline Subtract Normalized (long) & SD & RX & Terminated \\
\hline Subtract Normalized (short) & SE & RX & Terminated \\
\hline Subtract Unnormalized (long) & SW & RX & Terminated \\
\hline Subtract Unnormalized (short) & SU & RX & Terminated \\
\hline Test Under Mask & TM & SI & Terminated \\
\hline Translate And Test & TRT & SS & Terminated \\
\hline Write Direct & WRD & SI & Terminated \\
\hline
\end{tabular}

\section*{Instructions Subject to Store and Fetch Protection}

When the protection feature contains the facility to monitor for both store and fetch violations, the following instructions can cause the exception either by a store or fetch violation. The operation is terminated, except in the case of diagnose, which is unpredictable.
\begin{tabular}{llll}
\multicolumn{1}{c}{ NAME } & MNEMONIC & FORMAT & \begin{tabular}{c} 
ACTION \\
Add Decimal
\end{tabular} \\
AP & SS & Terminated \\
AND & NC & SS & Terminated \\
Diagnose & -- & SI & Unpredictable \\
Divide Decimal & DP & SS & Terminated \\
Edit & ED & SS & Terminated \\
Edit And Mark & EDMK & SS & Terminated \\
Exclusive OR & XC & SS & Terminated \\
Move & MVC & SS & Terminated \\
Move Numerics & MVN & SS & Terminated \\
Move with Offset & MVO & SS & Terminated \\
Move Zones & MVZ & SS & Terminated \\
Multiply Decimal & MP & SS & Terminated \\
OR & OC & SS & Terminated \\
Pack & PACK & SS & Terminated \\
Subtract Decimal & SP & SS & Terminated \\
Test and Set & TS & SI & Terminated \\
Translate & TR & SS & Terminated \\
Unpack & UNPK & SS & Terminated \\
Zero and Add & ZAP & SS & Terminated
\end{tabular}

\section*{Addressing (A)}

An address specifies any part of data, instruction, or control words outside the available storage for the particular installation.

In most cases, the operation is terminated. Data in storage remain unchanged, except when designated by valid addresses. The operation is suppressed for convert to decimal, diagnose, execute, immediate instructions ( \(\mathrm{NI}, \mathrm{xI}, \mathrm{MVI}\), or ), and certain store-type operations ( \(\mathrm{ST}, \mathrm{STC}\), STH, STD, and STE).

The instruction-length code is normally 1,2 , or 3 ; however, it may be 0 in the case of a data address.
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline name & mnemonic & format & action & name & mnemonic & C Format & action \\
\hline Add & A & RX & Terminated & Store (Short) & STE & RX & Suppressed \\
\hline Add Decimal & AP & SS & Terminated & Subtract & S & RX & Terminated \\
\hline Add Halfword & AH & RX & Terminated & Subtract Decimal & SP & SS & Terminated \\
\hline Add Logical & AL & RX & Terminated & Subtract Halfword & d SH & RX & Terminated \\
\hline Add Normalized & & & & Subtract Logical & SL & RX & Terminated \\
\hline (Long) & AD & RX & Terminated & Subtract Norm- & & & \\
\hline Add Normalized
(Short) & AE & RX & Terminated & \begin{tabular}{l}
alized (Long) \\
Subtract Norm-
\end{tabular} & SD & RX & Terminated \\
\hline Add Unnormalized (Long) & AW & RX & Terminated & \begin{tabular}{l}
alized (Short) \\
Subtract Un-
\end{tabular} & SE & RX & Terminated \\
\hline Add Unnormalized (Short) & AU & RX & Terminated & \begin{tabular}{l}
normalized \\
(Long)
\end{tabular} & SW & RX & Terminated \\
\hline AND & N & RX & Terminated & Subtract Un- & & & \\
\hline \[
\begin{aligned}
& \text { AND } \\
& \text { AND }
\end{aligned}
\] & \({ }_{\text {NI }}^{\text {NC }}\) & \[
\begin{aligned}
& \text { SI } \\
& \text { SS }
\end{aligned}
\] & Suppressed Terminated & \begin{tabular}{l}
normalized \\
(Short)
\end{tabular} & SU & RX & Terrninated \\
\hline Compare & C & RX & Terminated & Test Under Mask & TM & SI & Terminated \\
\hline Compare Decimal & CP & SS & Terminated & Test and Set & TS & SI & Terminated \\
\hline Compare Halfword & CH & RX & Terminated & Translate & TR & SS & Terrninated \\
\hline Compare Logical & CL & RX & Terminated & Translate and
Test & TRT & SS & Terminated \\
\hline Compare Logical & CLI & SI & Terminated & Test & TRT & SS & Terrninated \\
\hline Compare Logical & CLC & SS & Terminated & Unpack & UNPK & SS & Terminated \\
\hline Compare (Long) & CD & RX & Terminated & Write Direct & WRD & SI & Terminated \\
\hline Compare (Short) & CE & RX & Terminated & Zero and Add & ZAP & SS & Terrninated \\
\hline Convert to Binary & CVB & RX & Terminated & Zero and Add & & S & \\
\hline Convert to Decimal & CVD & RX & Suppressed & \multicolumn{4}{|l|}{\multirow[t]{6}{*}{The addressing interruption can occur in normal sequential operation following branching, LOAD PSW, interruption, or manual operation. Instruction execution is suppressed.}} \\
\hline Diagnose & & SI & Suppressed & & & & \\
\hline Divide & D & RX & Terminated & & & & \\
\hline Divide Decimal & DP & SS & Terminated & & & & \\
\hline Divide (Long) & DD & RX & Terminated & & & & \\
\hline Divide (Short) & DE & RX & Terminated & & & & \\
\hline Edit & ED & SS & Terminated & \multicolumn{4}{|l|}{\multirow[t]{2}{*}{1. A data, instruction, or control-word address does not specify an integral boundary for the unit of in-}} \\
\hline Edit and Mark & EDMK & SS & Terminated & & & & \\
\hline Exclusive OR & X & RX & Terminated & \multicolumn{4}{|l|}{not specify} \\
\hline Exclusive OR & XI & SI & Suppressed & \multicolumn{4}{|l|}{\multirow[t]{2}{*}{2. The \(\mathrm{R}_{1}\) field of an instruction specifies an odd}} \\
\hline Exclusive OR & XC & SS & Terminated & & & & \\
\hline Execute & EX & RX & Suppressed & \multicolumn{4}{|l|}{register address for a pair of general registers that} \\
\hline Insert Character & IC & RX & Terminated & \multicolumn{4}{|l|}{\multirow[t]{2}{*}{\begin{tabular}{l}
contain a 64 -bit operand. \\
3. A floating-point register address other than 0,2 ,
\end{tabular}}} \\
\hline Insert Storage Key & ISK & RR & Terminated & & & & \\
\hline Load & L & RX & Terminated & \multicolumn{4}{|l|}{\multirow[t]{6}{*}{\begin{tabular}{l}
4 , or 6 is specified. \\
4. The multiplier or divisor in decimal arithmetic exceeds 15 digits and sign. \\
5. The first operand field is shorter than or equal to the second operand field in decimal multiplication or
\end{tabular}}} \\
\hline Load Halfword & LH & RX & Terminated & & & & \\
\hline Load (Long) & LD & RX & Terminated & & & & \\
\hline Load Multiple & LM & RS & Terminated & & & & \\
\hline Load PSW & LPSW & SI & Terminated & & & & \\
\hline Load (Short) & LE & RX & Terminated & & & & \\
\hline Move & MVI & SI & Suppressed & \multicolumn{4}{|l|}{division.} \\
\hline Move & MVC & SS & Terminated & \multicolumn{4}{|l|}{\multirow[t]{2}{*}{6. The block address specified in set storage: key}} \\
\hline Move Numerics & MVN & SS & Terminated & & & & \\
\hline Move with Offset & MVO & SS & Terminated & \multicolumn{4}{|l|}{or insert storage key has the four low-order bits not} \\
\hline Move Zones & MVZ & SS & Terminated & \multicolumn{4}{|l|}{all zero.} \\
\hline Multiply & M & RX & Terminated & \multicolumn{4}{|l|}{\multirow[t]{2}{*}{7. A psw with a nonzero protection key is encoun-}} \\
\hline Multiply Decimal & MP & SS & Terminated & & & & \\
\hline Multiply Halfword & MH & RX & Terminated & \multicolumn{4}{|l|}{tered when the protection feature is not installed.} \\
\hline Multiply (Long) & MD & RX & Terminated & \multicolumn{4}{|l|}{\multirow[t]{2}{*}{In all of these cases the operation is suppressed. The instruction-length code is 1,2 , or 3.}} \\
\hline Multiply (Short) & ME & RX & Terminated & & & & \\
\hline OR & 0 & RX & Terminated & \multicolumn{4}{|l|}{\multirow[t]{2}{*}{name mnemonic format action note}} \\
\hline OR & OI & SI & Suppressed & & & & \\
\hline OR & OC & SS & Terminated & \multicolumn{4}{|l|}{Add A RX Suppressed} \\
\hline Pack & PACK & SS & Terminated & \multicolumn{4}{|l|}{\multirow[t]{2}{*}{\begin{tabular}{llll} 
Add Halfword & AH & RX & \begin{tabular}{l} 
Suppressed \\
Add Logical
\end{tabular} \\
AL & RX & Suppressed
\end{tabular}}} \\
\hline Read Direct & RDD & SI & Terminated & & & & \\
\hline Set Storage Key & SSK & RR & Suppressed & (Long) & ADR & RR Sup & sed 3 \\
\hline Set System Mask & SSM & SI & Terminated & \multicolumn{4}{|l|}{Add Normalized} \\
\hline Store & ST & RX & Suppressed & \multicolumn{4}{|l|}{\multirow[t]{2}{*}{(Long)
Add Normalized \(\quad\) AD \(\quad\) RX \(\quad\) Suppressed \(\quad 3,8\)}} \\
\hline Store Character & STC & RX & Suppressed & & & & \\
\hline Store Halfword & STH & RX & Suppressed & (Short) & AER & RR Sup & sed 3 \\
\hline Store (Long) & STD & RX & Suppressed & \multicolumn{4}{|l|}{Add Normalized} \\
\hline Store Multiple & STM & RS & Terminated & (Short) & AE & RX Sup & sed 3,4 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline name & MNEMONIC & Format & ACTION & note & NAME & mNEmONIC & FORMAT & Action & note \\
\hline Add Unnormalized (Long) & AWR & RR & Suppressed & 3 & Multiply Decimal & MP & SS & Suppressed & \\
\hline Add Unnorm- & & & & & Multiply & & & & \\
\hline alized (Long) & AW & RX & Suppressed & 3,8 & Halfword & MH & RX & Suppressed & 2 \\
\hline Add Unnorm- & & & & & Multiply (Long) & ) MDR & RR & Suppressed & 3 \\
\hline alized (Short) & AUR & RR & Suppressed & 3 & Multiply (Long) & ) MD & RX & Suppressed & 3,8 \\
\hline Add Unnorm- & & & & & Multiply (Short) & ) MER & RR & Suppressed & 3 \\
\hline alized (Short) & AU & RX & Suppressed & 3,4 & Multiply (Short) & ) ME & RX & Suppressed & 3,4 \\
\hline AND & N & RX & Suppressed & 4 & & & & & \\
\hline Compare & C & RX & Suppressed & 4 & OR & 0 & RX & Suppressed & 4 \\
\hline Compare Halfword & CH & RX & Suppressed & 2 & Set Storage & SSK & & & \\
\hline Compare & & & Suppressed & & \({ }_{\text {Shift }}\) Leyt & SSK & RR & Suppressed & \\
\hline Logical & CL & RX & Suppressed & 4 & Double & SLDA & RS & Suppressed & 1 \\
\hline Compare (Long) & CDR & RR & Suppressed & 3 & Shift Left Double & & & & \\
\hline \begin{tabular}{l}
Compare \\
(Long)
\end{tabular} & CD & RX & Suppressed & 3,8 & Logical Shift Right & SLDL & RS & Suppressed & 1 \\
\hline \begin{tabular}{l}
Compare \\
(Short)
\end{tabular} & CER & RR & Suppressed & 3 & Double Shift Right & SRDA & RS & Suppressed & 1 \\
\hline \begin{tabular}{l}
Compare \\
(Short)
\end{tabular} & CE & RX & Suppressed & 3,4 & Double Logical & SRDL & RS & Suppressed & \\
\hline Convert to
Binary & & & & & Store & ST & RX & Suppressed & 4 \\
\hline Binary & CVB & RX & Suppressed & 8 & Store Halfword & STH & RX & Suppressed & 2 \\
\hline Convert to
Decimal & & & & & Store (Long) & STD & RX & Suppressed & 3,8 \\
\hline Decimal & CVD & RX & Suppressed & 8 & Store Multiple & STM & RS & Suppressed & 4 \\
\hline Diagnose & & SI & Suppressed & & Store (Short) & STE & RX & Suppressed & 3,4 \\
\hline Divide & DR & RR & Suppressed & 1 & Subtract & S & RX & Suppressed & 4 \\
\hline Divide & D & RX & Suppressed & 1,4 & Subtract & & & & \\
\hline Divide Decimal & DP & SS & Suppressed & 5 & Halfword & SH & RX & Suppressed & 2 \\
\hline Divide (Long) & DDR & RR & Suppressed & 3 & Subtract & & & & \\
\hline Divide (Long) & DD & RX & Suppressed & 3,8 & Logical & SL & RX & Suppressed & 4 \\
\hline Divide (Short) & DER & RR & Suppressed & 3 & Subtract Norm- & & & & \\
\hline Divide (Short) & DE & RX & Suppressed & 3,4 & alized (Long) & SDR & RR & Suppressed & 3 \\
\hline Exclusive OR & X & RX & Suppressed & 4 & Subtract Normalized (Long) & SD & RX & Suppressed & 3,8 \\
\hline Execute & EX & RX & Suppressed & 2 & Subtract Norm- & SD & RX & Suppressed & 3,8 \\
\hline Halve (Long) & HDR & RR & Suppressed & 3 & alized (Short) & SER & RR & Suppressed & 3 \\
\hline Halve (Short) & HER & RR & Suppressed & 3 & Subtract Normalized (Short) & SE & RX & Suppressed & 3,4 \\
\hline Insert Storage Key & ISK & RR & Suppressed & 7 & Subtract Unnormalized & & & & \\
\hline Load & L & RX & Suppressed & 4 & (Long) & SWR & RR & Suppressed & 3 \\
\hline \[
\begin{aligned}
& \text { Load and Test } \\
& \text { (Long) }
\end{aligned}
\] & LTDR & RR & Suppressed & 3 & Subtract Unnormalized & & & & \\
\hline Load and Test (Short) & LTER & RR & Suppressed & 3 & \begin{tabular}{l}
(Long) \\
Subtract Un-
\end{tabular} & SW & RX & Suppressed & 3,8 \\
\hline Load Complement (Long) & LCDR & RR & Suppressed & 3 & normalized (Short) & SUR & RR & Suppressed & 3 \\
\hline Load Complement (Short) & LCER & RR & Suppressed & 3 & Subtract Unnormalized & & & & \\
\hline Load Halfword & LH & RX & Suppressed & 2 & (Short) & SU & RX & Suppressed & 3,4 \\
\hline Load (Long) & LDR & RR & Suppressed & 3 & & & & & \\
\hline Load (Long) & LD & RX & Suppressed & 3,8 & & & & & \\
\hline \[
\begin{aligned}
& \text { Load } \\
& \text { Multiple }
\end{aligned}
\] & LM & RS & Suppressed & 4 & The specification operation follow & ing branchi & LOAD PS & interruption, & man \\
\hline Load Negative (Long) & LNDR & RR & Suppressed & 3 & ual operation (N & Note 1). & & & \\
\hline Load Negative (Short) & LNER & RR & Suppressed & 3 & & & & & \\
\hline Load Positive & & & & & specification in & NTERRUPTION & otes & & \\
\hline (Long) & LPDR & RR & Suppressed & 3 & & ster specifica & & & \\
\hline Load Positive (Short) & LPER & RR & Suppressed & 3 & 2 Two-byte & unit of infor & ation spec & ation & \\
\hline Load PSW & LPSW & SI & Suppressed & 8 & 3 Floating-po & point register & ecificatio & & \\
\hline Load (Short) & LER & RR & Suppressed & 3 & \(4 \quad\) Four-byte & unit of infor & ation spec & ation cification & \\
\hline Load (Short) & LE & RX & Suppressed & 3,4 & 6 Zero prote & ection key sp & ification &  & \\
\hline Multiply & MR & RR & Suppressed & 1 & 7 Block addr & ress specifica & n & & \\
\hline Multiply & M & RX & Suppressed & 1,4 & 8 Eight-byte & unit of info & ation spe & cation & \\
\hline
\end{tabular}

\section*{Data (D)}
1. The sign or digit codes of operands in decimal arithmetic, or editing operations, or CONVERT To BINARY, are incorrect.
2. Fields in decimal arithmetic overlap incorrectly.
3. The decimal multiplicand has too many highorder significant digits.

The operation is terminated in all three cases.
The instruction-length code is 2 or 3.
\begin{tabular}{|c|c|c|c|c|}
\hline NAME & MNEMONIC & FORMAT & ACTION & NOTE \\
\hline Add Decimal & AP & SS & Terminated & 1,2 \\
\hline Compare Decimal & CP & SS & Terminated & 1,2 \\
\hline Convert to Binary & CVB & RX & Terminated & 1 \\
\hline Divide Decimal & DP & SS & Terminated & 1,2 \\
\hline Edit & ED & SS & Terminated & 1 \\
\hline Edit and Mark & EDMK & SS & Terminated & 1 \\
\hline Multiply Decimal & MP & SS & Terminated & 1,2,3 \\
\hline Subtract & & & & \\
\hline Decimal & SP & SS & Terminated & 1,2 \\
\hline Zero and Add & ZAP & SS & Terminated & 1,2 \\
\hline
\end{tabular}
data interruption notes
1 All instructions listed may have incorrect sign or digit codes.
2 Overlapping fields
3 Multiplicand length

\section*{Fixed-Point Overflow (IF)}

A high-order carry occurs or high-order significant bits are lost in fixed-point addition, subtraction, shifting, or sign-control operations.

The operation is completed by ignoring the information placed outside the register. The interruption may be masked by psw bit 36.

The instruction-length code is 1 or 2.
\begin{tabular}{llll}
\multicolumn{1}{c}{ NAME } & MNEMONIC & FORMAT & ACTION \\
Add & AR & RR & Completed \\
Add & A & RX & Completed \\
Add Halfword & AH & RX & Completed \\
Load Complement & LCR & RR & Completed \\
Load Positive & LPR & RR & Completed \\
Shift Left Double & SLDA & RS & Completed \\
Shift Left Single & SLA & RS & Completed \\
Subtract & SR & RR & Completed \\
Subtract & S & RX & Completed \\
Subtract Halfword & SH & RX & Completed
\end{tabular}

\section*{Fixed-Point Divide (IK)}
1. The quotient exceeds the register size in fixedpoint division, including division by zero.
2. The result of convert to binary exceeds 31 bits.

Division is suppressed. Conversion is completed by ignoring the information placed outside the register. The instruction-length code is 1 or 2.
\begin{tabular}{lccc}
\multicolumn{1}{c}{ Name } & Mnemonic & format & action \\
Convert to Binary & CVB & RX & Completed \\
Divide & DR & RR & Suppressed \\
Divide & D & RX & Suppressed
\end{tabular}

\section*{Decimal Overfow (DF)}

The destination field is too small to contain the result field in decimal operations.

The operation is completed by ignoring the overflow information. The interruption may be masked by PSW bit 37.

The interruption-length code is 3 .
\begin{tabular}{|c|c|c|c|}
\hline name & mnemonic & format & action \\
\hline Add Decimal & AP & SS & Completed \\
\hline Subtract Decimal & SP & SS & Completed \\
\hline Zero and Add & ZAP & SS & Completed \\
\hline \multicolumn{4}{|l|}{Decimal Divide (DK)} \\
\hline \multicolumn{4}{|l|}{The quotient exceeds the specified data field. The operation is suppressed.} \\
\hline \multicolumn{4}{|l|}{The instruction-length code is 3 .} \\
\hline \begin{tabular}{l}
name \\
Divide Decimal
\end{tabular} & mNEMONic DP & \[
\begin{aligned}
& \text { FORMAT } \\
& \text { SS }
\end{aligned}
\] & ACTION Suppressed \\
\hline
\end{tabular}

\section*{Exponent Overflow (E)}

The result characteristic exceeds 127 in floating-point addition, subtraction, multiplication, or division.

The operation is terminated.
The instruction-length code is 1 or 2.
\begin{tabular}{|c|c|c|c|}
\hline \multirow[t]{2}{*}{\begin{tabular}{l}
NAME \\
Add Normalized
\end{tabular}} & mnemonic & format & Action \\
\hline & & & \\
\hline (Long) & ADR & RR & Terminated \\
\hline Add Normalized & & & \\
\hline (Long) & AD & RX & Terminated \\
\hline Add Normalized (Short) & AER & RR & Terminated \\
\hline Add Normalized
(Short) & AE & RX & Terminated \\
\hline Add Unnormalized (Long) & AWR & RR & Terminated \\
\hline Add Unnormalized (Long) & AW & RX & Terminated \\
\hline Add Unnormalized (Short) & AUR & RR & 'Terminated \\
\hline Add Unnormalized (Short) & AU & RX & 'Terminated \\
\hline Divide (Long) & DDR & RR & Terminated \\
\hline Divide (Long) & DD & RX & Terminated \\
\hline Divide (Short) & DER & RR & Terminated \\
\hline Divide (Short) & DE & RX & Terminated \\
\hline Multiply (Long) & MDR & RR & Terminated \\
\hline Multiply (Long) & MD & RX & Terminated \\
\hline Multiply (Short) & MER & RR & Terminated \\
\hline Multiply (Short) & ME & RX & TTerminated \\
\hline Subtract Normalized (Long) & SDR & RR & Terminated \\
\hline Subtract Normalized (Long) & SD & RX & Terminated \\
\hline Subtract Normalized (Short) & SER & RR & Terminated \\
\hline Subtract Normalized (Short) & SE & RX & Terminated \\
\hline Subtract Unnormalized (Long) & SWR & RR & Terminated \\
\hline Subtract Unnormalized (Long) & SW & RX & Terminated \\
\hline Subtract Unnormalized (Short) & SUR & RR & Terminated \\
\hline Subtract Unnormalized (Short) & SU & RX & T'erminated \\
\hline
\end{tabular}

\section*{Exponent Underflow (U)}

The result characteristic is less than zero in floatingpoint addition, subtraction, multiplication, or division.

The operation is completed by making the result of the operation a true zero. The interruption may be masked by psw bit 38.

The instruction-length code is 1 or 2.
\begin{tabular}{|c|c|c|c|}
\hline \multirow[t]{3}{*}{\begin{tabular}{l}
NAME \\
Add Normalized
\end{tabular}} & mnemonic & format & ACtion \\
\hline & & & \\
\hline & ADR & RR & Completed \\
\hline Add Normalized (Long) & AD & RX & Completed \\
\hline Add Normalized (Short) & AER & RR & Completed \\
\hline \[
\begin{aligned}
& \text { Add Normalized } \\
& \text { (Short) }
\end{aligned}
\] & AE & RX & Completed \\
\hline Divide (Long) & DDR & RR & Completed \\
\hline Divide (Long) & DD & RX & Completed \\
\hline Divide (Short) & DER & RR & Completed \\
\hline Divide (Short) & DE & RX & Completed \\
\hline Multiply (Long) & MDR & RR & Completed \\
\hline Multiply (Long) & MD & RX & Completed \\
\hline Multiply (Short) & MER & RR & Completed \\
\hline Multiply (Short) & ME & RX & Completed \\
\hline Subtract Normalized (Long) & SDR & RR & Completed \\
\hline Subtract Normalized (Long) & SD & RX & Completed \\
\hline Subtract Normalized (Short) & SER & RR & Completed \\
\hline Subtract Normalized (Short) & SE & RX & Completed \\
\hline
\end{tabular}

\section*{Significance (LS)}

The result of a floating-point addition or subtraction has an all-zero fraction.

The operation is completed. The interruption may be masked by psw bit 39. The manner in which the operation is completed is determined by the mask bit.

The instruction-length code is 1 or 2.
\begin{tabular}{cccc} 
Name & mNEMONIC & format & action \\
\begin{tabular}{c} 
Add Normalized \\
(Long)
\end{tabular} & ADR & RR & Completed \\
\begin{tabular}{c} 
Add Normalized \\
(Long)
\end{tabular} & AD & RX & Completed \\
\begin{tabular}{c} 
Add Normalized \\
(Short)
\end{tabular} & AER & RR & Completed \\
\begin{tabular}{c} 
Add Normalized \\
(Short)
\end{tabular} & AE & RX & Completed \\
\begin{tabular}{c} 
Add Unnorm- \\
alized (Long)
\end{tabular} & AWR & RR & Completed
\end{tabular}
\begin{tabular}{cccc} 
NAME & MNEMONIC & FORMAT & ACTION \\
\begin{tabular}{c} 
Add Unnorm- \\
alized (Long)
\end{tabular} & AW & RX & Completed \\
\begin{tabular}{c} 
Add Unnorm- \\
alized (Short)
\end{tabular} & AUR & RR & Completed \\
\begin{tabular}{c} 
Add Unnorm- \\
alized (Short)
\end{tabular} & AU & RX & Completed \\
\begin{tabular}{c} 
Subtract Norm- \\
alized (Long)
\end{tabular} & SDR & RR & Completed \\
\begin{tabular}{c} 
Subtract Norm- \\
alized (Long)
\end{tabular} & SD & RX & Completed \\
\begin{tabular}{c} 
Subtract Norm- \\
alized (Short)
\end{tabular} & SER & RR & Completed \\
\begin{tabular}{c} 
Subtract Norm- \\
alized (Short)
\end{tabular} & SE & RX & Completed \\
\begin{tabular}{c} 
Subtract Unnorm- \\
alized (Long)
\end{tabular} & SWR & RR & Completed \\
\begin{tabular}{c} 
Subtract Unnorm- \\
alized (Long)
\end{tabular} & SW & RX & Completed \\
\begin{tabular}{c} 
Subtract Unnorm- \\
alized (Short)
\end{tabular} & SUR & RR & Completed \\
\begin{tabular}{c} 
Subtract Unnorm- \\
alized (Short)
\end{tabular} & SU & RX & Completed
\end{tabular}

\section*{Floating-Point Divide (FK)}

Division by a floating-point number with zero fraction is attempted.

The operation is suppressed.
The instruction-length code is 1 or 2.
\begin{tabular}{lccc}
\multicolumn{1}{c}{ NAME } & MNEMONIC & FORMAT & ACTION \\
Divide (Long) & DDR & RR & Suppressed \\
Divide (Long) & DD & RX & Suppressed \\
Divide (Short) & DER & RR & Suppressed \\
Divide (Short) & DE & RX & Suppressed
\end{tabular}

\section*{Functions that May Differ Among Models}

\section*{Instruction Execution}

In the editing operations, overlapping fields give unpredictable results.

Equipment connected to the hold-in line of read direct should be so constructed that the hold signal will be removed when read direct is performed. Excessive duration of this instruction may result in incomplete updating of the timer.

The purpose of the \(I_{2}\) field and the operand address in the si format of diagnose may be further defined for a particular CPU and its appropriate diagnostic
procedures. Similarly the number of low-order address bits that must be zero is further specified for a particular cpu. When the address does not have the required number of low-order zeros, a specification exception is recognized and causes a program interrup. tion.

Whether diagnose is subject to protection action depends on the model.

The diagnose operation is completed either by taking the next sequential instruction or by obtaining a new psw from location 112. The diagnostic procedure may affect the problem, supervisor, and interruptable states of the CPU, and the contents of storage registers and timer, as well as the progress of \(\mathrm{I} / \mathrm{o}\) operations.

\section*{Instruction Termination}

Only one program interruption occurs for a given instruction. The old psw always identifies a valid cause. This does not preclude simultaneous occurrence of any other causes. Which of several causes is identified may vary from one occasion to the next and from one model to another.

When instruction execution is terminated by an interruption, all, part, or none of the result may be stored. The result data, therefore, are unpredictable. The setting of the condition code, if called for, may also be unpredictable. In general, the results of the operation should not be used for further computation.

Cases of instruction termination for a program interruption are:

Protection: The key of the addressed storage location does not match the protection key in the psw. A store violation causes the operation to be terminated in the case of store multiple, read direct, test and set, and variable-length operations. Protected storage remains unchanged. The timing signals of read direct may have been made available. The operation is terminated on a fetch violation, except for execute, which is suppressed.

Addressing: An address specifies any part of data, instruction, or control word outside the available storage for the particular installation. In most cases the operation is terminated. Data in storage remain unchanged, except when designated by valid addresses.

When part of an operand in clc is specified in an unavailable location, the comparison may end at an inequality, or the operation may be terminated by the addressing exception, even though inequality could have been established from the available operand parts.

Data: The sign or digit codes of operands in decimal arithmetic, convert to binary, or editing operations are incorrect, or fields in decimal arithmetic overlap incorrectly, or the decimal multiplicand has too many high-order significant digits. The operation is terminated in all three cases. The condition code setting, if called for, is unpredictable for protection, addressing, and data exceptions.

Exponent Overflow: The result exponent of an Add, subtract, multiply, or divide overflows and the result fraction is not zero. The operation is terminated. The condition code is set to 3 for add and subtract, and remains unchanged for multiply and divide.

\section*{Machine-Check Interruption}

For a machine-check interruption, the old PSW is stored at location 48 with a zero interruption code. The state of the CPU is scanned out into the storage area starting with location 128 and extending through as many words as are required by the given CPU. The new psw is fetched from location 112. Proper execution of these steps depends on the nature of the machine check. A change in the machine-check mask bit due to the loading of a new rsw results in a change in the treatment of machine checks. Depending upon the nature of a machine check, the old treatment may still be in force for several cycles. Machine checks that occur in operations executed by \(1 / 0\) channels may either cause a machine-check interruption or are recorded in the csw for that operation.

\section*{Instruction-Length Code}

The instruction-length code is predictable only for program and supervisor-call interruptions. For \(\mathrm{I} / \mathrm{o}\) and external interruptions, the interruption is not caused by the last interpreted instruction, and the code is not predictable for these classes of interruptions. For ma-chine-check interruptions, the setting of the code is a function of the malfunction and therefore unpredictable.

For the supervisor-call interruption the instructionlength code is 1 , indicating the halfword length of supervisor call; for the program interruptions, the codes 1,2 , and 3 indicate the instruction length in halfwords. The code 0 is reserved for program interruptions where the length of the instruction is not available because of certain overlap conditions in instruction fetching. In those cases, the instruction address in the old psw does not represent the next instruction address. The instruction-length code 0 can occur only for a program interruption caused by a protected or unavailable data address.

\section*{Timer}

Updating of the timer may be omitted when \(1 / 0\) data transmission approaches the limit of storage capability and when a channel sharing CPU equipment and operating in burst mode causes CPU activity to be locked out.
When a high-resolution timer is installed, the following rules apply:
1. Use of the contents of location 83 as a source of an instruction yields unpredictable results.
2. The storing of data by the channel at location 83 has an unpredictable effect on the eight low-order bits of the timer value, while fetching of data by the channel from word location 83 yields unpredictable results.
3. In a system having shared storage, storing in the low-order byte of another CPU's timer has an unpredictable effect on the eight low-order bits of the timer value, while a fetch-type operation to the timer location of another cPU causes the content of the low-order byte to be unpredictable.

\section*{System Control Panel}

The system-reset function may correct the parity of general and floating-point registers, as well as the parity of the PSW.

Pressing the start key after a system reset without first introducing a new instruction address yields unpredictable results.

The number of data switches is sufficient to allow storing of a full physical storage word. Correct parity generation is provided. In some models, either correct or incorrect parity is generated under switch control.

The data in the storage, general register or floatingpoint register location, or the instruction-address part of the PSW as specified by the address switches and the storage-select switch can be displayed by the display key. When the location designated by the address switches and storage-select switch is not available, the displayed information is unpredictable. In some models, the instruction address is permanently displayed and hence is not explicitly selected.

When the address-comparison switches are set to the stop position, the address in the address switches is compared against the value of the instruction address on some models, and against all addresses on others. Comparison includes only that part of the instruction address corresponding to the physical word size of storage.

Comparison of the entire halfword instruction address is provided in some models, as is the ability to compare data addresses.

The test light may be on when one or more diagnostic functions under control of diagnose are activated, or when certain abnormal circuit breaker or thermal conditions occur.

\section*{Normal Channel Operation}

Channel capacity depends on the way I/o operations are programmed and the activity in the rest of the system. In view of this, an evaluation of the ability of a specific \(1 / 0\) configuration to function concurrently must be based on the application. Two systems employing identical complements of \(\mathrm{I} / \mathrm{o}\) devices may be able to execute certain programs in common, but it is possible that other programs requiring, for example, data chaining may not run on one of the systems.

The time when the interruption due to the pCI flag occurs depends on the model and the current activity. The channel may cause the interruption an unpredictable time after control of the operation is taken over by the CCW containing the PCI flag.

The content of the count field in a csw associated with an interruption due to the PCI flag is unpredictable. The content of the count field depends on the model and its current activity.

When the interruption condition due to the pCI flag has been delayed until the operation at the subchannel has been terminated, two interruptions from the subchannel still may take place, with the first interruption indicating and clearing the PCI condition alone, and the second providing the csw associated with the ending status. Whether one or two interruptions occur depends on the model, and on whether the pCI condition has been assigned the highest priority for interruption at the time of termination.

When the channel has established which device on the channel will cause the next \(\mathrm{I} / \mathrm{o}\) interruption, the identity of the device is preserved in the channel. Except for conditions associated with termination of an operation at the subchannel, the current assignment of priority for interruptions among devices may or may not be canceled when start \(1 / 0\) or test I/O is issued to the channel, depending upon the model.

The assignment of priority among requests for interruption from channels is based on the type of channel. The priorities of selector channels are in the order of their addresses, with channel 1 having the highest priority. The interruption priority of the multiplexor channel is not fixed, and depends on the model and the current activity in the channel.

\section*{Channel Programming Errors}

A data address referring to a location not provided in the model normally causes program check when the device offers a byte of data to be placed at the nonexistent location or requests a byte from that location. Models in which the channel does not have the capacity to address \(16,777,216\) bytes of storage cause program check whenever the address is found to exceed the addressing capacity of the channel.

In the following cases, action depends on the addressing capacity of the model.
1. When the data address in the ccw designated by the caw exceeds the addressing capacity of the model, the \(\mathrm{I} / \mathrm{o}\) operation is not initiated and the csw is stored during the execution of start i/o. Normally an invalid data address does not preclude the initiation of the operation.
2. When the data address in a ccw fetched during command chaining exceeds the addressing capacity of the model, the \(\mathrm{I} / \mathrm{o}\) operation is not initiated.
3. When a cCw fetched on data chaining contains an address exceeding the addressing capacity of the model and the device signals channel end immediately upon transferring the last byte designated by the preceding ccw, program check is indicated to the program. Normally, program check is not indicated unless the device attempts to transfer one more byte of data.
4. Data addresses are not checked for validity during skipping, except that the initial data address in the ccw cannot exceed the addressing capacity of the model.

When the channel detects chaining check, program check, or protection check, the content of the count field in the associated csw is unpredictable.

When the channel detects a programming error in the CAW or in the first CCW, the PCI bit may unpredictably appear in a csw stored by start I/o without the pCI flag being on in the first ccw associated with the start \(\mathrm{I} / \mathrm{o}\).
When a programming error occurs in the information placed in the caw or ccw and the addressed channel or subchannel is working, either condition code 1 or 2 may be set, depending on the model. Similarly, either code 1 or 3 may be set when a programming error occurs and a part of the addressed r/o system is not operational.

When a programming error occurs and the addressed device contains an interruption condition, with the channel and subchannel in the available state, start I/o may or may not clear the interruption condition, depending on the type of error and the model. If the instruction has caused the device to be interrogated, as indicated by the presence of the busy bit in the csw, the interruption condition has been cleared, and the csw contains program check, as well as the status from the device.

When the channel detects several error conditions, all conditions may be indicated or only one may appear in the csw, depending on the condition and the model.

\section*{Channel Equipment Errors}

Parity errors detected by the channel on data sent to or received from the \(\mathrm{I} / \mathrm{o}\) device on some models cause the current operation to be terminated. When the channel and the CPU share common equipment, parity errors on data may cause malfunction reset to be performed. The recovery procedure in the channel and subsequent state of the subchannel upon a malfunction reset depend on the model.

Detection of channel control check or interface control check causes the current operation, if any, to be immediately terminated and causes the channel to perform the malfunction-reset function. The recovery procedure in the channel and the subsequent state of the subchannel upon a malfunction reset depend on the model.

The contents of the csw, as well as the address in the rsw identifying the \(\mathrm{I} / \mathrm{o}\) device, are unpredictable upon the detection of a channel-control-check condition.

Some channels can tolerate an absence of data transfer during a burst mode operation, such as occurs when reading a long gap on tape, for not more than approximately one-half minute. Equipment malfunction may be indicated when an absence of data transfer exceeds this time.

Execution of malfunction reset in the channel depends on the type of error and model. It may cause all operations in the channel to be terminated and all operational subchannels to be reset to the available state. The channel may send the malfunction-reset signal to the device connected to the channel at the time the malfunctioning is detected, or a channel sharing common equipment with the CPU may send the system-reset signal to all devices attached to the channel.

The method of processing a request for interruption due to equipment malfunctioning, as indicated by the presence of the channel-control-check and interface-control-check conditions, depends on the model. In channels sharing common equipment with the cru, malfunctioning detected by the channel may be indicated by the machine-check interruption.

\section*{Alphabetic List of Instructions}

The listings in the TYPE and exceptions columns mean:
\(\begin{array}{ll}\text { A } & \text { Addressing exception } \\ \text { C } & \text { Condition code is set }\end{array}\)
\(\begin{array}{ll}\text { C } & \text { Condition code } \\ \text { D } & \text { Data exception }\end{array}\)
DF Decimal-overflow exception
DK Decimal-divide exception
E Exponent-overflow exception
EX Execute exception
F Floating-point feature
FK Floating-point divide exception
IF Fixed-point overflow exception
\(\begin{array}{ll}\text { IK } & \text { Fixed-point divide exception } \\ \text { L } & \text { New condition code loaded }\end{array}\)
LS Significance exception
\(\begin{array}{ll}\text { M } & \text { Privileged-operation exception } \\ \text { P } & \text { Protection exception }\end{array}\) Protection exception
Specification exception
Decimal feature
Exponent-underflow exception
Direct control feature
Protection feature
\begin{tabular}{|c|c|c|c|c|}
\hline NAME & \[
\begin{aligned}
& \text { MNE- } \\
& \text { MONIC }
\end{aligned}
\] & TYpe & EXCEPTIONS & CODE PG. \\
\hline Add & AR & RR C & IF & 1A 28 \\
\hline Add & A & RX C & P,A,S, IF & 5A 28 \\
\hline Add Decimal & AP & SS T,C & P,A, D, DF & FA 37 \\
\hline Add Halfword & AH & RX C & P,A,S, IF & 4A 28 \\
\hline Add Logical & ALR & RR C & & 1E 28 \\
\hline Add Logical & AL & RX C & P,A,S & 5E 28 \\
\hline Add Normalized (Long) & ADR & RR F,C & S,U,E,LS & 2A 45 \\
\hline Add Normalized (Long) & AD & RX F,C & P,A,S,U,E,LS & 6 A 45 \\
\hline Add Normalized (Short) & AER & RR F,C & S,U,E,LS & 3A 45 \\
\hline Add Normalized (Short) & AE & RX F,C & P,A,S,U,E,LS & 7A 45 \\
\hline Add Unnormalized (Long) & AWR & RR F,C & S, E,LS & 2E 46 \\
\hline Add Unnormalized (Long) & AW & RX F,C & P,A,S, E,LS & 6E 46 \\
\hline Add Unnormalized (Short) & AUR & RR F,C & S, E,LS & 3E 46 \\
\hline Add Unnormalized (Short) & AU & RX F,C & P,A,S, E,LS & 7 E 46 \\
\hline AND & NR & RR C & & 1455 \\
\hline AND & N & RX \({ }^{\text {C }}\) & P,A,S & 5455 \\
\hline AND & NI & SI C & P,A & 9455 \\
\hline AND & NC & SS X,C & P,A & D4 55 \\
\hline Branch and Link & BALR & RR & & 0566 \\
\hline Branch and Link & BAL & RX & & 45.66 \\
\hline Branch on Condition & BCR & RR & & 0765 \\
\hline Branch on & & & & \\
\hline Condition & BC & RX & & 4765 \\
\hline Branch on Count & BCTR & RR & & \(06 \quad 66\) \\
\hline Branch on Count & BCT & RX & & \(46 \quad 66\) \\
\hline Branch on Index High & BXH & RS & & \(86 \quad 66\) \\
\hline Branch on Index & & & & \\
\hline Low or Equal & BXLE & RS & & 8766 \\
\hline Compare & CR & RR C & & 19 30 \\
\hline Compare & C & RX C & P,A,S & 5930 \\
\hline Compare Decimal & CP & SS T, C & P,A, D & F9 38 \\
\hline Compare Halfword & CH & RX C & P,A,S & 4930 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline NAME & MNEMONIC & TYPE & exceptions & \multicolumn{2}{|l|}{CODE PG.} \\
\hline Compare Logical & CLR & RR C & & 15 & 54 \\
\hline Compare Logical & CL & RX C & P,A,S & 55 & 54 \\
\hline Compare Logical & CLI & SI C & P,A & 95 & 54 \\
\hline Compare Logical & CLC & SS C & P,A & D5 & 54 \\
\hline Compare (Long) & CDR & RR F,C & S & 29 & 47 \\
\hline Compare (Long) & CD & RX F,C & P,A,S & 69 & 47 \\
\hline Compare (Short) & CER & RR F,C & S & 39 & 47 \\
\hline Compare (Short) & CE & RX F,C & P,A,S & 79 & 47 \\
\hline Convert to Binary & CVB & RX & P,A,S,D, IK & 4 F & 31 \\
\hline Convert to Decimal & CVD & RX & P,A,S & 4 E & 32 \\
\hline Diagnose & & SI & M,P,A,S & 83 & 76 \\
\hline Divide & DR & RR & S, IK & 1 D & 31 \\
\hline Divide & D & RX & P,A,S, IK & 5D & 31 \\
\hline Divide Decimal & DP & SS T & P,A,S,D, DK & FD & 38 \\
\hline Divide (Long) & DDR & RR F & S,U,E,FK & 2D & 49 \\
\hline Divide (Long) & DD & RXF & P,A,S,U,E,FK & 6 D & 49 \\
\hline Divide (Short) & DER & RR F & S,U,E,FK & 3D & 49 \\
\hline Divide (Short) & DE & RX F & P,A,S,U,E,FK & 7D & 49 \\
\hline Edit & ED & SS T,C & P,A, D & DE & 57 \\
\hline Edit and Mark & EDMK & SS T,C & P,A, D & DF & 59 \\
\hline Exclusive OR & XR & RR C & & 17 & 55 \\
\hline Exclusive OR & X & RX C & P,A,S & 57 & 55 \\
\hline Exclusive OR & XI & SI C & P,A & 97 & 55 \\
\hline Exclusive OR & XC & SS C & P,A & D7 & 55 \\
\hline Execute & EX & RX & P,A,S, EX & 44 & 67 \\
\hline Halt I/O & HIO & \multicolumn{2}{|l|}{SI CM} & 9 E & 96 \\
\hline Halve (Long) & HDR & RR F & S & 24 & 48 \\
\hline Halve (Short) & HER & RR F & S & 34 & 48 \\
\hline Insert Character & IC & \multicolumn{2}{|l|}{RX P,A} & 43 & 56 \\
\hline Insert Storage Key & ISK & \multicolumn{2}{|l|}{RRZ M, A,S} & 09 & 74 \\
\hline Load & LR & \multicolumn{2}{|l|}{RR} & 18 & 26 \\
\hline Load & L & RX & P,A,S & 58 & 26 \\
\hline Load Address & LA & RX & & 41 & 56 \\
\hline Load and Test & LTR & \multicolumn{2}{|l|}{RR C} & 12 & 26 \\
\hline Load and Test (Long) & LTDR & RR F,C & S & 22 & 44 \\
\hline Load and Test (Short) & LTER & RR F,C & \multirow[b]{2}{*}{IF} & 32 & 44 \\
\hline Load Complement & LCR & RR C & & 13 & 27 \\
\hline Load Complement (Long) & LCDR & RR F,C & & 23 & 44 \\
\hline Load Complement
(Short) & LCER & RR F,C & S & 33 & 44 \\
\hline Load Halfword & LH & RX & P,A,S & 48 & 26 \\
\hline Load (Long) & LDR & RR F & S & 28 & 44 \\
\hline Load (Long) & LD & RX F & P,A,S & 68 & 44 \\
\hline Load Multiple & LM & RS & P,A,S & 98 & 27 \\
\hline Load Negative & LNR & RR C & & 11 & 27 \\
\hline Load Negative (Long) & LNDR & RR F,C & S & 21 & 45 \\
\hline Load Negative (Short) & LNER & RR F,C & S & 31 & 45 \\
\hline Load Positive & LPR & RR C & IF & 10 & 27 \\
\hline Load Positive (Long) & LPDR & RR F, C & C S & 20 & 44 \\
\hline Load Positive (Short) & LPER & RR F,C & - S & 30 & 44 \\
\hline Load PSW & LPSW & SI L & M, P,A,S & 82 & 73 \\
\hline Load (Short) & LER & RR F & S & 38 & 44 \\
\hline Load (Short) & LE & RX F & P,A,S & 78 & 44 \\
\hline Move & MVI & SI & P,A & 92 & 53 \\
\hline Move & MVC & SS & P,A & D2 & 53 \\
\hline Move Numerics & MVN & SS & P,A & D1 & 54 \\
\hline Move with Offset & MVO & SS & P,A & E1 & 40 \\
\hline Move Zones & MVZ & SS & P,A & D3 & 54 \\
\hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|}
\hline name & mnemonic & \multicolumn{2}{|l|}{TYPE} & CODE \\
\hline Set Program Mask & SPM & RR & L & 04 \\
\hline Set System Mask & SSM & SI & & 80 \\
\hline Shift Left Double & SLDA & RS & C & 8 F \\
\hline Shift Left Single & SLA & RS & C & 8B \\
\hline Shift Left Double Logical & SLDL & RS & & 8D \\
\hline Shift Left Single & & & & \\
\hline Logical & SLL & RS & & 89 \\
\hline Shift Right Double & SRDA & RS & C & 8E \\
\hline Shift Right Single & SRA & RS & C & 8A \\
\hline Shift Right Double Logical & SRDL & RS & & 8C \\
\hline Shift Right Single & & & & \\
\hline Logical & SRL & RS & & 88 \\
\hline Start I/O & SIO & SI & C & 9 C \\
\hline Store & ST & RX & & 50 \\
\hline Store Character & STC & RX & & 42 \\
\hline Store Halfword & STH & RX & & 40 \\
\hline Store Multiple & STM & RS & & 90 \\
\hline Subtract & SR & RR & C & 1B \\
\hline Subtract & S & RX & C & 5B \\
\hline Subtract Halfword & SH & RX & C & 4B \\
\hline Subtract Logical & SLR & RR & C & 1 F \\
\hline Subtract Logical & SL & RX & C & 5 F \\
\hline Supervisor Call & SVC & RR & & 0A \\
\hline Test and Set & TS & SI & C & 93 \\
\hline Test Channel & TCH & SI & C & 9 F \\
\hline Test I/O & TIO & SI & C & 9 D \\
\hline Test Under Mask & TM & SI & C & 91 \\
\hline Translate & TR & SS & & DC \\
\hline Translate and Test & TRT & SS & C & DD \\
\hline Unpack & UNPK & SS & & F3 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{4}{|l|}{Floating-Point Feature Instructions} \\
\hline NAME & mnemonic & TYPE & Code \\
\hline Add Normalized (Long) & ADR & RR F,C & 2A \\
\hline Add Normalized (Long) & AD & RX F,C & 6A \\
\hline Add Normalized (Short) & AER & RR F,C & 3A \\
\hline Add Normalized (Short) & AE & RX F,C & 7A \\
\hline Add Unnormalized (Long) & AWR & RR F,C & 2E \\
\hline Add Unnormalized (Long) & AW & RX F,C & 6E \\
\hline Add Unnormalized (Short) & AUR & RR F,C & 3E \\
\hline Add Unnormalized (Short) & AU & RX F,C & 7E \\
\hline Compare (Long) & CDR & RR F,C & 29 \\
\hline Compare (Long) & CD & RX F,C & 69 \\
\hline Compare (Short) & CER & RR F,C & 39 \\
\hline Compare (Short) & CE & RX F,C & 79 \\
\hline Divide (Long) & DDR & RR F & 2D \\
\hline Divide (Long) & DD & RX F & 6D \\
\hline Divide (Short) & DER & RR F & 3D \\
\hline Divide (Short) & DE & RX F & 7D \\
\hline Halve Long & HDR & RR F & 24 \\
\hline Halve (Short) & HER & RR F & 34 \\
\hline Load and Test (Long) & LTDR & RR F,C & 22 \\
\hline Load and Test (Short) & LTER & RR F,C & 32 \\
\hline Load Complement (Long) & LCDR & RR F,C & 23 \\
\hline Load Complement (Short) & LCER & RR F,C & 33 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|}
\hline NAME & MNEMONIC & TYPE & CODE \\
\hline Load (Long) & LDR & RR F & 28 \\
\hline Load (Long) & LD & RX F & 68 \\
\hline Load Negative (Long) & LNDR & RR F,C & 21 \\
\hline Load Negative
(Short) & LNER & RR F,C & 31 \\
\hline \[
\begin{aligned}
& \text { Load Positive } \\
& \text { (Long) }
\end{aligned}
\] & LPDR & RR F,C & 20 \\
\hline Load Positive
(Short) & LPER & RR F,C & 30 \\
\hline Load (Short) & LER & RR F & 38 \\
\hline Load (Short) & LE & RX F & 78 \\
\hline Multiply (Long) & MDR & RR F & 2 C \\
\hline Multiply (Long) & MD & RX F & \({ }^{6 C}\) \\
\hline Multiply (Short) & MER & RR F & 3 C \\
\hline Multiply (Short) & ME & RX F & 7C \\
\hline Store (Long) & STD & RX F & 60 \\
\hline Store (Short) & STE & RX F & 70 \\
\hline Subtract Normalized (Long) & SDR & RR F,C & 2B \\
\hline Subtract Normalized (Long) & SD & RX F,C & 6B \\
\hline Subtract Normalized (Short) & SER & RR F,C & 3B \\
\hline Subtract Normalized (Short) & SE & RX F,C & 7B \\
\hline Subtract Unnormalized (Long) & SWR & RR F,C & 2F \\
\hline Subtract Unnormalized (Long) & SW & RX F,C & 6F \\
\hline Subtract Unnormalized (Short) & SUR & RR F,C & 3F \\
\hline Subtract Unnorm-
alized (Short) & SU & RX F,C & 7F \\
\hline Decimal Feature & Instructions & & \\
\hline name & mnemonic & TYpe & CODE \\
\hline Add Decimal & AP & SS T,C & FA \\
\hline Compare Decimal & CP & SS T, C & F9 \\
\hline Divide Decimal & DP & SS T & FD \\
\hline Edit & ED & SS T,C & DE \\
\hline Edit and Mark & EDMK & SS T,C & DF \\
\hline Multiply Decimal & MP & SS T & FC \\
\hline Subtract Decimal & SP & SS T,C & FB \\
\hline Zero and Add & ZAP & SS T,C & F8 \\
\hline
\end{tabular}

\section*{Commercial Instruction Seł}

The commercial instruction set includes the instructions of both the standard instruction set and the decimal feature.
\begin{tabular}{lllll}
\multicolumn{4}{c}{ Protection Feature } & Instructions \\
\multicolumn{1}{c}{ NAME } & MNEMONIC & & \\
\multicolumn{1}{c}{ TYPE } & CODE \\
Insert Storage Key & ISK & RR Z & 09 \\
Set Storage Key & SSK & RR Z & 08
\end{tabular}

Scientific Instruction Set
The scientific instruction set includes the instructions of both the standard instruction set and the floating-point feature.

Universal Instruction Set
When the instructions associated with storage protection are added to the commercial and scientific features, a universal instruction set is obtained.

\section*{Direct Control Feature Instructions}
\begin{tabular}{rccc} 
NAME & MNEMONIC & TYPE & CODE \\
Read Direct & RDD & SI Y & \(\mathbf{8 5}\) \\
Write Direct & WRD & SI Y & \(\mathbf{8 4}\)
\end{tabular}

\section*{List of Instructions by Operation Code}
\begin{tabular}{|c|c|c|}
\hline CODE & MNEMONIC & PAGE \\
\hline 04 & SPM & 73 \\
\hline 05 & BALR & 66 \\
\hline 06 & BCTR & 66 \\
\hline 07 & BCR & 65 \\
\hline 08 & SSK & 74 \\
\hline 09 & ISK & 74 \\
\hline 0A & SVC & 74 \\
\hline 10 & LPR & 27 \\
\hline 11 & LNR & 27 \\
\hline 12 & LTR & 26 \\
\hline 13 & LCR & 27 \\
\hline 14 & NR & 55 \\
\hline 15 & CLR & 54 \\
\hline 16 & OR & 55 \\
\hline 17 & XR & 55 \\
\hline 18 & LR & 26 \\
\hline 19 & CR & 30 \\
\hline 1A & AR & 28 \\
\hline 1B & SR & 29 \\
\hline 1C & MR & 30 \\
\hline 1D & DR & 31 \\
\hline 1E & ALR & 28 \\
\hline 1 F & SLR & 29 \\
\hline 20 & LPDR & 44 \\
\hline 21 & LNDR & 45 \\
\hline 22 & LTDR & 44 \\
\hline 23 & LCDR & 44 \\
\hline 24 & HDR & 48 \\
\hline 28 & LDR & 44 \\
\hline 29 & CDR & 47 \\
\hline 2 A & ADR & 45 \\
\hline 2B & SDR & 46 \\
\hline 2C & MDR & 48 \\
\hline 2D & DDR & 49 \\
\hline 2E & AWR & 46 \\
\hline 2 F & SWR & 47 \\
\hline 30 & LPER & 44 \\
\hline 31 & LNER & 45 \\
\hline 32 & LTER & 44 \\
\hline 33 & LCER & 44 \\
\hline 34 & HER & 48 \\
\hline 38 & LER & 44 \\
\hline 39 & CER & 47 \\
\hline 3A & AER & 45 \\
\hline 3B & SER & 46 \\
\hline 3C & MER & 48 \\
\hline 3D & DER & 49 \\
\hline 3E & AUR & 46 \\
\hline 3 F & SUR & 47 \\
\hline 40 & STH & 32 \\
\hline 41 & LuA & 56 \\
\hline 42 & STC & 56 \\
\hline 43 & IC & 56 \\
\hline 44 & EX & 67 \\
\hline 45 & BAL & 66 \\
\hline 46 & BCT & 66 \\
\hline 47 & BC & 65 \\
\hline 48 & LH & 26 \\
\hline 49 & CH & 30 \\
\hline 4A & AH & 28 \\
\hline 4B & SH & 29 \\
\hline 4C & MH & 30 \\
\hline 4E & CVD & 32 \\
\hline 4F & CVB & 31 \\
\hline 50 & ST & 32 \\
\hline 54 & N & 55 \\
\hline 55 & CL & 54 \\
\hline 56 & 0 & 55 \\
\hline 57 & X & 55 \\
\hline 58 & L & 26 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline code & mNEmonic & page \\
\hline 59 & C & 30 \\
\hline 5A & A & 28 \\
\hline 5B & S & 29 \\
\hline 5C & M & 30 \\
\hline 5D & D & 31 \\
\hline 5 E & AL & 28 \\
\hline 5 F & SL & 29 \\
\hline 60 & STD & 50 \\
\hline 68 & LD & 44 \\
\hline 69 & CD & 47 \\
\hline 6A & AD & 45 \\
\hline 6B & SD & 46 \\
\hline 6C & MD & 48 \\
\hline 6 D & DD & 49 \\
\hline 6 E & AW & 46 \\
\hline 6 F & SW & 47 \\
\hline 70 & STE & 50 \\
\hline 78 & LE & 44 \\
\hline 79 & CE & 47 \\
\hline 7A & AE & 45 \\
\hline 7B & SE & 46 \\
\hline 7C & ME & 48 \\
\hline 7D & DE & 49 \\
\hline 7E & AU & 46 \\
\hline 7 F & SU & 47 \\
\hline 80 & SSM & 74 \\
\hline 82 & LPSW & 73 \\
\hline 83 & & 76 \\
\hline 84 & WRD & 75 \\
\hline 85 & RDD & 75 \\
\hline 86 & BXH & 66 \\
\hline 87 & BXLE & 66 \\
\hline 88 & SRL & 60 \\
\hline 89 & SLL & 59 \\
\hline 8A & SRA & 33 \\
\hline 8B & SLA & 32 \\
\hline 8 C & SRDL & 60 \\
\hline 8D & SLDL & 60 \\
\hline 8 E & SRDA & 34 \\
\hline 8 F & SLDA & 33 \\
\hline 90 & STM & 32 \\
\hline 91 & TM & 56 \\
\hline 92 & MVI & 53 \\
\hline 93 & TS & 74 \\
\hline 94 & NI & 55 \\
\hline 95 & CLI & 54 \\
\hline 96 & OI & 55 \\
\hline 97 & XI & 55 \\
\hline 98 & LM & 27 \\
\hline 9 C & SIO & 94 \\
\hline 9 D & TIO & 95 \\
\hline 9 E & HIO & 96 \\
\hline 9 F & TCH & 98 \\
\hline D1 & MVN & 54 \\
\hline D2 & MVC & 53 \\
\hline D3 & MVZ & 54 \\
\hline D4 & NC & 55 \\
\hline D5 & CLC & 54 \\
\hline D6 & OC & 55 \\
\hline D7 & XC & 55 \\
\hline DC & TR & 57 \\
\hline DD & TRT & 57 \\
\hline DE & ED & 57 \\
\hline DF & EDMK & 59 \\
\hline F1 & MVO & 40 \\
\hline F2 & PACK & 39 \\
\hline F3 & UNPK & 39 \\
\hline F8 & ZAP & 37 \\
\hline F9 & CP & 38 \\
\hline FA & AP & 37 \\
\hline FB & SP & 37 \\
\hline FC & MP & 38 \\
\hline FD & DP & 38 \\
\hline
\end{tabular}

Where more than one page-reference is given, major references appear first and in italic type.

Base address ..... 13
Basic unit of information (the byte) ..... 8
Bits ..... 8 ..... 100
In a byte
In a byte
Blocking of data ..... 99
Boundary, integral ..... 8
Branch address ..... 63, 64
BRANCH AND LINK instruction (BALR, BAL) ..... 66Description .....
Example of use ..... 127
BRANCH ON CONDITION instruction (BCR, BC) Description ..... 65
Example of use ..... 127
BRANCH ON COUNT instruction (BCTR, BCT)
Description ..... 66
Example of use ..... 128
BRANCH ON INDEX HIGH instruction (BXH)
Description ..... 66
Example of use ..... 128
BRANCH ON INDEX LOW OR EQUAL instruction (BXLE) ..... 66
Branching
As a change in sequential operations ..... 62
Decision making in ..... 63
Definition ..... 62
Examples ..... 127
Instruction formats


Instructions
62
62
Sequential operation exceptions in ..... 62
14
Burst mode of operation ..... 85, 18
Bus-out check (sense bit) ..... 106
Busy condition ..... 114
Bytes ..... 8
CAW (channel address word) ..... \(99,19,87\)
CCW(See "channel command word.")
Central processing unit (CPU) ..... 8
Chain-command flag (in CCW) ..... 99, 101
Chain-data flag (in CCW) ..... 99, 101
Chaining
103
Of commands
101
Chaining check condition ..... 118
Channel
89
Address ..... 90
Availability ..... 85, 18
Commands ..... 105, 99
Compatibility of operation ..... 88
Data rate capabilities
93, 164
93, 164
Equipment error ..... 18 ..... 85
Function
Function
Modes of operation
85, 18
85, 18
Multiplex mode ..... 93, 163
Subchannels ..... 86, 89
Channel address word (CAW) ..... 99, 19, 87
Channel command word (CCW)
Composition ..... 99
Types ..... 118
Channel data check condition ..... 118
Channel end condition ..... 115, 111
Channel operation, possible differences among models in normal ..... 163
Channel status conditions
Chaining check ..... 118
Channel control check ..... 118
118

Interface control check ..... 18
Program-controlled interruption ..... 116
Channel status word (CSW) ..... 119
Count ..... 120
Status bits ..... 120
Characteristic in floating-point operands ..... 41, 11, 138
Classes of instructions ..... 154CodeEBCDIC12, 150.2
Command71, 156, 162
Interruption12, 13, 154, 167
USASCII-8
(See "condition code.")
103
Chaining106, 20
Read105, 20
Transfer in Channel ..... 107, 20
Of CAW113,119
Command immediate (or immediate operation) .................. 106
mmercial instruction set ..... 167,5
Example of use ..... 136.2
Description ..... 30
COMPARE instruction (CR, C) ..... 30
Description ..... 47
Description ..... 54
Compatibility5
As a design featureLimitationsOf operation5
Components of an address71
In branching ..... 63
In fixed-point arithmetic operations ..... 25
In I/O operations ..... 42
Togical operations65, 152
Control command ..... \(106,20,100\)
(See "system control panel.")
Control section in CPU ..... 9
Address in device address ..... 8
Attachment in system84, 18
Indistinguishable from I/O devices ..... 18, 85
Selection ..... 84
Shared by I/O devices ..... 85, 89
Control unit end condition ..... 114, 111
Control word formats ..... 153
CONVERT TO BINARY instruction (CVB) Description ..... 31
Example of use ..... 130
CONVERT TO DECIMAL instruction (CVD) Description ..... 32
Example of use ..... 130
Count
In CCW ..... 100
In CSW ..... 120
Counter, instruction (instruction address portion of ..... 71 
current PSW) 
current PSW)
CPU (central processing unit) ..... 8
CPU facilities ..... 8
CSW
(See "channel status word.")
Data
Address in CCW ..... 99
Blocking
101, 87
101, 87
Chaining (as affected by compatibility) ..... 88, 163
Channel prefetching and buffering of ..... 101
Exception ..... 80, 160
Positioning of in main storage ..... 8
Switches ..... 107
Data check (sense bit)
35
Decimal arithmetic
24
24
Fixed-point arithmetic
Fixed-point arithmetic ..... 44
Floating-point arithmetic ..... 51
Summary ..... 151
Data rate (as affected by compatibility) ..... 88
Data transfer
Basic procedure for a
Basic procedure for a ..... 21 ..... 21
Decimal arithmetic
Application ..... 10
Condition-code settings ..... 36
Data format ..... 35
Examples ..... 136.2
Exceptions ..... 40
Instruction formats ..... 36-40
Instructions ..... 35
Packed and zoned formats ..... 35
Representation in USASCII-8 and EBCDIC ..... 11, 36
Decimal feature instructions
136.4,40
Decimal fields, shifting of ..... 40, 80
Decimal-divide exception
Decimal-overflow exception ..... 40, 80, 160
Decimal-to-hexadecimal, hexadecimal-to-decimal ..... 146-147
Decision-making by BRANCH ON CONDITION instruction ..... 65, 14, 63
Design feature
Compatibility as a ..... 5
General-purpose system as a
6,17
6,17
Multisystem operation as a
Multisystem operation as a ..... 6
Solid logic technology as a ..... 5
6
System alerts as a
System alerts as a
89
Device
Device
Accessibility ..... 89
Addressing
Address in I/O old PSW ..... 112
Address in START I/O ..... 94
Error condition ..... 93
General information ..... 84, 18
Device end condition
150, 16
DIAGNOSE instruction ..... 76, 162
Diagnostic procedure (initiated by a machine check) ..... 16 ..... 15
Diagnostic scan-out area, address of
Diagnostic scan-out area, address of


Fixed-point arithmetic
Condition code settings .................................................... 25
24
Data format
Examples ..... 129
Exceptions ..... 34
General description ..... 10
Instruction formats
26
Instructions ..... -34
Number representation ..... 24
26
ummary of instructions ..... 24, 137
Fixed-point-divide exception ..... 34, 80, 160
Fixed-point-overflow exception ..... 34, 80, 160
Flag in CCW
As defined for each type of command ..... 105
Chain-command ..... 99
Chain-data ..... 99
Program-controlled-interruption (PCI) ..... 100
Skip ..... 00
Suppress-length-indication (SLI) ..... 99
Floating-point arithmetic
Condition code settings
Condition code settings ..... 42 ..... 42
Data format ..... 41
36.4
Examples
Examples ..... 50
General description ..... 50
11
18
Instruction formats
43-50
nstructions ..... 42
Number representation ..... 41
Purpose ..... 41
9
Registers
138
numbers to
9
9
Identification ..... 9
Number ..... 9
Size ..... 10
Floating-point-divide exception ..... 50, 80, 161
Floating-point-feature instructions, listing of ..... 167
Format, data(See "data format.")
Format, I/O ..... 93
Format, information ..... 7
ormat, instruction(See "instruction formats.")
Formats, basic instruction ..... 12
Fullword (word) ..... 161-164
General registers ..... 9
General-purpose system ..... 5
Generating of addresses
Generating of addresses ..... 13
41


ILC (instruction length code) ..... 71, 77
Immediate operands ..... 117


\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Purpose ...................................................................77, 15.15}} \\
\hline & \\
\hline Supervisor call & \\
\hline \multicolumn{2}{|l|}{Interruption pending (state of the I/O system) ................. 90} \\
\hline \multicolumn{2}{|l|}{\begin{tabular}{l}
Interval timer \\
(See "timer.")
\end{tabular}} \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{I/O Intention required (sense bit) .................................. 107}} \\
\hline & \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} \\
\hline & \\
\hline \multicolumn{2}{|l|}{(See "device.")} \\
\hline IPL (initial program loading) & 123, 22 \\
\hline \multicolumn{2}{|l|}{IPL via external-start lines ............................................} \\
\hline \multicolumn{2}{|l|}{Key in storage ...........................................................17, 70} \\
\hline \multicolumn{2}{|l|}{\begin{tabular}{l}
Key, protection \\
(See "protection key.")
\end{tabular}} \\
\hline \multicolumn{2}{|l|}{Keys and lights on system control panel .......................124-126} \\
\hline \multicolumn{2}{|l|}{\begin{tabular}{l}
Length specifications \\
(See "instruction formats.")
\end{tabular}} \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\begin{tabular}{l}
Limitations of addressing \\
LOAD ADDRESS instruction (LA)
\end{tabular}}} \\
\hline & \\
\hline \multicolumn{2}{|l|}{Description ................................} \\
\hline \multicolumn{2}{|l|}{Example of use} \\
\hline LOAD AND TEST instruction (LTR) & \\
\hline \multicolumn{2}{|l|}{LOAD AND TEST instruction (LTDR, LTER)} \\
\hline LOAD COMPLEMENT instruction (LCR) & \\
\hline \multicolumn{2}{|l|}{LOAD COMPLEMENT instruction (LCDR, LCER)} \\
\hline \multicolumn{2}{|l|}{LOAD HALFWORD instruction (LH)} \\
\hline \multicolumn{2}{|l|}{Description ............................................................... 26} \\
\hline Example of use & \\
\hline \multicolumn{2}{|l|}{LOAD instruction (LR, L)} \\
\hline \multicolumn{2}{|l|}{Description .............................................................. 26} \\
\hline Example of use & \\
\hline \multicolumn{2}{|l|}{LOAD instruction (LDR, LD ) ...................................... 44} \\
\hline Load key on system control panel & \\
\hline \multicolumn{2}{|l|}{Load light on system control panel ....................................... 124} \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{LOAD NEGATIVE instruction (LNR) .................................. 27}} \\
\hline & \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{LOAD NEGATIVE instruction (LNDR, LNER) .............}} \\
\hline & \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{LOAD POSITIVE instruction (LPDR, LPER) ................. 44}} \\
\hline & \\
\hline \multicolumn{2}{|l|}{\multirow[b]{2}{*}{Loading of initial program information ..........................22, 123}} \\
\hline & \\
\hline Locations subject to protection & 70 \\
\hline \multicolumn{2}{|l|}{Logical operations} \\
\hline \multicolumn{2}{|l|}{Condition code settings ............................................ 52} \\
\hline \multicolumn{2}{|l|}{Data formats ........................................................... 51} \\
\hline \multicolumn{2}{|l|}{Examples ................................................................. 13.} \\
\hline & 61 \\
\hline \multicolumn{2}{|l|}{General description ........................................................... 12} \\
\hline \multicolumn{2}{|l|}{Instruction formats ....................................................... 52} \\
\hline \multicolumn{2}{|l|}{Instructions ...........................................................................6-60} \\
\hline Logging of machine-error information & , \\
\hline \multicolumn{2}{|l|}{Long floating-point number} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline Machine check interruption & 82, 16, 162 \\
\hline Machine-check mask & \\
\hline Machine errors, handling of & 82, 16 \\
\hline \multicolumn{2}{|l|}{Main storage} \\
\hline Addressing & 8 \\
\hline Channel command word (CCW) definition o & \\
\hline Controlled sharing of by TEST AND SET & 74, 136.6 \\
\hline In the system structure & 7 \\
\hline Information formats & \\
\hline Information positioning & \\
\hline Permanent assignments in & 15 \\
\hline Protection & 70, 17 \\
\hline Sharing of Size & \\
\hline
\end{tabular}

\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Op code (operation code) ................................ \(13,154,167.1\)
Operands in addressing}} \\
\hline & \\
\hline Operating and stopped program states & \\
\hline \multicolumn{2}{|l|}{Operation code ..........................................12, 13, 154, 167.1} \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Operation exception
Operator control section of system control panel}} \\
\hline & \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Operator intervention section of system control panel \(\ldots . . . . . .125\)
OR instruction (OR, O, OI, OC)}} \\
\hline & \\
\hline \multicolumn{2}{|l|}{Description .............................................................. 55} \\
\hline Example of use & 133 \\
\hline \multicolumn{2}{|l|}{Orders ..................................................................106, 20} \\
\hline \multicolumn{2}{|l|}{Overflow} \\
\hline Fixed-point & 24, 34, 80 \\
\hline Decimal & 40, 80 \\
\hline Overrun (sense bit) & 107 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\begin{tabular}{l}
PACK instruction (PACK) ........................................................ 39 \\
Packed decimal number ....................................................11, 35
\end{tabular}}} \\
\hline & \\
\hline & \\
\hline \multicolumn{2}{|l|}{Patt} \\
\hline \multicolumn{2}{|l|}{Permanent-storage assignments .................................15, 155} \\
\hline & Postnormalization (in floating-point arithmetic) ............... 42 \\
\hline \multicolumn{2}{|l|}{Power transitions, effect on main storage of ...........} \\
\hline & Power-off key on system control panel ............................ 124 \\
\hline \multicolumn{2}{|l|}{Power-on key on system control panel} \\
\hline & Prefix (used in direct address relocation) \\
\hline \multicolumn{2}{|l|}{Prefix-select key-switch on system control panel ............... 125} \\
\hline & Prenormalization (in floating-point arithmetic) ............... 42 \\
\hline \multicolumn{2}{|l|}{Priority of interruptions ............................................... 83,16} \\
\hline & Privileged instructions, summary of ................................. 156 \\
\hline \multicolumn{2}{|l|}{vileged-operation exce} \\
\hline & Problem and supervisor program states ...........................68, 17 \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Problem state bit (in PSW) .........................................71, 15}} \\
\hline & \\
\hline \multicolumn{2}{|l|}{Program errors, handling of ..........................................79, 16} \\
\hline & Program execution ....................................................... 12 \\
\hline & Program interruptions ....................................79, 16, 156-161 \\
\hline & Program mask ............................................................... 71 \\
\hline & Program states ...........................................................68, 16 \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Program status word (PSW}} \\
\hline & \\
\hline & Bit in CSW .........................................................116, 164 \\
\hline & Flag in CCW ................................................100, 163, 164 \\
\hline & General discussion \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Program-controlled-interruption condition
Propagating the sign-bi..................... 116
operations value in halfword ......................................24, 26, 28, 29, 30}} \\
\hline & \\
\hline \multicolumn{2}{|l|}{Protection} \\
\hline & General discussion ..................................................70, 17 \\
\hline & Instructions subject to store and fetch protection .....156-157 \\
\hline & Instructions subject to store protection ......................... 156 \\
\hline & Protection check condition ........................................... 117 \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Protection exception ..................................................... 79}} \\
\hline & \\
\hline \multicolumn{2}{|l|}{Protection key
In channel address word (CAW)} \\
\hline \multicolumn{2}{|l|}{In channel status word (CSW) ...................................... 119} \\
\hline & In program status word (PSW) ................................. 71 \\
\hline \multicolumn{2}{|l|}{PSW (program status word) ......................................................71, 15} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Radixes, transition between by the use of conversion instructions} \\
\hline Rate switch on system control panel & 5 \\
\hline Read Backward command & 0,98 \\
\hline Read command & \\
\hline READ DIRECT instruction (RDD & ...... 75 \\
\hline Real-time clock, timer as a & 82 \\
\hline Register-and-indexed-storage operations & 12 \\
\hline Register-and-storage operations & 12 \\
\hline Register-to-register operations & \\
\hline \begin{tabular}{l}
Registers \\
(See "general registers" and "floating-point regis
\end{tabular} & \\
\hline Representation of numbers (See "number representation.") & \\
\hline Resetting of I/O system & 91 \\
\hline Result condition in editing & \\
\hline Right of access to main storage & 70, 17 \\
\hline RR (register-to-register) instruction format & \\
\hline RS (register-and-storage) instruction format & \\
\hline Running and wait program states & \\
\hline RX (register-and-indexed-storage) instruction & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline Scientific instruction set & 167, 5 \\
\hline \multicolumn{2}{|l|}{Selector channel} \\
\hline Addressing & 89 \\
\hline Addressing ....................................................................................................... 86 & 86 \\
\hline \multicolumn{2}{|l|}{Location in system structure ........................................ 6} \\
\hline Operating mode & 86 \\
\hline Sense command & 106, 20, 98 \\
\hline Sense information and operat & 106 \\
\hline
\end{tabular}





International Business Machines Corporation
Data Processing Division
112 East Post Road, Whita Plains, N.Y. 10601
[USA Only]
IBM World Trade Corporation
821 United Nations Plaza, New York, New York 10017
[International]
- Your comments, accompanied by answers to the following questions, help us produce better publications for your use. If your answer to a question is "No" or requires qualification, please explain in the space provided below. Comments and suggestions become the property of IBM.
- Does this publication meet your needs?

- Did you find the material:

- What is your occupation?
- How do you use this publication?

As an introduction to the subject?
, For advanced knowledge of the subject?
For information about operating procedures?As an instructor in a class?
As a student in a class? As a reference manual?

Other \(\qquad\)
Please give specific page and line references with your comments when appropriate. If you wish a reply, be sure to include your name and address.

\section*{COMMENTS:}
- Thank you for your cooperation. No postage necessary if mailed in the U.S.A.
\[
-
\]
vOUR COMMENTS PLEASE..

This \(8 R L\) bulletin is che of a series which serves as reference sources for syster pro rammers and operators of IBM systems. Your answers to the questions on the back of this form, together with your comments, will help us produce better publications for your use. Each reply will be carefully reviewed by the persons responsible for writing and publishing this material. All comments and suggestions become the property of IBM.

Please note: Requests for copies of publications and for assistance in utilizing your IBM system should be directed to your IBM representative or to the IBM sales office serving your locality.
fold ..... fold


\section*{fold}

International Business Machines Corporation
Data Processing Division
112 East Post Road, Whita Plains, N. Y. 10601
[USA Only]
IBM World Trade Corporation
821 United Nations Plaza, New York, New York 10017
[International]```

