LY28-1432-0

IBM

MVS/ESA Component Diagnosis and Logic: Alternate CPU Recovery

MVS/System Product: JES2 Version 3 JES3 Version 3

"Restricted Materials of IBM" Licensed Materials – Property of IBM LY28-1432-0 © Copyright IBM Corp. 1988



MVS/ESA

Component Diagnosis and Logic: Alternate CPU Recovery

MVS/System Product: JES2 Version 3 JES3 Version 3

First Edition (July, 1988)

| This edition with Technical Newsletter LN28-1334 applies to | Version 3 of MVS/System Product 5685-001 or 5685-002 and to all | subsequent releases until otherwise indicated in new editions or | Technical Newsletters. See the Summary of Changes following the | Contents for a summary of the changes to this manual. Changes are made periodically to the information herein; before using this publication in connection with the operation of IBM systems, consult the latest <u>IBM System/370 Bibliography</u>, GC20-0001, for the editions that are applicable and current.

References in this publication to IBM products or services do not imply that IBM intends to make these available in all countries in which IBM operates. References to IBM products in this document do not imply that functionally equivalent products may be used. The security certification of the trusted computing base that includes the products discussed herein covers certain IBM products. Please contact the manufacturer of any product you may consider to be functionally equivalent for information on that product's security classification. This statement does not expressly or implicitly waive any intellectual property right IBM may hold in any product mentioned herein.

Publications are not stocked at the address given below. Requests for IBM publications should be made to your IBM representative or to the IBM branch office serving your locality.

A form for reader's comments is provided at the back of this publication. If the form has been removed, comments may be addressed to IBM Corporation, Information Development, Department D58, Building 921-2, PO Box 950, Poughkeepsie, NY 12602. IBM may use or distribute whatever information you supply in any way it believes appropriate without incurring any obligation to you.

(C) Copyright International Business Machines Corporation 1988 All Rights Reserved

- PROGRAMMING INTERFACES -----

This book does <u>NOT</u> contain any programming interface information.

ABOUT THIS BOOK

This book provides a general understanding of this component's processing. It contains information that can be useful when diagnosing a problem suspected to have been caused by the component.

TRADEMARKS

The following is a trademark of International Business Machines Corporation:

MVS/ESA(TM)

WHO THIS BOOK IS FOR

This book is for anyone who wants to gain a general understanding of the component's processing, or who needs to diagnose a problem that appears to be caused by the component.

The level of detail at which this book is written assumes that the reader:

- Understands the commonly used system diagnostic tasks and aids, such as those presented in the <u>Basics of Problem Determination</u> book
- Codes in assembler language, and reads assembler, and linkage editor output
- Understands basic system concepts and the use of system services
- Understands the externals of the component

HOW THIS BOOK IS ORGANIZED

This book contains the following chapter headings. However, it might not include information for a chapter because the information is not applicable. If the information for a chapter is not applicable, the chapter heading will contain the words "Not Applicable".

- Part 1. Diagnostic Procedures for the component
 - Chapter 1. Diagnosis for this component suggests how to diagnose problems in the component.
- Part 2. Reference for the component
 - Chapter 2. Introduction to this component gives the functions performed by the component and the expected inputs and outputs.
 - Chapter 3. Control Block Overview shows the significant fields and the chaining structure of the component's control blocks.
 - Chapter 4. Process Flow shows the control flow among the component's modules.
 - Chapter 5. Method of Operation describes the functional organization of the component.
 - "Index".

RELATED INFORMATION

While using this book, you will need the information in the following books:

| Short Title Used in This Book | Title | Order Number |
|---------------------------------|---|--------------|
| Basics of Problem Determination | MVS/ESA(TM) Basics of Problem Determination | GC28-1839 |
| IPCS Command Reference | MVS/ESA Interactive Problem Control System (IPCS) Command Reference | GC28-1834 |
| IPCS User's Guide | MVS/ESA Interactive Problem Control System (IPCS) User 's Guide | GC28-1833 |
| Service Aids | MVS/ESA Service Aids | GC28-1844 |
| System Messages | MVS/ESA Message Library: System GC28-1 Messages, Volumes 1 - 2 and GC28-1 | |



Г

CONTENTS

Part 1. Diagnostic Procedures for ACR ACR-1 Chapter 1. Diagnosis for ACR ACR-3 Processing Diagnosis for ACR ACR-3

Part 2. Reference for ACR ACR-5 Chapter 2. Introduction to Alternate CPU Recovery ACR-7 Dperating Environment ACR-7 ACR Processing ACR-7 Pre-Processing Phase ACR-7 Intermediate Phase ACR-8 Post-Processing Phase ACR-8 Addressing and Residency Modes ACR-9 Chapter 3. Control Block Overview (Not applicable) ACR-11 Chapter 4. Process Flow ACR-13 Chapter 5. Method of Operation ACR-15 IEAVTACR - Alternate CPU Recovery (ACR) Overview ACR-16 Index X-1

FIGURES

ACR Processing Overview ACR-13
Key to HIPO Diagrams ACR-15

LY28-1432-0 (C) Copyright IBM Corp. 1988

SUMMARY OF CHANGES

Summary of Changes for LY28-1432-0 as updated December 22, 1989 by Technical Newsletter LN28-1334 CHANGED INFORMATION: The Diagnosis Library figure has been updated. Minor editorial changes have been made in the front matter.

Summary of Changes for LY28-1432-0 MVS/System Product Version 3 Release 1.0

This book contains information previously presented in <u>MVS/XA System</u> <u>Logic Library: Alternate CPU Recovery</u>, LY28-1617. The following summa-rizes the changes to that information.

New Information

"Part 1. Diagnostic Procedures for ACR" is new and contains the following:

"Chapter 1. Diagnosis for ACR"

"Part 2. Reference for ACR" is new and contains the following:

- .
- "Chapter 2. Introduction" "Chapter 3. Control Block Overview"
- .
- "Chapter 5. Method of Operation"

Changed Information

ACR processing has been updated in support of this release. In addi-tion, the HIPO "Alternate CPU Recovery Overview" has been updated to include control register identification.

xiv Comp Diag and Logic: ACR

LY28-1432-0 (C) Copyright IBM Corp. 1988

PART 1. DIAGNOSTIC PROCEDURES FOR ACR

CHAPTER 1. DIAGNOSIS FOR ACR

—— Prerequisites —

If you are diagnosing a suspected problem in this component, first collect the following problem data. If you do not have this data, refer to the <u>Basics of Problem Determination</u> book and perform its procedures.

- The problem type, such as an ABEND or wait state.
- The product name.
- The component name: ACR

Use this book to diagnose problems only in component ACR. If the component name is not ACR, return to the <u>Basics of Problem</u> <u>Determination</u> book to identify the component. Use the component diagnosis book for the identified component.

- The module name
- The symptoms used as the initial search argument.
- A dump, if needed for the problem. Format the dump for component ACR, as described in <u>Basics of Problem Determination</u>.
- The system execution status, if needed for the problem.

The alternate CPU recovery component does not provide component-specific symptom data. If you report the problem to IBM, see the <u>Basics of</u> <u>Problem Determination</u> book for a list of problem data to collect. The remainder of this book might help you diagnose the problem.

PROCESSING DIAGNOSIS FOR ACR

Alternate CPU recovery (ACR), running on a properly functioning processor, initiates the release of global resources that are held by programs that were running on the failed processor. ACR does this by changing control block pointers so that the operating system can pretend that it is running on the failed processor, and thereby run the functional recovery routines (FRRs) for that processor. This results in the release of the locks and other global resources held on the failed processor.

ACR consists of three processing phases: pre-processing, intermediate, and post-processing.

ACR pre-processing sets the LCCARCPU and LCCADCPU fields in the LCCAs of both processors with the addresses of the LCCAs of the recovery and failed processors respectively.

The FRR processing for the failed processor could require a resource (such as the SALLOC lock to free storage) held by the recovery processor. In this case, the FRR also invokes ACR's intermediate phase. This entry results in the suspension of the FRR processing for the failed processor, and another processor-switch back to the recovery processor to resume its processing (to allow the resource needed by the failed processor's FRR to be freed).

ACR's post-processing consists of issuing a SYSEVENT to inform SRM about the failed processor, calling the service processor to take the failed processor physically offline, issuing the ACR-complete message, and resetting the flags to indicate that ACR is complete.

PART 2. REFERENCE FOR ACR

CHAPTER 2. INTRODUCTION TO ALTERNATE CPU RECOVERY

Alternate CPU recovery (ACR) is the process by which the operating system dynamically adjusts to the unexpected failure of a processor in a multiprocessing configuration. ACR saves as much work from the failed processor as possible, and terminates work in progress as an abnormal termination condition. This allows ACR to attempt software recovery through the use of recovery and retry routines defined in the system at the time of the malfunction in the failed processor. Any tasks with processor affinity to the failed processor are terminated when they are redispatched.

OPERATING ENVIRONMENT

When the system is running in an MP environment, it must prevent programs running on different processors from simultaneously assigning resources, such as storage, or updating critical data fields, such as ASM control blocks. The operating system does this by assigning a lock to each resource or data field, and by establishing a protocol whereby a program must obtain the appropriate lock before it acquires the related resource or updates the related data area. Since a lock can be held by only one program at a time, it prevents the simultaneous use of its resource by programs on different processors.

When a program on one processor needs to use a resource but cannot obtain the related lock, it generally waits and keeps trying to obtain the lock. The locking protocol requires that a program hold a lock for as short a time as possible and that the program holding a lock be disabled (except for machine checks). This generally results in little or no waiting for a lock when the system is running normally.

However, various hardware and software malfunctions can cause a processor to stop processing while the program running on that processor holds one or more locks. Since it is inevitable that some program running on the other processor will need one of these locks, the system will "hang" unless a way can be found to identify and free (on the running processor) the locks held on the failed processor.

ACR PROCESSING

ACR consists of three phases: pre-processing, intermediate, and postprocessing. See Figure 1 on page ACR-13 for an overview of ACR processing.

PRE-PROCESSING PHASE

When one of the processors in the system has a malfunction and is about to stop processing, it issues either a malfunction alert (MFA) for a hardware failure or an emergency signal (EMS) for a software failure. The MFA or EMS interruption handler then

- invokes ACR's pre-processing phase on the recovery (healthy) processor to mark the failed processor offline
- saves the failing CPU's system mask
- saves the failing CPU's work unit status in its ACR work/save area
- sets up control block pointers for later recovery processing
- sets the ACR flags.

When this processing is complete, control returns to the dispatcher that applies its normal algorithms to decide what processing should now be resumed on the recovery processor. The failed processor is logically offline and assumed to be not operating. The recovery processor and the failed processor are referred to as the "ACR-pair."

INTERMEDIATE PHASE

The dispatcher or a system routine that cannot obtain a global resource initiates ACR's intermediate phase. The system routine determines that the required resource is held by a processor other than the one on which the routine is running, and that ACR is in progress.

ACR's intermediate phase (running on the recovery processor) switches some control block pointers and data fields to make the system think that it is running on the failed processor. ACR saves the current processor's work unit status in its ACR work/save area and then copies the other processor's work unit status from its ACR work/save area to the current processor. ACR then simulates a machine check, to get MCH to perform hardware recording. ACR exits from this phase, still simulating the failed processor, to RTM which initiates execution of the failed processor's FRRs. This frees all system resources held on the failed processor and allows the routine that initiated the intermediate phase to continue.

This "ping-ponging" between the two processors continues until both no longer hold any global resources and are ready to run enabled. At this point, the dispatcher initiates the call to ACR's post-processing phase.

POST-PROCESSING PHASE

The dispatcher initiates the ACR post-processing phase to complete ACR processing. ACR is not complete until the dispatcher calls ACR twice, once for the recovery processor, and once for the failed processor. Each entry indicates that the processing on the related processor is enabled. When the call is from the dispatcher, IEAVTACR determines if the other processor (the one not presently being simulated), is ready to run enabled. If it is, ACR starts its post-processing phase. If the other processor is not ready to run enabled, ACR executes another processor-switch to simulate the other processor and continue with its processing. When this processor is ready to be enabled, the dispatcher is entered and calls ACR for the second time. This call results in the execution of the post-processing phase.

If the failed processor did not hold any resources when it failed, the recovery processor never would have needed to initiate ACR's intermediate phase. In this case, the termination of ACR is initiated when the recovery processor next enters the dispatcher. The dispatcher still calls ACR and this call results in a processor-switch to the processor, the call to RTM for hardware processing, and subsequent exit from ACR to RTM (still simulating the failed processor). Control eventually gets back to the dispatcher which will make the second call to the ACR post processing phase. This second call results in a switch back to the recovery processor and execution of the post-processing phase.

ADDRESSING AND RESIDENCY MODES

Addressing mode determines whether a full word address is treated as either a 24-bit address or a 31-bit address. Addressing mode is determined by bit 32 of the PSW. For AMODE 24, a module must reside below the 16 megabyte line and can only reference data within this area of virtual storage. For AMODE 31, a module can reside anywhere and reference data anywhere in virtual storage.

Residency mode is the location in virtual storage where a module resides. A module's residency mode can be either 24 (its address is less than 16 megabytes) or ANY (it can reside anywhere in virtual storage).

All alternate CPU recovery (ACR) modules have an addressing mode (AMODE) of 31 and an residency mode (RMODE) of ANY.

Addressing and residency mode is explained in detail in the <u>31-Bit</u> <u>Addressing</u> publication.

CHAPTER 3. CONTROL BLOCK OVERVIEW (NOT APPLICABLE)

There is no control block information for this component.

•

ø

CHAPTER 4. PROCESS FLOW



Figure 1. ACR Processing Overview

CHAPTER 5. METHOD OF OPERATION

This section contains method of operation diagrams in the HIPO format. HIPO diagrams are arranged in an input-processing-output format. The left side of the diagram contains data that serves as input to the processing steps in the center of the diagram, and the right side contains the data that is output from the processing steps. Each processing step is numbered; the number corresponds to an amplified explanation of the step in the "Extended Description" box. The object module name and labels in the extended description point to the code that performs the function.

The following figure shows the symbols used in HIPO diagrams. The relative size and the order of fields in control block illustrations do not always represent the actual size and format of the control block.



Figure 2. Key to HIPO Diagrams

Note: Brief alternate CPU recovery module descriptions appear in <u>Compo-</u> <u>nent Diagnosis: Module Descriptions</u>, which contains module descriptions for all the system components described in the <u>Component Diagnosis and</u> <u>Logic</u> books.

Alternate CPU Recovery (ACR) Overview (Part 1 of 4)



Alternate CPU Recovery (ACR) Overview (Part 2 of 4)

| Extended Description | Module | Label | Extended Description | Module | Label |
|--|----------|----------|--|--------|--------|
| Alternate CPU recovery (ACR) recovers the system on another processor when one processor in a multiprocessing environment fails. 1 IEAVTACR sets up addressability to the ACR work areas, saves the caller's registers and return address. | IEAVTACR | ACRSTART | After ACR has switched to simulate the failing processor, ACR simultes a machine-check to get control to RTM to perform hardware-recording and recovery processing for the failed processor. On return from RTM, ACR goes to step 6 to exit to RTM. The process-switch will cause RTM to think that it is running on the failed processor, and to | | ACCRTM |
| and determines whether this is a call for the ACR pre- processing phase. | | | initiate execution of the FRRs of that processor. | | |
| 2 When the call is for ACR's préprocessing phase, IEAVTACR marks the failed processor and associated Vector Facility offline to MVS, creates a trace entry to identify the failed processor and that ACR has begun, initializes the ACR fields in the LCCAs of both the recovery and failed processor, and saves data from the failed proces- sor's PSA in the failed processor's ACR work area. ACR then returns to the EMS or MFA interruption handler (step 6). | | ACRPREP | | | |
| | | ACRPROSW | | | |
| 3 When the call is for ACR's intermediate processing, IEAVTACR sets the LCCA suspend bit for the pro- cessor that ACR is presently simulating. When the call is the first call for the intermediate phase, ACR switches control block data so that the recovery processor is simulating the failed processor. This "processor-switch" consists of saving vector status and saving some of the recovery processor's PSA fields and control registers in the recovery processor's ACR save area, and replacing them with the corresponding data for the failing processor. This data includes hardware data and the base pointers to processor related control blocks such as the LCCA, PCCA, and FRR stacks. This means that although processing is always on the recovery processor (because the other one has failed), processor-switching can make the system recovery or the failed processor. | IEAVVMCH | I | | | |





Alternate CPU Recovery (ACR) Overview (Part 4 of 4)

| Extended Description | | |
|--|--|-------|
| 4 When the call is not the first entry to the intermediate phase, IEAVTACR could be simulating either the recovery or the failed processor. If the LCCA suspend bit of the processor that ACR is <i>not</i> simulating is set, IEAVTACR does a processor-switch to simulate that processor, clear its suspend bit, and go to step 6 to exit. Since ACR has just done a processor switch, this exit is not to the caller that initiated this pass through ACR. It is to the caller of ACR on the processor that ACR just switched to. | | IEAVT |
| 5 | When ACR is called and neither processor is suspended, IEAVTACR executes its post-processing phase. ACR | |
| firs AC | t ensures that is is simulating the recovery processor. R calls the IOS shared up routine (IOSVSHUP) to set the | |
| | | |

ACR calls the IOS shared up routine (IOSVSHUP) to set the UCB for possible reserve/release processing, and calls the IOS machine-check exit routine (IOSRMCH) to process any I/O machine checks. ACR then issues a SYSEVENT to inform SRM that a processor has gone offline, calls the service processor (IEAVMSF1) to take the failed processor physically offline, issues the ACR-complete message to the operator, and resets the ACR flags.

6 IEAVTACR exit processing consists of testing the ACR exit flags in the LCCA and exiting to the indicated system routine. The routines to which ACR may exit are the Lock Manager or a Spin Loop routine (when LCCACRLE='1'B), the Dispatcher (LCCACRRM='1'B), the External (MFA or EMS) FLIH (LCCACREF='1'B), and RTM (LCCACRRT='1'B).

VTACR ACRLRRPT

Label

.

ACRPOSTP

ACREXTR

ACR-19

INDEX

Α

ACR flags ACR-7 ACR-complete message ACR-8 ACR-pair ACR-7 addressing mode in ACR ACR-9 alternate CPU recovery overview ACR-16 alternate CPU recovery (ACR) ACR-complete message ACR-8 ACR-pair ACR-7 addressing mode ACR-9 flags ACR-7 hardware malfunctions ACR-7 introduction ACR-7 method of operation hipo format ACR-15 module flow ACR-13 operating environment ACR-7 phases intermediate ACR-8 post-processing ACR-8 pre-processing ACR-7 processing ACR-3, ACR-7 processing phases ACR-3, ACR-7 residency mode ACR-9 routine ACR overview ACR-16 software malfunctions ACR-7 "ping-ponging" ACR-8 AMODE in ACR ACR-9



hardware malfunctions in ACR ACR-7

IEAVTACR function ACR-16 process flow ACR-13 intermediate phase in ACR ACR-8 introduction in ACR ACR-7

| К | |
|---|--|
| | |

key to logic diagrams in ACR ACR-15



locking protocol in ACR ACR-7 logic diagrams in ACR ACR-15

|--|

method of operation in ACR ACR-15 module flow in ACR ACR-13

0

operating environment in ACR ACR-7

D

diagnosis in ACR ACR-3 dump output to obtain for IBM ACR-3



failing processor in ACR ACR-8 FRR processing in ACR ACR-8

Ρ

pre-processing phase in ACR ACR-7 problem data to collect for IBM ACR-3 process flow in ACR ACR-13 processing in ACR ACR-3, ACR-7 processing overview in ACR ACR-13 processing phases in ACR ACR-3, ACR-7 intermediate ACR-8 post-processing ACR-8 pre-processing ACR-7

R

recovery processor in ACR ACR-8 residency mode in ACR ACR-9 RMODE in ACR ACR-9

S

software malfunctions in ACR ACR-7 software recovery in ACR ACR-7 symptom data ACR-3 SYSEVENT in ACR ACR-8

Special Characters

"ping-ponging" in ACR ACR-8

IEM / Technical New sletter



This Newsletter No. Date **Base Publication No.** File No. **Prerequisite Newsletters**/ Supplements

LN28-1334 December 22, 1989 LY28-1432-0 \$370-37 None



MVS/ESA Component Diagnosis and Logic: Alternate CPU Recovery

©Copyright IBM Corp. 1988

MVS/System Product - JES3, Program No. 5685-002 MVS/System Product - JES2, Program No. 5685-001

This newsletter contains replacement pages for MVS/ESA Component Diagnosis and Logic: Alternate CPU Recovery. Before inserting any of the attached pages into MVS/ESA Component Diagnosis and Logic: Alternate CPU Recovery, read carefully the instructions on this cover. They indicate when and how you should insert pages.

Pages to be Removed

Title Page - Edition Notice iii - xii

Attached Pages to be Inserted* Title Page - Edition Notice iii - xiv

*If you are inserting pages from different Newsletters/Supplements and *identical* page numbers are involved, always use the page with the latest date (shown in the slug at the top of the page). The page with the latest date contains the most complete information.

A change to the text or to an illustration is indicated by a vertical line to the left of the change.

Summary of Changes

See the Summary of Changes for a list of the changes included in this newsletter.

Note: Please file this cover letter at the back of the publication to provide a record of changes.

IBM Corporation, Information Development, Dept. D58, Building 921-2 P.O. Box 950, Poughkeepsie, New York 12602

MVS/ESA Component Diagnosis and Logic: Alternate CPU Recovery

LY28-1432-0

This manual is part of a library that serves as a reference source for systems analysts, programmers, and operators of IBM systems. You may use this form to communicate your comments about this publication, its organization, or subject matter, with the understanding that IBM may use or distribute whatever information you supply in any way it believes appropriate without incurring any obligation to you.

Note: Copies of IBM publications are not stocked at the location to which this form is addressed. Please direct any requests for copies of publications, or for assistance in using your IBM system, to your IBM representative or to the IBM branch office serving your locality.

Possible topics for comment are:

Clarity Accuracy Completeness Organization Coding Retrieval Legibility

If you wish a reply, give your name, company, mailing address, and date:

What is your occupation?

How do you use this publication?

Number of latest Newsletter associated with this publication:

Thank you for your cooperation. No postage stamp necessary if mailed in the U.S.A. (Elsewhere, an IBM office or representative will be happy to forward your comments or you may mail directly to the address in the Edition Notice on the back of the title page.)

| MVS/ESA Component | Diagnosis and Logic: Alternate CPU Recovery | |
|--|---|---|
| "Restricted Mate All Rights Reserv Licensed Materia (Except for Customer- | rials of IBM " ed Is - Property of IBM Originated Materials) | |
| ©Copyright IBM Corp. LY28-1432-0 | 1988 | S370-37 |
| | | |
| | | |
| Reader's Comment | Form | |
| | | . |
| Fold and tape | Please Do Not Staple | Fold and tape |
| | | NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES |
| | BUSINESS REPLY MAIL | |
| | FIRST CLASS PERMIT NO. 40 ARMONK, N.Y. | |
| | POSTAGE WILL BE PAID BY ADDRESSEE | |
| | International Business Machines Corporation Department D58, Building 921-2 PO Box 390 | |
| | Poughkeepsie, New York 12602 | |
| | | |
| Fold and tape | Please Do Not Staple | Fold and tape |
| | | |
| | | |
| | | |
| | | Printed in U.S.A. |
| | | |
| ĒĒ₹Ē₹Ē ® | | |
| | | |

-

·



Program Number 5685-001

File Number S370-37

"Restricted Materials of IBM" Licensed Materials – Property of IBM LY28-1432-0 © Copyright IBM Corp. 1988

