Maintenance Library

•



Processing Unit Microinstructions

. . .

•

1

SY33-1058-1

3125 MLM. Microinstructions

Third Edition (October 1973)

This manual obsoletes SY33-1058-0. Changes are continually made to the information in this manual; any such changes will be reported in subsequent revisions or Technical Newsletters.

· · ·

-

,

Requests for copies of IBM publications should be made to your IBM representative or to the IBM branch office serving your locality.

Forms for reader's comments are provided at the back of the manual. If the forms have been removed, comments may be addressed to 3M Laboratories, Product Publications, Dept 3179, 703 Boeblingen/Wuertt., P.O. Box 210, Germany. Comments become the property of IBM.

© Copyright International Business Machir / s Corporation 1973

.

ii

Preface

This manual provides information on the IBM 3125 Processing Unit's instruction processing unit (IPU), input/output processor (IOP), and service processor (SVP) microprogram codes. Its main purpose is to explain the functions of:

- Each microinstruction group,
- Each microinstruction and
- Each microinstruction bit.

It also enables the reader to determine the mnemonic by analyzing the bit pattern of a given instruction word.

The reader should have a basic knowledge of the IPU, IOP and SVP data flow of the IBM System/370 Model 125.

Prerequisite Reading

3125 Processing Unit, General System Information, Maintenance Library Manual, Order No. SY33-1059.

Associated Publications

System Library Manuals

IBM System/370 Principles of Operation, Order No. GA22-6821. *IBM System/370 Model 125 Functional Characteristics,* Order No. GA33-1506.

Maintenance Library Manuals

IBM 3125 Processing Unit, Power Supplies, Order No. SY33-1060. IBM 3125 Processing Unit, Main Storage Controller, Order No. SY33-1061. IBM 3125 Processing Unit, Instruction Processing Unit, Order No. SY33-1062. IBM 3125 Processing Unit, Input/Output Processor, Order No. SY33-1063. IBM 3125 Processing Unit, Magnetic Tape Adapter, Order No. SY33-1064. IBM 3125 Processing Unit, Service Processor Subsystem, Order No. SY33-1065. IBM 3125 Processing Unit, Main Storage, Order No. SY33-1066. IBM 3125 Processing Unit, Multiplexer Channel, Order No. SY33-1067. IBM 3125 Processing Unit, 2560 Attachment, Front End, Order No. SY33-1068. IBM 3125 Processing Unit, 5425 Attachment, Front End, Order No. SY33-1069. IBM 3125 Processing Unit, 3525 Attachment, Front End, Order No. SY33-1070. IBM 3125 Processing Unit, 3504 Attachment, Front End, Order No. SY33-1071. IBM 3125 Processing Unit, 1403 Attachment, Front End, Order No. SY33-1072. IBM 3125 Processing Unit, Direct Disk Attachment, Order No. SY33-1073. IBM 3125 Processing Unit, Integrated Console Printer Attachment, Order No. SY33-1074.

IBM 3125 Processing Unit, Integrated Communications Adapter, Part B/M 1876075.

IBM 3125 Processing Unit, Installation Instructions, Part 4014001. *IBM 3125 Central Test Manual.* Contains pages appropriate to the individual 3125 Processing Unit.

IBM 3125 Processing Unit, Parts Catalog, Order No. S135-1000.

Contents

Section 1: IPU Microprogram Codes							
IPU MICROINSTRUCTION GROUP DETERMINATION							
IPU MICROINSTRUCTIONS BY GROUP							
Group 1							
Group 2							
Group 3							
Group 4							
Group 5							
Group 6							
Group 7							
Group 8							
Group 9							
Group 10							
Group 11							
Group 12							
Group 13							
LISTING OF IPU MNEMONICS							
EXPLANATION OF IPU MICROINSTRUCTION GROUPS 7							
Group 1: Halfword from Local Store to TDR or CDR							
Primary Function							
Secondary Functions							
Common Layout of Group 1 Instructions							
Bit Function Description							
Valid Parameters for Group 1 Instructions							
Group 2: Immediate Data to TDR or CDR							
Primary Function							
Secondary Functions							
Common Layout of Group 2 Instructions							
Bit Function Description							
Valid Parameters for Group 2 Instructions							
Group 3: Arithmetic/Logic Operations to Local Storage 9							
Primary Function							
Secondary Functions							
Common Layout of Group 3 Instructions							
Bit Function Description							
Valid Parameters of Group 3 Instructions							
Group 4: Arithmetic/Logic Operations to Main Storage							
Primary Function							
Secondary Functions							
Common Layout of Group 4 Instructions							
Bit Function Description							
Valid Parameters of Group 4 Instructions							
XMSC = Exclusive OR to Main Storage, Read from Main Storage into							
CDR							
XMSCR = Exclusive OR to Main Storage, Read from Main Storage							
into CDR, then Return							
Layout of XMSC/XMSCR							

Group 5: Read from Main Storage into TDR or CDR	
Primary Function	
Secondary Function	
Common Layout of Group 5 Instructions	
Bit Function Description	
Group 6: Read from MSC Local Storage or Key Store	
Primary Function	
Secondary Functions	
Common Layout of Group 6 Instructions	
Bit Function Description	
Immediate Control Operation Details	
Group 7: Arithmetic/Logic Operations to MSC Local Storage or	
Key Storage	
Primary Function	
Secondary Functions	
Common Layout of Group 7 Instructions	
Bit Function Description	
Group 8: Test Instructions	
Primary Function	
Secondary Functions	
Layout of Test Instruction	
Bit Function Description	
Table of Test Condition Specifications	
Group 9: Branch on Test Instructions (Branch Type 1)	
Group 9: Branch on Test Instructions (Branch Type 1)	
Group 9: Branch on Test Instructions (Branch Type 1)	
Group 9: Branch on Test Instructions (Branch Type 1)25Primary Function25Secondary Functions25Common Layout of Branch on Test Instructions25	
Group 9: Branch on Test Instructions (Branch Type 1)25Primary Function25Secondary Functions25Common Layout of Branch on Test Instructions25Bit Function Description25	
Group 9: Branch on Test Instructions (Branch Type 1)25Primary Function25Secondary Functions25Common Layout of Branch on Test Instructions25Bit Function Description25Group 10: Conditional Branch Instructions26	
Group 9: Branch on Test Instructions (Branch Type 1)25Primary Function25Secondary Functions25Common Layout of Branch on Test Instructions25Bit Function Description25Group 10: Conditional Branch Instructions26Primary Functions26	
Group 9: Branch on Test Instructions (Branch Type 1)25Primary Function25Secondary Functions25Common Layout of Branch on Test Instructions25Bit Function Description25Group 10: Conditional Branch Instructions26Primary Functions26Secondary Functions26Secondary Functions26	
Group 9: Branch on Test Instructions (Branch Type 1)25Primary Function25Secondary Functions25Common Layout of Branch on Test Instructions25Bit Function Description25Group 10: Conditional Branch Instructions26Primary Functions26Secondary Functions26Common Layout of Group 10 Instructions26	
Group 9: Branch on Test Instructions (Branch Type 1)25Primary Function25Secondary Functions25Common Layout of Branch on Test Instructions25Bit Function Description25Group 10: Conditional Branch Instructions26Primary Functions26Secondary Functions26Bit Function Description26Bit Functions26Bit Functions26Bit Functions26Secondary Functions26Bit Function Description26Bit Function Description26Bit Function Description26Bit Function Description26Bit Function Description26	
Group 9: Branch on Test Instructions (Branch Type 1)25Primary Function25Secondary Functions25Common Layout of Branch on Test Instructions25Bit Function Description25Group 10: Conditional Branch Instructions26Primary Functions26Secondary Functions26Bit Function Description26Group 10: Conditional Branch Instructions26Bit Functions26Secondary Functions26Group 10 Instructions26Bit Function Description26Group 11: Shift Instructions27	
Group 9: Branch on Test Instructions (Branch Type 1)25Primary Function25Secondary Functions25Common Layout of Branch on Test Instructions25Bit Function Description25Group 10: Conditional Branch Instructions26Primary Functions26Secondary Functions26Bit Function Description26Group 10: Conditional Branch Instructions26Bit Functions26Group 11: Shift Instructions26Group 11: Shift Instructions27Primary Function27	
Group 9: Branch on Test Instructions (Branch Type 1)25Primary Function25Secondary Functions25Common Layout of Branch on Test Instructions25Bit Function Description25Group 10: Conditional Branch Instructions26Primary Functions26Secondary Functions26Bit Function Description26Group 10: Conditional Branch Instructions26Secondary Functions26Group 11: Shift Instructions27Primary Function27Secondary Functions27Secondary Functions27Secondary Functions27Secondary Functions27Secondary Functions27Secondary Functions27Secondary Functions27	
Group 9: Branch on Test Instructions (Branch Type 1)25Primary Function25Secondary Functions25Common Layout of Branch on Test Instructions25Bit Function Description25Group 10: Conditional Branch Instructions26Primary Functions26Secondary Functions26Group 10: Conditional Branch Instructions26Group 10: Conditional Branch Instructions26Group 10: Conditional Branch Instructions26Group 11: Shift Instructions26Group 11: Shift Instructions27Primary Function27Secondary Functions27Common Layout of Shift Instructions27Common Layout of Shift Instructions27Secondary Functions27Secondary Functions27Secondary Functions27Secondary Functions27Secondary Functions27Secondary Functions27Secondary Functions27Secondary Functions27Secondary Functions27Secondary Functions27	
Group 9: Branch on Test Instructions (Branch Type 1)25Primary Function25Secondary Functions25Common Layout of Branch on Test Instructions25Bit Function Description25Group 10: Conditional Branch Instructions26Primary Functions26Secondary Functions26Group 10: Conditional Branch Instructions26Group 11: Conditional Branch Instructions26Group 11: Shift Instructions26Group 11: Shift Instructions27Primary Function27Secondary Functions27Bit Function Description27Secondary Functions27Bit Function27Secondary Function27Bit Function27Secondary Function27Secondary Function27Bit Function Description27Secondary Function27Bit Function Description27Secondary Functions27Secondary Function27Secondary Function27 </td <td></td>	
Group 9: Branch on Test Instructions (Branch Type 1)25Primary Function25Secondary Functions25Common Layout of Branch on Test Instructions25Bit Function Description25Group 10: Conditional Branch Instructions26Primary Functions26Secondary Functions26Group 10: Conditional Branch Instructions26Bit Function Description26Group 10: Conditional Branch Instructions26Group 11: Source Functions26Group 11: Shift Instructions27Primary Function27Secondary Functions27Secondary Functions27Secondary Functions27Secondary Function27Secondary Function27Secondary Function27Secondary Function27Group 12: Sense and Control Instructions28	
Group 9: Branch on Test Instructions (Branch Type 1)25Primary Function25Secondary Functions25Common Layout of Branch on Test Instructions25Bit Function Description25Group 10: Conditional Branch Instructions26Primary Functions26Secondary Functions26Group 10: Conditional Branch Instructions26Group 11: Conditional Branch Instructions26Group 11: Shift Instructions26Group 11: Shift Instructions27Primary Function27Secondary Functions27Bit Function Description27Secondary Functions27Bit Function27Secondary Function27Bit Function27Secondary Function27Secondary Function27Bit Function Description27Secondary Function27Bit Function Description27Secondary Functions27Secondary Function27Secondary Function27 </td <td></td>	
Group 9: Branch on Test Instructions (Branch Type 1)25Primary Function25Secondary Functions25Common Layout of Branch on Test Instructions25Bit Function Description25Group 10: Conditional Branch Instructions26Primary Functions26Secondary Functions26Secondary Functions26Ormon Layout of Group 10 Instructions26Secondary Functions26Group 11: Shift Instructions27Primary Function27Secondary Functions27Secondary Functions27Secondary Functions27Group 11: Shift Instructions27Secondary Functions27Secondary Functions27Group 12: Sense and Control Instructions28Control28	
Group 9: Branch on Test Instructions (Branch Type 1)25Primary Function25Secondary Functions25Common Layout of Branch on Test Instructions25Bit Function Description25Group 10: Conditional Branch Instructions26Primary Functions26Secondary Functions26Secondary Functions26Secondary Functions26Group 10: Conditional Branch Instructions26Bit Function Description26Group 11: Shift Instructions27Primary Function27Secondary Functions27Secondary Functions27Group 11: Shift Instructions27Secondary Function27Secondary Function27Group 12: Sense and Control Instructions28Control28Common Layout of Sense and Control Instructions28Common Layout of Sense and Control Instructions28Common Layout of Sense and Control Instructions28	
Group 9: Branch on Test Instructions (Branch Type 1)25Primary Function25Secondary Functions25Common Layout of Branch on Test Instructions25Bit Function Description25Group 10: Conditional Branch Instructions26Primary Functions26Secondary Functions26Secondary Functions26Group 10: Conditional Branch Instructions26Secondary Functions26Secondary Functions26Group 11: Shift Instructions26Group 11: Shift Instructions27Primary Function27Secondary Functions27Secondary Functions27Group 12: Sense and Control Instructions28Common Layout of Sense and Control Instructions28Secondary Functions28Secondary Functions29	
Group 9: Branch on Test Instructions (Branch Type 1)25Primary Function25Secondary Functions25Common Layout of Branch on Test Instructions25Bit Function Description25Group 10: Conditional Branch Instructions26Primary Functions26Secondary Functions26Secondary Functions26Group 10: Conditional Branch Instructions26Secondary Functions26Secondary Functions26Group 11: Shift Instructions26Group 11: Shift Instructions27Primary Function27Secondary Functions27Secondary Functions27Group 12: Sense and Control Instructions28Common Layout of Sense and Control Instructions28Secondary Functions28Secondary Functions29	
Group 9: Branch on Test Instructions (Branch Type 1)25Primary Function25Secondary Functions25Common Layout of Branch on Test Instructions25Bit Function Description25Group 10: Conditional Branch Instructions26Primary Functions26Secondary Functions26Secondary Functions26Secondary Functions26Secondary Functions26Group 10: Conditional Branch Instructions26Secondary Functions26Secondary Functions26Group 11: Shift Instructions27Primary Function27Secondary Functions27Secondary Functions27Group 11: Shift Instructions27Secondary Function27Secondary Functions27Group 12: Sense and Control Instructions28Control28Control28Control29Bit Function Description29	

.

Contents

1

Group 13: Table Look Up (Translate and Branch) Instruction		•	•	•	•	31
Function	•	•	•	•	•	31
Layout of TRB Instruction	۰.	•	•	•	•	31
Bit Function Description	•	•	•	•	•	31
Section 2: IOP Microprogram Codes						33
IOP INSTRUCTION GROUP DETERMINATION						34
IOP MICROINSTRUCTIONS BY MNEMONICS						35
EXPLANATION OF IOP MICROINSTRUCTION GROUPS						37
Group 1: IOP Branch Instructions						37
Primary Function						37
Secondary Functions						37
Layout of Group 1 Instructions		•	•	•	•	37
Table of Parameters used with mnemonics BC (U) and BC	R (U)	•		•	38
Bit Function Description		•	•	•	•	38
Group 2: IOP Data Storage Instructions	•	•	•	•	•	38
Primary Function	•	•	•	•	•	38
Secondary Functions	•	•	•	•	•	38
Layout of IOP Group 2 Instructions	•	•	•	•	•	38
Bit Function Description	•	•	•	•	•	38
Group 3: IOP Move Instructions	•	•	•	•	•	39
Primary Function	•	•	•	•	•	39
Secondary Functions	•	•	•	•	•	39
Layout of IOP Group 3 Instructions	•	•	•	•	•	39
Bit Function Description	•	•	•	•	•	39
Group 4: Logical IOP Instructions	•	•	•	•	•	41
Primary Function	•	•	•	•	•	41
Secondary Functions	•	•	•	•	•	41
Layout of IOP Group 4 Instructions	•	•	•	•	٠	41
Bit Function Description	•	•	•	•	•	42
Section 3: SVP Microprogram Codes	•	•		•	•	43
SVP OP CODES BY BIT PATTERN			•			44
SUMMARY OF SVP MNEMONICS	•		•			44
ADD = Add LS-Reg plus Accu into Accu		•	•		•	45
ADDI = Add Accu plus Immediate data byte into Accu .	•	•	•	•	•	45
AND = AND LS-Reg with Accu into Accu	•	•	•	•	•	45
ANDI = AND Accu with Immediate data byte into Accu	•	•	•	•	•	45
B = Branch unconditionally	•	•	•	•	•	45
BR = Branch unconditionally to address contained in regis	ter	•	•	•	•	46
BZ = Branch if ALU zero	•	•	•	•	•	46
BZR = Branch to address contained in register if ALU zero)	•	•	•	•	46
CHECK = Op code check	•	•	•	•	•	46
BNZ = Branch if (Not) ALU zero	•	•	•	•	•	47
CTB = Count, test for zero and branch	•	•	•	•	•	47
FR = Fetch one byte from LS-Reg into Accu	•	•	•	•	•	47
LBAP = Load Bus and Parity bit from LS-Reg into BAR (S	ة) (د	or E	SDF	{ (\$	5)	47

	48
LBR = Load Accu into Bus Register	48
LDAC = Load immediate data byte into Accu	48
NOP = No operation	48
OR = Logically OR LS-Reg with Accu into Accu	48
ORI = Logically OR Accu with Immediate data byte into Accu	49
SF = Fetch one byte from storage into Accu	49
SLS = Switch Local Storage Zone	49
SST = Store one byte from Accu into storage	50
STBA = Sense, AND with mask into Accu, Branch if ALU zero	50
STBX = Sense, exclusively OR with mask into Accu, Branch if	
ALU zero	50
STOP = Halt Service Processor	51
STR = Store one byte from Accu into LS-Register	51
STROB = Sense from Bus 0 and/or 1 into Accu, or activate 'CTRL	
Strobe Bus 0 and/or 1'	51
XOR = Exclusively OR Ls-Reg with Accu into Accu	51
XORI = Exclusively OR Accu with Immediate data byte into Accu	

.

>

.

Contents (continued)

V

.

Section 1: IPU Microprogram Codes

.

IPU Microinstruction Group Determination

						Bits]_ <u>11</u>	
	0	0 0	0 x	 X 0	X X	I X I X	 9 9
	0	0 1	1 x	 1 X	x x	 X X	 10 10
	1	0	0	 0	0	 X	 13
1	 1	0	0	 0	1	0	1 11
1	 _1	0	0	 0	1	1	8
l	1	0	0	 1	0	x	12
1	1	0	1	 X	0	x	1
	1	0	1	 X	1	 x	2
1	 1	1	0	 X	X	 X	3
	1	1	1	0	0	x	7
	 1	1	1		1	x	6
]	 1 	1	1	1	0	 X	4
	 1	1	1	1	1	x I	l l . 5
	1			ł		1	I

IPU Microinstructions by Group

<u>(</u>	irou	<u>p_1</u>
Bit 1	11	Mnemonic
0		LC(R)
1		LT(R)

	<u>Group_2</u>								
8	Bits 11	13	Mnemonic						
0	0	0	IRC(R)						
0	0	1	ILC (R)						
0	1	0	IRT(R)						
0	1	1	ILT (R)						
1	0	0	ZIRC (R)						
1	0	1	ZILC(R)						
1	1	0	ZIRT(R)						
1	1	1	ZILT (R)						

<u>Group 3</u>


<u>Group</u>	4
--------------	---

E 14151	8its	9_	<u>12</u>	20	Mnemonic		_14		its <u> 16_22_</u>]	Mnemonic
	0	0	x	x	OL (R)			•	0 0	OMS(R)
l	0	1	0	x	LTOL (R)	direct addressing	C	0	1 0	OSMS(R)
	0	1	1	x	LTCOL (R)				0 0	AMS(R)
0 0	1	 0 0	 x x	0	OL (R) OSL (R)		(1 1 0	ASMS (R)
		1		0	OBL(R)	indirect addressing	1	1 0	0 0	NMS(R)
	1	1	x x 	1	OSBL (R)				1 0	NSMS(R)
1	0	0	x	x	AL (R)				0 0	XMS(R)
	0	1	0	x	LTAL (R)	direct addressing		I 1	1 0	XSMS(R)
0 1	0	1	1	x	LTCAL (R)				0 1	XMSC (R)
	1 1	0 0	x x	0 1	AL (R) ASL (R)					
	1	1	x	0	ABL(R)	indirect addressing	<u>Group 5</u>			
			х] 	ASBL (R)	Bits 11 16		Mnemon	Mnemonic	
	0 0	0	х 0	x x	NL (R) LTNL (R)	direct addressing	0	0	MSC ((R)
	0	1	1	x	LTCNL (R)		1	0	MST	(R)
10	 1 1	0 0	x x	0 1	NL (R) NSL (R)		1	1	MSTI	IX (R)
	 1 1			0 1				•	<u>Group_6</u>	
	0	0	x	x	XL (R)			its 16	Mnemo 17	DNIC
	0 1 0 x 1	LTXL (R)	direct addressing	0	0	0 MLC	(B)			
1 1	0	1	1	x	LTCXL (R)		0	1	0 MKC	(R)
11	1 1			0.1		1 0	0	0 MLT		
	 1	1		0	XBL (R)	indirect addressing	1	0	1 MSCI	7L (R)
	i 1	1		1			1	1	0 MKT	(R)

.

3

.



Group_8

The mnemonic is 'T' or 'TR', depending on the status of bit 10.

<u>Group 9</u> (Branch type I)

Bi	ts	Mnemonic
7	8	
0	0	BT
•	•	
0	1	BTS
1	0	BTM
•	U	DIU

Group 10

The mnemonic is 'BC' (Branch conditional).

G	r	0	u	p	1	1
_	_	-		-		-

	Bit	s	Mnemonic
<u>16</u>	<u>18</u>	19	
0	0	0	SRC(R), OF NOP(R)
0	0	1	SRT (R)
0	1	0	SRCN (R)
0	1	1	SRTN(R)
1	0	0	SLC (R)
1	0	1	 SLT (R)
1	1	0	SLCN(R)
1	1	1	SLTN (R)
			l · · · · ·

<u>Group 12</u>

<u>11</u>	Bit: 13	s _ <u>16</u>	Mnemonic
0	0	0	I SNSCR (R)
0	1	0	SNSCL(R)
1	0	0	SNSTR (R)
1	1	0	SNSTL(R)
X 	x	1	CTL(R)
			4

<u>Group 13</u>

The mnemonic is; TRB = Translate and branch (Bit 10 = off), or TRBR = Translate, branch and return (Bit 10 = on).

if bits 16...23 = all zeros

Listing of IPU Mnemonics

<u>Mnemonic</u>	Description	Group
ABL (R)	Add to IPU local storage, suppress ALU Bits 07, (then return).	 3
AL(R)	Add to IPU local storage, (then return).	3
ALMK (R)	Add to IPU local storage and key storage, (return).	1 7
ALML (R)	Add to IPU local storage and MSC local storage, (then return).	7
AMK(R)	Add to MSC key storage, (then return).	7
AML (R)	Add to MSC local storage, (then return).	7
AMS(R)	Add to main storage, (return).	4
ASBL (R)	Add with Six correction to IPU local storage, suppress ALU Bits 07, (then return).	3
ASL (R)	Add with Six correction to IPU local storage, (then return).	 3
ASMS(R)	Add with Six correction to MSC main storage, (then return).	4 4
BC	Branch Conditional.	10
BT	Branch on Test (no level switching).	9
BTM	Branch on Test to Main routine.	9
BTS	Branch on Test to Sub routine.	9
CTL (R)	Control, (then return).	12
ILC(R)	Immediate data Left adjusted to CDR, (then return).	2
ILT (R)	Immediate data Left adjusted to TDR, (then return).	2
IRC (R)	Immediate data Right adjusted to CDR, (then return).	2
IRT (R)	Immediate data Right adjusted to TDR, (then return),	2
LC(R)	Load CDR, (then return).	1 1
LT (R)	Load TDR, (then return).	1 1
LTAL (R)	IPU Local storage to TDR, Add with CDR into IPU Local storage, (then return).	3

LTCAL(R) | IPU Local storage to TDR a IPU Local storage, (then LTCNL(R) | IPU Local storage to TDR a into IPU Local storage, LTCOL(R) | IPU Local storage to TDR a into IPU Local storage, LTCXL(R) | IPU Local storage to TDR a into IPU Local storage, LTNL (R) IPU Local storage to TDR, IPU Local storage, (then LTOL (R) | IPU Local storage to TDR, IPU Local storage, (then LTXL(R) IPU Local storage to TDR, 1 IPU Local storage, (then MKC(R) Read from MSC Key storage MKT(R) Read from MSC Key storage MLC(R) Read from MSC Local store MLT(R) Read from MSC Local store MSC(R) Read from Main storage into MSCTL(R) | Main Storage Control. MST (R) Read from Main Storage int MSTIX(R) Read from Main Storage int exception, (then return) NBL(R) AND to IPU Local storage, (then return). NL(R) AND to IPU Local storage, NLMK (R) AND to IPU Local storage a (then return). NLML(R) AND to IPU Local storage a (then return).

NMK (R)

NML (R)

NMS (R)

3125 MLM. Microinstructions

:) 	IPU Local storage to TDR and CDR, Add both into IPU Local storage, (then return).	3
 	IPU Local storage to TDR and CDR, logically AND into IPU Local storage, (then return).	3
 	IPU Local storage to TDR and CDR, logically OR into IPU Local storage, (then return).	3
 	IPU Local storage to TDR and CDR, exclusively OR into IPU Local storage, (then return).	3
1	IPU Local storage to TDR, logically AND into IPU Local storage, (then return).	3
1	IPU Local storage to TDR, logically OB into IPU Local storage, (then return).	3
	IPU Local storage to TDR, exclusively OR into IPU Local storage, (then return).	3
i	Read from MSC Key storage into CDR, (then return).	6
	Read from MSC Key storage into TDR, (then return).	6
	Read from MSC Local store into CDR, (then return).	6
1	Read from MSC Local store into TDR, (then return).	6
	Read from Main storage into CDR, (then return).	5
)	Main Storage Control.	6
	Read from Main Storage into TDR, (then return).	5
 (: 	Read from Main Storage into TDR, test for I-Phase exception, (then return).	5
	AND to IPU Local storage, suppress ALU Bit 07, (then return).	3
	AND to IPU Local storage, (then return).	3
	AND to IPU Local storage and MSC Key storage, (then return).	7
	AND to IPU Local storage and MSC Local storage, (then return).	7
	AND to MSC Key storage, (then return).	7
	AND to MSC Local storage, (then return).	7
1	AND to Main storage, (then return).	4

5

tructions

NOP (R)	No operation (then return).	1 11	SRCN(R)	Shift Right into CDR, using
NSBL (R)	AND with Six correction to IPU Local storage, suppress ALU Bit 07, (then return).	3	SRT (R)	(then return). Shift Right into TDR, (the)
NSL (R)	AND with Six correction to IPU Local storage, (then return).	3	SRTN(R)	Shift Right into TDR, using (then return).
NSMS (R)	Add with Six correction to Main storage, (return).	1	T (R)	Test, (then return).
OBL (R)	 OR to IPU Local storage, suppress ALU Bit 07,	1 3	TRB (R)	Translate and Branch, (the
	(then return).		XBL (R)	Exclusive OR to IPU Local s Bit 07, (then return)
OL(R)	OR to IPU Local storage, (then return).	3	XL(R)	Exclusive OR to IPU Local s
OLMK (R)	OR to IPU Local storage and MSC Key storage, (then return).	7	XLMK (R)	Exclusive OR to IPU Local :
OLML (R)	 OR to IPU Local storage and MSC Local storage,		A LINK (N)	storage, (then return).
	(then return).		XLML(R)	Exclusive OR to IPU Local s
OMK (R)	OR to MSC Key storage, (then return).	1 7	11 14 15 4 75 5	storage, (then return).
OML (R)	OR to MSC Local storage, (then return).	17	XMK(R)	Exclusive OR to MSC Key sto
OMS(R)	OR to Main storage, (then return).	1 4	XML(R)	Exclusive OR to MSC Local s
OSBL(R)	OR with Six correction to IPU Local storage,	3	XMS(R)	Exclusive OR to Main storag
	suppress ALU Bit 07, (then return).		XMSC(R)	Exclusive OR to Main Storag Storage into CDR, (then i
OSL (R)	OR with Six correction to IPU Local storage, (then return).	3 	XSBL(R)	 Exclusive OR with Six corre
OSMS (R)	 OR with Six correction to Main storage, (return).	4		storage, suppress ALU Bi
SLC(R)	Shift Left to CDR, (then return).	1 11	XSL(R)	Exclusive OR with Six corre storage, (then return).
SLCN(R)	Shift Left to CDR, using Negative shift amount, (then return).	 11 	X S M S((R)	Exclusive OR with Six correct (then return).
SLT (R)	Shift Left to TDR, (then return).	1	ZILC(R)	Zero set, then place Immed
SLTN (R)	Shift Left to TDR, using Negative shift amount,	11		into CDR, (then return).
CNCCT (D)	(then return).		ZILT(R)	Zero set, then place Immedi into TDR, (then return).
	Sense into CDR Left, (then return).	12	ZIRC(R)	Zero set, then place Immed
SNSCR (R)		12 		into CDR, (then return).
	Sense into TDR Left, (then return).	12 	ZIRT(R)	Zero set, then place Immediant of the Immediant of TDR, (then return).
SNSTR (R)	1	12 		
SRC (R)	Shift right into CDR, (then return).	j 11 ·		

ng Negative shift amount,	11
en return).	11
ng negative shift amount,	11
	8
en return).	13
storage, suppress ALU).	3
storage, (then return).	3
storage and MSC Key	7
storage and MSC Local	7
torage, (then return).	7
storage, (then return).	7
age, (then return).	4
age, read from Main return).	4
rection to IPU Local it 07, (then return).	3
rection to IPU Local	3
rection to Main storage,	4
liate data Left adjusted	2
diate data Left adjusted	2
diate data Right adjusted •	2
liate data Right adjusted	2
-	

Explanation of IPU Microinstruction Groups


Group 1: Halfword from Local Store to TDR or CDR

Primary Function: One halfword is fetched from the IPU local storage and set into either the True Data Register (TDR) or Complement Data Register (CDR).

Secondary Functions:

- The contents of TDR can be propagated to the local storage address registers (LSARs) 0 and 1; or 2 and 3; or 0,1,2, and 3 (see under LSAR setting cases).
- The invert switch can be set to true, invert, force ones, force zeros.
- The local storage can be addressed direct or indirect.
- A return from a subroutine can be initiated.

<u>Common Layout of Group 1 Instructions</u>



Note: Bits 0 and 4 of Byte 0 do not exist

Bit_Function_Description

Bit 1, Invert. Generated internally by hardware. (When instruction is inverted by SVP.) Bit 2, Parity Bit. Generated by assembler program. (To obtain an odd number of zero bits.) Bit 3, PFCN - Parity Function Bit. Generated by assembler program. (To obtain an odd number of control gates.) Bit 5,6,7 and 9, Op Code. These bits represent a unique pattern that is common to all group 1 instructions. Bit 8, Direct/Indirect. This bit determines how the IPU local storage is to be addressed. Direct addressing is employed when bit 8 is 0, indirect

addressing is used when bit 8 is 1.

Direct. When direct is specified, bits 16 to 23 of the instruction represent a binary number (from 0 to 255) which is used to address the local storage. Bit 16 has the highest binary value, bit 23 has the lowest binary value.

Indirect. When indirect is specified, either one of two methods is used as determined by bit 21 (LSAR 0).

Bit 21 off (0). With bit 21 off, instruction bits 16 through 19 represent the high order portion of the address. The contents of the local store address register (LSAR) addressed by instruction bits 22 and 23 represent the low order portion of the address. Both portions are said to be concatenated (chained) to form one logical bit string.

Bit 21 on (1). With bit 21 on, instruction bits 16 through 19 are ignored. The high order portion of the address then is provided by the contents of LSAR 0. The low order portion is provided by the LSAR addressed by instruction bits 22 and 23. These bits may specify any LSAR including LSAR 0. Both LSAR contents are said to be concatenated to form one logical bit string.

Bit 10, Leave Subroutine. This bit allows the IPU microprogram to reenter the program level that was in effect prior to the last level switching operation. In this manner, the program may return from a subroutine to its original point of continuation.

The instruction which has bit 10 on is still part of the subroutine and so is the next following instruction. However, the instruction that follows thereafter is the first one of the continued previous routine.

7

Bit 11, Set TDR/CDR. This bit determines the register into which the data (fetched from local store) will enter. (0 = CDR / 1 = TDR)

Bit 12, Set LSAR 0 and 1. Bit 12 provides the means to propagate the left half (one byte) contents of TDR into LSAR's 0 and 1. When bit 12 is on (1) bits 0-3 of TDR are set into LSAR 0, bits 4-7 of TDR are set into LSAR 1. The readout from TER is non-destructive.

<u>Bit 13, Set LSAR 2 and 3.</u> When bit 13 is on (1) bits 8-11 of TDR are set into LSAR 2, bits 12-15 of TDR are set into LSAR 3. The readout from TDR is non-destructive.

Bit 14 and 15. These bits provide four different patterns which determine the function of the invert switch for some later arithmetic/logic operation, (see parameters).

Eits 22 and 23, LSAR Address. When indirect addressing is used, both bits represent a binary number (from 0 to 3) that addresses one of the LSAR's (see parameters).

Valid Parameters for Group 1 Instructions

The parameters are listed as cases C1....CXX which will also appear in the microprogram listings to allow prientation.

LSAR Setting Cases

Bit 12 Bit 13

C 1	-	0	0	=	no LSAR setting	
22	=	1	0	=	TDR bits 03 to LSARO, and TDR bits 47 to LSAR1	
		0		=	TDR bits 811 to LSAR2, and TDR bits 1215 to LSAR3	
С4	=	1	1	=	TDR bits 03 to LSARO, and TDR bits 47 to LSAR1, and TDR bits 811 to LSAR2, and TDR bits 1215 to LSAR3	

Invert Switch Cases

Bit 14 Bit 15

C5	=	0	0	=	invert
C 6	=	0	1	=	true
C7	=	1	0	=	force ones
C 8	ä	1	1	=	force zeros

Local_Store_Address_Cases

Bit 8 Bit 21 Bit 22 Bit 23

					1
C9 =	0	-	-	-	= inst
C10 =	1	0	0	0	= inst
C11 =	1	0	0	1	= inst
C12 =	1	0	1	0	= inst:
C13 =	1	0	1	1	= inst
C14 =	1	1	0	0	= LSAR
C15 =	1	1	0	1	= LSAR
C16 =	1	1	1	0	= LSAR
C17 =	1	1	1	1	= LSAR

Group 2: Immediate Data to TDR or CDR

Primary Function: A data byte provided by the instruction is set into either TDR or CDR in either right or left adjusted position.

Secondary Functions:

- The remainder of TDR or CDR may either keep its original data or may be set to zeros.
- Data from TDR may be further distributed to LSAR's 0 and 1.
- The invert switch can be set to true, invert, force ones, force zeros.

r.bits 16....23 r.bits 16....19//LSAR0 r.bits 16....19//LSAR1 r.bits 16....19//LSAR2 r.bits 16....19//LSAR3 O//LSARO 0//LSAR1 RO//LSAR2 O//LSAR3

Cormon_Layout of Group 2 Instructions

Byte0	• 1 2 3_		Invert Bit Parity Bit PFCN
	• 5 6 7	1 0 1	Op code Group 2
	1/8-		koording
	9		keep/1=reset
	10		<pre>immediate to TDR/CDR (Op Code) Leave subroutine</pre>
Prito 1			
Byte1			IDR/O=CDR
			set LSARO and 1
			<u>left/0=right</u>
	14	·	
	15_		<u>invert_switch_funct</u> ion
	16		
	17		· · · · ·
	18		immediate
Byte2			data byte
	20		
	21		
	22		
	23_		

Eit Function Description

Bit 1, Invert. Generated internally by hardware.

Bit 2. Farity Bit. Generated by assembler program.

Bit 3, PFCN - Parity Function Bit. Generated by assembler program.

<u>Bits 5,6,7 and 9, Op Code</u>. These bits represent a unique pattern that is common to all group 2 instructions.

Eit 8, Keep/Reset. This bit determines whether the eight bits in TDR or CDR into which no data is set keep their original data or change to zero.

Eit 10, Leave Subroutine. This bit provides the means to return from a subroutine to the program level that was in effect prior to the last level switching operation. The instruction that has bit 10 on is still part of the subroutine and so is the next instruction. However, the instruction thereafter is the first one in the previous level.

<u>Bit 11, Set TDR/CDR.</u> This bit determines whether the immediate data byte enters into TDR or CDR.

Bit 12, Set LSAR 0 and 1. This bit causes the contents of TDR bit 0-3 to be set into LSAR 0 and TDR bits 4-7 to be set into LSAR 1, when turned on (1). Bit 13 Left/Right. Since TDR or CDR are halfword wide, bit 13 determines whether the immediate byte enters bits 0-7 or bits 8-15 of the respective register. Bits 14 and 15, Invert Switch Function. These bits represent four patterns that set the invert switch for a later arithmetic/logic operation, (see parameters).

Eits 16-23, Immediate Byte. These bits have binary values assigned, running from bottom to top in ascending value, capable of representing any value from CO to FF.

Valid Parameters for Group 2 Instructions

LSAR Setting Cases:

<u>Bit_12</u> C1 =0 = no LSAR setting $C_{2} =$ 1 = TDR bits 0.... 3 to LSARO, and TDR bits 4....7 to LSAR1

Invert Switch Cases:

See C5....C8 of group 1 parameters

Group 3: Arithmetic/Logic Operations to Local Storage

Primary Function: The contents of TDR represent an operand that is either added, ANDed, ORed, or EXCLUSIVE ORed with the contents of CDR. The result is stored into the IPU local storage. Before the ALU operation (in the same cycle) TDR and CDR may be loaded from the same LS location which receives the result from the ALU output afterwards.


Note: The contents of CDR pass through the invert switch before they enter the ALU. The result, therefore, depends on the microinstruction that sets the invert switch prior to the arithmetic/logic operation.

3125 MLM. Microinstructions

Secondary Functions

- the local storage can be addressed either direct or indirect.
- various ALU conditions can be saved and propagated to other ALU operations which need not be in consecutive order.
- six correction on byte basis can be performed.
- the left byte of the result can be suppressed.
- The program can be made to return from a subroutine.

Common Layout of Group 3 Instructions



<u>**Bit Function Description</u>**</u>

Bit 1, Invert. Generated internally by hardware.

Bit 2, Parity Bit. Generated by assembler program.

Bit 3, PFCN - Parity Function Bit. Generated by assembler program.

<u>Bits 5,6,7, Op Code.</u> These bits represent a pattern that is unique and common to all group 3 instructions.

<u>Bit 8, Direct/Indirect.</u> This bit has a dual function. It determines whether the IPU local storage is addressed direct or indirect.

<u>Direct (bit 8=0)</u>. When direct is specified, instruction bits 16...23 represent a binary number that is used as address. The lowest binary value is assigned to bit 23, the highest binary value is assigned to bit 16.

<u>Indirect (bit 8=1).</u> When indirect is specified, bit 21 determines which of the two indirect addressing methods are used, as follows:

<u>Bit 21 off (0).</u> Instruction bits 16....19 represent the high order portion of the address. The low order portion is provided by the contents of the local store address register (LSAR) that is addressed by instruction bits 22 and 23. Both address portions are said to be concatenated (chained) to form one logical bit string.

<u>Bit 21 on (1).</u> With bit 21 on, instruction bits 16....19 are ignored. The high order portion of the address is provided by LSAR 0. The low order portion is provided by the LSAR addressed by instruction bits 22 and 23. This may be any LSAR including LSAR 0. Both address portions are chained to form one logical bit string.

Note: Six correction can be specified only with indirect addressing.

<u>Bit 9, 'Suppress ALU Positions 0...7' or 'Local Storage to TDR'.</u> With indirect LS addressing this bit provides a means to suppress the left byte of the ALU (the ALU is halfword wide). This function is used when 24-bit addresses are calculated via two passes through the ALU, such as for load register type operations. With direct LS addressing bit 9 is used to indicate that the TDR has to be loaded from local storage before the ALU performs its operation.

<u>Bit 10, Leave Subroutine</u>. This bit allows the microprogram to return (from a subroutine) to the program level that was in effect prior to the last level switching operation. The instruction that has bit 10 on is still part of the subroutine and so is the next instruction. However, the instruction that follows thereafter is the first one in the previous level.

Bit 11, Accumulate Condition Code. This bit provides the means to logically link any number of ALU operations with each other so as to obtain one result and one result condition from which a final condition code (for the PSW) can be derived. Conversely, by turning bit 11 off, any number of independent ALU operations can be interspersed in a string of linked operations. Bit 11 thus eliminates the need for processing long operands in consecutive sequence, and allows manipulation of operands or portions thereof inbetween the main string.

The following detail functions are involved:

The first ALU operation of a string must have bit 11 on and either bit 12 or bit 13 on. This bit combination sets the ALUZERO latch to the zero state. The latch remains in the zero state as long as all operations of the string (all those that have bit 11 on) including the first one produce zero results. If any operation in the string (including the first one) produces a result greater than zero, the latch changes to the "not zero" state and remains in this state until it is reset, irrespective of how many zero results may follow in the string.

Only those operations which have bit 11 on are treated as part of the string. Bit 11 also ensures that the signs of the operands and carries out of ALU position 0 and 1 are saved and propagated to the next operation that has bit 11 on. In this manner a common condition is accumulated for the string. Interspersed operations (which have bit 11 off) cannot disturb the accumulated condition because the latter is saved. The accumulation ends with the first instruction that has bit 11 and either bit 12 or 13 on because this combination deliberately set the ALUZERO latch to the zero state (reset), thus starts a new string.

Operations which have bit 11 off may also form a string because carries can be propagated, however, no common condition is accumulated (also see bit 12 and bit 13).

Bit 12, 'Force Carry' or 'Local Storage to CDR'. When on, this bit causes a carry to be generated and entered into ALU position 15 which is the low order position. Bit 12 sets the ALUZERO latch to zero if bit 11 is also on. If the mnemonic is 'LTxxx' (bits 8 and 9 = 01), bit 12 being on causes CDR to be loaded from local storage prior to the ALU operation.

Bit 13, Reset Carry Latch. This bit provides the means for controlling the carry that may emerge from ALU position zero (the high order position). When bit 13 is off (0), a carry from the preceding operation automatically enters ALU position 15 during the next ALU operation. This action is prevented if bit 13 is on (1). Bit 13 sets the ALUZERO latch if bit 11 is also on.

<u>Bit 14 and 15, ALU Function</u>. These bits are capable of providing four different patterns, which specify the ALU functions OR, Add, AND, Exclusive OR as follows:

Bit 14 Bit 15

0	0	=	OR	
0	1	Ξ	Add	
1	0		AND	
1	1	=	Exclusive	OR

<u>Bit 20, Allow</u> Six Correction. This bit provides the means to convert a hexadecimal value to a decimal value. When bit 20 is on, a binary 6 is subtracted from ALU positions 12....15 (units digit) if no carry emerged from ALU position 12. The same occurs with ALU positions 8....11 (tens digit) if no carry emerged from ALU position 8. ALU positions 0....7 do not participate in six correction.

Note: Six correction is possible only in conjunction with indirect LS addressing.

Valid Parameters of Group 3 Instructions

		ol_Case				<u>Functio</u>
C1 =	Bit O	11 Bit 0	12	Bit O	13	 allow carry previously that had bit pos 15.
						• save carry (
c2 =	Bit O	11 Bit 0	12	Bit 1	13	 prevent car: pos 15.
						• save carry
c3 =	0	11 Bit 1 Note 1		0	13	 force carry save carry
C4 =	Bit 1	11 Bit 0	12	Bit O	13	 allow carry was previous instruction to enter AL
						• save conten
						• save carry
						• save carry
						 reset ALUZE not zero.

on Performed

from ALU pos 0 that was saved by an instruction t 11 off to enter ALU

out of ALU pos 0.

ry from entering ALU

out of ALU pos 0.

into ALU pos 15.

out of ALU pos 0.

from ALU pos 0 that isly saved by an that had bit 11 on U pos 15. its of ALU pos 0 (sign). out of ALU pos 0. out of ALU pos 1. RO latch if result

C5 = Bit 11 Eit 12 Eit 13 1 0 1	 set ALUZERO latch to zero prior to operation. 	Group 4: Arithmetic/Logic Operations to I <u>Primary Function</u> . The contents of TDR a ORed with the contents of CDR and the re
	 prevent carry from entering ALU pos 15. 	Secondary Functions
	 save contents of ALU pos 0 (sign). 	 the format can be specified as halfwo
	• save carry out of ALU pos 0.	 the main storage address can be auto or left as it is.
	 save carry out of ALU pos 1. 	
	 reset ALUZERO latch if result not zero. 	 the ALU can be controlled so as t accumulate a common result condition
		 the result can be subjected to six co
C6 = Bit 11 Bit 12 Bit 13 1 1 0	 set ALUZERO latch to zero prior 	 the program can be made to return fro
(See Note below)	to operation.	 dynamic address translation can be en
	• force carry into ALU pos 15.	 For mnemonics XMSC/XMSCR see special description.
	 save contents of ALU pos 0 (sign). 	Corpor Levent of Green " Testan time
	• save carry out of ALU pos 0.	<u>Common_Layout_of_Group_4_Instructions</u>
	• save carry out of ALU pos 1.	 i 1 Invert Bit
	 reset ALUZERO latch if result not zero. 	2 Parity Bit Eyte0 <u>3PFCN</u>
	ot valid for LTxxx instructions (instruction bits mnemonics instruction bit 12 is used to indicate	5 1 6 1 Op Code Group 4 7 1 8 1 = main storage 9 0 = write 10 1 = leave subroutine
<u>Local Store Address Cases</u>		Byte1 11 1 = accumulate condition code
Case Instruction bits	Source of local storage address _high_orderllow_orderl	<u>13 1 = reset carry latch</u> 14
<u>-7</u> <u>1</u> <u>0</u> <u>x</u> <u>x</u> <u>x</u> <u>1</u>	Instruction bits 1623 direct	$\underbrace{15}_{16} + \underbrace{ALU}_{16} = \underbrace{Function}_{16}$
	LSAR 0	16 1 = allow six correction 17 1 = balfword (Orbute

		0				_1		OF OF GET	1
7_	_1	0	X	x	X	1	Instruction bit	s 1623] direct
8	1	1	0	0	0	Ī		LSAR 0	1
9	1	1	0	0	1	. 1	Instr. bits	LSAR 1	1
10	1	1	0	1	0	1	1619	LSAR 2	indirect
11	_1	1	0_	1_	11	_1	1	LSAR 3	.1
12	1	1	1	0	0	1	1	LSAR O	1
13	1	1	1	0	1	1	LSAR 0	LSAR 1	laddressing
14	1	1	1	1	0	1	i	LSAR 2	1
15	_1	1	1_	1_	1	_1		LSAR 3	1

Note: The parameters actually used will be shown in the microprogram listings.

to Main Storage

are Added, ANDed, ORed, or Exclusive result is placed into main storage.

word or byte.

utomatically incremented, decremented,

s to propagate carries (or not) and to on (or not).

correction.

17 1 = halfword/0=byte

21MSC_LS_address220 = no function231 = relocate/0=no relocate

 $\frac{19}{20}$ = decrement___

Byte2 18 1 = increment

<u>21</u>

from a subroutine.

enabled or disabled.

ial paragraph at the end of this group

Bit Function Description

Eit 1, Invert. Generated internally by hardware.

Eit 2, Parity Eit. Generated by assembler program.

<u>Eit 3, PFCN - Parity Function Bit.</u> Generated by assembler program.

<u>Bits 5...9, 01 Ccde Group 4.</u> These bits represent a unique pattern that is common to all group 4 instructions. Bit 8 at 1 level designates the operations as pertaining to main storage, while bit 9 at 1 level specifies the direction as "tc" main storage.

<u>Bit 10, Leave Subroutine</u>. This bit allows the IPU microprogram to re-enter the program level that was in effect prior to the last level switching operation. In this manner, the program may return from a subroutine to its original point of continuation.

The instruction which has bit 10 on is still part of the subroutine and so is the next following instruction. However, the instruction that follows thereafter is the first one of the continued previous routine.

<u>Eit 11, Accumulate Condition Code</u>. This bit provides the means to logically link any number of ALU operations with each other so as to obtain one result and one result condition from which a final condition code (for the FSW) can be derived. Conversely, by turning bit 11 off, any number of independent ALU operations can be interspersed in a string of linked operations. Eit 11 thus eliminates the need for processing long operands in consecutive sequence, and allows manipulation of operands or portions thereof inbetween the main string.

The following detail functions are involved:

The first ALU operation of a string must have bit 11 on and either bit 12 or bit 13 on. This bit combination sets the ALUZERO latch to the zero state. The latch remains in the zero state as long as all operations of the string (all those that have bit 11 on) including the first one produce zero results. If any operation in the string (including the first one) produces a result greater than zero, the latch changes to the "not zero" state and remains in this state until it is reset, irrespective of how many zero results may follow in the string.

Cnly those operations which have bit 11 on are treated as part of the string. Bit 11 also ensures that the signs of the operands and carries out of ALU position 0 and 1 are saved and propagated to the next operation that has bit 11 on. In this manner a common condition is accumulated for the string. Interspersed operations (which have bit 11 off) cannot disturb the accumulated condition because the latter is saved. The accumulation ends with the first instruction that has bit 11 and either bit 12 or 13 on because this combination deliberately set the ALUZERO latch to the zero state (reset), thus starts a new string.

Operations which have bit 11 off may also form a string because carries can be propagated, however, no common condition is accumulated (also see bit 12 and bit 13).

<u>Bit 12, Force Carry.</u> When turned on, this bit causes a carry to be generated and entered into ALU position 15 which is the low order position. Eit 12 sets the ALUZERO latch to zero if bit 11 is also on.

<u>Bit 13, Reset Carry Latch.</u> This bit provides the means for controlling the carry that may emerge from ALU position zero (the high order position). When bit 13 is off (0), a carry from the preceding operation automatically enters ALU position 15 during the next ALU operation. This action is prevented if bit 13 is on (1). Bit 13 sets the ALUZERO latch if bit 11 is also on.

<u>Bit 14 and 15, ALU Function</u>. These bits are capable of providing four different patterns, which specify the ALU functions OR, Add, AND, Exclusive OR as follows:

Bit 14 Eit 15

0	0	= QR
0	1	= Add
1	0	= AND
1	1	= Exclusive OR

<u>Bit 16, Allow Six Correction.</u> When turned on (logical1), this bit allows ALU bits 12....15 (units digit) and 8....11 (tens digit) to be subjected to six correction. Six correction consists of a subtraction of a binary 6 from ALU pos 12....15 provided there was no carry out of pos 12. The same occurs for ALU pos 8....11 if no carry emerged from pos 8. Since the boolean functions AND, OR, and XOR do not produce carries, a binary 6 is, in effect, subtracted unconditionally when bit 16 of the instruction is on, for these operations. ALU pos 0....7 do not participate in six correction.

<u>Bit 17, Halfword/Byte</u>. This bit has a dual function because it determines either of two data transmission formats. When at logical 1 level, halfword is specified which means that ALU positions 0.....15 are transferred to main storage. If at logical 0 level, byte is specified which means that ALU positions 8....15 are transferred to main storage.

<u>Bit 18, Increment.</u> This bit specifies how the main storage address that is used for the store operation is to be updated. The update **amount** corresponds to the specified format (halfword/byte) and is thus either 2 or 1.

<u>Note 1:</u> When operand 1 is stored with bit 18 on, the address of operand 1 is incremented and, simultaneously, the length count of operand 2 is decremented. When operand 2 is stored with bit 18 on, the address and the length count of operand 2 are decremented.

<u>Note 2:</u> Bit 18 must be on when a halfword or a byte is to be stored on odd boundary.

<u>Bit 19. Decrement.</u> This bit specifies how the main storage address that is used for the store operation is to be updated. The update amount corresponds to the specified format.

<u>Note:</u> When operand 1 is stored with bit 19 on, the address of operand 1 is decremented, and simultaneously, the length count of operand 2 is also decremented. When operand 2 is stored with bit 19 on, both the address and the length count of operand 2 are decremented.

Special_Note for Bits_18_and 19. Bits 18 and 19 cannot both be on in the same instruction. However, both bits can be off simultaneously which means that neither an address nor a length count is changed.

Bits 20 and 21, MSC Local Store Address. These bits specify the MSC local store register the contents of which are used to address the main storage. The following registers with fixed assignment are thus addressed as follows:

Number <u>Bit 20</u> <u>Bit 21</u>

2 Value Ц

Pattern	0	<pre>0 = IAR (Machine instruction address reg.)</pre>
	0	1 = Operand 1 address register
	1	0 = Operand 2 address register
	1	1 = I/O Common register

Note: The actual addresses of these registers are, in hex notation, 18,1A, 1C, 1F and proper addressing is accomplished by the MSC which forces the missing bits.

Bit 22, No Function.

Bit 23, Relocate/No Relocate. This bit provides the means to access a real (physical) main storage location directly without going through the relocate (dynamic address translation) mechanism. Conversely, when on (1), the bit provides for dynamic address translation if the extended control mode bit in the current PSW is on.

Valid Parameters of Grcup 4 Instructions

<u>ALU_Control_Cases</u>	• Function Performed									
C1 = Bit 11 Bit 12 Bit 13 0 0 0	 allow carry from ALU pos 0 that was previously saved by an instruction that had bit 11 off to enter ALU pos 15. 	C6 = Bit 11 Bit 12 Bit 13 1 1 0 • set to c	ALUZ							
	 save carry out of ALU pos 0. 	• forc	ce ca							

C3 = Bit 11 Bit 12 Bit 130 1 0

C2 = Bit 11 Bit 12 Bit 13

0

0 1

C4 = Bit 11 Bit 12 Bit 13• allow carry from ALU pos 0 that 1 0 0 was previously saved by an instruction that had bit 11 on to enter ALU pos 15.

> save contents of ALU pos 0 (sign). save carry out of ALU pos 0. • save carry out of ALU pos 1.

• reset ALUZERC latch if result not zero.

C5 = Bit 11 Bit 12 Bit 131 0 1

- - pos 15.

14

• prevent carry from entering ALU pos 15.

save carry out of ALU pos 0.

• force carry into ALU pos 15. • save carry out of ALU pos 0.

• set ALUZERC latch to zero prior to operation.

prevent carry from entering ALU

save contents of ALU pos 0 (sign).

save carry out of ALU pos 0.

• save carry out of ALU pos 1.

t ALUZERO latch if result 0.

IZERO latch to zero prior ation.

arry into ALU pos 15.

	 save contents of ALU pos 0 (sign). 		the microprogram to re- ctions later.
	 save carry out of ALU pos 0. 		
	 save carry out of ALU pos 1. 		<u>MS_Read_cycle</u>
	 reset ALUZERO latch if result not zero. 	MSC	Read data to be loaded into CDR.
Format_Cases			
C 7 = Bit 17=0 Eyte C 8 = Bit 17=1 Halfword			<u>First_IPU_cycle</u>
<u>Update_Cases</u>		IPU	ALU Exclusive OR, result will be written
<u> Bit 18 Bit 19</u>		<u> 110</u>	into main storage during MS Write cycle.
C 9 = 0 0	= no update		
C 10 = 1 0	= increment		
C 11 = 0 1	= decrement		

XMSC = Exclusive OR to Main Storage, Read from Main Storage into CDR

This is a combination of the two mnemonics XMS (group 4) and MSC (group 5). The IPU places a main storage request. When the request is honored, the main storage performs a read and a write cycle. The IPU executes two cycles (see figure below). During the first IPU cycle the ALU performs an Exclusive OR function. The result of which will be stored into main storage during the MS write cycle. The byte fetched from main storage earlier (during the MS read cycle) is placed into CDR bits 8...15 during the second IPU cycle. CDR bits 0...7 are set to zeros. The IPU performs during its first cycle the same functions as for an XMS instruction. For the second cycle control word bit 9 will be inverted to a logical one, which indicates main storage read. Thus the IPU performs the same operations as for the mnemonic MSC and stores the data coming from main storage into CDR (bit 11 = 0). Besides bit 9 no other bit of the control word is changed or inverted after the first IPU cycle and the Neither of the IPU cycles is interruptible. Bit 10 of the microinstruction is off.

XMSCR = Exclusive OR to Main Storage, Read from Main Storage into CDR, then Return

The basic functions are exactly the same as for XMSC (see previous paragraph). The only difference is in bit 10, which is a logical one. This

Layout of XMSC/XMSCR

First IPU-Cycle = XMS pattern fixed for XMSC(R) Byte0 5 6 1 Op code = qroup 47 1 8 1 $9 \ 0 = write$ $10 \quad 0 = XMSC / 1 = XMSCR$ Byte1 11 0 12 0 no function 13 0 14 1 <u>15 1 ALU = Exclusive Or</u> $16 \quad 0 = no function$ 17 0 = byte format 18 0 = not incrementEyte2 <u>19 0 = not decrement</u> 20 1 MSC LS address = 21 0 Op. 2 addr.-register | $22 \quad 1 = XMSC(R)$ 1 = relocate

return (branch) to the main routine two micro-

<u>MS Write cycle</u>

Write data originating from Ex OR function (first IPU cycle) into main storage.

Second IPU cycle

Data read out of main storage during MS Read cycle is loaded into CDR.

<u>Second IPU Cycle = MSC</u>

Op code = group 5 <u>1(inverted zero) = read</u> <u>same as first cycle</u> 0 = read into CDR 0 <u>0 no function</u> 1 <u>1 invert switch = force zeros</u>

same as

first cycle


Group 5: Read from Main Storage into TDR or CDR

Primary Function. A halfword or a byte is fetched from main storage and placed into either TDR or CDR. If a byte is fetched, this byte is automatically set into bits 8....15 of the selected register (right adjusted) and bits 0....7 of the selected register are set to zero.

Secondary Function

- The contents of TDR may be propagated into LSARs 0 and 1; or 2 and 3; or 0.1.2 and 3.
- The length count or the main storage address may be updated.
- A test on exceptional conditions may be performed so that a branch to a specific address can be initiated upon finding exceptional conditions.
- Dynamic address translation can be employed or circumvented.
- The invert switch can be set to true, invert, force ones or force zeros.
- A return from a subroutine can be initiated.
- Dynamic address translation can be enabled or disabled.

Common Layout of Group 5 Instructions



Bit Function Description

Bit 1, Invert. Generated internally by hardware.

Bit 2, Parity Bit. Generated by assembler program.

<u>Eit 3, PFCN - Parity Function Bit.</u> Generated by assembler program.

<u>Bits 5 through 9, Cp Code</u>. These bits represent a pattern that is unique and common to all group 5 instructions.

Bit 10, Leave Subroutine. This bit provides the means to branch back from a subroutine to the program level that was in effect prior to the last level switching operation. The instruction that has bit 10 on is still part of the subroutine and so is the next instruction. However, the instruction that follows thereafter is the first one in the previous level.

<u>Bit 11, TDR/CDR.</u> This bit determines the register into which the fetched data is placed. Logical 1 level specifies TDR, logical 0 level specifies CDR.

Bit 12, Set LSAR 0 and 1. When this bit is on, TDR bits 0.... 3 are propagated to LSAR0 and TDR bits 4....7 are propagated to LSAR1.

Timing Note. If main storage data enters TDR the propagated data is not valid in the LSARs until 450 nano sec (1 IPU cycle) after the read from main storage has ended. This means that the microinstruction that follows immediately after the read from main storage cannot use the LSAR contents. However, the propagated data is available to the instruction thereafter (the second after the read from main storage).

This timing restriction does not apply if main storage data is placed into CDR because then the TDR contains valid data from a previous operation.

Eit 13, Set LSAR 2 and 3. When on (1), TDR bits 8....11 are propagated to LSAR 2 and TDR bits 12....15 are propagated to LSAR 3. The same timing restriction as specified under "Bit 12" applies when main storage data is fetched in TDR and this data is propagated.

Bits 14 and 15, Invert Switch Function. These bits determine the function of the invert switch, as follows:

Bit	14	Eit	15			
0		0		=	invert	:
0		1		=	true	
1		0		=	force	ones
1		1		=	force	zeros

Bit 16. Test Exception. This bit provides the means for checking on interrupts, address stops, and similar exceptional conditions. When bit 16 is on (1), data is fetched from main storage and simultaneously exceptional conditions are checked. If exceptional conditions are found, the microprogram branches to a fixed address where the exceptional condition handling routine begins. If exceptional conditions are not found, the microprogram proceeds with the next sequential microinstruction.

Bits 17, Halfword/Byte. This bit provides the means to determine the format of the data to be fetched. If either form of updating (increment or decrement) is also specified in the microinstruction, bit 17 implicitly determines the updating amount as either 2 or 1 as required for the selected format.

Note: If the main storage read operation uses the contents of the machine instruction IAR as main storage address, the format must be specified as "halfword", because the smallest machine instruction (e.g. RR format) has halfword size.

Bit 18, Increment. This bit determines the updating modus as plus 2 or plus 1 as required for the selected format. Whether the updating pertains to the main storage address or to the length count depends on bit 22 which specifies either length count or address.

Note 1: If "length count" is specified, bit 18 must be off because the length count can be decremented only.

Note 2: If a byte or a halfword is to be fetched from odd boundary, bit 18 must be on. If either decrement or no update is specified for an odd address, data is fetched from the even boundary below the odd address.

Bit 19, Decrement. This bit determines the updating modus as minus 2 or minus 1 as required by the selected format. Whether the updating pertains to the main storage address or to the length count depends on bit 22 which specifies either length count or address. Either facility may be specified for decrement.

Special Note for Bits 18 and 19. Bits 18 and 19 cannot both be on in the same instruction. However both bits may be off simultaneously which means "no change" to length counts or addresses.

<u>Bits 20 and 21, MSC Local Store Address</u>. These bits are used to address four MSC LS registers with fixed assignments as follows:

Bit 20 Bit 21

0	0	= IAR (machine instruction address register)
0	1	= Cperand 1 address register
1	0	= Operand 2 address register
1	1	= I/O Common register

Bit 22, Length Count/Address. This bit provides the means to specify either the length count or the address as the facility to be updated by the main storage controller. The updated value is available when the main storage operation has ended (i.e. for the next operation).

Bit 23, Relocate/No Relocate. This bit provides the means to read from a fixed or known main storage location directly without going through the relocate mechanism. Conversely, the relocation mechanism can be employed, provided the extended control mode bit is on in the current PSW.

Group 6: Read from MSC Local Storage or Key Store

Frimary Function: The contents of either the right or left portion of an MSC local store register or the contents of a key storage position are fetched and placed into either the TDR or CDR.

Secondary Functions

- the contents of TDR can be propagated into LSAR 0 and 1; or 2 and 3; or 0, 1, 2 and 3.
- the invert switch can be set to true, invert, force ones, force zeros.
- the MSC can be addresssed directly or indirectly.
- with MSCTL(R) control information as to page sizes and storage limits can be transferred to the main storage controller. (For details see under 'Bit function description' for bit 17.)

Common Layout of Group 6 Instructions

	•		
	1	Invert Bit	
	2	Parity Bit	
Byte0	3_	PFCN	
	•		
	5	1	
	6	1 Op Code Group 6	
	7	1	
	78	0 = MSC LS	
	9	1 = read	
	10		
Byte1	11	1 = TDR/O = CDR	
-1	12		
	13		
	14		
	15	invert_switch_function	
	16	0 = MSC LS/1=key store	
	17	1 = immediate (MSCTL/MSCTLR)	
Byte2			
51002	19	direct 19	
	20		
	21	address $ 21 $	
		1 22	
	$\frac{22}{32}$		
		$1 = left/0 = right 1 23 LSAR_a$	d

<u>Eit Function Description</u>

Bit 1, Invert. Generated internally by hardware. Bit 2, Parity Bit. Generated by assembler program.

ignored R_select ignored

dress

17

Bit 3, PFCN - Parity Function Bit. Generated by assembler program.

Bits 5....9, Op code. These bits represent a pattern that is unique and common to all group 6 instructions. Bit 8 at zero specifies the source as being the Local Storage of the main storage controller.

Bit 10, Leave Subroutine. This bit provides the means to branch back from a subroutine to the program level that was in effect prior to the last level switching operation. The instruction that has bit 10 on is still part of the subroutine and so is the next instruction. However, the instruction that follows thereafter is the first one in the previous level.

<u>Eit 11, TDR/CDR</u>. This bit determines the register into which the fetched data is placed. Logical 1 level specifies TDR, logical 0 level specifies CDR.

Eit 12, Set LSAR 0 and 1. When on, this bit causes TDR bits 0...3 to be propagated to LSARO and TDR bit 4....7 to be propagated to LSAR 1.

Eit 13, Set LSAR 2 and 3. This bit causes TDR bits 8....11 to be propagated to LSAR2 and TDR bits 12.... 15 to be propagated to LSAR 3.

Note to bits 12 and 13. When reading from MSC Local Storage or Key Storage, there is no timing restriction associated with LSAR propagation. This means that the propagated data is available at the end of the MSC LS or Key Store read operation.

<u>Bits 14 and 15, Invert Switch Function.</u> These bits determine the function of the invert switch, as follows:

Bit 14	Bit 15		
0	0	=	invert
0	1	Ξ	true
1	0	=	force ones
1	1	=	force zeros

Bit 16, MSC Local Store/Key Store. This bit specifies the facility from which data is to be fetched. Bit 16 at zero specifies MSC Local Store, bit 16 at 1 specifies key store.

Note: If either key store or left portion of an MSC register is specified, seven data bits are fetched. These seven data bits are always placed right adjusted into TDR or CDR (whichever is applicable). The remainder of the receiving register (bits 0....8) is set to zero.

Bit 17, Immediate. (MSCTL/MSCTLR). When this bit is on, the entire character of the read instruction is changed. The primary function is then the transmission of control information to latches and special registers in the MSC and/or Relocation unit whereas the reading of data from MSC local store registers or key storage becomes the secondary function. Actually, a true operation takes place because coded control information is sent to the MSC and/or Relocation unit and simultaneously the same coding addresses the MSC local storage or key storage and reads from it.

The control information is taken from the ALU-output, which depends on:

a) the data loaded into CDR and TDR,

For more details, see description of bit 18.

Bit 18, Direct/Indirect. This bit specifies the source that is to supply the control and/or MSC local store address, as follows:

Bit 18=0 (Direct). Instruction bits 19....23 represent the source. Whether this source represents an MSC LS address alone or an MSC LS address and, at the same time, control immediate information depends on the state of bit 17. If bit 17 is off (0) bits 19....22 represent the address and bit 23 specifies left or right. Bits 19 to 22 have the binary values 8,4,2,1 assigned and are thus capable of addressing the upper half of the MSC Local Storage because a bit with value 16 is forced by the MSC itself. Consequently, MSC LS registers ranging from address 10 to 1F can be addressed.

If bit 17 is on (1), the meaning of bits 19....23 is a control code.

The control code function of bits 19....23 is as follows:

<u>Bit_Numbers</u>

Forced 19 20 21 22 23

1	1	1	0	0	0	= <u>increment_reloc</u>
1	1	0	0	1	0	= <u>write all</u> , mean associative rea
1	1	0	0	0	0	= <u>set relocation</u> details such as relocation yes, from PSW and co

 $1 \quad 0 \quad 1 \quad 1 \quad 0 = \text{set relocation counter to hex } 7$ 1

as address or control code. Instead, two choices exist as to the source, as specified by bit 20 (TDR select):

Bit 20=1. When bit 20 is at 1 level, LSARO chained with one of the four LSAR's furnish the address/control code.

<u>Bit 20=0 (TDR Select)</u>. When bit 20 is at 0 level, six specific TDR bits provide the address/control code.

18

b) the last ALU operation called for prior to the MSCTL instruction, and c) the invert switch function specified by the MSCTL instruction.

cation counter by 1

ning all of the sixteen gisters

<u>mode</u>, meaning is page size, and s/no which are taken ontrol registers

<u>Bit 18=1 (Indirect)</u>. When indirect is specified, bits 19....23 are ignored

with the ALU output which is interpreted as follows: The indirect method of specifying the control code (bit 17=1) allows for the following control operations via the following source bits: 1 01 11 21 31 41 51 61 71 81 9110111121131141151 ALU bits ---> Logic Address bits 16 17 18 19 20 1 x x 8 9 10 11 12 13 14 15 LSARO bits 2 and 3 + Selected LSAR bits 0,1,2,3 either TDB bit 6 and 7 + TDR bits 0, 1, 2, 3)_ Eit Number Note: x is ignored. LSARO LSARO, 1, 2, or 3 2 3 0 1 2 3 Write Real Address Local Storg. The contents of the relocation address counter are used to address a specific register. The selected register is TDR TDR loaded with the ALU output which is interpreted as follows: 670123 $0 x x x 1 = \underline{set_main_storage_size}$, the main storage size 1 01 11 21 31 41 51 61 71 81 9110111121131141151 information stored by a previous IPU operation ALU bits ---> Real Address bits | 16| 17| 18| 19| 20| x | x | x | 8| 9| 10| 11| 12| 13| 14| 15| into the MSC local storage will be transferred tc latches in the MSC $0 \quad 0 \quad x \quad x \quad 0 = \underline{write associative array}$, the ALU output is Note: x is ignored. transferred to an AA register addressed Write ALL. Each of the sixteen registers in the associative array is by the relocation counter loaded with the ALU output and will thus contain identical data. The ALU 0 1 x x x 1 = write real address local store, the ALU output output is interpreted as follows: is transferred to a relocation local storage 1 0 1 1 2 1 3 1 4 1 5 1 6 1 7 1 8 1 9 1 10 1 1 1 1 2 1 3 1 1 4 1 1 5 1register addressed by the relocation counter ALU bits ---> | n| n| n| n| n| 1 x| x| n| n| n| n| n| n| n| n| 1 1 1 0 0 0 = increment relocation counter by 1 A 1 1 0 0 1 0 = write all, meaning all of the sixteen associative registers. Write all is used for purging (invalidating) the TLB 1 1 0 0 0 0 = <u>set_relocation_mode</u>, meaning page size, Note: x is ignored segment protection, and relocation yes/no, n is any value details that are fetched from the PSW and the control registers Set Relocation Mode. The ALU output is transferred to latches in the MSC which uses the information to control the access operations accordingly. 1 1 0 1 1 0 = set relocation counter to hex 7 The ALU cutput is interpreted as follows: Note: bits identified by XXX are ignored ALU bits ----> 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 PSW and Control x x x x 12 5 24 9 x x x x x x x x x Immediate Control Operation Details Reg bits Set Main Storage Size. The three bits denoted as XXX represent the values ALU bit 4 represents PSW bit 12 which specifies: γ 2, 1, and are thus capable of specifying eight different MSC local orage registers. However, as an engineering convention, MSC LS-Reg 0 is EC Mode when 0 always the one that has been loaded with the main storage size. The XXX BC Mode when 1 bits will, therefore, be zero. Either the SVP or the 2311 or 2314 emulator supplies the main storage size. <u>ALU bit 5</u> represents PSW bit 5 which specifies: Write Associative Array. The three bits denoted as xxx in the pattern Dynamic Address Translation when 1 represent the values 4,2,1 and are thus capable of addressing any of the System/360 Addressing Mode when 0 eight registers in the associative array. The selected register is loaded

3125 MLM. Microinstructions

--- 0 = validate 1 = invalidate

i - - 0 = validate1 = invalidate

ALU_bit_7 represents bit 9 of control register 0 which specifies:

2K Page Size when 1 4K Page Size when 0

Invalidate/Validate Matching Entry. One of the sixteen registers in the associative array which matches ALU output 0...4, 8...15 is loaded with the ALU output 0...5, 8...15. ALU bit 5 invalidates the entry if it is at logical 1 level.

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 ALU bits --->

Logic Addr.bit -->16 17 18 19 20 x x 8 9 10 11 12 13 14 15

*--- 0 = validate

1 = invalidate

Secondary Functions

- TDR bits 0....3 can be suppressed (set to zero) or not.
- The ALU can be controlled so as to force a carry into the low order position or to prevent a carry from a previous operation from entering the low order position.
- Addresses alone or addresses plus storage key can be placed into an MSC LS register.
- simultaneously be placed into IPU local storage.

Common Layout of Group_7 Instructions

Invert Bit 1 Parity Bit 2 Evte0 3 PFCN____ 5 1 6 1 Group 7 Op Code <u>7</u> 1 $\overline{8}$ 0 = MSC LS 0 = write9 10 1 = Leave subroutine Byte1 11 1 = suppress TDR 0....3 12 1 = force carry <u>13 1 = reset_carry_latch</u> 14 15 ALU function 16 0 = MSC LS/1=key store $17 \quad 1 = alter key$ Eyte2 <u>18</u> 0 = <u>direct/1=indirect</u> 19 1 = IPU_LS_store_1_19__ignored___ 20 1 20 0 = TDR select 1 21 ignored 21 direct MSC_LS_address| 22 LSAR 23 1 = left/0=right | 23 address

Bit Function Description

Eit 1, Invert. Generated internally by hardware.

Bit 2, Parity Bit. Generated by assembler program.

Bit 3, PFCN - Parity Function Bit. Generated by assembler program.

<u>Eits 5 through 9. Op Code Group 7.</u> These bits represent a pattern that is unique and common to all group 7 instructions.

Group 7: Arithmetic/Logic Operations to MSC Local Storage or Key Storage

Frimary Function. The contents of TDR are added, ANDed, ORed or Exclusive ORed with the contents of CDR and the result is placed into either the local storage or key storage of the Main Storage Controller.

20

• Results that are to be stored into MSC Local store or key store can

Bit 10, Leave Subroutine. This bit allows the microprogram to return from a subroutine to the level that was in effect prior to the last level switching operation. The instruction that has bit 10 on is still part of the subroutine and so is the next instruction. Only the instruction thereafter is the first one in the previous level.

Eit 11, Suppress TDR Bits 0....3. This bit provides the means to set the leftmost four bits of TDR to zero. This facility is used to delete the register address field (B1 or B2) of an operand address so as to retain the 12-bit displacement (D1 or D2). This allows the displacement (alone) to be added to the contents of a base register (general purpose register).

Eit 12, Force Carry. This bit allows a carry to be generated and inserted into ALU rosition 15 (the low order position).

Bit 13, Reset Carry Latch. This bit resets the carry latch to the "no carry" state so as to prevent a carry from a previous ALU operation from entering ALU position 15. An operation that has bit 13 on is, in effect, always a stand-alone operation.

Eits 14 and 15, ALU Function. These bits represent a pattern capable of specifying four different arithmetic/logic operations, as follows:

Bit 14 Eit 15

0	0	=	OR	
0	1	=	A d d	
1	0	=	AND	
1	1	=	Exlusive	OR


<u>Eit 16, MSC Local Storage/Key Storage</u>. This bit specifies the destination of the ALU result. When bit 16 is 0, the result is stored into either the left or right portion of an MSC LS register, as specified, by bit 23 (left/right).If bit 16 is 1, the ALU result is stored into key storage. The ALU result is a halfword (bits 0....15) and so is the right portion of every MSC LS register. However, the left portion of an MSC LS register as well as a key storage register are only 7 bits wide. Therefore, the following description explains which bits are stored in which positions depending on which destination has been specified.

<u>Bit 16=0, Bit 23=0</u>, means store operation into right portion of MSC LS register, as follows:

ALU	0	1	2	3	4	5	6	7	B18	9	10	11	12	13	14	15	P
	1								1								I
· ·	1																1
	Y																Y
MSC LS Reg.	• •	• •	• • •		• • •	•••	• •		• • •	• • •	• • •	• • •	• • •				• 1
 left portio	1 n						ri	igh	nt po	ort	ior	1					1

<u>Bit 16=0, Bit 23=1</u>, means store operation into left portion of MSC LS register. Actually, only two bits are stored because the physical size of the address is 18 bits. During the store operation, the MSC checks the binary value of the address and if the insertion of the two bits increases the value to greater than 256K, the address check bit (bit 4 in the left portion) is turned on. The parity in the left portion is generated by the MSC.

ALU




Bit 16=1, means store operation to key storage. In this case ALU bits 8....14 are stored, as shown. ALU bits 8...11 represent the key, while the rest of the bits have the following functions:


ALU bit 12 = reference bit ALU bit 13 = change bit ALU bit 14 = protection bit0 1 2 3 4 5 6 7 PI 8 9 10 11 12 13 14 15 P 1 | 0 | key storage | 0 1 2 3 4 5 6 Pl keyword

Note: ALU bit 15 must be zero to ensure correct key parity.

<u>Bit 17, Alter Key.</u> This bit provides the means to alter the key in the selected MSC local storage register in addition to storing a new address.



However, when altering the key, the address storing that occurs concurrently must go into the left portion of the MSC LS register, i.e., bit 23 must be on when bit 17 is on. The following ALU bits are stored:



Note: ALU bits 4....7 must be zero to ensure correct parity for the key. ALU bits 8....13 are ignored.

Bit 18, Direct/Indirect. This bit determines the method of addressing the MSC local store and, in case of the special operation, the method of addressing MSC local storage, logic address storage, or real address storage.

If bit 18 is 0 (Direct). If direct addressing is specified, two address bits are forced by the MSC while four bits are provided by the instruction, as follows:

Origin: Forced, Forced, 20, 21, 22, 23 Value: 16, 8, 4, 2, 1, left/right

If bit 18 is 1 (Indirect). If indirect addressing is specified, two indirect addressing sources are available as specified by bit 20 which then has the logical meaning "TDR Select".

<u>Eit 20=1 (not TDR select)</u>. The addressing source is composed of two bits cut of LSARO and four bits out of the LSAR selected by instruction bits 22 and 23, as follows:

<u>Origin:</u>	$\frac{LSARO}{2,3}$	+	Selected_LSAR 0,1,2,3
<u>Value:</u>	16,8,		4,2,1,left/right

<u>Eit 20=0 (TDR select)</u>. The addressing source is composed of specific bits in the TDR exclusively, as follows:

Origin: 6, 7, 0, 1, 2, 3 (TDR bits) Value: 16, 8, 4, 2, 1, left/right

Bit 19, IPU LS Store. This bit is available only when direct addressing (bit 18=0) is specified. When bit 19 is on, ALU bits 0....15 are placed into IPU local storage and this occurs concurrently with the MSC local store or key storage transfer operation, The MSC LS address bits will then address also the IPU local storage, as follows: Bit 22 Bit 21 Bit 20 IPU LS Register No (decimal)

1	1	1	=	71
1	1	0	=	70
1	0	1	=	69
1	0	0	=	68
0	1	1	=	67
0	1	0	=	66
0	0	1	=	65
0	0	0	=	64

Note: The IPU forces the missing address bits.

Bit 23, Left/Right. This bit specifies the portion of the selected MSC LS register into which data isstored. When indirect addressing is specified, the low order bit of the chained LSAR provides the same function.

Note 1: When "alter key" is specified, the portion must be specified as "left" to ensure correct key placement.

<u>Transfer of Main_Storage_Size</u> (for information only). The main storage size The main storage size is set by a store operation into right portion of MSC local store register. The contents of this register must be set into hardware latches by a control instruciton to become effective. The following table shows how the various main storage sizes reside in the right portion of an MSC local store register:

MSC LS Register

<u>Bit Number</u>	<u>Meaning</u>
7	256K (when 1)
8	128K
9	64K
10	32K
11	8K
12	4K
13	-)
14	
15	-)
16	-)
17	-) ignored
18	-)
19	-)
20	~)
21	Allow Disk
22	Allow IPU


Note: "Allow Disk" is a bit that permits the Disk IOP to access the 2311 or 2314 buffer locations when the emulator is active. "Allow IPU" is a bit that permits the IPU to access the 2311 or 2314 emulator buffers. No other facility has access to the emulator buffers. Notice that up to eight individual 4K or 8K buffers are created at the upper end of main storage by setting a size smaller than the physical main storage size.

Group 8: Test Instructions

<u>Frimary Function:</u> A test is performed on the presence or absence of a specific condition. If the test finds the specified condition, the 'Test-Fl' does not change its status. If the specified condition is not found, the 'Test-Fl' will be reset. The status of the 'Test-Fl' can be tested by a subsequent 'Branch on test'-instruction (Group 9: ET, ETS, BTM). The microprogram will branch only if the 'Test-Fl' is found on. The 'Branch on test'-instruction causes the 'Test-Fl' to be set. Therefore a second 'Branch on test'-instruction will be successful in any case. Since the Test instruction can never set the 'Test-Fl', it is possible to AND several conditions by issuing several Test instructions in sequence before testing the status of of the 'Test-Fl'. If either one of the tested conditions does not exist, the 'Test-Fl' will be reset by the Test instruction and the subsequent 'Branch on test'-instruction is not successful.

Secondary Functions: None.

Layout of Test Instruction



Eit Function Description

Bit 1, Invert. Generated internally by hardware.

Bit 2, Parity Bit. Generated by assembler program.

Bit 3, PFCN - Parity Function Bit. Generated by assembler program.

<u>Bits 5....9 and 11, Op Code.</u> These bits represent a pattern that is unique for the test instruction.

<u>Bit 10, Leave Subroutine</u>. This bit provides the means to return from a subroutine. The instruction which has bit 10 on is still part of the subroutine and so is the next instruction. However, the instruction thereafter is the first one in the previous level.

<u>Bit 12, Test for On/off.</u> This bit provides the means to check for either the presence (on) or absence (off) of the specified condition (see table below).

<u>Bits 17...23, Test Condition Specification</u>. These bits can specify in binary notation 128 different conditions. The conditions listed below are presented as questions. It should, however, be noted that each such question can be stated in true or false form by setting Eit 12 (on/off) accordingly. The presently assigned test conditions are as follows:

Table of Test Condition Specifications

Ins		ction		Test Condition
	000	0000	0	
			1	(Not) Any I/O Interrup
	000	0001	0	
				(Nct) External Machine
	000	0010		(Not) Previous Error
			1	
	C O O	0011	0	(Not) External Damage
			1	
	000	0100		(Not) SVP Hardware Err
			1	SVP Hardware Error
	000	0101		(Not) IOP Error
			1	IOP Error
	000	0110	0	Program Interrupt
				(Not) Program Interrug
	000	0111		SVP Interrupt
			1	(Not) SVP Interrupt
	000	10xx	0	ICP Response
				(Not) IOP Response
	000	11xx	0	(Not) FP Overflow
			1	FP Overflow
	001	0000		ICP Busy
			1	(Not) IOP Busy
	001	0001		(Not) Page Carry
			1	Page Carry

pt k e Check

ror

ipt

Table of Test Condition Specifications (continued)

Instruction 1723		Test Condition	Instruction 1723		Test Condition
001 0010	0	(Not) MS Address Stop MS Address Stop	100 0100	0	(Not) Test Cond. Co Test Condition Code
001 0100	0		100 0110	0	(Not) ALU bit 0 acc ALU bit 0 accumulat
001 10xx		(Not) TOD Security Switch	100 1000	0 1	(Not) LSAR 2 bit 3 LSAR 2 bit 3
001 11xx	0	(Not) SVP Response	100 1010	0 1	(Not) LSAR 3 bit 3 LSAR 3 bit 3
010 0000	0	-	100 1100	1	
010 0001	0	(Not) TDR bit 7 TDR bit 7	100 1110	1	(Not) C 8 C 8
010 0010	0 1	(Not) TDR bit 11 TDR bit 11	101 0000	1-	(Not) Execute Execute
010 0011	0 1	(Not) TDR bit 3 TDR bit 3	101 0001	1	(Not) Stop key Stop key
010 0100	0 1	(Not) TDR bit 13 TDR bit 13	101 0010	1	(Not) Macro Instruct Macro Instruction S
010 0101	0 1	(Not) TDR bit 5 TDR bit 5	101 0011	1	(Not) Macro Address Macro Address Stop
010 0110	0 1	(Nct) TDR bit 9 TDR bit 9	101 0100	1	IAR Boundary Check
010 0111	0	(Not) TDR bit 1 TDR bit 1	101 0101 101 0110	1	Relocation Exception (Not) Relocation Ex (Not) MSC Check bit
010 1000	0 1	(Not) TDR bit 14 TDR bit 14	101 0110	1	MSC Check bit 2 (Not) MSC Check bit
010 1001	0 1	(Not) TDR bit 6 TDR bit 6 (Not) TDR bit 10	101 10xx	1	MSC Check bit 1 (Not) Program Event
010 1010	0 1 0	(Nct) TDR bit 10 TDR bit 10 (Not) TDR bit 2	101 11xx	1	Program Event Recor
010 1011	1 0	TDR bit 2 (Not) TDR bit 12	110 0100	1	LC Carry (Not) Indicator bit
010 1101		TDR bit 12 (Not) TDR bit 4	110 0101	1	Indicator bit 1 (Not) Indicator bit
010 1110	1	TDR bit 4 (Not) TDR bit 8	110 0110	1 0	Indicator bit 2 (Not) Indicator bit
010 1111	1 0	TDR bit 8 (Not) TDR bit 0	110 0111	1	Indicator bit 3 (Not) Indicator bit
011 xxxx	1 0	TDR bit 0 Exceptional Condit. 2	110 1000	0	Indicator bit 4 Dec.Data CDR
100 0000	1 0	(Not) Exceptional Condition 2 Nct LSAR 2 bit 3 and not LSAR 2 bit 0	110 1001	0	(Not) Dec. Data CDI TDR (14 and $15 = 0$) (Not) TDR (14 and
100 xx01	1	(Not) Not LSAR 2 bit 3 and not LSAR 2 bit 0 (Not) ALU zero accumulate	110 1010	0	Exceptional Conditional (Not) Exceptional (
100 0010	101	ALU zero accumulate Not LSAR 3 bit 3 and not LSAR 3 bit 0 (Not) Not ISAR 2 bit 2 and not ISAR 3 bit 0	110 11xx	: 0 1	(Not) ALU Carry Lat ALU Carry Latch
100 xx11	0	(Not) Not LSAR 3 bit 3 and not LSAR 3 bit 0 (Not) ALU carry acc. ALU carry acc.		•	

Table of Test Condition Specifications (continued)

```
Code, (No CC match)
de, (CC match)
ccumulate
ate
3
3
AR 3
uction Step
Step
ss Stop
p
y Check
k
ion
Exception
it 2
it 1
nt Recording
cording
t Carry
it 1
it 2
it 3
it 4
CDR
0)
d 15 = 0)
ition 1
l Condition 1
atch
```

Group 9: Branch on Test Instructions (Branch Type 1)


<u>Frimary Function</u>. A check is performed on the state of the 'Test-Fl' that was reset or left unchanged by a previous test instruction (group 8). If the latch is found to be on, the next sequential instruction address located in the current IAR is ignored and, instead, the branch address contained in the "Branch on Test" instruction is used to read out the next microinstruction (branch).

If the latch is found to be off, the contents of the current IAR are used to read out the next microinstruction (no branch) and, in addition, the latch is turned on. The turned on latch provides the means to convert an unsuccessful branch to an unconditonal branch upon repetition.

Secondary Function

• Level switching can be specified or not. If specified, level switching occurs only if the branch is successful.

<u>Common Layout of Branch on Test Instructions</u>



<u>**Bit_Function_Description</u></u></u>**

Bit 1, Invert. Generated internally by hardware.

<u>Bit 2. Parity Eit.</u> Generated by assembler program.

<u>Bit 3. PFCN - Parity Function Bit.</u> Generated by assembler program.

3125 MLM. Microinstructions

<u>Eits 7 and 8, Switch Level.</u> These bits specify either of three functions as follows:

Bi	t 7	Bit 8
==		

С	0	=	no level switching
0	1	=	switch to subrouti
1	0	Ξ	switch to main rou

The level switching operations are defined as follows:

<u>No Level Switching</u>. The IPU microprogram can run in either one of three levels. Consequently, three types of microinstruction address registers are maintained as follows:

IAR C = main level IAR 1 = subroutine level IAR 2 = trap routine level

The microprogram runs in a given level when the IAR of that level addresses the control store and subsequently receives the updated instruction address which then, again, addresses the control store. The IAR in charge is termed the "current IAR".

If no level switching is specified, and the branch is successful, then the contents of the current IAR are ignored and the branch address in the instruction reads out the next microinstruction. However, the branch address is updated and placed into the current IAR. The program thus remains in the same level.

<u>Switch to Subroutine</u>. The specification "switch to subroutine" is effective only if the branch instruction itself is located in the main routine. If the branch instruction is successful and switch to subroutine is specified, the current IAR (this would be IAR 0) is ignored and the branch address in the instruction reads out the next microinstruction. The address of the branch instruction itself is updated and returned to IAR 0 (main routine). However, the branch address is updated and placed into IAR 1 (subroutine). As of this moment, control has passed from IAR 0 to IAR 1 and IAR 1 is in charge of addressing the control storage.

<u>Note:</u> IAR 0 contains the address of the instruction that would have followed if the branch had not been successful. Any instruction in the subroutine level that has the "leave subroutine" bit (bit 10) on will return control to IAR 0, hence, continue in the main routine.

<u>Switch to Main Routine</u>. This specification is effective in any branch instruction that is successful and not located in the main routine. Thus a successful branch instruction in the sub or trap level has the effect that the current IAR (IAR 1 or 2) is ignored and the branch address is used to fetch the next instruction. The address of the branch instruction itself is not updated, however the branch address is updated and placed into IAR 0 (main routine).

For Information. A branch instruction cannot go into the trap level. The trap level is forced by hardware events only. However, any instruction in

ine utine

25

3125 MLM. Microinstructions

the trap level that has the "leave subroutine" bit (bit 10) on, returns control to the IAR that was in charge at the time when the trap occurred.


Special Note: If trapping occurred prior to the completion of a microinstruction, this instruction is repeated upon returning from the trap routine.


Group 10: Conditional Branch Instructions

Frimary Functions. A condition which is specified in the instruction is tested. If the specified condition is found, the address provided in the instruction is used to fetch the next microinstruction. If the specified condition is not found, the program continues with the instruction specified in the current IAR.

Secondary Functions

• Level switching is normally not performed, except where specifically stated.





Eit Function Description

Bit 1, Invert. Generated internally by hardware. and Condition d switch to subroutine LSARO not zero. id switch to subroutine LSARO is zero. nd switch to subroutine LSAR3 not zero. nd switch to subroutine TDB bits 8....15 do not ecimal data. level if current ALU ero. level if current ALU zero. level if accumulated t is zero. If last was executed with six n enabled, then the is satisfied if ALU .15 are zero. level if TDR bit 0 contains a logical 1. level if the last tion with accumulate oduced a carry out of ion 0. If this was an with six correction then the condition is by a carry out of ALU 8. level if MSC signals

Bit 2, Parity Bit. Generated by assembler program. Bit 3, PFCN - Parity Function Bit. Generated by assembler program. Eits 7...9, Condition Specification. These bits are used to specify eight different branch conditions. However, by using an unused pattern (bits 5,6,7, and 8 = 0011) of the Type I branch instructions (group 9, where bit 6 is a logical zero), the total number of branch conditions is raised to 10. The assignment is as follows: Ei

<u>Eit_6</u>	<u>Bit_7</u>	<u>Bit_8</u>	<u>Bit_9</u>	<u>Action</u>
1	0	0	0	= Branch and level if
1	0	1	0	= Branch an level if
1	1	0	0	= Branch and level if
1	1	1	0	= Branch and level if contain de
1	0	0	1	= Branch in exit is z
1	0	1	1	= Branch in exit not :
1	1	0	1	= Branch in ALU result operation correction condition bits 8
1	1	1	1	= Branch in position
0	1	1	0	= Branch in ALU operation bit on pro- ALU position enabled, satisfied position
0	1	1	1	= Branch in length co reset this

unt overdraw, and s signal.


Group 11: Shift Instructions

Frimary Function. The contents of CDR are shifted by any amount from 0 to 15 bit positions either to the left or right and the shift result is returned either to CDR or TDR.

Secondary Functions

- The shift amount can be specified direct (in the instruction) or can be taken from one of the 4 LSARs .
- The shift amount can be specified either in true or complement form.
- The contents of TDR can be propagated into LSARs 1 and 2 or 2 and 3 or all LSARS.
- The invert switch can be set to true, invert, force ones or force zeros.
- The shift instruction can initiate a return from a subroutine.
- For mnemonic NOP(R) the bit pattern of the instruction word is similar to SRC(R), only instruction bits 16...23 must be zero. Bits 12..15 (LSAR setting and invert switch) keep their normal functions and may be one or zero.

Common Layout of Shift Instructions



Eit_Function_Description

Bit 1, Invert. Generated internally by hardware. Bit 2, Parity Bit. Generated by assembler program. Bit 3, PFCN - Parity Function Bit. Generated by assembler program. Bits 5....9 and 11, Op Code. These bits represent a pattern that is unique and common to all shift instructions. Eit 10, Leave Subrcutine. This bit provides the means to return from a subroutine. The instruction which has bit 10 on is still part of the subroutine and so is the next instruction. However, the instruction thereafter is the first one in the previous level. <u>Eit 12, Set LSAR 0 and 1.</u> This bit causes TDR bits 0...3 to be propagated to LSAR 0 and TDR bits 4....7 to LSAR 1. <u>Bit_13, Set LSAR 2 and 3.</u> This bit causes TDR bits 8...11 to be propagated to LSAR2 and TDR bits 12...15 to LSAR 3. Bit 14 and 15, Invert Switch Function. These bits determine the function of

the invert switch as follows:

Bit 14 Eit 15

0	0	=	invert	t
0	1	=	true	
1	0	=	force	ones
1	1	=	force	zeros

<u>Eit 16, Left/Right.</u> This bit determines the shift direction as toward left (high order) or right (low order). Bit 17, Direct/Indirect. This bit defines the facility that is to provide the shift amount. If direct is specified, instruction bits 20...23 represent the shift amount. If indirect is specified, instruction bits 22 and 23 address an LSAR the contents of which represent the shift amount . Note: The indirect specification of the shift amount can conflict with shift amount. Results are unpredictable. Bit 18, True/Complement. This bit defines how the shift amount is to be interpreted. If true is specified (bit 18=0) the shift amount is used as is. If complement is specified (bit 18=1), every logical 1 in the shift amount is interpreted as logical zero, and vice versa (15's complement).

LSAR setting if TDR-data is propagated into that LSAR which provides the <u>Eit 19, TDR/CDR.</u> This bit defines the register into which the shift result

is to be stored.

Eits 20...23, Shift Amount. These bits represent in binary notation the

number of bit positions by which the CDR contents are to be shifted, provided bit 17 is 0 (direct). Whether the shift amount is taken as a true or complement number is defined by bit 18.

<u>Eits 22 and 23, LSAR Address.</u> If bit 17 specifies indirect, bits 20 and 21 are ignored and bits 22 and 23 represent the address of the LSAR that is to provide the shift amount .

Group 12: Sense and Control Instructions

<u>Sense</u>

A byte is sensed from the addressed facility and placed either right or left adjusted into either TDR or CDR. The unused portion of TDR or CDR remains unchanged.

<u>Control</u>

Used to set a specific register, or to activate a functional line as defined by the control number.

Common Layout of Sense and Control Instructions

Eyte0	• 1 2 3	Invert Bit Parity Bit PFCN	
	•		
	5	1	
	6	0	
	7	0 Op Code	
	8	1	
	9	C	
	1 <u>9</u> _	0=no_function / 1=return	<u>-</u>
Eyte1	11	1 = TDR/0 = CDR	
•	12	1 = set LSAR 0 and 1	
	13	1 = left/0 = right	
	14	i	1 I
	15	invert switch function	
	16		Ē
	17		-
Eyte2	18		
	19	Sense address	
	20	GE	
	21	control number	
	22		
	23_		-

Irn to main routine

Bits 11 through 15 are

ignored in the control instruction <u>01</u>

Secondary Functions			Sense Table	
 For sense instructions the invert switch can be set to true, invert, force ones or force zeros. 		CDR (bit	11 = 0	1
 Both instructions can initiate a return from the subroutine. 	Instr. Bits 1723	Left		l
<u>Eit Function Description</u>	010 0000	•	815	•
Bit 1, Invert. Generated internally by hardware.	010 0001 010 0010		815 815	
Bit 2, Parity Bit. Generated by assembler program.	010 0011 010 0100		815 815	
Bit 3. PFCN - Parity Function Bit. Generated by assembler program.	010 0101	07		-
<u>Bits 59, and 16, Op Code</u> . These bits represent a pattern that is unique and common to all sense instructions.	010 1000 010 1001 010 1010	07	815 815	betw TOD-C
<u>Bit 10, Leave Subroutine.</u> This bit allows the program to return from a subroutine to the level that was in effect prior to the last level	010 1011 010 1100	07	815	TOI
switching operation. The instruction that has bit 10 on is still part of	010 1101	07	815	Compe
the subroutine and so is the next one. However, the instruction thereafter is the first one in the previous level.	011 0C00 011 0C01 011 0010	07 07 07	815	1 "
Bit 11, TDR/CDR. This bit specifies the register into which the sensed data is placed.	011 0011 011 0100	07	815	1 77
Bit 12, Set LSAR 0 and 1. This bit causes TDR bits 03 to be propagated to LSAR 0 and TDR bits 47 to be propagated to LSAR 1.	011 0101 011 1001	07		
Bit 13. 1=left/0=right.	100 0000	1 0,1	8,9 10	Don't (Not)
<u>Eits 14 and 15, Invert Switch Function.</u> These bits specify the function of the invert switch as follows:		1 3 1 4 1 5	11 12 13	(Not) (Not) (Not)
Bit 14 Bit 15		1 6 1 7	14 15	(Not) (Not)
$\begin{array}{ccc} 0 & 0 & = \text{invert} \\ 0 & 1 & = \text{true} \end{array}$	101 0000		8 9	ALU 8 (Not)
1 0 = force ones 1 1 = force zeros	110 1000	27 0	1015	Don't MSC I
<u>Bits 1723, Sense Address or Control Number.</u> These bits represent binary numbers which address the facility to be sensed (for sense) or to be activated (for control). The following addresses are assigned:		1 2 1 3 1 4 1 5	10 11 12 13	LC CI NO As Succe Carry
	111 1000	6 7 0 1	14 15 8 9	" Decre IAR C
		2 3 4	10 11 12	CC 1 CC 0 (Not)
		5 6 7	13 14 15	Lengt
		i /	1 12	1

Sensed Data

```
Byte 5 (TOD Bits 40...47)
1 4 ( 1 1 32...39)
**
    3 ( "
           11
               24 ... 31)
11
    2 ( " "
             16...23)
   1 ( 11 11
11
               8...15)
11
    0 ( 11 11
                0...15)
             Byte 5 (Bits 40...47)
erence
             ü 4 (m 32...39)
leen
             11
                3 ( "
Clock
                         24...31)
             " 2 ( "
nđ
                         16...23)
             11
D-
                 1 ( "
                          8...15)
                 0 ( "
             11
erator
                          0....7)
Timer Byte 5 (CPU Timer 40...47)
 11
      11 4 (11
                  11
                      32...39)
 11
      н 3 (п
                  11
                      24...31)
 11
                  17
      11
         2 ("
                      16...23)
 **
      n
         1 ( "
                  11
                      8...15)
 11
      n 0 (n
                  " 0....7)
n. update carries from Loc. 80
ounter bit 24 to bit 23
t care
 Timer Check
 Loc. 80 Update Requ.
 Comp. Int.
 CPU Timer Int.
 Loc. 80 Timer Int.
 Key Int.
8...15 zero
 Except. Cond.
t care
LS Addr.0
n n 1
cossing
ssociative Array Match
essful Branch
y 0
 1
ement
Cnt. 1
n 0
 Fixed Pt.
th Cnt. 2
   н 1
   11
      0
```

29

Control Table

Control number (Instr. bits 1723)	Function	Control number (Instr. bits 1723)	F
010 0000	Set TOD byte 5 (bits 4047) from CDR bits 815	101 0000	IAR Decrement Ctl
010 0001	n n n 4 (n 32 39) n n n n	101 0001	Set Execute Latch
010 0010	""" " 3 (" 2431) " " " "	101 0010	Reset Execute Late
010 0011	11 11 12 (11 1623) 11 11 11 11	101 0011	Set Progr. Event R
010 0100	"""1 (" 815) """"	101 0100	Reset Progr. Event
010 0101	и и 0 (и 07) и и и и	1	-
1		110 0000	Set Wait Latch
010 1000	Set Byte 5 (Bits 4047)	110 0001	Block I/O Interr.
010 1001	Difference " 4 (" 3239)	110 0010	Set Halt I/O or Ha
010 1010	between " 3 (" 2431)	110 0011	Reset IAR Counter
010 1011	IOD-Clock " 2 (" 1623)	110 0100	Reset Wait Latch
010 1100	and TCD- " 1 (" 815) Comperator " 0 (" 07)	110 0101	Reset IOP Error La
010 1101 1	Comperator " 0 (" 07)	110 0110	Set Ext. Mach. Chk.
		110 0111	Set FP Overflow Ma:
011 0000 1	Set CPU Timer byte 5 (bits 4047) from CDR bits 815	110 1000 1	Reset Previous Erre
011 0001	11 11 11 11 (11 3239) 11 11 11 11	110 1001	Reset Halt I/O or
011 0010	и и и з (и 2431) и и и	110 1010 I	Reset SVP Int. Requ
011 0011	n n n n 2 (n 1623) n n n n n n n 1 (n 815) n n n n	110 1011	Ext. Bus Check Res
011 0100		110 11C0	Cpen I/O Int. Requ
011 0101	11 11 11 0 (11 07) 11 11 11 11	110 1101	Set Mask Latches (
		110 1110	Set IOP Sel. Latch
011 1001	Set accum. update carries from Loc. 80 Counter bit 24 to bit 23	110 1111	Reset SVP Response
100 0000	Translinks Chan	111 0000	Reset MS Addr. Stop
100 0001	Immediate Stop	111 0100	Set Cond. Code 0
100 0010	Set Indicate Bit 1 Latch """ 2"	111 0101	n n n 1
100 0010	11 11 11 <u>2</u> 11	111 0110'	11 11 11 2 11 11 11 3
100 0100		111 0111	J
100 0101	Reset Trap Cond. Reset Stev Key Lateb	111 1000	Set Loc. 80 Timer
100 0110	Reset Stop Key Latch Set Cond. Code LSAR 0 (2,3)	111 1001	(Set) Reset Ext. Da
100 0111	Reset Indicate Bit 1 Latch	111 1010	Set Ext. Masks: TO
100 1000			CP
100 1000	и и и з и	1	Loc
100 1010	1) II II [] II	111 1100	
100 1010	Save (in case of trap condition)		Rest Loc. 80 Update
100 100 1	Save (in case of that condition) Set LSAR 2	111 1110	Reset Ext. Interr.
100 1100 1	Set LSAR 2 Set LSAR 3	l	
100 1101	Set LSAR 3 Set Indicate Bit 4 Latch		
100 1110			
	Return Saved Info		

<u>Control Table (continued)</u>

Function ch Rec. Latch t Rec. Latch Requ. Latches lalt DV Latch atch k. Mask Latch lask Latch ror Latch Halt DV Latch qu. Latch set u. Latches (CDR 0..5,7,13) hes e Latch op Latch Interrupt Damage from CDR bit 15 OD Comp. Mask from CDR bit 8 PU Timer Mask " " " 9 Loc. 80 Timer Mask " " " 12 int. Key Mask from " " 13 ate Regu. .: Loc. 80 Timer Int. from CDR bit 8

Int.Key Int. "" " 9

Function. This instruction is a branch to a specific address in the control storage. The address of the next microinstruction is formed in various ways from:


- The immediate bits contained in this microinstruction,
- the contents of LSAR 0, and
- either TDR bits 0...3 or LSAR 0,1,2, or 3.

Instruction bits 20; through 23 define how the new address is to be composed. The four high order bits of CSAR are always set to 0001. The instruction located at the selected address is executed as next sequential microinstruction . The translate and branch instruction is primarily used at the beginning of the I-phase to branch to the execution routine required for processing a given System /360 or /370 op code.

If bit 11 is on (Test TLU), a special test has to be performed (Compare Cond. Ccde). If the result is equal, subroutine level is forced and the branch takes place. If the result is not equal (no Cond.-Code match), the TRE can be regarded as a No-Operation (no level switching, no branch).

Note: Besides TRB, the version TRBR exists which defines a return from subroutine.

<u>layout of TRE Instruction</u>



<u>Eit_Function_Description</u>

Bit 1. Invert. Generated internally by hardware.

Bit 2, Parity Bit. Generated by assembler program

Bit 3, PFCN = Parity Function Bit. Generated by assembler program.

<u>Bit 11: Normal TLU / Test TLU</u>

Normal TLU (Bit 11 = 0): With the normal TLU-Operation only one important exception must be realized. If instruction bits 13, 14, 15 are 1 0 1, the entries to CSAR-bits 8 and 14 will be interchanged by the logical circuitry (e.g. instr. bit 17 goes to CSAR bit 14, while TDR bit 3 enters CSAR bit 8). However CSAR bits 7,9,10,11 and 14 will be set with the inverted bits (see example 2).

Test TLU (Bit 11 = 1): This version of the TLU is used to simulate the System/360 or /370 Branch Op-codes 07 and 47 (BCR and BC). Therefore the circuitry first compares the Condition-Code Latches with the Mask-field in LSAR 2. If the two fields do not match, the /360 or /370 Branch instruction is not effective (no Branch). Thus the microprogram can go to the next sequential instruction without executing the TRB instruction (same as NOP).

In case of CC-match the machine will force subroutine level (change IAR) and test LSAR 3 for zero. If LSAR 3 is not zero. CSAR bit 11 is set to one. If LSAR 3 is zero, CSAR bit 11 is set to zero. In either case the other CSAR bits are set according to Instruction bits 13 through 23. CSAR bits 7,9,10 and 14 are set with the inverted bits from the immediate field, TDR tits 0...3 and/or LSAR's (see example 3).

Bits 20 and 21 determine four methods of address composition, as follows:

Instruction bit			ext microinstru SAR bits	iction
20 21	0 1 2 3	4 5 6	<u>78910</u>	1 <u>11</u> 12 13 <u>14</u>
0 C			Instr. bits 16 17 18 19	TDR bits 0 1 2 3
0 1	Always	Instruction	LSAR O	TDR bits 0 1 2 3
1 0	set to 0 0 0 1	bits 13 14 15	Instr. bits 16 17 18 19	LSAR 0,1,2, or 3
1 1			LSAR O	LSAR 0,1,2, or 3

Note: Bits entering CSAR positions 7,9,10,11 and 14 (underscored) are inverted before setting of CSAR.


<u>**<u>Bits 22 and 23:</u>** If bit 20 = 1, these bits determine the address of the LSAR</u> to be set into CSAR bits 11...14.

3125 MLM. Microinstructions

Bit 22 Bit 23 0 0 = LSAR 0 0 = LSAR 1 1 = LSAR 2 1 0 1 1 = LSAR 3<u>Example 1:</u> Normal TLU; bits 13,14,15 = not 1 0 1 bits 20...23 = 1 1 0 1 Bits in LSAR 0 and 1 = 0000 0111Bits 7,9,10,11 and 14 inverted = 1 11 1 0 CSAR (bits 7...14 (after TRB) = 1011 1110 Example 2: Normal TLU; bits 13,14,15 = 1 0 1 bits 20...23 = 1 1 0 1 Bits in LSAR 0 and 1 = 0000 0111Second and last bit interchanged = 1 0 bits 7,9,10,11,14 inverted = 1 11 1 1 CSAR bits 7...14 (after TRB) = 1111 1111

Example 3: Test TLU (bit 11 = 1); bits 20...23 = 1 1 0 1

Bits in LSAR 0 and 1= 0100 0111LSAR 3 = not zero= 1Bits 7,9,10 and 14 inverted= 1 11 0CSAR bits 7...14 (after TRE)= 1111 1110



Section 2: IOP Microprogram Codes

Group	Description		in Op-Register 5th Hex. Char.		it C3	¥0
1	Branch Instructions	<u>03</u> 47	x 07	0	- <u>0</u>	<u>x</u> 0
2	Data-Storage Instructions	47 a.	nd 8F	0	1	1
3	Move Instructions	8B	x	1	0	x
4	Logical Instructions	CF	X X	1	1	x

IOP Instruction Group Determination



IOP Microinstructions by Mnemonics

Mnemonic	Description	Group	Mnemonic	Description	Group
AED (U)	Add register to register, reset previous carry (and change IAR's).	4	ENZR (U)	Branch on register if Cond. Code=not zero (change IAR's if condition is met).	1
ADDC (U)	Add register to register, use previous carry (and change IAR's).	1 4	BR (U)	Branch on register unconditionally (and change IAR's).	1
ADDE (U)	Add register to register, use external carry (and change IAR's).	1 1 4 1	EZ(U)	Branch if condition code = zero (change IAR's if condition is met).	1
ADD1(U)	Add register to register, use forced carry (and change IAR's).	1 1 1	BZN(U)	Branch if condition code = zero, or if 'Carry- FL'=Off (change IAR's if either condition is	
ADDI	Add immediate data to register, reset previous carry.	1 4	BZNR (U)	met). Branch on register if Cond.Code = zero, or if	1
AND (U)	AND register to register (and change IAR's).	1 4		'Carry-FL'=Off, (and change IAR's if either condition is met).	
ANDI	AND immediate data with register into register	1 4	BZR(U)	Branch on register if Cond. Code = zero (change IAR's if condition is met).	1
E (U)	Branch unconditionally (and change IAR's).	j 1			1
BC (U)	Branch on condition defined by mask (and change IAR's).	1 1 1 1	EOR (U)	Exclusively OR register with register into register and set condition code (and change IAR's).	
BCN(U)	Branch if 'Carry-FL'= On and Cond. Code = not zero (and change IAR's).	1 1 1	ECRI	Exclusively OR immediate data with register into register and set condition code.	4
ECNR (U)	Eranch on register if 'Carry-FL'= On and Cond. Code = not zero (change IAR's if condition	, 1 1	LBI	Load immediately byte into register.	3
	is not met).	1	LDEC	Load byte from data storage into register and decrement data storage address.	2
ECR (U)	Eranch on register on condition defined by mask (change IAR's if condition is met).] 1 	LINC	Load byte from data storage into register and increment data storage address.	2
BCY(U)	Branch if 'Carry-FL'=On (change IAR's if condition is met).	1	LLKR	Load register from SVP-Link-Reg.	3
ECYR (U)	Branch on register if 'Carry-FL'=On (change IAR's if condition is met)	 1 	MV (U)	Move byte from register to register (change IAR's).	3
BNC (U)	Branch if 'Carry-FL'=Off (change IAR's if condition is met).	 1 	MVX(U)	Move byte from register to register with digit crossing, (change IAR's).	3
ENCR (U)	<pre>Eranch on register if 'Carry-FL'=Off (change IAR's if condition is met).</pre>	1 1 1 1 ·	NCP	No operation.	1
ENZ(U)	Branch if Cond. Code= not zero (change IAR's	1	OR (U)	OR register to register, (change IAR's).	4
- • • •	if condition is met).	1	ORI	OR immediate data with register.	4

3125 MLM. Microinstructions

Mnemonic	Description	Group	Mnemonic	Description	Group
SAEI	Store immediate byte into ALS-B.	3	TADD 1	Add register plus register plus forced carry	1 4
SABR	 Store byte from register into ALS-B.	3	(TAD1U)	<pre>into D-reg., set new condition code (change IAR's).</pre>	
SADI	Store immediate byte into ALS-D.	3	TADDI	 Reset previous carry, add register plus	4
SADR	Store byte from register into ALS-D.	3		I immediate data into D-reg., set new Condition code.	
SDEC	 Store byte from register into data storage and decrement data storage address.	2	TAND (U)	AND two registers into D-reg. and set condition code (change IAR's).	4
SINC	 Store byte from register into data storage and increment data storage address.	2	TANDI	AND register with immediate data into D-Reg. and set condition code.	1 1 1
SLKI	Set immediate byte into SVF-Link-Reg.	3	TECFF	Test bit and branch if off.	1
SLKR	 Set byte from register into SVP-Link-Reg.	3	TBON	Test bit and branch if on.	1
SMODE	 Set Mode buffer. 	3	TEOR (U)	<pre> Exclusively OR two registers into D-reg. and set condition code (change IAR's).</pre>	4
SZI	Set immediate byte into ZLS.	3	TEORI	 Exclusively OR register with immediate data	1 4
SZR	Set byte from register into ZLS.	3		into D-reg. and set condition code.	
TADD (TADU)	<pre> Reset previous carry, add register plus register into D-reg. and set new condition code (change IAR's).</pre>	4	TIBOF	 Test Bit and Branch if off, same as TBOFF Bit can be addressed indirectly.	
TADDC	<pre>Add register plus register plus previous carry into D-reg, set new condition code (change)</pre>	4	TIBON	Test Bit and Branch if on, same as TBON Bit can be addressed indirectly.	1 1 1
(TADCU)	IAR's).	1	TCR (U)	OR two registers into D-reg. and set condition code (change IAR's).	1 4
TADDE (TADEU)	Add register plus register plus external carry into D-reg., set new condition code (change IAR's).		TCRI	 OR register with immediate data into D-reg. and set condition code.	1 1 4 1

36

Explanation of IOP Microinstruction Groups

Group 1: IOP Branch Instructions

Frimary Function: The microprogram branches to another instruction anywhere in the control storage instead of continuing with the next sequential instruction. The branch may be unconditional or depending on a certain condition. In the latter case the microprogram proceeds with the instruction if the condition is not met. The branch condition is specified either directly by the mnemonic or in conjunction with the mnemonics BC and BCR by a separate parameter (mask

Secondary Functions

tits in hex.).

- Program level switching is rossible in case of a successful branch. (See under bit function description for bit Y0.)
- With the mnemonic NOP the microprogram performs no operation but it proceeds with the next microinstruction.

Layout of IOP Group 1 Instructions

Mnemonic	 4	5	6	2 7	23	 2	2 3	-	₹ 5	6	7	1 1	0
nnemonic		Nur 2nd		er	of 3	He) rd		har I		cte ch	er	i 	n
B (U)	 	10	 1									- 1 	
ER (U)	0] 	- 1 	0 1 1	0		1 1 1							
BNZ(U) BCY(U) BCN(U)		•	 0 1 1	1 0 1]	-	oc} iri				S U f
BZ (U) BNC (U) EZN (U)	1 1 1		0 1 1	1 0 1			,		cs-		_		f i x U
BNZR (U) BCYR (U) ECNR (U)		 1	0	1 0 1				Add					B i t
EZR(U) BNCR(U) EZNR(U)	1 1 1	 	0 1 1	1 0 1									
BC (U)	M 1 	0	M 2	М З								1	
BCR (U)	 M 1 	- 1 	 M 2	M 3		1							
NCP		0	0	0	0	- -	Do	n • 1	t (cai	ce	- 	0
TEON	0		Bit	t-		- -	ູ ພາວ	+ -					
							мл 					1	
Note 1: For Mask bits M1, M2, M3 see new													
<u>Note 2:</u> With 'Bit test'-Instructions bit own. If instruction bits C5C7 are													

Y 1234567 ______ Assembler List 5th | 6th | | Branch Dis-[placement Addr] |-----| 10|Addr. of WR | |with CS-Disp| _____ Branch Displacement Address Address 1 1 | | of W-Reg. [0] containing 11 CS-| [Displacement] 1 1 Branch Disiplacement Addri See 1-----[0]Addr. of WR] Note 1 | |with CS-Disp| | Don't care | |----! Branch See Displacement [| Address | Note 2 xt table. t position 3 cannot be tested on its 0 1 1 (hex 3), this means for :

TBON: Branch if any bit of the selected byte is on. TBOFF: Branch if all bits off the selected byte are off.

Table_of_parameters_used_with_mnemonics_BC(U)_and_BCR(U)

Farameter	Same as mnemonic	Branch if:			B: C6 M2	С7	(Mask Bits)
x * 1 *	BNZ(U) BNZR(U)	Condition Code = not zero	0	0 1	0 0	1 1	-
x * 2 *	BCY(U) BCYR(U)	Carry-Fl = On	0	0	1 1	0 0	- -
x * 3 *	BCN(U) BCNR(U)	Carry-Fl = On and CC = not zero	0	0 1	1 1	1 1	_
x * 9 *	BZ(U) EZR(U)	Condition Code = zero	1 1	0 1	0 0	1	
X 4 Y 1	BNC (U) BNCR (U)	Carry-Fl = Off	1 1	0 1	1 1	0 0	
x ª B ŧ	EZN(U) EZNR(U)	Cond. Code = zero or Carry-Fl = Off	1 1	0	1	1	-

<u>Eit function description</u>

- C-field This field represents the Op-code including the branch condition. For mnemonics TBON and TBOFF bits C5,C6 and C7 define the bit to be tested.
- <u>R-field</u>: With Branch instructions this field contains the block part of the branch address (6 high order bits of the 13 bits of the next instruction). With TBON and TBOFF the R-field is used to define the register containing the bit to be tested. With mnemonic NOP this field may be disregarded.
- Y-field: YO = Suffix U-bit. This bit is on for all suffix-U mnemonics (last character of mnemonic = U). It causes the microprogram to change IAR's (main routine IAR to subroutine IAR and vice versa) in case of a successful branch. In such a case the address of the next sequential instruction will be saved in the old IAR and the branch address derived from the R- and Y-field of the branch instruction will be loaded into the new IAR before control is switched to the new IAR.

<u>Y1...Y7:</u> This field contains either the branch displacement (7 low order bits of the 13 bit branch address) directly, or (with branch on register instructions) it defines the register containing the displacement. The displacement is loaded into ALS-D bit 1 through 7 of the controlling IAR, while the block part of the address (R-field) enters ALS-B bit 2 through 7. With mnemonics TBON and TBOFF the block part of the instruction address remains unchanged. With mnemonic NOP the whole Y-field may be disregarded.

Group 2: IOP Data Storage Instructions

Frimary Function: To either store a byte from a register into data storage or to load a byte from data storage into a register. Multibyte transfer is rossible if the multiple byte bit (ALS-B bit 0) has been set by a previous instruction. In such a case storage- and register-address will be incremented by one after each byte transfer. The operation is repeated until a double word boundary (8 bytes) in the register area is reached. In other words the operation is ended after a register with three loworder cne-bits in its address has been loaded or stored.

Secondary Functions

contained in the register defined by the R-field. It must be emphasized that this type of increment/decrement has nothing to do with the incrementing in multibyte transfer. It is performed after the byte transfer, therefore, it affects the program only when this instruction is executed the next time.

Layout of IOP Group 2 Instructions

Mnemonic	C 456723 2	R 34567	0 1 2 3	4567
MNEMONIC	Number of Hex 2nd 3rd	Character i 4th	n Assembl 5th	er List 6th
SINC SDEC LINC LDEC	1 or Decr. 0 1 c	ddress of Work-Reg. ontaining ata-Store Address	1]-] wo	lress of ork-Reg. ta-Reg.)

Eit function description

C-field Bits C4, C2, C3 together with bits Y0 and Y1 represent the Op-Code. Bits C5, C6 and C7 define the increment/decrement amount in the following way:

Instruc C5			s] 	Incremen by:	t 	Decrem by:
0	0	0		0	[-	8
0	0	1	Ì	1	Í	7
0	1	0	Í	2	i	6
0	1	1	i	3	Í	5
1	0	0	Í	4	İ	4
1	0	1	i	5	Í	3
1	1	0	1	6	İ	2
1	1	1	I	7	1	1

• It is possible to increment or decrement the data-storage address



The increment/decrement part of the operation can be considered as an add or subtract immediate operation which is executed <u>after</u> the load/store part. It is used to modify the data storage address before this instruction is executed again.

- <u>R-field</u>: Bits R2 through R7 define the working register from which the data storage address will be taken. Cnly the displacement (7 low order bits) is contained in this register. The block portion of the storage address is taken from ALS-E bit 2...7. The contents of this register are incremented or decremented according to the value of bits C5, C6 and C7.
- <u>Y-field:</u> Bits Y0 and Y1 together with bits C4, C2 and C3 represent the Opcode. Bits Y2 through Y7 define the working register which will receive data in case of a load instruction or from which data will be taken in case of a store operation. If the multiple byte bit in ALS-E is on, the load/ store operation starts at this working register.

Group 3: IOP Move Instructions

<u>Frimary Function:</u> To move a byte of information from one location to another.

Secondary Functions

- With mnemonics MV or MVX level switching (main routine to subroutine or vice versa) is possible. In these cases the mnemonic is MVU or MVXU respectively and instruction bit YO is on.
- If the mnemonic is MVX or MVXU, the two digits (hex characters) will be crossed.
- For special Store and Load operations see under bit function description of R- and Y-field.

Layout of IOP Group 3 Instructions

C 4567	2 3 2	R 3 4 5 6 7	0
Number 2nd	of Hex 3rd	Character i 4th	n 1
	1 0	ALS-D Addr	 I(
0 0 0 1 1 0 1 -	i i0 1 0 1 0	ALS-B Addr ALS-D Addr ZLS Addr.	0 0 0
1 0 1 1 -	 -	see Note	0
1 C 0 0 - 0 1 1 0 - 1 1		Address of 'To'-Reg.	I U B i t
	Number 2nd 0 0 1 1 1 1 0 1 1 0 0 1 1 0 1 0 1 1 1 1 0 1 1 1 1 0 0 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 0 1 0	Number of Hex 2nd 3rd 0 0 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 1 1 1 - - 1 0 1 1 1 1 - - 1 0 1 - - 1 0 - 1 0 - 1 0 - 1 0 - 1 0 - 1 0 - 1 0 -	4 5 6 7 2 3 2 3 4 5 6 7 Number of Hex Character i 2nd 3rd 4 4th 101 101 11 Addr 101 11 12 Addr 101 11 12 Addr 101 11 101 2LS Addr 101 101 2LS Addr Addr 101 101 101 101 101 101 101 101 101 101 101 101 101 101 11 12 101 101 101 101 11 12 101 11 101 11 11 101 11 101 101 11 101 11 101 101 101 101 11 101 101 101 101 101 101 101 101 101

Note: For details see description of mnemonic LLKR.

<u>Eit function description</u>

<u>C-field:</u> These 6 instruction bits represent the Op-code. Unless the Yfield contains immediate data, instruction bits YO and Y1 belong to the Op-code as well.

Y 12345671 _____ Assembler List | 5th | 6th | Immediate Data _____ 101 Don't care |0| Address |0| cf 10| 'From'-101 Register .1-1-----10|'Tc'Reg-Addr |-|----mmediate Lata _____ II | Address 3101 of il |'From'-Reg. | t | |

<u>R-and_Y-field</u>: The meaning of these two fields is dependent on the Opcode:

<u>LBI, MV(U), MVX(U):</u> With these mnemonics the R-field defines the receiving register. The Y-field contains either immediate data or two bits of the Op-code and the 'From register' (see layout). If bit YO is on (suffix 'U' bit), this causes the microprogram to change from MIAR to SIAR (main routine to subroutine) and vice versa. Instr. bit C7 being on causes digit crossing (mnemonic MVX(U). In this case bits 0...3 of the 'From-Req.' go to bits 4...7 of the 'To-Req.' while bits 4...7 go to bit 0...3.

<u>SABI/SABR</u>: The purpose of these instructions is to store information into Address Local Storage B.

<u>R2 bit:</u> is always 0.

R3...R7: These bits contain the address of the ALS-E where the information is to be stored.

<u>YC...Y7:</u> These instruction bits contain either the information (immediate data) if the mnemonic is SABI or the address of the work register from where the information is to be fetched if the mnemonic is SABR. In the latter case bits Y0 and Y1 belong to the Op-code and must be 00.

The purpose of these two instructions is to store SADI/SADR: information into Address Local Storage D.

R2 bit: Is always 1.

<u>R3...R7</u>: These bits contain the address of the ALS-D where the information is to be stored.

Y0....Y7: These instruction bits contain either the information (immediate data) if the mnemonic is SADI, or the address of the work register from where the information is to be fetched if the mnemonic is SADR. In the latter case bits Y0 and Y1 are part of the Op-code and must be CC.

SZI/SZR: The purpose of these two instructions is to store information into the Zone Local Storage.

R-field:

R2 is always zero.

<u>**R3...R7:**</u> These 5 bits contain the address of the ZLS location where the information is to be stored.

Y-field: For mnemonic S2I these bits contain the information (immediate data) to be stored into ZLS. If the mnemonic is SZR, bit YO and Y1 must be 00, while bits Y2 through Y7 contain the address of the work register from where the information is to be fetched.

SLKI/SLKR: These instructions serve for two purposes:

Transfer of data to the SVP.

Control functions.

R-field:

Bit R2: is always 1.

Bits R3 through R7 = Control Function Bits: These bits are used to determine the control functions which may be performed besides the data transfer to the SVP. Bit R3: If this bit is on, the contents of the Y-field (if SLKI) or the contents of the work register determined by the Y-field bits 2 through 7 (if SLKR) will be transferred to the X-register. If bit R3 is off, no data will be transferred. Bit R4: If this bit is on, the PCR-FL (Frogram Controlled Request from ICP to SVP) will be set. Bit B5: If this bit is on, the SVP-Request-FL (from SVP to IOP) will he reset. Eit_R6: Don't care. Bit R7: If this bit is on, it causes the 'Prevent I/O-FL' to be reset. <u>R-field:</u> Bit_R2: Don't care. <u>Bit_R7</u>: If this bit is <u>off</u>, the work register is loaded with the contents of the X-register. If bit B7 is on, the work register is loaded as follows: X-req bits 0...5 into work register bits 0...5 'SVP-requ.-FL' cn: set 1 into work register bit 6 'PCR-FL'on: set 1 into work req. bit 7. Y-field: bits 0 and 1 are always 00. Bits 2...7 contain the address of the receiving work register.

' Bits R3 through R6: Always zero.

Note: If R-field bits 3,4,5 and 7 are all off, the SLKI/ SLKR operation performs no function and thus it can be regarded as an NOP instruction. LLKR: This instruction is used to transfer data from the X-register into a work register.

40

by any microprogram.			2 2 1 2	8 2 11 5 6 7	Y
<u>R-field</u> :	Mnemonic	4 5 6 / 	2 3 2	34567	1 0 1 2 3 4 5 6
<u>Bit_2</u> : Always zero.		Number 2nd	of Hex 3rd	Character 4th	in Assembler Lis 5th 6th
Bits 35: These three bits address the mode buffer to be loaded.	ANDI		 I	- j	ii
<u>Bits 6 and 7</u> : The contents of these two bits are set into the mode buffer.	CRI		İ		 Immediate
$\begin{array}{rcl} R6 &=& M0\\ R7 &=& M1 \end{array}$	EORI ADDI				
<u>Y-field</u> : Bits 0 and 1 = always 1 0. Bits 2 through 7 = don't care.	TANDI TCRI		1		
	TECRI TADDI	0 1 0 1 1			Data
	A N D C R E O D				 1
	EOR			Address	01-1
	ADD ADDC ADDE ADD 1	0 0 0 1 1 0 1 1	1		
p 4: Logical IOP Instructions	ANDU		11	of	- Address
ary Function: The contents of the 'From'-reg. and the 'To'-reg. are	ORU ECRU		1 		
ally combined by the ALU (Added, ANDed, CRed or Exclusively ORed). ss it is a test type instruction, the result is stored into the 'To' register defined by the R-field.	ADDU			"To "-	1 - of
	ADDCU ADDEU ADD1U			Register	0 'From'-
ndary_Functions	TAND		1		
he condition code is set depending on the ALU output to indicate hether the ALU output (D-reg.) was zero or not and to indicate a carry r no carry out of the high order position of the ALU.	TCR TEOR	0 0 1 0 	İ		1 Register 0 -
ith test operations (mnemonic Txx) the result is not stored into the To' work register, because the purpose of these instructions is only he setting of the condition code.	TADD TADDC TADDE TADDE TADD 1	(1 10 01 1 1 10 11 1 1 10 11 1 1 11 01	i		
ith suffix 'U' instructions MIAR and SIAR will be interchanged (level witching).	TADD T TANDU TORU		i I		
ith Add-instructions it is possible to	TEORU		•		
Reset the previous carry Use the previous carry	TADU TADCU		i		 0
<u>Force</u> a carry (one) <u>Use an external</u> carry from the front end.	TADEU TAD1U		1		

3125 MLM. Microinstructions

Bit function description

<u>C-field</u>: This field represents the Op-code. Unless the instruction is of the RI-format where the Y-field contains immediate data, bits YO and Y1 also belong to the Op-code.

<u>Bit C4:</u> If this bit is on, the result is not transferred from the Dregister to the 'To'-register (test type instruction).

<u>Bit_C5:</u> Off = RI-format On = RR-format,

<u>Bits C6 and C7</u>: With the four different add operations, these two bits are used for carry control.

<u>R-field:</u> The content of this field defines the 'To'-register. Except for test type instructions (mnemonic Tx...), the 'To'-register contains one of the two operands before and the result after the operation. For test type instructions the content of the 'To'-register (operand) remains unchanged.

Y-field:

With <u>RI-format</u> instructions (bit C5 = off) this field contains one byte of immediate data.

With <u>RR-format</u> instructions (bit C5 = on) bits Y2 through Y7 represent the 'From'-register address and bits Y0 and Y1 are part of the Op-code. Bit Y0 is the suffix-'U'-bit. If the suffix 'U'-bit is on, IAR's (MIAR and SIAR) will be interchanged after the operation is executed. Thus the program will switch from subroutine level to main routine level or vice versa after storing the address of the next sequential instruction in the 'old' IAR.



Section 3: SVP Microprogram Codes

.

.

SVP Op Codes by Bit Pattern

Summary of SVP Mnemonics

Eyte 0	Mnemonic	Mnemonic	Description
C x		ADD	Add LS-Reg. plus Accu int
1 x	OR	ADDI	Add Accu plus Immediate d
2 x	XCR	AND	AND LS-Reg. with Accu int
3 x	ADD	ANDI	AND Accu with Immediate d
4 x	AND		
5 x	EZR	В	Branch unconditionally
6 x	LBI	BNZ	Branch if (Not) ALU zero
7 x	LBR	BR	Branch unconditionally to
x 8	STROB	BZ	Branch if ALU zero
9 x	FR	BZ R	Branch to address contain
A x	STR		
E x	SF	CHECK	Op Code check
Сх	I SST	CTB	Add LS-Reg. plus constant
DO	ANDI		result with mask into A
D 1	CRI		
D 2	XORI	FR	Fetch one byte from LS-Re
D 3		1 4	reten one byte from bb he
E 4	SLS	LBAP	Load Bus and Parity bit f
D 5	LEAP		BAR (BAR'S) OF BDR (BDR
D E		LBI	Load Immediate data byte
D 7	I BZ	LBR	Load Accu into Bus-Reg.
D 8	B	LDAC	Load Immediate data byte
D 9	ENZ	1 Dire	boud immediate data bite
D A	STOP	NOP	No operation
D B	NOP		
D C	Branch to stop (no mnemonic)	OR	Logically OR LS-Reg. with
		ORI	Logically OR Accu with In
DE	I STEA	ORI	l bogically on recu with it
		SF	Fetch one byte from stora
E x	1 ER	SLS	Switch LS-Zone
Fx	CHECK	SST	Store one byte from Accu
I A	I CHECK	STBA	Sense, AND with mask into
		STBX	Sense, exclusively OR with
		SIDA	Branch if ALU zero
		STOP	
		STR	Store one byte from Accu
		STROB	Sense from Bus into Accu,
		SIROD	sense from bus into Accu,

XORI

XOR

44

nto Accu data byte into Accu nto Accu data byte into Accu 0 to address contained in register ined in register if ALU zero nt into LS-Reg., exclusively OR Accu, branch if ALU zero Reg. into Accu from LS-Reg. into DR's) e into LS-Reg. e into Accu th Accu into Accu Immediate data byte into Accu rage into Accu u into storage to Accu, Branch if ALU-out = zero ith mask into Accu, u into LS-Reg. u, or activate CTRL Strobe Bus 0 and/or 1 Exclusively OR LS-Reg. with Accu into Accu Exclusively OR Accu with Immediate data byte into Accu

Explanation of SVP Mnemonics

ADD = Add LS-Reg. plus Accu into Accu | | 3 | Beq. | | P, O 314 71 Eyte 0 1 The contents of a local storage register addressed by instruction bits 4...7 are added to the contents of the Accu. The result is stored into the Accu. The LS-Zone is selected by the LSZR. A carry from a previous add operation is added into bit position 7 of the ALU. A carry out of position C causes the 'Carry Fl' to be set. The 'ALU zero Fl' is set or reset depending on the result. I-Fetch = 2 pico steps. Execution = 1 picc step.

Instruction address (IAR) is incremented by 1.

ADDI = Add Accu plus Immediate data byte into Accu

1 1	D		3	 I	Immed.	data	
P,0	Ву	3 4 te C)	71P,8		e 1	15)

The Immediate data byte (instruction byte 1) is added to the contents of the Accu. The result is stored into the Accu. A carry from a previous Add operation is added into bit position 7 of the ALU. A carry out of ALU rosition 0 causes the 'Carry Fl' to be set. The 'ALU zero Fl' is set or reset depending on the result.

I-Fetch = 2 pico steps, Execution = 4 pico steps

Instruction address (IAR) is incremented by 2.

<u>IND = AND LS-Reg. with Accu into Accu</u>

		·			
	 	4 		Reg.	1
P	,0		14		71
1		Byt	е ()	1

3125 MLM. Microinstructions

The contents of a local storage register addressed by instruction bits 4...7 are anded with the contents of the Accu. The result is stored into the Accu. The LS-Zone is selected depending on the contents of LSZR. The 'Carry-Fl' is reset before and cannot be set by this operation. The 'ALU zero Fl' is set or reset depending on the result.

I-Fetch = 2 pico steps, Execution = 1 pico step.

Instruction address (IAR) is incremented by 1.

ANDI = AND Accu with Immediate data byte into Accu

1 1	D	l	0	1	Immed.	data	1
1P,0		314		71P,8	}		151
1	Ey	te (C	1	Byte	e 1	1

The contents of the Accu are Anned with the Immediate data byte. The result is stored into the Accu. The 'Carry Fl' is reset before and cannot be set by this operation. The 'ALU zero Fl' is set or reset depending on the result.

I-Fetch = 2 pico steps, Execution = 4 picc steps

Instruction address (IAR) is incremented by 2.

E = Branch unconditionally

-			
	D 1	8 1	Cisplacement
P,0	 3 4 Byte 0	7 F,8	15 Byte 1 1

Instruction bits 8 through 15 (byte 1) are set into the low order byte (odd numbered LS-Req.) of the current IAR. This provides the means to branch within a 256-byte block.

I-Fetch = 2 pico steps, Execution = 4 pico steps.

BR = Branch unconditionally to address contained in register

1	I	E	1	Reg.	1
11	2,0		3 4		71
1		By	te	0	1

This instruction can be performed in two ways:

- Instruction bit 4 = one: The low order byte (displacement) of the current IAR is changed to the value contained in the LS-Register defined by instruction bits 4 through 7. Only a branch within the current 256-byte block can be performed in this manner.
- Instruction bit 4 = zero: Another pair of LS-Registers becomes IAR in order to branch to another 256-byte block. LS-Reg. pairs 0-1, 2-3, 4-5, or 6-7 can be used as IAR. The pair is defined by instruction bits 5,6 and 7. However the value of bit 7 is ineffective and always considered to be zero, since the high order byte of the instruction address must be in an even numbered LS-Register (0,2,4, or 6). The LS-zone is defined by the contents of LSZR.

I-Fetch = 2 pico steps, Execution = 2 pico steps.

The current (old) Instruction address (IAR) is incremented by 1 if instruction bit 4 is a logical zero.

<u>BZ = Branch if ALU zero</u>

1 1	D	1	7		Displace	ment	1
F, 0		3 4		7 P,8			15
1	В	yte O		1	Byte	1	1

If the 'ALU zero Fl' is on instruction bits 8 through 15 (byte 1) are set into the low order byte (odd numbered LS-Reg.) of the current IAR. This provides the means to branch within a 256-byte block.

I-Fetch = 2 pico steps, Execution = 4 pico steps.

Instruction address (IAR) is incremented by 2 if the branch does not take place. (ALU zero = on.)

EZR = Branch to address contained in register if ALU zero.

1 1	5	I	Reg.	1
P,0		3 4 te		71

The microprogram branches only if the 'ALU zero Fl' is on. If the branch takes place, it will be performed in one of two ways depending on the value of instruction bit 4.

- byte block can be performed in this manner.
- LS-zone is defined by the contents of LSZR.

I-Fetch = 2 pico steps, Execution = 2 pico steps.

The current (cld) Instruction address (IAR) is incremented by 1 if the branch does not take place, or if the entire IAR is changed (instr. bit 4 is a logical 0).

CHECK = Op_code_check

I	10	or	F	I	X	I
11	2,0			3 4		71
I		I	Byt	te	0	1

Any Op code starting with either 0 or F in the first four bits is considered to be invalid. If such a non-valid Op code is detected in the Storage Data Register, the SVP stops with the check light at the keyboard turned on. Restart is possible only via IMPL key.

Instruction address (IAR) is not updated.

46

 <u>Instruction bit 4 = one:</u> The low order byte of the current IAR is changed to the value contained in the LS-Register defined by instruction bits 4 through 7. Only a branch within the current 256-

• Instruction bit 4 = zero: Another pair of LS-Registers becomes IAR in order to branch to another 256-byte block. LS-Reg. pairs 0-1, 2-3, 4-5, or 6-7 can be used as IAR. The pair is defined by instruction bits 5.6 and 7. However the value of bit 7 is ineffective and always considered to be zero, since the high order byte of the instruction address must be in an even numbered LS-Register (0,2,4, or 6). The

BNZ = Branch if (Not) ALU zero

	D		9	 	1	Displacement	1
(F,0		3 4 yte 0)	7 P 		Byte 1	51

If the 'ALU zero Fl' is off instruction bits 8 through 15 (byte 1) are set into the low order byte (odd numbered LS-Req.) of the current IAR. This provides the means to branch within a 256-byte block.

I-Fetch = 2 pico steps, Execution = 4 pico steps.

Instruction address (IAR) is incremented by 2 if the branch does not take place. (ALU zero = on.)

CTE = Count, test for zero and branch

1 1	DJJ	F	Reg. Cor	st.	Mask	Di	splacement	
P,0	3 4	7 F,8	11 12	15 P , 16		23 P,24	311	
1	Byte O	1	Byte 1	1	Byte 2	1	Byte 3 1	

This instruction provides the means to add a constant to the contents of an LS-req. and to branch within a 256-byte block if the result matches a mask. The contents of the LS-req. addressed by instruction bits 8 through 11 is added to the constant from instuction bits 12 through 15. The result is stored into the same LS-req. from which the first operand was taken. Thereafter the result is exclusively ORed with the mask (instruction bits 16 through 23) and the new result remains in the accumulator. If this new result of the Exclusive OR operation is zero, the displacement from instruction bits 24 through 31 is placed into the low order byte of the current IAR thus causing a branch within this 256-byte block.

I-Fetch = 2 pico steps, Execution = 10 pico steps.

Instruction address (IAR) is incremented by 4 if the branch is not taken.

<u>'R = Fetch one byte from LS-Req. into Accu</u>

	9	1	Reg.	
P, O 		3 4 te		71

A byte is fetched from any LS-register into the Accu. The LS-register is defined by instruction bits 4 through 7. The contents of LSZR define the LS-zone.

I-Fetch = 2 pico steps, Execution = 1 pico step.

Instruction address (IAR) is incremented by 1.

LBAP = Load Bus and Parity bit from LS-Req. into BAR(s) or BDR(s)

	D		5	1	Reg.	l Sp	ec. 1
F , O 		3 4 yte 0		71P.	-	1112 te 1	151

This instruction provides the means to place any value into the data or address register of either one or both bus systems and to set either odd or even parity with this value onto the address bus. Instruction bits8,9 and 10 select a pair of LS-regs. (even/odd numbered), bit 11 is ignored. The odd numbered LS-reg. supplies the information that is placed into the Bus Data Req. or the Bus Address Req. selected by instruction bits 12,13 and 15. The low order bit (bit 7) of the even numbered LS-req. supplies the parity bit. If a Bus Address Beq. is specified, this bit 7 overwrites the parity bit that is normaly generated for the address bus. The contents of LSZR defines the LS-zone. Instruction bits 12 and 13 are set into the A-Req. from where they are decoded. Bus registers are selected by instruction bits 11 through 15 as follows

(bit 14 has no effect):

Bits 12 through 15 in hex:

	Ο,	1	,	2,	or	3	=	No	С	perat	io
			4	or	6		=	Bus	S	Addre	ess
			5	or	7		=	Bu	s	Data	Re
			8	or	A		=	Bus	5	Addre	ess
			9	or	В		=	Bus	5	Data	Re
			С	or	E		=	Bu	S	Addre	ess
			D	or	F		-	Bu	s	Data	Re
I-Fetch Executio											

Instruction address (IAR) is incremented by 2.

on s Reg. 1 eg. 1 s Req. 0 leg. 0 s Req. 0 and 1 eg. 0 and 1

3125 MLM. Microinstructions

<u>LEI = Load Immediate data byte into LS-register</u>

	6	Reg.	Immed.	data	
P , O	3 4 Eyte	71P,8 0 1	Byte	e 1	15

The immediate byte provided by instruction byte 2 is placed into the LSregister addressed by instruction bits 4 through 7.

I-Fetch = 2 pico steps, Execution = 3 pico steps.

Instruction address (IAR) is incremented by 2.

LBR = Load Accu into Bus Register

1 1	7 Spe	ec.
F,0	314	71
1	Byte O	1

The contents of the accumulator (including the parity bit) are placed into the bus register specified by instruction bits 4 through 7. Either the address register(s) or the data register(s) of either or both hus systems may be specified as follows:

Instr. bits 4...7 in hex

0,	1,	2,	or	3	=	No Operation
	4	OT	6		=	Bus Address Reg. 1
	5	or	7		=	Bus Data Reg. 1
	8	or	A		=	Bus Address Reg. 0
	9	or	В		=	Bus Data Reg. O
	С	οι	E		=	Bus Address Regs. 0 and 1
	D	or	F		=	Bus Data Regs. 0 and 1
I-Fetch = Execution =					•	
Instruction address (IAR) is incremented by 1.						

LDAC = Load immediate data byte into Accu

D I		data	
3 4 Byte O	 7 F, 8	 e 1	151

into the accumulator.

I-Fetch = 2 pico steps, Execution = 4 pico steps.

Instruction address (IAR) is incremented by 2.

NOP = Nc Operation

1 1	D	1	B	
P, 0		3 4 yte ()	71

This Op-Code causes no operation. The microprogram continues with the next operation.

I-Fetch = 2 pico steps, Execution = 2 pico steps.

Instruction address (IAR) is incremented by 1.

CR = Logically OR LS-Reg. with Accu into Accu

1 1	1	1	Reg.	1
1P,0		3 4	-	7
1	R R	yte	0	

The contents of a local storage register addressed by instruction bits 4...7 are ORed with the contents of the Accu. The result is stored into the Accu. The LS-Zone is selected depending on the contents of LSZR. The 'Carry-Fl' is reset before and cannot be set by this operation. The 'ALU zero F1' is set or reset depending on the result.

I-Fetch = 2 pico steps, Execution = 1 pico step.

Instruction address (IAR) is incremented by 1.

.

The immediate data byte provided by instruction bits 8 through 15 is placed

<u>CRI = Logically OR Accu with Immediate data byte into Accu</u>

1 1	D	l	1	I	Immed.	data	1
P,	0	3 4		71P,8			15
1	1	Byte (0	1	Byte	e 1	1

The contents of the Accu are ORed with the Immediate data byte (instruction byte 1). The result is stored into the Accu. The 'Carry Fl' is reset before and cannot be set by this operation. The 'ALU zero Fl' is set or reset depending on the result.

I-Fetch = 2 pico steps, Execution = 4 picc steps

Instruction address (IAR) is incremented by 2.

SF = Fetch one byte from storage into Accu.

		ign V	ored
1 1	E Re	g.]x	
P,0	3 4 Byte O	 7 	

A single byte is fetched from the SVP storage and stored into the Accu. The 16-bit storage address is obtained from an adjacent pair (even+odd numbered) of LS registers. The even numbered LS register, containing the high order byte of the storage address, is defined by instruction bits 4,5 and 6. Instruction bit 7 is ignored. The contents of LSZR define the LSzone. The storage address (in the LS-reg. pair) is automatically incremented by 1 via the ALU.

I-Fetch = 2 pico steps, Execution = 3 pico steps.

Instruction address (IAR) is incremented by 1.

1	 D	1	4	1
P , 0	Bj	3 4 7te ()	7

This instruction provides the means to select a new local storage zone (a <u>Register 14 (hex E) in current zone must contain the binary number of</u> the new zone (0, 1, 2, or 3) in bits 2 and 3, and the IAR that is to have control in the new zone in bits 4 through 7. Any number from 0 through 7 can be specified as IAR in the new zone. Register 15 (hex F) in current zone should contain the number of the current zone in bits 2 and 3, and the number of the current IAR or any IAR that is to be used when switch back to the current zone is desired in bits 4,5 and 6. However, register 15 need not necessarily contain the current zone, another zone may be specified if the switch back is to be to another zone. • The current IAR is updated by plus 1 • Bits 2 and 3 of LS-register 14 (E) in the current zone are loaded into LSZR. Bits 4,5 and 6 are loaded into the IAR Select Register • The new zone is selected via LSZR • The IAR Select Reg. points to the LS-Reg. pair in the new LS-zone that serves as IAR from now on • The contents of register 14 (E) of the old zone are transferred to register 15 (F) of the new zone • The contents of register 15 (F) of the old zone are transferred to register 14 (E) of the new zone

new set of 16 registers) and, because each zone contains its own IAB pairs, also a new IAR. Frior to issuing the SLS instruction, the microprogrammer must have loaded two specific registers of the current zone with the following information: The loading of register 14 and 15 is a prerequisite for the SLS instruction because the following actions occur when SLS is issued:


After this cross-over of old to new registers, register 14 (E) of the new

(now current) zone is the old zone recall register; while register 15 (F) of the new (now current) zone specifies the new zone for eventual recall. Thus by repeating SLS instructions, alternating zones can be selected. All register addresses in instructions refer to registers in the current zone cnly.

I-Fetch = 2 pico steps, Execution = 9 pico steps.

Instruction address (IAR) is incremented by 1.

SST = Store one tyte from Accu into storage



The contents of the accumulator are stored into the SVP storage. The 16bit storage address is obtained from an adjacent pair (even+odd numbered) of LS registers. The even numbered LS register, containing the high order byte of the storage address, is defined by instruction bits 4,5 and 6. Instruction bit 7 is ignored. The contents of LSZR define the LS-zone. The storage address (in the LS-reg. pair) is automatically incremented by 1 via the ALU.

I-Fetch = 2 pico steps, Execution = 3 picc steps.

Instruction address (IAR) is incremented by 1.

STBA = Sense, AND with mask into Accu, Branch if ALU zero.

		<u> </u>	<u>AR 0 and Bu</u>	<u>s_In_O</u>			
		 1_=_B V V	<u>AR_1_and_Bu</u>	<u>s_In_1</u>			
	D E	x]x]	Reg.	Mask	1 D:	isplacement	
P , O 	3 4 Byte O	7 P,8 11 12 Byte 1		Byte 2	23 P,24 	3 Byte 3	11

This instruction provides the means to address an external facility (outside SVP), to fetch the contents of this facility, and to logically AND

I-Fetch = 2 pico steps, Execution = 9 pico steps if the branch does not take place, 11 pico steps if the branch takes place. Instruction address (IAR) is incremented by 4 if the branch does not take place. STBX = Sense, exclusively OR with mask into Accu, Branch if ALU zero. nd Bus In O d Bus In 1 Mask | Displacement | 231P.24 311 , 16 Byte 2 1 Byte 3 1 This instruction provides the means to address an external facility (outside SVP), to fetch the contents of this facility, and to exclusively OR (compare) this data with a mask in order to derive a branch decision in case of a match. Instruction bits 12 through 15 specify an LS-Register, the contents of which are placed into either one of the two Bus-Address-Registers, whichever is specified by instruction bits 8 and 9. The address placed onto the Bus causes the corresponding facility to set its data onto the inbound side of the SVP data ring bus. The data appears in the External In Reg. 0 or 1. From there it is exclusively ORed with the mask (instruction byte 2) and the result is placed into the accumulator. If the result is zero, the displacement (instruction byte 3) is placed into the low order byte of the current IAR, allowing a branch within a 256-byte block. I-Fetch = 2 pico steps, Execution = 9 pico steps if the branch does not take place, 11 pico steps if the branch takes place.

this data with a mask in order to derive a branch decision in case of a zero result. Instruction bits 12 through 15 specify an LS-Register, the contents of whichever is specified by instruction bits 8 and 9. the low order byte of the current IAR, allowing a branch within a 256-byte block.

which are placed into either <u>one</u> of the two Bus-Address-Registers, The address placed onto the Bus causes the corresponding facility to set its data onto the inbound side of the SVP data ring bus. The data appears in the External In Reg. 0 or 1. From there it is logically ANDed with the mask (instruction byte 2) and the result is placed into the accumulator. If the result is zero, the displacement (instruction byte 3) is placed into

					_		1_	=	BAF	<u>0</u>	<u>an</u>
					 V	 I V	1_	.=.	BAF	<u>1</u>	an
	D	1	D	1] x] 1	c]	 Re	eg.	
P , O		3 4 /te C)	 7 1 	8,8		1 Byt		12 1	1	5 P

Instruction address (IAR) is incremented by 4 if the branch does not take place.

50

STOP = Halt Service Processor

The SVP stops after the fourth cycle (last execute cycle). After that the SVP can be started only via the IMPL key. The Stop instruction is used for diagnostic purposes.

I-Fetch = 2 pico steps, Execution = 2 pico steps.

<u>STR = Store one byte from Accu into LS-register</u>

1 1	A	1	Reg.	ł
F, O		3 4		71
	Вy	te	0	1

The contents of the accumulator are stored into any LS-register. The LSregister is defined by instruction bits 4 through 7. The contents of LSZR define the LS-zone.

I-Fetch = 2 pico steps, Execution = 1 picc step.

Instruction address (IAR) is incremented by 1.

STROB = Sense from Bus 0 and/or 1 into Accu, or activate 'CTRL Strobe Eus 0 and/or 1'

	8	1	Spe	c.
P,0		3 ¹ te		7

This instruction provides the means to send out data previously set into cne or both Bus Data Registers or to admit data from one or both Bus Input Registers into the accumulator, depending on the specification bits 4 through 7 of the instruction (see cases below). For both types of operation the appropriate Bus Address Reg. must have been loaded prior to the STROE

3125 MLM, Microinstructions

operation. For the send operation (control) the loading of the Eus Data Register(s) is an additional prerequisite. The STROB operation then controls: • for sense (instruction bit 7 = off): The gating of data from the 'External In Bus(es) into the accumulator. for control (instruction bit 7 = on): The generation of 'CTRL Strobe • Bus 0/1' which control the gating trom the Bus out to the external or internal unit. When data is sensed from both buses simultaneously, the two bytes are ORed by the ALU and the result is placed into the acumulator. The bus and the action (sense or control) are specified by instruction bits 4,5 and 7 as follows (bit 6 has no affect): Bit 4...7 in hex. 4 or 6 = Sense 'External In Bus 1' into Accu 5 or 7 = Activate 'CTRL Strobe Bus 1' 8 or A = Sense 'External In Bus 0' into Accu 9 or E = Activate 'CTRL Strobe Bus 0' C or E = Sense 'External In Bus 0 and 1' (ORed) into Accu D or F = Activate 'CTRL Strobe Bus 0 and 1' I-Fetch = 2 pico steps, Execution = 1 pico step. Instruction address (IAR) is incremented by 1.

XOR = Exclusively OR LS-Req. with Accu into Accu

I	1	2	1	Reg.	I
11	Ρ,Ο		3 4		7
		E y	te	U	

The contents of a local storage register addressed by instruction bits 4...7 are exclusively ORed with the contents of the Accu. The result is stored into the Accu. The LS-Zone is selected depending on the contents of LSZR. The 'Carry-Fl' is reset before and cannot be set by this operation. The 'ALU zero F1' is set or reset depending on the result.

```
I-Fetch = 2 pico steps,
Execution = 1 pico step.
Instruction address (IAR) is incremented by 1.
```

XORI = Exclusively OR Accu with Immediate data byte into Accu

1 1	D	1	2	1	Immed.	data	1
1P,0		314		719,8	}		151
1	B	yte ()	1	Byte	e 1	1

The contents of the Accu are exclusively ORed with the Immediate data byte (instruction byte 1). The result is stored into the Accu. The 'Carry Fl' is reset before and cannot be set by this operation. The 'ALU zero Fl' is set or reset depending on the result.

I-Fetch = 2 pico steps, Execution = 4 picc steps.

Instruction address (IAR) is incremented by 2.

52

3125 Processing Unit Microinstructions

Order No. SY33-1058-1

Your views about this publication may help improve its usefulness; this form will be sent to the author's department for appropriate action. Using this form to request system assistance or additional publications will delay response, however. For more direct handling of such requests, please contact your IBM representative or the IBM Branch Office serving your locality.

Possible topics for comment are:

Clarity Accuracy Completeness Organization Index Figures Examples Legibility

READER'S COMMENT FORM

۲<u>۲</u>

or Fold Along

3125 Processing Unit Microinstructions

Order No. SY33-1058-1

Your views about this publication may help improve its usefulness; this form will be sent to the author's department for appropriate action. Using this form to request system assistance or additional publications will delay response, however. For more direct handling of such requests, please contact your IBM representative or the IBM Branch Office serving your locality.

Possible topics for comment are:

Clarity Accuracy Completeness Organization Index Figures Examples Legibility

What is your occupation? ______ Number of latest Technical Newsletter (if any) concerning this publication: ______ Please indicate in the space below if you wish a reply.

Thank you for your cooperation. No postage stamp necessary if mailed in the U.S.A. (Elsewhere, an IBM office or representative will be happy to forward your comments.)

What is your occupation? ______ Number of latest Technical Newsletter (if any) concerning this publication: ______ Please indicate in the space below if you wish a reply.

Thank you for your cooperation. No postage stamp necessary if mailed in the U.S.A. (Elsewhere, an IBM office or representative will be happy to forward your comments.)

READER'S COMMENT FORM

SY 33-	1058-1	
--------	--------	--

Your comments, please . . .

Fold

This manual is part of a library that serves as a reference source for customer engineers. Your comments on the other side of this form will be carefully reviewed by the persons responsible for writing and publishing this material. All comments and suggestions become the property of IBM. SY33-1058-1

ō

Fold

Your comments, please . . .

Fold

This manual is part of a library that serves as a reference source for customer engineers. Your comments on the other side of this form will be carefully reviewed by the persons responsible for writing and publishing this material. All comments and suggestions become the property of IBM.

First Class Permit 40 Armonk New York

Fold

Business Reply Mail No postage stamp necessary if mailed in the U.S.A.

Postage will be paid by:

International Business Machines Corporation Department 813B 1133 Westchester Avenue White Plains, New York 10604

Fold

Fold

IBW

International Business Machines Corporation Data Processing Division 1133 Westchester Avenue, White Plains, New York 10604 (U.S.A. only)

IBM World Trade Corporation 821 United Nations Plaza, New York, New York 10017 (International) IBM

Fold

International Business Machines Corporation Data Processing Division 1133 Westchester Avenue, White Plains, New York 10604 (U.S.A. only)

IBM World Trade Corporation 821 United Nations Plaza, New York, New York 10017 (International)



Fold


Business Reply Mail

No postage stamp necessary if mailed in the U.S.A.

Postage will be paid by:

International Business Machines Corporation Department 813B 1133 Westchester Avenue White Plains, New York 10604

Fold



•



International Business Machines Corporation Data Processing Division 1133 Westchester Avenue, White Plains, New York 10604 (U.S.A. only)

IBM World Trade Corporation 821 United Nations Plaza, New York, New York 10017 (International)