

Maintenance Library

SY33-1063-1

Second Edition (November, 1973)

This manual is a major revision of, and makes obsolete SY33-1063-0. The information in the manual has been completely revised, and the manual must be read in its entirety. Changes are continually made to the information; any such changes will be reported in subsequent revisions or Technical Newsletters.

Requests for copies of IBM publications should be made to your IBM representative or to the IBM branch office serving your locality.

Forms for readers' comments are provided at the back of the manual. If the forms have been removed, comments may be addressed to IBM Laboratories, Product Publications, Dept. 3179, 703 Boeblingen/Wuertt, P.O. Box 210, Germany. Comments become the property of IBM.

© Copyright International Business Machines Corporation 1973.



Preface

This manual describes the theory of operation of the input/output processor (IOP) and provides maintenance information for the IOP. Readers of the manual should have a basic understanding of IBM system concepts. The manual supplements the System/370 Model 125 CE course and serves also as a recall aid; it is not intended for self-education.

The manual is divided into seven chapters.

Chapter 1 contains general information, and an overall data flow of the IBM System/370 Model 125.

Chapter 2 contains operational principles, and IOP-MSC communication.

Chapter 3 contains operational details, and IOP-SVP communication.

Chapter 4 contains a description of the functional units.

Chapter 5 contains error conditions and their handling.

Chapter 6 contains maintenance information.

Chapter 7 contains reference information.

An appendix contains particular IOP '8' microprogram information.

Common abbreviations for the system and an explanation of the symbols used are given in *IBM 3125 Processing Unit, General System Information,* Maintenance Library Manual, Order No. SY33-1059.

IBM is grateful to the American National Standards Institute (ANSI) for permission to reprint its definitions from the American National Standard Vocabulary for Information Processing (Copyright © 1970 by American National Standards Institute, Incorporated), which was prepared by Subcommittee X3.5 on Terminology and Glossary of American National Standard Committee X3.

Prerequisite Reading

Maintenance Library Manuals

IBM 3125 Processing Unit, Microinstructions, Order No. SY33-1058. IBM 3125 Processing Unit, General System Information, Order No. SY33-1059. IBM 3125 Processing Unit, Main Storage Controller, Order No. SY33-1061. IBM 3125 Processing Unit, Instruction Processing Unit, Order No. SY33-1062. *IBM 3125 Processing Unit, Service Processor Subsystem,* Order No. SY33-1065. Section 1: Service Processor (SVP). Section 2: Console Disk File.

Section 3: Display Unit and Keyboard.

Associated Publications

System Library Manuals

IBM System/360 Principles of Operation, Order No. GA22-6821. IBM System/370 Principles of Operation, Order No. GA22-7000.

Maintenance Library Manuals

IBM 3125 Processing Unit, Power Supplies, Order No. SY33-1060.
IBM 3125 Processing Unit, Magnetic Tape Adapter, Order No. SY33-1064.
IBM 3125 Processing Unit, Main Storage, Order No. SY33-1066.
IBM 3125 Processing Unit, Multiplexer Channel, Order No. SY33-1067.
IBM 3125 Processing Unit, 2560 Attachment, Front End, Order No. SY33-1068.
IBM 3125 Processing Unit, 3525 Attachment, Front End, Order No. SY33-1070.
IBM 3125 Processing Unit, 3504 Attachment, Front End, Order No. SY33-1071.
IBM 3125 Processing Unit, 1403 Attachment, Front End, Order No. SY33-1072.
IBM 3125 Processing Unit, 3330 Direct Disk Attachment, Order No. SY33-1073.
IBM 3125 Processing Unit, Integrated Console Printer Attachment, Order No. SY33-1074.

IBM 3125 Processing Unit, Integrated Communications Adapter, Part B/M 1876075.

IBM 3125 Processing Unit, Installation Instructions, Part 4014001.

IBM 3125 Central Test Manual, contains pages appropriate to the individual 3125 Processing Unit.

IBM 3125 Processing Unit, Parts Catalog, Order No. S135-1000.

Preface III

Contents

	Chapter 1. Introduction	1-010
	Data and Control Flow	1-010
	General Information	
	System Internal Buses	1-020
	Channel Concept	
	Principle of Operation	
	Initiation of an I/O Instruction Data Transfer	
	Interrupt Request	
	Physical Locations (seen from card side)	1-030
	IOP Board Locations	
	IOP Card Locations	
	Signal Interface Chart	
	-	
	Chapter 2. Principle of Operations	2-010
	General Data Flow	
	Instructions and Formats	
		2.015
	Control Word Formats	
	Principle of IOP Operation	
	Data Transfer for IOPs '8', '9', 'B'	2-020
	Data Transfer IOP 'A' . .	
2		
	Principle of SIO	
	IOP Write Operations .	
	Data Transfer IOPs *'8', '9', 'B' Write Operation	
	Data Transfer IOP' 8' Write Operation (to those I/O devices that	2-030
	have a data buffer in IOP control storage)	2 025
	IOP Read Operation	
		2-040
	Data Transfer IOP '8' Read Operation (from those I/O devices	0.045
	that have a data buffer in IOP control storage)	
	IOP Write Operation	
	Data Transfer IOP 'A' Write Operation	
	IOP Read Operation	
	Data Transfer IOP 'A' Read Operation	
	Interaction Between IOP and MSC	
	Timing	2-060
	External Register Assignment and Layout – MSC Data	
	and Control Cards	2-070
	IOP and MSC Operations	2-100
	Local Storage Operations	2-100
	Main Storage Operations	2-110
	Chain Control Lines	2-120
	Octopus Control Lines	2-130
	Supplementary Information	2-150
	MSC – LS Common Register Layout	2-150
	MSC – LS Common Register Contents	2-150
	I/O Condition Codes	2-155
	Interrupts	2-155

IOP Microprogram2-180Task and Operation of IOPs2-180	
IPU/IOP Communication	
Indirect Data Addressing	
Chaining	
'IOP Busy' Line	
Chapter 3. Operational Details	
Microinstructions	
Visual Index of Groups	
Groups 1 and 2	
Groups 3 and 4	
Decoding of Microinstructions 3-030	
'Suffix U' Microinstructions	
Access Cycle for all instructions	
Access and Process Cycle	
BNZ, BCY, BCN, BZ, BNC, BZN Process Cycle	
BNZR, BCYR, BCNR, BZR, BNCR, BZNR Process Cycle	
BNZR, BCYR, BCNR, BZR, BNCR, BZNR Process Cycle	
TB Process Cycle 3-120 TB 200 3-125	
Store (SDEC, SINC), Load (LDEC, LINC)	
Store Load Process Cycles	
Store (single byte, with both registers in DLS)	
Store (single byte with external data register and displacement in DLS) 3-225	
Store (single byte with data register in DLS and displacement in	
external register)	
Load (single byte with both registers in DLS)	
Load (single byte with data register external and displacement in DLS) 3-240	
Load (single byte with data register in DLS and displacement in	
external register)	
Load, Store (multiple byte) Operations	
SABI and SADI Process Cycle	
SABR and SADR Process Cycle (DLS register to ALS)	
SABR and SADR Process Cycle (external register to ALS)	
SZI Process Cycle	
SZR Process Cycle (DLS register to ZLS)	
SZR Process Cycle (external register to ZLS)	
SLKI Process Cycle	
SLKR Process Cycle (DLS register to X-register)	
SLKR Process Cycle (external register to X-register)	
LLKR Process Cycle (X-register to DLS)	
LLKR Process Cycle (X-register to external register)	
LBI to DLS Register Process Cycle	
LBI to External Register Process Cycle	
MV, MVX Process Cycle (both registers in DLS)	
MV, MVX Process Cycle (external register to DLS register), (DLS	
register to external register), (external register to external register) . 3-380	
ADDI, ANDI, EORI, ORI, TADDI, TANDI, TEORI, TORI Process	
Cycles	

ADDI ANDI EORI ORI TADDI TANDI TEORI TORI Brasses	
ADDI, ANDI, EORI, ORI, TADDI, TANDI, TEORI, TORI Process	2 415
Cycles	3-415
Cycles (both registers in DLS)	3-420
	3-420
ADD, AND, EOR, OR, TADD, TAND, TEOR, TOR, Process	
Cycles ('To' register in DLS, 'From' register external)	3-425
ADD, AND, EOR, OR, TADD, TAND, TEOR, TOR, Process	
Cycles ('To' register is external, 'From' register in DLS)	
Microprogram Control	
Cycle Timing and Arrangement	
Cycle Timing	
Execution of IOP Microprograms	3-510
Versions of Time Slicing	
IOP, SVP Communication	
SENS, CTRL Operations	
SVP SENS Operation	
SVP CTRL Operation	
SVP SENS Table	
SVP CTRL Table	3-940
Chapter 4. Functional Units	
IOP Data Flow (System Linkage)	
Data Flow	
Link to System	
General	4-050
IMPL (Initial Microprogram Load)	
Link to SVP	
SVP Link Card	
Link to IPU/MSC	
MSC Common Card	
Generation of 'Parity of MSC Ctrl Lines'	
MSC Data and Control	
Link to Front Ends (common external card)	4-070
External Registers	
Typical External Register Addressing and Arrangement for	
Model 125	4-080
ALS/CSAR	4-090
ALS (Address Local Storage)	4-090
CSAR (Control Storage Address Register)	4-090
Data and Control Flow, and Timing	4-092
External Register Arrangement and Addressing Scheme	4-096
Control Storage	4-100
Treatment of Invalid Addresses	4-100
Op-Register	4-110
Op-Register Contents	4-110
Invert Switch	4-110
CRY Switch	
Op-Decode and Run Control	

Basic Timing												4-125 4-125
												4-125
IOP Basic Timing									:			4-125
Miscellaneous IOP Signals					•				•			4-120
DLS/ZLS									•			4-130
Zone Local Storage (DLS)												4-130
Data and Control Flow, and Timing												4-135
Arithmetic and Logic Unit (ALU) .												4-140
ALU Operation – Examples												4-140
Specific ALU Signals												
Data and Control Flow, and Timing												4-145
	• •	•	•	•	•	•	•	•	•	•	•	
Chapter 5. Error Conditions	• •					•			•	•		5-000
Reference to Central Test Manual (CTM	N) :											5-000
Unusual or Exceptional Conditions .												5-010
Error Handling											• ·	5-020
												5-020
SVP			•			•						5-020
									•			5-020
IOP Error Circuits												5-050
MSC Data and Control												5-050
Common External												5-050
Op-Register												5-050
												5-055
ALU												5-055
ALS/CSAR												5-055
DLS/ZLS												5-055
LCL Layout and Sequence Codes .												5-080
LCL (or ECSW) Layout												5-080
Sequence Code									•			5-080
Chapter 6. Maintenance Information			•	•	•	•	•	•	•	•	•	6-000
Reference to Central Test Manual (CTM	•			•		•	•	•	•	•	•	6-000
Maintenance Concept							•	•	•	•	•	6-010
Diagnostic Techniques						•	•	•	•	•	•	6-010
Manual Operations	•		•	•	•	•	•	•	•	•	•	6-010
Scope Sense	•		•	•	•	•	•	•	•	•	•	6-010
Matrix	•	•••	•	•	•	•	•	•	•	•	•	6-010
												7 010
Chapter 7. Reference Information .	•	•••	•	•	•	•	•	•	•	•	•	7-010
Abbreviations and Glossary	•	• •	•	•	•	•	•	•	•	•	•	7-010
Appendix A. Information Particular to	o IC)P '8'	· .									A-500
Common IOP Channel Program Link to				SI	VP	an	Ы					
Attachment Programs	5 11	5, 10		, 0	* 1 /	, ui						A-500
-	•	•••	•	•	•	•	•	•	•	•	:	
	-	•••	•	•	•	•	•	•	•	•	•	A-510
Internal Register Assignments – Comn		 Cha	• nne	P	roa	• ran	n ()	DI:	S)	•	•	A-590
milemai negister Assignments – Comm		ona			. 09				-1	•	·	
Index					•	•				•	•	X-001

2 Principles of Operation 1 Introduction

3 Operational Details

4 Functional Units











Contents (continued)



V

Safety

Personal Safety

Personal safety cannot be over-emphasized; it is a vital part of customer engineering. To ensure your safety and that of co-workers, always observe the safety precautions given during your safety training and adhere to the following:

General Safety Practices

Observe the general safety practices and the procedure for performing artificial respiration that are outlined in CE Safety Practices card, order no. S229-1264 (shown here).

Grounding

Ground current may reach dangerous levels. Never operate the system with the grounding conductor removed.

Line-Powered Equipment

Ground all line-powered test equipment through the third-wire grounding conductor in the power cord of the machine being tested.

Machine Warning Labels

Heed the warning labels placed in hazardous areas of the machines.

CE SAFETY PRACTICES

All Customer Engineers are expected to take every safety precaution possible and observe the following safety practices while maintaining IBM equipment:

- 1. You should not work alone under hazardous conditions or around equipment with dangerous voltage. Always advise your manager if you MUST work alone.
- 2. Remove all power AC and DC when removing or assembling major components, working in immediate area of power supplies, performing mechanical inspection of power supplies and installing changes in machine circuitry.
- 3. Wall box power switch when turned off should be locked or tagged in off position. "Do not Operate" tags, form 229-1266, affixed when applicable. Pull power supply cord whenever possible.
- 4. When it is absolutely necessary to work on equipment having exposed operating mechanical parts or exposed live electrical circuitry anywhere in the machine, the following precautions must be followed:
- a. Another person familiar with power off controls must be in immediate vicinity.
- b. Rings, wrist watches, chains, bracelets, metal cuff links, shall not be worn.
- c. Only insulated pliers and screwdrivers shall be used.
- d. Keep one hand in pocket.
- e. When using test instruments be certain controls are set correctly and proper capacity, insulated probes are used.
- f. Avoid contacting ground potential (metal floor strips, machine frames, etc. - use suitable rubber mats purchased locally if necessary).
- 5. Safety Glasses must be worn when: a. Using a hammer to drive pins, riveting, staking, etc.
- b. Power hand drilling, reaming, grinding, etc.
- c. Using spring hooks, attaching springs.
- d. Soldering, wire cutting, removing steel bands.
- e. Parts cleaning, using solvents, sprays, cleaners, chemicals,
- f. All other conditions that may be hazardous to your eyes. REMEMBER, THEY ARE YOUR EYES.
- 6. Special safety instructions such as handling Cathode Ray Tubes and extreme high voltages, must be followed as outlined in CEM's and Safety Section of the Maintenance Manuals.
- 7. Do not use solvents, chemicals, greases or oils that have not been approved by IBM.
- 8. Avoid using tools or test equipment that have not been approved by IBM.
- 9. Replace worn or broken tools and test equipment.
- 10. The maximum load to be lifted is that which in the opinion of you and management does not jeopardize your own health or well-being or that of other employees
- 11. All safety devices such as guards, shields, signs, ground wires, etc. shall be restored after maintenance.

KNOWING SAFETY RULES IS NOT ENOUGH AN UNSAFE ACT WILL INEVITABLY LEAD TO AN ACCIDENT USE GOOD JUDGMENT - ELIMINATE UNSAFE ACTS

11/71 S229-1264-2

- 12. Each Customer Engineer is responsible to be certain that no action on his part renders product unsafe or exposes hazards to customer personnel.
- 13. Place removed machine covers in a safe out-of-the-way place where no one can trip over them.
- 14. All machine covers must be in place before machine is returned to customer.
- 15. Always place CE tool kit away from walk areas where no one can trip over it (i.e., under desk or table).
- 16. Avoid touching mechanical moving parts (i.e., when lubricating, checking for play, etc.).
- 17. When using stroboscope do not touch ANYTHING it may be moving. 18. Avoid wearing loose clothing that may be caught in machin-
- ery. Shirt sleeves must be left buttoned or rolled above the elbow.
- 19. Ties must be tucked in shirt or have a tie clasp (preferably nonconductive) approximately 3 inches from end. Tie chains are not recommended.
- 20. Before starting equipment, make certain fellow CE's and customer personnel are not in a hazardous position.
- 21. Maintain good housekeeping in area of machines while performing and after completing maintenance.

Artificial Respiration GENERAL CONSIDERATIONS

- 1. Start Immediately, Seconds Count Do not move victim unless absolutely necessary to remove from danger. Do not wait or look for help or stop to loosen clothing, warm the victim or apply stimu-
- lants. 2. Check Mouth for Obstructions Remove foreign objects — Pull tongue forward.
- 3. Loosen Clothing Keep Warm Take care of these items after victim is breathing by himself or when help is available. 4. Remain in Position


5. Call a Doctor

6. Don't Give Up

is certainly dead.

aid.

- After victim revives, be ready to resume respiration if necessary.
- Have someone summon medical breathes for himself.




Continue without interruption until victim is breathing without help o Reprint Courtesy Mine Safety Appliances Co. Thumb and finger position


VI

MSC Data Bus

Chapter 1. Introduction System Data and Control Flow



Sel IOP 'A' from MSC Sel IOP '8' from MSC



1-010

MSC Data Bus


General Information

The input/output processor (IOP) is that part of the IBM System/370 Model 125 that controls one or more I/O devices.

After an IOP is selected and successfully started by the instruction processing unit (IPU), the IOP executes the different I/O instructions under control of its own micro-program and the IOP releases the IPU for further processing.

After the execution of an I/O instruction is completed, the IOP requests an interrupt.

The number of IOPs in a system varies according to the system configuration.



3125 MLM. Input/Output Processor [17532]



System Interval Buses

The interconnections between the subprocessors and adapters of the IBM System/370 Model 125 are made by an internal bus system.

This internal bus system consists of the following:

- 18-bit wide MSC data bus (2 bytes) + 2P
- 18-bit wide SVP address and data bus 0. This SVP address and data bus in turn consists of
 - 9 bit wide 'address' portion
 - 8 bit wide 'data' portion
 - 1 line named 'control strobe'.
- 16-bit wide bus, containing chain control lines (CCL)
- 12-bit wide bus, containing octopus control lines (OCL). This is the number of lines used by *one* IOP, and there are also lines existing, that are common for two IOPs.
- SVP address and data bus 1 interconnect SVP and SVP console units.

All buses except the OCLs are connected from one subprocessor or adapter to the next one throughout the whole system.

OCLs are to be considered as individual control lines interconnecting IOPs and MSC/IPU directly.

Connections between IOPs and front ends are accomplished via common external cards.

For detailed description of CCLs and OCLs refer to Pages 2-120 and 2-130.

General Description of IOPs 1-020

Channel Concept


I/O devices can be attached to the IBM System/370 Model 125 via native attachments or channels.

To the operating system all I/O devices appear as channel attached. This means the I/O devices are started by a start input/output (SIO) instruction.

This I/O instruction contains channel and device address. The actual operation, that is to be performed by the I/O device "is defined in the Channel Command Word (CCW); refer to Page 2-015" Instructions and Formats.

Before the actual operation is started, an initial status is presented. This initial status indicates, whether or not an I/O device is ready to execute commands.

After the actual operation is completed, an ending status is presented. This ending status indicates whether or not the command or commands were executed successfully. Refer to Pages: 2-020, 2-026.



Channel Concept 1-022

Display Unit

Console Disk File

Keyboard

Console Printer

Line Printer

Card I/O

Card I/O

Multiplexer Channel

(with up to 32 subchannels)


Integrated Communication Adapter

Direct Disk Attachment

Magnetic Tape Adapter

Principle of Operation Initiation of an I/O Instruction Data Transfer

The principle of operation shows the communication between IPU, MSC, and IOP.



3125 MLM. Input/Output Processor [17534]



Initiation of an I/O instruction

Data Transfer

"To" or "from" that storage location, which is specified by the previously loaded address into assigned MSC-LS area.

Principle of Operation 1-025

Principle of Operation (continued) Interrupt Request IPU IOP MSC After transfer of last data byte is completed, IOP requests an interrupt Activation of 'Interrupt Request' line If the interrupt request is accepted (not masked off or none waiting with higher priority). 'Select IOP from IPU' is activated The active 'select' line signals that the interrupt request is accepted As a result, the IOP loads device address into Device address in MSC-LS common register MSC-LS common register The active 'response' line signals, that the device Activation of 'Response to IPU' address (also called interruption code) is stored. IPU now fetches MSC-LS common register contents MSC-LS common register contents to IPU Inactivation of 'Select IOP from IPU' The inactive 'select' line signals that IPU has fetched MSC-LS common register contents The IOP now loads CSW address into MSC-LS and CSW address in assigned MSC-LS area stores CSW into MSC-MS CSW in MSC-MS After CSW is stored, E-bit in MSC-LS common register is reset E-bit in MSC-LS common register is reset Inactivation of 'Response to IPU' The inactive 'response' line signals, that CSW is stored The IPU is now released for further processing and continues with the next instruction MSC-LS common register contents to IPU Fetch and analyze contents of MSC-LS common register and CSW, then decide further processing CSW to IPU accordingly

Principle of Operation (continued)

1-026


For more information about E Bit see page 2-150

Physical Locations (seen from card side)

IOP Board Locations

IOP Card Locations


IOP '9' or 'A'



.

٠


Gate 01B



IOP '9' controls the multiplexer channel

Gate 01A

IOP '8' controls card I/Os and printer IOP 'A' controls the direct disk attachment




(view from card side)


IOP '8' controlling Card I/Os and Printer IOP '9' controlling Multiplexer Channel IOP 'A' controlling Direct Disk Attachment IOP 'B' controlling Integrated Communications Adapter

3125 MLM. Input/Output Processor [11178A]









For physical locations of these cards, refer to the appropriate Front End documentation

Physical Locations 1-030


Signal Interface Chart


This page shows interconnections to/from IOPs, grouped together according to their functions.

				and the second)			1		
- 01/D	See Page	SVP Data Bus 0	SVP Link	SVP Data Bus 0	See Page	To SVP	From MSC	See Page	MSC Data Bus Right]
rom SVP	4-055	SVP Control Strobe	OVI LINK	SVP Control Strobe	4-055	10001		4-068	、 	This block repre- the two cards the
			This block represents	Byte Left Select >						are of the same
	Octopus	 <u>Control Data Link IOP</u> MSC Check Bit 1 	one IOP consisting of:	Main Store Select]					for all front en
	Ctrl Lines	MSC Check Bit 2	SVP Link, MSC	Register 1 Select						For that reason
rom MSC IPU	See Page	Select IOP from MSC	Common cards, and	Requ IOP to MSC	Octopus					two cards are c
	2-130	Select IOP from IPU	the IOP Nucleus	Use Area 2 Select IOP	Ctrl Lines	To MSC IPU				sidered as part
	- · · · · l	<		Use Common Reg Sel						only document
				Interrupt Request IOP						once together v
					J .				External In Bus 1	the IOP. These
	ſ	 Halt I/O or Device 		Halt I/O or Device	ו			1		cards are:
		Lamp Test		Lamp Test					External In Bus 2	MSC Data and
		Metering Out		Metering Out			From Front	See Page	External In Bus 3	trol, Common
		System Reset Page Boundary		System Reset Page Boundary	1		End	4-075		External cards
		Page Boundary Power on Reset		Page Boundary Power on Reset					External In Bus 4	
	Chain	Clock Out		Clock Out					·	
	Ctrl Lines	Parity of MSC Ctrl Lines		Parity of MSC Ctrl Lines	Chain					
rom MSC IPU	See Page	Metering In		Metering In	Ctrl Lines	To MSC IPU				
	2-120	Increment		Increment		· •				
		Decrement		Decrement						
		Data from MSC		Data from MSC	1					
		Halfword IOP Busy		Halfword IOP Busy						
		IOP busy IOP not operational		IOP not operational						
		Response to IPU		Response to IPU						
				-	J	External Gate (unu	(box)			
		(Forced) DA Bits 0 to 3				External Select				-
		(IOP Addr)				External Address a	nd Zone Bit P		· · · · · · · · · · · · · · · · · · ·	-
			, 			External Write Puls			· · ·]
						Prevent I/O IOP			· · · · · · · · · · · · · · · · · · ·]
						System Reset IOP			· · · · · · · · · · · · · · · · · · ·	
						Alternate Sense St		•• • •		4
		TRAP Bits A, B, C, D				ALU Carry to Bit 2 Sense Strobe	2010			-4
		MSC Tag Pty Corr		· · · · · · · · · · · · · · · · · · ·		Metering Out IOP				4
		Carry from External				Clock Out IOP				-1
From Front End	See Page <	Requito MSC from Front End,		· · · · · · · · · · · · · · · · · · ·		Lamp Test IOP				1
	4-075	IOP Use Area 2			and the second se	MSC Data Good IC	OP		······································]
		Suppress Interface IOP				Power on Reset IO				
		ς				LT MSC Check Bit		· · · · · · ·		4
						LT MSC Check Bit				
						Page Boundary IO		· · · · ·	· · · · · · · · · · · · · · · · · · ·	-
						Halt I/O or Device Select IOP from IP			······	-
		Reset Accum Data Check				Select IOP from M				-1
		Request to MSC (IOP)		······································		Request IOP to MS				1
		Ext Addr Check	4			IOP D-Reg Bits 0 t				-
	×	Ext Test Bit	1			External Zone Bits	and the second	<u>#</u>	and the second	
		Ext In Bus Bits 0 to 7, P			1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1	an a		- stadis	a state and an and an	-
		MSC Tag Bits 1 to 7, P		a esta a contra a contra a contra a		External Address E	Bits 0 to 4			
		IPU Tag Bits 1, 2, 4, 7				C-Bus Bits 5, 6, 7		n Sharan a		




1-040





To Front End

See Page 4-075



Chapter 2. Principle of Operations

General Data Flow

This general IOP data flow shows all the components of the Input/ Output Processor (IOP).

Part of this general data flow is also used in Chapter 3 for the explanation of the IOP microinstructions.

A more detailed data flow is provided on pages: 4-010, 4-020. Because two sets of ALDs are provided (one for IOPs '8' and 'B', letters EA) (another for IOPs''9' and 'A', letters EB) and a number of ALD pages are used to document one card (designated by three digits) references to ALDs are made in the following way:

> - These three characters define the group of ALD pages for one card. The asterisk here stands for the figures 0 to 9, which means that ten ALD pages may exist for this card and the reference points to one of these ALD pages.

-The letter E defines IOP ALDs. The asterisk here stands for either A or B. These letters A or B designate a set of ALDs that is valid for two IOPs (see above).

ALS - ADDRESS LACOL STOR. (32 X18)

NLS-B 'DIACK ADDA ORINDA WORD

ALL-D Displacement in V

ALSAR DOORES Reg for ALS.

CSAR DOORES Reg. of CONTROL STORAGE (B-block, D-Dighter)

DAR DATA NODRES REGISION - IN ALS

OLS DATA LOCAL STOFAGE DISAR NOOR. Rey. for DLS

EXTAR REG. BE EXTERNEL RODRED !

MIRE TRAIN INST. ROOR Rag. IN ALS


SIRR SORTHE INST, BOOR Rey. INALS

TSR TIME SLICE Ray. (245 AND ALS)

2LS ZONE boar STORRY-

ZLSAR ROER By. for ZLS

ZONE GROUP(4,8,16) OF ULS ON EXTERIOR PROJECTION



-

.

General Data Flow 2-010

Instructions and Formats I/O Instructions


There are seven I/O instructions:

SIO - Start I/O

- HIO Halt I/O
- HDV Halt Device
- TIO Test I/O
- TCH Test Channel
- STIDC Store Channel Identifier

SIOF - Start I/O Fast Release

Format





All I/O instructions use this format. The displacement is added to the contents of a specified register; the result represents a main storage location that contains the channel and device addresses.

0	16	24 31
(Not used)	Channel Address	Device Address

After successful generation of the channel and device addresses, the CAW is fetched.

'SIO' Instruction

The 'SIO' instruction initiates an I/O operation. The address part of the instruction specifies the channel and the device.

'Halt' Instructions

Any 'Halt' instruction terminates an operation that was started by an 'SIO' instruction. The termination is performed in the electronic circuits, while the mechanical operation of the device runs to its normal end.

'HIO' Instruction

There are two instances where the 'HIO' instruction is used (assume that devices A and B are connected to a channel):

- (a) If both devices are working in multiplex mode the addressed device is stopped without affecting the other device.
- (b) If device A is not working and device B is working in burst mode, an 'HIO' instruction to device A would stop the burst operation of device B.

'HDV' Instruction

This instruction stops the addressed device. While one device is operating in burst mode, an 'HDV' instruction to another device is not performed until the burst operation is complete.

'TIO' Instruction

A 'TIO' instruction sets a condition code into the 'PSW' to indicate the status of the addressed channel, subchannel, and device. A 'CSW' may be stored.

This instruction may also be used to clear interrupts.

'TCH' Instruction

A 'TCH' instruction sets a condition code into the 'PSW' to indicate the status of the addressed channel.


3125 MLM. Input/Output Processor [11210A]



Control Word Formats

CAW (Channel Address Word)

• The CAW is located in the MSC main storage location 72 decimal (48 hexadecimal).



Write:	Transfer data from MSC to device
Read backward:	Read, but in reverse order
SNS:	Device information to MSC (sense bytes)
CTL:	Set up conditions in addressed control unit and device
TIC (transfer in channel):	Chaining of CCWs that are not located in adjacent
	doubleword main storage locations. TIC does not
	initiate an I/O operation

'STIDC' Instruction

An 'STIDC' instruction sets four bytes of information into main storage starting at location 168 (decimal).

0	4	16	31
Channel Type	Channel Model Number	Maximum IOEL Length (Set to zero)	

This instruction is handled entirely by the IPU and does not require any IOP action.IBM System/370 Model 125 bits 16 to 31 are set to zero.

'SIOF' Instruction

An 'SIOF' instruction in the IBM System/370 Model 125 is treated as a normal 'SIO' instruction.

After the CCW is transferred to the IOP, and the command does not	t
contain the TIC, data transfer starts with the specified data address.	
If the IDA flag is set, the data address specifies an indirect data	
address. This means that the actual data address has to be composed	d
in a specified time before the data transfer can start	

CSW (Channel Status Word)

• The CSW is located in MSC main storage location 64 decimal (40 hexadecimal).

0	4	8		32	40	48	*63
Key	0000	Comm	and Address	Unit or Device Status	Channel Status		Residual Count
							A
		Last CCW address + 8	Bit 32:AttentionBit 33:Status modifierBit 34:Control unit endBit 35:BusyBit 36:Channel endBit 37:Device endBit 38:Unit checkBit 39:Unit exception		contr Bit 41: Incor Bit 42: Progr Bit 43: Prote Bit 44: Chan Bit 45: Chan Bit 46: Inter		Number of bytes that have not been transferred

After the last byte is transferred, the IOP requests an interrupt. If the interrupt is accepted, an interruption code (device address) is set into the PSW and either the status or the complete CSW is stored according to conditions occurring during the I/O operation. If the interrupt is not accepted, the interrupt is stacked. (See 'Interrupts' on Page 2-155.)

32	38	40		8	63					
Flags	is 00 (Not used) Length Count or Byte Cou									
					•					
-		ain dat	•							
Bit 33: C	C (chi	ain con	nmand)							
Bit 34: S	ILI (s	uppres	s incorrect length	indication)						
Bit 35: S	kip (s	uppres	s transfer of zero	bytes)						
Bit 36: P	CI (pr	ogram	controlled interr	upt – allows						
ir	interrupts during chaining)									
			data address)							


Three conditions for normal ending of data transfers may occur:

1. Byte count 0 and I/O count 0.

2. Byte count 0 and I/O count not 0.

3. Byte count not 0 and 1/O count 0.

Instructions and Formats 2-015



• Formats of I/O instruction, CCW, CSW, see Page 2-015. Condition codes see Page 2-155. MSC-LS common register layout see Page 2-150. MSC operations see Pages 2-100, 2-110. Chain control lines see Page 2-120. Octopus control lines see Page 2-130,

Principle of IOP Operation 2-020

Front End

The addressed I/O device presents its initial status

Data Transfer for IOP's '8', '9', 'B'


The flowchart on this page shows communication between MSC and IOPs. The data transfer of an I/O instruction is shown as it is performed by the IOPs '8', '9', 'B'.

IOPs serving I/O devices with relatively low data rates control their data transfers to and from MSC by micro-program.


With an active service request, microprogram passes to data handling routine.


Data Flow for:

- Write operations is shown on Pages 2-030, 2-035, 2-050.
- Read operations is shown on Pages 2-040, 2-045, 2-055.



3125 MLM. Input/Output Processor [17539]





Principle of IOP Operation (continued)

Data Transfer IOP 'A'

The flowchart shows communication between MSC and IOP'A'.

The data transfer of an I/O instruction is shown as it is performed by IOP'A'.

IOPs serving high speed I/O devices, do not have microprogram controlled data transfers, but special circuitry ensures proper communication between I/O devices and MSC.


This circuitry also includes a 4 halfword data buffer to compensate delays until requests to MSC are accepted.

This data buffer is used in both directions: MSC to I/O device (write operation)

• I/O device to MSC (read operation).

Also some of the control lines (octopus and chain control lines) which define the transfer conditions, are generated by special circuitry.

Consequently gating of part of the microprogram generated control lines to MSC (by the active "select" line) has to be prevented. This is done by the line "Suppress Interface IOP". (See page 4-062 and appropriate front end documentation, e.g. IBM 3125 Processina Unit, 3330 Direct Disk Attachment, MLM, SY33-1073



Principle of IOP Operation (continued) 2-024


Front End

Data buffer positions 7, 8 full or data buffer positions 1, 2 empty causes activation of request to MSC line

The active select line inactivates request line and gates the prepared chain and octopus control lines

The inactive select line signals: transfer completed

This sequence is repeated as long as the byte count reads zero. After the last data byte is handled, status is presented which results in an IRPT request




3125 MLM. Input/Output Processor [17541]



Front End

After the last data transfer is completed, ending status is presented

Principle of IOP Operation *(continued)* 2-026



- cepted, the channel is free to perform further operations while the Front End or the control unit continues its operation with
- If this interrupt is accepted, the device is free to perform further

3125 MLM. Input/Output Processor



This page is intentionally left blank

IOP Write Operation

(Data Transfer from MSC to I/O Device)

Data Transfer IOPs '8', '9', 'B' Write Operation

Those I/O devices which do not have a buffer in IOP Control Storage.

The data flow is additional to the flowchart on page 2-022 (data transfer). It shows the data path for a write operation.

A write operation (related to IOPs) means, outbound operation for the MSC under control of chain control lines and octopus control lines. (CCLs and OCLs are not shown here.)

For more details refer to pages:


- 2-100 MSC Local Storage Operations
- 2-110 MSC Main Storage Operations
- 2-120 Description of CCLs
- 2-130 Description of OCLs.

A write operation consists of 5 main steps:

Sets I/O data from the addressed main storage location via the bus out registers onto the MSC data bus.

- 2 Sets the I/O data from the MSC data bus into the byte left and/or byte right registers.
- 3 Transfers contents of the byte left and/or byte right register via the external in bus and common external card into D-register on the IOP ALU card.
- Transfers the contents of the D-register on the IOP 4 ALU card into the external register (located on the external register card) that is addressed by the contents of the external zone register and EXTAR located on the IOP ALS/CSAR card.
- 5 From the external register, I/O data is then transferred to the I/O device.

See also flowchart on pages 2-022, 2-028, 2-060, 2-065.



The MSC

The MSC local storage is subdivided into 3 areas.

Area 1 and Area 2 are to be considered as address registers.

These registers hold data addresses for 1/O operations.

Contents of MSC-LS registers are set into MSAR, and used to address main storage. At the end of the data transfer, this address is modified (either ± 1 or ± 2 depending upon the type of operation). IOPs '8', '9', and 'B' have one MSC-LS address area assigned. IOP 'A' has two MSC-LS address areas assigned.

The common register (Area 3) is to be considered as a communication register for all IOPs within a system and allows communication between IOPs and IPU/MSC.

The MSC main storage holds I/O data in these locations, specified by the contents of MSC-LS.

Key storage holds information necessary for storage protection. Key storage is not accessible by the IOPs.


The storage protect feature allows restriction of access to main storage areas.



External Registe

Address





MSC main storage operation (data path for I/O data)

The dotted line in MSC represents an MSC local storage operation, when data is transferred from MSC-LS to IOPs


Data Transfer IOP '8' Write Operation

To those I/O devices that have a data buffer in IOP control storage


The data flow shows the data path for a write operation to those I/O devices that have a data buffer in the control storage of the controlling IOP.

- Data transfers from MSC to IOP are the same as for an unbuffered I/O device, except:
- Data fetched from MSC is set into the buffer of the addressed device (and not directly gated to the I/O device).
- When all bytes of the record are fetched from MSC and set into this buffer, then the data transfer from the buffer to the I/O device starts.

(See also flowchart on page 2-028).



3125 MLM. Input/Output Processor [17544]



.

MSC main storage operation (data path for I/O data)

2-035

IOP Read Operation (Data Transfer from I/O Device to MSC)

Data Transfer IOPs '8', '9', 'B' **Read Operation**

Those I/O devices that do not have a buffer in IOP control storage.

This data flow is additional to the flowchart on page 2-022 (data transfer) and shows the data path for a read operation. A read operation (related to IOPs) means, inbound operation for the MSC under control of chain control lines and octopus control lines. (CCLs and OCLs are not shown here.)


For more details refer to pages:

- 2-100 MSC Local Storage Operations
- 2-110 MSC Main Storage Operations
- 2-120 Description of CCLs
- 2-130 Description of OCLs.

A read operation consists of 5 main steps:

- I/O data from the I/O device is set into the external 1 register (on the external register card) that is addressed by the contents of the external zone register and EXTAR, located on the IOP ALS/CSAR card.
- Contents of the external register are gated via the 2 external in bus and the common external card into the D-register on the IOP ALU card.
- From the D-register on IOP ALU card I/O data is 3 transferred into either the byte left or byte right register.
- 4 Contents of the byte left and byte right registers are gated via the MSC data bus into the MSC pre-bus in register.
- Contents of the MSC pre-bus in register are set into 5 the addressed main storage location.

See also flowchart on pages 2-022, 2-028, 2-060, 2-068.



IOP Read Operation

2-040

MSC main storage operation (data path for I/O data) The dotted line in MSC represents an MSC local storage

.

operation, when data is transferred from IOPs into MSC-LS (data path for data addresses etc.)


Data Transfer IOP '8' Read Operation

From those I/O devices that have a data buffer in IOP control storage.

The data flow shows the data path for a read operation to those I/O devices that have a data buffer in the control storage of the controlling IOP.

- Data from the I/O device is set into the buffer of the addressed I/O device (and not directly gated to the MSC).
- When all bytes of the record are read and set into this buffer, the data transfer from IOP to MSC starts.
- Data transfers from IOP to MSC are the same as for an unbuffered I/O device.

(See also flowchart on page 2-028).



3125 MLM. Input/Output Processor [17546]



.

MSC main storage operation (data path for I/O data)

2-045

IOP Write Operation Data Transfer IOP 'A' Write Operation

The data flow is additional to the flowchart on page 2-024 and shows the data path for:

- I/O data (solid line), and
- Control information.

A write operation (related to IOPs) means, outbound operation for the MSC under control of chain control lines and octopus control lines. (CCLs and OCLs are not shown here.)

For more details refer to pages:

- 2-100 MSC Local Storage Operations
- 2-110 MSC Main Storage Operations
- 2-120 Description of CCLs
- 2-130 Description of OCLs.


A write operation consists of 4 main steps:

- 1 Sets I/O data from the addressed main storage location via the bus out registers onto the MSC data bus.
- 2 Sets I/O data from the MSC data bus into the transfer data buffer 1st location.

3 Shifts I/O data through the transfer data buffer.

4 I/O data is gated from 4th transfer data buffer location, to the addressed I/O device.

For more details refer to *IBM 3125 Processing Unit*, *Direct Disk Attachment*, *MLM*, SY33-1073.



IOP Write Operation

IOP Read Operation Data Transfer IOP `A' Read Operation

The data flow is additional to the flowchart on page 2-024 and shows the data path for:

- I/O data (solid line), and
- Control information.

A read operation (related to IOPs) means, inbound operation for the MSC under control of chain control lines and octopus control lines. (CCLs and OCLs are not shown here.)

For more details refer to pages:

- 2-100 MSC Local Storage Operations
- 2-110 MSC Main Storage Operations
- 2-120 Description of CCLs
- 2-130 Descriptions of OCLs.

A read operation consists of 4 main steps:


Transfers I/O data from the I/O device to the 1st position of the transfer data buffer.

2 Shifts I/O data through the transfer data buffer.

3 Sets I/O data from the last position of the transfer data buffer via the MSC data bus into the MSC prebus in register.


Sets I/O data from the MSC pre-bus in register into the addressed MSC main storage position.

For more information refer to *IBM 3125 Processing Unit, Direct Disk Attachment,* MLM, SY33-1073.



The heavy line shows a main storage operation and the data path for I/O data


— — The dotted line in the IOP shows the data path for control information (eg addresses from the file, status bytes)



3125 MLM. Input/Output Processor [17548]



Interaction Between IOP and MSC



Timing


The two diagrams below show the timing relationship (in principle) under the following conditions:

- IPU tag bit 3 off.
- Select from MSC active shortly after activation of 'request to MSC'.

	IOP Cycle								
Signal Name	0 1 2	34	56	7	8	9	0	1	
One-Cycle Operation (MSC-LS)									
T02									
T45									
Request to MSC fr IOP	;					ŗ			
Request IOP to MSC (OCL)						-			
Select from MSC (See Note)									
Ctrl MSC data link									
	IOP act and the with 'se 'reques	e MSC elect' v	respo	ond	s		ac bi is 5	eca ctiv t E no is i	
					*				
<i>Two-Cycle Operation (MSC-MS)</i> T02									
T45	1.								
Request to MSC fr IOP				2.9.3	- -	ý.			
Request IOP to MSC (OCL)									
Select from MSC (See Note)						<u>(</u>		- 1 L	
Ctrl MSC data link									
Bit 5 in sense register							10 A 10		
-	IOP act and the with 'se reset 'r is affec timing	e MSC elect' v equest ted by	respo vhicl ' bec an 1	onc h ca aus	ls ann ie i	ot	t c	Se Re beg cyc be bit	

IOP Cycle	IOP Cycle											
1 2 3 4 5 6 7 8 9	0 1 2 3 4 5 6 7 8 9	0										
		·,										
	i											
ecause 'selec became tive during the last cycle t 5 in the sense register not set. Branch on bit s unsuccessful — oceed	secause branch on bit 5 was unsuccessful, during this cycle the contents of the bus register are already available for further pro- cessing											
												
	an na tanàn amin'ny tanàna amin'ny taona 2008. Ilay kaominina dia kaominina dia kaominina dia kaominina dia kao											
		4										
and and a star and a star												
Select' resets 'request'. Request' active at the eginning of that ycle causes bit 5 to e set. Branch on it 5 successful — wait	'Request' off causes bit 5 to be reset. Branch is now unsuccessful — pro- ceed. The contents of the bus register may be pro- cessed during next cycle											

Note: If 'select from MSC' becomes active later, or if IPU tag bit 3 is on, a number of consecutive branch operations are performed (on sense register bit 5) for as long as bit 5 is 'off'.





Interaction Between IOP and MSC (continued) 2-065

.

External Register Assignment and Layout – MSC Data and Control Cards

- Addresses '18' to '1F' are located on the MSC data and control card
- Address '1B' does not define a register, but activates a line, which is used to reset the 'accumulated data check' FL.
- Addresses '1C' to '1F' twice define the two bus registers. Once without "request to MSC" (used if one or both registers are to be loaded only) and once with "request to MSC" (used if one or both registers are to be loaded and transferred to the MSC).

Register Address	Register Designation	0	· 1	1 2	Bit Posi	itions 4	1 5	6	7							
00 to 17	CH EXT 0 to 23		e contents of these registers depe er cards within the different Fro		These registers		L									
					MSC	Tag Register with Request to M	ISC		_							
18	CH EXT 24	Forced to 1	Byte Left Select	Register 1 Selection	Use Common Register Selection	Increment	Decrement	Halfword	Data from MSC							
		IPU Tag Register														
19	CH EXT 25	Forced to 0	Response to IPU	Metering In	Slow Interface	IOP Busy	Suppress Request	MSC Bus Log (IOP '8' only)	Interrupt Request							
					Sense Re	egister										
1A	CH EXT 26	Accumulated Data Check	Select IOP for IPU	Halt I/O or Device	System Reset	Page Boundary	Request to MSC	MSC Check Bit 1	MSC Check Bit 2							
1B	CH EXT 27	Reset Accumulated Data Check														
1C	CH EXT 28	۰ ۲			Byte Left Register (of	MSC data bus)										
1D	CH EXT 29	.	·		Byte Left Register wi	th Request to MSC										
1E	CH EXT 30				Byte Right Register (of MSC data bus)										
	· · · · · · · · · · · · · · · · · · ·															
1F	CH EXT 31				Byte Right Register w	vith Request to MSC										
L																

2-070

MSC tag register and IPU tag register, see Page 4-068. External register addressing, see also Pages 4-080, 4-096 This page is intentionally left blank

3125 MLM. Input/Output Processor




IOP and MSC Operations

Local Storage Operations

- All IOPs communicate with the MSC in the same manner. Two directions for the data transfer are possible:
 - Store operations Inbound to the MSC
 - Fetch operations Outbound from the MSC.
- Store and fetch operations can be performed between: IOP and MSC-LS (shown on this page)
 - IOP and MSC-MS (shown on facing page).
- Status shown in the table below is related to the CCLs and OCLs not to the bits in MSC tag register.

Fetching and Storing Possibilities

• The table below illustrates all the possibilities for storing data into, and fetching data from, the MSC-LS.




stored. The following combinations are possible: Register 0 in area 1 Register 1 in area 1 Register 0 in area 2 Register 1 in area 2. inhibited. For layout of MSC-LS Common Register, see Page 2-150.

					Signal Name	_					
	'Reg' FL				MSC Tag	g Register				From Front Fod]
	Neg FL	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 4 & 5	Bit 6	Bit 7	From Front End	Examples
Operation	Request IOP to MSC	Byte Left Sel	Reg 1 Sel* (See Note)	Use Com Reg Sel* (See Note)	Increment	Decrement	Main Store Sel	Halfword	Data from MSC	Use Area 2* (See Note)	(The upper part represents MSC-LS and the lower part represe
1. Store low-order part of address	Active	Inactive (right)	Active (reg 1)	Either inactive (assigned area) or active (Common Register)			Inactive (LS)	Ignored	Inactive (to MSC)	Either active (area 2) or inactive (area 1)	0 45 8 17 MSC-LS Reg P C P P 0 7 8 Bus P P
2. Store high-order part of address	Active	Active (left)	Active (reg 1)				Inactive (LS)	Inactive (byte)	Inactive (to MSC)		MSC LS Reg 0 5 8 18 MSC LS Reg 0 5 8 18 C IP 0 8 Bus 1gnored 0
3. Store high-order part of address and store key	Active	Active (left)	Active (reg 1)	-	but used to defi	G register active,	Inactive (LS)	Active (halfword)	Inactive (to MSC)		MSC LS Reg 0 4 5 8 18 MSC LS Reg 0 19 C P 0 3 7 8 Bus 0 0 0 0 0 0 0 0
4. Fetch low-order part of address	Active	Inactive (right)	Active (reg 1)				Inactive (LS)	Inactive (byte)	Active (from MSC)		0 9 17 MSC LS Reg Bus P
5. Fetch high-order part of address and fetch key	Active	Active (left)	Active (reg 1)				Inactive (LS)	Inactive (byte)	Active (from MSC)		MSC LS Reg 0 4 5 8 18 MSC LS Reg PC P



Note: The three signals marked with an asterisk* determine into what register of local storage the bus bits are


If the 'common reg' line is active, the automatic selection of the assigned area (register 0 or 1 in area 1 or 2) is



Main Storage Operations

Fetching and Storing Possibilities

- The table below illustrates all the possibilities for storing data into, and fetching data from, the MSC-MS.
- Bytes may be stored on either an even or an odd boundary.
- Halfwords may be stored on an even boundary only.
- If it is necessary to store data on an odd boundary when working in halfword mode, the transfer must be started with a byte op. The transfer may then continue with halfwords. The transfer ends with the transfer of a byte; see illustration.
- Every IOP may store in either ascending or descending address sequence (that is, forward or backward) or may specify no address modification.
- All main storage operations that are initiated by an IOP require two cycles because the MSC
 performs an automatic read operation prior to the actual access. This read operation is necessary
 for key comparison.
- Store operations are suppressed when:
 - Key does not match
 - Address is invalid
 - Hardware errors detected.
- For detailed information on MSC-MS refer to *3125 Processing Unit, Main Storage Controller,* Maintenance Library Manual, Order No. SY33-1061.
- Status shown in the table below is related to CCLs and OCLs, not to the bits in MSC tag register.



					Signal	Name						
	'Req' FL				MSC Ta	g Register				From Front End		
,		Bit 1	Bit 2	Bit 3	Bits 4 & 5	Bit 4	Bit 5	Bit 6	Bit 1		Examples	Comments
Operation	Request IOP to MSC	Byte Left Sel	Reg 1 Sel	Use Com Reg Sel	Main Store Sel	Increment (see note)	Decrement (see note)	Halfword	Data from MSC	Use Area 2 Sel		
1. Store halfword	Active	Ignored	. 1	_	Active (MS)			Active (halfword)	Inactive (to MSC)	_	MS 15P MS (MS) 0 7P 15P Bus 15P	Data is transferred via the MSC data bus and is set into the MSC pre-bus in register. In the event of an error, data may be switched through to the SVP
2. Store byte	Active	Active (left) Inactive (right)	-		Active (MS)			Inactive (byte)	Inactive (to MSC)	-		The IOP may offer a byte on either the right- or left-half of the data bus, as indicated by the line 'byte left sel'. The byte is stored into either the left- or the right-half of the MS halfword, depending on the low-order bit of the address. Bit on (1): Offered byte enters right side of MS halfword. Bit on (0): Offered byte enters left side of MS halfword.
3. Fetch halfword	Active	Ignored	-	_	Active (MS)			Active (halfword)	Active (from MSC))	0 7P 15P MS (MS) (MS) 0 7P 15P Bus 15P	If an error occurs, the MSC does not suppress outbound data. The subprocessor must check the received data and initiate corrective action
4. Fetch byte	Active	Ignored		_	Active (MS)			Inactive (byte)	Active (from MSC))	MS 1 0 Bus Right Right	The byte is taken from MS depending on the low-order bit of the address (see comments for operation No. 2). The fetched byte always appears on the right side of the data bus. The left side of the bus is ignored by the subprocessor

3125 MLM. Input/Output Processor [11217A]



Note: 'Increment' and 'decrement' signals are set as desired, but both must not be active at the same time. For the same operation, both signals may be inactive to specify no modification, see also page 4-064.

IOP and MSC Operations (continued)

2-110

Chain Control Lines

Line Name	IOP Busy	IOP Not Operational	Response to IPU	Metering In	Decrement	Increment	Halfword	Data from MSC
Direction	To IPU	To IPU	To IPU	To IPU·	To MSC	To MSC	To MSC	To MSC
	Shared	Shared	Shared		Shared	Shared	Shared	Shared
Line Level	Up = Active	Up = Active	Up = Active	Up = Active	Down = Active	Down = Active	Down = Halfword; Up = Byte	Down = Active
Explanation	The IPU tag register bit 4 is set as a result of a "busy" indication. This tag register bit, in conjunction with 'select IOP FROM IPU', activates the 'busy' line.	 This line becomes active: 1. If an IOP is not installed. 2. As a result of an IOP error 'IOP halt' is connected to the SVP link card and is signaled to the SVP. Simultaneously, the 'prevent I/O' FL is set. 'Prevent I/O', in conjunction with 'select', activates the 'IOP not operational' line. 	 This line is activated by the selected IOP. In the active condition it indicates the following: Beginning of an operation: channel and device address valid, proceed. End of an operation: channel and device address stored in MSC-LS common Register. In the inactive condition it indicates the following: Beginning of an operation: Condition code stored. End of an operation: CSW stored. 	IPU tag register bit 2 and (Not) 'prevent I/O' activate the 'metering in' line, which signals to the IPU that an I/O operation is in process.		When this line is active, an IOP specifies the manner in which the address that is stored in the MSC-LS (assigned area) has to be updated. It must not be active at the same aneously specify not modification.	With this line an IOP specifies the data format that is to be transferred.	With this line an IOP specifie the direction of a transfer. Related to the MSC, active means: data from MSC, or outbound, or fetch. Related to the MSC, inactiv means: data to MSC, or inbound, or store.

Line Name	Halt I/O or Device	Metering Out	Clock Out	Lamp Test	System Reset	Power On Reset (POR)	Page Boundary	Parity of MSC Control Lines
Direction	From IPU	From IPU	From IPU	From SVP	From SVP	From SVP	From MSC	To MSC
		Shared		•			Shared	······································
Line Level	Down = Active	Up = Active	Down = Active	Down = Active	Down = Active	Down = Active	Down = Active	Up = Active
Explanation	This line when active signals that an I/O op has to be terminated. The active line causes a bit to be set into the sense register that is located on the MSC data and control card. The contents of the sense register are gated to the IOP nucleus, where the bit is detected by the micro- program. Termination is electronic but the mechanical operation of the device runs to its normal end.	This line is activated by the IPU at the moment when the process meters start running.	This line when active indicates that the IPU is running and that no exceptional or unusual condition exists and prevents the changing of enable state to disable state (and vice versa) in control units.	This line is activated by operating a switch on the operator's panel. With this line active, all lamps are turned on for test purposes.	This line is activated by the manual operation "System Reset". With this line active, a bit is set into the sense register that is on the MSC data and control card. The contents of the sense register are gated to the IOP necleus, where the bit is detected by the microprogram, which selects the SYSRES routine.	This line is generated when power is switched on and causes generation of the 'clock reset' signal, which resets and sets clock ring latches and triggers to a defined status. (see Op Decode and Run Control card on Page 4-120).	This line is activated from the MSC and indicates that the next halfword or the next byte will be read from, or written into, a new page (area) of main storage. If this new page is the next adjacent one, this signal may be ignored. If this new page is not the next adjacent one the IOP has to make available, in sufficient time, the new data address. The 'page boundary' signal is activated during the last fetch or store operation before the page boundary is actually crossed.	This line is generated from MSC tag register bits 4, 5, and P in conjunction with the 'page boundary' line. Parity of the MSC control lines represents the parity of the chain control lines and is used in the MSC for check purposes (see Page 4-064). IOPs that serve high- speed I/O devices use two additional lines ('MSC tag parity corr' and 'IOP use are 2') for this parity generation.

Octopus Control Lines

Line Name	Interrupt Request IOP	Request IOP to MSC	Main Store Sel	Reg 1 Sel	Byte Left Sel	Use Com Reg Sel	Use Area 2 Sel
Direction	To IPU	To MSC	To MSC	To MSC	To MSC	To MSC	To MSC
(See Note)	Non Shared	Non Shared	Shared	Shared	Shared	Shared	Shared
Line Level	Up = Active	Up = Active	Up = To MS Down = To LS	Up = To Reg 1 Down = To Reg 0	Up = Byte Left Down = Byte Right	Up = Active	Up = Area 2 Down = Area 1
Explanation	 An IOP activates this line under the following conditions: (a) Data transfer between the IOP and the MSC is completed (CE). (b) Data transfer between the IOP and device is completed and the device has completed its mechanical runout (DE). If interrupts of that IOP are not masked off and if none is waiting with a higher priority, the IPU responds with 'select' 	Each IOP has its own request line, which identifies the requesting IOP and its MSC-LS area. Request lines are connected to priority networks and must remain active until the MSC responds with 'select'	'select' becomes inactive	This line specifies whether register 0 or register 1 of the assigned area in the MSC-LS is to be used	On main storage operations, the IOP indicates on what part of the MSC data bus the byte is delivered. On local storage operations, the IOP specifies into what part of the designed register delivered data is to be set	With this line active an IOP specifies that delivered data is to be set into the MSC-LS common register instead of register 0 or register 1 of the area that is assigned to the IOP. The automatic selection of the assigned area is inhibited.	This line is used only on those IOPs that service devices with high data transfer rates, for example, direct disk attachment. The assigned area of these IOPs consists of four MSC-LS registers to ensure that the necessary addresses are available in sufficient time

Line Name	Select IOP from IPU	Control Data LInk	MSC Check Bit 1	MSC Check Bit 2	Select IOP from MSC
Direction	From IPU	From MSC	From MSC	From MSC	From MSC
(See Note)	Non Shared		Shared	Shared	Non Shared
Line Level	Up = Active	Down = Active	(See text below)	(See text below)	Up = Active
Explanation	This line signals to the IOP that the IPU expects action from the IOP. When initiating an I/O operation, the IOP fetches the contents of the MSC-LS common register. With interrupt requests the selected IOP sets the channel and device address into the MSC-LS common register	This line is ANDed with 'sel IOP from MSC' and then named 'MSC data good'. The line 'MSC data good' in conjunction with 'MSC tag reg bit 7' is used to generate 'byte left reg' and 'byte right reg clk' for outbound operations.	that is determined for the operation Bit 1 Bit 2 Up Up : Up Down : Down Up :	e two lines represents coded information a IOP which started the current No checks Key mismatch and not invalid address Invalid address Any MSC circuit check	Activation of this line informs the requesting IOP that its request has been accepted. The line indicates for what duration data and control lines have to be kept valid

Note: Octopus control lines may be shared or non shared. Shared lines are common for two IOPs. To prevent confusion (if two IOPs specify a shared line differently) a shared line is considered to be active by the MSC only as long as 'select' is active. (Because only one IOP may be selected at one time, only one IOP defines the levels of these control lines.) Non-shared lines are individual IOP lines, each IOP having its own line.

3125 MLM. Input/Output Processor [11219A]



.

Octopus Control Lines 2-130


Supplementary Information

MSC-LS Common Register Layout

Left Halfword CR									R1	Riç	jht H	alfv	ord									<u> </u>		C	R0								
к	к	:	к	к	Ν	N	N		1	N	N	Ν	N	N	E	А	Α	1	1	1	1	×	С	с	С	D	D	D	D	D	D	D	D


MSC-LS Common Register Contents

IPU to IOP for Initiation of XIO



	<u> ' '</u>	<u>'</u>	'	1			U	U U	U	U	0	Ľ
·	· `	<u> </u>		$\overline{}$			\sim			<u> </u>		
lgnored	00	00		0	Chan	nel			Dev	ice		
U					Addr	ess			Add	Iress		

IOP to IPU to Ignore Interrupt Request



Note: The instruction identifiers are listed on Page 1-030.

Block Multiplexing Control

When bit 0 of Control Register 0 is set, disk files operate in block multiplexing mode and interleaving is allowed. For example, if command chaining has been specified and channel end is presented separately from device end, the channel or CTL-interface logically disconnects from the control unit to make the interface available for other disk operations. In block multiplexing mode, the channel or CTL-interface also provides a 'channel available' interruption to indicate to an instruction which previously caused a channel busy response (condition code 2) that it may now proceed.

The E bit is set by the IPU for all IPU and IOP communication and in all normal cases is reset by the selected IOPs. If an E bit is not reset at the end of an IOP-IPU communication, this condition signals the IPU that something is wrong (microprogram did not read the instruction and causes the IPU to go to machine check IRPT).

I/O Condition Codes

- Resulting from certain tests performed by the IOP a condition code (CC) is formed. This condition code is generated within the IOP and is set, via the MSC-LS common register, into PSW bits 34 and 35
- The condition code is set after initiation and after execution of an I/O instruction, thereby releasing the IPU-MSC for further processing
- The condition code indicates whether or not the IOP has started or executed the operation, and also indicates the reason for the rejection (see diagram below)
- Subsequent 'branch-on-condition' operations can be used to decide what actions have to follow.

Conditions		Condition	Codes	
	SIO	TIO	HIO	тсн
Available	00	00	01	00
Interrupt pending in the device	01	01	01	00
Device is working	01	01	01	00
Device is not operational	11	11	11	00
Interrupt pending in subchannel	10	01 or 10*	00	00
Subchannel working	10	10	01 or 00*	00
Subchannel is not operational	11	11	11	00
Interrupt pending in channel	(Note 3)	(Note 3)	(Note 3)	01
Channel working	10	10	10	10
Channel is not operational	11	11	11	11

Notes:

- 1. Condition code 01 indicates that either a complete CSW or the status portion of a CSW is stored
- 2. Condition codes marked with *:
- The first condition code is for the addressed device

The second condition code is for another device (but only if it uses a shared UCW of the multiplexer channel)

- 3. A channel that contains a pending interrupt appears the same as an 'available' channel. The condition code depends upon the state of the subchannel and the device.
- The 'STIDC' instruction is not handled in the same manner as the other I/O instructions (see Pages 2-015 and 2-185 for further information).
- The STIDC condition codes are generated entirely within the IPU and are as follows:
 - 00 : Indicates that the channel identification is correctly stored
 - 01 : Indicates that the CSW is stored
 - 10: Indicates that the channel is active, but execution is prohibited
 - 11 : Indicates that the channel is not operational.

Interrupts

- At the completion of an I/O operation, the IOP requests a
- If this interrupt is accepted (that is, it is not masked off a with a higher priority) the following events happen:


The Interruption code (device address) is stored int register

The CSW is stored into main storage

The interrupt condition is reset


The PSW is exchanged in the IPU

- The interrupt handling routine in the operating sys
- and initiates the appropriate steps
- In the example below, the PSW exchange (that is, store o to lead to interrupt handling routine) is performed auton



- If an interrupt is not accepted it is stacked. (Channels an have stacked interrupts respond to subsequent SIO instrustatus)
- When an interrupt is stacked, a 'TIO' instruction may be interrupt condition, but a condition code is set
- In the example below, the PSW exchange is not performe period called 'status processing' can be part of any progra operating system that is being used. Further actions by t depend upon the result of status processing.

SIO



3125 MLM. Input/Output Processor [11226A]



an interrupt and none is waiting	
to MSC-LS common	
stem evaluates the CSW	
old PSW, load new PSW natically in the IPU.	
ange PSWs	Terminating with a 'load PSW' instruction provides a
Interrupt Handling	return to the main program
(operating system) Load PSW	
nd/or I/O devices that uctions issuing the 'busy'	
used to clear the	
ed automatically. The	
am depending on the the operating system	
·····	
СС	
Status Processing	
(operating system)	
Supplementary Information (con	ntinued) 2-155

IOP Microprogram Task and Operation of IOPs

The IOP, in connection with one or more front ends, controls I/O operations and links one or more I/O devices to SVP, IPU, and MSC.

The IOP initiates I/O operations, performs data transfers between I/O devices and the MSC and terminates I/O operations.

The IOP may be considered as a common and standardized part of an I/O attachment. The front ends in turn are those parts of an attachment, that fulfil the individual requirements of the I/O devices to be attached to an IOP. The front ends represent implementation of the required circuitry, and perform those functions that exceed the capacity of the IOP.

Each IOP is controlled by its own device oriented microprograms (see example on page A-500). These individual microprograms are stored in the control storage of each IOP and are loaded under control of the SVP during IMPL.

After IMPL is successfully completed each IOP idles in its basic loop and waits for selection or I/O service requests.

- These microprograms may either run in:
- Normal mode, or
- Time slice mode. Normal mode may be used if only one microprogram (or

routine) is to be executed. Time slice mode allows the execution of several microprograms (or routines) simultaneously.

Time slicing here means that the execution of one or more microinstructions of the one routine is followed by the execution of one or more microinstructions of another routine, but in a pre-determined sequence.

Execution of one or more microprograms (or routines)
is controlled by index words. Index words consist of:
A pointer portion, and

• A link portion.

The pointer portion points to the Instruction Address Register (IAR) that holds the control storage address of the instruction to be executed, while the link portion always leads to the next index word. (See also pages 3-050 and 3-500).

These index words (or chain of index words) are generated during initialization, after IMPL has been successfully completed.

These may be altered in a pre-determined way (according to the time requirements of the attached I/O device) during execution of the microprograms either by:

- Load ALS instructions, or
- Trap bits.

Load ALS instructions allow the overwriting of ALS registers, while the trap bits are directly ORed to the link portion of an index word in the IOPs circuitry.

The last index word of the chain always leads back to the first index word of the chain.

This ensures execution of microinstructions and routines in a proper and pre-determined sequence.

A chain of index words may also be defined as a time slice period.

Normally an IOP runs in its basic loop monitoring:

- Select from IPU and
- 1/O service requests.

This basic loop mainly consists of a number of test and branch operations.

After selection of an IOP by the IPU, the IOP fetches, under control of its own microprogram, all necessary information from the MSC. to execute an I/O instruction.

After the I/O instruction is initiated, the IOP releases the IPU for further processing, while the IOP supervises the execution of the I/O operation under control of its own microprogram.

For data transfers of IOP '8' and IOP '9', the IOP requests service from MSC because data transfers are microprogram controlled.

For data transfers of IOP 'A', the front end circuitry requests service from MSC because here data transfers are circuitry controlled.

If a request is accepted by the MSC, the MSC activates its select line and the data transfer takes place.

After the data transfer is completed, MSC inactivates its select line, the IOP continues in its microprogram, and either the IOP or the front end prepares the next data transfer.


After the last data byte has been handled, the status byte is generated and the IOP activates its interrupt request line to IPU.

If the interrupt is accepted by the IPU (none waiting with higher priority, and not masked off) the IPU selects the requesting IOP. The IOP stores the I/O device address (interruption code) into the MSC-LS common register and CSW information into main storage.

The IOP signals to the IPU, when this information transfer is completed. This causes the IPU to continue in its own program which normally is the interrupt handling routine, while the IOP returns to its basic loop, waiting for next select or I/O service request. Because IOPs are controlled by their own individual microprograms, the flowcharts on the following pages can show only the convention that all IOP microprograms have to follow.

For individual and detailed information refer to respective front end documentation.


Execution of IOP microinstructions and cycle arrangement is shown in Chapter 3.



IOP Microprogram

IPU/IOP Communications


Microprogram convention






IOP Microprogram (continued)

IPU/IOP Communications (continued)







OPSTAT = Status of Operation

This operation status shows the progress of each operation. With each individual IOP microprogram this operation status may be used according to device specialities as long as the following rules are followed:

- OPSTAT is defined as follows:
- OPSTAT 1 = Time of communication with IPU between activating "select" and inactivating "response".
- OPSTAT 2 = Time between OPSTAT 1 and CHE IRPT request.
- OPSTAT 3 = Time between OPSTAT 2 and CHE IRPT request.
- OPSTAT 4 = Time between OPSTAT 3 and DE IRPT request.
- OPSTAT 5 = Time between OPSTAT 4 and DE IRPT request.
- OPSTAT 6 = Time following OPSTAT 5 (after operation is completed, which means = available again). OPSTAT 3 and OPSTAT 4 do not exist, if CHE and DE occur together.





3125 MLM. Input/Output Processor [11182A]



IOP Microprogram (continued)

Indirect Data Addressing

Indirect data addressing may also be used with CCWs. If so, the IDA flag is set, indicating that the data address is an indirect address.

The indirect address has to be converted to the actual data address before data transfer may start. This means that the indirect address of the CCW is transferred to the MSC-LS and addresses the IDA list in main storage.


• An actual data address is transferred to the IOP, where the actual data address is checked, stored, and again transferred to the MSC-LS. Data transfer can now start. The very first address fetched from the IDA list, can specify any byte location in a storage page or area, but subsequent addresses must specify the first page address for forward operation, or last page address for backward operation.

If the address fetched from the IDA list does not conform to system architecture, the IDA check indicator is set. This results in a program check as soon as the new address is used.

For more information about indirect addressing and paging, refer to 3125 Processing Unit, Main Storage Controller, Maintenance Library Manual, Order No. SY33-1061 and 3125 Processing Unit, Instruction Processing Unit, Maintenance Library Manual, Order No.

SY33-1062.

For a definition and use of chain control line "page boundary", see the following page 2-120.



Chaining

IOP activity started by an 'SIO' instruction may be continued by fetching a new CCW instead of using a second 'SIO' instruction. Chaining is indicated by a flag in the CCW.

Chaining proceeds in an ascending order of addresses, which means that the new CCW address is obtained by adding "eight" to the address of the currently used CCW. This indicates that chaining only takes place between CCWs that are located in successive doubleword locations in storage.

If CCWs that are located in non-contiguous storage areas are chained, a CCW using the 'transfer in channel (TIC)' command has to be used.

Two types of chaining are available:

Data chaining (CD)

Command chaining (CC).

Data Chaining (CD)

In data chaining, the new CCW provides a new start address for the new data storage area only. Data chaining is considered to occur immediately after the last data byte designated by the current CCW, has been transferred.

Command Chaining (CC)


In command chaining, the new CCW provides a new command and specifies a new I/O operation. The IOP fetches the new CCW and initiates the new operation after receipt of the 'device end' signal of the current operation. Completion of the current operation does not cause an I/O interruption.

2-195

'IOP Busy' Line

In opposition to IOPs that serve low-speed I/O devices (for example card reader, card puncher, line printer, communication adapter) other IOPs sometimes may not be able to answer the 'select' from the IPU. In this instance, the busy IOP periodically tests its 'HIO/HDV' line (bit 2 in the sense register); (see Page 4-068) and keeps its 'busy' line active.

The flowchart below illustrates the microprogram principle.



Chapter 3. Operational Details

Microinstructions

Visual Index of Groups

- IOPs are microprogram controlled and use their own microprogram language.
- Each microinstruction is 3 bytes or 6 hexadecimal characters wide. The first hexadecimal character is not used directly so that each microinstruction consists of 20 function bits.
- The IOP microprogram language consists of four main groups of instructions.
- These groups are:

Microinstruction Group	Definition of Microinstructions	C-Field Bits 2, 3 Part of 3rd Hex Character	Y-Field Bit 0 Part of 5th Hex Character		
1	Branch Instructions	00	U U		
	Test Bit and Branch Instructions	01	0		
2	Data Store/Load Instructions	01	1		
3	Move Instructions	10	υ		
4	Logic Instructions	11	U		

Further definition of the single microinstructions is achieved by decoding: C-Field bits 4 to 7 R-Field bit 2

Y-Field bits 0 and 1.

For more details refer to the following pages:

Description of microinstruction groups, pages 3-015 and 3-020.

Microinstruction decoding, page 3-030.

Access cycle (all instructions), pages 3-050, 3-055.

Process cycles, microinstructions of Group 1, pages 3-1XX Group 2, pages 3-2XX Group 3, pages 3-3XX Group 4, pages 3-4XX.

Group 1: IOP Branch Instructions

Primary Function: The microprogram branches to another instruction anywhere in the control storage instead of continuing with the next sequential instruction. The branch may be unconditional or depend on a certain condition.

Secondary Functions: Program level switching is possible in case of a successful branch.

Group 2: IOP Data-Storage Instructions

Primary Function: The primary function either stores a byte from a register into data storage or loads a byte from data storage into a register. Multibyte transfer is possible if the multiple byte bit (ALS-B bit 0) has been set by a previous instruction. In such a case storage- and register-address will be incremented by one after each byte transfer. The operation is repeated until a double word boundary (8 bytes) in the register area is reached. In other words the operation is ended after a register with three low order one-bits in its address has been loaded or stored.

Secondary Functions: It is possible to increment or decrement the data-storage address contained in the register defined by the R-field. It must be emphasized that this type of increment/decrement has nothing to do with the incrementing in multibyte transfer. It is performed before the byte transfer, therefore, it affects the program only when this instruction is executed the next time.

Group 3: IOP Move Instructions

Primary Function: To move a byte of information from one location to another,

Secondary Function. With the "move" and "move crossed" instruction, level switching (main routine to subroutine and vice versa) is possible.

Group 4: Logical IOP Instructions

Primary Function: The contents of the 'From'-register and the 'To'-register are logically combined by the ALU (Added, ANDed, ORed or Exclusively ORed). Unless it is a test type instruction, the result is stored into the 'To' work register defined by the R-field.

Secondary Functions: The ALU condition code is set depending on the ALU output to indicate whether the ALU output (D-register) was zero or not and to indicate a carry or no carry out of the high order position of the ALU.

With test operations (mnemonic Txx..) the result is not stored into the 'To' work register, because the purpose of these instructions is only the setting of the ALU condition code.

With suffix 'U' instructions MIAR and SIAR will be interchanged (level switching).

Microinstructions

Groups 1 & 2

The contents of the op-register is divided into three portions called: C-, R-, and Y-field.

Generally:

- C-field represents the op-code.
- R-field represents the to register.
- Y-field represents either the *from* register or immediate data.

Group 1

Branch Operations

Test and Branch on Bit Conditions

- These instructions allow branching if: One bit is "on" or "off"
 - All bits are "on" or "off".
- C-field bit 4 specifies whether branch is performed on the bits "on" or "off" condition.
- C-field bits 5, 6, and 7 specify the bit (within the byte) that is to be tested.
- R-field indirectly specifies the byte that is to be tested.
- Y-field contains the low-order part of the branch address (to be loaded into CSAR if the branch is successful).

Unconditional Branch

- Branch address is the R- and Y-field.
- If C-field bit 5 is "off", R-field is set into the high-order portion of CSAR and Y-field is set into the low-order portion of CSAR.
- If C-field bit 5 is "on", Y-field specifies a register. The content of this register is set into the low-order portion of CSAR.

Conditional Branch

- These instructions allow branching on conditions that were set in previously performed arithmetic or logical instructions.
- R-field is set into the high-order portion.
- Y-field or the content of the register specified by Y-field, is set into the loworder portion of CSAR, according to the setting of C-field bit 5.
- The branch condition is the ALU condition code of the cycle in which the branch operation is performed.

Note: In the event of time slicing, the branch address is stored in ALS and not set into CSAR. The branch address then becomes active when the pointer of the program, interrupted by time slicing, becomes active again.

Group 2

Load and Store Operations

Load Single Byte

- R-field contains a local or external register address, which in turn contains the displacement portion of the control storage address.
- The contents of this register is set, via the ALU into CSAR-D.
- The block portion of the control storage address has to be set into CSAR-B by a separate instruction.
- C-field bits 5 to 7 specify the amount of increment and decrement and C-field bit 4 specifies whether the address has to be incremented or decremented.
- Y-field specifies any register into which control storage data is to be set.

Store Single Byte

- This instruction uses the same principle as the load operation except that the flow of the data is reversed.
- Y-field specifies any register, from which data is stored into control storage.

Load and Store Multiple Byte

- These instructions allow fetching or storing of up to eight bytes.
- Data is transferred to or from DLS registers only. (The external registers may not be specified.)
- The number of bytes to be transferred is determined by the location of the first (or "start") register within an eight-register block.
- If the first register of a block is specified, eight registers are transferred.
- If the fifth register of a block is specified, three registers are transferred.
- The "start" register is specified by the Y-field of the instruction. The succeeding registers are addressed in ascending sequence up to the next byte block boundary.

Note: In the event that one of these operations is interrupted by time slicing, the necessary addresses are stored in the DLS and ZLS.

With LIST operations data and displacement registers must not both be external.



Microinstructions (continued)

Groups 3 & 4

Group 3

Move Operations

Immediate Data into Register

• This instruction loads Y-field into the register that is specified by R-field

Register to Register

- These instructions allow the transfer of data from register to register
- R-field specifies the to register
- Y field specifies the *from* register.

Immediate Data into ALS, ZLS, or SVP Link

- These instructions allow loading of Y-field into either ALS, ZLS, or SVP link
- ALS, ZLS, and SVP link are specified by the C-field
- R-field specifies the to address or control information.

Register into ALS, ZLS, or SVP Link

- These instructions set the contents of a register that is specified by the Y-field into either ALS, ZLS, or SVP link
- ALS, ZLS, and SVP link are specified by the C-field
- R-field specifies the to address or control information.

SVP Link Data into Register

- These instructions allow the transfer of data from SVP link into local or external registers of the IOP
- Y-field specifies the *to* register, C-field specifies the SVP link, and R-field contains the *from* address.

Group 4

ALU Operations

Immediate Data and Register with Result

- One operand is represented by the immediate data in the Y-field of the instruction itself
- The second operand resides in the register that is specified by the R-field
- The result is set into the *to* register, which means that the original second operand is overwritten
- An ALU condition code is stored into the ALU condition code buffer

• ALU conditions are:

ALU zero or not

ALU carry or not.

Immediate Data and Register without Result (ALU Condition Code Only)

- Logically, these operations are the same as for "Immediate Data and Register with Result" with the exception that the result is not stored. (Both operands remain unchanged)
- An ALU condition code is stored into the ALU condition code buffer.

Register and Register with Result

- Both operands are represented by the contents of the registers. (A register may be either local or external, but only *one* register is allowed to be external)
- The logical result is set into the *to* register, which means that the second operand is overwritten
- An ALU condition code is stored into the ALU condition code buffer.

Register and Register without Result (ALU Condition Code Only)

- Logically, these operations are the same as for "Register and Register with Result" with the exception that the result is not stored. (Both operands remain unchanged)
- An ALU condition code is stored into the ALU condition code buffer
- Only one register is allowed to be external.

Decoding of Microinstructions

• This table shows the decoding of the op-register contents for the different microinstructions.

Hex characters on screen

CS Pty

2nd

3rd

4th

5th

6th

1

DS L/ST

These lines on the right-hand side of the table lead to microinstruction groups, which are defined by letters. These labels represent abbreviations that are used for microinstruction groups

<u>ر</u>	······																···•			
Instruction	In	structio	` n			. · ·	C-	Field					R-F	ield					Y-Field	
Group					4	5	6	7	2	3	2 Note	5	3 4		5	6 7	0	1	2 Note 5 3 4 5 6 7	
	Test Bit and Brand	h 1	ГВ on	Bit "on"	0	1		on to	0	1	1		of regis		nat c	ontains	0			
1			ГВ off	Bit "off'	1	be t	ested				byte	to	be tested	d					Displacement portion of control storage address	TB ops
	Branch on Conditi		зс	Immediate	te 2	0		J cond e mask		0		•	ortion of	f con	trol		Ιυ	777	Address of register that	
	Branch on Conditi	E	BCR	Register	Note	1	(No	te 4)			stora	ige a	address			-i			contains displacement	BCR ops BC ops
2	Store		SDE	C, SINC	Note 1		ncr/D		0	1	-		that co				1	0	"From" register	
	Load		LDE	EC, LINC	2°	a	moun	t			cont	rol	storage a	addre	ess			1	"To" register	LST ops
				(SABI)	1			0			0		ALS-E	3 add	lress					
	Store Byte Immed	iate		(SADI)	0	0	1		1	0	1		ALS-[4			
				(SZI)				1			0		ZLS a				4		Immediate byte	
			1	(SLKI)					<u> </u>				SVP li	ink a	ddre	s	4			
	Load Byte Immedi		.B1		1	0	0		1	0	ł		UT-11					¥777		
	Move I	LBR 🖵	<i>\</i> √	Straight	1	1	Ŭ	0	1	0			"To" r	regist	er		U			
	I	N	ΛVX	Crossed (SABR)	ļ			1			0		ALS-E				4	$\langle\!//$		LBR ops MV ops
3			ł	(SABR)				0									4	$\langle / /$	"From" register	
	Store Byte from R	egister		(SZR)	0	1	1		1	0			ALS-E		•		- 0	V//		SCR opsLSC ops
			-		-			1			0		ZLS a SVP li				4	\mathbb{V}		
				(SLKR)							0		5001	ink a	aare	5		¥//	<u></u>	
								0						-						
	Load SVP Link to	Registe	er	LLKR	1	0	1		1	0							o			LCR op ———
					l			1			0		SVP li	·	-1-1		4	$\langle / /$	"To" register	4
													500 1		aare			<u> ///</u>		4
		eld cont		Test only	0	0	ALL												Immediate byte	
	Logic	ediate o	data	With store result	1	U	func	AND											······································	AL ops
4	Instructions			Test only	0		01 =	OR	1	1			"То"	regis	ter			6)	
		eld cont iter add		With store result	1	1	1	XOR ADD									U	Note :		ALR ops

Group 1 Microinstructions see Pages 3-1xx Group 2 Microinstructions see Pages 3-2xx Group 3 Microinstructions see Pages 3-3xx Group 4 Microinstructions see Pages 3-4xx

3125 MLM. Input/Output Processor [17554]

3 Operational Details

Legend

(Not used)



(Not used, but is set to zero)

U Identifier for 'suffix-U' microinstructions. If this bit is "on" after the execution of the microinstruction, IARs are exchanged. (For further information, see Page 3-040.)

Notes:

- 1. Bit C4 = 0 Increment (+ve)
- Bit C4 = 1 Decrement (-ve).
- 2. Bit C4 = 0 Bit "off" condition
- Bit C4 = 1 Bit "on" condition.
- 3. Bit Y1 = 1 ALU performs normal AND, OR, and XOR functions

Bit Y1 = 0 - ALU performs ADD function, with bits C6 and C7 decoded as follows:

Bit C6	Bit C7	Function
0	0	ADD normal (reset previous carry)
0	1	ADD carry to bit 7 (previous carry)
1	0	ADD external bit (external carry)
1	1	ADD '01' (forced carry)
1	11	P.C I

4. The ALU condition code masks are as follows:

Bit C6	Bit C7	Mask
0	0	No condition
0	1	Zero
1	0	Not carry
1	1	Zero or not carry

5. Bits R2 and Y2:

If "on" specify external registers


If "off" specify local registers (DLS)

Exceptions: Bit R2: if LSC ops

Bit Y2: if immediate data

Microinstructions (continued)


'Suffix U' Microinstructions



The microinstruction groups that allow the IARs to change are ANDed with Y-bus bit 0 (which is also called "suffix U" bit) to generate the 'mode bfr wr gate' signal.

'Mode bfr wr gate' is XORed with the existing mode to generate 'set SR-mode'. Thus, if SR-mode does not already exist, 'mode bfr wr gate' switches to SR-mode; if SR-mode already exists, 'mode bfr wr gate' resets SR-mode.

The contents of the mode buffer are set into the ALSAR via the access mode register and the SR bit "on" or "off" causes a change of IARs by addressing different locations in ALS.



address the desired IAR in ALS

Microinstructions (continued)

Access Cycle for all Instructions

All microinstructions of the IOP microprograms (except those for data load/store operations) are performed in two cycles:


- The access cycle, during which an instruction is fetched from control storage
- The process cycle, during which an instruction is actually executed.

Because the access cycle is the same for all instructions, it is documented only once.

The representation of this access cycle may be used in connection with the documentation of process cycles of all instructions or instruction groups on the pages that follow.

Access cycle/process cycle principle and timing is shown on page 3-055.

• Each access cycle may be subdivided into steps, that are performed in the following sequence:





Microinstructions (continued)

Access and Process Cycle

Access and process cycles overlap. This leads to the impression that the instructions are performed in only one cycle.

The overlapping is implemented according to the following scheme:

An	An+1	1 7
Pn-1	Pn	


The sequence in which the microprogram is executed, is controlled by index words, which consist of a pointer and a link portion.

The pointer indicates an IAR, that holds the control storage address of the instruction to be executed, while the link leads to the next index word.

On the right, the flowcharts show the steps or actions performed in an access and process cycle, while the timing chart shows when these steps or actions are performed within the appropriate cycle.

Details of process cycles for individual microinstructions are shown on the pages that follow.

See also pages 3-500 to 3-550 for microprogram control with and without time slicing and trapping.



 Arrangement and timing of IOP cycles 		ss cyc
	9 0	
ALSAR Clock (T42)	Statute and a second second second	
Link in ALSAR (SX, SY)	022777723	
ALS-Out Registers Clock (T61)	· · · · · · · · · · · · · · · · · · ·	
Index word in ALS-Out register		7774
Index Register Clock (T35)		٩
Pointer and mode in index register		777
Access pointer and mode in ALSAR (SX, SY) to read out control storage addr	ress	2
CSAR Clock (T56)		
Control storage address in CSAR		
Op-Register Clock (T02)		
Contents of addressed control storage location in op-register		
Access pointer in ALSAR (SX, SY) to restore modified control storage address	s	<u> </u>
ALS-D Write Pulse (T23)		
Pointer Register Clock (T79)		
Pointer in pointer register		
Process Pointer Register Clock (T12)		
Pointer and mode in process pointer register		
Process Pointer in ALSAR (SX, SY)		
Control Storage Data In BFR Wr Pulse		
ALS-D Write Pulse (T78) if branch-OP or SAB-OP		
ALS-D Write Pulse (T78) if branch-op, or SAD-OP, or LST-OP		
ZLS Write Pulse		
DLS Write Pulse		
EXT Write Pulse	·	
Control Storage Write Left or Right		
During this time link may be modified by trap bits. This is early enough to have modified link available for control storage addressing		
At the beginning of each cycle current pointer (index register) is compared with new pointer (ALS-out register) compare equal = normal mode Compare equal = normal mode Compare unequal = time slice mode		

3-055

cle	Process cycle	
9	0 9	0
	-=: <u>r</u> ==	220
3		
·		
L		


		1
	, i	
77777777		
·		
1999		
Auna		
<u></u>		
		}


•

BNZ, BCY, BCN, BZ, BNC, BZN Process Cycle

• Group 1: Process cycle of BC (Branch on Condition) instructions. The following branch conditions are possible:

Mnemonic	C.	Fie	ld I	Bits			Branch
Op Code	4	5	6	7	2	3	Condition
BNZ	0	0	0	1	0	0	Not zero
BCY	0	0	1	0	0	0	Carry
BCN	0	0	1.	1	0	0	Carry and not zero
BZ	1	0	0	1	0	0	Zero
BNC	1	0	1	0	0	0	No carry
BZN	1	0	1	1	0	0	Zero or no carry








ALU A-Register (E*13*) are: A-Reg SX - Active A-Reg SY - Inactive

ALU D-Register (E*13*) are: D-Reg SX - Inactive

D-Reg SY - Active ALSAR (E*16*) are: ALSAR SX - Inactive

ALSAR SY - Active.



3125 MLM. Input/Output Processor [17557]

Operational Details

```
CRY Switch SX 0 to 5 - Inactive
CRY Switch SX 6, 7 - Inactive
                   - Active
```

Note 1: Suffix U bit; if on, it allows the changing of IARs in case of a successful branch.

Note 2: Active level of the line branch condition is plus.

Microinstructions


Microinstructions (continued) BNZR, BCYR, BCNR, BZR, BNCR, BZNR Process Cycle


(Local register holds displacement portion of branch address)

• Group 1: Process cycle of BCR (Branch on Condition) instructions.

The following branch conditions are possible:

Mnemonic Op Code	-	• • •	ld E 6			2	Branch Condition
Op Code				<u> </u>	~	<u> </u>	Condition
BNZR	0	1	0	1	0	0	Not zero
BCYR	0	1	1	0	0	0	Carry
BCNR	0	1	1	1	0	0	Carry and not zero
н. Н							
BZR	1	1	0	1	0	0	Zero
BNCR	1	1	1	0	0	0	No carry
BZNR	1	1	1	1	0	0	Zero or no carry





Microinstructions (continued)


3-115


• Control Signals for: ALU A-Register (E*13*) are:

BNZR, BCYR, BCNR, BZR, BNCR, BZNR Process Cycle


(External register holds displacement portion of branch address)

• Group 1: Process cycles of BCR (Branch on Condition) instructions.





• Op-Register Layout



---->

3125 MLM. Input/Output Processor [17559]

3 Operational Details


• Control Signals for ALSAR. See page 3-110.


Microinstructions (continued)

Microinstructions (continued) TB Process Cycle


(TB on bits in local registers).

• Group 1: Process cycle of TB (Test Bit and Branch) instructions Bit 'on' or bit 'off' conditions are tested, depending upon bit C4. If the condition to be tested is met, displacement portion (Y-Field) is stored





CSAR-B and D Clock



E*19*20*

Microinstructions (continued)


-125 3-

 Control Signals for: CRY Switch (E*10*) are: CRY Switch SX 0 to 5 - Inactive CRY Switch SX 6, 7 - Inactive CRY Switch SY - Active ALU A-Register (E*13*) are: A-Reg SX - Active A-Reg SY - Inactive

ALU B-Register (E*13*) are: B-Reg SX - Active B-Reg SY - Inactive


ALU D-Register (E*13*) are: D-Reg SX - Inactive D-Reg SY - Active

ALSAR (E*16*) are: ALSAR SX - Inactive ALSAR SY - Active



TB Process Cycle (continued):





3125 MLM. Input/Output Processor [17561]

Operational 3 Details

Microinstructions (continued)

Store (SDEC, SINC), Load (LDEC,LINC)


(Generation of control signals used during process cycles.)


- Group 2 Process Cycles of Store and Load
- Store (data from register into control storage) - Load (data from control storage into register) instructions.

It is possible to increment or decrement, simultaneously, the contents of the register specified by the R-field. If so, the contents of that register may be modified from ± 0 to ± 8 , as specified by the C-field bits 4 to 7. The result of this modification is restored into that register.

This modification has nothing to do with the modification of the register address, specified by the Y-field, during a multiple byte operation.

Modification of the displacement takes place in the first cycle following the access cycle of the instruction.






3-210

decoding during DS cycles, so that data

Store, Load Process Cycles

Group 2: Store (single byte) op Load (single byte) op The flowchart shows t S cycles. All actions simultaneo o the actual LST opera The cycle sequence is	eration ypical actions of Store usly performed by the tion, are not shown.	process cycles and IOP, but not belonging
Store Access Cycle	Store Process Cycle	DS-Cycle
Fetch store instruction Process previous instruction	Set contents of register, specified by Y-field into control storage data in buffer Prepare control storage address	Set data from control storage data in buffer into control storage Fetch next instruction
Fetch load instruction Process previous instruction	Prepare control storage address and address control storage location from which data will be taken	Set data from addressed control storage location into op-register Address data register specified by Y-field Set data into addressed register Fetch next instruction

- Number of cycles, required for store and load operations are the number of bytes to be handled +1.
- References:
- Store (single byte) operations are continued on Pages 3-220 to 3-230
- Load (single byte) operations are continued on Pages 3-235 to 3-245
- Multiple byte operations, see Pages 3-250 and 3-255
- Op-register layout and - Generation of control signals see Page 3-210.




4


3 Control storage address in CSAR-B and -D Set data byte from contro storage data in buffer into addressed control storage position under control of either control storage write right or control storage write left . Modify data address from CSAR-D by +1 and store into ALS-D R2 bit on Restore modified displacement into DLS Control storage address in CSAR-B and -D Set data from addressed control storage position into op-register ZLS-out register bit 1 on Take DLS address from ZLS and set into DLSAR Via: Set either byte right CRY-Switch (Y-field) or byte left ALU A-register (R-field) depending upor ALV D-register CSAR-D bit 0 into addressed DLS register under control of DLS write pulse Modify DLSAR contents, by +1 and store into ZLS Modify data address from CSAR-D by +1 and store into ALS-D

3125 MLM. Input/Output Processor [17563]




DS Cycle






Microinstructions (continued)

(Single byte, with both registers in DLS)



Store Access Cycle	Store Process Cycle	DS-Cycle
Fetch instruction from control storage and set into op- register	Analyze instruction: R2 bit - off Y1 bit - off Y2 bit - off ALS-B bit 0 - off Prepare control storage address Add increment/ decrement amount to displacement (see dotted line) Address register that contains data byte Set contents of data	Set data from con- trol storage data in buffer into addressed control storage posi- tion under control of 'control storage write right' or 'control storage write left'
Process cycle of pre- vious instruction, store modified address into ALS	register into control storage data in buffer Modify data register address and store into ZLS Store displacement into ALS-D Restore modified displacement into	Store modified data address from CSAR- D into ALS-D Access cycle of next
(MIAR or SIAR)	ALU controls: DLS ALU controls: DLS to A-register A-register SX = 0 A-register SY = 0 A-register to D- register D-register SX = 0 D-register SX = 1 Result to D-register D-register SX = 1 D-register SX = 1 B-register SX = 1 B-register SY = 0	instruction




Displacement

Modified CSAR-D

T41 D-Reg to ALS-D In Switch


References:

Subject	Pages
Load (single byte) ops	3-235 to 3-245
Multiple byte ops	3-250, 3-255
Op-register layout	3-210
Generation of control signals	3-210
Store/load flowchart	3-215
Store/load flowchart	3-215



Store

(Single byte with external data register and displacement in DLS)



3125 MLM. Input/Output Processor [17565]


Operational Details

Microinstructions (continued)

Store

(Single byte with data register in DLS and displacement in external register)

• Group 2: The cycles of a store (single byte) operation, with displacement in external register and data register in DLS, are executed according to the following scheme:



• Store (single byte) operation with displacement in external register data register in DLS

Store Process Cycle

Microinstructions (continued)

DS-Cycle

ALS-D In Switch

Modifier ontrol Storage Pointer Data In Buffer E*2** Control Storage E*10* **Op-Register** C | R | Y CRY-Switch A-Register **B**-Register Digit Switch ALU E*22* 23* D-Register

Load

(Single byte with both registers in DLS)


• Group 2: The cycles of a load (single byte) operation, with both displacement and data registers in DLS, are executed according to the following scheme:

Store Access Cycle	Store Process Cycle	DS-Cycle
Fetch instruction from control storage and set into op- register	Analyse instruction R2 bit off Y1 bit on Y2 bit off ALS-B bit 0 off Prepare control storage address	Set data from address control storage loca- tion into op-register Address data register
	Add increment/ decrement amount to displacement (see dotted line) Set control storage address into CSAR- B and CSAR-D	Set either byte right (Y) or byte left (R) depending upon CSAR-D bit 0 into addressed data regis- ter under control of respective write pulse
	Store data register address into ZLS (modification is suppressed by bit Y1 - on)	Modify data register address and store into ZLS
Process cycle of pre- vious instruction, store modified address into ALS (MIAR or SIAR)	Store displacement into ALS-D Restore modified displacement into DLS	Store modified data address into ALS-D Access cycle of next instruction
	ALU controls: DLS to A-register A-register SX = 0 A-register SY = 0 A-register to D- register D-register SX = 0 D-register SY = 1 ALU result to D- register D-register SX = 1 D-register SX = 1 D-register SY = 0	ALU controls: CRY switch to A- register A-register SX = 1 A-register SY = 0 A-register SY = 0 D-register D-register SX = 0 D-register SY = 1

ALS Write Pulse T80 DLS Write Pulse

Contents of CSAR-B and -D

T56 CSAR Cik




Ctrl Stg 🧱 Address

References

Subject	Pages
Store (single byte) ops	3-220 to 3-230
Multiple byte ops	3-250, 3-255
Op-register layout	3-210
Generation of control signals	3-210
Store/load flowchart	3-215

.

G - modified data register address Set contents of input switch into ZLS Set contents of ALS-D in switch into ALS-Dt Set contents of input switch into DLS



† Displacement from D-register at T78 Modified data address at T23





Load


(Single byte with data external register and displacement in DLS)

• Group 2: The cycles of a load (single byte) operation, with external data register and displacement in DLS, are executed according to the following scheme:

(Store) Access Cycle	(Store) Process Cycle	DS-Cycle
Fetch instruction from control storage and set into op- register	Analyse instruction R2 bit off Y1 bit on Y2 bit on ALS-B bit 0 off Prepare control storage address ADD increment/ decrement amount to displacement. See dotted line Set control storage address into CSAR-B and CSAR-D Store data register address into ZLS (modification is suppressed by bit Y1 on)	Set data from add- ressed control storage position into Op- register Address data register Set either byte right (Y-field) or byte left (R-field) depending upon CSAR-D bit 0 into addressed data register under control of respective write pulse Modify data register address and store into ZLS Store modified data address into ALS-D (from CSAR-D)
Process cycle of pre- vious instruction, store modified address into ALS-D (MIAR or SIAR)	Store displacement into ALS-D Restore modified displacement into DLS ALU controls:	Access cycle of next instruction ALU-controls: CRY Switch to A- register A-register to D- register
	ALC controls DLS to A-register A-register to D-register Result to D-register see page 3-235	see page 3-235



Subject	Pages
Store (single byte) ops	3-220 to 3-230
Multiple byte ops	3-250, 3-255
Op-register layout	3-210
Generation of control signals	3-210
Store/load flowchart	3-215




T91 Ext Write Pulse

Microinstructions (continued)

Load

(Single byte with data register in DLS and displacement in external register)

• Load (single byte) operation with displacement in external register and data register in DLS



3125 MLM. Input/Output Processor [17569]

Operational Details

Microinstructions (continued) 3-245

В

Microinstructions (continued)


Store, Load (Multiple Byte) Operations

А Multiple byte operations in principle are executed in the same way as single byte operations with the exception that the same number of DS cycles take place, as bytes handled.

A maximum of eight bytes may be handled with one instruction. A multiple byte operation is terminated as soon as a data register address with all the three

low order bits on or off is reached (8 byte boundary). This means the number of bytes that is handled is defined by the start address, defined by the Y-field in the instruction.

Multiple byte operations are executed according to the schemes shown here for a store-op, and on Page 3-255 for a load-op.



Note 1: Registers displacement and data must not both be external.

STORE (Multiple byte) Operation

Store Access Cycle	Store Process Cycle	1st DS	S Cycle	DS Cycles	Last But Or
Fetch store instruction from control storage	Store instruction in op-registers Modify displacement by increment/decrement amount from C field and restore into its register Address 1st data register, modify data register address and store it into ZLS				Address last data data register add into ZLS
Ctrl stg Data in bfr wr pulse (T58)			the the second second		
Contents of control storage data in buffer	1st D	ata Byte	2nd Data By	te La	st Bγte But One
Ctrl stg write left or right (T02)		Rage Aug			
Contents of addressed control storage position		1st Da	ta Byte	2nd	Last Data By
ALS-D write Pulse (see Note 2)				()	
Contents of ALS-D	Displac	ement [Displacement +1		
CSAR Clock T56			ARET AN		
Contents of CSAR-D	Instr Addr Addr of 1	st Data Byte	Addr of 2nd Dat	ta Byte	
<i>Note 2:</i> T23 normal (restore modified CSAR-D) T78 LST-OP (store displacement from ALU D-register)					
Process cycle of previous instruction Store modified address into ALS (MIAR or SIAR)	Prepare control storage instruc- tion (set ALS-B into CSAR-B and D-register into CSAR-D) Set 1st data byte into control storage data in buffer	Modify contents store into ALS-D control storage a ALS to address r storage position), use modified ddress from		With this modific register address 8 is reached. At the end of t new address (out register) generate 'RST DS-Mode',
	Store displacement into ALS-D		The nur	hber of these	causes 'DS-Mode set (T13 Externa
			depends	nber of these s upon the nu b be handled	

One DS Cycle	Last DS Cycle	
ata register, modify ddress and store	ZLS holds last data register address plus 1	
	Last Data Ruta	<u> </u>
e	Last Data Byte	3
a Byte But One	Last Data Byte	
Displacement +n	Displacement + (n +	1)
George State		
Addr of La	st Data Byte Next Instr A	ddr }
	ALS-D holds displacement of last control storage address plus 1	
lification of data ss 8 byte boundary		
of this cycle this output of ZLS-out rates the signal e', that in turn ode RST FL' to be rnal Zone Clock)		
	Address next instruction (access cycle for next instruction)	

Store, Load (Multiple Byte) Operations (continued)

The way in which a load multiple byte operation is executed is shown on this page.

With either DLS or external write pulse, data from addressed control storage position is set into addressed data register. These write pulses are active exclusively with the two signals:

- Left byte select (CSAR-D bit 0 = 0)
- Right byte select (CSAR-D bit 0 = 1)


R-field or Y-field from op-register are set into CRY-switch. From here, selected data byte is gated via ALU circuitry into addressed register.

LOAD (Multiple byte) Operation


	(Store) Access Cycle	(Store) Process Cycle	1st DS Cycle	DS Cycles	Las
	Fetch load instruction from control storage	Load instruction in op-register Modify displacement by increment/decrement amount from C-field and restore into its register Store data register address into ZLS with <i>no</i> modification	Address 1st data register, modify data register address and store into ZLS		Address data regi into ZLS
	ALS-D Write Pulse (see Note 1 on Page 3-250)				
	Contents of ALS-D	Displac	ement Displacement +1	└──┤}──	L
	CSAR Clock T56				
	Contents of CSAR-D	Addr of 1s	t Data Byte Addr of 2nd Dat	a Byte	l
	Op Register Clock (T02)	ALE ALE Z			ener e estant
00000000	Contents of op-register	Load Instruction	1st Control Storage Word		
CO CONTRACTOR OF CONTRACTOR OFONTO OF	DLS Write Pulse T80		Jobs Have L		
	Ext Write Pulse T91		1st Data Byte in DLS		
-	Process cycle of previous instruction Store modified address into ALS (MIAR or SIAR)	Prepare control storage address (set ALS-B into CSAR-B and D-register into CSAR-D) Store displacement into ALS-D	depend	mber of these s upon the nui s to be handle	mber

3 Operational Details

Last But One DS Cycle	Last DS Cycle	
ress last data register, modify register address and store ZLS	ZLS holds last data register address plus 1	
Displacement +n	Displacement + (n + 1	,
Addr of La	st Data Byte Next Instr Add	ir }
89		
	Last Control Storage Word	Next Instr
La	st Byte But One in DLS in D	Byte
	Last Byte But One in Ext In	Ext
	ALS-D holds displacement of last control storage address plus 1	
this modification of data ter address on 8 byte dary is reached noutput of ZLS-out register DS-Mode' is generated, that rn causes 'DS-Mode RST FL' set in the next cycle. See		
Page 3-250		
		-
	Address next instruction (access cycle for next instruction)	
Microinstrue	ctions (<i>continued</i>) 3-2	55



SABR and SADR Process Cycle (DLS register to ALS)




3125 MLM. Input/Output Processor [17573]



3-315

Microinstructions (continued)


Microinstructions (continued) SABR and SADR Process Cycle (External register to ALS)




Microinstructions (continued)


SZI Process Cycle

• Group 3: Process cycle of SZI (Store into ZLS) instruction.




• Op-Register Layout and ZLS Write Pulse Generation






Timing

.










 Control Signals for: CRY-Switch ALU A-Register ALU D-Register See page 3-310 Note: This box represents a number of AND/OR blocks

Microinstructions (continued)





SZR Process Cycle (External Register to ZLS)




3125 MLM. Input/Output Processor [17577]



Microinstructions (continued)

Microinstructions (continued)

X-Register of SVP link card) instruction.



Microinstructions (continued)

SLKR Process Cycle

(DLS register to X-register)

Instruction to be

executed in op-register

Analyse op code (C-field)

Propagate contents of address DLS register via ALU A-register ALU D-register ALS-D in switch ALS-out register to SVP Link


Generate X-register clock

Set contents of 'From'


register into X-register under control of X-


register clock

 Group 3: Process cycle of SLKR (Store into X-Register of SVP Link) instruction



• Control signals for: ALU A-Register (E*13*) are: A-Reg SX – Inactive A-Reg SY – Inactive ALU D-Register ALS-Out Register X-Register See page 3-340









Microinstructions (continued)


Microinstructions (continued)

SLKR Process Cycle




• Group 3: Process cycle of SLKR (Store into X-Register of SVP Link) instruction





• Control Signals for: ALU A-Reg (E*13*) are: A-Reg SX – Inactive A-Reg SY – Active ALU D-Register see page 3-335 ALS-Out Register see page 3-340 X-Register see page 3-340

• Timing (see page 3-345) Same as for DLS to X-register except that external register is loaded into ALU A-register





Microinstructions (continued)

LLKR Process Cycle

(X-Register to DLS)

• Group 3: Process cycle of LLKR (load X-Register contents into 'To' register) instruction.






Control Signals for:


- CRY -Switch (E*10*) are: CRY-Switch SX 0 to 5 - Active CRY-Switch SX 6,7 - Active CRY-Switch SY - Active
- ALU A-Register (E*13*) are: A-Register SX - Active A-Register SY – Inactive

ALU D-Register (E*13*) are: D-Register SX – Inactive D-Register SY - Active







• Op-Register Layout



3125 MLM. Input/Output Processor [17581]






Microinstructions (continued)


Microinstructions (continued)

LLKR Process Cycle

(X-Register to External Register)

• Group 3: Process Cycle of LLKR (load X-Register contents into) 'To' Register) instruction.





Microinstructions (continued)

3-360


to External Registers


LBI to DLS Register Process Cycle

• Group 3: Process Cycle of LBI (load byte into DLS register specified by R-field and contents of addressed ZLS position)


• Op-Register Layout and DLS Write Pulse Generation

 Control Signals for: CRY-switch
 ALU A-Register
 ALU D-Register
 see page 3-355






Timing



3125 MLM. Input/Output Processor [17583]

3 Operational Details






Microinstructions (continued)

Microinstructions (continued)


LBI to External Register Process Cycle

• Group 3: Process Cycle of LBI (load byte into the external register specified by external address)





Timing



Microinstructions (continued)

3125 MLM. Input/Output Processor

3 Operational Details


This page is intentionally left blank

Microinstructions (continued)

MV, MVX Process Cycle (Both Registers in DLS)

• Group 3: Process cycle of LBR operations.

These operations allow the movement of the content of one register to



Y-Field Bits

2 3 4

0

• Op-Register Layout and Control Signal Generation

R-Field Bits

5

3 4

2

C-Field Bits

4 5 6 7

2

1. YO - Suffix U bit, allows the changes of IARs after execution of the instructions

Notes:

Y1 - Has to be zero

2. This box represents a number of AND/OR blocks

MV, MVX Process Cycle (continued)

(External Register to DLS Register, DLS Register to External Register, External Register to External Register)

• Group 3: Process cycle of LBR operations (continued from page 3-375)

'From' Reg

'From' Reg

A-Reg

'To' Reg

D-Reg

D-Reg

anno.

• Timing for Move External to Local Register

Signal Name or Action 9 (

Contents of DLSAR

Contents of EXTAR

Contents of A-register

Contents of D-register

Contents of DLS register


A-register Clock

D-register Clock

DLS Write Pulse


Ext Write Pulse


Contents of external registe




• Op-Register Layout and Control Signal Generation

- Timing for Move Local to External Register Signal Name or Action 9 'From Reg Contents of DLSAR 'To' Reg ______ Contents of EXTAR A-register Clock 2. x 192.00 'From' Reg Contents of A-register minin mm D-register Clock A-Reg mmm Contents of D-register VIIIIII
- Timing for Move External to External Register








Note: This box represents a number of AND/OR blocks

3125 MLM. Input/Output Processor [17586]



ADDI, ANDI, EORI, ORI, TADDI, TANDI, TEORI, TORI Process Cycles




Operational 3 Details


Microinstructions (continued)

ADD, AND, EOR, OR, TADD, TAND, TEOR, TOR

Process Cycles

(Both registers in DLS)






 ALU Function 	ons:		
ADD	A + B	A ≙ 9	1001
		B ≏ 3	0011
		C ≏ 12	1100
AND		А	1001
		В	0011
		Result	0001
EOR		А	1001
		В	0011
		Result	1010
OR		А	1001
		_B	0011
		Result	1011

• ALU conditions are:


ALU result zero

ALU carry

A number of branch conditions may be generated in connection with C-field bits 6 and 7. (See page 3-115).




ADD, AND, EOR, OR, TADD, TAND, TEOR, TOR Process Cycles



Op-Register Layout and Control Signal Generation

3125 MLM. Input/Output Processor [17590]






Microinstructions (continued)

Microinstructions (continued)

ADD, AND, EOR, OR, TADD, TAND, TEOR, TOR Process Cycles

('To' register is external, 'From' register in DLS)



3 Operational Details

This page is intentionally left blank



Microprogram Control

Cycle Timing and Arrangement

The diagram shows how an instruction is fetched and how addressing is carried out for access and process cycles.

The operation of IOPs is microprogram controlled. Execution of the individual microprograms follows the same scheme, because all IOPs are of the same structure.

All microinstructions, except those that specify data load/store operations, are executed in one cycle.

Each process cycle is preceded by an access cycle as shown in the following table:

Access cycle n	Access cycle n+1
process cycle n-1	process cycle n

Access cycle: to read out the instruction from control storage into op registers.

Process cycle: to execute the microinstruction. Overlapping of access and process cycles (except for the very first and very last instruction) is the reason for process cycles being followed by process cycles.

Cycles "n" belong together and represent access and process cycles for instruction "n"

Cycle "n-1" represents process cycle of instruction "n-1", preceeding instruction "n"

Cycle "n+1" represents access cycle of instruction "n+1" following instruction "n".

If time sliceing mode is "on" access and process cycles "n" may belong to one routine, while access cycle "n+1" and process cycle "n-1" may belong to other routines.

Cycle Timing

Function	Cycle 1	Cycle 2		
Previous Link in ALSAR (read out index word)	L			
Index word in ALS out register				
Index word in index register				
Pointer (access) in ALSAR (fetch instruction "n")	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1			
ALS contents in CSAR		and the second		
Control storage contents in op-register (instruction "n")		an tha an an the state of the stat	31	During this time, the list
Trap register	and the second second second	and the second		During this time, the link to have the new link addr
Link in ALSAR (read out next index word)				
Next index word in ALS out register	juo	an an an an an thair an Andrea		
Next index word in index register		and the second		If instruction "n" is a data
Next pointer (access) in ALSAR (fetch instruction "n + 1")			<u> </u>	the process pointer is used out the data address
Next ALS contents in CSAR		1999-1999-1999-1999-1999-1999-1999-199		
Next control storage contents in op-register (instruction "n + 1")				At the beginning of each o
				is compared with the new Compare equal specifies A
Comparison of current pointer and next pointer				Compare unequal specifie
Modify CSAR-D and set into ALS in switch				
Return modified CSAR-D into ALS				
Pointer (process) in ALSAR (if it addresses ALS to read in the modified				
CSAR-D)				
Access Cycle for Instruction "n"	,	Access Cycle for Instruction	on "n + 1" and F	Process Cycle for Instruction "n"

Access Cycle for Instruction "n'

During this cycle, the link portion of the preceding index word addresses the ALS. The index word is read out and set into the index register. The pointer portion is now used as access pointer to address ALS and fetch the address of the next instruction that is to be executed. The contents of ALS are set into CSAR, which addresses control storage to set instruction "n" into the op-register. At the end of this cycle, the link portion is set into the ALSAR to fetch the next index word

During this cycle, the next index word is fetched as described under "cycle 1". Simultaneously, the CSAR content is modified, returned to ALS, and instruction "n" is executed. The pointer is now used as process pointer and is set into ALSAR to fetch the control storage address when data has to be fetched or stored. The process pointer simultaneously addresses the control storage data in buffer, the ALU condition code buffer, and the ZLS. This enables addressing of local and external registers and allows the storing of results and

conditions of the current process cycle.

3 - 500

ng this time, the link may be modified. This is early enough we the new link address ready for the next access cycle

truction "n" is a data-fetch instruction or a store instruction, ocess pointer is used instead of the access pointer to read ne data address

e beginning of each cycle, the current pointer (index register) npared with the new pointer (ALS-out register). pare equal specifies Normal Mode pare unequal specifies Time Slice Mode

Execution of IOP Microprograms

The execution of IOP microprograms is controlled by index words. These index words consist of a 3-bit wide pointer and a 5-bit wide link portion. The format of index words is as follows:

1	0	1	2	0	1	2	3	4	Ρ
	Pc	in	ter		-ι	.in	k -	-	

The pointer always indicates an IAR. This IAR contains the control storage address of the instruction that is to be executed next. The link leads to the next index word.

Index words are stored in ALS.

The results from comparing pointers (current pointer in index register with new pointer in ALS-Out register) define the mode.


Compare equal = normal mode, compare unequal = time slice mode means that in normal mode, all pointers point to the same IAR. In time slice mode, pointers point to different IARs.

Additionally, both modes, may be trapped, see Page 3-550. For arrangement of access and process cycles see Page 3-500, timing of access and process cycles see Page 3-500, actions performed during access and process cycles see Pages 3-050, 3-055, 3-500.

Normal mode


In normal mode one program or one routine is executed under control of at least one index word. A chain of index words is not absolutely necessary.

If only one index word is used, execution of the microprogram would be as follows:



The Link leads to the address of its own index word. This means microprogram control loops on one index word.

If a chain of n index words (maximum is = 16) is used, execution of microprogram would be as follows:



the address of another pre-determined chain of index words, allows the setting up of timings, because index word number one is always number of IOP cycles. and each cycle is of a (e.g. time out conditions).



• Time slice mode

Time slicing allows multiprogramming. Time slicing is used to run. several microprograms (or routines) stored in the control storage of one IOP simultaneously. This means the execution of one or more microinstruction of the program is followed by the execution of one or more microinstruction of another microprogram.

All programs then run at a reduced and variable speed, according to the pre-determined distribution of the IOP cycles.

The distribution of the IOP cycles is carried out by the microprogrammer. The program sequence is defined by the index words.

Here the pointers are different and may be considered as program numbers or program identifiers.

The link too, leads to the next index word.

With other words = The chain of index words is used in the same way as in normal mode, but in particular the pointers point to different IARs. This means that during one cycle an instruction of one program is executed, and during the next cycle an instruction of another program is executed.

Circuitry necessary to implement time slicing is shown on Page 3-520 (time slice mechanism).

The independency of pointer and link allows any sequence in the execution of program steps.

The number of index words required, depends upon the number of microinstructions to be executed in a repetitive sequence.

The resulting chain of index words is also called "time slice period".

For regular programming a maximum of 16 index words is provided.

Versions in which time slicing may be used are shown on Page 3-530.


Cycle timing for access and process cycles is shown on Page 3-500.

Microprogram Control (continued)

Microprogram Control (continued)

Time Slicing Mechanism According to the internal arrangement of the following registers up to 8 different microprograms may be executed. ALS (4 x 8 halfwords) ZLS (4 x 8 bytes) ALU Cond. Code BFR (1 x 8 positions) Ctrl Stg Data In BFR (2 x 8 positions) see Note Mode BFR (1 x 8 positions) All consist of 8 or a multiple of 8 storage positions. The diagram shows that one of the storage positions 1 to 8 out of each group is assigned to one program. These assigned storage positions are addressed by one pointer, representing the program number or program identifier. 11 After an index word is read into ALS-out register, the pointer first addresses mode buffer position 2 The contents of mode buffer position and pointer then addresses ALS position (access pointer) 3 Addresses ALS position according to "mode" either: Main IAR or Sub IAR or Data address register is selected. 4 Subsequently, the pointer is set into pointer register and process pointer register. The pointer is held for the process cycle to address ZLS position. 5 Addresses ZLS position, according to ZLSAR bits 0 and 1 either local zones or external zones or LST address register is selected. Both, local as well as external zones together with op-register contents, are used to address DLS or external work registers. During DS cycles work register addressing is carried out by the contents of LST address register. 6. Addresses ALU condition code buffer position to hold ALU zero and carry conditions (besides the actual result) for later branch operations. Addresses control storage data in buffer that works as an interim 7 storage for data, to be stored during DS cycles.

ALS and mode buffer once more are addressed by the same pointer, to restore modified addresses and updated mode (process pointer).



3-520

Versions of Time Slicing

Execution of more than one program (or routine) can be carried out in two different ways:

• Fixed time slice period:

A fixed number of index words is used to control execution of the different microprograms. The chain of index words remains unchanged. Depending upon time requirements cycle distribution is achieved by charging pointer portion of index words by the use of SAB or SAD instructions

• Variable time slice period:

A variable number of index words control the execution of the different microprograms. The chain of index words is altered.

Depending upon time requirements cycle distribution is achieved by changing the link portion of index words by the use of SAB or SAD instructions.

Fixed Time slice period


A common program (A) and three programs (B, C, D) which serve I/O devices A, B, and C run in time slice mode. The diagram shows that no device requires service at the moment. The 16 index words are used for program control. Each index word represents one sixteenth of the fixed time slice period.


As soon as an I/O device requires service, a trap bit or request bit is activated. With this bit active a branch to the device program is performed. This device program starts with a series of SAB and SAD instructions to change the cycle distribution according to the time requirements of the device. The chain of index words remains unchanged, but in this example 4 pointers have been altered. This increases performance of program B, while the performance of program A is reduced.

Variable Time slice period

Same conditions as for fixed time slice period but with the exception that with a variable time slice period the index words do not represent fixed fractions.

Same conditions as above, but with the exception that the time slice period is changed as a result of changing 4 link portions by SAB or SAD instructions.





IAR of Program

Chain of 16 Index Words

Chain of 16

Index Words


IAR of Program

Chain of 16


Index Words

IAR of Program

Chain of 16







3-530 Microprogram Control (continued)

Microprogram Control (continued)

Trapping

The microprogram that is operating can be trapped both in normal mode and in time slice mode.

Trapping is used by the devices as soon as immediate service is required.

The three trap bits A, B, C are ORed with the link portion of the current index word.


According to the bit pattern of the link, active trap bits either influence microprogram control, or do not.

This permits "to leave", or "to alter", or "to keep" the chain of Index words which permits jumping to another routine, changing the sequence in executing program steps, and continuing with the unchanged chain of index words.

With other words, program levels or priorities may be classified by these traps.

The modified link then leads to an index word which points to a routine that serves the needs of the requesting device.

Direct trapping permits three trap levels, but *coded trapping* permits up to seven trap levels.



Trap Bit Priority A: Highest B: Medium C: Lowest

Microprogram Control (continued)

This page is intentionally left blank

3125 MLM. Input/Output Processor

3 Operational Details

IOP, SVP Communication

The following data flow shows in principle how the SVP data bus and SVP address bus interconnects the SVP and IOPs.

Both buses are one byte wide and are connected from SVP via MSC and IPU through the magnetic tape adapter and all IOPs.

The SVP data bus returns from the last subprocessor or adapter to the SVP, while SVP address bus is terminated in the last subprocessor or adapter.

The SVP data bus has no parity bit. The parity bit line is used to propagate the control strobe signal through the system as mentioned above.


The SVP buses are used for:

- IMPL
- System survey (idle sense)

SENS operations

CTRL operations

For more information, refer to pages 3-920, 3-930, 3-940, 4-050, 4-055.



IOP – SVP Communication 3–910

SVP SENS Operation


• Control strobe is inactive.

Two types of sense operations have to be distinguished: SVP idle sense

SVP error sense.

The idle sense is used for system survey and is represented by an SVP microprogram routine called SVP main sense loop. Within this main sense loop each subprocessor and adapter is addressed periodically. The addressed subprocessor or adapter then gates its idle sense information on the SVP data bus. (In this way, the operating conditions of each subprocessor and adapter are checked periodically.)

The idle sense information is one-byte wide and contains the following:



If the idle sense does not contain any unusual condition no action is 'taken by the SVP and the SVP continues with its main sense loop.

If an address bus check occurs, propagation of the SVP address bus is prevented, and the idle sense bit pattern is set onto the SVP data bus. This points to the subprocessors and adapters between which the address bus error occurred.

SVP CTRL Operation

• Control strobe is active.

By use of SVP control operations the SVP is able to load certain bit patterns, via the SVP link, into the IOP circuitry. According to these bit patterns the IOP is operated under control of the SVP.


To perform a useful log, the K-register on the SVP link card may be loaded (by control 0) with bit patterns via the SVP data bus. These bit patterns appear on the K-bus, which activates and inactivates numerous control signals within the IOP circuitry. This permits different sense operations (according to the K-bus setting) which check out the IOP circuitry.

The K-bus setting also defines the mode, under which an IOP is operated. (See page 4-050.)

For further information, see the following pages: 4-010 and 4-020 Data Flow 3-930 SVP SENS Table 3-940 SVP CTRL Table.

SVP Main Sense Loop

• With IOP halt or with PCR bit in idle sense, the SVP takes the following action:



3 Operational Details

IOP – SVP Communication (continued)

SVP SENS Table

- IOPs and IOP registers are addressed via SVP address bus 0.
- Information is transferred, via SVP data bus 0, from IOPs to the SVP.
- Control strobe is inactive.
- Further information is given under "Link to SVP" and "K-Bus" on Page 4-050

Register Address IOP Mode Address SVP Data Bus 0 SVP Bus O Addr K-Bus Bits Bits Bit 1 Bit 2 Bit 7 Bit O Bit 3 Bit 4 Bit 5 Bit 6 0 to 7 0 to 3 2 | 3 | 4 IOP Address 0 (Not) Data Bus Check IOP Halt (Not) PCR FL Idle sense Addr Bus Check 0 1 2 3 1 (Not) Clock Check (Not) Op-Reg Check (Not) ZLS Check (Not) Ext Addr Check (Not) B-Reg Check (Not) D-Reg Check (Not) CSAR Check (Not) X-Reg Check Check sense Scope Sense 1 2 SVP Requ FL (Not) Br Cond Prevent I/O 2 4 · 3 5 6 Scope sense bit Scope Sense 2 3 0 2 1 3 4 5 6 7 R-Bus Bits. 4 From ALSAR v Time Slice FL Addr Equal Comparison 3 7 4 5 6 Pty R2 to R7 Process Pointer Bits 5 Set DS Mode Set SR Mode From ALSAR v Set MP Time Slice FL Addr Equal Comparison 2 0 Link Bits 6 Set to 1 Link Bit 0 Time Slice FL Addr Equal Comparison From ALSAR v 1 2 3 4 Access Pointer Bits Access Mode Time Slice FL Addr Equal Comparison From ALSAR v 7 M0 (DS) MP 0 2 M1 (SR) 1 **CR-Register Bits** From CRY-swit C3 C2 R2 R3 R4 R5 R6 R7 8 ALS-D Bits Addressed by F 6 7 0 1 2 3 4 5 Y-Register Bits From CRY-swi Y2 Y3 Y0 Y1 Y4 Y5 Y6 Y7 1 9 ALS-D Bits Addressed by pr 0 1 2 3 4 5 6 7 C-Register Bits DS Cycle FL Load Cycle FL Invert Control Storage Word Parity From CRY-swit C4 C7 C5 C6 Α Pointer Bits Link Bits Index word D v 0 1 2 LO L1 L2 L3 L4 X-Register Bits From CRY Swi 0 2 3 1 4 5 6 7 - 1 В ALS-D Bits Addressed by a 0 1 2 3 4 5 6 7 ALS-B Bits с Addressed by F 2 5 6 7 0 1 3 4 ALS-B Bits D Addressed by p 2 6 7 5 0 3 1 4 Pointer Bits Link Bits Index word B v Е 2 LO L1 L2 L3 L4 0 . 1 ALS-B Bits Addressed by a 5 6 7 2 0 1 3 4 F X-Register Bits 0 2 3 1 4 6 5 7

Remarks
positions are connected to pins for test purposes
via ALS-out register to X-register
tch
t-bus bits 3 to 7 via ALS-out register to X-register
tch
rocess pointer and mode via ALS-out register to X-register
tch
via ALS-out register to X-register
itch
ccess pointer and mode via ALS-out register to X-register
R-bus bits 3 to 7 via ALS-out register to X-register
process pointer and mode via ALS-out register to X-register
via ALS-out register to X-register
access pointer and mode via ALS-out register to X-register

SVP CTRL Table

• IOPs and IOP-registers are addressed via SVP address bus 0.

• Information is transferred, via SVP data bus 0, from the SVP to IOPs.

• Control strobe is active.

• Further information is given under "Link to SVP" and "K-Bus" on Page 4-050

IOP Address	Register Address	Mode	[SVP Dat	a Bus O	· · · · · · · · · · · · · · · · · · ·			
SVP Add		K-Bus	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7	Remarks
Bits 0 to 3	Bits 4 to 7	Bits 2 3 4									
	0		Check Stop Override		Service Mode	Clock Reset	Stop at Cycle End	Address Equal Comparison	Clock Step		Set SVP data bus 0 into K-register
1	1										Set SVP request FL
	2										Reset CE FL
	3	0	0	1	2	3	4	5	6	7	Reset PCR FL and set SVP data bus 0 into X-register
	4 & 5	1	0	1	2	3	4	5	6	7	Set ZLS out register contents into X-register
ay be	6	1	К2	КЗ	К4	К5	К6	К7	IOP Check Stop	Set to 1	Set K-bus into X-register
and m	7	1	0	1	2	3	4	5	6	7	Set D-register (ALU) into X-register
egisters	8	1 1	0 to R0 (later C2)	1 to R1 (later C3)	2 to R2	3 to R3	4 to R4	5 to R5	6 to R6	7 to R7	Set X-register contents into CR-register (op-register)
or all r	9	1 1	0 to Y0	1 to Y1	2 to Y2	3 to Y3	4 to Y4	5 to Y5	6 to Y6	7 to Y7	Set X-register contents into Y-register (op-register)
mmon 1 B'	A	1	Not	used	Invert	Control Storage Word Parity	4 to C4	5 to C5	6 to C6	7 to C7	Set X-register contents into C-register (op-register)
The IOP address is comm either '8', '9', 'A', or 'B'	В	0	0	1	2	3	4	5	6	7	Set SVP data bus into X-register (via ALS-D in switch ALS out register)
dre		0									IOP start (process access)
10P ad	с	1	Prevent control storage to Op-register	Control Storage Write Right	Control Storage Write Left	Control Storage Data In Buffer Process Area Select	Prevent modification to ALS-D	Retain Index Register	Prevent CSAR clock	D-register to Index Register	IOP start (service access) (See Note)
he		0									IOP start process
e 1					2	l					C2, C3, R2 to R7 into CRY-switch
							0	0			CRY-switch to A-register; CRY-switch to B-register; A-register to D-register
							0	1	Not	used	'X' FF to B-register; A-register crossover to D-register
		1.11					1	0			DLS to A-register; DLS to B-register, external in bus to D-register
	D	1			Not used 🐑		11	1	-		External in bus to A-register; external in bus to B-register; ALU to D-register
	(ALU								0	0	A-register clock
	service								0	0	B-register clock A-register and B-register clock
	control)								1	0	D-register clock
	E				Not	used			ZLS to ZLS-Out Register	R-bus Bits 4 to 7 to External Zone Register	
	F				Not used		R-bus to CSAR-B D-register to CSAR-D	R-bus and D-register to Address comparison	Force 'Ext Wr' Pulse	Force DLS Wr Pulse	R-bus = R-bus Bits 2 to 7

Note:

Prevent control storage to op-register: Control storage data in buffer process area select: Prevent modification to ALS-D: Retain index register: D-register to index register:

'Op-reg clk' is suppressed.

'Control storage data in bfr sel' is suppressed.

'ALS-D wr pulse' is suppressed.

'T35 Index register clk' is suppressed. 1. Via ALS-D in switch and ALS-out register.

2. 'Control storage data in bfr wr pulse' is suppressed.


3125 MLM. Input/Qutput Processor [11236A]

Operational Details 3

SVP CTRL Table 3-940

Chapter 4. Functional Units

IOP Data Flow (System Linkage)






This page is intentionally left blank

3125 MLM. Input/Output Processor

.




3125 MLM. Input/Output Processor [17600]



,








IOP Data Flow (continued) 4-021

Link to System

General

- IOPs are connected via "buses" to system components (subprocessors and Front Ends)
- These buses are connected to "external registers", which are addressed by encoding the external zone register bits and the EXTAR bits.
- A number of chain and octopus control lines determine the conditions and direction of any data transfer between IOPs and the MSC.
- For a definition of chain and octopus control lines refer to pages 2-120 and 2-130.




IMPL (Initial Microprogram Load)

- IMPL is performed under control of the SVP. Information is stored as bytes of data into addressed control storage locations.
- Each stored byte is fetched by the SVP and the received bit pattern is compared with the transmitted bit pattern.
- If the comparison is equal, the SVP continues with the IMPL.
- If the comparison is unequal, the SVP attempts to store the inversion of the failing byte. If a further comparison is equal, the SVP continues with the IMPL. If the comparison is again unequal, IMPL terminates and a message is given to the operator.
- Simultaneous with the store operations, the SVP generates a "hash total # 1".
- After IMPL is completed, the whole microprogram block is refetched and a "hash total #2" is generated.
- The two hash totals are compared. If the comparison is equal, the IMPL is successful and the IOP is started. If the comparison is unequal, the SVP continues with the IMPL for the next subprocessor and a message is given to the operator.
- The started IOP continues with the initialization phase. The IOP is cleared and the chain of index words is generated. After completion of initialization, the address of the first index word is forced.
- The first index word is then set, via the index register, into the pointer and link registers, and the first instruction is read from control storage into the op-register. This instruction is an instruction of the basic loop, where the IOP idles and waits for the first selection or service request.
- For further details of SVP operations, refer to IBM 3125 Processing Unit, Service Processor Subsystem, Maintenance Library Manual, Order No. SY33-1065.

Link to SVP

- An IOP cannot start communication with the SVP by itself. Two possibilities exist to request SVP service:
- 1. By microprogram. The 'PCR' latch is set, its output being gated to the SVP data bus switch.
- 2. In the event of circuit errors, the IOP is stopped automatically, thereby activating the 'IOP halt' line, which is gated to the SVP data bus switch.
- The 'PCR' line and the 'IOP halt' line that are associated with the IOP address are sensed periodically by the main sense loop (idle sense) of the SVP. If one of these lines is active, the SVP branches to its log routine and fetches pertinent information from the requesting IOP.
- Link to SVP is established via an SVP data bus and an SVP address bus, both one-byte wide.
- SVP SENS operations do not influence the execution of the IOP microprogram.
- A number of special microprogram instructions also allow transfer of information between IOP and the SVP link.
- Detailed information is given on the pages listed below: Data flow, Page 4-010 SENS and CTRL tables, Pages 3-930 and 3-940
 - Microinstructions, Pages 3-030, 3-340, 3-345, 3-350, 3-355, 3-360 Sense and control operations, Page 3-920

Address Bus



- With this address and no control strobe, the information specified by the SENS is set onto the SVP data bus.
- With this address and control strobe, either SVP data bus 0 or information specified by the CTRL is set into the X-register. The IOP then operates under control of the SVP, according to the bit pattern that has been set.

K-Bus

- of the SVP microprogram (see table below).
- Functional Units (Page 4-055) shows K-register and its circuitry.

K-Bus Bits (see Note 1)		,	Mode								
2	3	4	5	6	7						
0	0					Process mode					
1	0					Service control mode	Mode Select				
1	1					Service display mode	(see Note 2)				
1	0	0	0	0		Control service access cycle					
1	0	0	1	0		Control service access cycle with stop on address comparison equal	Started by CTRL/C				
1	0	1	0	0		Single access cyc	Instruction				
1	0	1	0	1		Single access cyc with clock step					
0	0	0	0	0		Cont process cyc	Started by				
0	0	1	0	0		Single process cyc	CTRL/D Instruction				
0	0	1	0	1		Single process cyc with clock step					

Notes

through bit 4 being activated.

2. The K-bus can be regarded as the "mode switch" of former systems



• The K-register bit combinations represent the mode in which each IOP operates under control

1. Bit 2 must not be activated before the IOP has been stopped

SVP Link Card

The SVP address bus is a byte-wide bus that is used to address IOPs and registers within the IOPs. The bus ends at the last subprocessor. Bus layout is shown on Page 4-050.

The SVP data bus is a byte-wide bus without parity. Data is transferred, via this bus, from the SVP to the subprocessors, and from the subprocessors to the SVP.

Control strobe is a control line (from SVP) used to distinguish


between SENS and CTRL operations (see also Page 4-050).

Control strobe in connection with SVP address bus is used.

To set SVP Request FL

To reset PCR FL As clock signals for

K-register and X-register



	ib processor SVP inated here)
or adapt	er
	The SVP address bus and the SVP data bus are propagated from one IOP to the next IOP under two conditions: (Not) 'IOP select' (see example A). (Not) 'addr bus check' (see example B).
	The signal 'SVP Requ FL' indicates that the SVP requires IOP service. The 'SVP Request' FL is set as a result of the bit pattern on the SVP address bus and is reset when the desired information is loaded into the X-register.
	The signal 'Progr Cntrl Req FL' indicates that the IOP requires SVP service. This signal is activated by the microprogram after the desired information is loaded into the X-register.
	The 'IOP halt' line indicates that the IOP requires SVP service. The line is activated whenever a circuit error occurs in an IOP
	The bus lines 'Scope Sense 1' and 'Scope Sense 2' represent a number of available pins to which additional signals may be connected for fault finding purposes. 'Scope sense 1' = SENS X'2'/2-6. 'Scope sense 2' = SENS X'3'/0-7.
VP data l its 0 to 7 ontrol str	and To next subprocessor or adapter
	Example A: IOP Select The 'IOP select' signal, when active, prevents the propagation of the SVP address bus to the next IOP. The 'IOP select' signal also prevents the 'Sel Bus SX' and 'Sel Bus SY' signals from becoming active. These two signals, inactive in conjunction with 'SVP Addr Bus Bits 4 to 7' being zero, select <i>idle sense</i> .
	Example B: Address Bus Check When an address bus error is detected, the 'Addr Bus Check' signal is generated which prevents the propagation of the SVP address bus to the next IOP. The 'Addr Bus Check' signal also prevents the gating of 'SVP Addr Bus Bits 5, 6, 7' and prevents the generation of the 'Sel Bus SX' and 'Sel Bus SY' signals. (Not) 'SVP Addr Bus Bits 6, 7' (Gated) and (Not) 'Sel Bus SX, SY' cause the IOP address, together with some checks, to be set on the SVP data bus.

SVP Link Card 4-055

Link to IPU/MSC

- Data transfer from and to the IOPs is controlled by a number of chain and octopus control lines.
- For outbound operations, information is transferred from the MSC to the IOP; for inbound operations, information is transferred from the IOP to the MSC.
- The control lines specify the transfer conditions. Furthermore, the IOP uses a number of control lines to indicate its status.
- Request lines are used by the IOP when the IOP needs service, that is, with its 'request' line active, the IOP is ready to start communication.
- The request lines are connected to priority networks; those for the MSC being connected within the MSC, and those for the IPU being connected within the IPU. These priority networks are scanned periodically and, if more than one request is active at the same time, requests are handled according to their priority.
- A check circuitry ensures that not more than one request can be accepted unnoticed.
- If a request is accepted, the MSC or the IPU responds by activating the 'select' line to the requesting IOP.
- However, the IPU can start communication with an IOP by activating the appropriate 'select' line. The selected IOP responds by activating its 'response' line.
- Any data transfer from or to the MSC is initiated by activating the 'request' line. If accepted, the transfer is executed, via a two-byte wide MSC data bus. (Halfword, two-byte, or single-byte transfers may take place.)
- Each byte on the MSC data bus has its own parity bit. Bus parity is checked and considered to be good for as long as an odd number of "up" levels exists.
- At least two registers of the MSC local storage (MSC-LS) are assigned to each IOP. Two other registers of the MSC-LS are used as common registers by all IOPs and by the IPU.
- The assigned registers are used for storing the main storage addresses that are required for data transfers.
- The common registers are used for interim storage of information such as IOP status, interruption code, condition code, etc.
- Before data transfer starts the IOP loads the start address into the MSC-LS. This start address is used by the MSC to address the main storage location into which data is to be stored or from which data is to be read.
- During the MSC access operation, the start address is modified either by ±1 or ±2 (as specified by the control lines 'increment', 'decrement', or 'halfword') and returned to the MSC-LS position from which the address was taken.
- The addressable MSC-LS registers are three-bytes wide. When MSC-LS is specified, the 'byte left' line has a different purpose: it specifies the left or right halfword of a local storage register. (The 'byte left' line normally specifies a transferred byte on the left- or right-hand side of the MSC data bus.)
- The 'page boundary' signal indicates that the next halfword or byte is transferred from, or to, a new page in main storage. If the next page is the adjacent one, this signal is of no importance. If the next page is not the adjacent one, the IOP microprogram must have the new page address available in the MSC-LS in sufficient time.

- IOPs with high data transmission rates have a second pair of registers (called Area 2) assigned in the MSC-LS. In these registers, a second data address can be stored in advance to save time. For further information see "Indirect Data Addressing" on Page 2-195.
- A 'request' line is inactivated while 'select' is active, but data transfer is not complete before 'select' is inactivated. For further information, see "Interaction Between IOP and MSC" on Pages 2-060 and 2-065.
- The decoding of MSC check bits 1 and 2 is shown on Page 2-130.
- Details of the MSC data and control card are given on the following pages: Data flow, Page 4-010 Functional units, Page 4-068
 - Register arrangement, Page 2-070
- Details of the MSC common card are given on the following Pages: Data flow, Page 4-010 Functional units, Pages 4-062 and 4-064
- Further information on IOP and MSC communication is given on the following pages. IOP-MSC-LS operations, Page 2-100 IOP-main storage operations, Page 2-110 IOP write-and IOP read-operations, Pages 2-030 to 2-055
- The MSC-LS layout is shown on Page 2-150
- For details of chain control lines, see Page 2-120
- For details of octopus control lines, see Page 2-130


Link to IPU/MSC 4-060

This page is intentionally left blank

3125 MLM. Input/Output Processor



MSC Common Card



2. An exception exists for the MPX channel. IPU tag register bits are connected to MPX control card and from there returned to MSC common card.


MSC from IOP line is raised, the AND sets FF2 and resets FF1, which remains reset until

An exception occurs for data transfer operations from MSC to IOP: the reset of FF2 is also timed. This timed-reset condition causes a delay for the resetting of sense register bit 5 which is the bit that represents the branch condition for the beginning and end of the select signal. The delay is needed at the beginning of the selection to ensure correct data transfer.

Data Flow, see Page 4-010 Explanation of CCLs, see Page 2-120 Explanation of OCLs, see Page 2-130



Generation of 'Parity of MSC Ctrl Lines'



MSC Tag Bits

Bit 1 – Byte left Bit 2 – Register 1 Bit 3 – Use common register	MSC tag 'Main St
Bit 4 – Increment Bit 5 – Decrement	Bit 4
Bit 6 – Halfword	Inactive
Bit 7 – Data from MSC Bit P – Parity	Active Inactive
	Active

		ts 4 and 5 are used to generate the line he decode of these bits is shown below.
want St		
Bit 4	Bit 5	Meaning

Inactive	Active	Decrement, and select main storage
Active	Inactive	Increment, and select main storage
Inactive	Inactive	No modification, and select main storage
Active	Active	No modification, and select MSC-LS

3125 MLM. Input/Output Processor [17505]



Note:

The MSC tag bits 1 to 7 are delivered with correct parity, but because bits 4 and 5 have a double function and are also used to generate a third signal ('Main Store Sel': OCL), new parity must be generated, as shown on this page. -----

For IOPs that serve high-speed I/O devices (such as disk files) two additional lines are used in the parity generation:

'Use area 2'


'MSC Tag Pty Corr'

The output from this parity generation circuit is 'Parity of MSC Ctrl Lines', which represents the parity of *all* MSC control lines. This parity is connected to the MSC, where it is used for checking purposes.

MSC Common Card (continued)

MSC Data and Control

The MSC data bus is two bytes wide and is designated 'MSC data bus left' and 'MSC data bus right'. This bus is connected to each subprocessor and adapter of the system for data transfer to and from the MSC.



when the multiplex channel is used. The 'select from IPU' is detected in the basic loop only and the microprogram of the busy IOP has to be forced to its basic loop by the active 'Halt I/O or Device' line. The IOP is thus able to detect the new selection in sufficient time to perform the following steps:

• Fetch the new instruction identifier and analyze it. Answer the 'Select IOP fr IPU' by activating the response signal in sufficient time.

4 - 068

1. Bit 0 of the MSC tag register is not used and is, therefore, always set to 1 by tie down

2. Bit 0 of the IPU tag register is not used and is, therefore, always set to 0 by

3. IPU tag register bit 3 can be set by microprogram, when necessary. irrespective of whether the start or the end of the 'select from MSC' signal is recognised.

Bit 3 off: The start of 'select from MSC' controls bit 5 in the sense register (upper branch of OR condition).

Bit 3 on: The end of 'select from MSC' controls bit 5 in the sense register (lower branch of OR condition).

4. The IPU tag register bit 5 when on allows suppression of microprogramcontrolled requests, but only on the IOPs whose Front Ends can generate (within their circuits) requests to the MSC (also see comments on Page 4-062). 5. The IPU tag register bit 6 is used only by IOP #8 as a remember bit, when a MSC bus log is required after MSC check has occurred.

6. The 'Halt I/O or Device' line is required to ensure correct termination of a previously started I/O instruction. If an IOP is busy (that is, it is executing an I/O instruction), the IOP might not have time (because of a timeout in the IPU) to answer a 'Select IOP fr IPU' of a subsequent operation. This is undesirable for 10Ps serving devices that have high data transmission rates, or

• Terminate the previously started instruction.

This is achieved in the following way:

• The active 'HIO/HDV' line is ANDed with select from IPU. This results in: • Bit 2 to be set into sense register on MSC data and control card.

• Detection of activated bit 2 in this register by microprogram causes a branch to the basic loop.

	Front End	ALD
	MPX	KA 25x, 26x
8	2560	MG 13x, 14x
8	3525	MP 13x, 14x
8	3504	See note below
8	5425	MM 13x, 14x
	1403	See note below

Note: ALDS for 3504 and 1403 have the prefix "MG", "MM", or "MP", according to the I/O configuration

3125 MLM. Input/Output Processor

•

D-------

4 Functional Units

This page is intentionally left blank


• •

Link to Front Ends (Common External Card)

- Four one-byte wide buses (designated ext in bus 1, 2, 3, and 4) are incoming lines from the four external register cards in the Front End.
- An external test bit is generated for use with "branch" instructions for branching on "bit on" or "bit off" conditions.
- Four other lines, which are connected direct to the IOP nucleus, are the 'trap bits A, B, C, and D'. These lines cause setting of bits into the trap register. The trap register content is ORed with the link portion of an index word to allow fast switching between different microprogram routines (trapping, see Page 3-550).
- Trapping is normally used when a device requires immediate service.
- Information to Front Ends is gated from the D-register via a one-byte wide bus.
- The external address group lines and the external address gate lines are generated from the contents of the external zone register and the EXTAR, and are also gated to the Front Ends.

These lines are used in conjunction with the rest of the EXTAR bits to address external registers.

• The output of EXTAR and EXTAR zone register is checked; invalid or faulty addresses cause an 'external address check'.



The heavy dots d represent Dot-OR functions, where the exits of the external register cards are dotted together. A maximum of four cards may be connected to one Dot-function. For 'Ext In Bus 1', one input is always the exit of the MSC Data and Control card.

> Note: ALDs for 3504 and 1403 have the prefix "MG", "MM", or "MP", according to the I/O configuration

Link to Front Ends 4-070

Ext Test Bit

(T91) Ext Write Out, Front End,

MSC Link Write to MSC Data & Ctrl Card)

Sel Ext Print, Front End

SENSE X'1'/3

Ext Addr Check (To SVP Link)

Front End	ALD
МРХ	KA 34X, 35X 🎆
2560	MG 10X, 11X 💥
3525	MP 10X, 11X 🎆
3504	See note
85425	MM 10X, 11X 🗱
1403	See note

External Addresses

Connections Between IOPs and Front Ends

"Ext In Bus 1 to 4" These lines represent four one-byte wide buses. Information is sent to the IOP, via these buses, from the external register cards and from the MSC data and control card. "MSC Tag Pty Cor" This line is used for the generation of the line "Parity of the MSC Ctr1 Lines" (see Page 4-064) "IOP Use Ares 2" High-speed I/O devices may require a second area of registers in MSC-LS; this line defines this accond area, see Page 2-130. "Suppr Interface" This line is used for the generation of the line "Parity of the MSC Ctr1 Lines" (see Page 4-064) "Faxt Gate" This line prevents the propagation of control lines that are generated by the microprogram. "Fast date" These lines are not used. "Garry from Ext" These lines are not used. "Rest downloaded data check! These lines are not used. "Ext Add One Bits 0 to 7" These form groups of lines are used to address the external registers in the different Front Ends. All of these lines represent the contents of the external information that is to be transforred from the IOP to the Front End. The D-register output can be considered as the IOP bus out. "Same Strabe" This is the T3D pulse, which is used as the clock pulse for external registers. "Ext Add on Bits 0 to 7, P" This is the T3D pulse, which is used as the clock pulse for external registers. "Ext Add Do D, P" This is the T3D pulse, which is used as the clock pulse for external registers. "Ext Add Do D	Connections from Front Ends			
10P Use Arts 2' High-speed I/O devices may require a second area of registers in MSC-LS; this line defines this second area, see Page 2-130. These three lines are used with IOP Ait and IOP '90' only (that is, the IOPs that serve high-speed I/O devices). "Ext Gate" This line prevents the propagation of control lines that are generated by the microprogram. These three lines are used with IOP Ait and IOP '90' devices). "Fact Gate" These lines are not used. These lines are not used. "Rest MSC Check IOP" This line represents external address '1B' and is used to reset latched MSC check bits 1 and 2 and latched page boundary signals on MSC common card line Page 4-062) and to reset accummulated data check FL on MSC data and control card (see Page 4-068). • Connections to Front Ends These four groups of lines are used to address the external registers in the different Front Ends. All of these lines represent the contents of the external zone register and the EXTAR. The two groups "Ext Addr Group" and "Ext Addr Gate" are generated by a decode of external zone registers and EXTAR bits 'Ext Addr Bits to 4 7. "Ext Addr Site 5 to 7, P' Dregister contains ALU results and information that is to be transferred from the IOP to the Front End. The D-register output can be considered as the IOP buse of usernal 'operations. "Sets Addr Out '' This is the T31 pulse, which is used as the clock pulse for external registers. "Ext Addr Bits to 4 0.ut' This is the T31 pulse, which is used as the clock pulse for external registers. "Ext Write Out' This is the T31 pul	'Ext In Bus 1 to 4'			from the external register cards and from the MSC data
The Gar Area 2 In pigrappeed 1/0 devices may require a second area of registers in MSC-LS; this line defines 3 And 100° '9' only (that is, the 10P's that serve high-speed 1/0 devices). "Suppr Interface" This line prevents the propagation of control lines that are generated by the microprogram. Suppr Interface" "Carry from Ext" These lines are not used. These lines are not used. "Reat MSC Check IOP" This line represents external address '1B' and is used to reset latched MSC check bits 1 and 2 and latched page boundary signals on MSC common card (see Page 4-062) and to reset accummulated data check FL on MSC data and control card (see Page 4-068). • Connections to Front Ends "Ext Addr Group 0 to 7" "Ext Addr Bits 0 to 4" These four groups of lines are used to address the external registers in the different Front Ends. All of these lines represent the contents of the external zone register and the EXTAR bits zone register contains ALU results and information that is to be transferred from the IOP to the Front End. All of these lines represent the contents of the external 'OP Page Bits 0 to 7, P' "Derag Bits 0 to 7, P' D-register contains ALU results and information that is to be transferred from the IOP to the Front End. The D-register output can be considered as the IOP bus out. "Sense Strobe" This is the T31 pulse, which is used as the clock pulse for external registers. "Ext Add GR Cloc Out' This is the T31 pulse, which is used as a timing pulse in the Front End shis dig is given on Page 2-120. "These li	'MSC Tag Pty Corr'		This line is used for the generation of the line 'Parity of the MSC Ctrl Lines' (see Page 4-064)	<u> </u>
"Suppr Interface" This line prevents the propagation of control lines that are generated by the microprogram. "Ext Gated" These lines are not used. "Reat MSC Check IOP" This line represents external address '1B' and is used to reset latched MSC check bits 1 and 2 and latched page boundary signals on MSC common card (see Page 4-068). • Connections to Front Ends "Ext Addr Group 0 to 7" "Ext Addr Group 0 to 7" These lines are used to address the external registers in the different Front Ends, All of these lines represent the contents of the external 'Ext Addr Gate' are generated by a decode of external zone register and the EXTAR. The two groups "Ext Addr Gate' are generated by a decode of external zone register and the EXTAR. The two groups "Ext Addr Gate' are generated by a decode of external zone register and the EXTAR. The two groups "Ext Addr Gate' are generated by a decode of external zone register and EXTAR bits 'IOP D-Reg Bits 0 to 7, P" "IOP D-Reg Bits 0 to 7, P" Dregister contains ALU results and information that is to be transferred from the IOP to the Front End. The D-register output can be considered as the IOP bus out. "Star Strobe" This is the T01 pulse, which is used as the clock pulse for external registers. "Ext Write Out' This is ignal is used to generate the 'Card Select' signal in the Front End during "write external" or "load to external" operations. "Free Info Cock Out' These lines are chain control lines that are activated and inactivated by the SVP. Detailed explanation is given on Page 2-120. "Liam Test' These	'IOP Use Area 2'			and IOP '9' only (that is, the IOPs that
'Carry from Ext' These lines are not used. 'React MSC fr FE' This line represents external address '1B' and is used to reset latched MSC check bits 1 and 2 and latched page boundary signals on MSC common card (see Page 4-062) and to reset accumulated data check FL on MSC data and control card (see Page 4-062). • Connections to Front Ends * 'Ext Addr Grup 0 to 7' * 'Ext Addr Grup 0 to 7' * 'Ext Addr Grup 0 to 7' * 'Ext Addr Bits 0 to 4' * 'Ext Addr Grup 0 to 7' * 'Ext Addr Grup 0 to 7, P' D-register contains ALU results and information that is to be transferred from the 10P to the Front End. The D-register output can be considered as the 10P bus out. 'Sense Strobe' This is the T02 pulse, which is used as the clock pulse for external registers. 'Ext XWite Out' This signal is used to generate the 'Card Select' signal in the Front End during "write external" or "load to external" operations. 'This signal is used to generate the 'Card Select' signal	'Suppr Interface'		This line prevents the propagation of control lines that are generated by the microprogram.	
(Reset accumulated data check) (see Page 4-062) and to reset accummulated data check FL on MSC data and control card (see Page 4-068). • Connections to Front Ends "Ext Addr Group 0 to 7' "Ext Addr Bits 0 to 4' "Ext Addr Bits 0 to 7' "Ext Addr Bits 0 to 7, P' "IOP D-Reg Bits 0 to 7, P' "Dregister contains ALU results and information that is to be transferred from the IOP to the Front End. The D-register output can be considered as the IOP bus out." "Sense Strobe' This is the T02 pulse, which is used as the clock pulse for external registers. "Ext XWrite Out' This signal is used to generate the 'Card Select' signal in the Front End during "write external" or "load to external" operations. "This signal is used as a timing pulse in the Front Ends and is the set condition for the 'Pty Check' flip-latch. "Prevent I/O IOP" In the event of an error this line is activated and inactivated by the SVP. Detailed explanation is given on Page 2-120. "Amering Out' These lines are chain control lines that are activated and inactivated by the IPU. Detailed explanation is given on Page 2-130. "ALU Carry to Bit Zero' This line is not used.	'Carry from Ext'	}	These lines are not used.	,
'Ext Addr Out Bits 0 to 4' 'Ext Addr Group 0 to 7' 'Ext Addr Gate Bits 0 to 7' 'Ext Addr Bits 0 to 4 Out' 'IOP D-Reg Bits 0 to 7, P' D-register contains ALU results and information that is to be transferred from the IOP to the Front End. The D-register output can be considered as the IOP bus out. 'Sense Strobe' This is the T02 pulse, which is used as the clock pulse for external registers. 'Ext Select Gate A, B' This signal is used to generate the 'Card Select' signal in the Front End during ''write external'' or ''load to external'' operations. 'T56 CSAR Clock Out') alternate sense strobe These lines are chain control lines that are activated to prevent the gating of information in the Front End. 'System Reset' 'Power on Reset' 'Power on Reset' 'These lines are chain control lines that are activated and inactivated by the SVP. Detailed explanation is given on Page 2-120. 'Lamp Test' 'These lines are chain control lines that are activated and inactivated by the IPU. Detailed explanation is given on Page 2-130. 'ALU Carry to Bit Zero' This line is not used.		•		
'Ext Addr Group 0 to 7' These four groups of lines are used to address the external registers in the different Front Ends. All of these lines represent the contents of the external 'zone register and the EXTAR. The two groups 'Ext Addr Group' and 'Ext Addr Gate' are generated by a decode of external zone registers and EXTAR bits' 'zone register and the EXTAR. The two groups 'Ext Addr Group' and 'Ext Addr Gate' are generated by a decode of external zone registers and EXTAR bits' 'zone register and the EXTAR. The two groups 'Ext Addr Group' and 'Ext Addr Gate' are generated by a decode of external zone registers and EXTAR bits' 'zone register contains ALU results and information that is to be transferred from the IOP to the Front End. The D-register output can be considered as the IOP bus out. 'IOP D-Reg Bits 0 to 7, P' D-register contains ALU results and information that is to be transferred from the IOP to the Front End. The D-register output can be considered as the IOP bus out. 'Sense Strobe' This is the T02 pulse, which is used as the clock pulse for external registers. 'Ext XWrite Out' This is the T91 pulse, which is used as the clock pulse for external registers. 'TSt Select Gate A, B' This signal is used to generate the 'Card Select' signal in the Front End during ''write external'' or ''load to external'' operations. 'T56 CSAR Clock Out') alternate sense strobe This signal is used as a timing pulse in the Front Ends and is the set condition for the 'Pty Check' flip-latch. 'Power on Reset' These lines are chain control lines that are activated and inactivated by the SVP. Detailed explanation is given on Page 2-120. 'Lamp Test'	• Connections to Front Ends			
IOP bus out.'Sense Strobe'This is the T02 pulse, which is used as the clock pulse for external registers.'Ext Write Out'This is the T91 pulse, which is used as the clock pulse for external registers.'Ext Select Gate A, B'This signal is used to generate the 'Card Select' signal in the Front End during "write external" or "load to external" operations.('T56 CSAR Clock Out') alternate sense strobeThis signal is used as a timing pulse in the Front Ends and is the set condition for the 'Pty Check' flip-latch.'Prevent I/O IOP'In the event of an error this line is activated to prevent the gating of information in the Front End.'System Reset'These lines are chain control lines that are activated and inactivated by the SVP. Detailed explanation is given on Page 2-120.'Lamp Test'These lines are chain control lines that are activated and inactivated by the IPU. Detailed explanation is given on Page 2-130.'ALU Carry to Bit Zero'This line is not used.	'Ext Addr Group 0 to 7' 'Ext Addr Gate Bits 0 to 7'	}		
'Ext Write Out' This is the T91 pulse, which is used as the clock pulse for external registers. 'Ext Select Gate A, B' This signal is used to generate the 'Card Select' signal in the Front End during "write external" or "load to external" operations. ('T56 CSAR Clock Out') alternate sense strobe This signal is used as a timing pulse in the Front Ends and is the set condition for the 'Pty Check' flip-latch. 'Prevent I/O IOP' In the event of an error this line is activated to prevent the gating of information in the Front End. 'System Reset' 'Power on Reset' 'Power on Reset' These lines are chain control lines that are activated and inactivated by the SVP. Detailed explanation is given on Page 2-120. 'Lamp Test' These lines are chain control lines that are activated and inactivated by the IPU. Detailed explanation is given on Page 2-130. 'ALU Carry to Bit Zero' This line is not used.	'IOP D-Reg Bits 0 to 7, P'			ront End. The D-register output can be considered as the
'Ext Select Gate A, B' This signal is used to generate the 'Card Select' signal in the Front End during "write external" or "load to external" operations. ('T56 CSAR Clock Out') alternate sense strobe This signal is used as a timing pulse in the Front Ends and is the set condition for the 'Pty Check' flip-latch. 'Prevent I/O IOP' In the event of an error this line is activated to prevent the gating of information in the Front End. 'System Reset' 'Power on Reset' 'Power on Reset' 'These lines are chain control lines that are activated and inactivated by the SVP. Detailed explanation is given on Page 2-120. 'Lamp Test' These lines are chain control lines that are activated and inactivated by the IPU. Detailed explanation is given on Page 2-130. 'ALU Carry to Bit Zero' This line is not used.	'Sense Strobe'		This is the T02 pulse, which is used as the clock pulse for external registers.	
('T56 CSAR Clock Out') alternate sense strobe This signal is used as a timing pulse in the Front Ends and is the set condition for the 'Pty Check' flip-latch. 'Prevent I/O IOP' In the event of an error this line is activated to prevent the gating of information in the Front End. 'System Reset' These lines are chain control lines that are activated and inactivated by the SVP. Detailed explanation is given on Page 2-120. 'Lamp Test' These lines are chain control lines that are activated and inactivated by the IPU. Detailed explanation is given on Page 2-130. 'ALU Carry to Bit Zero' This line is not used.	'Ext Write Out'		This is the T91 pulse, which is used as the clock pulse for external registers.	
'Prevent I/O IOP' In the event of an error this line is activated to prevent the gating of information in the Front End. 'System Reset' These lines are chain control lines that are activated and inactivated by the SVP. Detailed explanation is given on Page 2-120. 'Lamp Test' These lines are chain control lines that are activated and inactivated by the IPU. Detailed explanation is given on Page 2-130. 'ALU Carry to Bit Zero' This line is not used.	'Ext Select Gate A, B'		This signal is used to generate the 'Card Select' signal in the Front End during "write external"	or "load to external" operations.
'System Reset' 'Power on Reset' 'Power on Reset' 'These lines are chain control lines that are activated and inactivated by the SVP. Detailed explanation is given on Page 2-120. 'Lamp Test' 'Metering Out' 'Clock Out' These lines are chain control lines that are activated and inactivated by the IPU. Detailed explanation is given on Page 2-130. 'ALU Carry to Bit Zero' This line is not used.	('T56 CSAR Clock Out') alternate sense strobe		This signal is used as a timing pulse in the Front Ends and is the set condition for the 'Pty Chec	ck' flip-latch.
'Power on Reset' These lines are chain control lines that are activated and inactivated by the SVP. Detailed explanation is given on Page 2-120. 'Lamp Test' These lines are chain control lines that are activated and inactivated by the SVP. Detailed explanation is given on Page 2-120. 'Metering Out' These lines are chain control lines that are activated and inactivated by the IPU. Detailed explanation is given on Page 2-130. 'ALU Carry to Bit Zero' This line is not used.	'Prevent I/O IOP'		In the event of an error this line is activated to prevent the gating of information in the Front E	End.
'ALU Carry to Bit Zero' This line is not used.	'Power on Reset' 'Lamp Test' 'Metering Out'	<pre>}</pre>		
		٦	This line is not used	
Sel Ext Print This line represents an external address and is used by the printer front end circuitry to gate the external addresses.	Sel Ext Print			a avternal addresses

3125 MLM. Input/Output Processor [17608]



Link to Front Ends (continued)

4-075

External Registers

Typical External Register Addressing and Arrangement for Model 125

• The table shows the way in which the external registers are arranged in connection with each individual IOP and the bits that are used for their addressing. The circuitry, used to generate these external address group and external address gate bits (pre-decoder) is indicated on page 4-070. The external addresses (hexadecimal) 18, 19, 14, 1B, 1C, 1D, 1E, and 1F are used to address:

MSC bus registers, (1C to 1F) MSC tag register, (18) IPU tag register, (19) Sense register (1A)

These are all located on MSC data and control card. Address 1B is used as a reset signal.

(See also page 4-062 and 4-068.) The external register arrangement and addressing scheme is shown on page 4-096.

IOP Address (HEX)	Front End or Type of I/O Device	External Address Group Bits 0 to 7	External Address Gate Bits 0 to 7	External Address Out Bits 0 to 4	External Address Bits 0 to 4	Card in Front End on which Registers are Located	Exte	ernal Re	gister Ac	ldresses	(Hexade	cimal)	
	IBM 2560	1 1 1 1	0 1 2 3		0, 1, 2 0, 1, 2 0, 1, 2 0, 1, 2 0, 1, 2	External register card External register card External register card External register card	00 01 02 03	04 05 06 07	08 09 0A 0B	0C 0D 0E 0F	10 11 12 13	14 15 16 17	
	IBM 3525	1 1 1 1	0 1 2 3		0, 1, 2 0, 1, 2 0, 1, 2 0, 1, 2 0, 1, 2	External register card External register card Auxiliary register card	00 01 03	04 05 06 07	08 09 0B	0C 0D 0E 0F	10 11 13	14 15 16 17	
8	IBM 5425	1 1 1 1	0 1 2 3		0, 1, 2 0, 1, 2 0, 1, 2 0, 1, 2 0, 1, 2	Print control card	00 01 02 03	04 05 06 07	08 09 0A	0C 0D 0E	10 11 12	14 15 16	These two registers are not mode, they are used as ctr
	IBM 1403				1, 2, 3, 4,								IOP Addresses '30' - IOP Write Addresses '30' -
	IBM 3504	4 4	0 1		0, 1, 2 0, 1, 2	External register card External register card	00 01	04 05	08 09	0C 0D	10 11	14 15	
9	МРХ	0 0 0	0 1 2, 3	0, 1, 2	0, 1, 2 0, 1, 2	External register card Multiplexer control card UCW Buffer cards	00 01 (see r	04 remarks	08 column)	0C 0D	10	14	Combinations of these bits
A	DDA	0 0 0	0 1 2 3		0, 1, 2, 3, 4 0, 1, 2, 3, 4 0, 1, 2, 3, 4 0, 1, 2, 3, 4 0, 1, 2, 3, 4		00 01 03	04 05 06	08 09 0A 0B	0C 0D 0E 0F	10 11 12	14 15 16 17	
		0											

External Registers

4-080

Remarks

3125 MLM. Input/Output Processor

4 Functional Units

This page is intentionally left blank

ALS/CSAR

ALS (AddressLocal Storage)

- * Address local storage ia an 18-bit wide high-density array.
- ALS contains 32 halfwords which are addressed by pointer, link, or R-field.
- When addressed by *access pointer* the address of the next instruction to be executed is read out.
- When addressed by *process pointer* the address of the data to be processed is read out.
- When addressed by *link* the next index word is read out.
- When addressed by *R-field* either the Y-field of the instruction or the contents of the register that is specified by the Y-field is set into ALS (via micro-instructions SARI, SABR, SADI, SADR).
- The contents of ALS are set into either CSAR or into the ALS out register.
- If the contents are set into CSAR, the ALS contents are used to address control storage.
- If the contents are set into the ALS out register, the ALS contents are used to address mode buffer. ALS contents and mode buffer contents are used to generate the following:

Access pointer represented by index register bits 0, 1, 2 and access mode register bits 0, 1, P.

Process pointer represented by

- 1. Pointer register bits 0, 1, 2, which are used during the process cycle to address ZLS, ALU CC buffer and control storage data in buffer.
- 2. Process pointer register contents, which are used to address ALS during the process cycle and to set up the necessary controls (according to the mode buffer contents) for that process cycle.
- Index register bits 0, 1, 2 and ALS out register bits 0, 1, 2 are compared; if the two values are unequal, time slice mode is activated.

Note: The index register contains the current pointer; the ALS out register contains the next pointer. Refer to Pages 3-510, 3-520.

- Mode buffer contains status information for each routine.
- Mode buffer is addressed by ALS out register bits 0, 1, 2 (which represent the pointer) so that the status information is available early in the access cycle for each instruction.
- The status information controls the selection of the ALS contents appropriate for mainroutine, subroutine, data storage cycle, or the next index word. The information, pertinent to one program (or routine), such as MIAR, SIAR, and data address, is stored in adjacent positions of ALS. This allows the addressing of these storage positions by altering only the mode part of the ALS-address.
- Status information is updated depending upon the type of the executed cycle and is restored depending upon the condition of both time slicing and 'Mode Bfr Write Gate'.
- For details of the ALS circuits, see Page 4-092.

CSAR (Control Storage Address Register)

- Control storage address registers CSAR-B and CSAR-D, are both one-byte wide.
- CSAR-B represents the block portion and CSAR-D represents the displacement portion of a control storage address.
- Control storage can be addressed: Directly by using the ALS content. Indirectly by using the ALS-B portion together with the contents of a work register that is specified by the instruction.
- CSAR-D is gated through a modifier before being restored in ALS-D.
- CSAR-B and CSAR-D are compared with the ALS-B and ALS-D in switches and an 'Address Compare' signal is generated. This signal can be used either to stop an IOP at any desired storage address or for synchronization purposes.
- Normally ALS-B and ALS-D are set into CSAR-B and CSAR-D respectively. However, with branch operations the R-bus is set into CSAR-B; with branch or "Load/Store" ops D-register is set into CSAR-D (see Chapter 3).
- For details of the CSAR circuits, see Page 4-092.


CSAR Decoding

_	CSAR-B					CSAR-D										
Function	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
SAR bits						X	x	x			x	X	X	X	X.	X
CSY										х						
CSX				x	X											
Card select			x													
Left and right byte									×						ſ	Γ
Not used for control storage addressing	×	x														

ALS/CSAR

4-090

Data and Control Flow, and Timing



3125 MLM. Input/Output Processor [17611]

Functional Units

ALS/CSAR (continued) 4-092

to 7 is carried out on common external card.


cards, which carry external registers.

11

1F

External Register Arrangement and Addressing Scheme

(See also pages 4-070, 4-080)



The 'Ext Addr Bits 0 to 7' select a register within the group (or zone).

This area enclosed within the heavy-lined area represents one out of 16 register groups.

Registers X'18' to X'1F' are located on one card (the MSC data and control card).

The number of registers used can vary from one Front End to another according to the requirements of the attached device(s).

Registers are not necessarily arranged as shown; deviations are possible.


4 - 096



Selects two groups of four cards each



Selects eight groups of registers (or zones)



For information about the register use and contents, refer to the appropriate Front End documentation.

MSC-IPU Link

18* - MSC tag register (control to MSC) 19 - IPU tag register (control to IPU) 1A - Sense registers (MSC/IPU) 1B**∫ 1C – Byte left registers (MSC) 1D* 1E $\frac{1}{1F^*}$ - Byte right registers (MSC)

For information about the register contents, see Page 2-070. Notes:


- * These addresses automatically activate the 'Req to MSC from IOP' line. Two addresses are assigned to the byteleft and byte-right registers. This allows loading of these registers either with 'Request to MSC' active or not active.
- ** This address causes reset of the "MSC data checks" by activating the 'Reset Accum Data Check' line

Control Storage

- Control storage size is in the range 1K bytes to 8K bytes; the actual size depends on requirements.
- Control storage contains microprogram and is also used as data storage.
- If control storage is used as data storage, data is fetched and stored by the following:
- Load byte instruction (loads control storage data into a specified register). Store byte instruction
- (stores data from a specified register into control storage).
- The required number of cycles for data fetch and store operations is equal to the number of bytes to be handled plus one.
- Data that has to be stored into control storage is first set into the control storage data in buffer.
- The "from" register content of the "store byte" instruction is set into the control storage data in buffer, which is addressed by pointer bits 0, 1, 2 of the currently executed routine.
- The control storage data in buffer consists of two sets of eight onebyte-wide registers. Eight registers are used for the process area, and the other eight registers are used for the service area.
- The 8-byte process area is inactivated during service phases to prevent loss of data.
- Because each addressable control storage position is 11 bits wide, the nine control storage data in buffer bits have to be extended to 11 by use of either C-bus bits 5 and 7 or control storage word and address parity.

Treatment of Invalid Addresses

- Any attempt to address control storage outside its address range *does not* cause an invalid address indication.
- If the address used points to the area between actual storage size and the maximum storage size of 8K, an all ones bit pattern with invert bit is delivered. This results in a branch to control storage location 00.
- If the address used is above the 8K limit, the microprogram continues with the used address minus 8K.
- If during IMPL an address outside the actual storage size is used, the *stored byte* and the *re-fetched byte* do not match. This results in a message to the operator and IMPL is terminated.
- For details of control storage operations (LST-Ops) see pages 3-210 to 3-255 (Group 2 microinstructions).




3125 MLM. Input/Output Processor [17613]

Functional Units Control Storage

4-100

Op-Register



C-Bus R-Bus are connected to:

-

- Y-Bus
- Op decode and run control card (analysis of Op-code)
- ALU card (definition of ALU function and increment/decrement amount into digit switch)
- ALS/CSAR card (with SAB and SAD instructions)
- DLS/ZLS card (definition of local or external zone and with SZ instructions)

Invent Switch

The invert bit is used for simplified error correction. It is set "on" when the inverse of a bit pattern is stored by the SVP during IMPL. The operation of the invert bit is as follows:

Assume that the contents of an addressable storage word is 0111. If position 1° of this storage word is defective, the bit pattern read out of that strage word will be 0110.

It is considered that this particular error condition will always generate the same bit pattern. Therefore, the bit pattern 0111 is stored inverted (that is, 1000) and the invert bit is set "on"

During subsequent read operations, the bit pattern that is read from this storage word is 1000. However, the invert bit activates the invert switches, which invert the bit pattern to 0111 (that is, to the correct and desired bit pattern).


CRY Switch

• The CRY switch connects the C-, R-, or Y-bus together with additional information) via a byte-wide internal CRY-bus to the A and B input registers of the ALU.

The CRY-Bus holds selected contents of op-register as shown above. CRY-Bus

Op-Decode and Run Control

- The microinstructions are read from control storage into the opregister. Decoding of the microinstructions (op-register output) takes place in AND/OR circuits. The outputs of which represent the required control signals.
- The IOP clock controls the timing of the control signals.
- The run control supervises the normal microinstruction sequence. The IOP starts and stops under the following conditions:
 (a) Under control of the SVP (for manual operations).
- (b) When the 'Clock Step' FF is set. (This condition allows stepping of clock ring FF positions.)The IOP stops under the following conditions:
- (a) On internal errors.
- (b) With 'Address Compare' signal active. (This stops the IOP on a successful address comparison.)





Op-Decode and Run Control


4-120

Basic Timing

IOP Start

Before an IOP can be started (after successful IMPL) a single cycle access operation has to be initiated by the SVP. This is a SVP control 'C'.

The operation sets up all controls for a service access cycle, which in turn causes the loading of the first instruction to be executed into op-register, (see also Pages 2-180 and 4-050).



Miscellaneous IOP Signals	0 9	0 9 0)
ALSAR Clock (T42) ALS-D In Clock (T96) D-Reg to ALS-D In Sw (T41) Modifier to ALS-D In Sw (T14) ALS-B Wr Pulse (T78) ALS-D Wr Pulse (T23 and T78) ALS-D Wr Pulse (T23 and T78) ALS-Out Register Clock (T61) Mode BFR Wr Pulse (T78) Index Register Clock (T35)			-
Trap Reg Clock (T49) Ptr Register Clock (T79) Proc. Ptr Register Clock (T12) CSAR Clock (T56) ZLSAR Clock			
ZLS-Out Register Clock (T80) Ext Zone Register Clock (T13) ZLS Wr Pulse (T57) DLSAR/EXTAR Clock (T18) DLS Wr Pulse (T80) Ext Wr Pulse (T91)			
A-Reg Clock (Both Operands in DL) (Normal) (With LCR Operation) B-Reg Clock (T16) D-Reg Clock (T49) ALU CC BFR Wr Pulse (T69) Ctrl Stg Data In Wr Pulse (T57)			

Basic Timing 4-125

This page is intentionally left blank

4 Functional Units

DLS/ZLS

DLSAR Clock

DLSAR SX

DLSAR SY

Data Local Storage (DLS)

Data local storage (DLS) consists of 64 registers, each one-byte wide.

These registers can be grouped (in different zones) and are used as work registers (also called local registers) These registers represent "To" or "From" registers and


hold either data to be processed, or addresses. During DS cycles, DLS address is taken directly from

ZLS, because ZLS holds data addresses for LST operations.

- Data local storage address register (DLSAR) addresses DLS.
- DLSAR contents are constructed from R-bus bits, Ybus bits, and ZLS out register bits (see Page 4-135).
- R-bus bits and Y-bus bits represent "to" and "from" register addresses.
- ZLS out register bits represent the "zone" within DLS.

P

Zone Local Storage (ZLS)



ALD PAGES E*19*, 20*

DLS/ZLS 4-130

• Zone local storage (ZLS) consists of 32 (4 x 8) registers, each one-byte wide.

• ZLS is used for storing addresses (see below). • ZLS is addressed by ZLSAR.

• The address is the pointer of the currently executed instruction; therefore, each DLS location is assigned to a distinct microprogram routine

ZLS Wr Pulse

• Local zones for DLS addressing


 External zones for external register addressing. These zones represent register groups (see DLS) which may be assigned to different programs or jobs.

• DLS and external register addresses which are held here for the execution of LST operations. These addresses have to be held for two

1. During DS cycles the actual LST operation, which defines the first data address is overloaded (lost) by data to be handled. 2. If LST operations are not executed because time slicing becomes active during store access cycle, data register address has to be stored (also the displacement at T78 into ALS-D) until the pointer of the interrupted instruction is used next time.

Legend

// = Not used



3125 MLM. Input/Output Processor [17618]

Functional 4 Units

al Name g	0123456789	0 1 2 3 4 5 6 7 8 9 0
2)		
		Instruction
	Current	Pointer
SAR (DS Mode)	00 (10)	01 00 (10)
DS Mode	Ptr	Ptr Ptr
Not DS Mode	Ptr	Ptr R-Bus
DS Mode	Reg Addr	Ext Zone Reg Address Note 1
Not DS Mode	Loc Zone	Ext Zone Reg Address Note 2
Note 1: Beg Addr defines o	l lata register address for LST-c	I I
Note 2: Reg Addr defines 2		. 6.
neg Addi dennes z	1	
		I ST Reg Addr
DS Mode		LST Reg Addr
Not DS Mode		Loc Zone Ext Zone
Cik		
tents		
	Modifier	Modifier
In Sw (DS-Mode)		D-Register
S In Sw (not DS-Mode)	ALO	
f SZ Instruction		Data to be Stored
f DS Mode		LST Reg Addr
k		and the state of the state
Branch, Move Ops		'From' Reg 'To' Reg
Test Bit, ALU, Load/Sto	re Ops	'To' Reg
ALU, Load/Store Ops (F	leg in DLS)	'To' 'From' 'To' Reg
DS Cycle	From' 1 Y-Field	LST Reg Addr if DLS
$\sum_{i=1}^{n} (i + i) = i$	('To' [≙] R-Field	
('From' Reg 'To' Reg
Load Op to Ext Reg	`	
DS Cycle		LST Reg Addr if EXT
;e	1	
2		2 M 10013
Both Operands in DLS		Sec. 12
Normal		
If LCR operation		

DLS/ZLS (continued) 4-135

Arithmetic and Logic Unit (ALU)

- The ALU is used to update information such as data, addresses, and instructions.
- Two operands "A" and "B" are gated via the A-register and the B-register to the ALU. In the ALU, the two operands are logically connected according to the binary decode of the two lines: 'AND/XOR' and 'ADD/XOR'. These two lines are activated according to the op-code of an ALU microinstruction.
- The resulting ALU functions are:

Function	AND/XOR	ADD/XOR
ADD	Inactive	Active
AND	Active	Inactive
OR	Inactive	Inactive
XOR	Active	Active

These four functions may be performed:

(a) With the result being stored in the "To" register.

(b) Without the result being stored in the "To" register (for test purposes only).

- For data-fetch or store operations, operand B is represented by the contents of the digit switch, which contains the amount on increment and decrement. The remaining bit positions (0 to 4) are set to zero for increment, or set to one for decrement.
- Operand A (the displacement part of the data address) is set into the A-register.
- For test bit operations, the bit position that is to be tested is set from the C-bus (bits 5, 6, and 7) into the digit switch.
- The following branch conditions are generated from an ALU zero result and an ALU carry in conjunction with C-bus bits 6 and 7:
- Carry
- Zero
- No carry
- Not zero
- Not zero and carry

Zero or no carry

- The ALU condition code buffer allows up to eight ALU conditions to be stored for subsequent branch purposes. It is addressed by a decode of the three pointer bits (process pointer) of the currently executed microinstruction. (ALU CC buffer is not addressable by microprogram.)
- Subtraction is performed by a "complement" ADD under microprogram control.

ALU Operation – Examples

ADD or	A + B (hex)	$(A > B) \cong True$
Increment	A + 9 B + 3	1001 0011
	+ C	1100
ADD or	A – B (hex)	$(A > B) \cong Complement$
Decrement	A + 9 B - 3	1 0 0 1 1 1 0 0 (complement)
		10101
	+ 6	0110

A carry out of the high-order position indicates that the result is true. No further complementation is required, but the carry has to be added to the units position.

AD or	r	A + B	$(A < B) \cong$ True	
Increm	nent	See first example	•	
AN	D	A	1001	
		В	0011	
			0001	
OF	3	A	1001	
		В	0011	
			1011	
XO	R	A	1001	
		В	0011	
			1010	

Specific ALU Signals

As well as the arithmetic result, the ALU generates internally the following signals:

ALU Carry from Bit Zero

This line is active if a carry occurs in the high-order position (bit 0) of the ALU result. The carry is stored in the ALU condition code buffer and is connected to an external pin for other control purposes.

ALU Zero

This line is active if all positions of the ALU result are zero. The zero condition is stored in the ALU condition code buffer.

Predicted ALU Parity

This line presents the correct ALU parity together with the result (that is, in the same cycle). Thus, no additional time is required to generate correct parity of the ALU result.

ALU Carry from Bit 1

This line is not used.


ALU Carry from Bit 4 This line is not used.

ALU Carry to Bit Zero (Ext)

This line is not used.

ALU Carry from Ext This line is not used.

> ALU carry lines that are activated during an ADD operation keep their status until a new carry condition is generated. A carry cannot occur with AND, OR, and XOR operations. Therefore, the previously activated carry line (which is not reset) causes a carry condition to be stored in the ALU condition code buffer. The carry conditon is stored in the position addressed by the pointer of the AND, OR, or XOR instruction.



2. Contents of registers may depend upon operation type. For details refer to description of microinstructions in Chapter 3.

3125 MLM. Input/Output Processor [17620]



Chapter 5. Error Conditions

Reference to Central Test Manual (CTM)

The main purpose of this page is to refer to detailed information on error conditions and error handling in the Central Test Manual Chapter 3.

As the CTM is an EC controlled manual, it always presents information at the latest level.

The contents of this Chapter of the IOP MLM provides:


1 Only general information on:

Error types Cause of errors Error handling

Result of errors

2 Information, that may be considered supplementary to CTM e.g.,

Generation of error signals in IOP circuitry.



Unusual or Exceptional Conditions

Unusual or exceptional conditions are caused either by IOP and Front End or I/O device malfunction and therefore are indicated in channel status or unit status.

The table below shows these unusual or exceptional conditions as they are set into either channel status or unit status (See also page 2-015 CSW layout).

.

Status bytes and sense bytes are delivered from addressed control units and are set into main storage. This information is analysed by the operating system being used, which also initiates corrective actions.

Byte	Bit Position	Condition	Cause of Error	Result
1	1	Incorrect length	Offered or requested data does not correspond with length or byte count	If SLI flag is not set to "on", chaining is su
	2	Program check	One or more of the following conditions: Invalid CCW address; invalid command code; invalid count; invalid data address; invalid key; invalid CAW format; invalid CCW format; invalid sequence	Operation is terminated; chaining is suppre
	3	Protection check	An attempt to fetch data from, or store data into, a protected storage	In connection with CCW, the operation is connection with data, the operation is terr suppressed
l Channel Status	4	Channel data check	Parity errors with the information transferred to or from main storage	Operation is not terminated; chaining is su
	5	Channel control check	Any machine malfunction that affects channel controls. This condition includes parity errors on the CCW and on data addresses	Operation is terminated
	6	Interface control check	Device malfunction such as: Received address or status byte has invalid parity Device responds with an address other than the one specified Device appears not-operational during chaining A signal from the device appears at an invalid time or has an invalid duration	Operation is terminated
Ļ	7	Chaining check	Overrun condition during chain data	Operation is terminated; chaining is suppre
∳ Unit Status	6	Unit check	Unusual conditions in the I/O device (details are given with the information that is delivered by the sense command)	Chaining is suppressed
ļ	7	Unit exception	Indicates a typical condition for any particular command and type of device	Chaining is suppressed
	0	Command reject	Device is not designed to execute the particular command that was issued (for example, read to a printer, rewind to disk file)	Program error operation is terminated afte
	1	Intervention required	A condition that requires some type of intervention at the device (for example, stacker full, hopper empty, printer out of paper, etc)	Operation is not executed
 Sense Byte 0	2	Bus out check	Parity errors on the standard interface	If data parity error, operation is not termin parity error, operation is not executed
	3	Equipment check	Equipment malfunction (for example, print buffer parity error)	Operation is terminated
	4	Data check	Errors associated with recording medium (for example, reading an invalid card code)	Operation is <i>not</i> terminated
	5	Overrun	IOP does not respond in sufficient time to a "request for service" from an I/O device	Operation is <i>not</i> terminated

The last section of the table below shows part of sense byte 0, that is common for all I/O devices. Bits 6 and 7 are device specific. For information on the other sense bytes that also contain device specific information, refer to respective I/O or control unit documentation.

suppressed
ressed
s not initiated; in
rminated and chaining is
suppressed
ressed
ter the initial selection
ninated; if command
i

.

Unusual or Exceptional Conditions 5-010

Error Handling

The flowchart shows the principle of handling IOP or Front End errors.

- Hard error conditions caused by either external register parity error or IOP circuit errors cause the "IOP halt" bit to be set into the SVP idle sense. (The IOP is stopped.)
- Sensed Front End error conditions cause the "PCR" bit to be set into the SVP idle sense. (The IOP is not stopped.)

After an error condition has been handled by the IOP, the IOP requests[®] SVP service by activating a bit in its idle sense bit pattern (see page 3-920).

These idle sense bit patterns are periodically checked by the SVP, and the requesting IOP is served under control of the SVP microprogram. The SVP logs all error information.


During "log", the console keyboard remains locked.


Logging

• To ensure error data retention for system malfunction analysis, all solid and intermittent errors are recorded on the system diskette.

- For each IOP, separate log area re provided to store:
 - Load log information
 - Run log information.
- The log information may be
- a. Displayed
- b. Evaluated by log analysis programs
- c. Erased, if not longer required.

If the error condition cannot be handled by the IOP and SVP, control is transferred to the IPU and the operating system in use.








5-020

3125 MLM. Input/Output Processor

This page is intentionally left blank

IOP Error Circuits

MSC Data and Control




The sense register contents are gated into the ALU. The IOP microprogram analyzes the bit pattern and decides what actions are to be initiated to correct the error condition. (If possible, the operation during which the error occurred is repeated.)

bounda is repoutour,	- 338550000000000000000000000000000000000			
	Front End	ALD		
	MPX	KA 25x, 26x		
	2560	MG 13x, 14x		
	3525	MP 13x, 14x		
	3504	See note below		
4 and 1403 have	5425	MM 13x, 14x		
G", "MM", or "MP",	1403	See note below		
he I/O configuration				
			8	

The leading edge of 'alternate sense strobe' signal first resets both flip latches. If the error condition still persists, the 'Rd Addr Check' FL is set again by the trailing edge of the 'Alternate Sense Strobe' signal

Note: These blocks represent many logics and are shown this way for simplification. For further details, refer to the appropriate ALD page.

Op-Decode and Run Control



LCL Layout and Sequence Codes

LCL (or ECSW) Layout

The LCL contains model-independent information, that is related to equipment errors detected by the channel or the IOP.

Storage																				
Location (decimal)				176				1	77				178				179			
Bit No	0	1	3	4	7	Ρ	8	12	13	15	Ρ	16	2:	3 P	24	25	28	29	31	Ρ

Bits 0 to 3, 13 to 15, 26 and 27 are set to zero.

Bits 4 to 7 are the detect field, which is used to identify the unit that detected the error

- 4: IPU detected error
- 5: IOP detected error (channel) 6: MSC - detected error
- 7 : (Not used)

Bits 8 to 12 are the source field, which is used to indicate the most likely source of the error

- 8: IPU
- 9: IOP
- 10: MSC
- 11 : (Not used) 12: (Not used)

Bits 16 to 23 are the field validity flags, which are used to indicate the validity of the information that is stored in designated fields


- 16 : (Not used)
- 17: (Not used)
- 18: (Not used)
- 19 : Sequence code valid
- 20 : Unit status valid 21: Command address and key valid
- 22 : Channel address valid
- 23: Device address valid

Bits 24 and 25 identify type of termination, and are coded as follows:

- 00 : Interface disconnect
- 01: Normal termination, stop, stack
- 10 : Selective reset 11 : System reset

Bit 28 is the I/O error alert bit. A malfunction reset is performed and the interface control check is set (for channels only, otherwise it is set to zero)

Bits 29 to 31 are the sequence code. Indicates the progress of an I/O operation at the time of the channel error. The evaluation of the sequence code depends upon the type of operating system being used. The generation of the sequence code is shown in the flowchart.



- Command sent out, status not yet received Command accepted, data transfer not yet started At least one data byte has been transferred



Chapter 6. Maintenance Information

Reference to Central Test Manual (CTM)

The main purpose of this page is to refer to the details on maintenance information in Chapter 3 of the Central Test Manual.


As the CTM is an EC-controlled manual, it always presents information at the latest level.

The contents of this Chapter of this IOP MLM provides:

Only general information on: Maintenance concept

Diagnostic techniques

Test programs



Reference to CTM 6-000

Maintenance Concept

- IOPs do not contain any circuits that require adjustments (for example, singleshots, time delays, etc).
- In the event of a malfunction, eliminate the cause by changing cards according to the instructions given on the display unit.
- Whenever cards are changed, check the socket pins.
- The information displayed on the display unit is the result of the log analysis program. The log analysis program analyzes and evaluates log information that was stored either during the IOP load phase or during normal IOP run phase.
- Where more than one card is suspected, the suspected cards are indicated according to the degree of probability for the cause of the fault. This indication is called the *replacement sequence*.
- The replacement sequence is coded as follows:
 - 1 = High probability
 - 2 = Low probability
 - 3 = Very low probability.

Diagnostic Techniques

- Test programs are designed for error detection and error location.
- These test programs either directly refer to the failing field replaceable unit (FRU) or they display detailed test results.
- For communication between the system and the user, use both the keyboard and the display unit.
- Besides normal (or run) mode, test programs may be applied in different modes, according to the setting of K-Register (K-bus) on SVP link card (see Page 4-050).

Manual Operations

IOP manual operations are also to be considered as CE aids. They allow the CE:

IOP Restart	(Started a previously stopped IOP of a fixed address)
IOP Dump	(Display all informations held in control storage and
	registers of an IOP)
IOP Fill	(Load ALS, DLS, ZLS with any desired bit patterns)

(Load ALS, DLS, ZLS with any desired bit patterns)

Scope Sense

Matrix

or SVP CTRL operation. conditions. and is called "single matrix".

The matrix selected by a Y requires 5 digits per instruction to be keyed in and is called "multiple matrix". The use of this matrix allows the running of several IOP and/or subprocessors or adapters.

• Scope Sense 1 and Scope Sense 2 represent two groups of accessible pins on the SVP link card (see Page 2-185).

• Suspected signals may be connected to these pins.

• If the display unit is used as a digital oscilloscope (possibly under control of a special microroutine on the system diskette), selected signals can be displayed and compared with other reference signals.

• Signals that are connected to the scope sense pins are also logged. This allows additional conditions to be stored for later analysis.

Two matrix types may be selected.

Both matrix types are represented by a 7X 10 X pattern.

Each X here represents a No Op, that may be replaced by either a SVP SENS

This allows the composing of a specific routine to run an IOP under particular

After the selected IOP is started the IOP loops in that routine. If K-register was previously set, this routine may also be 'single cycled'.

The matrix selected by a Y requires 4 digits per instruction to be keyed in a

The use of this matrix allows the running of one IOP.

The first digit to be keyed in represents the address.

Maintenance Concept

6-010

Chapter 7. Reference Information

Abbreviations and Glossary

Α

A-Reg	A-register (ALU input)
access cycle	during this cycle an instruction is fetched from control storage
addr	address
ALS	Address local storage (HDB 32 x 18)
ALS B	contains block address or index word
ALS D	contains displacement or index word
ALS in switch	circuitry to gate data into ALS
ALS out register	register to gate ALS contents to the different users
ALSAR	address register for ALS
ALU condition	
code bfr	8-register-wide buffer to store ALU carry and zero condition
ALU	arithmetic and logic unit (performs arithmetic and logic operations)
ASCP	automatic system checkout program

В

B-Reg	B-register (ALU input)
bfr	buffer (fast interim storage device)
block	comprises 128 microinstructions or 256 data bytes in control
	storage
branch conditior	a condition used for logical decisions
bus register	register that holds bus information. This actually comprises
	two registers called "byte right register" and "byte left
	register". IOPs communicate with the IPU/MSC via these
	registers

С

C-Bus	exit of C-register
C-Reg	part of op-register (usually represents op-code)
CAW	channel address word
CCL	chain control line
CCW	channel control word
CC	can have different meanings. If used in connection with CCW,
	it means chain command. Is sometimes used for condition
	code
cond code	condition code
CD	chain data
CIO	clear I/O
clk	clock
clock	generator of basic time intervals
clock ring bus	timing distribution
clock step FF	controls stepping of clock trigger ring

common register	register in the local storage of MSC
compare	circuitry that checks whether two operands are equal or unequal
CPL	control program load (load operation under control of SVP)
CS data register	control storage input register
CSAR	address register of control storage B-block, D-displacement
CSW	channel status word
CS	control storage. CS is also used for core storage, and for cycle steal
ctrl stg	control storage
D	

D-Reg	D-register (ALU output)
DAR	data address register (in ALS)
DCD	decoder
decr	decrement (normally used for address updating)
delta cycle	a shifted access or process cycle
digit switch	allows selection in ALU input B-circuitry
displacement	low-order part of address for control storage or work register
DLS	data local storage
DLS/ZLS input	
switch	circuitry to gate information into either DLS or ZLS
DLSAR	address register for DLS
DS	data storage
DS mode	data store mode

Е

ext

ECSW

ext zone

EXTAR

reg	extended CSW external registers (up to 64, addressable) register in the ZLS used to address externals in connection with EXTAR
	register for external addresses

F FF

FL

G

gt

Н

HDB

HIO/HDV

flipflop = trigger fliplatch
gate

high density buffer (used as registers) halt I/O or halt device

Ι

ID	identifier
IDA	indirect da
IMPL	initial mic
incr	increment
index word	controls ex
	and link
index register	a byte-wid
instruction cycle	one IOP cy
instruction	
identifier	generated i
IPL	initial prog
IPU	instruction
IPU tag register	contains co
irpt	interrupt

L

LCL	limited o
link	part of t
load	data tra
local store	part of t

М

MIAR	main rou
microinstruction	instructi
MLM	maintena
mode bfr	contains
mode bits	stored in
mode reg	contains
modifier	used to r
MSC	main sto
MSC tag register	contains

Ň

NA not available, or not applicable NS not shown NSIA next sequential instruction address (SVP)

0

OCL op-decode

op-register OPSTAT

data address nicroprogram load ent (normally used for address updating) execution of microprogram and consists of pointer

vide register that contains pointer and link cycle of 450 ns

ed in IPU, represents op code rogram load ion processing unit s control information for IPU

channel logout the index word (linking to next index word) ansfer from DS into "to" register the MSC storage

utine instruction address register (in ALS) ion of the IOP microprogram (22-bits wide) ance library manual

IOP status

n mode buffer (determines IOP status)

IOP status read from mode buffer

modify addresses

orage controller

control information for MSC

octopus control line

performs decoding of operation codes, which are part of an instruction

contains the currently executed instruction

operation status (shows process of operation)

Abbreviations and Glossary (continued)

Ρ

PCI PCR pointer	program-controlled interrupt program-controlled request part of the index word (pointing to the next instruction to be executed)
pointer reg	contains pointer
POR	power on reset
process cycle	during this cycle an instruction is executed
ptr	pointer

R

R-bus	exit of R-register
R-reg	part of op-register that usually represents "to" register
requ	request
RI	read in (store operation)
RO	read-out (fetch operation)
Rt	right
run control	checks the conditions under which the IOP is allowed to run, or has to stop

S

sense register	a byte-wide register into which control signals from MSC-common are loaded
SIAR	subroutine instruction address register (in ALS)
SILI	suppress incorrect length indication
SIO (F)	start I/O (fast release)
SLI	see SILI
SR mode	subroutine mode (when SIAR is used instead of MIAR)
STIDC	store channel identifier instruction
store	data transfer from "from" register into control storage
SVP	service processor

Т

test bit TIC	information to be used as branch condition transfer in channel
time slicing	comparable with multiplex mode. Allows more than one device to be run at one time
TIO	test I/O
trap register	contains trap bits (from the devices) ORed with the current link
trapping	allows switching to other index words if a device requires service
тs	time slice (mode) on time slicing
TSCON	time slicing and trapping control
TSR	time slice register (ZLS and ALS)

3125 MLM. Input/Output Processor

U

unit control word

W

UCW

wr write gate work register (DLS and external) signal to control buffer on read/write operations

Х

X-fer

Y-bus Y-RG transfer transfer register in SVP link

Y

X-register

exit of Y-register	
part of op-register.	Usually represents "from" register
or immediate data	L

Z


ZLS	zone local storage
ZLSAR	address register for ZLS
zone	group (4, 8, 16) of DLS or external registers

```
Reference
Information
7
```

Abbreviations and Glossary (continued) 7-015

Appendix A. Information Particular to IOP '8' Common IOP Channel Program Link to IPU, MSC, SVP, and Attachment Programs

Connections to IPU, MSC, and SVP are set up by the common IOP channel program, with one exception: I/O data transfers are controlled by the individual attachment programs.



- Attachment programs
- documented in the appropriate Front End manual Control programs

The common IOP channel program and the attachment programs directly communicate together, but the attachment programs and the control programs communicate via registers that are located in the DLS of the IOP control storage.

The multiplexer channel controlling microprogram is documented in IBM 3125 Processing Unit, Multiplexer Channel, Maintenance Library Manual, Order No. SY33-1067. The direct disk attachment microprogram is documented in IBM 3125 Processing Unit, Direct Disk Attachment, Maintenance Library Manual, Order No. SY33-1073.

UCW (Unit Control Word)

- The UCWs are located in the IOP control storage.
- The UCW format shown on this page is used in IOP '8' connected to card I/Os and printer.
- The multiplexer channel (served by IOP '9') uses a different format; see *IBM 3125 Processing Unit, Multiplexer Channel*, Maintenance Library Manual, Order No. SY33-1067.

00	01	02	03	04	05	06	07
Device Address	Flags of Previous CCW	Command Code	Data Address Medium	Data Address Low	 Sense Byte 0 (from channel end to initial selection) Data Address High (from initial selection to channel end) 	Flags	Bit 0: TIC Allow Bits 1 to 3: Sequence Code Bit 4: Unit Check with TIO Bits 5 to 7: Op-status

08	09	0A	OB	0C	0D	0E	0F
Bits 0 to 4: Key Bits 5 to 7: Zero	Next CCW Address High	Next CCW Address Medium	Next CCW Address Low	Unit Status	Channel Status	Byte Count (see Note 1)	Byte Count (see Note 1)

10	11	12	13	14	15	16	17
ECSW Detect field (Storage location 176 decimal)	ECSW Source field (Storage location 177 decimal)	ECSW Validity field (Storage location 178 decimal)	ECSW Sequence code (Storage location 179 decimal)	Saved Buffer Block Address (see Note 2)	Saved Buffer Display Address (see Note 2)	Saved I/O Count (see Note 3)	Saved Transfer Loop Identifier (see Note 4)

18	19	1A	1B	1C	1D	1E	1F
Saved MSC Tags	Saved I/O Data Byte (see Note 5)	Saved Sense Byte 0	Saved Work Register	(Not used)	IDA High	IDA Medium	IDA Low

Notes:

1. Byte Count is defined as being the number of bytes that are to be transferred under control of the programmer.

2. Buffer Address contains the address of the IOP buffer location from where data is fetched on write operations, or into which data is stored on read operations. Data transfer is effected by the control program of the I/O device.

3. I/O Count is defined as being the number of bytes that can be processed by the I/O device.

4. Transfer Loop Identifier identifies the routine. It is used when urgent steps have to be performed first, and provides a return to the routine from which the microprogram left.

5. Saved I/O Data Byte is used as an interim storage for data bytes when urgent steps have to be performed first (for example, with relocation).



UCWs can be considered as interim storages that hold device-oriented information necessary to run devices in byte (or multiplex) mode. This means that one UCW has to exist for each device.

If an 'SIO' instruction is issued to device A, device A is started and the UCW for device A is prepared. While the controlling IOP is waiting for a 'service request' from device A, the IPU continues the processing of its own programs.

If now, an 'SIO' instruction is issued to device B, device B is also started and the UCW for device B is prepared. The system is again released and the controlling IOP is now waiting for a 'service request' from device B, as well as from device A.


As soon as a device requires service, the device activates its 'request bit'. This request bit directly influences microprogram control. The UCW of the requesting device is loaded from control storage into working area and, the device is serviced, under control of this UCW. The UCW is then updated and stored again.

With the next 'service request' from another device the UCW of that device is loaded from control storage into the working area and, the device is serviced under control of this UCW, the UCW is then updated and stored again.

The starting of more than one device byte mode gives the impression that these devices are operating simultaneously. Actually, only the mechanical operations of the started devices are running simultaneously and one device only is serviced at one time. This is because all devices use the same circuitry and the same microprogram steps.


For further information, see Page 3-200, where "time slicing" is discussed.

UCW (Unit Control Word) A-505




Common IOP Channel Program

-510 A




.

Information




Common IOP Channel Program (continued)





³¹²⁵ MLM. Input/Output Processor [11265A]

Α



IOP '8' Information








IOP '8' Α



Common IOP Channel Program (continued)







Label List

Label	Page No.	Coordinate
CHADRERR	A-560	C4
CHBUSY	A-510	E5
CHCC 0 + 1	A-540	C9
CHCCTEST	A-530	B2
CHCCEADD	A-520	A3
CHCCRTN	A-530	C2
.CHCE	A-540	B6
CHCEDE1	A-530	A5
CHCEDE2	A-530	A5
CHCEDEOP	A-530	A4
CHCEOP	A-530	A2
CHCHAINC	A-510	A7
CHCHAIND	A-510	A7
CHCHANCH	A-530	B5

Note: Changing of IARs is effected by a "Suffix U" type of instruction (see Page 3-270)

Common IOP Channel Program (continued)

A-570

Label	Page No.	Coordinate
CHCMDDEC	A-510	A4
CHC'DREJ	A-530	A6
CHCSWADD	A-540	C6
CHDE	A-530	A7
CHDEVDEC	A-520	C6
CHECSW	A-560	C2
CHEXCEPT	A-550	A3
CHEXTDAM	A-560	C6
CHHALT	A-520	A7
CHHANDLE	A-560	A2
CHIDA1	A-520	B3
CHIDAXF	A-520	C3
CHINICH	A-530	A6
CHINTREQ	A-530	C8
CHINTSEL	A-540	A3
CHIPUERR	A-510	B5
CHIPUREQ	A-570	A6
CHIPUTST	A-510	B3
CHLCL	A-540	A8
CHLOGMSC	A-570	A4
CHLOGPCR	A-570	B5
CHLOGSNS	A-570	C4
CHLOGXF	A-570	E4
CHLOOP	A-510	B3
CHLOOP1	A-510	83
CHLOOP2	A-510	B3
CHMETER	A-530	C6
CHMSCERR	A-550	A7
CHMSCLOG	A-550	B7
CHNOOP	A-520	C6
CHPAGING	A-550	C3
CHPCIREQ	A-570	C2
CHPRINT	A-540	C3
CHPROGCH	A-510	D9
CHRDCCW1	A-510	B6
CHRDINT	A-540	B2
CHRELOC	A-520	C3
CHRESTST	A-510	D3
CHRETRY1	A-550	C7
CHRPINT	A-540	B2
CHSENSE	A-520	A8
CHSLERR CHSTATUS	A-520 A-530	D8
		C5
CHSVPREQ	A-570	A2
CHSYSRES CHTIC	A-510	A2
CHTIO	A-510 A-510	C9 C6
		E6
CHTIOINT CHWAIT (0 to F)	A-510 A-550	еб А4
CHWAITX	A-550 A-550	A4 A3
CHXFADDR	A-550 A-520	B2
CHSVP	A-520 A-510	B2 B2
RESTART	A-510 A-510	в2 АЗ
neo man I	A-010	A3

This page shows the following: Miscellaneous Subroutines; Label List

Internal Register Assignments – Common Channel Program (DLS)

- This table shows the parts of DLS that are used as
- internal work registers in the common IOP channel program.
- When an internal register is defined by *CHINT and its* address it means that the register is used for different purposes. Its individual use is shown in the microprogram list together with all the routines that are using that register.
- If an internal register contains "typical" information, a designation pointing to that typical information is used. The address of the register remains unchanged.

		Bit Positions							
Register Address	Register Designation	0	1	2		4	5		
00 to 0F	CHINT 00 to 0F	These labels define DLS as internal registers for different purposes. Their usage is shown with the different microroutines.							
00	CHYADDR	UCW Byte Address							
		Command (First byte of CCW)							
02	СНҮСНД								
03	CHYDATA 2				Data Address (t	hird byte of CCW)			
04	СНҮДАТА З				Data Address (fo	ourth byte of CCW)			
		Sense Byte O							
05	CHYSENSE	CMD Reject	Intervention Required	Bus Out Check	Equipment Check	Data Check	Overrun		
00	CHYDATA 1		(Not used)	1	1		1		
		Flags (fifth byte of CCW)							
06	CHYFLAG	Chain Data	Chain Command	SLI	Skip	PCI	IDA		
	CHYOPSTA		(Not used)			Sta	tus of Operation (see also page 5		
	CHYSEQ	Sequence Code (see also page 5-050)							
07		· · · · · · · · · · · · · · · · · · ·	1	2	3		1		
	CHYTIC	TIC Allow Indicator 0			1				
		Key (first byte of CAW)							
08	СНҮ КЕҮ	0	1	2	3	Zero	Zero		
09	CHYCCW 1	Address of Next CCW							
0A	CHYCCW 2	Address of Next CCW							
ОВ	СНҮССЖ 3	4			Address of	Next CCW			
0C	CHY UNITS				Unit Status (fifth byte of CSW	; see also pages 3-010 and 5-020)			
0D	CHY CHANS	Channel Status (sixth byte of CSW; see also pages 3-010 and 5-020)							
		Byte Count (seventh byte of CCW)							
0E	CHY CNT 1	◄	······						
0E	CHY CNT 2	4		·	Byte Count (eigh	th byte of CCW)			
							· · · · · · · · · · · · · · · · · · ·		

3125 MLM. Input/Output Processor [11269A]

	6		7	
	()	lot used)		
-		Data Addres	55	
	6		7	
	Zero		Zero	•
093)	_		_	
L	6		7	
I		(Not used)	•	
1		1	•	
		<u> </u>		
1	Zero	I	Zero	
	······			
	· · · · · · · · · · · · · · · · · · ·			

Index

A

access cycle arrangement 3-500 data flow 3-050 timing 3-055 accumulated data check 5-050 ALS-CSAR card data flow 4-020 functional units 4-090 general 2-010 ALS/CSAR check 5-055 timing 4-092 ALU card data transfer read operation 2-040,2-045 data transfer write operation 2-030,2-035,2-050,2-055 functional units 4-145 general 2-010 ALU instructions 4-145 (see also logic instructions) ALU operations (ALU functions) 4-140 ALU signals 4-140 ALU timing 4-145 arithmetic and logic unit (see ALU)

В

B-register check 5-055 basic loop 2-020,2-026,2-180,2-185 basic timing 4-120 block multiplexing 2-150 board location 1-030 branch instructions, micro 3-010,3-1xx bus out check 5-010 byte count CCW 2-015 data transfer 2-028 byte left register, MSC data bus (see MSC data bus regs) byte operation to/from MSC 2-100.2-110 byte right register, MSC data bus (see MSC data bus regs)

С

card locations 1-030 CAW (see channel address word) CBUS 4-110 CCW (see channel command word) central test manual, reference 5-000,6-000 chain command 2-195

chain control lines 1-010,1-020,1-040,2-010 description 2-120 explanation 2-120 functional units 4-062 chain data 2-195 chain of index words 3-510,3-530 chaining 2-195 chaining check 5-010 channel address 2-015 channel address word 1-025,2-020,2-185 format 2-015 channel command word 1-022,1-025 format 2-015,2-186 channel concept 1-022 channel control check 5-010 channel data check 5-010 channel status, CCW 2-015 channel status bits 5-010 channel status word 1-026,2-020,2-155,2-190 clock check 5-055 command address 2-015 command reject 5-010 commands CCW 2-015 common external card data flow 4-010 functional units 4-070 communication IOP-SVP 3-910 IPU/IPU 2-185,2-186,2-190 IPU-MSC-IOP 1-025,1-026 connections to/from IOP 1-010,1-020 control storage 2-035,2-045 general 2-010 control storage card data flow 4-020 functional units 4-100 CRY switch 4-020,4-110 CSAR decoding 4-090 CSW (see channel status word) cycle arrangement 3-500 cycle timing 3-500

D

D-register check 5-055 data address in ZLS 4-130 data and control flow, system 1-010 data check 5-010

data flow IOP 4-020 general 2-010 system linkage 4-010 data local storage 4-130 data storage instructions, micro 3-010,3-2xx data transfer 1-025 (see also write or read operation) data transfer buffer 2-050.2-055 device address 2-015 diagnostic techniques 6-010 DLS (see data local storage) DLS/ZLS card data flow 4-020 functional units 4-130 general 2-010 DLS/ZLS check 5-055 DLS/ZLS tuning 4-135

Ε

E-bit 2-150 ECSW layout 5-080 ending status 1-022 equipment check 5-010 error handling 5-020 exceptional conditions 5-010 external address check 4-070.5-050 external registers 2-030,2-035,2-040,2-045,2-050,2-055 addresses 2-070 addressing scheme 4-096 addressing table 4-080 arrangement 2-070 assignment 2-070 layout 2-070 external zones 4-130

F

fixed time slice period 3-530 flags, CCW 2-015 formats 2-015


G

gate locations 1-030 general IOP data flow 2-010 group 1 microinstructions 3-010,3-1xx

Н

I

I/O condition code 2-020 listing of 2-155 IAR (see instruction address register) idle sens SVP 3-920 IMPL (see initial microprogram load) incorrect length 5-010 index word 2-180,3-510 indirect data addressing 2-195 initial microprogram load 2-180,4-050 initial status 1-022,1-025,2-020 initialization 2-180 initiation of an SIO 1-025 instruction address register 2-180 instruction identifier 1-025,2-020 instructions machine 2-015 micro 3-010 to 3-430 interface chart, signals to/from IOPs 1-040 interface control check 5-010 internal bus system 1-020 interrupt request 1-026,2-015,2-026,2-190 interruption code 2-015,2-155 interrupts 2-155 intervention required 5-010 invalid control storage address 4-100 invert switch 4-020,4-110 IOP – busy line 2-195 IOP – MSC interaction 2-060,2-065 IOP basic timing 4-120 IOP check stop 5-055 IOP halt bit 3-920,5-020



group 2 microinstructions 3-010,3-2xx group 3 microinstructions 3-010,3-3xx group 4 microinstructions 3-010,3-4xx

halfword operation to/from MSC 2-100.2-110 halt device, format 2-015 halt I/O, format 2-015 hard error condition 5-020 HDV (see halt device) HIO (see halt I/O)

IOP halt line 5-055 IPU tag register data flow 4-010 functional units 4-068 layout 2-070

К

K-bus 4-050 K-register 4-010,4-055 key storage 2-030

L

LCL layout 5-080 length count, CCW 2-015 link to front end data flow 4-010 functional units 4-070 signal charts 4-075 link to IPU/MSC, functional units 4-060 link to MSC/IPU, data flow 4-010 link to SVP data flow 4-010 functional units 4-050,4-055 link to system, functional units 4-050 link, index word 2-180 local zones 4-130 logic instructions 3-010,3-4xx

М

main storage 2-030 maintenance concept 6-010 manual operations 6-010 matrix 6-010 microinstruction decoding 3-030 microinstruction groups 3-010 description 3-015,3-020 microinstructions access cycle data flow 3-050 timing 3-055 ADD, AND, EOR, OR 3-410 to 3-430 BNZ, BCY, BCN 3-110,3-115,3-120 branch and condition 3-030,3-110,3-115,3-120 BZ, BNC, BZN 3-110,3-115,3-120 LBI 3-365.3-370 LLKR 3-355.3-360 load byte immediate 3-030,3-365,3-370 load multiple byte instruction 3-225 load single byte instruction 3-235,3-240,3-245 load SVP link to register 3-030,3-355,3-360 load/store 3-030,3-210,3-215,3-250 logic instructions 3-030 3-410 to 3-430

LST 3-210 to 3-255 move, straight and crossed 3-030,3-375,3-380 MV, MVX 3-375,3-380 primary functions 3-010 process cycle 3-055 SABL SHDI 3-310 SABR, SADR 3-315, 3-320 secondary functions 3-010 SLKI 3-340 SLKR 3-345,3-350 store byte from register 3-030 store byte immediate 3-030,3-310 to 3-350 store multiple byte instruction 3-250 store single byte instruction 3-220.3-225.3-230 suffix U instructions 3-010,3-030,3-040 SZI 3-325 SZR 3-330,3-335 TADD, TAND, TEOR, TOR 3-410 to 3-430 TB 3-125,3-130 test bit and branch 3-030.3-125.3-130 microinstructions, bit patterns 3-030 microprogram control 3-500 to 3-550 cycle arrangement 3-500 index words 3-510 modes 3-510 normal mode 3-510 time slice mode 3-510 microprogram flow 2-185,2-186,2-190 general 2-180 modes 2-180 move instructions micro 3-010,3-3xx MSC – data and control card, general 2-010 MSC – local storage 1-025,1-026 MSC – local storage common register 1-025,1-026,2-020 MSC bus switch 4-068 MSC check bits 4-062 MSC check bits decoding 2-130 MSC common card data flow 4-010 functional unit 4-062 general 2-010 MSC data and control card data flow 4-010 functional units 4-068 MSC data bus 1-010,1-020,1-040,2-010 MSC data bus registers 2-030,2-035,2-040,2-050,2-055 data flow 4-010 functional units 4-068 layout 2-070 MSC local storage operations 2-100 MSC local storage register layout 2-150 MSC local storage, description 2-030 MSC main storage operations 2-110 MSC tag register bits 4-064

MSC tag register data flow 4-010 functional units 4-068 layout 2-070

Ν

normal mode 3-510

0

octopus control lines 1-010,1-020,1-040,2-010 description 2-130 explanation 2-130 functional units 4-062 op-decode and run control card 4-120 op-decode and run control timing 4-120 op-register card check 5-050 op-register card data flow 4-010 functional units 4-110 general 2-010 overrun 5-010

Ρ

parity of MSC control lines 4-064 PCR bit 3-920,5-020 PCR FL 4-010,4-055 physical locations 1-030 pointer 2-180,3-055 prevent I/O FL 4-055 principle of operation data transfer 2-022,2-024 general 1-025,1-026 initiation 2-020 IRPI request 2-026 SIO 2-028 process cycle 3-055 process cycle arrangement 3-500 program check 5-010 program status word 2-155,2-290 protection check 5-010 PSW (see program status word)

R

R-bus 4-110 read operation 2-040,2-045,2-055 request IOP to MSC 1-025,2-020,2-060 functional units 4-062 reset accumulated data check 2-070 residual count 2-015 response to IPU .1-025,2-020,2-185,2-190

S

scope sense 4-010,4-055,6-010 select IOP from IPU 1-025,2-020,2-185,2-190 select IOP from MSC 1-025,2-020,2-065 sense bytes 5-010 sense register layout 2-070 sense register, functional units 4-068 sensed error condition 5-020 sequence codes 5-080 signal interface chart 1-040 signals to/from IOPs 1-040 SIOF (see start I/O fast release) start I/O 1-022,1-025,2-020 format 2-015 start I/O test release, format 2-015 start I/O to buffered devices 2-028 start I/O to unbuffered devices 2-028 STIDC (see store channel identifier) storage protection, main storage 2-030 store channel identifier, format 2-015 SVP addr bus 1-010,1-020,1-040,2-010,4-010,4-055 SVP bus switch 4-010,4-055 SVP ctrl operation 3-920 SVP, ctrl table 3-940 SVP data bus 1-010,1-020,1-040,2-010,4-010,4-055 SVP idle sense 3-920 SVP link card data flow 4-010 functional units 4-055 general 2-010 SVP main sense loop 3-920 SVP request FL 4-010,4-055 SVP sens operation 3-920 SVP sens table 3-930 system data and control flow 1-010 system internal buses 1-020

Т

TCM (see test channel) test bit and branch instruction, micro 3-010,3-1xx test channel 2-015 test I/O, format 2-015 time slice mechanism 3-020,5-020 time slice mode 3-510 TIO (see test I/O) trap bits 2-180 trapping 3-550

U

unit check 5-010 unit exception 5-010 unit status bits 5-010

Index (continued)

X-002



3125 MLM. Input/Output Processor

unit status, CSW 2-015 unusual conditions 5-010

V

variable time slice period 3-530

W write write operation 2-030,3-035,3-050

X X-register 4-010,4-055

Y

Y-bus 4-110

Z ZLS (*see* zone local storage) zone local storage 4-130

Index (continued) X-003

3125 Processing Unit	
Input/Output Processo	r

Order No. SY33-1063-1

Your views about this publication may help improve its usefulness; this form will be sent to the author's department for appropriate action. Using this form to request system assistance or additional publications will delay response, however. For more direct handling of such requests, please contact your IBM representative or the IBM Branch Office serving your locality.

Possible topics for comment are:

Clarity Accuracy Completeness Organization Index Figures Examples Legibility

READER'S COMMENT FORM

Fold ≥

3125 Processing Unit Input/Output Processor

Order No. SY33-1063-1

Your views about this publication may help improve its usefulness; this form will be sent to the author's department for appropriate action. Using this form to request system assistance or additional publications will delay response, however. For more direct handling of such requests, please contact your IBM representative or the IBM Branch Office serving your locality.

Possible topics for comment are:

Clarity Accuracy Completeness Organization Index Figures Examples Legibility

What is your occupation? ______ Number of latest Technical Newsletter (if any) concerning this publication: ______ Please indicate in the space below if you wish a reply.

Thank you for your cooperation. No postage stamp necessary if mailed in the U.S.A. (Elsewhere, an IBM office or representative will be happy to forward your comments.)

What is your occupation? Number of latest Technical Newsletter (if any) concerning this publication: Please indicate in the space below if you wish a reply.

Thank you for your cooperation. No postage stamp necessary if mailed in the U.S.A. (Elsewhere, an IBM office or representative will be happy to forward your comments.)

READER'S COMMENT FORM

SY33-1063-1

SY33-1063-1

Your comments, please . . . Your comments, please . . . This manual is part of a library that serves as a reference source for customer engineers. This manual is part of a library that serves as a reference source for customer engineers. Your comments on the other side of this form will be carefully reviewed by the persons Your comments on the other side of this form will be carefully reviewed by the persons responsible for writing and publishing this material. All comments and suggestions responsible for writing and publishing this material. All comments and suggestions become the property of IBM. become the property of IBM. Fold Fold **First Class** Permit 40 Armonk New York **Business Reply Mail Business Reply Mail** No postage stamp necessary if mailed in the U.S.A. No postage stamp necess Postage will be paid by: Postage will be pa International Business Machines Corporation International Bu Department 813B Department 81 1133 Westchest 1133 Westchester Avenue White Plains, New York 10604 White Plains, Ne Fold Fold Fold 1.4

IBM

International Business Machines Corporation **Data Processing Division** 1133 Westchester Avenue, White Plains, New York 10604 (U.S.A only)

IBM World Trade Corporation 821 United Nations Plaza, New York, New York 10017 (International)

IBM

International Business Machines Corporation **Data Processing Division** 1133 Westchester Avenue, White Plains, New York 10604 (U.S.A. only)

IBM World Trade Corporation 821 United Nations Plaza, New York, New York 10017 (International)

	• • • • • • • • • • • • • • • •	Fold
		First Class Permit 40 Armonk
		New York
ary if mailed in the U.S	.A.	
d by:		
usiness Machines Co 3B er Avenue ew York 10604	rporation	

Fold