

Processing Unit Multiplexer Channel

# Maintenance Library

SY33-1067-1

#### Third Edition (August, 1973)

This manual is a major revision of, and makes obsolete, SY33-1067-0; it also obsoletes the preliminary manual ZZ33-1067 (IBM Confidential). Changes are continually made to the information in this manual; any such changes will be reported in subsequent revisions or Technical Newsletters.

Requests for copies of IBM publications should be made to your IBM representative or to the IBM branch office serving your locality.

Forms for readers' comments are provided at the back of the manual. If the forms have been removed, comments may be addressed to IBM Laboratories, Product Publications, Dept. 3179, 703 Boeblingen/Wuertt, P.O. Box 210, Germany. Comments become the property of IBM.

© Copyright International Business Machines Corporation 1973.



# Preface

This manual describes the theory of operation of the multiplexer channel and provides maintenance information for the multiplexer channel. Readers of the manual should have a basic understanding of IBM system concepts. The manual supplements the System/370 Model 125 CE course and serves also as a recall aid; it is not intended for self-education.

The manual is divided into seven chapters. *Chapter 1* contains a general introduction to channel operations, together with the overall data flow of System/370 Model 125 and physical locations. *Chapter 2* describes the principles of operation of the multiplexer channel. *Chapter 3* describes the operation of the multiplexer channel in detail. Flowcharts of the MPX microprogram show the major objectives of the operations and instructions. *Chapter 4* describes the major units of the multiplexer channel. Maintenance information is given in *Chapters 5 and 6. Chapter 7* contains a combined abbreviations list and glossary of terms. Common abbreviations for the system and an explanation of the symbols used are given in *IBM 3125 Processing Unit, General System Information,* Maintenance Library Manual, Order No. SY33-1059.

## **Prerequisite Reading**

*IBM 3125 Processing Unit, Microinstructions,* Maintenance Library Manual, Order No. SY33-1058.

*IBM 3125 Processing Unit, General System Information, Maintenance Library Manual, Order No. SY33-1059.* 

*IBM 3125 Processing Unit, Input/Output Processor,* Maintenance Library Manual, Order No. SY33-1063.

IBM System/360 and System/370 I/O Interface Channel to Control Unit,

Original Equipment Manufacturers Information Manual, Order No. GA22-6974.

## **Associated Publications**

*IBM System/360 Principles of Operation,* Systems Library Manual, Order No. GA22-6821.

*IBM System/370 Principles of Operation,* Systems Library Manual, Order No. GA22-7000.

*IBM 3125 Processing Unit, Power Supplies,* Maintenance Library Manual, Order No. SY33-1060.

*IBM 3125 Processing Unit, Main Storage Controller,* Maintenance Library Manual, Order No. SY33-1061.

*IBM 3125 Processing Unit, Instruction Processing Unit,* Maintenance Library Manual, Order No. SY33-1062.

*IBM 3125 Processing Unit, Magnetic Tape Adapter,* Maintenance Library Manual, Order No. SY33-1064.

*IBM 3125 Processing Unit, Service Processor Subsystem,* Maintenance Library Manual, Order No. SY33-1065.

Section 1: Service Processor (SVP).

Section 2: Console Disk File.

Section.3: Display Unit and Keyboard.

*IBM 3125 Processing Unit, Main Storage,* Maintenance Library Manual, Order No. SY33-1066.

*IBM 3125 Processing Unit, 2560 Attachment, Front End,* Maintenance Library Manual, Order No. SY33-1068.

*IBM 3125 Processing Unit, 3525 Attachment, Front End,* Maintenance Library Manual, Order No. SY33-1070.

*IBM 3125 Processing Unit, 3504 Attachment, Front End,* Maintenance Library Manual, Order No. SY33-1071.

*IBM 3125 Processing Unit, 1403 Attachment, Front End,* Maintenance Library Manual, Order No. SY33-1072.

*IBM 3125 Processing Unit, 3330 Direct Disk Attachment,* Maintenance Library Manual, Order No. SY33-1073.

*IBM 3125 Processing Unit, Integrated Console Matrix Printer Attachment,* Maintenance Library Manual, Order No. SY33-1074. *IBM 3125 Processing Unit, Integrated* Library Manual, Part B/M1876075. *IBM 3125 Processing Unit, Installatio* Manual, Part 4014001. *IBM 3125 Central Test Manual,* Main appropriate to the individual 3125 F *IBM 3125 Processing Unit, Parts Cata* No. S135-1000.

*IBM 3125 Processing Unit, Integrated Communications Adapter, Maintenance Library Manual, Part B/M1876075. IBM 3125 Processing Unit, Installation Instructions, Maintenance Library* 

*IBM 3125 Central Test Manual*, Maintenance Library Manual. Contains pages appropriate to the individual 3125 Processing Unit. *IBM 3125 Processing Unit, Parts Catalog*, Maintenance Library Manual, Order

#### Preface

III

# Contents

Chapter 1. Introduction	1-010
System Data and Control Flow	1-010
General Information	1-020
System Internal Buses	1-020
Standard Interface	1-020
Channel Operation	1-025
	1-025
Data Transfers	1-026
	1-030
	1-030
	1-030
	1-040
Signal Interface	1-040
Chapter 2. Principles of Operation	2-020
	2-020
Data Handling	2-020
Termination	2-020
	2-025
	2-025
	2-025
	2-025
	2-025
	2-025
	2-025
	2-025
Start I/O Fast Release (SIOF)	
Formats	2-025
	2-025
Channel Address Word (CAW)	2-025
Channel Command Word (CCW)	2-025
Channel Status Word (CSW)	2-025
Unit Control Word (UCW)	2-026
Write Type Operation	2-030
Read Type Operation	2-040
Data Transfer Conditions	2-040
Modes of Operation	2-050
Byte Mode	2-050
Multiple Byte Mode	2-050
Burst Mode	2-050
Example of Byte Mode Operation	2-055
General Information	2-060
Microprogram	2-060
Interrupts	2-060
Chaining	2-065
Unusual or Exceptional Conditions	2-065
Status Bytes.	2-065
Sense Bytes	2-065
Indirect Data Addressing	2-065
Subchannel Arrangement and Addressing	2.070
Shared Subchannel Addressing.	

Non-Shared Subchannel Addressing			2-070
Device Address Assignments			2-070
General Microprogram Flow			2-080
Level O Microprogram Routines			2-080
Level 1 Microprogram Routines			2-090
Level 2 Microprogram Routines			2-090
Level 3 Microprogram Routines			2-090
Chapter 3. Operational Details	•	•	
Visual Index for MPX Microprogram	•	•	3-010
Arrangement of MPX Microprogram Listing	•		
MPX Microprogram Flowcharts	•	•	
Control Unit Busy End			3-020
I/O Instruction Basic Loop	•		3-020
Interrupt Recognition			3-020
Fetch CCW			3-030
I/O Select			3-030
TIO Interrupt			3-040
SIO Initial Status			3-040
Interrupt Handling			3-050
HIO/HDV (MPX not in burst mode)			3-050
Trap 1 Selection			3-060
Chain Command Initial Status			3-060
Data Transfer (level 1)			3-070
HIO/HDV (MPX in burst mode)			3-080
Error Routine			3-080
Trap 3 Routine			3-080
MPX Microprogram Label List			3-090
External Register Assignments			3-100
IOP '9' Local Storage Register Assignments			
Chapter 4. Functional Units			4-010
Interconnections			4-010
General Description of Cards			
MPX Control Card (01BAIF)			4-020
External Register Card (01BAID)			4-020
UCW Buffer Cards (01BAIG&H)			
MPX Front End Data Flow			4-025
Lines from IOP '9' to Multiplexer Channel Front End.			4-030
Lines from Multiplexer Channel Front End to IOP '9'.			4-030
Lines from Standard Interface to Multiplexer Channel Front End .			4-040
Lines from Multiplexer Channel Front End to Standard Interface .			4-040
Sequence of Tag Lines on Standard Interface			4-050
			4-050
Single-Byte Data Transfer		-	4-050
Multiple-Byte Data Transfer		•	4-050
Ending Sequences		-	4-050
Selection of a Busy Control Unit		•	4-060
Data Transfer in Burst Mode		•	4-060
	•	•	

Test I/O . . . . . MPX Control Card . . External In Buses . . . Tag Out Register . T-Counter . . . Trap Request FLs . External Register Card External In Bus. . Suppression of Extern UCW Buffer Cards .

Chapter 5. Error Condit Introduction . . . Unusual or Exceptional Error Handling . . Channel-Sensed Errors Hard Errors . . . **Timeout Conditions** Logging . . . . MPX Microprogram Traj Error Circuits . . . External Register Carc MPX Control Card.

Chapter	6.	M	ain	ten	and	e
Introdu	ctic	n				
Mainter	nand	e (	Con	icep	ot	
Diagn	osti	c 7	[ec	hni	que	es
Scope S	Sens	e				
Matrix						
MPX M	icro	pro	ogr	am	Er	ro
MPX M	icro	pr	ogr	am	Er	ro
Chapte	r 7.	R	efe	ren	ce	In
Abbrev	iatio	ons	an	d C	Slo	SS
Index	•	•	•	•	•	•

3125 MLM. Multiplexer Channel

Maintenance Information

6

7 Reference

Information

																		4-060
																	•	4-070
•																		4-070
																		4-070
																		4-070
																•		4-075
d																• ·		4-080
																	•	4-080
er	nal	In	Bu	IS				•					•			•	•	4-080
									•	•		•	•	•	•	•	•	4-090
۱d	itio	ns			•	•				•		•	•	•	•	•	•	5-000
																		5-000
	l Co			ons	s.,											•		5-010
																•		5-020
	rs															•	•	5-020
														•			•	5-020
												•	•		•		•	5-020
									•				•			•	•	5-020
٢r	ap (	3 R	lou	tin	e	•				•	•	•	•	•	•	•	•	5-030
								•	•	•	•	•	•	•	•	•	•	5-040
aı	rd					•			•	•	•	•	•	•	•	•	•	5-040
				•			•	•	•	•	•	•	•	•	•	•	•	5-040
n	e l	nfo	orm	nati	ion	•	•	•	•	•	•	•	•	•	•	•	•	6-000
								•		•			•	•	•	•	•	6-000
t										•	•	•	•	•	•	•	•	6-010
ļu	es a	nd	Τe	ests	з.						•	•	•	•	•	•	•	6-010
											۰.	•	•	•	•	•	•	6-010
							•			•	•	•	•	•	•	•	•	6-010
Er	ror	Ro	out	ine	es.					•		•	•	•	•	•	•	6-020
Er	ror	Νı	١m	ber	s.	•		•		•	•	•	•	•	•	•	•	6-020
e	Inf	orn	nat	tior	ı.		••	•	•	•	•	•	•	•	•	•	•	7-010
lo	ssar	·у														•		7-010
		-																
•	•					•				•	•	•	•	•	•	•	•	X-1



# Safety

# **Personal Safety**

Personal safety cannot be over-emphasized; it is a vital part of customer engineering. To ensure your safety and that of co-workers, always observe the safety precautions given during your safety training and adhere to the following:

# **General Safety Practices**

Observe the general safety practices and the procedure for performing artificial respiration that are outlined in CE Safety Practices card, order no. S229-1264 (shown here).

## Grounding

Ground current may reach dangerous levels. Never operate the system with the grounding conductor removed.

## **Line-Powered Equipment**

Ground all line-powered test equipment through the third-wire grounding conductor in the power cord of the machine being tested.

## Machine Warning Labels

Heed the warning labels placed in hazardous areas of the machines.

## **CE SAFETY PRACTICES**

All Customer Engineers are expected to take every safety precaution possible and observe the following safety practices while maintaining IBM equipment: 1. You should not work alone under hazardous conditions or

- around equipment with dangerous voltage. Always advise your manager if you MUST work alone.
- 2. Remove all power AC and DC when removing or assembling major components, working in immediate area of power supplies, performing mechanical inspection of power supplies and installing changes in machine circuitry.
- 3. Wall box power switch when turned off should be locked or tagged in off position. "Do not Operate" tags, form 229-1266, affixed when applicable. Pull power supply cord whenever possible.
- 4. When it is absolutely necessary to work on equipment have ing exposed operating mechanical parts or exposed live electrical circuitry anywhere in the machine, the following precautions must be followed:
- a. Another person familiar with power off controls must be in immediate vicinity. b. Rings, wrist watches, chains, bracelets, metal cuff links,
- shall not be worn. c. Only insulated pliers and screwdrivers shall be used.
- d. Keep one hand in pocket.
- e. When using test instruments be certain controls are set correctly and proper capacity, insulated probes are used.
- f. Avoid contacting ground potential (metal floor strips, machine frames, etc. — use suitable rubber mats pur-
- chased locally if necessary). 5. Safety Glasses must be worn when:
- a. Using a hammer to drive pins, riveting, staking, etc. b. Power hand drilling, reaming, grinding, etc.
- c. Using spring hooks, attaching springs.
- d. Soldering, wire cutting, removing steel bands.
- e. Parts cleaning, using solvents, sprays, cleaners, chemicals,
- f. All other conditions that may be hazardous to your eyes. REMEMBER, THEY ARE YOUR EYES.
- 6. Special safety instructions such as handling Cathode Ray Tubes and extreme high voltages, must be followed as outlined in CEM's and Safety Section of the Maintenance Manuals.
- 7. Do not use solvents, chemicals, greases or oils that have not been approved by IBM.
- 8. Avoid using tools or test equipment that have not been approved by IBM.
- 9. Replace worn or broken tools and test equipment. 10. The maximum load to be lifted is that which in the opinion
  - of you and management does not jeopardize your own health or well-being or that of other employees.
- 11. All safety devices such as guards, shields, signs, ground wires, etc. shall be restored after maintenance

KNOWING SAFETY RULES IS NOT ENOUGH AN UNSAFE ACT WILL INEVITABLY LEAD TO AN ACCIDENT

USE GOOD JUDGMENT - ELIMINATE UNSAFE ACTS

11/71 S229-1264-2

- warm the victim or apply stimulants.
  - tongue forward.
  - Take care of these items after vic-
- 4. Remain in Position
- 5. Call a Doctor
  - aid. 6. Don't Give Up

  - is certainly dead.

12. Each Customer Engineer is responsible to be certain that no action on his part renders product unsafe or exposes hazards to customer personnel.

13. Place removed machine covers in a safe out-of-the-way place where no one can trip over them.

14. All machine covers must be in place before machine is returned to customer.

15. Always place CE tool kit away from walk areas where no one can trip over it (i.e., under desk or table).

16. Avoid touching mechanical moving parts (i.e., when lubricating, checking for play, etc.).

17. When using stroboscope - do not touch ANYTHING - it may be movina.

18. Avoid wearing loose clothing that may be caught in machinery. Shirt sleeves must be left buttoned or rolled above the elbow.

19. Ties must be tucked in shirt or have a tie clasp (preferably nonconductive) approximately 3 inches from end. Tie chains are not recommended.

20. Before starting equipment, make certain fellow CE's and customer personnel are not in a hazardous position. 21. Maintain good housekeeping in area of machines while per-

forming and after completing maintenance.

#### **Artificial Respiration** GENERAL CONSIDERATIONS

1. Start Immediately, Seconds Count Do not move victim unless absolutely necessary to remove from danger. Do not wait or look for help or stop to loosen clothing,

2. Check Mouth for Obstructions

Remove foreign objects - Pull

3. Loosen Clothing -- Keep Warm

tim is breathing by himself or when help is available

After victim revives, be ready to resume respiration if necessary.

Have someone summon medical

Continue without interruption until victim is breathing without help or

Reprint Courtesy Mine Safety Appliances Co.

#### **Rescue Breathing for Adults** Victim on His Back Immediately

- Clear throat of water, food, or foreign matter.
- 2. Tilt head back to open air passage.
- 3. Lift jaw up to keep tongue out of air passage.
- 4. Pinch nostrils to prevent air leakage when you blow.
- 5. Blow until you see chest rise.
- 6. Remove your lips and allow lungs to empty.
- 7. Listen for snoring and gurglings, signs of throat obstruction.
- B. Repeat mouth to mouth breathings 10-20 times a minute.
- Continue rescue breathing until he breathes for himself.






# Safety VII

# **Chapter 1. Introduction** System Data and Control Flow





System Data and Control Flow


1-010

# **General Information**

- The multiplexer channel is a specific Front End that is connected to IOP '9'.
- The functions of the multiplexer channel are as follows:

Analyzes the I/O instruction. Initiates the operation of the I/O device. Controls data transfers between I/O devices and MSC. Requests interrupts.

- The multiplexer channel normally serves I/O devices that have relatively low data transmission rates.
- The multiplexer channel can operate in two different modes:
- 1. Byte mode (25 kilobytes per second).
- 2. Burst mode (29 kilobytes per second).
- All multiplexer functions, except interrupt requests, are initiated by the I/O instructions(refer to Page 2-020) and are under microprogram control.
- The microprogram is stored in the control storage of IOP '9'.
- The microprogram principle is shown on Pages 2-080 and 2-090. Detailed microprogram flowcharts are given on Pages 3-020 to 3-080 and 5-030.
- Multiplexer modes are defined by the control units that are connected to the standard interface. (For more details, refer to Pages 2-050 and 2-055.),



# System Internal Buses

- Interconnection between multiplexer channel and the system is made via IOP '9' and the system internal buses.
- The system internal buses are:
- A 12-line bus (see Note) containing octopus control lines (OCL)
- B 16-line bus containing chain control lines (CCL)
- C 17-bit SVP Address and Data Bus (Address Bus is 9 bits); Data Bus is 8 bits)
- D 18-bit MSC Data Bus.

Note: These 12 lines are used by one IOP.

For detailed information refer to IBM 3125 Processing Unit Input /Output Processor, Maintenance Library Manual, order number SY33-1063.


# Standard Interface

- I/O devices with their control units are connected to the multiplexer channel via a standard interface.
- The standard interface consists of four groups of lines:
  - One-byte Bus In One-byte Bus Out 7 Tag in lines (6 part of standard interface part of IBM System 370 interface extension) 7 Tag Out lines fall part of the
  - standard interface)

Ε

- The standard interface cables are connected to the multiplexer channel by: Bus "serpent" connectors, and Tag "serpent" connectors
- For the explanation of the standard interface Tag lines, refer to Page 4-040.

General Information, Internal Buses, and Standard Interface 1-020



Channel Operation-Initialization

8

1 - 025

For details about instruction identifier and MSC-LS common register layout, refer to *IBM 3125 Processing Unit, Input/Output Processor,* Maintenance Library Manual, Order SY33-1063.

Address range of device addresses are shown on Page 2-070.

CAW layout and location in main storage are shown on Page 2-020.

All necessary device individual information that is required to control an I/O operation is held in the UCW that is assigned to the device. (UCWs are also called subchannel). UCW layout is shown on Page 2-025. UCW addressing is shown on Page 2-070.

Before the operation is started the control unit of the device is selected (initial selection) and the control unit presents an initial status. This status shows whether the I/O device is able to perform the operation, or whether any unusual conditions exist which would prevent the operation from starting.

CSW layout and location in main storage are shown on Page 2-020.

For more details, refer to the "ending sequence" shown on Page 4-050. Refer also to the microprogram flowcharts on Page 3-040.

# Data Transfers

2

Two operation types can be performed with the MPX

- Read type operation
- Write type operation.
- The flow chart on this page shows:
- Data transfers for a read type operation (from control unit to MPX and from MPX to main storage)

3

5

6

- Data transfers for a write type operation (from main storage to MPX and from MPX to control unit)
- Channel End and

Α

В

С

D

E


- Device End presentation.
  - Data transfers between main storage and IOP/MPX take place for a
- Read type operation: as soon as data byte or halfword is available in MPX
- Write type operation: as soon as data byte is required in MPX. Transfer conditions to MSC are specified by chain- and octopuscontrol lines.

Refer also to microprogram flow charts on pages 3-040 to 3-070. Data transfers between IOP/MPX and I/O devices are always

• byte transfers.

- Transfer conditions are specified by TAG IN- or TAG OUT-lines.
- Channel end is generated by the control unit, as soon as the data transfer between channel and control unit is terminated. Either with channel end alone or with channel and device end together
  - (designated as primary status) the channel requests an interrupt. Status byte is held in the UCW which keeps the channel free for further
- operations, while the subchannel remains with a pending interrupt until the interrupt request is accepted by the IPU.
- Device end is generated by the control unit, as soon as the I/O device has completed its mechanical operation. This means, generation of device end very much depends upon the type of I/O device.
- Device end condition (designated as secondary status) is rejected by the channel ('status in' is followed by 'command out') and stacked in the control unit. Further status presentation is suppressed by the channel (by activating 'suppress out').

The channel requests an interrupt and the I/O device remains with a waiting interrupt until this interrupt request is accepted by the IPU and the channel has fetched the status byte.



7




Channel Operation, (Data Transfers and Ending)


1 - 026

T


# **Physical Locations**

- This page shows the physical location of the multiplexer channel cards.
- The actual location is





# **Board Location**



- MPX Control Card
- See Pages 4-070 and 4-075.
- ALD Pages are KA 22X.


## External Register Card

- See Page 4-080.
- ALD Pages are KA 28X.

UCW Buffer Cards

- See Page 4-090.
- ALD Pages are KA 10X and KA 16X.
- Note: The common external card and the MSC data and control card are described in IBM 3125 Processing Unit, Input/Output Processor, Maintenance Library Manual order SY33-1063.

Physical Locations 1-030




#### (View from pin side)



Not described in this manual.


# Signal Interface



Note 1: The numbers in these columns define the line groups as they are shown on Page 4-010 and described on Pages 4-030 and 4-040. Note 2: These letter/number combinations define the plug locations of the cables on multiplexer channel board.

3125 MLM. Multiplexer Channel [16781]





## 3125 MLM, Multiplexer Channel

۰.

1

This page is intentionally left blank

. .



# Chapter 2. Principles of Operation


Any channel operation can be dividied into three major portions:

Initiation

Data Handling

Termination.

These three functions are described on this page. For further details, refer to the "Multiplexer Microprogram" on Pages 3-020 to 3-080.



3125 MLM. Multiplexer Channel [16782]



With this flowchart it is assumed, that in all cases the I/O device is available. I/O instructions to devices, that are busy or not operational, are not included here.

For more details refer to pages 2-080, 2-085, 2-090, 3-020 through 3-080.

Principles of Operation 2-020

# I/O Instructions

The following instructions are used with the multiplexer channel: Start I/O (SIO) Halt I/O (HIO) Halt device (HDV) Test I/O (TIO) Test channel (TCH) Store channel identifier (STIDC) Start I/O fast release (SIOF)

## Start I/O (SIO)

Initiates an I/O operation. The address part specifies channel and device. The actual I/O operation is specified by the command in the CCW.

### Halt I/O (HIO)

Terminates an operation that was started by an 'SIO' instruction. The termination is performed in the electronic circuitry while the mechanical operation of the device runs until its normal end. Assume that two devices A and B are connected to a channel.

- 1. If both devices are working in multiplex mode, the addressed device is asked to stop without affecting the other device.
- 2. If device A is currently not working, but device B is working in burst mode, an 'HIO' to device A would stop device B.

#### Halt Device (HDV)

Terminates an operation that was started by an 'SIO' instruction. The termination is performed in the electronic circuitry while the mechanical operation of the device runs to its normal end.

The addressed device is asked to stop. As long as one device operates in burst mode, an 'HDV' to another device is not performed until the burst operation of the first device is completed.

### Test I/O (TIO)

Set a condition code into the PSW to indicate the status of the addressed channel, subchannel and device. A CSW may be stored. This instruction may also be used to clear interrupts.

#### Test Channel (TCH)

Sets a condition code into the PSW to indicate the status of the addressed channel.

#### Store Channel Identifier (STIDC)

This instruction is completely handled by the IPU and sets four bytes of information into main storage at location 168 (decimal); see "Formats".

#### Start I/O Fast Release (SIOF)

This instruction is handled like an 'SIO' instruction.

# Formats

	78	14 19	16 19	20		31
Op-Code	Ignored	*	Register Address		Displacement	
mat after p	rocessing in I	PU)	► for	'HDV' only		
						_
3 4		15	16	23	24	31
	used)	15		23 address	24 Device address	31

Command Address

#### Channel Address Word (CAW)

#### • Located in MSC main storage position 72 decimal (48 hexadecimal)

#### 3 4 7 8 Zeros Key

# Channel Command Word (CCW)

0	7 8 31	32		37		40	48	63
Command	Data Address or, if TIC, New CCW Address		Flags		Zero	Ignored	Length Count or Byte Count	
Commands are:		F	lags are	:				
read	(transfers data from device to MSC)	3	2 = CD	) (cha	in dat	a). (only with read c	ommands)	
write	(transfers data from MSC to device)	3	3 = CC	(cha	in con	nmand)		
read backward	(read, but in reverse order)	3	4 = SI	LI (su	ppres	s incorrect length ind	ication)	
sense (SNS)	(device information to MSC)	3	5 = Sk	ip (al	lows s	uppression of transfe	r of zero bytes)	
control (CTL)	(set up conditions in addressed device)	3	6 = PC	(allo	ws pr	ogram controlled inte	errupts)	
TIC	(transfer in channel); allows branching in strings of CCWs and does not initiate any I/O operation).					data addressing is spe		

command fetches the sense by tes from a selected control unit and device. The 'control' command sets control information into a selected control unit and device.

### Channel Status Word (CSW)

<ul> <li>Located in MSC main stor</li> </ul>	age position 64 decimal (40 hexadecimal)								
0 3 4 7 8		31	32	3914	40	47	48		63
Key Zeros	Command address		Unit or Device Status	l	Channel Status			Residual Count	
Command Address = Last CC	W address +8		32 = Attention 33 = Status mo 34 = Control un 35 = Busy	difie				Residual Count = Numb not be	er of bytes that h een transferred

# Layout of the four bytes stored (by the IPU) with

After successful generation of fetched channel and

device address the CAW is fetched.

STIDC

The command address of the CAW specifies the location of the first CCW in the main storage

	not been

36 = Channel end 37 = Device end

38 = Unit check

39 = Unit exception

40 = PCI (program - controlled interrupt)

41 = Incorrect length

42 = Program check

43 = Protection check 44 = Channel data check

45 = Channel control check

46 = Interface control check

47 = Chaining check

All I/O instructions use this format. The displacement is added to the contents of a specified register; the result then represents the channel and device address. From the Op-code an instruction identifier is generated.

The device address and instruction identifier are then transfered, via MSC-LS common register, to the multiplexer channel.

CCWs have to be located on double word boundaries in main storage. After a CCW is transferred to the multiplexer channel and the command does not contain a TIC, the specified command is initiated.

If IDA flag is set, data are addressed indirect via IDA List, whose address is specified in CCW.

Data transfer ends when either the byte count or the I/O count reaches zero. 3 ending conditions are normal

CCW count 0, I/O count 0

CCW count 0, I/O count not 0

• CCW count not 0, I/O count 0.

After the last byte is transferred, the MPX requests an Interrupt. If accepted, interruption code (dev. as is set into PSW and either stator, complete CSW is stored according to conditions during the I/O operation.

# Formats (continued)

# Unit Control Word (UCW)

The multiplexer channel allows simultaneous operation of several I/O devices. Normal mode for the multiplexer channel is, therefore, byte mode.

Because a data transfer of one device may be followed by a data transfer of another device, the conditions of the progress in these data transfers must be individually stored for each I/O device. This is done in the UCW, which is also called a subchannel.

Each UCW is 24 bytes wide. One group of 12 bytes contains:

- Next IDA word address
- Next command address
- ECSW bytes
- Device address
- Unit status.

This group is stored in control storage of IOP '9'.

- $\land$  Another group of 12 bytes contains:
  - Flags and operation control
  - Key and actual data address
  - Byte count
  - Buffer byte
  - Next data address
  - Channel status.

This group is stored in a separate UCW storage area located on the multiplexer channel board.

For a description of the UCW buffer card, refer to page 4-090.

#### UCW portion, stored in control storage of IOP '9'

0 to 7, P	0 to 7, P	0 to 7, P	0 to 7, P	0 to 7, P	0 to 7, P	0 to 7, P	0 to 7,P	0 to 7, P	0 to 7, P	0 to 7, P	0 to 7, P
Ne	xt Command Add	lress	1	ECS	W Bytes   3	4	l N	ext IDA Word Ad	ddress	Device Address	Unit Status (A definition of bits is given on Pages 2-020 and 5-010).

#### UCW portion, stored in UCW buffer of MPX Front End

1	02	03	06	07	0A	1 0	в	0E	OF	1:
Γ	0 to 7, P	0 to 7, P	0 to 7, P	0 to 7,P	0 to 7, P	0–3	4–7P	0 to 7, P	0 to 7, P	0 to
	Flags and Operation Control. The meaning of each bit is		Byte (	Count .	Buffer	Кеу		Actual Data Address		Cha
	shown on Pa	age 3-100								(A defin bits is g Pages 2-

5-010.)

Unit status Contains detect field, here the unit that detected the error is identified.

2 Contains source field, here the unit that probably caused the error is identified.

ECSW


Bytes


1

4

- 3 Contains validity flags to indicate validity of the information stored in designated fields.
  - Contains type of termination and sequence code.
- indicates conditions, detected by the I/O device or control unit. These conditions are indicated to the channel via standard I/O interface. The channel does not modify the status bit pattern and stores the status byte into CSW as it was received from the control unit. Channel status - indicates conditions detected by the
  - channel, except those that are caused by equipment mal-function during execution of an I/O operation.

3125 MLM. Multiplexer Channel [16784]






different information during an I/O operation. Its main use is to hold one I/O data byte for preparing halfword transfers to main storage with read operations.


2 - 026

3125 MLM. Multiplexer Channel [16785] T 7 2  $\mathbf{T}$ 3 ▼ 4 ▼ 5 ¥ 6 ¥ Write Type Operation These two pages show the manner in which a write operation is performed. The paragraphs should be read in numerical order. IOP '9' Data is transferred from main storage to the I/O device. The data 1 1 2 3 4 5 6 7 P 01234567P Nucleus path is from MSC Data Bus to Std Interface Bus Out. **B-Register** A-Register А For further details refer to the microprogram flowcharts shown on Pages 3-060 and 3-070. Digit Switch 01234567P 0 1 2 3 4 5 6 7 P 3 ALU 01234567P • IOP '9' D-register controls are set in such a way, that write data from the 'external in bus 1' is set into the IOP '9' D-register. ALU Result A-Register В Ext In Bus D-Register 012 12340 Ext Zone EXTAR -PC IOP '9' 2 Board 01BA2 Multiplexer • Write data is gated via 'external in bus 1' to IOP '9' D-register. Common External Channel Card Drivers Board Predecoder 01BA1 4 ALD Ref KA34X С KA35X • The contents of IOP '9' D-register are gated to the external register card. MSC Data Bus Left MSC Data Bus Right • As soon as a device requires service, this device causes activation of 'Trap 1 O request', which forces the multiplexer channel microprogram to its data Byte Left (from previous handling routine. sub processor Register • The data handling routine controls data path between MSC data bus or adapter) registers and bus out register. MSC Controls of MSC data bus registers are activated according to the micro-D Data Byte Left Register program steps of the data handling routine. Bus Byte Right Register • With write operations, only byte transfers and forward operations take Address Switch place. Thus, a data byte is set into the byte right register and gated via Decoder Sense Register IPU Tag Register MSC Tag Register 'external in bus 1' into the IOP D-register. (The contents of the byte left not register are ignored.) Ext Adr Group Bits Ext Adr Gate Bit shown Byte Right Register According to contents of MSC Tag register, CCLs and OCLs are activated to specify MSC data bus РС ALD Ref KA25X Е KA26X MSC Data & Control Card **D-Register Bits** 

A B C To Facing Page

D To Facing Page





3125 MLM. Multiplexer Channel [16786]



Write Type Operation (continued)



#### 3125 MLM. Multiplexer Channel [16787]

# **Read Type Operation**

These two pages show the manner in which a read operation is performed. The paragraphs should be read in numerical order. Data is transferred from the I/O device to main storage. The data path is from Std Interface bus in to MSC Data bus. Byte and halfword transfers can take place with a read operation (see "Data Transfer Conditions").

For further details refer to the microprogram flowcharts given on Pages 3-060 and 3-070.

## 3

• IOP '9' D-register controls are set in such a way that read data from external in bus is set into the D-register.



€ Read data is gated via External In Bus 1 to IOP '9' D-register

4

5

• The contents of IOP '9' D-register are gated to MSC data bus registers.

• The contents of IOP '9' D-register are set into bus register left and/or right, according to data transfer requirements. • The data transfer requirements depend upon: ` a. Forward or backward operation and b. last byte transfer or c. halfword or byte transfer.


ing to microprogram steps of the data handling routine.

• For halfword transfers, the first data byte read is held in the UCW until the second data byte is read. Then both bytes are set into the bus registers and are transferred to main storage (along the path indicated by the dotted line ( ).

see table in

of this page

upper right corner



Read Type Operation 2-040

Forward	Backward
Operation	Operation
fer, set data byte into MSC ister, otherwise store data CW	Set data byte into MSC bus left register
te into MSC bus right register	If last transfer, set data byte into MSC bus right register; otherwise store data byte into UCW
rom standard interface	Data byte from standard interface
us right register. Data yyte from	into MSC left register. Data byte
ASC bus left register	from UCW into MSC bus right register

## 1

Α

В

С

• As soon as a device requires service this device causes activation of 'trap 1 request', which forces the multiplexer channel microprogram to its data handling routine.


7

3

2

- The data handling routine controls the data path from the bus in register to the MSC data bus.
- At service In time data from standard interface is set in to Bus In register.
- Contents of Bus In register then are gated via External In Bus 1 to 10P '9' D-register.

- D
- Е



3125 MLM. Multiplexer Channel [16788]



3125 MLM. Multiplexer Channel [16789]

# Modes of Operation Byte Mode

MPX can serve more than one device at a time in "Byte Mode".

Here one byte of one device is handled during one IOP cycle and one byte of another device is handled during a subsequent IOP cycle.

Because after a byte transfer the device disconnects from channel, one UCW is required per device in order to store control in formation of each device.

Each data transfer is initiated by a request from one device. The request is followed by a reselection of the device. After the data transfer is completed the device again disconnects from the channel and the channel waits for the next request. This procedure is repeated until the last byte of a record is handled or the byte circuit reaches zero.

With the next request following a data transfer, the status is presented to the channel. According to type of status this status will be accepted or stacked.


If accepted, the channel stores status information into the unit status byte (which is part of the UCW) and activates its 'interrupt request' line to the IPU.

If stacked the channel status is held in the control unit and has to be presented later.

## Multiple Byte Mode

In principle *multiple byte mode* is the same type of operation as byte mode, but with the exception that a predetermined number of bytes is transferred.

Multiple byte mode and the number of bytes to be transferred are specified by the control unit by holding up 'op in' for as long as it is required.



## Burst Mode

Burst mode is specified by the control unit by holding up 'op in'. The initial selection is directly followed by the data transfer of the complete record (first to last byte). The status is also directly presented after the data transfer is completed. (No separate request and re-selection are required.)

When the multiplexer channel is working in burst mode a 'busy to IPU' line is generated by the channel circuittry. This signal causes the IPU to generate *condition* code 2 (busy) whenever the IPU selects the multiplexer channel.

# **Example of Byte Mode Operation**

The IPU, when processing the customer program finds an 'SIO' instruction for device X in the stream of instructions.

- The following actions now take place:
- 1. Select multiplexer channel
- 2. Transfer of necessary data to multiplexer channel
- 3. Prepare UCW
- 4. Start device
- 5. Release IPU for further processing.

The MPX microprogram returns to its idle loop and waits for the next selection from IPU, or for service request.

The IPU now continues executing the customer program and finds the next 'SIO' instruction in the instruction stream. The same actions (listed above) take place.

The IPU again continues executing the customer program and finds a third 'SIO' instruction in the instruction stream. The same actions listed above for first 'SIO' instruction take place and the IPU is again released for further processing. The MPX microprogram returns to its idle loop.


As soon as one of the devices requires service 'Trap 1 request' is activated, which causes the trap bit 1 to be gated to IOP '9' nucleus. This trap bit 1 forces the MPX microprogram to its data handling routine. The following actions now take place:

1. Load UCW of requesting device into work area


- 2. Reselect device
- 3. Handle data byte
- 4. Update and restore UCW

The MPX microprogram returns to its idle loop and waits for the next selection or service request.

Starting more than one device (byte mode) gives the impression that these devices are operated simultaneously. Actually, the mechanical operations of the started devices *are* running simultaneously, but only one device can be serviced at a time. This is because all the devices use the same circuitry and the same microprogram.



3125 MLM. Multiplexer Channel [ 16790]



#### Example of Byte Mode Operation

2-055

# General Information Microprogram

The multiplexer channel is completely controlled by microprogram. After successful loading of the MPX microprogram into the control storage of IOP '9', the microprogram idles in its basic loop and waits either for selection from IPU or for service requests from the I/O devices.

Five program levels exist (levels 0, 1, 2, 3, and 7) within the MPX microprogram. Switching from one level to another is achieved by an internal trapping system. Different jobs within the MPX microprogram are programmed at different program levels (also called trap levels). These trap levels also classify a priority sequence.

The following list shows the trap or program levels (from lowest to highest priority) and the jobs programmed at each level:

1	Ptr	Progm or TRAP Level	Priority	Job
	0	0	Lowest	Communication with IPU
	1	1		<ul> <li>Data Transfer</li> <li>Interrupt Request</li> </ul>
	2	2		• HIO/HDV in worst mode
	3	3		<ul> <li>Error handling</li> <li>System reset, start</li> </ul>
		7	Highest	• System reset, execution

If a request for a specific job to be done becomes active, trap bits are generated in the multiplexer channel. These trap bits are gated to IOP '9' where they are ORed with the link portions of index words. (The trap register is located on the ALS/CSAR card).

Alteration of the link portion of an index word (comparable with a branch operation) causes a change of the chain of index words. This, in turn, causes the use of other IARs.

### Level 0

In byte mode a new I/O operation can be started after all higher trap requests are serviced.

In burst mode the multiplexer channel does not accept a second SIO. The IPU terminates this second SIO as a result of the active 'IOP busy' line and sets condition code 2.

#### Level 1

Requests for data transfers are handled as soon as an I/O device requires service and all higher trap requests are serviced.

Requests for interrupts are placed after termination of an I/O operation by activating the line interrupt request. (Interrupt requests are the result of the status presentation.)

#### Level 2

I/O operations can be interrupted if the IPU issues an HIO or HDV to the multiplexer channel.

#### Level 3

If parity errors in distinct Front End registers are found or the 'system reset' line becomes active, or a standard interface 'tag in check' is detected, trap 3 is generated.

Trap bit 3 forces the microprogram to the error handling routine that prepares information.

#### Level 7

Level 7 is forced by microprogram and represents system reset routine, which is executed after it was started in level 3.

## Interrupts

#### Channel End

Channel End indicates the completion of that part of an I/O operation that involves:

#### Transfer of I/O data

Transfer of sense information

Transfer of control information between multiplexer channel and main storage and between multiplexer channel and control unit.

Channel end is accepted for all devices and is stored in the corresponding UCW (subchannel). The 'interrupt request' line then signals the waiting interrupts.

When the IPU is ready to process interrupts, level 0 routine selects one waiting interrupt and stores an interruption code (device address) into MSC-LS common register. Subsequently, the multiplexer channel stores a CSW, resets the interrupt condition, and releases the IPU for further processing.

This means, the subchannel appears with a pending interrupt to subsequent SIO instructions until its interrupt request has been accepted.

The instant (within an I/O operation) that channel end is generated depends upon the operation and the type of device. Operations that do not cause any data to be transferred can provide channel end condition already with presentation of the initial status.

When chaining takes place only the channel end of the last operation of the chain is made available to the program.

General Information 2-060

#### Device End

Device end indicates:

- (a) The completion of an I/O operation at the I/O device.
- (b) A manual change of the device from the "not ready" to the "ready" state.
- Device end is stacked by the channel.

Device end status remains stacked in the control unit until the channel is free to handle them either by an interrupt or TIO.

When chaining is specified receipt of device end condition (and no unusual condition) causes the channel to initiate the next operation. Only the device end of the last operation of the chain is made available to the program.

Dependent upon I/O device type, device end condition is generated either simultaneously with the channel end condition or later

## Chaining

Two types of chaining are possible

Data chaining (DC)

Command chaining (CC).

Chaining which is specified by the CCW flags, is detected and performed by microprogram.

When chaining is specified, the microprogram branches to a chaining routine. This chaining routine tests the chaining conditions and performs the following:

1. Fetching of new CCW

2. Testing for TIC

3. Testing for IDA

4. Loading of new CCW information into UCW. Data chaining means that the command code of the

previous CCW remains valid for the new CCW.

Command chaining means that the new CCW completely replaces the previous one.

## Unusual or Exceptional Conditions

Unusual or exceptional conditions that occurred during execution of an I/O instruction are indicated in the status bytes. These unusual or exceptional conditions are handled by the operating system being used.

For arrangement of the status bytes in the CSW, see Page 2-020. For status bit definitions, see Page 5-010.

# Status Bytes

Status bytes are presented at the beginning (*initial status*) and end (*ending status*) of an I/O operation.

Initial status indicates whether an I/O device is ready to execute a given command.

Ending status indicates whether an I/O operation was successful.

For arrangement of the status bytes in the CSW, see Page 2-020. For status bit definitions, see Page 5-010.

## Sense Bytes

Simultaneously with the execution of an I/O operation sense bytes are generated and updated in the control unit. If a status byte indicates a unit check, these sense bytes provide additional, device specific, information about the cause of that malfunction.

Sense byte 0 is common for all I/O devices. The number and the content of all other sense bytes depend upon device type and the requirements of the device.

Sense bytes are fetched with a 'sense' command in the CCW of a 'SIO' instruction and are analyzed by the operating system being used.

For more information about sense bytes, refer to the respective control unit and/or I/O device documentation. A brief explanation of sense byte 0 is given on Page 5-010.

3125 MLM. Multiplexer Channel [16792]



## Indirect Data Addressing

If indirect data addressing is used the CCW contains an indirect data address (indicated by a flag bit; see CCW Format given on Page 2-020).


This IDA flag bit 'on' causes the MPX microprogram to fetch the actual data address from the IDA list in main storage (see microprogram flowchart on Page 3-030).

# Subchannel Arrangement and Addressing

UCWs may be shared or non-shared. A shared UCW means that this UCW serves a group of I/O devices that are connected to one control unit, but only serviced one at a time. A non-shared UCW means that this UCW serves only one I/O device.

Out of the 32 UCWs, the first eight alternatively can operate as shared UCWs. Each control unit associated with a shared UCW may have up to 16 I/O devices attached.

When a subchannel is addressed by an I/O address, bit 0 of the address byte defines whether the subchannel is shared (bit 0 = 1) or non-shared (bit 0 = 0). Bit 0, therefore, is not part of the actual address.



# Shared Subchannel Addressing


5

Device

Address

Device Addresses: 80 to FF (hex) (see table on the right)

# Non-Shared Subchannel Addressing



Device Addresses: 40 to 7F (hex) (see table on the right)

Shared

Non-shared

Because shared subchannels 0 to 7 use the same UCW as the non-shared subchannels 0 to 7, addresses of shared subchannels must be chosen in such as way that they do not conflict with addresses of non-shared subchannels.

2 - 070

# **Device Address Assignments**


Certain restrictions apply to address assignment. In any one row of the following table, only one of three address assignments can be chosen for devices which are to operate simultaneously. Taking the first row, for instance, if address 40 (hex) is assigned, addresses 60 (hex) and 80 through 8F (hex) should not be assigned.


Nonshared Subchannels		Shared Subchannels	
(hexadecimal)		(hexadecimal)	
40	60	80 to 8F	
41	61	90 to 9F	
42	62	A0 to AF	
43	63	B0 to BF	
44	64	C0 to CF	
45	65	D0 to DF	
46	66	E0 to EF	
47	67	F0 to FF	
48	68		
49	69		
4A	6A	:	
4B	6B		
4C	6C		
4D	6D		
4E	6E		
4F	6F		
50	70		
51	71		
52	72		
53	73		
54	74		
55	75		
56	76		
57	77		
58	78		
59	79		
5A	7A		
5B	7B		
5C	7C		
5D	7D		
5E	7E		
5F	7F	r i	

3125 MLM. Multiplexer Channel




This page is intentionally left blank.









▼

6



3

2

4

▼

▼

5

▼

7

▼

V

# General Microprogram Flow (continued)


3

## Level 1 Microprogram Routines

Level 1 microprogram routines are for: "Data Handling" and

2

- "Status Handling"
- 'Trap 1 request' fliplatch is set with the standard interface "tag in" lines: Α Request in Operational in
  - Trap bit 1 is connected to the trap register on the ALS/CSAR card in IOP '9', where it alters the link portion of index words.
  - For more details about Level 1 microprogram routines, refer to the
  - microprogram flowcharts on Pages 3-060 and 3-070.



Е

"HIO" and "HDV" when the multiplexer channel is working in burst mode.

4

• Level 2 microprogram routines are for:

Level 2 Microprogram Routines


• 'Trap 2 request' fliplatch is set with burst mode and the 'HIO/HDV' line from IOP.

T

5


T

- Trap bit 2 is connected to the trap register on the ALS/CSAR card in IOP '9', where it alters the link portion of index words.
- For more details about level 2 microprogram routines, refer to the microprogram flowcharts on Page 3-080.





6



-090

3125 MLM. Multiplexer Channel




This page is intentionally left blank.

# **Chapter 3. Operational Details** Visual Index for MPX Microprogram

• Represents a summary of the MPX microprogram.

• Provides a guide to the microprogram flow.

- Relates various routines to pages within this chapter.
- Provides cross-references to the microprogram listing.



Visual Index for MPX Microprogram

,

3-010

- The various routines of the MPX microprogram are documented in different sections of the microprogram listing.
- The circled letters after the labels (in the flowcharts on the following pages) point to these sections of the microprogram listing.
- These letters can be found in the microprogram listing header above the module sequence number.

# Arrangement of MPX Microprogram Listing

This page represents a "table of contents" of the microprogram listing per section (or sheet) as defined by the circled letters.

> **Error Description** Declares and Equates of External and Local registers System Reset **Start Routine**

I/O Instructions – TIO-Interrupt CU busy end Interrupt Normal status CU busy

B

0

Ø

B

Ø

G

I/O Instructions – Basic Loop

Interrupt Handling Interrupt priorities Interrupt recognition

Fetch CCW CCW address to MSC-LS 1 CCW update Store CCW address +8 Save CCW address +8 CCW update CCW address to MSC-LS 1 Execute TIC Indirect Data Addressing

I/O Select

Control unit busy SIO Set up CSW address Store 2 status bytes Reset UCW Withdraw stacked status

**SIO Initial Status** 

Execute command chaining Indicate command chaining I/O operation ANDed, no chaining Set up CCW address Store 2 status bytes Condition code 1 Reset UCW Command accepted

8 0

**TRAP I/O Selection** 

**CC Initial Status** Indicate chaining Execute chaining Command accepted, I/O started

3125 MLM. Multiplexer Channel

K Data Transfer M HIO/HDV – Level 2 Set up CSW address Prepare New Page for Indirect Data Addressing Subroutine store condition code 0 Subroutine prepare for Trap 1 when 'request in' 0 HIO/HDV – Not Burst Set up CSW address Reset Time Out counter **Common Error Routines for SIO** Common Error Routines for CC **Common Error Routines for TIO** Subroutine Time Out **Common Subroutines** Subroutine information for SVP Subroutine generate UCW address Set up CSW address +4 and store 2 status bytes Subroutine prepare system reset from Trap 3 Subroutine Address and Store CSW Subroutine NOP Subroutine Address and Store ECSW Subroutine Store Condition Code 1 Entry of routine IPU end Entry of routine channel handling 1 +2 Subroutine Channel Handling 3 Subroutine Interface Disconnect with Selective Reset Subroutine Reset Prefetched IDA Word Subroutine Prepare and Store ECSW into Data Store Subroutine Prepare Log Area Trap 3 Handling Tag In Check System Reset from Trap 3 **External Register Parity Check Disconnect In MPX System Reset** Subroutine Log Execute for Level 0, 1, 2, and 3 Error Routines for Sections (or Sheets) B, C, D, E, F, G, H, J, K, M **UCW Area Definition** 

**Cross References** 

This is an alphabetical listing of all labels used in that microprogram listing. In connection with all labels:

- their storage location and statement number

- all statement numbers that use the label as symbolic "branch to" address are shown.

**3** Operations

Arrangement of MPX Microprogram Listing

3-012

3125 MLM. Multiplexer Channel [16798] 7 T 6 ▼ ▼ V 4 5 -3 T 2 **MPX Microprogram Flowcharts** From Pages 3-040 and 3-050 E T This page and the following pages up to page 3-080 show the MPX BASICIO C Basic Loop (or Idle Loop) microprogram in a simplified way. Because these flowcharts are not as detailed as the microprogram listings the flowcharts are Α After a successful IMPL, the MPX Log not correct in all details. If detailed information is needed refer microprogram branches to the basic Request to the microprogram listings. (or idle) loop, where the MPX micro-Log Execute program waits for 'select from IPU' The various routines covered on this page are: subroutine and log requests. Control unit busy end B into UCW I/O instructions basic loop C Interrupt recognition D MPX interrupt Analyze type of pending interrupt This flowchart is a sim-Yes plification of the main Set MPX IRPT flowcharts and represents pending the steps for an 'SIO' instruction. В SC4 C transfer CSW Select IOP '9' from IPU IPU selects store CSW into Yes main storage multiplexer channel Request to MSC (3 (4 The thick line Multiplexer channel fetche to fetch MSC-LS through these contents of MSC-LS common register flowcharts shows ommon register, which Set condition code 2 the flow for an now contains the instruc-Request to MSC SIO instruction. ion identifier, and channe to transfer condition and device address For all other HIO or code into MSC-LS instructions HDV common register С and operations. Ô B Activate 'response Multiplexer channel check Activate 'response follow the thin No SELUP to IPU' line to IPU' line for HIO/HDV or lines, Set device address To Page 3-050 interrupt into ext OC Execute HIO-HDV Check channel Yes Subchannel SCH BUSY C address busy Reset SIO remembe S10 Yes (SIO) Multiplexer channel check bit remember for instruction type Instruction Wait for 'select bit TIO, SIO, TCH identifier defines Wait for 'select from IPU' off to IPU' interrup from IPU' off No (TIO) [c, Inactivate 'response Multiplexer channel Request to MSC to to IPU' activates its 'response To Page 3-050 fetch CAW from to IPU' line Interrupt Handling MSC-LS Common Registe IPU' off D (2) Inactivate Multiplexer channel No Channel  $\bigcirc$ waits for 'select address = 0 from IPU' off Error 1 To Page 3-030 routine Yes Multiplexer channel fetches SC7 C contents of MSC-LS Other Instruction common register, which type now contains CAW

sio

Set SIO remember

bit

тсн

4


Yes


Error Routine

L

Е

MPX Microprogram Flowcharts 3-020 8  $\mathbf{T}$ 








- Standard interface tag out register '01' is shown on Page 4-070
- The bit pattern that is set into the tag out register causes
- plexer channel and control unit for initial selection, is shown on Page 4-050.
- Data path for write operations is shown on Pages 2-030 and

MPX Microprogram Flowcharts (continued)








- Standard interface tag in register '08' is shown on Page 4-080 (Ex-

- Standard interface bus out register '00' is shown on Page 4-080 (Ex-

- Standard Interface bus in register '00' and standard interface tag



▼

6

3125 MLM. Multiplexer Channel [16801]

2

V

3

▼

4

V

5





▼


7

▼

PRIOR D тรтรบві D Yes Generate UCW address BUF TO E12 Set interrupt buffer into device address register Prepare interruption code: (a) Device address into MSC data bus register right (b) Channel address into MSC data bus register left. Request to MSC to transfer channel and device addres into MSC-LS common register Subchannel ALC: interrupt Yes Set device F with an all Store CSW G zero command To Page 3-020 To Page 3-030


MPX Microprogram Flowcharts (continued) 3-050

V



MPX Microprogram	Flowcharts	(continued)	
8	▼		9

3-060




3125 MLM. Multiplexer Channel [16803]



MPX Microprogram Flowcharts (continued)

3-070



## MPX Microprogram Label List

=	-		
В			0
- •	0.070	20	_
BACKW BASIC IO	3-070 3-020	D6 A5	ODD CT OTH ST BIT
BUF TO E 12	3-050	C8	omarbit
BUSYCU	3.050	D5	Р
C			PRIOR
•			
CCCD	3-030	A5	R
CCW UP	3-030	A5	RAIS
CH 1	3-040	A5	RECOG
CH 8 CMDACC	3-050 3-040	C6 D4	RECTRANS
CNTEX	3.040	B4	REMEMBER
CNT 0	3.070	A7	RODD
COUNT 0	3.070	B5	
CU BUSY	3-040	A3	S
D			SC 4 SC 7
			SCH BUSY
DATAXFER	3-070	A4	SE IN
			SEL UP
E			SETTR 2
	0.070	53	SG 2
EMPTY ENTONE	3∙070 3∙070	D7	SIO RE
ENTRYRT	3.070	B4 B8	STATI UP
EVENCT	3.070	D7	STORCSW
			STOR STAT SW 1
			SW 3
F			SW 5
FOREW	3-070	D3	SW 7
F 12	3-060	A4	SW 8
			SW 10
H			SW 14
—			SW 15 SW 16
HDV	3-050	A4	SW 10 SW 17
HIO HIO LEV 2	3-050 3-080	A3	SW 18
HDV CSW	3-080	A4 C4	SW 20
HIO RER	3-080	D4	SW 21
			SW 22
0			SW 23
1			SW 24
INTRON	3-020	E8	SW 25
IOSEL	3-030	D7	SW 28 SW 29
INTR	3-060	C5	511 25
INTRTEND	3-020	E7	_
K			
—			TRAP 3
К2К	3-070	E8	TSTSUBI
Ν			W
ΝΟ ΤΟΡ	3-050	D4	
NO STOP	3-060	C6	WRITE

3125 MLM. Multiplexer Channel [16805]

Operational Details 3

3-070 D6 3-060 C5

3-050 A8

 3-070
 C6

 3-020
 B6

 3-070
 C4

 3-060
 C3

 3-070
 D8

 3-020
 B5

 3-020
 D5

 3-020
 C7

 3-070
 B8

 3-020
 C5

 3-080
 A5

 3-040
 D2

 3-040
 A7

 3-060
 B5

 3-020
 C7

 3-040
 A7

 3-020
 C7

 3-040
 B3

 5-030
 B3

 5-030
 C3

 5-030
 C3

 5-030
 C4

 5-030
 C5

 5-030
 C4

 5-030
 C5

 5-030
 C4

 5-030
 C5

 5-030
 C4

 5-030
 D4

 5-030
 D5

 5-030
 A8

 5-030
 B8

 5-030
 B8

 5-030
 B8

 5-030
 B8

 5-030
 B8

 5-030
 B8

 5-030
 B8
 </tr

5-030 A8

5-030 A5 3-050 B8

3-070 C9

MPX Microprogram Label List 3-090

.

•

# External Register Assignments This chart shows the meaning of each single bit in the different registers. UCW buffer byte locations are to be considered as registers. Register addresses are shown in hexadecimal values.

D

Register '1B':

	S = sense	Registers			1 1		sition	1		i _	
Number	C = control	Name	0	1	2	3	4	5	6	7	Remarks
			r		·····			1	· · · · · · · · · · · · · · · · · · ·	<b>I</b>	t
00	S	Standard interface bus in	0	1	2	3	4	5	6	7	See page 4-080
01	S C	Standard interface bus out	ОРО	ADO	но	SLO	SPO	Allow Reg Check	СМО	SVO	See page 4-070
02	*	UCW Flags & Op-Control	CD	CC	SLI	Skip	PCI	Check indicator	Count zero	CC denoted	
03	*	UCW Op-Control	CC indicated	Read backward	Inbound	Sequence code 3 valid,	Subchannel busy	Device instruction to stop	Page boundary crossing	Subch interrupt pending	
04	sc	Standard interface bus out	0	1	2	3	4	5	6	7	See page 4-080
		· · · · · · · · · · · · · · · · · · ·	rr		1	· · · · · · · · · · · · · · · · · · ·	r	·	r	i	· •
05		Not used		-							
06	*	UCW count left			Nur	mber of bytes to be transfer	ed		· · · · · · · · · · · · · · · · · · ·		High-order positions
07	*	UCW count right			Nun	nber of bytes to be transfer	ed		······		Low-order positions
08	<u> </u>	Standard Interface tag in	STI	SVI	OPI	SLI	ADI	RQI	Disconnect in	Not tag in check	See page 4-080
09	С	Resets	Trap 1	'Busy sense' FL	Busy (T-counter)	Interrupt request	Trap 3	Trap 2	Power on	'MSC check' FF	Generates check reset; see page
		· · · · · · · · · · · · · · · · · · ·	I								
0A .	*	UCW byte buffer	<b>4</b>			See note B bei		······			
OB	*	UCW keys	0	1.	2	3	Data buffer full	Actual data address	Actual data address	Actual data address	High portion
00	S C	Device address	0	1	2	3	4	5	- 6	7	See page 4-080
0D	S	Sense register B	Reg '01' pty check	Reg '0C' pty check	Reg '14' pty check	Response to IPU	Select from IPU	HIO/HDV	-	No interrupt request sense	See page 4-070
0E	*	UCW actual data address	0	1	2	3	4	5	6	7	Medium portion
		- <u>-</u> -									
0F	*	UCW actual data address	0	1	2	3	4	5	6	7	Low portion
10	s	Sense register A	Bus in pty check	Duran (hourset an order)							0
		Bende register / t	Bus in pry check	Busy (burst mode)	Busy extension	—	(Not) trap 1 register	Trap 2 register	Trap 3 register	-	See page 4-080
11		Not used		-	Busy extension		(Not) trap 1 register	Trap 2 register	Trap 3 register	-	See page 4-080
	*		PC1	Incorrect length			(Not) trap 1 register - Channel data check	·····	Trap 3 register Interface control check	- Chaining check	
11	*	Not used	-	-	<u> </u>		 Channel data check	Channel control check		_	
11 12		Not used UCW channel status	– PC1	- Incorrect length	Program check	- Protection check	- Channel data check	Channel control check	Interface control check	– Chaining check	
11 12		Not used UCW channel status	– PC1	- Incorrect length	Program check	- Protection check	- Channel data check	Channel control check	Interface control check	– Chaining check	See page 4-080 High portion **Relocation See page 4-080
11 12 13	*	Not used UCW channel status UCW op-control	– PCI Paging active	Incorrect length Not paging ready	– Program check Prepare new page	– Protection check Not program check **	– Channel data check Prog. or Prot. check * *	Channel control check Next data address	Interface control check Next data address	– Chaining check Next data address	High portion **Relocation
11 12 13 14	*	Not used UCW channel status UCW op-control Control register	– PCI Paging active (Not) force trap 1	Incorrect length Not paging ready Hi level control reg	Program check Prepare new page	Protection check Not program check ** Allow trap 2	– Channel data check Prog. or Prot. check * * –	Channel control check Next data address –	Interface control check Next data address	– Chaining check Next data address –	High portion **Relocation
11 12 13 14 15	s c	Not used         UCW channel status         UCW op-control         Control register         Not used	PCI     Paging active     (Not) force trap 1     _	Incorrect length Not paging ready Hi level control reg	- Program check Prepare new page Invalid parity	- Protection check Not program check ** Allow trap 2	- Channel data check Prog. or Prot. check * * -	Channel control check Next data address –	 Interface control check Next data address 	– Chaining check Next data address – –	High portion **Relocation See page 4-080
11 12 13 14 15 16	* SC *	Not used         UCW channel status         UCW op-control         Control register         Not used         UCW next data address	- PCI Paging active (Not) force trap 1 - 0	Incorrect length Not paging ready Hi level control reg  1	Program check Prepare new page Invalid parity 	- Protection check Not program check ** Allow trap 2	- Channel data check Prog. or Prot. check * * - - 4	Channel control check Next data address — — 5	 Interface control check Next data address  - 6	– Chaining check Next data address – – – 7	High portion **Relocation See page 4-080 Medium portion Low portion
11 12 13 14 15 16 17	* SC * *	Not used         UCW channel status         UCW op-control         Control register         Not used         UCW next data address         UCW next data address	-     PCI Paging active (Not) force trap 1     -     0     0	Incorrect length Not paging ready Hi level control reg - 1 1	Program check Prepare new page Invalid parity 2 2	- Protection check Not program check ** Allow trap 2	- Channel data check Prog. or Prot. check * * - - 4 4	Channel control check Next data address — — 5 5	 Interface control check Next data address  - 6 6 6	- Chaining check Next data address - - 7 7 7	High portion **Relocation See page 4-080 Medium portion
11 12 13 14 15 16 17	* SC * *	Not used         UCW channel status         UCW op-control         Control register         Not used         UCW next data address         UCW next data address	-     PCI Paging active (Not) force trap 1     -     0     0	Incorrect length Not paging ready Hi level control reg - 1 1	Program check Prepare new page Invalid parity 2 2	- Protection check Not program check ** Allow trap 2	- Channel data check Prog. or Prot. check * * - - 4 4	Channel control check Next data address — — 5 5	 Interface control check Next data address  - 6 6 6	- Chaining check Next data address - - 7 7 7	High portion **Relocation See page 4-080 Medium portion Low portion
11 12 13 14 15 16 17 18	*	Not used         UCW channel status         UCW op-control         Control register         Not used         UCW next data address         UCW next data address         MSC tag register	- PCI Paging active (Not) force trap 1 - 0 0 0 MSC – main storage	- Incorrect length Not paging ready Hi level control reg - 1 1 8 yte left	Program check     Prepare new page     Invalid parity      2     2     Register 1	- Protection check Not program check ** Allow trap 2 3	- Channel data check Prog. or Prot. check * * - - 4 4 Increment	Channel control check Next data address — — 5 5	 Interface control check Next data address  - 6 6 6	- Chaining check Next data address - - 7 7 7 From MSC	High portion **Relocation See page 4-080 Medium portion Low portion MSC Data and Control Card (I MSC Data and Control Card (I
11 12 13 14 15 16 17 18 19	* S C *  *  S C	Not used         UCW channel status         UCW op-control         Control register         Not used         UCW next data address         UCW next data address         MSC tag register         IPU tag register '	- PC1 Paging active (Not) force trap 1 - 0 0 MSC - main storage	- Incorrect length Not paging ready Hi level control reg - 1 1 Byte left Response to IPU Pty check	Program check Prepare new page Invalid parity — 2 2 Register 1 MPX secondary interrupt	- Protection check Not program check ** Allow trap 2	- Channel data check Prog. or Prot. check * * - - 4 4 Increment Page boundary crossing	Channel control check Next data address 5 5 Decrement	Interface control check Next data address — — 6 6 Halfword —	- Chaining check Next data address - - 7 7 7 From MSC Interrupt request	High portion **Relocation See page 4-080 Medium portion Low portion MSC Data and Control Card (I MSC Data and Control Card (I
11 12 13 14 15 16 17 18 19 1A	* S C *  *  S C	Not used         UCW channel status         UCW op-control         Control register         Not used         UCW next data address         UCW next data address         UCW next data address         IPU tag register         Sence register (Read)	- PC1 Paging active (Not) force trap 1 - 0 0 MSC - main storage	- Incorrect length Not paging ready Hi level control reg - 1 1 Byte left Response to IPU Pty check	Program check Prepare new page Invalid parity 2 2 Register 1 MPX secondary interrupt System reset trap 3	- Protection check Not program check ** Allow trap 2	- Channel data check Prog. or Prot. check * * - - 4 4 Increment Page boundary crossing	Channel control check Next data address 5 5 Decrement	Interface control check Next data address — — 6 6 Halfword —	- Chaining check Next data address - - 7 7 7 From MSC Interrupt request	High portion **Relocation See page 4-080 Medium portion Low portion MSC Data and Control Card (I MSC Data and Control Card (I MSC Data and Control Card (I MSC Data and Control Card (I
11 12 13 14 15 16 17 18 19 1A 1B	* <pre></pre>	Not used         UCW channel status         UCW op-control         Control register         Not used         UCW next data address         UCW next data address         MSC tag register         IPU tag register '         Sence register (Read)         Reset	- PCI Paging active (Not) force trap 1 - 0 0 MSC - main storage - Accumulator data check	- Incorrect length Not paging ready Hi level control reg - 1 1 Byte left Response to IPU Pty check - This address is	Program check     Prepare new page     Invalid parity  2     Register 1     MPX secondary interrupt     System reset trap 3     used to reset 'accumulated da	- Protection check Not program check ** Allow trap 2	- Channel data check Prog. or Prot. check * * - - 4 4 Increment Page boundary crossing	Channel control check Next data address — — 5 5 5 Decrement — Request to MSC	Interface control check Next data address — — — 6 6 Halfword — MSC check bit 1	- Chaining check Next data address - - 7 7 From MSC Interrupt request MSC check bit 2	High portion * *Relocation See page 4-080 Medium portion Low portion MSC Data and Control Card (I
11 12 13 14 15 16 17 18 19 1A 1B 1C	* <pre></pre>	Not used         UCW channel status         UCW op-control         Control register         Not used         UCW next data address         UCW next data address         MSC tag register         IPU tag register '         Sence register (Read)         Reset         MSC-bus left no register	−     PCI Paging active (Not) force trap 1     −     0     0     MSC − main storage     −     Accumulator data check     ◀     0	- Incorrect length Not paging ready Hi level control reg - 1 1 Byte left Response to IPU Pty check - This address is 1	Program check Prepare new page Invalid parity  2     Register 1  MPX secondary interrupt System reset trap 3 used to reset 'accumulated da     2	- Protection check Not program check ** Allow trap 2 3 3 Use common register	- Channel data check Prog. or Prot. check * * 4 4 4 Increment Page boundary crossing 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	Channel control check Next data address — — 5 5 5 Decrement — Request to MSC	 Interface control check Next data address  - 6 6 Halfword  MSC check bit 1	- Chaining check Next data address 7 7 From MSC Interrupt request MSC check bit 2 - 7 7 7	High portion **Relocation See page 4-080 Medium portion Low portion MSC Data and Control Card (I MSC Data and Control Card (I MSC Data and Control Card (I MSC Data and Control Card (I
11 12 13 14 15 16 17 18 19 1A 1B 1C	* <pre></pre>	Not used         UCW channel status         UCW op-control         Control register         Not used         UCW next data address         UCW next data address         MSC tag register         IPU tag register '         Sence register (Read)         Reset         MSC-bus left no register	PCI     Paging active     Point force trap 1	- Incorrect length Not paging ready Hi level control reg - 1 1 Byte left Response to IPU Pty check - This address is 1	Program check Prepare new page Invalid parity  2     Register 1  MPX secondary interrupt System reset trap 3 used to reset 'accumulated da     2	- Protection check Not program check ** Allow trap 2 3 3 Use common register	- Channel data check Prog. or Prot. check * * 4 4 4 Increment Page boundary crossing 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	Channel control check Next data address — — 5 5 5 Decrement — Request to MSC	 Interface control check Next data address  - 6 6 Halfword  MSC check bit 1	- Chaining check Next data address 7 7 From MSC Interrupt request MSC check bit 2 - 7 7 7	High portion **Relocation See page 4-080 Medium portion Low portion MSC Data and Control Card (I MSC Data and Control Card (I MSC Data and Control Card (I MSC Data and Control Card (I

.

This is not actually a register; with this address active, the 'accumulated data check' FL on the MSC Data and Control Card is reset.

\* All registers marked with an asterisk represent the portion of the UCW, that is stored in the UCW buffer of the multiplexer channel.

## IOP '9' Local Storage Register Assignments

• This chart shows the usage of IOP '9' local storage registers.

#### • Register addresses are shown in hexadecimal values.

Register	Label of		
Number	Register		Remarks
			·
00	UCWADDR	Address of UCW and ECSW in control storage	
01	LOGDATA D		
02		Address of log area in control storage	
	CCWADDHI	Next CCW address high	
03	SAVEREG	Save register	
04	CCWSTORE		
05	IDAWHI	IDA word high order byte	
06	UDAWM1	IDA word middle-order byte	
07	IDAWLO	IDA word low-order byte	
08	UNITSTAT	Attention Status modifier Control unit end Busy Channel end Device end Unit check Unit exception	Unit status for CSW
09	SVEDEVAD	Save area for device address	
0A	TOCNT 1	Timeout counter (high portion)	
0B	TOCNT 2		
0C	TOCNT 3	Timeou counter (Ilow portion)	
0D	PROFREG	Used for different purposes during execution of microprogram	
0E	TESTREG		Pamambar bits
	IESTREG	TIC Status modifier Chain data – SIO TIO interrupt Interrupt Timeout exhausted	Remember bits
0F	7500050		
	ZEROREG	Used for "add zero with carry" operation	
10	IDABRA	Branch address for relocation	
11	IDAUCW	UCW address for relocation	
12	IDAROUT	Address of IDA routine	
13	WORKREG 3	Work register	
			· · · · · · · · · · · · · · · · · · ·
14	ECSWBYT 0	Used for storing ECSW byte 0	
15	ECSWBYT 1	Used for storing ECSW byte 1	
16	ECSWBYT 2	Used for storing ECSW byte 2	· · · · · · · · · · · · · · · · · · ·
17	ECSWBYT 3	Used for storing ECSW byte 3	
18	ERRORNR	Error number for log,	
	ERAONINI		
10			
19	IRPTBUFF	Used as interrupt buffer	
1A	WORKREG 1	Work register	
1B	WORKREG 2	Work register	
10	LOGCOUNT	Log counter	
1D	CONTROLS	MSC check Error ckeck Selective reset - Log request Log execute Channel working Store ECSW	Remember bits
1E	CHANSTAT	PCI Incorrect length Program check Protection check Channel data check Channel control check Interface control check Chaining check	Channel status for CSW
1F	MINUS 1	Used for "subtract one" operation	
20	IDADEV	Device address for relocation	
21	IDADEVSV	Save area for device address for relocation	
22	DEVSAVE	Save device address when trap 1	
23			
24			
25	FIDAHI	IDA word high-order	
26	FIDAMI	IDA word middle-order portion	
27	FIDALO	IDA word low-order portion	
28			
to			
3F	Not used		
3F			
1			
l			




IOP '9' Local Storage Register Assignments 3-110

3125 MLM. Multiplexer Channel [16808]

## **Chapter 4. Functional Units**

### Interconnections

This page shows the manner in which the systems internal buses, IOP '9', multiplexer channel, and the standard interface are connected.



1 to 1 8	These lines are not described documentation. For more d <i>Processing Unit, Input/Outpu</i> Library Manual, Order No. S
0	Chain control lines (CCL), o
0	Trap bit lines
2	IPU tag register bits 1 and 7
3	Standard interface bus out li Information is transferred fro the bus out lines under conti
4	Standard interface tag out li
5	External register addressing a
6	External in buses.
7	IOP D-register out.
8	Standard interface bus in line Information is transferred fro via the bus in lines under cor
	Standard interface tag in line
For a	detailed explanations of each li
• -	The multiplexer channel provid
	JCWs 0 to 7 may be shared UC JCWs 8 to 31 are non-shared (s

- Up to 8 control units may be attached to the multiplexer channel. This restriction is made in order to prevent load problems on standard interface.
- Up to 32 UCWs are available.

#### Interconnections

4-010

ed in the multiplexer channel details, refer to IBM 3125 tput Processor, Maintenance . SY33-1063.

octopus control lines (OCL), and other controls.

t lines.

from the multiplexer channel to I/O devices via ntrol of the tag out lines.

lines.

and control lines.

ines.

from the I/O devices to the multiplexer channel ontrol of the tag in lines.

nes.

line refer to pages 4-030 and 4-040.

ides 32 UCWs (or subchannels).

JCWs, but (see page 2-070).

## **General Description of Cards**

#### MPX Control Card (01BA1F)

The MPX control card consists of the following:, Register '01'. Used as the tag out register and holds information that defines standard interface bus out.

'Trap Request' Fliplatches. Used to control execution of the microprogram.

Circuitry. To generate signals and to control the multiplexer channel. This circuitry handles the following:

Interrupt requests

Response to IPU

Power on reset, etc.

T-Counter. Defines burst mode.

Register 'OD'. Holds control and check information. For more details refer to the following Pages:

3-100 - tag out register layout

4-040 - Description of tag out lines

4-070 **`** 

4-070 B MPX control and circuitry.

The ALD reference for the MPX control is KA22X.

#### External Register Card (01BA1D)

The external register card consists of six registers and their addressing circuitry. These registers each are one byte wide and are used to communicate with both the system and the attached devices. Reg '00'. Used as bus in register and hols the information that was

transferred from the I/O devices.

Reg '04'. Used as bus out register and holds the information that was transferred from the multiplexer channel to the I/O devices.

Reg '08'. Used as tag in register and holds information that defines standard interface bus in.

Reg '10'. Used as front end sense register and holds the multiplexer channel control information.

Reg 'OC'. Used as I/O device address register and holds the address of the currently operating device. This register is used to address the UCW on the UCW buffer card.

Reg '14'. Used as front end control register and holds the multiplexer channel control information.

For more details refer to the following Pages:

3-100 — External register layout

4-040 - Description of tag in lines 4-080 - External register card circuitry.

The ALD reference for the external register card is KA28X.

#### UCW Buffer Cards (01BA1G and H)

The UCW buffer cards together consist of 12 x 32 registers with their addressing circuitry. These registers hold 12 bytes out of the 24 bytes from all the 32 UCWs. All the registers are one byte wide.

UCWs (a group of 12 registers) are addressed by the device address, which is held in register 'OC' on the external register card. Each byte out of the group of 12 registers is addressed or selected by the external register addresses.

For more details refer to the following Pages:

2-025 – UCW format

٠.

3-100 - UCW registers layout

4-090 - UCW buffer card circuitry,

The ALD references for the UCW buffer card are KA16X (UCWs 1 to 6) and KA10X (UCWs 7 to 12).






3125 MLM. Multiplexer Channel [16827] 2 

## MPX Front End Data Flow

3

T



7

5

▼

6

T

7

MPX Front End Data Flow 8 T

4-025 q

Note: The circled numbers represent the line groups as they are shown on Pages 4-010, 4-030 and 4-040;

3125 MLM. Multiplexer Channel



Functional Units

4

This page has been intentionally left blank

## Lines from IOP `9' to Multiplexer Channel Front End

The circled numbers in the first column of each table represei

the line g	roup as sh	own on Pa	age 4-010.	

_	Line Group	Line Name	Line Description	Line <u>Group</u>	Line Description
	0	Halt I/O or halt device	This line signals that an I/O operation has to be terminated and causes 'trap 2' FL to be set.	0	Busy to IPU
		Metering out	This line is activated by the IPU at the moment when the process meters begin to run.		Interrupt request
		Power on reset	This line is activated when power is switched on, and causes the 'power on reset' FL to be set.		Metering in
		Select IOP from IPU	This line is active when MPX-IOP communicates with the IPU.		Reset (MSC) check IOP '9'
		System reset	This line is activated by the system reset manual operation		
		System reset	and causes the 'trap 3' FL to be set,		Response to IPU
-	2	Aux irpt request (IPU tag register bit 7)	These two lines actually are bits from the IPU tag register on the MSC data and control card.	Line Group 0 1 1	Trap 1, 2, 3 request
		Response to IPU	These two lines cause the 'irpt/requ' and 'response' FLs to be		
		(IPU tag register)	set according to multiplexer channel requirements.		
·					
	5	External address bits 0, 1, 2	These lines are activated by the MPX-IOP under control	6	External in buses, bits 0 to 7, P
		External address gate bits 0 to 3	of the MPX microprogram and are used to address the multiplexer channel external registers.		
		External address group bit 0			
		External select gate	Activated by the MPX - IOP for all those microinstructions that use external addresses.		
		External write out	Activated by the MPX-IOP for all those microinstructions that load information from the multiplexer channel into external registers.		
		Alternate sense strobe	This is a T56 timing pulse that controls the reset and set of external registers.		
ï		Sense strobe IOP '9'	This is a TO2 timing pulse that controls the reset and set of external sense registers.		
-					
	7	IOP D-register bits 0 to 7, P	This is the exit of MPX-IOP ALU D-register. These lines are to be considered as IOP bus out.		
	e dan s				
	1			× I	

# Lines from Multiplexer Channel Front End to IOP `9'

Line between Multiplexer Channel and IOP '9' 4 - 030

#### Line Description

This line is activated by the multiplexer channel to signal that a burst operation is in progress.

This line is activated to request an interrupt in the IPU.

This line signals that an I/O operation is in progress and is activated by the control units

This line is activated in the multiplexer channel and is gated to the MSC common card. The line is used to reset the MSC check bits.

This line is active as a result of setting the 'response' FL. The line controls communication between MPX-IOP and IPU.

Trap requests are activated according to multiplexer channel requirements. The trap bits are gated to the trap register in the IOP nucleus where they are used to alter the chain of index words. This, in turn, controls the execution of microprogram routines.

Four external in buses are connected to an IOP. Information is transferred, via these external in buses. from the multiplexer channel cards to the ALU card in the IOP nucleus.

## Lines from Standard Interface to Multiplexer Channel Front End

pup	Line Name	Line Description
)_	Lines listed in this section belong to IBM standard interface	
	Address in (ADI)	When active, this line signals that the device address is on bus in.
	Operational in (OPI)	When active, this line signals that the addressed device is selected.
	Request in (RQI)	When active, this line signals that one or more control units require service.
	Select in (SLI)	This line extends the 'SLO' line from the last control unit back to the channel. If the line is active, it means that no unit is selected.
	Service in (SVI)	When active, this line signals either that the control unit offers a byte to the channel on bus in or that the control unit expects a byte from the channel on bus out.
	Status in (STI)	When active, this line signals that a status byte is on bus in.
		· · · · · · · · · · · · · · · · · · ·
	Lines listed in this section below to 2010 and 1000	
	Lines listed in this section belong to IBM System/370 interf	Not used by multiplexer channel
	Mark in	Not used by multiplexer channel
	Disconnect in	
	Disconnect in	This line is connected from control units to the channel. In conjunction with OPI, this line when active, signals that an error condition occurred in the control unit or device and prevents further data handling. When the line is active, trap 3 is forced in the multiplexer channel, resulting in termination of the operation by selective reset becoming active.

# Lines from MultiplexerChannel Front End to Standard Interface

	Line Group	Line Name	
	4	Lines listed in this section belong to IBM standard interface	- <b></b>
		Address out (ADO)	T
			a.
			b.
		Command out (CMO)	w
			ln •
			•
		Hold out (HO)	Th
		Operational out (OPO)	Th
			wi
		Select out (SLO)	Th 'SI
			res
		Service out (SVO)	in)
			Th
		Suppress out (SPO)	Th
			wi
	•		
		Lines listed in this section belong to IBM System/370 interf	ace ex
		Data out	No
		Mark out	No
		Clock out	No
' 🚟		•	•

Line Description

This line provides two functions:

- a. *I/O Selection.* Signals the control unit that the device address is on bus out.
- b. Disconnect Operation. If 'ADO' is active when 'hold out' is inactive the control unit has to inactivate 'operational in'.

When active, this line signals that the command is on bus out.

- In addition, if 'CMO' follows:
- ADI, it means proceed (during reselection)
- SVI, it means stop
- STI, it means stock status.

This line may be considered as gating for the 'SLO' line.

This line is used for interlock purposes. In connection with 'SPO', it causes a 'selective reset'.

This line is used for selection purposes. Propagation of 'SLO' is suppressed as soon as a control unit or device, respectively, is selected (that is, activation of operational in).

This line specifies:

- When following SVI, that the channel accepted the byte that was offered by the control unit on bus in or that the channel sets the byte that was expected by the control unit on bus out.
- When following STI, that the channel accepted status.

This line has different functions. It is used in connection with the following:

- Command chaining
- Reject status
- Selective reset
- Devices working at an adjustable data rate.

e extension


Not used by multiplexer channel

Not used by multiplexer channel

Not used by multiplexer channel

UCW Buffer Card 4-040

## Sequence of Tag Lines on Standard Interface



The microprogram controls the activation and inactivation of the necessary tag out lines in proper sequence. The address control unit in turn answers, by activating and inactivating the appropriate tag in lines.

To initiate an I/O operation, the channel places the device address on bus out and activates the 'address out' line.

After activating 'select out' and 'hold out', the first control unit on the standard interface decodes the address on 'bus out' and propagates 'select out' if the address does not match. The control unit with the matching address does not propagate 'select out' and activates 'operational in'.

Subsequently the control unit replies with 'address in', the channel transfers the command to the control unit and, if no unusual condition exists, the control unit sends an all-zero status.

After the channel replies with 'service out', the control unit inactivates the 'operational in' line, which means disconnection from the standard interface.

As soon as a control unit is ready to transfer data to the channel (input operation) or a control unit requires data from the channel (output operation), the control unit activates its 'request in' line.

The channel starts a reselection by activating 'hold out' and 'select out'. The control unit then activates its 'operational in' line and sends its address to the channel. The channel answers with 'command out' which means proceed.

On an input operation, a control unit then places the data byte with 'service in' on 'bus in'. As soon as the channel has accepted this data byte, it responds with 'service out'.

On an output operation, a control unit requests data from the channel by activating the 'service in' line. The channel places data on 'bus out' with 'service out' active.


Single- or multiple-byte transfer is determined by the control unit by holding up 'operational in' as long as necessary. Regular conditions under which data transfers may be terminated are:

a. Data offered by device and byte count equals the I/O count, for example, read 80 columns, byte count = 80. Data transfer ends with SVI/ SVO and the status is presented with 'request in'.


b. Data offered by device and byte count is lower than the I/O count, for example, read 80 column, byte count = 40. Data transfer ends when the forty-first byte is offered with SVI because the channel responds with CMO.

c. Data offered by device and byte count is higher than I/O count, for example, read 80 columns, byte count = 100. Data transfer ends after 80 bytes have been transferred because the status is then presented by the control unit.

Interface Sequences 4-050



With channel end alone, or channel end with device end, the status byte is set into the unit status byte in the UCW. STI is followed by SVO, indicating that the status is accepted. Subsequently the 'interrupt request' FL is set. which in turn causes activation of the 'interrupt request' line to the IPU. Device end alone is always stacked until an interrupt occurs or a 'TIO' instruction is issued. Device end status is then fetched from the control unit.





Interface Sequence (continued) 4-060

#### 3125 MLM. Multiplexer Channel [16814]

## MPX Control Card

2

#### External In Buses

Either register '01' or register '0D' is gated with its address and 'card Α select' to 'external in bus 2'. Note that only the lower half of register '0D' has the ability to store.

3

'Card select' is also used to suppress 'external in bus 2' if no register on this card is selected.

#### Tag Out Register

в

►

D

The reset and set of register '01' (which is the tag out register) is microprogram-controlled, but with the following exception:

- A specific reset condition exists for the 'command out' and 'service out' lines. These two lines are set by microprogram and reset by the multiplexer channel circuitry.
- 'Command out' is inactivated when either 'address in' or 'status in' or 'service in' becomes inactive.
  - 'Service out' is inactivated when either 'status in' or 'service in' becomes inactive.
- During "stack status" (that is, device end status) 'command out' is held active until 'operational in' becomes inactive by means of 'suppress out'. (See also the microprogram flowcharts on Page 3-060.)

#### T-Counter


This counter is used to define burst mode. If the multiplexer channel is not working, T-counter 'reset' is kept active by the inactive 'operational in' line.


С If no higher trap request, except for data transfer, is present and 'operational in' becomes active, T-counter 'reset' becomes inactive and advance pulses now step the T-counter. When the T-counter reaches half of its maximum value (after approximately  $115 \,\mu$ s) counter position 256 switches and defines burst mode.

If 'operational in' becomes inactive again, the T-counter is reset. If a higher trap request becomes active, the T-counter advance pulses

are suppressed and burst mode cannot be specified. T-counter advance pulses are strobed by the signal 'sense strobe'.

If 'operational in' becomes inactive shortly after 'select from IPU' became active with the multiplexer channel working in burst mode, the IPU must recognise the 'IOP busy to IPU' line. The 'IOP busy to IPU' line is held active by inhibiting the T-counter reset for as long as 'select from IPU' is active.





MPX Control Card 4-070

ALD Ref KA22X

2	▼	3	V	4	▼	5	▼	6	▼	7	▼

Burst Mode

#### Trap Request FLs

The circuitry on this page shows the conditions under which the 'trap request' FLs are activated.

- 'Trap 1 Request' FL Α
  - Handles data transfers between MPX and I/O device and status representations with 'request in'
  - See also the microprogram flowcharts on Page 3-060.

#### 'Trap 2 Request' FL

- Handles HIO or HDV when the multiplexer channel is working in burst mode.
- See also the microprogram flowcharts on Page 3-080.

#### 'Trap 3 Request' FL

- This trap is for error handling:
- Tag in check Register parity checks
- Disconnect in System reset.
- See also the microprogram flowcharts on Page 5-030.

В



- D

- Ε

- Operational In  $\mathbf{r}$ OR Select IOP from IPU 8 Request In Trap 1 Requ FL A Operational In  $\mathbf{O}$ Trap 1 Α High Level Control Request  $\mathbf{o}$ FL Trap 1 Request RST Check OR Burst Mode IOP D-Reg Bit 0 0-Trap 1 Requ FL Burst Mode Trap 2 Allow Trap 2  $\sim$ FL Halt I/O or Device  $\circ$ RST Check IOP D-Reg Bit 5 0-Service In 0-Address In 0 Status In 0-AB · AC -Tag In Check Reg '01' Pty check Reg '0C' Pty check Reg '14' Pty check Alternate Sense Strobe 0-Disconnect In System Reset 0-OR Trap 3 FL ŏ RST Check IOP D-Reg Bit 4  $\mathbf{O}$ Power on Reset Power On Reset 0-FL RST Check IOP D-Reg Bit 6 0-
  - Irpt Request Aux Interrupt Request 0 FL RST Check Α Burst Mode IOP D-Reg Bit 3  $\mathbf{O}$ Busy Sense Operational In 0-A FL Burst mode <u>RST</u> Check IOP D-Reg Bit 1  $\mathbf{O}$ Response Response to IPU G-Burst Extended FL
  - Select IOP from IPU 0 OR Burst Extended

Trap 1 Request -0 Trap 2 Request -Trap 3 Request -0-On Reset -0 Interrupt Request FL\_O Burst Extended -0 Response to IPU -0 ALD Ref KA22X 4-075

MPX Control Card (continued)

9

T

8

## **External Register Card**

#### **External In Bus**

С

D

Е

A The bit patterns of the registers shown here are gated with their corresponding addresses and with the signal 'card select' to IOP '9'. The gating is done in the bus switch circuitry.


3

#### Suppression of External In Bus

'External in bus' suppression is required to avoid double selection on the 'external in bus' between the external register card and the MSC data and control card. The line 'reg 6 or 7 addr' active actually does the suppression.

External register cards contain 6 registers. Three external address bits are used for the addressing of these registers.

Because the decoded addresses 06 and 07 are not needed on the В external register card, these two addresses are used to address registers on the MSC data and control card, independent of the zone in the microinstruction. This in turn causes 'card select' to be activated without a register being selected on the external register card. Further details are given on Pages 2-030 (write operation) and 2-040 (read operation).



- Bit 0 Force trap 1
- Bit 1 High level control request
- Bit 2 Invert bit
- Bit 3 Allow trap 2

<b>.</b>		~~¥
	ALD Ref KA 28X	
)))))		

## UCW Buffer Cards

This buffer or storage is used to store

12 bytes out of the 34 bytes of the 32 UCWs.

UCWs are generated and loaded into UCW buffer under control of MPX microprogram.

UCW buffer is addressed by decoding the device address that is held in external register '0C'.

When addressed, the twelve bytes appear at the exit of the UCW buffer.

The desired byte in turn is selected by External Addr. Bits 0, 1, 2, and

External Addr. Gate 2 and 3.

Because the selection of a single byte follows the same

scheme as used with external register addressing

- External Addr Bits 0, 1, 2 address 6 registers, while
- External Addr Gate 2 and 3 group the twelve registers in two groups of 6 bytes each.


Write gates are also generated separately for each single byte.

This allows to either

- read or
- write

each byte of each UCW independently.

The signal 'prevent card select' suppresses External In Bus to avoid double selection of card exits on dotted External In connections. (See also note 1 on page 4-080).



UCW Buffer Card 4-090

# **Chapter 5. Error Conditions** Introduction

This chapter contains two categories of information about error conditions:

(a) General Information

- Error types
- Error handling
- Results of errors.

(b) Supplementary Information to 3125 Central Test Manual

- Generation of error signals
- Trap 3 microroutine.

The error conditions and error handling are detailed comprehensively in Chapter 4 of the EC-controlled 3125 Central Test Manual, Maintenance Library Manual.

Central Test Manual Chapter 4
Error conditions and Error handling

/

.

Introduction to Chapter 5 5-000

## **Unusual or Exceptional Conditions**

Unusual or exceptional conditions are caused either by channel malfunction or device malfunction and are therefore indicated in either the channel status or the unit status. The table below shows these unusual or exceptional conditions as they are set into either the channel status byte or the unit status byte. (See also Pages 2-020 for CSW Layout and 2-025 for UCW Layout). The lowest section of the table shows part of sense byte 0, which is common for all I/O devices. (Bits 6 and 7 are device specific.) For the other sense bytes, which contain device specific information, refer to the respective I/O device documentation or control unit documentation.

Error Type	Bit Pos	Byte	Error Caused	
Channel Control Check	5		By any machine malfunction that affects the channel controls. This condition includes parity errors on the CCW and data addresses.	Op
Interface Control Check	6		By device malfunctions such as: a. Address or status byte received has invalid parity. b. Device responds with an address other than that specified. c. Device appears not operatoinal during chaining. d. A signal from the device appears at an invalid time or has invalid duration.	Op
Channel Data Check	4		By parity errors with the information transferred to/from main storage.	Ор
Chaining Check	7	Channel Status	By an overrun condition during data chaining.	Op
Program Check	2		By one or more of the following conditions; Invalid CCW address; invalid command code; invalid count; invalid data address; invalid key; invalid CAW format; invalid CCW format; invalid sequence.	Op In In
Protection Check	3		By an attempt to fetch data from or store data into a protected storage area.	sup
Incorrect Length	1		If offered or requested, data does not correspond with length or byte count.	lfs
Unit Check	6	<b>∳</b> Unit	If unusual conditions are found in the device; details are given with the information delivered by the sense command. See Note	Ch
Unit Exception	7	Status	Indicates a typical condition for any particular command and type of device.	Ch
Command Reject	0		By command to a device which is not designed to execute that command, for example, read to a printer, rewind to disk file.	Pro
Intervention Required	1		By a condition that requires some type of intervention at the device, for example, stacker full, hopper empty, printer out of paper.	Ope
Bus Out Check	2	Sense	By parity errors on the standard interface.	lf d
Equipment Check	3	Byte O	By equipment malfunction, for example, print buffer parity error.	pari Ope
Data Check	4		By errors that are associated with a recording medium, for example, reading invalid card code.	Ope
Overrun	5		By not responding in time to a request from a device for service.	Ope


*Note:* Unit check is generated individually according to particularities of the different I/O devices. For details refer to respective I/O device as control unit documentation.



Status byte and sense bytes are delivered from the addressed control unit and are transferred via the channel to main storage. Status- and sense-byte information is analyzed by the operating system that is used and corrective actions are initiated.

Result				
Operation is terminated				
Operation is terminated				
Operation is not terminated; chaining is suppressed				
Operation is terminated; chaining is suppressed				
Operation is terminated; chaining is suppressed				
In connection with CCW, operation is not initiated.				
In connection with data, operation is terminated and chaining is suppressed.				
If SLI flag is not set to "on" chaining is suppressed.				
Chaining is suppressed				
Chaining is suppressed				
Program error operation is terminated after initial selection				
Operation is not executed				
f data parity error, operation is not terminated. If command parity error, operation is not executed. Operation is terminated				
Dperation is not terminated				
Dperation is not terminated				

Unusual or Exceptional Conditions




Error Handling 5-020

#### Logging

- To ensure error data retention for system malfunction analysis all solid and intermittent errors are recorded on a system diskette.
- Error recording is performed as long as the SVP main SENS loop is active, but will not be performed during application of microdiagnostics and manual CE operations.
- Each system component to be recorded is assigned a separate log area.
- The multiplexer channel log area consists of:
- Header
- Lost log
- Condensed log.
- Recorded log data (that is, last log, as well as condensed log) can be:
- a. Displayed or
- b. Evaluated by log analysis program or
- c. Erased if no longer required.
- The last log contains the following:

Device address				
Unit status				
Channel status				
Error data.				

- The condensed log contains the following: Error data Error count
- During log recording, the keyboard remains locked.



3125 MLM. Multiplexer Channel [16821]



MPX Microprogram Trap 3 Routine

5-030

2

А

3

## **Error Circuits External Register Card**

On external register card the bus in register is parity checked. A

With parity errors, the parity check FL is set, the output of which is gated via the front end sense register and external in bus into IOP '9'. The MPX microprogram then recognises the check condition and causes a channel data check to be set into the status.

#### MPX Control Card

On the MPX control card, the tag out register is parity checked. B

В The outputs of registers 'OC' (device address) and '14' (front end control) on the external register card are connected to the MPX control card where these two registers are parity checked.

A tag in check is also generated. The three register parity checks, together with 'tag


in check', 'disconnect in' and 'system reset' cause the 'trap 3' FL to be set. D

The output of 'trap 3' FL is the 'trap 3 request' line which is connected to the trap register on the ALS/CSAR card of the IOP nucleus. The MPX micro-

- .C program is forced to its trap 3 routine (highest priority) by altering the link portion of the currently used index word. The trap 3 microprogram routine handles the error condition. For details, see the microprogram flowchart on Page 5-030.
- Wrong parity of any external register that is gated to the IOP '9', via external in buses, causes a hardstop of IOP '9'

The error circuitry of the IOP '9' is given in IBM 3125 Processing Unit, Input/Output processor,

Maintenance Library Manual, Order SY33-1063. D



6

5

Е



А

8

7

# **Chapter 6. Maintenance Information**

## Introduction

This chapter contains general information about the following:

- Maintenance concept
- Diagnostic techniques
- Test programs.

Comprehensive maintenance information is given in Chapter 4 of the EC-controlled 3125 Central Test Manual, Maintenance Library Manual.

3125 MLM Multiplexer Channel Chapter 6	3125 MLM Central Test Manual Chapter 4
General Information For details refer to 3125 Central Test Manual	Maintenance Information

Introduction to Chapter 66-000

## Maintenance Concept

- The multiplexer channel does not contain any circuits that require adjustments (for example, singleshots, time delays, etc).
- In the event of a malfunction, eliminate the cause by changing cards according to the instructions given on the display unit.
- Whenever cards are changed, check the socket pins.
- The information displayed on the display unit is the result of the log analysis program. The log analysis program analyzes and evaluates log information that was stored during the normal run phase.
- Where more than one card is suspected, the suspected cards are indicated according to the degree of probability for the cause of the fault. This indication is called the replacement sequence.
- The replacement sequence is coded as follows:
- 1 = High probability
- 2 = Low probability
- 3 = Very low probability
- If card changing does not remove the fault, refer to the IBM 3125 Processing Unit, Central Test Manual, Maintenance Library Manual.

Note: Before the multiplexer channel is tested, ensure that IOP '9' is functioning correctly.

#### **Diagnostic Techniques and Tests**

- Microdiagnostic test programs are designed for error detection and error location.
- The microdiagnostic test programs either directly refer to the failing field replaceable unit (FRU) or they display detailed test results.
- For communication between the system and the user, use both the keyboard and the display unit.
- The automatic system checkout program (ASCP) is stored on the service diskette and checks the reliability of the whole system.
- Online tests (OLTs) check the channel-attached I/O devices.
- Microdiagnostic function tests are stored on the service diskette. Individual tests are available for each system component and are selected by pressing appropriate keys on the keyboard according to instructions given on the display unit.
- Error log and analysis programs are stored on the system diskette.
- The error log program automatically logs all error information every time an error occurs.
- The log analysis program analyzes log information and presents repair instructions on the display unit screen.

## Scope Sense


- Scope Sense 1 and Scope Sense 2 represent two groups of accessible pins on the SVP link card on the IOP '9' board.
- Suspected signals may be connected to these pins.
- If the display unit is used as a digital oscilloscope (possibly under control of a special microroutine on the system diskette), selected signals can be displayed and compared with other reference signals.
- Signals that are connected to the scope sense pins are logged. This allows additional conditions to be stored for later analysis.

## Matrix

• The matrix provides the possibility to run IOP '9' under control of a string of SVP SENS and CTRL operations.

Maintenance Concept, Scope Sense and Matrix

6-010



## MPX Microprogram Error Routines

At numerous points the MPX microprogram checks for error conditions; if an error condition is active, a branch to an error routine is performed.

Each error routine starts with loading of an error number; this error number exactly defines the type of error and the point at which the error occurred in the microprogram. According to type of error and the different requirements to handle the error condition, the error routines perform the following steps:

Loads error number Prepares log area Prepares CSW and ECSW Sets respective check pit into channel status Requests interrupt Stores CSW and ECSW Sets condition code

## MPX Microprogram Error Numbers

at which the error occurred are:

program listing.

Type of error, and

a. Displayed on the screen -

1

2

3

4

5

The error numbers, which define the error type and the point DEV ADR ..... 00 b. Listed at the beginning of the microprogram listing. The error number is important information for log analysis. The way to find a point within the microprogram listing from the indicated error number is as follows: LOG ID ..... 27 Look up the error number A in the first pages of the micro-**PROGRAM SELECTION: MBO** In connection with the error number: Entry label are found B Look up the entry label B in the cross reference list at the 1D:F270 M:X.0B7F.6E. end of the microprogram listing. In connection with the entry label CALL 💽 is found. CALL A defines the statement number of the microinstruction(s) from B 2-1 where a branch to the error routine is performed. Besides the CALL information, a location count and statement 189 number **()** of the entry label is found. The statement number 190 of the entry label shows in the microprogram listing the 191 location of the first instruction of the error routine. Look up the statement number **O** or **D** in the microprogram 194 DISCONNECT IN listing. These statement numbers either point directly 195 TAG-INCHECK to the error routine, or point to the microinstruction from 196 where a branch to the error routine is performed **G**. 198 C 1700 2A290B 18A908 1701 020000 1702 07B002 1703 24BA09 1704 202D60 ► 1705 005712 011712 3 O, 1706 25A83D 16683D 1707 25E800 **-**1708 201712 101712 5 D -1712 0A1868 089868 1713 247927 117927 5 1714 052D1A 046D1A 1715 OE7901 1716 052D1A 1717 24EA09 1718 2A2920 1719 001716 G SVEDEVAD C009 0525 - SW1 1712 3375 4 SW10 SW11



LOCK

Type of

MSC

MSC

COPY CONST14

3342 \*\*\*

3345

3347

3350

3351

<sup>3348</sup> 3349 C

3354 \*\*\*

<sup>3356</sup>C

3373 \*\*\*

3375 SW1

3379 SW2

3381 SW4

3377

3378

3380

STM

173D 3425

1746 3435

1748 3437

174C 3441

STM

СU

Error

4 M

5 M

6M

080000

0F7002

121A09

10ED60

176800

096901

046D1A

127A09


18A920

SW12

SW13

001716 3382





# **Chapter 7. Reference Information** Abbreviations and Glossary

Α		D		К
adr	address	DE	device end	КВ
addr	address	DFT	diagnostic function test	
ADI	address in			
ADO	address out			
ASCP	automatic system checkout program			L
aux	auxiliary	E		LCL
		EC	extended control	log
		ECSW	extended CSW	
5		ending status	The status that is presented, after an operation has been	LS
В			executed, to show the state of the control unit and	
BC	basic control mode		device	
BFR	buffer	ext	external	, M
burst mode	The mode whereby a device remains connected to the	ext reg	external register	MPX
	multiplexer channel for the transfer of the whole record,	ext in bus	The bus between the multiplexer channel and the IOP	MSC
	from first to last byte, without interruption	external register	The circuits that link the multiplexer channel to the IOP	MSC-LS
bus in	That part of the standard interface which transfers data			multiplex mode
	to the channel			
bus out	That part of the standard interface which transfers data			
	to the device	F		
byte mode	The mode whereby a device is disconnected from the	FL	flip latch	
	multiplexer channel after each byte or a number of bytes have been transferred			
		•		
C		HDV	halt device	Ν
CAW	channel address word	HIO	halt I/O	nonshared UCW
CC	chain command	НО	hold out	
CC	condition code			
CCL	chain control line			
CCW	channel command word			_
CD	chain data	Ι		0
CE	channel end	IAR	indirect address register	OCL
Ch	channel	ID ·	identifier	OP
ChE	channel end	IDA	indirect data addressing	OPI
CIO	clear I/O	immediate command	The command that presents channel end with initial	OPO
cmnd	command		status	
СМО	command out	initial selection	The selection of a control unit before an operation is	
com reg	command register	initial status	executed	Ρ
command	An operation, such as read, that is to be executed by the I/O device	initial status	The status that is presented after initial selection, to show the state of the control unit and device before an operation	PC
control commond	see "Immediate Command"		-	
control command CPU	central processing unit, represented by the IPU, MSC,	int	is executed internal	pending interrupt
UF U	and SVP	I/O	input/output	
CSW	channel status word	IOP	Input/Output processor. This device links the multiplexer	
CTM	Central Test Manual		channel to the CPU	
ctri	control	IPU	instruction processing unit	
CU	control unit	irpt	interrupt	

Abbreviations and Glossary

7-010

keyboard

limited channel logout Information, pertinent to error conditions, that is stored in a reserved area local storage

multiplexer channel main storage controller MSC-local storage

A means of transferring records to or from low-speed I/O devices on the multiplexer channel, by interleaving bytes of data. The multiplexer channel sustains simultaneous I/O operations on several subchannels. Bytes of data are interleaved and then routed to or from the selected I/O devices, or to and from the desired locations in main storage.

A subchannel that serves a control unit to which only one device is connected

octopus control line operation operation in operation out

parity check

An interrupt that is requested but not accepted. With a channel end interrupt status is held in the channel; with a device end interrupt status is held in the control unit. As long as an interrupt is pending, the channel or control unit holding the stacked status indicates "interrupt pending" to any subsequent operation. See also "Ending Sequence" on page 1-060

PG POR primary interrupt PSW	parity generation power on reset A normal channel-end interrupt program status word	trap bit	A bit that is ORed with the link portion of an index word. The changed index word causes a jump from one microprogram routine to another
		Ū	
R		UCW	Unit control word, holds control information that is
rec	receiver		necessary to run a device, UCWs are also called subchannels
reg	register	UCW buffer	Buffer or storage, used to store 12 out of the 20 bytes of
register	A circuit that can store information		each UCW
req	request		
reselection	The selection of a control unit and device during an		
	operation when the multiplexer channel is working	W	
	in byte mode	waiting interrupt	see "Pending Interrupt"
ROI	request in	warring interrupt	see i chung mich up

## S

RQI

secondary interrupt	A normal device-end interrupt
shared UCW	A subchannel that serves a control unit to which more than one device is connected
sel	select
SIO	start I/O
SIOF	start I/O fast release
SLD	simplified logic diagram
SLI	select in
SLO	select out
SPO	suppress out
stacked status	A status that is kept in the control unit until the channel reselects the I/O device to fetch the status
standard interface	Standardized lines to which I/O devices, with their control units, are connected. The standard interface consists of bus in, bus out, tag in, and tag out lines
std	standard
std intf	standard interface
STI	status in
STIDC	store channel identifier
subchannel	see UCW
SVI	service in
SVO	service out
SVP	service processor

## Т

tag in	control lines used to define bus in
tag out	control lines used to define bus out
тсн	test channel
TIC	transfer in channel
TIO	test I/O

request in

;



.

Abbreviations and Glossary 7-011

## Index

#### А

address range of subchannels 2-070

#### В

board location 1-030 burst mode data rate 1-020 explanation 2-050 bus in register (standard interface) 4-080,5-040 bus out check 5-010 register (standard interface) 4-080 byte count CCW 2-025 UCW 2-026 byte mode data rate 1-020 explanation 2-050 byte transfer 2-040

## С

card locations 1-030 CAW (channel address word) format 2-025 general 2-020 CCW (channel command word) format 2-025 general 1-025,2-020 chain command 2-060 control lines, general 1-010,1-020 data 2-060 chaining 2-060 check 5-010 channel address word (see CAW) command word (see CCW) control check 5-010,5-020 data check 5-010,5-020 end interrupt 2-060 end status 2-020 status 2-025 explanation 5-010 status word (see CSW) channel operation data transfer 1-026,2-020 initiation 1-025,2-020 read (see read operation)

channel operation *(continued)* termination 2-020 write *(see* write operation) command address 2-025 reject 5-010 commands *(see* CCW) CSW (channel status word) format 2-025 general 1-025,2-020

#### D

data check (sense byte 0) 5-010 data flow front end 4-025 general 4-010 data rates 1-020 data transfer, channel operation 1-026 device address I/O instruction 2-025 register 4-080 UCW 2-026 device end interrupt 2-060 status 2-020 device status 2-025

#### Ε

ECSW bytes 2-026 ending sequence 1-025,2-020,4-050 ending status presentation 1-026,2-020 equipment check 5-010 error conditions 5-020 error numbers 6-020 error routines 6-020 exceptional conditions 2-065 external in bus 4-070,4-080,4-090 external register card 4-010,4-020 error circuitry 5-040 layout 4-080

#### F

flags of CCW (see CCW) format CAW instructions 2-025 format *(continued)* CSW instructions 2-025 I/O instructions 2-025 UCW instructions 2-026 front end control register 4-080 data flow 4-025 sense register 4-080 function of multiplexer channel 1-020

#### G

gate location 1-030

#### Н

halfword transfer 2-040

### Ι

I/O instructions 2-025 incorrect length 5-010 indirect data addressing (IDA) 2-065 initial selection 1-025,2-085,3-030 initial status presentation 1-025,2-010,2-085,3-040 initiation, channel operation 1-025,2-020 input/output processor (IOP) 1-010 instruction processing unit (IPU) 1-010 interaction MPX-IPU flow 2-080.2-085 general 1-025 interconnections 4-030 IOP to multiplexer channel 4-030 multiplexer channel to IOP 4-030 interface control check 5-010, 5-020 interface sequences 4-050,4-060 interrupt recognition 3-020 request 2-020 interrupts 2-060 intervention required 5-010 IOP (input/output processor) 1-010 IPU (instruction processing unit) 1-010

Index

#### L

level 0 microprogram flow 2-080,2-085 general 2-060 level 1 microprogram flow 2-090 general 2-060 level 2 microprogram flow 2-090 general 2-060 level 3 microprogram flow 2-090 general 2-060 log 5-020 long record 1-026

#### Μ

main storage controller (MSC) 1-010 maintenance information 6-010 microprogram chain command initial status 3-060 control unit bus end 3-020 data transfer 3-070 error routines 3-080.6-020 external register assignments 3-100 fetch CCW 3-030 flow general, level 0 2-080,2-085 general, level 1 2-090 general, level 2 2-090 general, level 3 2-090 HIO/HDV burst mode 3-050 level 2 3-080 I/O instructions basic loop 3-020 TIO-interrupt 3-040 I/O select 3-030,3-040 interrupt handling 3-050 IOP '9' local storage assignments 5-110 label list 3-090 listing, arrangement 3-011 SIO initial status 3-040 trap 1 selection 3-060 trap 3 routine 5-030 modes of multiplexer channel (see multiplexer channel modes) MPX-IPU interaction 1-025 MPX control card 4-010,4-020 error circuitry 5-040 layout 4-070,4-075

multiplexer channel byte mode operation 2-055 card locations 1-030,4-020 error circuitry 5-040 functions 1-020 interconnections general 1-020,1-040 per card 4-010 per line 4-030,4-040 layout 4-010 modes general 1-020,2-020 explanation 2-050 read operation (see read operation) write operation (see write operation) MSC (main storage controller) 1-010 data bus general 1-010,1-020 read operation 2-040 write operation 2-030 multiple byte mode 2-050

#### Ν

nonshared subchannels 2-070

.

## 0

octopus control lines (OCL) 1-010,1-020 operation control 2-026 overrun 5-010

## Ρ.

physical locations 1-030 primary status, channel end 2-020 principle of channel operation (*see* channel operation) priority of program levels 2-060 program check 3-070,5-010,5-030 program levels 2-060 protection check 3-070,5-010

#### R

read operation backward 2-040 flow 2-040,2-045 forward 2-040 principle of reselection 1-026 response to IPU 2-080

3125 MLM. Multiplexer Channel

#### S

secondary status 2-020 select IOP '9' from IPU 2-080 selection initial 1-025,2-085,3-030 sense bytes 2-065,5-010 serpent connectors 1-020 service processor (SVP) 1-010 shared subchannels 2-070 short record 1-026 standard interface bus in 2-045 bus out 2-035 general 1-020 tag in lines 4-040 tag out lines 4-040 status bytes 2-065,5-010 CSW 2-025 status presentation ending 2-020 initial 1-025,2-020,2-085,3-040 subchannel addressing 2-070 arrangement 2-070 suppression of ext in buses 4-080 SVP (service processor) 1-010 SVP address and data bus 1-010,1-020 system data and control flow 1-010 system internal buses 1-020

#### Т

T-counter 4-070 tag in register (standard interface) 4-080 tag out register (standard interface) 4-070,5-040 termination of I/O ops normal 1-026 unusual 5-010 trap levels 2-060 'trap 1 request' FL 4-075 'trap 2 request' FL 4-075 trap 3 microroutine 5-030 'trap 3 request' FL 4-075,5-040

## Ų

UCW buffer cards 4-010,4-020 layout 4-090 format 2-025 general 1-025,2-020 unit check 5-010 unit control word (*see* UCW) unit exception 5-010 unit status 2-025 unusual conditions 2-065

## W

write operation flow 2-030,2-035 principle 1-026

Index X-2 Index

3125 Processing Unit Multiplexer Channel (MLM)	READER'S COMMENT	ļ	3125 Processing U Multiplexer Chan				
Order No. SY33-1067-1	FORM		Order No. SY33-1				
Your views about this publication may help improve its usefulness; this form will be sent to the author's department for appropriate action. Using this form to request system assistance or additional publications will delay response, however. For more direct handling of such requests, please contact your IBM representative or the IBM Branch Office serving your locality.		   	Your views about will be sent to the form to request sy however. For mon IBM representative	author's depa stem assistanc re direct handl	rtment for ap e or addition ling of such re	propriate al publica quests, p	e actio ations please
Possible topics for comment are:		1	Possible topics for	comment are	:		
Clarity Accuracy Completeness Organization Index Figures Examples Legibility		1	Clarity Accuracy	Completeness	Organization	Index	Figur
		1					
		1					
		1					
		1					
		I					
	Cuto	1					
	Cut or Fold Along Line						
	l Alon	1					
	g Line	1					
		1					
		1					
		1					
		   `					
		1					
<b>11</b>		4					
What is your occupation? Number of latest Technical Newsletter (if any) concerning this publication:		1	What is your occupat	•			
Please indicate in the space below if you wish a reply.		י ו	Number of latest Tec Please indicate in the			_	publica
		1	i icase mulcate in the	space below if y	ou wish a lepty	•	
Thank you for your cooperation. No postage stamp necessary if mailed in the U.S.A. (Elsewhere, a or representative will be happy to forward your comments.)	an IBM office		Thank you for your o or representative will				if maile

1


#### READER'S COMMENT FORM

usefulness; this form ction. Using this ons will delay response, ase contact your ur locality.

gures Examples Legibility

nailed in the U.S.A. (Elsewhere, an IBM office

SY33-1067-1			SY33-1067-1	
Your comments, plea	ase		Your comments, plea	se
Your comments on the	library that serves as a reference source for customer engineers. other side of this form will be carefully reviewed by the persons nd publishing this material. All comments and suggestions IBM.	·	Jour comments on the o	ibrary that serves as a reference source other side of this form will be carefully nd publishing this material. All comm IBM.
Fold		Fold	Fold	
		First Class Permit 40 Armonk New York		
	Business Reply Mail No postage stamp necessary if mailed in the U.S.A.			Business Reply Mail No postage stamp necessary
	Postage will be paid by: International Business Machines Corporation Department 813B		   	Postage will be paid International Busi Department 813B
•	1133 Westchester Avenue White Plains, New York 10604			1133 Westchester White Plains, New
Fold	· · · · · · · · · · · · · · · · · · ·	Fold	Fold	
IBM			IBM	
International Business Ma Data Processing Division	chines Corporation , White Plains, New York 10604		l International Business Mac Data Processing Division	chines Corporation White Plains, New York 10604
IBM World Trade Corpora 821 United Nations Plaza, (International)	tion New York, New York 10017		BM World Trade Corporati 821 United Nations Plaza,   (International)	



•

System
Maintenance
Library
System
System



International Business Machines Corporation Data Processing Division 1133 Westchester Avenue, White Plains, New York 10604 (U.S.A. only) .

IBM World Trade Corporation 821 United Nations Plaza, New York, New York 10017 (International)