

## 

Theory - Maintenance

## 

This manual is for readers who understand the basic concepts o computers and system programming. Introductory information that describes data formats, instruction formats, status switching, and program interrupts is in 1 BM System/30 Principes of Deeration, GA22-7000.
Integrated graphic techniques are used where practical to provide standalone diagrams and modular units of information. The information ranges from basic system concepts, contained area contained in Chapters 2-13. Each chapter contains a modula segment of information about a major functional area of the system, such as CPU, storage and console.
This manual also contains information to be used in maintaining or repairing the 3145. It also includes CPU reference data; channel reference data; maintenance techniques; checks, adjustments, and removal procedures, power and cooling maintenance procedures; physical locations; description of panel indicators. The 370 Microprogram Listing contains the microinstruction sequences required to execute any program instruction. Therefore, the execution of only some of the program instructio described in this manual. Instead, certain representative Thexs described, using how chats and exampla Hired tos show in inction
required to execute the instruction.
The shipped as part of the
(30 through 33). The contents of each volume is identified on the accompanying red MDM tab.
Because this manual is split into four parts, the index is in the front of the manual. The index, which effectively points to the places where information exists, follows the chart showing the major areas of each chapter. Each chapter contains its own contents. This makes it unnecessary to refer back to Volume 30 whenever you are looking for specific information within a particular chapter

This manual references diagrams in the 3145 Processing Unit Maintenance Diagrams, SY24-3580.
Other related manuals are:
BM System/370 Model 145 Functional Characteristics, GA24-3557
IBM System/370 Model 145 Operating Procedures, C38-0015 BM System/370 Model 145 Channel Characteristics,
GA24-3573
BM System/370 Model 145 Insta/lation Information-Ph $\gamma$ sical Planning, GA22-6976
BM System/370 System Summary GA22.7001
IBM FE Theory of Operation, Component Circuits, SLT
SLD, ASLT, MST, SY22-2798
IBM FE Theory of Operation, Power Supplies, SLT, SLD, ASLT, MST, SY22-2799
IBM FE Theory of Operation, Monolithic System Technology, Packaging Tools, Wiring Change Procedures, SY22-6739

Second Edition (October 1971)
This edition (SY24-3581-1) is a major revision of, and obsoletes SY24-3581-0. This publication has been revised completely with major additions, deletions, an reformatting of existing material. For this reason, the reader should review this edition in its entirety.

Significant changes and additions to the information contained in this publication are continually being made: any such changes will be in subsequent revisions or Technical Newsiletters.
Request for copies of IBM publications should be made to your IBM representative Request for copies of
or to the IBM branch office serving your locality. This manual has been prepared by the IBM Systems Development Division, Product
Publications, Dept. K 10 P.O.O. Box 6 , Endicott, N.Y. 13760 . To help us evaluate
this this manual, you are encouraged to use the Reader's Comment Form in the back of
this manual. Your comments will help to provide better documentation in both this manual and future manuals. If the form has been removed, comments may be sent to the above address. Comments become the property of IBM
© Copyright International Business Machines Corporation 1971

3145 Processing Unit Theory - Maintenance


| A |  |
| :--- | :--- |
| A | and |
| AAR | A-address register |
| ABRTY | A and B retry register |
| AC | alternating current |
| ACB | address check boundary |
| ACBR | address check boundary register |
| ACR | automatic carrier return |
| ADDR | address |
| adj | adjust |
| Adr-I | address-in |
| Adr-O | address-out |
| adv | advance |
| ALD | automated logic diagram |
| ALS | A-local storage |
| alt | alter |
| ALU | arithmetic logic unit |
| AM | address mark |
| amp | amplifier, ampere |
| ANUM | add numeric |
| appndg | appendage |
| APR | alternate path retry |
| ASCII | american standard code II |
| ASCP | automatic system control program |
| asm | assembler |
| AT | attention (file) |
| ATTN | attention |
| avI | available |
|  |  |
| B |  |
| B |  |
| BAL | branch and link |
| BAR | B-address register |
| BBE | branch on bit equal |
| BC | basic control |
| BCA | bit count appendage |
| BCA | basic channel adapter |
| BCAI | basic channel adapter interface |
| BCD | binary coded decimal |
| BCE | branch on character equal |
| BDIL | branch and do interpretive loop |
| bfr | buffer |
| BI FLAG | branch on invalid flag |
| B LS | B-local storage |
| BMF | block multiplexer feature |
| BR | bit ring |
| BR | branch |
| brd | board |
| BS | byte source |
| BSM | basic storage module |
| bwd | backward |
| BWF | branch if wordmark or zone equal |
| byte destination |  |
| B |  |

BYTDST byte destination

| C |  |
| :--- | :--- |
| C | count |
| CA | control address |
| CAR | cylinder address register |
| CAW | channel address word |
| CB | circuit breaker |
| CC | condition code, chain command, |
|  | cyclic code |
| CCC | channel control check |
| CCH | channel check handler |
| CCW | channel command word |
| CD | chain data time of day clock |
| CDC | channel data check |
| CE | channel end |
| CF | console file |
| CFC | console file checking |
| CFDA | console file disk address |
| CFDR | console file data register |
| chan | channel |
| char | character |
| chk | check |
| chng | change |
| chnl | channel |
| CKD | count, key, and data |
| cIk | clock |
| CM | current module |
| cmd | command |
| Cmd-O | command out |
| Cmnd | command |
| cncl | cancel |
| cnd | condition |
| cnsI | console |
| cnt | count |
| cntr | counter |
| coax | coaxial cable |
| comp | compare |
| con-con | contingent connection |
| cond | condition |
| corr | correction |
| CP | circuit protector |
| cPmt | complement |
| CPU | central processing unit |
| CPURTY | central processing unit retry register |
| CR | control register |
| C-Reg | control register |
| CS | control storage |
| CSW | channel status word |
| CTCA | channel to channel adapter |
| CTCAX | channel to channel adapter $X$ system |
| CTCAY | channel to channel adapter $Y$ system |
| CtrI | control |
| CU | control unit |
| CUA | control unit address |
|  |  |


| CUB | control unit busy |
| :--- | :--- |
| CUE | control unit end |
| cyc | cycle |
| cyl | cylinder |
|  |  |
| Di |  |
| D | data |
| DA | data address |
| DASD | direct access storage device |
| dbl | double |
| DC | direct control |
| DC | direct current |
| DCBI | direct control bus-in |
| DCBO | direct control bus-out |
| DCC | disconnect command chaining |
| DCHI | direct control hold-in |
| DDR | dynamic device reconfiguration |
| DE | device end |
| dec | decode, decimal, decrement |
| DED | double error detect |
| dest | destination |
| det | detect |
| DF | disc file |
| diag | diagnostic |
| diff | difference |
| DIL | do interpretive loop |
| Dir-In | direct control bus-in |
| Dir-Out | direct control bus-out |
| Disc-I | disconnect in |
| dist | distribution |
| DL | data length |
| dly | delay |
| D-Mod | D-modifier |
| Doc | documentary console |
| DOS | disk operating system |
| dply | display |
| dsbld | disabled |
| dup | duplicate |
|  |  |


| ED | external damage |
| :---: | :---: |
| EDbi | external data bus-in |
| edbo | external data bus-out |
| EM | external damage report mask |
| env | envelope |
| EOF | end of file |
| EPO | emergency power off |
| eq | equal |
| ERDS | environmental recording data s |
| EREP | environment recording edit and print program |
| ERP | error recovery procedure |
| err | error |
| EXCA | external control assembler |
| EXE CPLT exp | execute complete expanded |
| EXPLS | expanded local |
|  | external |
| ext asm | external assembler |
| ext dst | external register destination |
| extint | external interrupt |
| F |  |
| FBAK | file backup external word |
| FBO | file bus-out |
| FCH | file count register high |
| FCL | file count register low |
| FCND | file conditions external word |
| fdbck | feed back |
| FDR | file data register |
| FERR | file error external word |
| FM | file mask |
| FOP | file operation register |
| F Stat | file status external word |
| FTAG | file tags external word |
| FTC | flush through checking |
| fwd | forward |

E G

| H |  |
| :---: | :---: |
| HA | home address |
| HDV | halt device |
| hdwr | hardware |
| hi | high |
| HIO | halt input/output |
| HMRTY | H and M retry registers |
| HS | hard stop |
| hz | hertz |
| I |  |
| IAR | instruction address register |
| 1 B | interrupt buffer |
| IBU | I-register backup |
| IC | instruction counter |
| ICC | interface control check |
| icplt | incomplete |
| I-cy | instruction cycle |
| id | identifier |
| IFA | integrated file attachment |
| IFCC | interface control check |
| IFCU | integrated file control unit |
| IL | incorrect length |
| ILC | instruction length code |
| IM | input/output extended logout mask |
| IMPL | initial microprogram program loading |
| inc | increment |
| ind | indicator |
| inh | inhibit |
| inst | instruction |
| intf | interface |
| intlk | interlock |
| intr | interrupt |
| intv | interval |
| intvn | intervention |
| invld | invalid |
| I/O | input or output |
| IOCA | input/output communications area |
| IOEL | input/output extended logout |
| IPL | initial program load |
| IPM | in process register |
| ISK | insert storage key |
| J |  |
| JCL | job control language |
| K |  |
| K | key |
| KD | key and data |
| KL | key length |


| L |  |
| :---: | :---: |
| L | length |
| LC | lower case |
| LD | line driver |
| LEX | local execute mode |
| LO | low |
| Logl | logical |
| LH | L- register high half |
| LHM | left hand margin |
| LL | L-register low |
| LR | line receiver |
| LRU | least recently used |
| LS | local storage |
| LSCA | local storage control assembler |
| LSCS | local storage control storage |
| $\begin{aligned} & \text { LSDST } \\ & \text { Ith } \end{aligned}$ | local store destination |
|  | latch |
| M |  |
| mach | machine |
| MB | M-register back up |
| MBO | multiplexer bus-out |
| MC | machine check |
| MCAR | machine check analysis and recording |
| MCEL | machine-check extended logout |
| MCH | machine-check handler |
| MCIC | machine.check interruption code |
| MCKA | machine.check $A$ register |
| MCPU | move data in CPU |
| MCRR MFT | machine check recovery recorder multiple fixed tasks |
| MG | motor generator |
| Mid-Pac | middle power package regulator |
| MIO | move data for I/O |
| misc | miscellaneous |
| MLC | machine level control |
| MLS | micro listings |
| mod | module |
| mono | monolithic |
| MOP | mini operation register |
| MPF | main power frame |
| MPX | multiplexer |
| MRTY | M retry register |
| ms | millisecond |
| us. | microsecond |
| MS | main storage |
| MSF | main-storage frame |
| MST | monolithic systems technology |
| мто | multiplexer tags-out |
| MTI | multiplexer tags-in |
| mua | multiple unit address |
| MVT | multiple variable task |


| N |  |  |  |
| :---: | :---: | :---: | :---: |
| NA | next address | rdy | ready |
| NOP | no operation | recal | recalibrate |
| norm | normal | ref | reference |
| NPL | new product language | reg | regulator, register |
| ns | nanoseconds | req | request |
|  |  | reqd | required |
|  |  | Req-I | request-in |
| 0 |  | rev | reverse |
| OBR | outboard recorder | RHM | right-hand margin |
| oc | overcurrent | RM | record mark |
| OE | exclusive OR | RM | recovery report |
| OP | operation | RMS | recovery management system |
| OP-1 | operational in | RR | record ready |
| OPL | operational | Rst | reset, restart |
| OP.O | operational-out | rtn | return |
| OS | operating system | rty | retry |
| osc | oscillator | rty flg | retry flag |
| ov | over voltage |  |  |
|  |  | S |  |
| $P$ |  | SAR | storage address register |
| PAA | pre-address assembler | sch | search |
| PCl | program-controlled interrupt | SCR | silicon controlled rectifier |
| PD | instruction processing damage | SD | system damage |
| PDAR | program damage assessment and repair | SDBI | storage data bus-in |
| PE | print emitter | SDBO | storage data bus-out |
| PF | power frame | SDC | suppress data check |
| PGA | power gate $A$ | SDK | set diagnostic key |
| PGB | power gate B | SDR | storage data register |
| PI DEC | priority interrupt extended control | SDR | statistical data recorder |
| PIR | priority interrupt register | sec | secondary |
| PIRM | priority interrupt register mask | sect | sector |
| POH | power on hours | sel | select |
| pos | position | seld | selected |
| PR-KB | printer keyboard | Sel-I | select-in |
| proc | process | Sel-O | select-out |
| prog | program | selr | selector |
| prot | protect | seq | sequence |
| PSW | program status word | ser des | serializer/deserializer |
| piy | parity | SEREP | system error recording edited printout |
| pwr | power | Serv-I | service-in |
|  |  | Serv-O | service-out |
|  |  | SI | system incidents |
| R |  | SIO | start input/output |
| Ro | record zero | SIOF | start I/O fast release |
| R1 | record 1 | SLI | suppress length indication |
| RAC | remote analysis center | SM | synchronous mask |
| RAS | reliability and serviceability | sng | single |
| RCNT | retry count register | SPTL | S, P, T and L registers |
| RCS | reloadable control storage | SPTLB | SPTL back-up word for SPTL |
| RD | read |  | registers |
| RDK | reset diagnostic key | SR | system recovery |


| S/R | set or reset | VFO | variable frequency oscillator |
| :---: | :---: | :---: | :---: |
| SS | singleshot | vom | volt/ohm meter |
| SSK | set storage key |  |  |
| Stat-I | status-in |  |  |
| std | standard | W |  |
| stg | storage | wd | word |
| STI | status-in | WLR | wrong length record |
| STIDC | store identification channel | wM | word mark |
| STIDP | store identification processor | Wr | write |
| stkd | stacked | WS | word separator, word source |
| stor | storage |  |  |
| stp | stop | $x$ |  |
| SUA | single unit address | X |  |
| supp | suppress | XFer | transfer |
| Sup-O | suppress-out | X-Late | translate |
| SUT | system unavailable time |  |  |
| svc | supervisor call |  |  |
| SVI | service-in |  |  |
| sw | switch |  |  |
| sx | selector/block multiplexer channel |  |  |
| sync | synchronize |  |  |
| sys | system |  |  |
| T |  |  |  |
| TB | terminal block |  |  |
| TCH | test channel |  |  |
| TD | timer damage |  |  |
| tfrm | transformer |  |  |
| TH | T-register high |  |  |
| therm | thermal |  |  |
| thld | threshold |  |  |
| thru | through |  |  |
| TIC | transfer in channel |  |  |
| TIO | test input/output |  |  |
| TOD | time of day |  |  |
| TODH | time of day high word |  |  |
| TODL | time of day low word |  |  |
| T/R | tilt or rotate, transformer/rectifier |  |  |
| tgr | trigger |  |  |
| TSBO | timing signal bus-out |  |  |
| U |  |  |  |
| ucw | unit control word |  |  |
| V |  |  |  |
| vac | volts alternating current |  |  |
| val | validate |  |  |
| vdc | volts direct current |  |  |



(Frequency)


- Indicator Lamp

ndicatable Flip Latch


(Gate) -| Gate |
| :--- |
| 00.00 |
| $\begin{array}{l}\text { Numerals against gate symbol give page or diagram } \\ \text { number of gating circuit. }\end{array}$ |


$\square$ Annotation, comment block.
Gives descriptive comment or explanatory note,
dicaram connection between two parts of the same corr. Arrow leaving symbol points (line-of-sight)

## n-Page Connector

Idicates connection between two parts of the same diagram. Alphameric grid coordinate of complementary
fff-Page Connector
Indicates connection between diagrams located on separate pages. Location of correspondingly - lettered symbol sh

## A

A-and B-registers 1-9, 1-1

A byte assembler | $2-93$ |
| :--- | :--- |

A-local storage, data flow $\quad 2-12 \quad 2.93$
$\begin{array}{ll}\text { A-register and A byte assembler } & 2-93 \\ \text { A-register, B-register and ALU } & 2-92\end{array}$
A-register display, data flow 5-14, 5-15
AB backup 12-10
$\begin{array}{ll}\text { AB retry } & 12-10 \\ \text { ABRTY } & 12-10\end{array}$
$\begin{array}{ll}\text { ABRTY } & 12-10\end{array}$
AC (automatic configuration) 12-18
$\begin{array}{ll}\text { AC cable, } \mathrm{IFA} / 2319 & 10-98 \\ \text { AC power distribution } & 11-10\end{array}$
AC to DC conversion and distribution 11-12-11-15
ACB control ckts $\quad 2-37$
ACB examples $2-36$
ACB-register

| ACB settings | $2-35$ |
| :--- | :--- |

ac/dc module, removal and replacement 11-38
active-cap adjustment 11-35
addr X-late mode, indicator 5-6
address adjust (see OS DOS comaptibility)
address adjust, introduction 1-13
address adjust (see OS DOS compatibility)
address 1 check boundary (ACB) $2-35$
$\begin{array}{ll}\text { address } 2 \\ \text { address compare sontrel switch, logic diagram } & 5-18\end{array}$ address formation, next control word 4-16
address mark
AM bytes $10-17$
$\begin{array}{ll}\text { detect logic } & 10-17\end{array}$
detect timing $10-1$
$\begin{array}{ll}\text { detection } & 10-16 \\ \text { restart } & 10-17\end{array}$
$\begin{array}{lll}\text { restart } & 10-17 \\ \text { sync byte } & 10-17\end{array}$
addresses, trap (retry) 12-15
addressing, local storage, scoping procedure 2-17
adjustments
data separator, IFA 10-15
elay line, IFA 10-15
$\begin{array}{lll}\text { rror detector, IFA } & 10-15 \\ \text { gate generator, IFA } & 10-15\end{array}$
$\begin{array}{ll}\text { gate generator, } \\ \text { IFA power supplies } & 10-97\end{array}$
ramp generator $10-15$
singleshot, IFA VFO 10-15
zero detector, IFA 10-15
adr comp match, indicator $5-6$
$\begin{array}{ll}\text { adr X-late mult match, indicator } & 5-5 \\ 5-5\end{array}$ adr $X$-ate mult match, indicator
adr X-late no match, indicator
$5-5$ advance head trap 10-77 advanced checkpoint/restart 12-26 A-H, rotary switch functions $\quad 5-25$ alarm (audible) 7-61
allow CE mode switch, IFA 10-86
lu/display operations 7
ALU K assembler 2-96

ALU shift gating $\quad 2-96$
AM (asynchronous machine check logout mask) 12-1
AM bytes, IFA 10-17
analysis, machine check 12-24
arithmetic and logic uni
fullword (bit defind
type 10 byte (bit definition) 4-70
type 11 (bit definition) 4-72
arithmetic indirect byte
control word example 475
type 10 or 11 (bit definition) $4-73$
arithmetic word 4.68
arithmetic word example
byte operation
$4-76,4-77$
fullword operation $4-80,4-8$
indirect-byte operation $4-78,4-79$
$\begin{array}{ll}\text { shift operation } & 4-82,4-83\end{array}$
assembler instructions $4-10,4-11$
attachment
$\begin{array}{ll}3210 \text { PR-KB } & 7-14 \\ 3215 \text { PR-KB } & 7.33\end{array}$
attention (status bit 0) 7-6

B
B (backup) 12-18
B-byte assembler 2-94
B-local storage, data flow $2-14$
$\begin{array}{ll}\text { B-L/S source direct address } & 2-15 \\ \text { backup and retry registers } & 1-12\end{array}$
backup and retry registers
backup registers
$12-10$
backward seek test, IFA 10-94
basic ctrl cmd execution, IFA $10-40$
$\begin{array}{lll}\text { basic data cmd execution, IFA } & 10-40\end{array}$
basic IFA operations $10-35$
BCA indicator byte, IFA 10-24
bit assignments, IFA externals $\quad 10-11$
bit assignments, IFA externals $10-1$
bit
bit count, IFA BCA 10-24
bit definition charts, control words $4-85,4-86,4-87$
bit ring, IFA 10-19
bit ring logic, IFA $10-19$
bit ring timing, IFA 10-19
block-multiplexer channels
charts, objectives
$8-91$
operations $8-83$
semidynamic UCW address assignment $\quad 8-86$
shared UCW assignment $8-85$
store/load UCW traps $8-89$
UCW address pointer tables $\quad 8-86$
UCW assignment $\quad 8-85$
$\begin{array}{lll} & \begin{array}{lll}\text { UCW assignment registers } & 8-86 \\ \text { UCW pool } & 8-87\end{array}\end{array}$
block multiplexer selector channel 1-17
bit definition 432
$\begin{array}{ll}\text { operation } & 4-30,4-3\end{array}$
block multiplexer selector channel $\quad 1-17$
blowers, removal and replacement $\quad 11-38,11-39$ branch and link control wor
branch and link or return
bit definition 4-19
operation 4-30, 4-31
branch and module switch
bit definition $4-19$
control-word operation $4-18$

| example |
| :--- | :--- |
| $4-20$ |

bit definition $4-24$
$\begin{array}{ll}\text { example } & 4-26 \\ & 4-22\end{array}$
$\begin{array}{ll}\text { example } & 4-26 \\ \text { operation } & 4-22\end{array}$
branch symbols, control word $\quad 4-89$
branching ckts (microprogram) 2-108
BSM board layout 3-7
BSM configuratio
BSM sizes
3.5
buffer register (MB) 2-107
bus-out check 7-62
busy (status bit 3) $\quad 7.61$
BYTDST 12-10
$\begin{array}{ll}\text { byte assembler, A } & 2-93 \\ \text { byte }\end{array}$
$\begin{array}{lll}\text { byte assembler, B } & 2-94 \\ \text { byte }\end{array}$
byte cntr, indicator $5-7$.
byte count logic, IFA 10-2
byte counter, IFA $10-22$
byte mark register, storage $\quad 3-30$
byte-multiplexer channel
catalog numbers $\quad 8-35$
channel-control check $8-32$
command chaining $8-4$
CSW store $8-30$
ending procedure 8
ending status and interruption handling 8-26
error handling and logout $\quad 8-35$
error logout 8-36
external facilities $8-15$
$\begin{array}{ll}\text { functional units } & 8-14\end{array}$
$\begin{array}{ll}\text { initial selection routine } & 8-22 \\ \text { interface control check } & 8-22\end{array}$
check 8-22
conditions $8-32$
normal primary ending status $8-28$
normal secondary ending status $8-29$
program-controlled interruption (PCI) 8-31
IPL (initial program load) $8-43$
local storage $8-18$
$\begin{array}{ll}\mathrm{MBI} \text { (multiplexer bus-in) } & 8-15 \\ \text { MBO (multiplexer bus- }\end{array}$
MTI (multiplexer tags-in) $\begin{array}{ll}8-15\end{array}$
MTO (multiplexer tags-out) 8-15
operations 8-19
$\begin{array}{lll}\text { second level diagram } & 8-16 \\ \text { share trap-data handling } & 8-24\end{array}$
byte-multiplexer channel (continued) start I/O $\quad 8-20$
$\begin{array}{ll} \\ & 8-27\end{array}$
stop after log
store and load PSW
$8-34$
test channel 8 -40
test I/O-halt, I/O-halt device $8-38$
unit control word format $\quad 8-14$
byte selection (SDBO) 2-8

C-register 1-11, 2-102
C-register force , IFA
C-register force, IFA 10-30
CCW entry and decode, IFA $10-45$
CD (time of day clock damage) $\quad 12-18$
$\begin{array}{ll}\text { CE error light, IFA } & 10-86 \\ \text { CE mode light IFA } & 10-86\end{array}$
$\begin{array}{ll}\text { CE mode light, IFA } & \text { 10-86 } \\ \text { CE panel IFA/2319 } & 10-86\end{array}$
CE power panel 11-16, 11-18
CF pwr on, indicator 5 -6
CFDAR register $\quad 2-34$
chaining check
channel
$\begin{array}{ll}\text { address word (CAW) } & 8-4\end{array}$
$\begin{array}{lll}\text { available interruption } & 8-83 \\ \text { burst mode, defined } & 8.3\end{array}$ burst mode, operation 8-9 bus-in $8-5$
bus-out 8 -5
byte-mode operation 8.9
byte-multiplexer data flow $8-10$
check handler 12-23, 12-24
command word (CCW), defined 8-4
commands for PR-KB $\quad 7.60$
commands, IFA 10-8
configurations 8-2
control check 7.61
control words 8.4
$\begin{array}{ll}\text { data check } & 7.61 \\ \text { data rates } & 1-16\end{array}$
$\begin{array}{lll}\text { data rates } & 1-16 \\ \text { dependent logout } & 12-20\end{array}$
end (status bit 4) 7.6
end (status bit 4) 7
byte multiplexer 1-16
block multiplexer feature 1-17
data rates $1-16$
integrated file adapter 1-17
selector 1-16
ID 8.34
identification $\quad 12-19$
$\begin{array}{ll}\text { iditial selection sequence } & 8-8\end{array}$
$\begin{array}{ll}\text { initial selection sequence } & 8-8 \\ \text { instructions } & 8-3\end{array}$
interruption, available $8-83$
introduction 8-2
logout 8-34

```
channel (continued)
    mark 0 in 8.5
    metering controls }8.
    retry 1-14, 12-9
    selection controls 8.6
    sequence codes 8-34, 8-6
    short CSW 8-22
    status byte for PR-KB 7-61
    latus bytes, IFA 10-74
    tags-in 8-5
    tags-out 8-5
channel-to-channel adapter feature
    address compare and data flow X 9-32
    control command 9-24
    data flow 9-24
    disability and compatibility 9-33
    functional units 9-32
    halt I/O 9-28
    I/O interface isolation 9-30
    ll
    operational characteristics 9-2
    programming notes 9-3
    select priority, mode selection and bypass 9-33
    selection and reset X 9-32
    sense adapter status 9-26
    sense command byte 9-26
    sequence and control X 9-32
    status, sense, and input B bus-in X 9-33
    system or selective reset 9-28
    lust I/O 9-2
    write end of file 9-27
check
    chaining 7-61 
    channel control 7-61
    control, rotary switch 5
    data parity 
    interface control 7.6
    print emitter sync 7-43
    program 7-61
    protection 7-61
    reset, key 5-27
checkpoint/restart 12-2
hopped forward or reverse singleshot
clock
    CPU (see CPU clock)
    damage 12-18
    IFA 10-18
        logic 10-16
        share cycle logic 10-31
        timing 10-18
    logic diagram, storag
    lop indicator
    sync, indicator 5-53-19
sync, indicator 5 -5
```

clock (continued)
time of day (see to TOD clock)
CM (configuration report mask) 12-17
cmnd reg. indicator 5-7
cntr match, indicator
codes
printer tile/rotate $7-8$
$\begin{array}{ll}\mathrm{R} \text { and keyboard, table } & 7-9 \\ \text { translation, } 3210 \text { PR-KB } & 7-10\end{array}$
3210 keyboard $\quad 7-7$
3210 transmission 7-9
colon
printing the punctuation character, $3210 \quad 7-1$
printing the punctuation character, $3215 \quad 7-3$
ommand chart, console file 6-10
command execution
IFA control cmd $10-40$
command reject $7-62$
command retry
I/O interface sequence 8 -72
introduction 1-14
$\begin{array}{ll}\text { operation } & 12-9 \\ \text { mmon region, } 1400 \text { compatibility } & 9-4\end{array}$
compare circuits, IFA 10-26 $\begin{array}{ll}\text { compare circuits, IFA } & \text { 10-26 } \\ \text { compatibility exceptions } & 1-14\end{array}$ compatibility feature, $1400 / 1410$

ANUM instruction 9-12
BIFLAG instruction 9-15
common region $9-4$
$\begin{array}{lll}\text { COMP instruction } & 9-12 \\ \text { control byte chart } & 9.11\end{array}$
control storage assignment 9-3
DIL and BDIL instruction $9-10$
instruction 'EA' 9-10
ocal storage assignment 9-3
main storage assignment $9-2$
$\begin{array}{ll}\text { MCPU instruction } & \text { 9-13 } \\ \text { MIO instruction } & 9-14\end{array}$
op code chart, 1401/1460 9
$\begin{array}{ll} \\ \text { pp code chart, } 1410 / 7010 & 9-8\end{array}$
op codes, $1440 \quad 9-9$
program debugging information 9-16
compatibility feature, 1401/1440/1460 9-2
compatibility feature, $1410 / 7010 \quad 9-2$
$\begin{array}{lll}\text { condensed data flow, } 3215 & 7-33\end{array}$
$\begin{array}{lll}\text { condigurations, } \mathrm{PR} \text {-KB } & 7-3\end{array}$
console file
$\begin{array}{ll}\text { byte control } & 6-5 \\ \text { byte counter } & 6-5,6-13\end{array}$
byte format 6-3
CF data register (CFDR) 6.5
CFDA register 6 -5
CFDA track/sector table 6-3
$\begin{array}{ll}\text { clock } \\ \text { command } & 6-9\end{array}$
command byte 6-3
$\begin{array}{lll}\text { command chart } & 6-10\end{array}$
command register 6-5, 6-13
$\begin{array}{ll}\text { compare circuits } & 6.5 \\ \text { control }\end{array}$
onsole file (continued)
CPU clock start 6-13
ata and clock bit timing 6-3
data byte 6-3
data checks 6-1
data flow $6-4$
disk-address regis
$\begin{array}{ll}\text { disk-address register } & 6.13\end{array}$
$\begin{array}{ll}\text { disk ormat } & \text { enecks } \\ \text { 6-12 }\end{array}$
even-odd check 6-12
extra bit check $\quad 6-12$
head control and track accessing 6
MPL example
introduction
$6-2$
introduction 6-2
peration commands $6-9$
issing bit check 6-12
$\begin{array}{ll}\text { pause } \\ \text { removal and replacement } & 6-17\end{array}$
sector format 6-3
sector ready latch 6.8
shift register 6-5, 6-7
$\begin{array}{ll}\text { shift register parity error } & 6.12 \\ \text { timing chart, shift register } & 6.7\end{array}$
timing chart, shift register $6-7$
voltages $11-33$
onsole-file adapter 6-2
console-file disk address (CFDA) byte 6-3
console-file indicators 5:7
console-file register display switch $5-26$
console-file registers, indicators 5-7
console layout 5-2
ontinuing scan commands, IFA $\quad 10-70$
control and data flow
$3210 \quad 7-15$
$3215 \quad 7-34$
control commands, IFA 10-50
control Cmd execution, IFA 10-40
ontrol, data-transfer 7-49
ontrol keys (switches) PR-KB 7.6
control, new line, $3210 \quad 7-23$
control, read/write cycle, $3210 \quad 7-22$
control register
decode, I-cycles 2-64
machine check
valid
$12-18$
$\begin{array}{ll}14 & 12.17 \\ 15 & 12.17\end{array}$
$\begin{array}{lr}15 & 12-17 \\ 3210 & 7-15\end{array}$
$\begin{array}{ll}3215 & 7-33\end{array}$
control, stepper motor 7-44
control storage assign, IFA 10-12
control storage map $4-13$
control trap, IFA 10-74
control-unit end (status bit 2) 7-61
ontrol word
$\begin{array}{ll}\text { access } \\ \text { arithmetic } & 4-68, ~ 4-69\end{array}$
bit definition
arithmetic indirect byte type 10 or $11 \quad 4.73$
arithmetic type 10 byte $4-70$
arithmetic type 10 fullword 4-71
arithmetic type 11 4-72
control word (continued)
branch and link or return word 4.32
branch and module switch 4-19
branch word 4-24, 4-25
$\begin{array}{ll}\text { storage word (K addressable) } & 4-50\end{array}$ storage word (non K addressable) 4-48, 4-49 banch 4-22, 4-23
branch and link or return word 4-30, 4-31
branch and module switch 4-18
branch symbols $\quad 4-12,4-84$
examples
arithmetic, byte operation 4-76, 4-77
$\begin{array}{ll} \\ \text { arithmetic indirect byte } & 4-75\end{array}$
arithmetic, indirect-byte operation $4-78$
arithmetic, shift operation $4-82,4-83$
branch and link 4-34, 4-35
branch and module switch 4-20, 4-2
branch words $4-26,4-27,4-28,4-29$
return word $4-36$
$\begin{array}{lll}\text { Storage read halfword } & 4-52 \\ \text { storage word, direct control } & 4-60\end{array}$
storage word, store under mask and decrement
count $4-64,465,4-66,4-67$
storage word, TB function $4-5$
word-move word 4-42, 4-43
functions 1-7
next address generation 4-12
$\begin{array}{ll} & \\ \text { stat set symbols } & 4-84 \\ \text { storage word } & 4-44,4-45\end{array}$
storage word forms 4-46, 4-47
types 4-15
word-move word $4-38,4-39$
conversion, emitter pulse 7-40
orr cycle, indicator $5-6$
$\begin{array}{ll}\text { count controls, IFA } & 10-22 \\ \text { count externals, IFA } & 10-22\end{array}$
count field, IFA 10-6
counter decode, IFA 10-22
counter logic, IFA 10-22
counts
PE timing pulse $7-41$
print emitter timing
$\mathrm{CPU}^{\mathrm{re}}$
configuration 1-3
cycle times (see CPU clock)
dependent logout 12-19
external word 2-34
frame, electrical components 11-8
$\begin{array}{lr}\text { high priority } & 2-43 \\ \text { identication } & 12-19\end{array}$
independent logout 12-18
independent logout 12-1
indicator
$5-5$
status, indicators 5-6
CPU clock
card locations 2-104
checks and adjustments 2-104
delay card plugging $2-10$
start, indicator
CPURTY
$12-10$
(control registers valid) 12-18 CS adr, indicator 5 -6
ycle control, 3210 read/write $\quad 7-22$ yclic check, IFA $10-25$
controls 10-2 logic 10-24 yclic-code hardware register $\quad 10-25$ $\begin{array}{ll}\text { cyclic-code register, IFA } & \text { 10-24 } \\ \text { cylinder addr reg test, IFA } & 10-29\end{array}$ cylinder concept 10.4 cylinder select switch, IFA 10-86

D-register 1-12, 2-99 damage
instruction processing $\quad 12-18$ interval timer $\quad 12-16$ report 12-8
$\begin{array}{ll}\text { report mask } & 12-17 \\ \text { system }\end{array}$ system 12-16, 12-18
time of day clock 12-16, 12-18 time of day clo
timer $12-18$
data and control registers, 3210 7-15 data command execution, IFA $\quad 10-41$ data field, IFA 10.6 ata flow, IFA 10-4 3145 18 ata flow and contro $\begin{array}{lll}3210 & 7-15 \\ 3215 & 7-34\end{array}$
data-in (interface line) 1-15
data, indicator 5.7
data, late 7-47
ata length (DL), IFA 10-6
$\begin{array}{ll}\text { data-out (interface line) } \\ \text { data parity check } & 7-43\end{array}$
data parity control, IFA 10-23
data rates channels 1-16
data records, IFA 10-7
data registers, $3215 \quad 7-33$
data request controls, IFA 10-28
ata storage $10-4$
$\begin{array}{ll}\text { data transfer clock, IFA } & \text { 10-2 } \\ \text { data-transfer control } & 7-49\end{array}$
data transfer controls, IFA 10
DC distribution 11-12-11-15
decode CCW entry, IFA $10-45$
delta 200 ns index. IFA $10-3$
dependent logout $12-19$
$\begin{array}{lr}\text { destination addressing (L/S) } & 2-11 \\ \text { destination control diagram EXPLS }\end{array}$
destination control diagram EXPLS
destination look ahead (L/S)
$2-11$
device end (status bit 5) 7.62
diag, external word 2-34
diag stop, indicator 5 -
diag 0 register 13-12
$\begin{array}{ll} \\ \\ \text { diag } 1 \text { register } & \text { 13-16 } \\ \text { dic }\end{array}$
diagnostic hardware
$\begin{array}{ll}\text { ABRTY group } 1 & 13-17\end{array}$
$\begin{array}{ll}\text { ABRTY group } 2 & 13-2\end{array}$
$\begin{array}{lll}\text { ABRTY group } 3 & 13-32\end{array}$
$\begin{array}{ll}\text { diagnostic parity } & 13-20 \\ \text { diagnostic ripple } & 13-21\end{array}$
early delay function 13-3
$\begin{array}{ll}\text { general information } & 13-1,13-10\end{array}$
MPX diagnostic control 13-20
diagnostic indicators, IFA 10-1
diagnostic key 13-12
diagnostic local storage assignment 13-43
diagnostic registers 13-12
diagnostic service signal - GA, A-, K0D 13-39
diagnostic strobe 7-17
diagnostic tests
$\begin{array}{ll}\text { BAB5 } & 13-4 \\ \text { BEA6 } & 13-6\end{array}$
$\begin{array}{ll}\text { BEA6 } & 13-6 \\ \text { EDA9 } & 13-35\end{array}$
$\begin{array}{ll}\text { EGE7 } & 13-9 \\ \text { EJD5 } & 13-40\end{array}$
EJD5 $13-40$
diagnostics, IFA inline
$\begin{array}{ll}\text { indications } & 10-87 \\ \text { test decode } & 10-88\end{array}$
trap 10-74
unsafe condition test 10-91
diagram legend, IFA $\quad 10-34$
direct control feature
data flow and controls 9-21
flow chart, write \& read direct $9-2$
general information
interface lines
$9-19$
read direct instruction 9-18
signals originating outside the CPU $9-20$
signals originating within the CPU 9-19 timings 9-22
write direct instruction 9-18
disconnect in (interface line) $\quad 1-15$
disk adr reg, indicator
disk drive, 23FD $6-2$
disk pack, IFA/2319 10-4
disk speed diag test $10-90$
disk storage select logic 10-33
display assembler out data flow $5-10$
isplay, key 5-27
$\begin{array}{ll}\text { isplay operations } & 7-54 \\ \text { K-register (expls-7C) }\end{array}$
DK-re
DOS
error-recovery procedures 12-25 recovery management support 12-24 restart facilities 12-26
RMS 12-24
OOS-checkpoint/restart 12-2
DOS-emulator (ref to OS DOS compatibility)
ownshift, (stepper) motor 7-46

## EBCDIC

for 3210 graphics $\quad 7-10$
matrix code translation 7-29
tilt/rotate location table 7-1
busy, indicator 5-5
DBL bit, indicator $5-$
$\begin{array}{ll}\text { decode chart } & 3-34 \\ \text { description } & 3-32\end{array}$
$\begin{array}{ll}\text { description } & 3-32 \\ \text { hdw indicator } & 5-5\end{array}$
$\begin{array}{ll}\text { hdw, indicator } \\ \text { logic } & 12-6\end{array}$
$\begin{array}{lll}\text { logic } \\ \text { logic diagram } & \text { 3-33 }\end{array}$
ECCL
board layout 3-17
$\begin{array}{ll}\text { board layout } & 3-17 \\ \text { delay line clock } & 3-23\end{array}$
ED (external damage) 12-18
EM (external damage report mask) 12-17
emergency power off 11-24
mitter pulse conversion $\quad 7-4$
$\begin{array}{ll}\text { enable system clear, key } & 5-27 \\ \text { ending an alter/display }\end{array}$
nding an alter/display operation
$\begin{array}{ll}\text { ending operation, IFA } & \text { 10-74 } \\ \text { ending sequence, IFA } & 10-76\end{array}$
environment recording edit and print program 12-26

EPO 11-24
$\begin{array}{ll}\text { EPO } 11-24 & \\ \text { EPSWA external } & 2-34\end{array}$
equipment check $7-62$
erase command, IFA $10-57$
$\begin{array}{ll}\text { erase gate, IFA } & 10-27\end{array}$
EREP 12-26
rror check and correction 12-6
error checking and correction (ECC)
introduction 1-14
storage 3-32
ror detector, IFA VFO 10.14
rror disable switch, IFA 10-86
rror display, IFA/2319 10-86
channel retry 1-14
error checking and correction (ECC) $\quad 1-14$
introduction 12-2
microprogram instruction retry 1-14
rror indications, IFA/2319 10-87
rror messages
procedures 12-25
error trap sequence, IFA 10-78
error trap test, IFA $10-96$
exe cplt, indicator 5-6
expanded external assembler diagram $\quad 2-31$
expanded local storage
$\begin{array}{ll}\text { destination control diagram } & 2-28\end{array}$
destinations
gating
$2-20$
general information 1-13, 2-19
map 2-21
source gating 2-23
source gating diagram $\quad 2-24$
source gating examples $2-25,2-26$
EXPLS 2-19
EXTDST $12-10$
xtended interruption information 12-19
xtended logout
IFA 10-75
length $12-18$
mask 12-17
pointer 12-17
2-30

$$
\begin{aligned}
& \text { ternal facilities } \\
& \text { assignment and index } \quad 2 \cdot 32,2-3
\end{aligned}
$$

$$
\text { general information } \quad 1-13
$$

$$
\begin{array}{ll}
\text { description } & 2-29
\end{array}
$$

external words
$\begin{array}{ll}\text { ACB } & 2.35 \\ \text { CPU } & 2.34\end{array}$
CPU 2.34
$\begin{array}{ll}\text { diag } & 2.34 \\ \text { IN (interrupt) } & 2.34\end{array}$
IN (interrupt)
misc 2-34
NOREG
$\begin{array}{ll}\text { NOREG } & 2-34 \\ \text { PSWCTL } & 2-34\end{array}$
$\begin{array}{ll}\text { PSWCTL } \\ \text { SW } & 2-34\end{array}$
SYS (system register) 2-38
$\begin{array}{ll}\text { externals, IFA } & 10-11 \\ \text { externals, map } & 2-32,2-33\end{array}$

A (failing storage address valid) 12-1
FCH-register, IFA 10-22
FCL-register, IFA $10-22$
DR-register, IFA 10-23
eatures 1-4
field-count controls, IFA 10-22
file-data register, IFA 10-2
file-mask algorithm, IFA 10-50
file-mask bit assignment, IFA $10-12$
Filters-location, removal and replacement 11-38, 11-39
firing circuits, 3215 print magnet $7-42$
oating-point registers valid 12-18
CCW entry 10
cylinder addr reg test 10-89
diag error trap 10-96
diag test decode $10-88$
diag unsafe test 10-91
disk speed test $\quad 10-90$
ending sequence $10-76$
$\begin{array}{ll}\text { error trap } & 10-78 \\ \text { halt I/O } & 10-84\end{array}$
$\begin{array}{lll} \\ \text { index trap } & 10-77\end{array}$
initial selection 10-42
interrupt $\quad 10-80$
$\begin{array}{ll}\text { load IPL } & 10-66\end{array}$
$\begin{array}{lll}\text { read data } & 10-65 \\ & & \end{array}$
$\begin{array}{ll}\text { read HA } \\ \text { read/write diagnostic } & \text { 10-64 }\end{array}$
recalibrate $10-54$
scan 10-73
search ID 10-71
$\begin{array}{ll}\text { search KD } & 10-73\end{array}$
search key $10-72$
seek commands $10-5$
$\begin{array}{ll}\text { seek tests } \\ \text { sense } & 10-48\end{array}$
$\begin{array}{ll}\text { est I/O } & 10-82 \\ \text { arite CKD } & 10-60\end{array}$
$\begin{array}{ll}\text { write CKD } & 10-60 \\ \text { write data } & 10-59\end{array}$
$\begin{array}{ll}\text { write data } & 10-59 \\ \text { write HA } & 10-58\end{array}$
flush-through check 1-12
FM (asynchronous fixed logout mask) 12-17
FMOD register, IFA 10-33
FOP-register, IFA 10-2
orce count (odd) register L/S 2-15
orward operation, multiple characters 7.52
forward seek test, IFA 10-94
FP (floating point registers valid) 12-18
FTC register 2-100
ctional units
A- and B-registers 2-92
rithmetic and logic unit $\quad 2-92$
backup and retry reg
C-register
$2-102$
-regsister file (see chapter 6)
console printer keyboard (see chapter 7)
$\begin{array}{ll}\text { D-Register } & \text { 2-99 }\end{array}$
expanded local storage 2-19
external facilities $\quad 2-29$
H register 2-41
FA (see hardware 2-47
introduction 1-9, 1-12
$\begin{array}{ll}\text { local storage } & 2-10\end{array}$
M-register 2-106
MB-register $2-107$
N-register 2-107
SDBO asmbler 2-8

| SPTL-registers | $2-4$ |
| :--- | :--- |

Z-register $2-98$

## -

GA functions, branch word 4-25 GA set/reset functions, IFA 10-13 ap sensor, IFA VFO 10-14 gate generator, IFA VFO $10-14$ ated atten rogister input, $3215 \quad 7-35$ GDRL-(expls) 2-22
general description, IFA 10-4
eneral description, $3145 \quad 1-2$ eneral information, storage 3-3 eneral registers (GR) valid $\quad 12-18$

H
bit functions $\quad 2-41,2-42,2-4$ detailed description $\quad 2=38$ general information $\quad 1-12$

H-register (continued)
halt device, IFA 10-84
halt I/O operation, IFA 10-84
halt word selection (SDBO)
2-8
d machine checks
hardware functions, I-cycle 2.49
hardware recovery logic 12-3
head-select switch, IFA 10-86
high trap, IFA $10-74$
HM backup $12-10$
HM retry $12-10$
HMRTY 12-10
ome-address field, IFA $10-6$

1-buffers, introduction $1-13$
I-cycles
adder 2-62
adder carry logic 2.62
address generation
address generation and control
$2-65$
dress generation and control 2.65
align routine entry 2.75
lign routine exit $\quad 2.77$
alignment 2-54, 2-55
alignment (purpose) 2-76
branch loop timing chart 2-82
calculate operand addresses $\quad 2-54,2-55$
control-word DFOC (hardware functions)
$2-80,2-81$
control-word DFOC (hardware function
control
control register bits $\quad 2.64$
control register decodes $\quad 2-64$
CPU low request (during I-cycles) 2-66
ata flow chart $\quad 2-5$
ntry $2-53$
$\begin{array}{ll}\text { fror conditions } & \text { 2-66 }\end{array}$
$\begin{array}{ll}\text { etch sequence } \\ \text { functions } & 2.48\end{array}$
urther fetch (example) $\quad 2.69$
further fetch sequence $\quad 2-70$
eneral description $2 \cdot 6$
hardware
control line generation 2-64
$\begin{array}{ll}\text { description } & 2-57 \\ \text { functions } & 2-49\end{array}$
indicator 5-5
locations 2-56
I-buffers 2-59
BU-register 2-62
IMM byte register $\quad 2-60$
indicator 5-6
nitial addre
Rstruction
$\begin{array}{ll}\text { RR-ADD instruction } & 2-83 \\ \text { RXith double indexing and alignment } & 2-86\end{array}$
RX-execute instruction 2-90
SS-MVC instruction
introduction 2-47
1-phase/E-phase objectives 2-52
-register 2-62
microcode
$\qquad$
flow charts $\quad 2-53,2-54,2-55$
$\begin{array}{lll}\text { hardware functions } & 2-50, & 2-51 \\ \text { micro module assignment } & 2-52\end{array}$
micro module assi
perform prefetches 2-54, 2-5
prefetching (example) 2-69
program modification 2.78
RR instruction sequence $2-7$
$\begin{array}{lll}\text { RR instruction sequence } & & 2.71 \\ \text { RX instruction sequence } & 2.72\end{array}$
RX, RS, SI instruction sequence 2-73
hare cycle (during I-cycles) 2.66
SS instruction sequence $\quad 2.74$
Storage correction cycle (during I-cycles)
ster
storage fetch operations (examples) 2-69
iming chart (I, IBU, TR, updating) $\quad 2-62$
timings 2-67
TR-register 2.6
$\begin{array}{ll}\text { TR-register } & 2-62 \\ \text { U-register } & 2-60\end{array}$
$\begin{array}{ll}\mathrm{U} \text {-register } & 2-60 \\ V \text {-register } & 2-61\end{array}$
$\begin{array}{ll}\text { W-register } & 2-61 \\ \text { W-register } & 2-61\end{array}$
$\begin{array}{lrl}\text { I-register (expls } 50 \text { ) } & 2-21,2-62 \\ \text { IA (instruction address validity) } & 12-18\end{array}$
BM-register (expls-54) 2-21, 2-62
ICS-register (expls-56) 2-21
IFA
abbreviation list $\quad 10-3$
basic operations $\quad 10-35$
$\begin{array}{cc}\text { CE panel } & 10-86 \\ \text { channel ID } & 10-4\end{array}$
clock and bit ring 10-18
commands 10-8
configurations $10-2$
control-storage assignments 10-12
data flow 10-4
data-flow index ${ }^{10-10}$
diagnostic indications
extended $\log \quad 12-21$
extended log $10-11$
GA set/reset functions 10-13
halt $I / O$ operation $10-84$
high priority $2-43$
$\begin{array}{cc}\text { interface, } 2319 & 10-98 \\ \text { interrupt routine } & 10-80\end{array}$
$\begin{array}{lll}\text { interrupt routine } & 10-80 \\ \text { local-storage assignments } & 10-12\end{array}$
low trap 2-43
power supplies 10-97
share-cycle controls 10-30
start I/O operation 10-42
$\begin{array}{ll}\text { status indications } & 10-9\end{array}$
test I/O operation 10-82
test I/O operation
voltages
$11-33$
ILC

M (input/output extended logout mask) 12-17
MM byte register 2-60
N (interrupt) external word $\quad 2.34$
incorrect length (IL) 7-61
independent logout 12-18
index control logic, IFA 10-32
index trap, IFA 10-77, 10-74
indicator byte, IFA 10-24
indicators
adr comp match 5.6
adr X-late LRU inval 5-5
dr-X-late mult match $5-5$
$\begin{array}{ll}\text { adr X-late no match } \\ \text { addr X-late mode } & 5-6\end{array}$
byte entr 5-7
CF pwr on 5-6
$\begin{array}{ll}\text { clock stop } & 5-6 \\ 5.5\end{array}$
$\begin{array}{ll}\text { clock sync } & 5-5\end{array}$
mnd reg 5-7
$\begin{array}{lll}\text { cntr match } & 5-7 \\ \text { console file } & 5-7\end{array}$
console-file registers 5-7
corr cycle 5.6
CPU 5 -
PPU clock start 5-7
$\begin{array}{lll}\text { CS adr } & \\ \text { data } & 5-6\end{array}$
diagn stop $5-5$
$\begin{array}{lll}\text { diagn stop } & 5-5 \\ \text { disk adr reg } & 5-7\end{array}$
ECC
busy 5.5
$\begin{array}{ll}\text { DBL bit } & 5-5 \\ \text { hdw } & 5-5\end{array}$
$\begin{array}{rr}\text { hdw } & 5-5 \\ \text { exe cplt } & 5-6\end{array}$
I-cycle
I-cycle hdw
$\begin{array}{lr}\text { I-cycle hdww } & 5-5 \\ \text { IMPL reqd } & 5-6\end{array}$
load 5-5
log pres 5-6
logic page charts $5-4,5-8,5-9,5-12,5-13$
man (manual) 5-5
M-reg comp 5-5
$\begin{array}{lll}\text { pause } & 5-7 \\ \text { power check } & 5-5\end{array}$

## power

$\begin{array}{ll}\text { alarm } & 7-6\end{array}$
alter/display mode $\quad 7.6$
intvn req'd (intervention required) 7-6
$\begin{array}{ll}\text { power on } & 7-6 \\ \text { proceed } \\ 7.6\end{array}$
procees
request pending
7.6
etry 5-5
SAR parity check 5-5
$\begin{array}{lll}\text { SARI parity check } & 5-5\end{array}$
SDBO parity check 5-5
sel chan 5-5
$\begin{array}{lll}\text { share cycle } & 5-6 \\ \text { sng ECC } & 5-6\end{array}$
sng ECC
sng ECC thld
$5-6$
$\begin{array}{ll}\text { sng } \\ \text { stor-1 cycle } & \text { 5-6 }\end{array}$
tor byte marks parity check 5-5
tor ctkl lines parity check 5-5
indicators (continued)
stor prot parity check sys (system) 5-5
$\begin{array}{ll}\text { test } & 5-5 \\ \text { therm } & 5-5\end{array}$
TOD clock invld 5-6
$\begin{array}{ll}\text { trap-1 cycle } & 5-6 \\ & \end{array}$
trap-2 cycle
wait $\quad 5-5$
indirect addressing (L/S) 2-13
initial microprogram program load (impl) 6-2
initial selection, IFA $\quad 10-42$
$\begin{array}{ll}\text { inline diagnostics, IFA } & \text { 10-87 } \\ \text { inline test sequence, IFA } & 10-87\end{array}$
input/output
logout mask $12-17$
RMS 12-26
instruction
address validity
cycles (see I-cycles)
instruction formats 2-4
instruction length codes 2-47
processing damage $12-16$
store channel ID 12-19
store CPU ID 12-19
instructions
retry, microprogram 12-8
$\begin{array}{ll}\text { retry, microprogram } \\ \text { store control } & 12-17\end{array}$
$\begin{array}{ll}\text { NTA-register } & 2-34\end{array}$
$\begin{array}{ll} \\ \text { NTB-register } & 2-34\end{array}$
interface
control check 7-61
IFA/2319 10-98
$\begin{array}{ll}\text { operation summary } & 8-8\end{array}$
std 1-15
integrated file adapter 1-17, 10-1
interrupt, key
$\begin{array}{ll}\text { key } 5-28 \\ \text { routine, IFA }\end{array} \quad 10-80$
interruptions
$\begin{array}{ll}\text { cause } \\ \text { code } & 12-18,12-22\end{array}$
code 12-18, 12-22
machine check 12-16
occurrence 12-18
interval timer
damage $12-16$
description 2-116
interrupt $2-116$
nvalid address 7-54
invalid character $\quad 7.54$

| invalid |
| :--- |
| I/O |
|  |

communications area 8-34
device and UCW addressing 8-12
extended logout mask 12-17
$\begin{array}{ll}\text { extended logout pointer } & 8-34,8-69 \\ \text { recovery management }\end{array}$
RMS $\quad 12-26$
J-K latch operation
©
E (key in storage error uncorrected 12-18
key field, IFA 10-6
key in storage error uncorrected 12-18
key length (KL) 10-6
key register 2-6
eyboard
$\begin{array}{ll}3210 & 7-7 \\ 3215 & 7-27\end{array}$
EBCDIC location table 7-11
read operation, $3215 \quad 7.38$
test (T) mode 7.5
keys, lights, and switches, diagram $\quad 7-2$

## -register 2-7

lamp test, switch 5-26
lamp tests switch, IFA 10-86
atch

$$
\begin{array}{ll}
\text { accelerate } & 7-45 \\
\text { J-K operation } & 7-48
\end{array}
$$

$\begin{array}{ll}\text { shift } & 7-45 \\ \text { stop } & 7-46\end{array}$
stop
stop latch buffered
7.46
$\begin{array}{ll}\begin{array}{l}\text { stop latch buffered } \\ \text { ate data } 7.47\end{array} & 7.46\end{array}$
late data 7.47
G (logout valid) 12-18
lights, IFA/2329 $\quad 10-86$
limited channel logout 8-34, 8-69
$\begin{array}{llll}\text { line generation, PE } & 1-7 & 7-41\end{array}$
load
control instruction
indicar
12-5
indicator 5-5
ion, IFA $\quad 10-66$
$\begin{array}{lll}\text { data checking } & 2-10\end{array}$
destination addressing
$\begin{array}{lll}\text { destination look ahead } & 2-11\end{array}$
maps $2-16$
scoping procedure 2-17, 2-18
scoping procedure
timing chart
$2-11$
local-storage A
A-addressing from console 2-13
data flow $2-12$
indirect addressing $2-13$
LSCS mode (addressing) ${ }_{\text {source direct address }}$ 2-13
cal-storage and external address formation chart $4-17$
ocal-storage assignments, IFA 10-12
local-storage B
addressing from console 2-15
$\begin{array}{ll}\text { addressing fom console } \\ \text { addresing from console file } & 2-15 \\ \text { data flow } & 2-14\end{array}$ $\begin{array}{ll}\text { character, F9XX translate } & 7-30 \\ \text { CPU electrical components } & 11-8,11-9\end{array}$
$\begin{array}{ll}\text { current PSW } & 2-16 \\ \text { I-cycle hardware } & 2-56\end{array}$
$\begin{array}{ll}\text { I-cycle hardware } & 2-56 \\ \text { power frame } & 11-5,11-6\end{array}$
$\begin{array}{lc}\text { power frame } & 1-5,51 \\ \text { pres, indicator } & 5-6\end{array}$
logout
areas 12-18
channel dependent 12-20
CPU dependent 12-19
CPU independent 12-18
IFA extended
length $\quad 12-18$
machine check 12-17
mask $12-17$
$\begin{array}{ll}\text { pointer } & 12-17 \\ \text { valid } & 12-18\end{array}$
$\begin{array}{cc}\text { low trap } & \\ \text { IFA } & 10.74\end{array}$
request $10-40$
lower roller, A-register display 5-12, 5-13
LRTY 12-10
SCS mode (addressing) $2-13$
LSDST 12-10

M
egister
comp, indicator 5 -5
description 1-11, 2-106
gating (traps) 2-45, 2-46
machine check
analysis and recording 12-24
$\begin{array}{ll}\text { code validity bits } & 12-18 \\ \text { control registers } & 12-17\end{array}$
extended interruption information 12-19
extended logout
length $12-18$
$\begin{array}{ll}\text { mask } & 12-17 \\ \text { poin }\end{array}$
pointer 12-17
handler 12-23

| handling |  |
| :--- | :--- |
| interruption code | $12-23$ |

interruption code $12-18$
interuption codes (old PSW)
interruptions 12-16
interruptions
logout $12-17$
logout mask 12-17
priority $2-42$
$\begin{array}{ll}\text { priority } \\ \text { registers } & 2-42 \\ \text { 12-8 }\end{array}$
$\begin{array}{cc}\text { trap } & 2-42 \\ \text { achine checks }\end{array}$
descriptions 12-8
machine checks (continued)
soft 12-16, 12-23
main storage
sizes 1-9, 1-10
maintenance aids
blocking prefetch 5-16
$\begin{array}{ll}\text { console file byte counter } & 5-24 \\ \text { control word address trap } & 5-17\end{array}$
$\begin{array}{lll}\text { control word address trap } & 5-17\end{array}$
$\begin{array}{lc}\text { data compare trap } & 5: 16 \\ \text { I-cycle branch loop } & 2-82\end{array}$
$\begin{array}{ll}\text {-cycle branch loop } \\ \text { motor generator } & \text { 11-41, 11-42 }\end{array}$
power troubleshooting chart 11-43
man (manual), indicator 5-5
maps
$\begin{array}{ll}\text { control storage } & 4-13\end{array}$
expanded local storage 2-21
$\begin{array}{lll}\text { externals } & 2-32, & 2-3.3 \\ \text { local storage } & 2-16\end{array}$
oral storage
0 -in (interface line)
2-1
$\begin{array}{ll}\text { mark } 0 \text {-in (interface line) } & 1-15 \\ \text { MAS assembler instructions } & 4-10,4-1\end{array}$
mask
asynchronous fixed logout 12-17
asynchronous machine check logout 12-17
configuration report 12-17
$\begin{array}{ll}\text { damage report } & 12-17\end{array}$
$\begin{array}{ll}\text { xternal damage report } & 12-17\end{array}$
O logout 12-17
necovery report
12.17
synchronous machine-check extended logout 12-17
warning 12-17
masks and key validity 12-18
MB-registers 1-11, 2-10
$\begin{array}{ll}\text { MCKA } & 12-8 \\ \text { MCKB } & 12-8\end{array}$
meter, usage 5-29
microcode-hardware functions (I-cycles) 2-50, 2-51
microdiagnostics 13-2
micromonitor control 13-43
microprogram
assembler
instructions 4-10, 4-1
instructions
output
$4-7$
banching circuits 2-108
branching circuits
concepts
1-6, $4-2$
control-word functions 1-7
listing 4-6
$\begin{array}{ll}\text { listing definitions } & 4-8,4-9 \\ \text { instruction retry }\end{array}$
instruction retry 12
operation
patch procedure
patch procedure $4-88$
retry intro 1-14
$370 \quad 4-3$
mini-ops, IF.A $10-9$
codes 10-21

| control | $10-9$ |
| :--- | :--- |

modifiers $10-21$
no-op $10-36$
$\begin{array}{ll}\text { no-op } & 10-36 \\ \text { read data } & 10-37\end{array}$
$\begin{array}{ll} \\ \text { trap } & 10-74\end{array}$
mini-ops, IFA (continued)
write data 10-38 write gap $10-39$
xer board cable, IFA/2319
mixer board
mnemonics 7.54
mode
quiet 12-5
recording 12.5
register $2-34,12$
threshold 12-5
module selection, IFA 10-33
$\begin{array}{ll}\text { module switch, IFA } & \text { 10-33 } \\ \text { MOP-register, IFA } & 10-21\end{array}$
$\begin{array}{ll}\text { MOP-register, IFA } & 10-21 \\ \text { motor control logic } & 7-45\end{array}$
motor downshift $\quad 7.46$
motor generator
description 11-4
output voltage adjustment 11-34
$\begin{array}{lll}\text { over voltage adjustment } & 11-34 \\ \text { preventive } & \\ & 11-40\end{array}$
$\begin{array}{ll}\text { preventive maintenance } & 11-40 \\ \text { removal and replacement } & 11-38\end{array}$
troubleshooting guide 11-41, 11-42
MPX
channel log 12-20
hannel machine dependent log 12-20
MRTY 12-10
MS (PSW masks and key validity) 12-18

| MSKA external | $2-34$ |
| :--- | :--- |

multi-track operations, IFA

$$
\begin{array}{cc}
\text { ultr-track operatl } \\
\text { read } & 10-63 \\
\text { search } & 10-69
\end{array}
$$

multi-unit addressing 8-12
multiplex cable, IFA/2319 $10-98$
multiplex trap $\quad 2-43$
multiplexer channel 1-16

N register $\quad$ 1-11, 2-107
new line control, $3210 \quad 7-23$
next control word address formation
no-op
ommand, IFA $10-50$
mini-op, IFA $\quad 10-36$
(no operation) 7.60
$\begin{array}{lc}\text { NOREG,external word } & 2-34 \\ \text { NP-register (EXPLS-7B) } & 2-22\end{array}$

## 0

$\begin{array}{ll}\text { OBR } & 12-25 \\ \text { op-register }\end{array}$
op-register 2-60
op-register logic, IFA 10-21
operation registers, IFA 10-21
operations
basic IFA
priority $2-41,2-42,2-93$
operator's console, PR-KB description 7-5
optimized character arrangement, 3210 print element
optional features 1-4
checkpoint/restart 12-26
error-recovery procedures $\quad 12-25$
I/O recovery management support $\quad 12-26$
recovery management support $\quad 12-23$
restart facilities $12-26$
$\begin{array}{ll}\text { RMS } & 12-23 \\ \text { warm start }\end{array}$
OS DOS compationity
address adjustment example $\quad 2-123$
adjust CCW instruction $2-124$ $\begin{array}{ll}\text { example } & 2-126 \\ \text { adiust CCW list } & 2-125\end{array}$
adjust CCW list 2-125
execute local instruction example $\quad 2-122$
$\begin{array}{lll}\text { functional units } & 2-118 \\ \text { general description } & 2-117\end{array}$
instruction, execute local (exl) 2-120
interrupt handling 2-128, 2-129
local list (lex list) $2-121$
LRU
(least recently used) 2-118
operational example
microprogram flow chart (LEX, ACCW instructions) 2-1197
SIO example 2-131
SVC interrupt example 2-130
table buffer registers 2-118
outboard recorder 12-25
overall data flow 1-8
overvoltage adjustment, motor generator 11-34

## p

P-register 2-6
parity control, data IFA 10-23
patch procedure, microprogram $4-88$
$\begin{array}{ll}\text { PD (instruction processing damage) } & \text { 12-18 }\end{array}$
PE timing counter $7-4$
$\begin{array}{lll}\text { PE 1-7 line generation } & 7-41 \\ \text { physical configuration } & 1-3\end{array}$
PM (program mask and condition code validity) 12-18
PN-register 2-22
pointer, machine-check extended logout 12-17
power
active-cap adjustment 11-35, 11-36
check, indicator $5-5$
$\begin{array}{lll}\text { console file voltages } & 11-33 \\ \text { control switches (CE panel) } & 11-16\end{array}$
control switches (CPU console) 11-17
distribution, AC
11-10, 11-11
frame locations 11-5, 11-6
general information 11
IFA voltages 11-33
motor generator description 11-4
motor generator voltage adjustment 11-34
overvoltage, overcurrent detection 11-27, 11-28
regulator removal and replacement $11-35,11-36,11-37$
power (continued)
thermal sensing and locations $11-29,11-30$ troubleshooting chart 11-4
undervoltage sensing and
voltage, measurement and adjustment $\quad 11-31,11-32,11-33$
power-off
key
sequence 11-2
power-on
key
k-28
$\begin{array}{ll}\text { key } & 5-28 \\ \text { indicator } & 5-5\end{array}$
sequence 11-20
power panel, CE 11-16, 11-18
power, sequence control circuitry 11-22
power supplies, IFA 10-97
preventive maintenance motor generator 11-40
previous op algorithm, IFA 10-12
primary power box, components $11-7$
print element (type head) character layout $7-8$
print emitter
sync check $7-43$
timing counter 7.41
print magnet firing circuits, 3215 7-42
printer

$$
\begin{array}{ll}
3210 & 7-8 \\
3215 & 7-27
\end{array}
$$

printer/keyboard voltages
printer/keyboard voltages
printer tilt/rotate codes
$7-8$
printing the punctuation character, colon $(:)$ $\begin{array}{ll}3210 & 7-11 \\ 3215 & 7-31\end{array}$
priority
controls diagram $\quad 2-44$
operation cycles $2-40$
operations $2-41,2-42,2-43$
$\quad \begin{gathered}\text { operations (H-register) } \\ \text { probe light, IFA } \\ \end{gathered} \mathbf{1 0 - 8 6}$
$\begin{array}{ll}\text { probe light, IFA } & \text { 10-86 } \\ \text { processing damage } & \\ \text { 12-18 }\end{array}$
program
controlled interrupt (PCI) 7-61
mask validity $12-18$
status word (PSW), defined $8-4$
programming information $7-6$
protection check
PSW location
2-16
PSWCTL, external word 2-34

## Q

quiet mode 12-5
rate, rotary switch 5-2
RC (region code valid) 12.18
read
commands 10-63
$\begin{array}{ll}\text { data command } & 10-65 \\ \text { data delay VFO } & 10-14\end{array}$
$\begin{array}{ll}\text { data mini-op } & 10-37\end{array}$
read, IFA (continued)
diagnostic tests $10-92$ full cylinder test $10-92$ gate 10-27

$\begin{array}{ll}\text { HA command } & 10-64 \\ \text { IPL command } & 10.66\end{array}$ |  |  |
| :--- | :--- |
| share request | 10.69 | $\begin{array}{ll} & \\ \text { single track test } & 10-29\end{array}$ $\begin{array}{ll}\text { keyboard, operation, } 3210 & 7-25 \\ \text { keyboard, operation, } 3215 & 7-38\end{array}$ keyboard, operation, 3215 readout

control word $4-4$
main storage $4-5$
read/write
controls
controls, IFA 10-27 $\begin{array}{ll}\text { gate logic, IFA } & 10-27 \\ \text { cycle control, } 3210 \quad 7-2\end{array}$
recalibrate command, IFA $10-54$
record fields, IFA/2319
count 10.6
$\begin{array}{lr}\text { key } & 10-6 \\ \text { data } & 10-7\end{array}$
$\begin{array}{ll}\text { data } & 10-7 \\ \text { home }\end{array}$
home address 10.6

mode 12.5
zero (R0) $\quad 10-6$
recording
machine check 12-24
modes 12-5
recovery
hardware logic 12-3
management support $\quad 12-23,12.2$
procedures
report
$12-8$
software 12-2, 12-23
system 12-18
region code 12-19
region code valid $\quad 12-18$
register
backup 12-10
mode 12-5, 12-34
save area $\quad 12-19$
TA
$\begin{array}{ll}3210 & 7-16 \\ 3215 & 7-33\end{array}$
TE
$\begin{array}{ll}3210 & 7.17 \\ 3215 & 7.33\end{array}$
$32157-33$
TI, 32107.18
TT, $3215 \quad 7.33$
word $1 \quad 7-33$
word 1 and word $2 \quad 7.3$
registers
$\begin{array}{ll}\text { A } & 2-92,2-93 \\ \text { ACB } \\ 2-35\end{array}$
ACB
B
$2-92,2-94$
$\begin{array}{lll}\text { B } & 2-92,2-94 \\ \text { C } & 2-102\end{array}$
CFDAR 2-34
DK (EXPLS-7C) $\quad 2-22$


EPSWB (exter
FTC 2 2-100
GDRL (EXPLS) $2-22$
H 2 prionty
1
BU (EXPLS-54) 2-21, 2-62
$\begin{array}{lll}1 \text { CS (EXPLS-56) } & 2-21 \\ \text { EXPLS-50 } & 2-21\end{array}$
$\begin{array}{ll} \\ \text { MM byte } & 2-60\end{array}$
$\begin{array}{ll}\text { NTA (interrupt A) } & \begin{array}{c}2-34 \\ \text { NTB (interrupt B) }\end{array} \\ 2.34\end{array}$
$\begin{array}{lll}\text { key } & 2-61 \\ \text { L } & 2-7 \\ \text { M } & 2-106\end{array}$
$\begin{array}{lll}\text { MB } & \text { 2-106 } \\ \text { 2-107 }\end{array}$
MSKA (external) $\quad 2.34$
MSKB (exte
$\mathrm{N} \quad 2-107$
NP (EXPLS-7B) 2-22
P 2 2-6
S 2.4
SN (EXPLS-7
SPTL $2-59$
storage byte mark 3-30
ys (systems register) 2-38
able buffer registers $\quad 2-11$
ODH $2-111$
R (EXPLS-55) 2-21, 2-6
EXPLS-53 2-21, 2-60
$\checkmark$ EXPLS-51) 2-21, 2-6
WK EXPLS-7A $\quad 2-22$

```
moval and replacemen
    blowers 11-38,11-39
    console file 6-17
    motor generator 11-3
start
    address mark 10-17
    procedures for PR-KB 7-62
    restore command, IFA 10-50
    r
    channel 
    counter 12.-11
    error 12-8
    hardware 12-10
    indicator 5-5
    channel 1-1
    command 1-14
```

etry, introduction (continued)
error checking and correction (ECC) 1-1
microprogram instruction 1-14

## nicroprogram $\quad$ 12-9

$\begin{array}{ll}\text { microroutine } \\ \text { operation } & 12.9-12\end{array}$
$\begin{array}{ll}\text { operation } & 12-9 \\ \text { priority } & 2-42\end{array}$
$\begin{array}{ll} \\ \text { priority } & \text { 2-42 } \\ \text { registers } & 12-10 \\ \text { timing } & 12.14\end{array}$
timings $12-14$
traps word ex
eurn word example $4-36,4-37$
M (recovery report maliple characters 7.5
$\begin{array}{lll} \\ \text { MS } & 12-23,12-24\end{array}$
RTYFLG $\quad 12-10$
R/W coax cable, IFA/2319 10-98

## s

register bit description 2-4
SAR parity check,
SC (storage error corrected) 12-18
scan commands, IFA 10-70
can compare, IFA 10-26
scan equal command, IFA 10-73
D (system damage) 12-18
5-5
DBO
$\begin{array}{ll}\text { assembler } & 1-11 \\ \text { data flow } & 2-9\end{array}$
parity check, indicator 5-5
$\begin{array}{ll}\text { pre asm } & 2-8\end{array}$
SR $12-25$
(storage error uncorrected) $\quad 12.18$
commands 10-69
D command 10-71
key command $\quad 10-72$
KD command 10.73
share request 10-28
address-mark detection $10-17$
bit ring 10-19
byte counter and decode
C-register force 10-30
clock 10-16
compare circuits $10-26$
cyclic check $\quad 10-24$
data request $10-28$
data transfer clock $10-28$
ata transfer clock 10-2
module select 10-3
op register and decode 10-21
read/write gates 10-27
SERDES and write data 10-23
hare cycle 10-30
$\begin{array}{ll}\text { share cycle clock } & 10-31 \\ \text { share request gates } & 10-29\end{array}$
$\begin{array}{ll} \\ \text { hare request gates } & 10-29 \\ \text { variable frequency osc } & 10-14\end{array}$
write data $10-20$
zero detection $\quad 10.16$
eek address, IFA 10-50
seek diagnostic tests, IFA 10-94
selector channel
buffer forward/backward assembler 8-79
buffer share request generation $\quad 8-80$
dependent $\log$ 12-21
diagnostic controls 13-38
'GA' diagnostic functions $\quad 13.38$
$\begin{array}{ll}\text { general information } & 1-16 \\ \text { indicator } & 5.5\end{array}$
indicator $5 \cdot 5$
$\log 12-21$
selector/blk mps trop 2-43
selector/block-multiplexer channel IPL 8-76
$\begin{array}{lll}\text { selector/block-multiplexer error logout } & 8-70\end{array}$ word buffer 8-77
elector channels
ddress miscompare latch $8-52$
addresssing principles
add
basic data flow $8-44$
branch word GA function $8-46$
buffer byte counter 8.79
buffer shift controls 8.7
$\begin{array}{lll}\text { catalog numbers } & 8 \\ \text { channel ID } & 8-69\end{array}$
channel-loaded latch 8 -51
$\begin{array}{lll}\text { channel-loaded latch } & 8.51 \\ \text { channel logout } & 8-69\end{array}$
channel-primed latch $8-52$
check facilities $8-63$
command-out latch 8-52, 8-54
control storage map $8-4$
$\begin{array}{lll}\text { count-ready latch } 8-53 \\ \text { device-initiated polling controls } & 8.54\end{array}$
device-initiated polling
exceptional status trap $8-65$
external word address and bit assignments $8-49$
functional units 8 -46
GCL register 8.82
GDRL register 8.82
halt I/O, halt device $8-73$
$\begin{array}{lll}\text { hold-go-for-compare latch } & 8-52 \\ \mathrm{I} / \mathrm{O} \text { communications area } & 8-69\end{array}$
initial selection polling controls $8-51$
initialization 8.60
interruption handling 8-67
local-storage assignments $8-48$
locations $8-45$
microdiagnostic test example 8.96
$\begin{array}{ll}\text { microdiagnostic test example } \\ \text { operational overview } & 8-59\end{array}$
operations $8-58$
poll-control latch 8.51
polling clock $8-51$
recirculate latch $8-52$
retry-holdup latch $8-52$
select-out lath 8.52 .85
$\begin{array}{ll}\text { select-out latch } & 8-52,8 \text {-59 } \\ \text { service-out latch } \\ 8.53\end{array}$
share cycle
clock 8-57
$\begin{array}{ll}\text { cock } & 8-57 \\ \text { controls } & 8-55\end{array}$
input operation with buffer $8-81$
elector channels (continued)
with buffer 8.80
hare request priority controls $8-56$
tart I/O $\quad 8.59$
status handling $8-64$
status latch 8-5
$\begin{array}{lll}\text { status store } & 8.63 \\ \text { test I/O } & 8.75\end{array}$
typical buffer position 8-78
sense bit error cond, IFA 10-47
sense byte for PR-KB 7.6
ense bytes, IFA $10-46$
$\begin{array}{ll}\text { sense command, IFA } & 10-46 \\ \text { sense indications, IFA } & 10-9\end{array}$
sense operation, IFA $\quad 10-48$
separated clock/data, IFA VFO $10-14$
sequential seek test, IFA 10-94
SERDES logic, IFA 10-23
SERDES output timing, IFA $10-23$
SERDES register IFA
serial/deserial register, IFA 10-23
service aid
blocking prefetch 5-26
console file byte counter 5-24
$\begin{array}{lll}\text { control word address trap } & 5-17\end{array}$
$\begin{array}{ll}\text { data compare traps } & 5-16 \\ \text { I-cycle branch loop } & 2-82\end{array}$
$\begin{array}{lll}\text { locycle branch loop } & 2-82 \\ \text { locel storage addressing scope procedure } & 2-17,2-18\end{array}$
local storage addressing scope pro
motor generator $\quad 11-41,11-42$
power troubleshooting chart 11-43
$\begin{array}{ll}\text { set clock (SCK) } & 2.113\end{array}$
set file mask command, IFA 10-51
set IC key 5-27
set/reset controls, IFA 10-13
setting the word registers 7-43
are cycle, IFA
$\begin{array}{ll}\text { clock logic } & 10-31 \\ \text { gate logic } & 10-30\end{array}$
timings 10-31
hare cycle
$\begin{array}{lr}\text { indicator } & 5-6 \\ \text { priority } & 2-42\end{array}$
priority $2-42$
hare request controls, IFA 10-28
$\begin{array}{lll}\text { share request gate logic, IFA } & \text { 10-29 } \\ \text { shift cycle operation, } 3210 & 7-26\end{array}$
shift gating, ALU 2-96
shift latch 7-45
simplex cables, IFA/2319 10-98
ingleshot
chopped forward or reverse $7-45$

|  |  |
| :--- | :--- | :--- |
| gle unit addressing | $8-16$ |

SM (synchronous machine-check extended logout mask) 12.17 SN-register (expls-78) 2-22 SNG ECC

CHK indicator 5-6
thld, indicator 5-6
oft machine checks 12-16, 12-2
ource gating (expls) $12-2,12-2$
space count command, IFA 10-5
backup $12-10$
registers 1-9, 1-12, 2-3, 2-59
SPTLB 12-10
$\begin{array}{ll}\text { SR (system recovery) } & 12-18 \\ \text { SRTY } 12-10\end{array}$
$\begin{array}{ll}\text { Tandard features } & \text { 12-18 }\end{array}$
standard index, IFA $\quad 10-32$
standard interface $1-15,8-5$
tart console file, key $5-27$
tart I/O operation, IFA $10-42$
start, key $5-28$
$\begin{array}{lr}\text { tat bits S-register } & 2-4 \\ \text { tat set symbols } & 4-84\end{array}$
statistical data recorder 12-25
status byte for PR-KB 7-6
status bytes, IFA $10-74$
status indicators, IFA 10-87
status CE indications, IFA $10-87$
$\begin{array}{lll} & \\ \text { tatus CE indications, IFA } & 10-87 \\ \text { status modifier (status bit 1) }\end{array}$
$\begin{array}{ll}\text { status modifier (status bit 1) } & 7.61 \\ \text { tepper motor control } & 7-44\end{array}$
top after $\log 8-69,12-22$
stop, key 5-28
top latch 7.46
stop latch buffered 7-46
stop latch set conditions
stopping (3215)
7.46
torage
address interface
addressing
3-15
allocations, compatibility features $9-2$
array card breakdown $3-6$
array, module and chip selection $\quad 3-9,3-10,3-18$
BSM address and control interface connections 3-18
SSM data flow $3-28$
$\begin{array}{lll} & & \\ \text { BSM internal timing diagrams } & 3-25 \\ & & \end{array}$
BSM to ECCL interface 3-11
board selection 3-15
byte mark register $\quad 3-30$
byte marks parity checks, indicator 5 -
$\begin{array}{ll}\text { cabling, data and check bits } \\ \text { clock logic diagram } & 3-19\end{array}$
$\begin{array}{ll}\text { clock logic diag } \\ \text { controls } & 3-8\end{array}$
control line generation (PGA, PGB, chip, add 12, CTRL) 3-21 control word
description 4-44, 4-45
K addressable (bit definition) $4-50$
non-K addressable (bit definition) 4-48, 4-49
CPU to ECCL interface lines 3-11
data bit location chart $\quad 3-29$
data-bus-out pre assembler 2
data flow
fetch 3-30
store $3-30$
data register (SDR) $\quad 3-30$
$\begin{array}{ll}\text { delay line clock } & 3-23\end{array}$
ECC 3 -32
ECC board to CPU timing diagram $\quad 3-22$
storage (continued)
$\begin{array}{ll}\text { ECC decode chart } & 3-34 \\ \text { ECC logic diagram } & 3.33\end{array}$
ECC logic diagram $3-33$
ECCL board layout
ECCL to BSM interface lines $3-11$
error corrected 12.18
error detection and correction $\quad 3-36$
error handling 3-13
error type 12-18
error type decode logic diagram 3-37
functional units $3-12,3-13,3-14$
gate layout (by addresses)
general information
$3-3$
$\begin{array}{ll}\text { hardware check logic diagram } & 3-39\end{array}$
introduction 1-9, 1-10
main/control selection 3-8
$\begin{array}{lll}\text { main/control selection } & 3-8 \\ \text { module configurations } & 3-4\end{array}$
MST board layout 3-7
operations read control operation 3-45
PGA, PGB, chip and control bits selection 3-21
prot parity check, indicator $5-5$
protect
description 1-11, 3-41
functional units $\quad 3-42$
read half word example $4-52$ to $4-55$
read main storage $3-44$
SAR (storage address register) 3-15
SDR $3-30$
$\begin{array}{ll}\text { select, rotary switch } & 5-19 \\ \text { syndrome decoder chart }\end{array}$
timing adjustments $\quad 3-26$
word example
direct control 4-60-4-63
store under mask and decrement count 4-6
word forms 4-46, 4-47
word, TB function $4-56$
write/store operation
24K BSM configuration
48 K BSM configuration 3.5
store
channel ID instruction 12-19 clock (STCK) 2-113
$\begin{array}{ll}\text { control instruction } & \text { 12-17 }\end{array}$
CPU ID instruction $12-19$
key
trobe
strobe
di
diagnostic $\quad 7-17$
keyboard 7-7, 7-15
subchannels 8.4
SW, external word $\quad 2-34$
switches
CE power panel 11-16
IFA/
eys
check reset 5-27
control address set
$\begin{array}{lll} \\ \text { display } & 5-27 \\ \text { enable system clear } & & \\ & 5-27\end{array}$
interrupt $5-28$
switches, keys (continued)
$\begin{array}{ll}\text { power off } & 5.28 \\ \text { power on } & 5-28\end{array}$
power on 5-28
$\begin{array}{ll}\text { restart } & 5-28 \\ \text { set IC } & 5-27\end{array}$
$\begin{array}{lr}\text { set IC } & 5-28 \\ \text { start } & 5-28\end{array}$

| start | $5-28$ |  |
| :--- | :--- | :--- |
| start console file |  |  |

stop 5 -28
$\begin{array}{ll}\text { stop } & 5-28 \\ \text { store } & 5-27 \\ \text { syst }\end{array}$
$\begin{array}{lll}\text { system reset } & 5-28\end{array}$
rotary
A-H functions $5-25$
$\begin{array}{ll}\text { address compare } & 5-16 \\ \text { check control } & 5-21\end{array}$
diagnostic/console file control $5-23,5-24$
$\begin{array}{ll} \\ \text { rate } & 5-21\end{array}$
storage select 5.19
toggle
address compare control 5-26
consiole file register display 5-26
$\begin{array}{ll}\text { interval timer } & \text { 5-2 } \\ \text { lamp test } & 5-26\end{array}$
TOD clock 5-26
symbolic microprogram 4-6
$\begin{array}{lr}\text { sync byte, IFA } & \text { 10-17 } \\ \text { sync jack, IFA } & 10-86\end{array}$
syndrome decoder chart $\quad$ 3-35
system
indicator 5-5
check, indicators 5 -5
control panel 5 -
$\begin{array}{ll}\text { damage } & 12-16 \\ \text { indicators } & 5-5\end{array}$
$\begin{array}{ll}\text { indicators } & 5-5 \\ \text { recovery } & 12-16\end{array}$
$\begin{array}{lr}\text { recovery } & 12-16 \\ \text { reset, key } & 5-28\end{array}$
system/360, system/370 compatibility exceptions 1-14

T
-mode (keyboard test) 7
T-register
TA-register
A-register
$\begin{array}{ll}3210 & 7-16 \\ 3215 & 7.33\end{array}$
$3215 \quad 7.33$
table
EBCDIC for 3210 graphics $7-10$
EBCDIC-tilt/rotate locations 7-11 EBCDIC to tile
F9XX
$7-30$
F9XX character locations 7.30
keyboard-tilt/rotate codes 7.8
keyboard to EBCDIC storage locations 7-11
$32157 \times 7$ matrix codes $\quad 7-28$
TE-register
-register
$3210 \quad 7-17$
$\begin{array}{ll}3210 & 7-17 \\ & 7.33\end{array}$
temporary fix, microprogram 4-88
lest I/O operation, IFA $10-8$
test, indicator 5-5
est select switch, IFA $10-86$
testing

$$
\begin{aligned}
& \text { extended tests } \\
& \text { philosophy } \\
& \text { phe }
\end{aligned}
$$

thermals

sensing and locations 11-29, 11-30
threshold mode 12-5
T1-register
input gating, $3215 \quad 7.35$
$\begin{array}{lll}3210 & 7.18 & \\ \text { rotate codes } & 7.8\end{array}$
time of day clock (see TOD clock)
time of interruption occurrence 12-18
timeout circuit 7-20
timing
charts, IFA
address-mark detection
$\begin{array}{ll}\text { bit ring } & 10-19 \\ \text { clock } & 10-18\end{array}$
$\begin{array}{ll}\text { clock } & 10-18 \\ \text { index } & 10-32\end{array}$
read share $10-28$
search share 10-28
share cycle 10-31
variable frequency osc 10-14
write share 10-2
zeros clocking
unter, PE pulse 7.41
CPU clock (see CPU clock)
I-cycle 2-67
I-cycle branch loop 2-28
TOD clock
TOD cloc
ALD references $2-115$
$\begin{array}{ll}\text { card locations } & 2-115 \\ \text { clock damage } & 12-16\end{array}$
clock setting, sequence $\quad 2-112$
clock update sequence 2-112
enable switch $2-111$
error detection 2-11
H-register
instructions
$2-111$
$2-112$
instructions ${ }^{2-112}$
inval-indicator $2-11$
$\begin{array}{ll}\text { opegation } & 2-111 \\ \text { operatil } & 2-111\end{array}, l$
output assembler 2-114
physical description 2-111
security switch 2-111
$\begin{array}{ll}\text { set clock instruction } & 2-113 \\ \text { store clock }\end{array}$
store chock in
switch
$5-26$
$\begin{array}{lll} & \\ \text { validity indicator } & \text { 2-111 }\end{array}$
TR-register (EXPLS-55) 2-21, 2-62
track format, IFA 10-6
transfer in channel (TIC) $\quad 7.60$
transfer in channel, IFA 10-8
translating from EBCDIC to matrix code $7-29$
translation
215 PR-KB code $7-10$
3215 PR-KB code $7-28$
ddress descriptions 2-41
address list $\quad 2-41$
$\begin{array}{ll}\text { addresses (retry) } & 12-15 \\ \text { controls diagram } & 2-44\end{array}$
CPU high 2-43
$\begin{array}{ll}\text { CPU low } & 2-43 \\ \text { cycles } & 2-40\end{array}$
$\begin{array}{ll}\text { cycles } & 2-40 \\ \text { FA high } & 2-43\end{array}$
$\begin{array}{ll}\text { IFA high } & 2-43 \\ \text { IFA low } & 2-43\end{array}$
machine check 2-42
operation 2-39
retry 2-42
routines, IFA 10-74
$\begin{array}{lll}\text { can/clear } & 2-43 \\ \text { ctore display }\end{array}$
store display
1 -cycle indicator $\begin{array}{ll}1-\mathrm{cycle}, \text { indicator } & 5-6 \\ 2-\mathrm{cycle}, \text { indicator } & 5-6\end{array}$
traps
M -register gating diagram $\quad 2-45,2-46$ retry $12-15$
TRTY 12-1
$\begin{array}{ll}3210 & 7-20 \\ 3215 & 7.33\end{array}$

## U

-register (EXPLS-53) 2-21, 2-60
undervoltage sensing 11-2
nit control words (UCWs) 8
unit control words (UCWs)
A-local sto
A-register display $5-14,5-15$
ddress compare switch 5.18
LU $\quad 2-97$
B-local storage 2-14
-cycle address seneration 5 -10
-cycle address generation and control decode $\quad 2-65$
I-cycles 2-58
local storage 2-12
SDBO pre-asm $\quad 2-9$
storage functional units 3-14
nit exception (status bit 7) 7.6
nsafe indications, IFA 10-87
upper roller, display assembler out 5-8,5-9
usage meters 5-29

## v

$V$-register (EXPLS-51) 2-21, 2-61
$\begin{array}{ll}\text { validity bits, machine-check code } \\ \text { variable frequency osc, IFA } & 10-14\end{array}$
VFO, IFA $10-14$
adjustments $10-14$

| adjustments |  |
| :--- | :--- |
| logic | $10-14$ |

iming 10-14
triger clocking 10-1
voltage, measurement and adjustment 11-31 to 11-33
w

W (warning) 12-18
W-register (EXPLS-52) 2-21, 2-6
wait, indicator $5-5$
warm start facility for OS 12-26
WK-register (EXPLS-7A) 2-2
wM (
move, control
bit definition $4-40$
description 4-38, 4-39
example $4-42,4-43$
registers, setting the
selection (SDBO)
7-43
$\begin{array}{lll}\text { selection (SDBO) } & 2.8 \\ 1 \text { and } 2 \text { register } & 7.33\end{array}$
1 register 7.33
WP (PSW MWP validity) 12-18
write
IFA
CKD command 10-60
clock/data generation $10-20$
$\begin{array}{ll}\text { clock gate } & 10-27 \\ & \\ & \end{array}$
data command $\quad 10-59$
data mini-op 10.38
diagnostic tests $10-92$
full cylinder test 10-9
gap mini-op
gate
$10-27$
gate 10-27
gate logic 10-27
HA command oscillator $10-15$
share request $10-28$
single-track test $10-92$
$\begin{array}{ll}\text { special command } & 10.57\end{array}$
$\begin{array}{cc}\text { peration } & \\ 3210 & 7.23\end{array}$
$3215 \quad 7.36$
tore operation, storage 3-46 write ACR $\quad 7-60$

## Z

Z-register 1-12, 2-98
zeros
clocking chart, IFA $10-16$
clocking, IFA $10-16$
detect logic, IFA $10-14$
detection, IFA VFO 10-14
2312 disk drive $10-4$
2313 disk drive $10-4$
2316 disk pack $10-4$
3318 disk drive $\quad 10-4$
3210
console printer-keyboards, description 7-4
control and data flow 7-15
data and control registers 7.15
keyboard 7-7
$\begin{array}{lll}\text { keyboard codes } & 7.7 \\ \text { keyboard (read) operation } & 7-25\end{array}$
zeros, 3210 (continued)
PR-KB code translation 7-10
PR-KB integrated attachment $\quad 7-14$
printer $\quad 7.8$
write operation $7-2.26$
condensed data flow $7-33$
console printer-keyboard 7-27
$\begin{array}{ll}\text { console printer-keyboard, description } & 7.5\end{array}$
control and data flow $7-34$
$\begin{array}{ll}\text { data and control registers } \\ \text { keyboard } & 7-33\end{array}$
keyboard $7-27$
keyboard operation
$\begin{array}{ll}\text { keyboard operation (read) } & 7.38 \\ \text { PR-KB code translation } & 7-28\end{array}$
PR-KB integrated attachment $7-33$
print magnet firing circuits 7.42
print operation 7-27
printer 7-27
$\begin{array}{ll}\text { TE-register } \\ \text { TT-register } & 7-33\end{array}$
write operation $7-3$
$7 \times 7$ matrix codes, table $\quad 7-28$

## CHAPTER 1. INTRODUCTION



## 3145 PROCESSING UNIT--GENERAL DESCRIPTION

The System/370 Model 145 (3145) is a high-availability genera purpose data processing system that provides reliability, availability, performance, and convenience demanded by both business and scientific users.
This is achieved by

- Using monolithic system technology (MST) circuitry and monolithic storage.
- Providing logout information. Hard copy is available under console switch control. Programming determines whether the logout information is to be written on some I/O device (disk, tape, etc).
- Providing microprogram retry. Certain kinds of machine errors cause a portion of the microprogram to repeat the same function.
- Providing Error Checking and Correction (ECC). Correction circuitry for both main and control storage automatically corrects single-bit failures. Detects double-bit failures.
Using extensive internal checking
 and the switches used during check-out and maintenance of the system. This console contains roll bars so that you can Details concerning the console and its use are in Chapter 5.

ALTER/DISPLAY functions are manually initiated at the console printer-keyboard through an integrated attachment. rinter provides hard copy (printed copy) of the altered and Details concerning this integred attachment are in Chapter 7.

The POWER FRAME for the 3145 contains a motor generator set that converts the $50-\mathrm{Hz}$ or $60-\mathrm{Hz}$ input supply to $400-\mathrm{Hz}$ output for use in the logic and storage. Details are in Chapter 11

CONSOLE FILE (23FD) through an integrated attachment is used to load control storage with either the 3145 microprogram for customer operations or with the microdiagnostic you us engaged with Customer Involvement of failures. Details concerning this integrated attachment are covered in Chapter 6.

The CENTRAL PROCESSING UNIT (CPU) contains from 112 K to 256 K bytes of main storage, plus 32 K for control storage. The CPU contains all the elements necessary to decode and execute the System/370 instruction set and, optionally those in the hardware compatibility features required by the 1401/ 440/1460 and 1410/7010 emulator programs.
All CPU and channel operations are controlled by the microprogram contained in control storage loaded from th onsole file.
The CPU and channel operations are controlled by the microprogram contained in control storage loaded from the console file.
The CPU has several cycle times: 202.5, 247.5, 292.5, and 315 nanoseconds. Instruction times are composed from combinations of all of them
The 3145 is known as a word machine because four bytes one word) are selected to be operated on each time storage is bytes wide (doubleword)



CONSOLE FILE (23FD) is the unit that does the Initial Microprogram Load (IMPL). Removable disks are provided for each microprogram to be loaded into control storage.
An IMPL occurs automatically when system power is applied
Also, after power is up, an IMPL can be initiated by using the
, When the microprogram is
loaded, the power to the console file is turned off.
The removable disks shipped with each CPU ar

- 370 Microprogram (two identical disks)
- BAS Basic diagnostic
- EX1 Extended diagnostic
- EX2 Extended diagnostic
- STF System Test File (ASCP)
- SAO IFA Feature Test
- CE Disk


## FEATURES

## Standard Features

3145 Processing Unit (with main power frame)
112 K Bytes minimum main-storage configuration with Error
Checking and Correction (ECC) 384K, 512K
32 K Bytes of control storage (with ECC)
Audible alarm
Byte-multiplexer channe
Byte-oriented operand
Channel retry information
Command retry
Console file
Extended channel logout
Extended external masking
Extended I/O masking
nterval time
Limited channel logout
Machine-check handling
OS/DOS Compatibility
OS/DOS Compatibility
Selector channel 1 if the integrated file adapter (IFA) is not
installed or selector channel 2 if IFA is installed
torage protection (store and fetch) Time-of-day clock


## System $/ 370$ commercial instruction set, which includes the

 System $/ 370$ commercial instruction set, which includes theSystem $/ 360$ commercial instruction set, modified instructio formats for start $1 / \mathrm{O}$ and halt $\mathrm{I} / \mathrm{O}$, and these enhancement instructions:
Compare logical characters under mask
Compare logical long
Insert characters under mask
Load control
Move long
Set clock
Shift and round decimal
Start I/O fast release (executed as start I/O on the Model 145) Store channel ID
Store characters under mask
Store clock
Store CPU ID
Store control
see Appendix A
For details of the instructions refer to the System/370
Principle of Operation (GA22.7000)

## Optional Features

Automatic correction of all single-bit main-storage errors, and detection of double-bit errors. This is done through the use of a new internal storage code instead of byte parity.

ECC minimizes the effect of the majority of intermittent memory failures that could cause a machine check. It also allows maintenance to be deferred on solid single-bit errors.

Intermittent double-bit errors may also be corrected by ECC The error-correction hardware reads out the offending storage position multiple times. Thus, if an intermittent error exists, the chances are that during one of the retries one of the bits error will correctitseff. The other bit in error then can be corrected as a single-bit error.

This feature makes it unnecessary to align operands of non privileged operations on halfword or doubleword boundaries as with current System/360. It affects storage references made by ats and applies to fixed-point, floating point, and logical operations.

It does not apply to the following:
Instruction addresse
Branch addresses
Subject of an execute instruction
Any privileged instruction such as

## Load PSW

Set and insert storage key

Significant performance degradation is possible when this feature is used. To assure optimum performance, storage operands should be aligned on integral boundaries, and use of this feature should be reserved for exceptional cases.

Additional byte-multiplexer-channel subchannels (Note 1) Block-multiplexer channels (up to four) (Note 2) Channel-to-channel adapter (same as System/360) Direct control (with external interrupt) same as $\mathrm{S} / 360$ Extended precision floating-point feature Integrated file adapter (IFA) (Note 3)
Selector channels 2, 3, and 4 (without IFA) or selector channel 3 (with IFA) (Note 3)
Word buffer (Note 4)
1401/1460, 1440 Emulation (Note 5)
1401/1460, 1440 and 1410/7010 Emulation (Note 5) 3210 Console Printer-Keyboard Modet 1 (Note 6 3210 Console Printer-Keyboard Model 2 (Note 6) 215 Console Printerkeyboard Model (Note 3345 Main Storage Frame Model (Note 7 ) 3346 Main Storage Frame Model 1 (Note 7)
Note 1: The byte-multiplexer channel has 16 subchannels that address up to 136 I/O devices (eight shared UCWs can address up to 16 devices each; eight unshared UCWs can address one device each). Up to eight control units can be attached. Configurations with $32,64,128$, or 256 subchannels are available.
Note 2: A block-multiplexer channel can be ordered to modify any selector channel. Block-multiplexer channels cannot be ordered for selector channels 1 and 4 when the integrated file adapter is installed.

Note 3: The integrated file adapter, and selector channels 1 and 4, are mutually exclusive. When IFA is attached, selector channel 2 becomes standard. Selector channel 3 is optional. Each selector channel address up to 256 I/O devices. Up to eight control units can be attached
Note 4: The word buffer feature is installed on all selector- or block-multiplexer channels, or none. The work buffer feature is not available for the integrated file adapter feature.
Note 5: This is a microprogram-controlled feature that allows 1401/1440/1460 or 1410/7010 object programs to be run on the Model 145 without change.
Emulators will run under DOS or OS. These emulators will run in a multiprogramming environment and allow integrated and System/370 data sets to coexist.
The emulators do not require dedicated devices.
Note 6: The 3210 Model 1 and the 3215 are mutually exclusive: one is required. The 3210 Model 2 can be used as an auxiliary printer-keyboard (except for alter/display functions).
Note 7: Main storage above 256 K bytes is contained in the 3345 Main Storage Frame Model 1 ( 128 K additional bytes of 384 K bytes total) or the 3346 Main Storage Frame Model 1 ( 256 K additional bytes for 512 K total). When either of these units is included, it contains the low-order storage addresses. The 3046 Power Unit is required for the 3345 or 3346 Main Storage Frame.

## ans concerning the control word are in Chapter

- All functions performed by the 3145 are controlled by a microprogram.
- Before any processing may begin, the microprogram must be loaded into the control-storage area. 【J
- The microprogram is loaded into control storage from a disk that is read by the console file.
- This loading process is called Initial Microprogram Program Load (IMPL).
- The microprogram is composed of microroutines of varying sizes, each having a specific task to perform.
- The microprogram handles the processing of the instructions and data that are read into the main-storage area
- Channel operations and the operations of the integrated devices are also handled by the microprogram.
- Each microroutine is composed of bit-significant control words that handle particular functions that result in the execution of the specified task of the microroutine.


## CONTROL WORD READOUT

Before a control word can perform any of its functions, it must be set into the four-byte control register (C-Reg). C The outputs of the C-Reg activate circuitry that causes the execution of specified data-flow functions.
Control words are normally read from control storage and set into the C-Reg. However, control words can be set into the C-Reg directly from the console file, and certain control-wor bit combinations may be forced into the C-Reg by circuitry. Assume 1.
out of control storage and gated out on the Storage Data Bus Out (SDBO). $\mathbf{K}$
2. Portions of the control words are gated from the SDBO to either the local storage control assembler $\mathbf{\Delta}$ or the external control assembler $\mathbf{A}$. This is done to set up source addresses for these facilities early in the cycle.
3. The control words are gated into the control register (C-Reg) $\mathbf{C}$, where they are decoded. Decoding the control words brings up control and addressing lines that access and execute the programs located in main storage.


## INSTRUCTION/DATA READOUT

When a control word performs a read operation on main storage, either instructions or data is accessed. All read operations, for control or main storage, result in a double-
Assume that a control word is performing a read operation on main storage;
. The doubleword from main storage is gated out on the SDBO $\mathbb{X}$ to the SDBO pre-assembly latches $\mathbf{B}$
2. The odd or even address word, of the doubleword, is selected and gated to the SDBO assembler.
3. If the word selected is a data word, it is gated to local storage D or some external facility $\mathbf{I}$.
4. If the word is an instruction, it is gated to the 1 -buffers $\boldsymbol{G}$ expanded local storage $\mathbf{F}$, and in some cases to the address adjustment circuits 田

## CONTROL WORD FUNCTIONS

The control words and their high-level functions are: Details concerning control words are in Chapter 4.

## Branch and Module Switch

Functions:
Branch

- Module switc

Destine data to the $\mathrm{S}, \mathrm{T}$, or L registers

## Branch Word

Function

- Branch
- Module switch (special function)
- Set/reset bits in local storage or external registers


## Branch and Link or Return

Functions: Branch and link

- Store $\mathrm{S}, \mathrm{P}, \mathrm{N} 2, \mathrm{~N} 3$ into a link register
- Set P with a value, or, module switch
- Branch

Functions: Return

- Restore S, P, N2, N
- Reset H -register bits
- Alter the link address in some cases


## Word Move

- Move a full word or selected bytes from one local storage/external location to another.
- Branch


## Arithmetic Word

Functions: Type 10:

- Perform a variety of arithmetic and logical operations.
- Operate on fullwords for arithmetic or shifting operations.

Function: Type 11

- Operates on bytes only
- Exclusive OR, or, true ADD only
- A-register input crossing provided


Storage Word
Functions:

- Read data from or store data into:

Local storage
Main storage
External register
Storage protect stack

- Branch

The facing page illustrates the overall data flow for the 3145 CPU .
This section provides you with a brief description of the 3145
functional units illustrated in the data flow.
The number of bits entering or leaving a function or register are identified either by the weight (thickness) of the line (see the legend block at the lower center of the overall data flow) or by placing the number of bits in the flow line.
This is a high-level data flow of the 3145 CPU . The genera layout is such that you can easily reference from any area of layout is such that you can easily reference from any area of flow.
this high-level data flow to the same area of the overall data flow.

Local Storage
(Chapter 2)

- Local storage $A$ and $B$ are identical monolithic stacks of 64
words each
- Both stacks contain the same information at the corresponding address.
- The microprogram uses the local storage as a buffer between main storage and the CPU hardware.

Main and Control Storage
(Chapter 3)

- Contains the main-storage area and the control-storage area
- Control storage is located in the high-address range
- Monolithic circuitry provides nondestructive readout.
- Contains the ECC feature, which detects double-bit errors and corrects single-bit errors.



## SPTL

(Chapter 2)

- Special external register
- Composed of four byte registers: S, P, T, and L.
- S-register holds the status of arithmetic and logical results controls some hardware functions.
- P-register is the base address register for local storage and external address formation
- T-register is used with special branch functions, shifting,
storing, and indirect byte addressing of local storage
- L-register is used with P high bits to form indirect local-storage word addresses.
- $S, T$, and $L$ can be used as general registers.

OVERALL DATA FLOW


STORAGE Details concerning storage are in Chapter 3.
Storage for the Model 145 is implemented by monolithic technology. It is based on bipolar, semiconductor storage cells with nondestructive read capabilities. Unlike magnetic core storage, the content of storage is lost when power is turned off.
The main advantages of semiconductor storage are:

- price/performance
- reliability and serviceability (a storage card can easily be replaced).


## STORAGE STRUCTURE

Monolithic: All 145 storage (local, control, and main) is implemented using monolithic technology.

## MAIN STORAGE

There are four models of the 145 processor with six storagesize options.

| Model | Main Store |
| :--- | :---: |
| FED | 112 K |
| GE | 160 K |
| GFD | 208 K |
| H | 256 K |
| H with 3345 Model 1 | 384 K |
| H with 3345 Model 2 | 512 K |

Data-Transfer Times
Storage data path width is eight bytes. The CPU will fetch a doubleword in 540 nanoseconds. It stores one word in 607.5 nanoseconds. (This involves fetching eight bytes, updating four of them, resetting the ECC, and storing back).

## CONTROL STORAGE (CS

The amount of control storage required is dependent upon features in the system.

Basic system microcode contains:
Standard instructions
Standard features
Patch area and routine
and requires 26,000 bytes of CS.
Additional storage required for: Byte and block MPX UCWs Selector-channel support
Block MPX feature
Console support
Integrated file adapter
14XX/7010/DOS emulators


Floating-point arithmetic
Direct control
Sample requirements
CS is assigned in the high-order range of available storage
For example: $\quad 112 \mathrm{~K}$ Model 145
$\begin{array}{ll} & \text { Amount } \text { Address Range } \\ \text { Main Storage } & 112 \mathrm{~K}\end{array}$

Instructions accessing control storage cause address checks; attempting to access a control word from main storage causes a machine check. This is checked by comparing the address to setting of the address check boundary register. The ACB register is part of the external facility.

## Reloadable Control Storage (RCS)-Advantages

- Amount of control storage needed to minimized by recording a console-file cartridge for each customer according to the features he orders.
- Engineering changes can be easily effected
- One storage system (single addressing design, circuits, data flow) allow greater serviceability.
- Functions implemented through RCS can be easily extended.


## Speed

Fetch cycle: 540 ns, 8 byte

## RCS Size

32 K bytes is the minimum. RCS may be expanded in increments of up to 64 K at the expense of main storage.

The location of the RCS/main storage boundary is established by microcode at IMPL time.

- Addresses main and control storages
- Composed of M1, M2, and M3, which provides a 20 -bit (plus three parity bits) storage address.
- M1, M2, and M3 address both main and control storages. Storage is read out on a doubleword boundary and stored on a word boundary


## N-REGISTER C-

- Composed of N2 and N3
- Backup register for control-storage addressing
- N 2 is set with the same information as M2 and is changed only when the control word being executed performs a module-switch functions.
- N3 is set with the same information as M3.
- N is not changed when a trap occurs.

When a trap occurs, the $M$-register is set to the trap address. The trap routine stores the contents of N (the N -Reg contains the next address that would have been used had he trap not occurred). At the end of the trap routine, $M$ d sequetored to their original value so hat the contor trap.

## MB-REGISTER C

- Composed of MB2, MB3
- Set with the control-word address in M2, and M3 from M2 BFR and M3 BFR.
When the CPU clock is stopped, MB contains the address o the last word executed.
- Its output is available to the retry and backup circuits as well as the external assembler.
Details concerning the preceding registers are covered in Chapter two.
Details concerning the items on this page are in Chapter 2 except for Storage Protection, which is in Chapter 3.


## STORAGE PROTECTION D

The storage-protect unit has a $64 \times 8$ protection stack that applies to main storage locations (in sequential block of 048 bytes) zero through 131,072 . Additional stacks are provided in the CPU when main-storage capacity exceeds provided in the
131,072 bytes.
Storage-protect circuits prevent the accessing of protected areas during either store or fetch operations. To protect specific areas of storage, key bits are first stored in the array of

the storage-protect circuit by a write-key operation. During a subsequent store or fetch operation, one of the prestored keys is accessed and compared with the key provided by the user. ff the keys match, access to data storage is granted; if not, access is denied.

## C-REGISTER B

The purpose of the C-register is to decode the control of CPU functions. Once the control word has been read out of control storage and gated to the C -register, it is decoded to determine:
Word type
CPU function

- CPU clock cycle and length

The C-register is set through the secondary control assembler aring certain operations; for example, manually setting a control word from the switches on the console.

## storage data bus-out Assembler

- The Storage Data Bus-Out (SDBO) preassembler receives a doubleword of data from main storage.
- The output of the SDBO preassembler is gated to provide word, halfword, or byte selection.
- The SDBO assembler receives inputs from the SDBO preassembler, the storage-protect stack and the D-register. rovides an output that is used as data for external bus-in (EBI) and local storage.

A- AND B-REGISTERS $\boldsymbol{A}$ Details concerning the items on this page are in Chapter 2. The $A$ - and $B$-registers, each with fullword capacity, provide the primary data inputs to the ALUs.
The B -register also feeds the M -register during address setup:

- In the first cycle of a storage word, or

During a return function in which the return address is taken from local storage or an external facility.

## ARITHMETIC AND LOGIC UNITS (ALUs) B

Two one-byte ALUs are provided: ALU2 and ALU3. The following operations can be performed by the ALUs in one CPU cycle.

- Binary addition, true or complement, of up to two fullword operands. Two halfword additions are performed to achieve the fullword add. Binary halfword addition is achieved by inputing the two low-order operand bytes of each halfword into ALU3, and two high-order operand bytes of word into ALU2.
- Logical operation on two 1-byte operands. The operation can be AND, OR, or Exclusive OR.
- One-byte packed-decimal addition (true or complement).
- Operations and microprogram symbols are

Symbol Operation

| , A, | AND |
| :--- | :--- |
| OR, | OR |

,OE, Exclusive O
$+\quad$ True ADD
Complement ADD
Decimal ADD
Complement AND


## SPTL--SPECIAL EXTERNAL WORD E

- Addressed directly by control-word bits.
- Has special data patch to $A$ - and $B$-register inputs.
- Only external that can be used as a B -source.
- Only facility that is destined in the same cycle.
- Composed of four one-byte registers: S, P, T, and L.
$S$-Register: holds the status of arithmetic and logical results; controls some arithmetic functions.
-Register: base address register for local storage and external addressing.
-Register: used in conjunction with special branch functions, shifting, storing, and indirect-byte addressing.
L-Register: used in conjunction with P-high bits to form indirect local-storage addresses.


## H-REGISTER E

The setting of the latches in the H -register are used to determine he priority of traps. The bits are set during trap 2 cycle and revent traps of lower priority from occurring. Detailed information is in Chapter 12.

## BACKUP AND RETRY EXTERNAL REGISTER G

o allow recovery from certain kinds of errors, hardware gisters (externals) are provided. The backup registers are set risters are set to the cycle prior to the conrently bing registers are set to the cycle prior to the one currently being

## FLUSH-THROUGH CHECK H

ata routed to local storage, as the result of some control-word operation, other than a storage word read, is gated from the D egister through the SDBO assembler $\mathbb{1}$ to local storage. The data Check (FTC) latches and is matched to the flush-Through $D$-register. If the match is matched to the data routed from the register. I he mateh is mol, The facilities from the D-register.

LOCAL STORAGE Detail concerning the items on this page are found in Chapter 2 .

- Local storage $A$ and $B$ are identical monolithic stacks of 64 words each.
- Both stacks contain the same information at the corresponding address. This enables checking to ensure that data being operated on is correct.
- The microprogram uses the local-storage area as a buffer between main storage and the CPU hardware.
- Addresses are formed with combinations of bits from the control word, P-register, L-register, T-register, forced, and console file command register.
- Access time is 24 nanoseconds.


## EXTERNAL FACILITIES B

- External facilities are composed of registers, buses, status lines, and other circuitry that form the communications line between the microprogram and:

Channels
Documentary console
Checking facilities
Retry circuits
Integrated file adapter Features

- Addresses are formed from: control words, console-file data, selector-channel circuits, console switches, retry information and local-storage address data.
- Data from the externals enters the data flow through the external assembler to the A-Reg.
- Data to the externals is gated through the SDBO assembler on the external bus in (EBI).


## EXPANDED LOCAL STORAGE C.

The expanded local storage (EXPLS) registers are hardware registers addressed as though they are local-storage (LS) registers. EXPLS operates similar to the external facilities; however, he ouput is routed to the A - and B -registers simila

## I-CYCLE CONTROLS D

Hardware used to improve the CPU performance for System/360 and System/370 instructions by reducing the time during 1-Phase of instruction processing.

## I-BUFFERS

The 1 -buffers consist of three 1 -word registers and are used to hold the present instruction plus the next doubleword of the instruction stream in most cases.

## ADDRESS ADJUST F

The address-adjust logic is used by the OS/DOS compatibility feature. This feature provides the necessary logic for execution of a DOS supervisor and DOS programs under control of the OS supervisor in any main-storage location.

## A- AND b-LOCAL STORE COMPARE G

Data stored in local storage is located at the corresponding address in both local-storage stacks. The data is read from both stacks and compared. If the data does not compare, an error condition is set. Note that the output of expanded local storage is routed along the same path but is not compared.


## ERROR HANDLING

application－program errors occur（such as illogical action
equests），the operating system attempts to handle the exception
and provide any necessary operator messages．
If a failure occurs within the CPU or an I／O unit，provisions are made to retry the failing operation．Error－logout facilities are保porated into the system to record any such failures．（This
for error retry and error logging．）
Microprogram instruction retry，limited and extended channe ogout，storage validation（Error Checking and Correction－ECC） for program and control storage，and other error－detection and handling provisions are standarc．

## MICROPROGRAM INSTRUCTION RETRY

The ability to recover from most intermittent failures is provided by retry techniques．CPU retry is done by microprogram routine hat save the source data before it is altered by the operation

When an error is detected，a microprogram routine returns the CPU to the beginning of the operation（or to a point during the operation that was executed correctly），and the operation is repeated．For a detailed description of microprogram instruction retry，refer to＂Chapter 12，Error Handling＂

## ERROR CHECKING AND CORRECTION（ECC

rror checking and correction circuitry for program and control torage automatically corrects single－bit errors．Automatic etection of double－bit errors is also provided．For a detailed description of ECC circuits，refer to＂Chapter 3，Main and Control Storages＂．For a description of handling ECC errors， refer to＂Chapter 12，Error Handling＂．

## COMPATIBILITY BETWEEN THE 3145，OTHER

 SYSTEM／370 MODELS，AND SYSTEM／360Within the storage capacity，internal and input／output channel rocessing rates，and type of input／output devices that can be tached，compatibility is maintained with other System／370 and System／360 models，with the foilowing exceptions；
ne－dependent data（for example
machine logouts）
Programs using the ASCII bit（PSW bit 12）．
rograms that depend upon features or I／O devices that are not implemented on this system（such as special instructions for the System／360 Model 44）
Programs that depend upon validity of data after the system power has been turned off and restored．
rograms written for other System／370 or System／360 models that contain the following conditions or requirements should be evaluated on an individual basis to ensure proper operation．

Time－dependent program
Programs written to cause deliberate program checks．
Programs that use storage locations between address 128 （decimal）and 704 （decimal）after a diagnostic logout into program storage．However，such programs may be executed：
a．if the check－control switch is set to STOP AFTER LOG position．In this case，processing stops after the diagnostic logout into main storage takes place． b．if main－storage locations that are overlaid by the diagnostic logout are restored with the program require ments before an IPL and program restart．
Any attempt to continue processing after a diagnostic logout main storage without restoring the program information to

## CHANNEL RETRY

This feature has been implemented to ensure that most failing channel operations can be retried by error－handling routines． Both a limited and an extended channel logout are implemented When a channel error or a CPU error associated with a channel operation occurs，the channel status word（CSW）and an extended area during the $1 / \mathrm{O}$ interrupt．The ECSW or limited channel log－ out data provides additional，more exacting status information about the channel failure．This data is formatted by the chann check handler routine and passed to a device－dependent error

ation as to：
Which unit detected the erro
Which unt caused he error
Cumssul remies
Validity flags
Retry code－how far has the instruction progressed in
execution

## COMMAND RETRY

Command retry is a control－unit－initiated procedure between the channel and the control unit．（Not all control units have this retries is，No retries is device－dependent．
he logout area will have unpredictable results．
The 705 －byte extent（the permanently assigned main－storage cations）can be reduced to 512 bytes by moving the 192 bytes between locations 512 and 704）into another main－storage are

## CONTROL REGISTERS

The control registers may be thought of as extensions to the program status word（PSW）．These control registers are part of some of the additional or expanded functions．
Masking of the timer interrupt and external interrupt in
control register 0 ．
Machine－check subclasses masked through bits set in control register 14.

信 egister 15
Details of the control register used by the 3145 are in Chapter 12.

## PROGRAM STATUS WORD CHANGES

Bit 7：External Mask bit is now a summary bit with control egister one containing the individual mask bits．
位 12．is now reserved and must be zero．ASCII code is removed．
Bit 6：is the mask bit for channels 6 and over．
it 13 Hard Stop Bit：is now a summary bit．Control register 4 contains mask bits for subclasses of machine checks．

The standard interface for System/370 has all the lines used on the System/360 standard interface, plus several additional lines. The additional lines used by the 3145 are identified on this page. Detail explanations of how these lines are used are in Chapter 8.

## DATA-IN

During read and sense operations, Data-In rises when data is available on Bus-In. During write and control operations, Data-In indicates that the control unit is ready to receive data.
Data-In indicates to the channel that data on Bus-Out was accepted by the control unit or that the control unit provided the requested data on Bus-In. the requested data on Bus-n. only.

DISCONNECT-IN
Disconnect-In provides control units with the ability to aler the system of a malfunction that is preventing the control unit from signaling properly over the $\mathrm{I} / \mathrm{O}$ interface. An example of this condition may be a microcoded control unit communicating with the channel at the time a read-only storage (ROS) error is detected. Such a control unit may be nable to complete an interface sequence properly.
Disconnect in' can be rased sy a is anit, only when
in' up). When 'disconnect in' is used during a polling in up). When disconnect in is used during a poling 'address in' has been raised with the unit address on 'bus in' before raising 'disconnect in'.
The channel in response to 'disconnect in' performs a selective reset.
This line allows the I/O error alert feature to operate


## MARK O-IN

When the command being executed encounters a condition requiring retry, the control unit indicates it by raising 'mark 0 in' and 'status in' while presenting 'unit check' and status modifier' ('retry status') together with 'channel end (meaning that the control unit or the device is not yet ready to retry the command), or with channel end and device and' (meaning that the control unit and device are prepared for 'med with 'chat end', is presented later, when the control unit is ready to retry the command.
The channel acknowledges the occurrence of command etry by accepting the status byte containing retry status and indicating chaining. If 'device end' accompanies channel end', 'mark 0 in', and retry status, the channel immediately initiates a normal, chained initial-selection sequence, reissuing the previous command. If only 'channel end' and 'mark 0 in' accompany the retry status, the retry is not immediately performed.
Rather, when the 'device end' or 'device end' with 'status modifier' is presented to the channel, it is accepted with chaining indicated and a normal reselection occurs to reissue the previous command; or, in the case of 'device end' with 'status modifier', the CCW following the previous command. A channel indicates refusal to perform a command retry accepting the staus byte contaning rerry stand ndicating chaining or by stacked byte is treated as any stacked status.

## DATA-OUT

Data-out indicates to a control unit that data on bus-in was accepted by the channel or that the channel provided he requested data on bus-out.
Data-out is effective with selector/block-multiplexe channels only.

The Model 145 has two types of channels available:
Byte Multiplexer

- Selector

The selector channel optionally may have the blockmultiplexer feature attached.
Channels on the Model 145 are integrated in the CPU and share CPU cycles for I/O operations.

## STANDARD FEATURES

- Byte multiplexer channel
- Selector channel 1 (2 if the IFA is present)
- Channel retry


## OPTIONAL FEATURES

- Selector channels 2-4 (selector channel 3 if IFA is present).
- Block-multiplexer feature (no charge).
- Integrated File Adapter for 2319 DSF. (Displaces Channels 1 and 4.)
- Channel-to-Channel Adapter


## BYTE-MULTIPLEXER CHANNEL

Functionally equivalent to the System/360 multiplexer channel.
Data transfer is on a byte basis only.
UCWs (Unit Control Words) are provided for subchannels in control storage. Each UCW is contained in four words (16 bytes).

- UCWs provide a place to store channel register data between data transfers, thus allowing multiplexing of data.
- A maximum of 256 subchannets is available on the Model 145.
- 16 UCWs are standard on the Model 145.

A shared UCW can be shared by up to 16 devices, of which only one can operate at a time
A non-shared UCW can be used by one device only.
Thus, with 16 UCWs, if 8 are shared and 8 non-shared, a total of $136 \mathrm{I} / \mathrm{O}$ devices can be attached.
Up to eight control units can be attached per channel.

- Configurations of $32,64,128$, or 256 subchannels are available. The number of subchannels must be specified so that the proper amount of control storage may be allocated and written on the console file.



## Data Rate

- Aggregate data rate in byte mode is 50 kb . Note that the selector channels and IFA (Integrated File Adapter) can interfere with the byte multiplexer channel.
- Burst mode data rate is 180 kb .


## SELECTOR CHANNELS

The 3145 has one selector channel as standard. Up to three more may be attached as an optional feature. DASD devices without command retry feature should not be attached to channel 4.

- Functionally equivalent to the System/360 selector channel.
- If the IFA (Integrated File Adapter) is installed, only channels 2 and 3 may be installed.

Data Transfer
Data is transferred one byte at a time unless the optional word buffer feature is installed on the channel.

- A four-byte buffer is provided for each channel if the feature is installed.
- The word buffer feature allows fewer accesses to main storage to be made while transferring data from the selector channels and increases channel data rates.
- A one-byte operation requires 585 nanoseconds; a onebyte fetch operation requires 517.5 nanoseconds. The word buffer feature allows four bytes to be transferred rather than one.
- The word buffer is required if the 2305 is to be attached. It is recommended if the 3330 is to be attached.


## Data Rates

- Single Channel

$$
\text { without word buffer } .9 \mathrm{mb}
$$ with word buffer $\quad 1.5 \mathrm{mb}$

- Aggregate data rate without word buffer 1.9 mb 5.3 mb


## BLOCK MULTIPLEXER FEATURE

The block multiplexer feature may be installed on the selector channels as an optional feature at no charge.
It is required if the 3330 and 2305 are to be attached.
The selector channel operates as a block-multiplexer channel when the mode bit in the control register is set ON.
A maximum of 512 UCW is provided when the blockmultiplexer feature is installed. These provide a pool that may
be assigned to devices. Each UCW is contained in two words.

- UCWs may be shared or non-shared
- UCWs are contained in control storage
- Shared UCWs must be determined and assisgned device addresses.
- Non-shared UCWs are dynamically assigned to devices a start I/O time in blocks of eight. If no UCWs are available, not-operational-condition code is returned
- UCWs are provided in control storage in increments of 16 UCWs, each increment containing two groups of 8 UCWs.

Upon receipt of a signal from the previously disconnected device indicating that it is ready to use the channel data path again, the channel restarts the appropriate channe program.
The process is repeated for all active devices until each one is completely serviced
If a channel is busy when a device reconnection is requested, the device must wait until the channel becomes available.
To facilitate channel scheduling, a new channel available interrupt has been defined for the block-multiplexer channel.
At disconnect time for a channel program, the channel is available for the resumption of an uncompleted channel program or the initiation of a new one. A channel available issued previously while the channel was busy.

## Block Multiplexing

lock multiplexing allows the channel to disconnect a device a channel-end time. During the interval between channel end and device end, another device on the channel could be started or could complete data transfer for a previously started operation. Thus, a block-multiplexer channel can multiplex blocks of data from different devices giving a much greater effective data rate than a selector channel.
Block multiplexing occurs only if a control unit presents hannel end and not device end during command chaining, and the channel is in block MPX mode
The block-multiplexer channel can operate as regular selector System/360 channel programs can run unchanged.

## Block-Multiplexer Operation

Because the channel is busy only during the time when data is actually being transferred, several channel programs can be executed concurrently by sharing the channel hardware. This could be called "Channel Multiprogramming.
The sequence of events in channel multiprogramming is:
A channel program controlling a device is started by the channel and remains active until the device signals that it has no need for the channel path at that stage of its operation
The channel disconnects the channel program and stores all information needed to restart the program in UCWs that are in control storage.
The channel can start another channel program at this point if one is ready.

The IFA control-unit operation is initiated as a channel operation using the I/O instructions and channel commands. Primary control information for the file operation is stored in the CPU. Operating commands are processed by microprograms stored in the CPU. The microprogram starts the operation by developing the appropriate information for a portion of the sequence and issues a mini-op to the control-unit hardware. While the hardware is performing the mini-op, the microprogram stores a link address and returns to CPU operation. When the hardware finishes that portion of the sequence, it requests a trap to return to the microprogram link address to continue the operation. An operation may require several of complete a command.

Data movement during the hardware control period is per formed by requesting a selector-channel share cycle for each byte The CPU or other channel operations have use of the CPU hardware and microprogram for other operations when time is not required by the IFA controls either for setup or data transfer. The file operation should never overrun during normal operation because of the assigned priorities. Details on the IFA are in Chapter 10

## CHAPTER 2.FUNCTIONAL UNITS



| D-Register | 2-99 |
| :---: | :---: |
| D-Register and Flush Through-Check (FTC) Register | 2-100 |
| Control (C) Register and CPU Clock | 2-102 |
| C-Register | 02 |
| CPU Clock and Timing | 2-103 |
| Oscillator. | 03 |
| CPU Clock | 2-103 |
| CPU Clock Checks and Adjustments | 2-104 |
| M, N, and MB Registers | $2 \cdot 106$ |
| M-Register | 2-106 |
| Setting M-Register For Main-Storage Addressing . | 2-107 |
| $N$-Register | 2-107 |
| MB-Register | 2-107 |
| Buffer Registers | 2-107 |
| M -, N-, and MB-Registers Branch Circuits | 2-111 |
| Secondary Control Assembler | 2-109 |
| Standard Features. | $2-11$ |
| Time of Day (TOD) Clock | $2 \cdot 14$ |
| Physical Description | 2-111 |
| Clock Security Switch (TOD CLK) | 2-111 |
| Clock Validity Indicator (TOD CLK INVAL) | $2 \cdot 111$ |
| Error Detection | 2-112 |
| Clock Setting Sequence | 2-112 |
| TOD Clock Update Sequence |  |
| TOD Clock Output Assembler | 2-114 |
| TOD Circuit Card Locations and Reglated Logic |  |
| Interval Timer. | 2-116 |
| Description | 2-116 |
| Interval Timer Switch | 2-116 |
| Soft Machine Check Interrupt |  |
| OS DOS Compatibility | 2-117 |
| OS DOS Functional Units |  |
|  |  |

```
REMEMBER
There is a Reader's Comment Form
There is a Reader's Comment 
```

The SPTL word is a special external register that has a word address of 04 .

- Addressed directly by control-word bits.
- Has special data path to $A$ - and $B$-register inputs.
- Only external that can be used as a $B$-source.
- Only facility (other than the H -Reg) that is destined in the same cycle.
- Composed of four byte registers: S, P, T, and L.


NOTE: For details concerning how SPTL affects control-word operations and addressing, see Chapter 4.

## S-REGISTER



- May be used as a working register
$S$-register bits are used primarily to indicate the results of ALU operations or to specify how certain ALU operations are to be performed.
Branch fields in the control words can be set to specify branch testing of S-register bits. The results of the branch testing are use o determine a portion of the next contro-word address. Therefore, a For what fill program routines.

1. A control word specifying an ALU operation calls out set/ reset of specific S-register bits, depending upon the ALU result.
A subsequent control word specifies branching on the same S-register bits.
Ste: If the register is sat with a control word and this same ontrol word is branching on S -bits, the branch test is made on previous S -register setting and not on the result of the current ontrol-word operation.
2. The control word branched-to continues the microprogram sequence required by the ALU result.
The S-register can also be used as a general-purpose data egister. For example, a control word can cause the S-register to be loaded with a byte for use in operations with subsequent ontrol-word operations such that none of the following descriptions apply. Such use of the S-register is determined by the icroprogrammer. The following listed S.register bit functions are not automatically performed. Any function must be explicitly specified in the control word for which the function is desired.
Note: There are duplicate S-registers designated S -register $A$ - and $B$ - respectively. The data from S-register B is displayable, and is gated to the A -register and B -register

The setting of SO determines whether a true or complement add is to be performed in the ALU(s) when either a binary or decima add is specified by the control word.

## SO Value Specifies <br> 0 <br> True add <br> True add

The true/complement circuitry affects only the B-input (from the B -register or the K -assembler) to the $\mathrm{ALU}(\mathrm{s})$. The A -register nput is always presented to the ALU(s) in true form, regardles of the value of SO .
In arithmetic word (type 10) shift operations, the value of $S O$ is hifted into the four high bits of the result word (shifted right) The its (4-7) shifter specifies (SR4, S0 word byte 3 are set int -register bits 0 through 3 respectively.

S1

1. In decimal operations, S 1 is set to $\mathbf{1}$ if an invalid decimal digit is detected in the A or B inputs to the ALU. S1 is not changed If the decimal digits are all valid. An invalid decimal digit is greater than 1001 (binary). The test on the inputs is made before the original decimal data is binarily added in ALU3; no such test is made on decimal data when it is being sent to ALU3 on a $\pm 6$ correction cycle.
In order for S1 to function in this manner, the arithmetic control word (type 10) must specify both decimal addition (C, D+-, C), and the S 12 status set.
2. In binary operations, S 1 is set to the value of the carry-out of:
a. Bit 1 in single-type ALU operations,
b. Bit 1 of byte 0 in fullword ALU operations.

The control word must specify the S 12 status set, along with the appropriate binary ALU operation, in order for S1 to function in either of these two ways.
. byte 3 ) is not zero. (Z0) If the Z -bus is zero, S 2 is not hanged from its prior setting. The arithmetic control word calling
for the byte operation must specify the S12 status set in order for the S 2 bit to function in this manner.
In full word binary operations, S2 is set to 1 if the entire 32 bit result is nonzero. S 2 is not changed if the 32 -bit result is zero. A status set of S 12 must be specified in the arithmetic control word (calling for the fullword operation) in order for $S 2$ to function in this manner.
3. In fullword binary operation, S 2 is set to 1 if :
a. A Z24 status set is specified, and
b. the low-order 24 bits (ALU result bytes 1, 2, and 3 ) are nonzero. If the low-order 24 bits are all zero, S 2 is not changed.
4. When an S 2 status set is specified in a storage word, S 2 is set to $\mathbf{1}$ if the count field is not zero after the count is decremented; $S 2$ is set to 0 if the count field is zero after decrementing. The decrement-count function is specified in the storage word to effect the following actions:
a. The 24 -bit address, in bytes 1,2 and 3 of the even word (of an even/odd pair of local-storage words), is updated.
The count field (low-order 16 bits of the odd word of the pair) is updated.
S2 is set according to the result of Step b.
Note that the count value is updated by circuitry and that S 2 is t /reset if the S 2 status set is specified even if decrement count is ot specified. In this case, however, the updated count value is no tored back into the count location.
s3
3 is set to the value of the carry-out of bit-0 of the ALU operation. This function is used in both byte and word operations. The rithmetic operation field must contain a bit configuration
esignated by a statement that contains a C at the left, in order for S 3 to function in this manner. For example, in the statement: $\mathrm{SO}=0$ $\mathrm{c}+0$

In fullword arithmetic operations, S 3 is set to the carry-out of:
in specifies that S 3 is to be setrest
a. Bit 0 of byte 0 if an S 12 or no status set is specified.
b. Bit 0 of byte 1 if a $Z 24$ status set is specified.

53 is not set/reset in storage-word address and count updates. S4 and S5
In arithmetic words (types 10 and 11) that specify a status set of S45, S4 and S5 are set/reset according to the bit values of the ALU result byte as follows:

| Bit | Value | Indicates Result Byte Bit |
| :--- | :---: | :--- |
| S4 | 0 | $0-3$ not equal to 0000 |
| S4 | 1 | $0-3=0000$ |
| S5 | 0 | 4.7 not equal to 0000 |
| S5 | 1 | $4.7=0000$ |

fa Z 6 status set is specified

## Bit Value Indicates Result Byte Bits <br> $\begin{array}{lll}\text { S4 } & 0 & 0-5 \text { not equal to } 000000 \\ \text { S4 } & 1 & 0-5=000000\end{array}$ <br> $\begin{array}{lll}\text { S4 } & 1 & 0-5=000000 \\ \text { S5 } & 0 & 4-7\end{array}$

$\begin{array}{lll}\text { S5 } & 0 & 4-7 \text { not equa } \\ \text { S5 } & 1 & 4-7=0000\end{array}$
The S 45 and $\mathrm{Z6}$ status sets can be specified in an arithmetic word only if a single-byte ALU operation is called for; S 45 and $\mathrm{Z6}$ do not pertain to fullword arithmetic operations.

In storage-word operations, S4 and S5 functions are the same as in the arithmetic words and are specified in the same manner (S45 and Z ). S4 and S 5 are set according to the value of the low-order byte of the count field after the count has been decremented The count is in bytes 2 and 3 of the odd word of an even-odd pair even-word location.
In an arithmetic word (type 10) that specifies an ABCK byte operation: S4 is set to 1 if a parity-check error is detected on the $A$ input to the ALU(s)
Note: If an 124 status set is specified in a type 10 arithmetic word, no S -register bit setting occurs, regardless of any other specified status set. For example, if the operation specified is $50=0$
and I 24 is also specified, then S 3 and SO are not changed eve though the operation field calls for such set/reset functions.

## P-REGISTER



## Used for expanded

local-storage control

The primary function of the P -register is to provide a base address during local-storage or external-register addressing. That is, the -register is used to point to groups of external registers or areas local storage; the remainder of the external/ocal-storage ad ress is of the address.

## T-REGISTER



- May be used as a working register

The $T$-register is used in a variety of ways, which are summarized here.

1. T-register bits 4 and 5 and/or 6 and 7 are used in indirect-byte addressing and branching operations.
2. T-register bits 0 and 1 are used to form a portion of the next control-word address when a module-switching operation is specified in the branch word.
3. T-register bits 0 through 3 are used in arithmetic fullword shift operations.
4. In certain storage-word read operations, T-register bits 4 and 5 or 6 and 7 are set to the value of the two low-order storage address bits before the address is updated
5. In certain storage-word store operations, T-register bits 0 through 3 are used to specify which bytes of a source are to be stored and what constant, if any, is to be used to update the storage address.


- May be used as a working register

The primary purpose of the $L$-register is to hold the addresses of the general or floating-point registers, all of which are in local storage. The address of a general register can be specified by LO ar L4 L7. For 103-0111 ca specify general register 7 Note, however, that while this addres corresponds to the hexadecimal address of general register 7 , that register's address in local storage is determined by C, P, and L register bits when the $L$-register is used in the addressing.
The address of a floating-point register is usually specified by L0-3 only (not L4-7).

- The Storage Data Bus Out (SDBO) preassembler receives a doubleword of data from internal or external storage.
The output of the SDBO preassembler is gated by M3 bits
5,6 , and 7 to provide word, halfword, or byte selection.
- The SDBO assembler receives inputs from the SDBO preassembler, the storage-protect stack, and the $D$-register. provides an output that is used as data for External Bus $\ln$ (EBI) and local storage.

The selection of data fed to the SDBO assembler is ccomplished by decoding M3 bits 5,6 , and 7 . The decode f the M3 bits causes corresponding gating lines to be activated, which cause data from the SDBO preassembler to be routed to the SDBO assembler.


Read Word




Read Byte


M3 bit 6,7=00, Byte 0 to $X$
M3 bit $6,7=01$, Byte 1 to $X$ M3 bit 6,7=10, Byte 2 to $X$ M3 bit 6,7=11, Byte 3 to $X$

## SDBO PRE-ASSEMBLER UNIT DATA FLOW



The two-word SDBO preassembler latches retain the storage entry for use during the cycle.
M3 bit 5 of the storage address defines which word of the storage access is to be gated to the SDBO assembler
For a word-mode operation, the full word is gated to the asser gate SDBO line is raised
For a halfword mode operation, the upper or lower half-word depending on M 3 bit 6 , is gated to bytes 2 and 3 while inpu
bytes 0 and 1 continue to gate to output bytes 0 and 1 .
For byte-mode operation, the byte defined by M3 bits 6 and 7 is gated to byte 3 while the remaining input bytes are gated to
their respective output positions.
The protect stack read out is gated to the SDBO assemble byte 3 during the ISK instruction to allow transfer to a GP. register
The four-byte output of the D-register is gated to the respective outputs of the SDBO assembler when neither the gate SDBO line nor the gate st prot line are active.

## LOCAL STORAGE

- Local Storage (LS) consists of two monolithic stacks of 64 words each (A-LS and B-LS).
- Destined data is written into both $A$ and $B$ LS so that both stacks contain the same information at any corresponding address. This permits comparison checking of LS data.
- LS is used by the microprogram as a high-speed buffer. Access time is 24 nanoseconds.
- Readout is nondestructive.
- Address range within each stack is 00 to 3 F (Hex).
- Addressing is accomplished with combinations of control-word bits, P-register bits, L-register bits, T-register bits, selector-channel share-cycle forced bits, and console-file command-register bits,

LS has assigned locations for specified functions. Refer to "Local Storage Map ( 370 Microprogram in Control Storage"). Locations included are:

16 general registers
4 floating-point registers
CPU work area
These locations are valid when the 370 microprogram is located in control storage. When diagnostics are running, another set of LS
assignments is in effect.
LS is external to main and control storage. Each 64 -word stack is located on two MST cards:

|  | Bytes | Card Location |
| :---: | :--- | :---: |
| A-LS | 0 and 1 | A-C4B2 |
|  | 2 and 3 | A-C4C2 |
| B-LS | 0 and 1 | A-B4P2 |
|  | 2 and 3 | A-B4M2 |

NOTE: Do not remove or replace LS array cards with power on.

## LOCAL-STORAGE OPERATION

Read

- Either or both A-LS and B-LS can be accessed in one cycle.
- Data from A-LS is gated to the $A$-register
- Data from B-LS is gated to the $B$-register.
- A-LS and B-LS sources can be different addresses.


## Write/Read

- Data destined to LS always is written into both $A$ and $B$ LS
- Data destined during any cycle is written during the next cycle.
- A write LS is always followed by a read LS. The read LS data is used for flush-through checking and $A$ and $B L S$ comparing.


## DATA CHECKING

## Flush-Through Check (FTC)

Data destined to local storage as a result of some control-word operation, other than a storage word read, is gated from the D-register through the SDBO assembler to local storage. Th A. S Idres LS add D

## A and B Local-Storage Compare

Data destined to local storage is stored at corresponding addresses in both local-storage stacks. The data is then read from these addresses and compared. If the compare is not equal, bit 1 of MCKA 1 sets to indicate the error.


LOCAL-STORAGE TIMING


| Read |  |
| :--- | :--- |
| Write/Read |  |
| FTC |  |
| A/B-LS Compare |  |

rite/Read, FTC, and A/B-LS compare occur during the cycl following the control-word cycle that the data was destined.


LOCAL-STORAGE DESTINATION ADDRESSING The type/form of the control word selects the source address ( $A$ or $B$ ) that is used for the destination address.

1. During fast gate, decoded source addresses are stored in the $A$ and $B$ buffers. $\mathbf{A}$
2. At the beginning of slow gate, the previous control-word destination address is gated from the $A$ and $B$ destination address latches to the address decoders. B
3. The data destined during the previous cycle is written. C
4. The buffer ( A or B ) selected by the word type/form is gated to both the A and B destination address latches. D
5. At slow gate of the next cycle, this address is gated to the address decoders for destination write/read. B


| OTime. $\quad 1$ Time $\quad 1 \quad 0$ Time | 1 Time | 1 Time | 1 Time |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | 10 Time Delay ${ }^{1 \text { Time Delay }}, 0$ Time Delay, 1 Time Delay, 0 Time Delay, Delay



| Clircuit | CARD |
| :---: | :---: |
| fast decode | C4F2,C4N2,C4M2 |
| DEST BFR LATCHES 2,3,4 | C4G4 |
| DEST BFR LATCHES 5,6,7 | C4J4 |
| DEST ADDR LATCHES 2,3,4 | C4G4 |
| DEST ADDR LATCHES 5,6,7 | C4J4 |
| SLOW X ASSEMBLER | C4G4 |
| slow Y Assembler | C4J4 |
| COMPARE | C4N2,C4L2 |
| $\times$ decode | C4F2 |
| Y DECODE | C4M2 |
| $\times$ CHECK | C4G4 |
| Y CHECK | C4J4 |
| MONO BUFFER | B4P2,B4M2 |

Note: For local-storage card-swapping technique, refer to Appendix $A$.

ALD
LA011-LA018,LA021,LA111-LA117

| LA212 |
| :--- |
| LA222 |


| LA222 |
| :--- |
| LA212 |


| LA212 |
| :--- |
| LA222 |

LA222
LA211
LA221 -LA022 LA LA031-LA032
LA022-LA024,
LA15 LA016
LA114
LA212
$\stackrel{\text { LA222 }}{\text { LA311, LA327 }}$


Diagnostic function: B
With DIAGO bit 5 on, and RTY backup Asm
cause an $X$ check. With DIAGO bit 5 on, and RTY backup Asm byte $\begin{aligned} & \text { bit } \\ & \text { cause a } Y \text { off, }\end{aligned}$ check.

Diagnostic function: C
With DIAGO bit 4 or 5 on, and RTY backu Ass byte 3 bit 6 off, the storing of data into
A local storage is A local storage is blocked. This causes both a
flush-through check and an $A$ and $B$ local store flush-through check and an A and B local store
compare error.
$X$ and $Y$ CHECKs D The $X$ - and $Y$-checks are tests to determine ne $X$ - and $Y$ line ine, but not more than
A-SOURCE DIRECT ADDRESS

## b-LOCAL-STORAGE UNIT DATA FLOW

| circuit | Card | ALD |
| :---: | :---: | :---: |
| FAST DECODE | C4F2,C4N2,C4H2 | LA011-LA018,LA021,LA121-LA127 |
| DEST BFR LATCHES2,3,4 | C4G2 | LA232 |
| DEST BFR LATCHES 5,6,7 | C4J2 | LA242 |
| DEST ADDR LATCHES 2,3,4 | C4G2 | LA232 |
| DEST ADDR LATCHES 5.6.7 | C4J2 | LA242 |
| SLOW X ASSEMBLER | C4G2 | LA231 |
| SLow Y ASSEMbLer | C4J2 | LA241 |
| Compare | C4N2,C4L2 | LA022-LA024,LA031-LA032 |
| $\times$ Decode | C4F2 | LA017-LA018 |
| Y DECODE | C4H2 | LA124 |
| $\times$ CHECK | ${ }^{\text {C4G2 }}$ | LA232 |
| Y CHECK | C4J2 | LA242 |
| MONO BUFFER | C4B2,C4C2 | LA331-LA337, LA341-LA347 |


| 0 Time | $1 \quad 1$ Time |
| :---: | :---: |
|  | 0 Time Dly |
| Read Source | Write-Read Previous De stination |
| Dest Bfr Latches |  |
| Gate Slow Path |  |
|  | Dest Addr Late |



B-SOURCE DIRECT ADDRESS
When the 8 -source is called for by its symbolic name, or the
actual address is sued, bit 0 of byte 2 of the control word is 0
to flag direct addressing. Bits 1,2 , and 3 of byte 2 of the control to flag direct addressing. Bits 1,2, and 3 of byte 2 of the control
word form the $Y$-line, and bits 5,6 , and 7 of the $P$-reg form the $x$-line.

## Addressing from console file

There are console file commands that cause the control word currently in the $C$-register to be executed. The $X$ - and $Y$-lines that would normally be formed by control word bits are
register.


## indirect addressing

USING LHIGH (LH)
There are two symbols in the microprogram language that call or indirect word addressing. The symbol LH calls for local.storage addressing using the high bits of the L-register and bits 1 and 2 of the $P$-register to form the $X$ - and $Y$-tines.


USING L LOW (LL)
The symbol LL calls for local-storage addressing using the low bits of the L-register and bits 1 and 2 of the $P$-register to form the $X$ - and $Y$-lines.


ADDRESSING FROM CONSOLE (B-LS)
Local storage is also accessible from the operator's
console. The $X$-line is formed from bits 2 and 3 of the $F$ switch and bit 0 of the $G$ switch. The $Y$-line is formed from bits 1-3 of switch $G$.

| Switch G bit 0 ASSEMBLER |
| :---: |
| Switch F bits 2,3 |

When a storage word with the decrement count
When a storage word with the decrement count
function is executed ran function is executed an odd local storage address must
be forced. The $Y$-line in effect, for addressing source register, is assumed to be an even $\mathrm{Y}-$-line. The count to be accessed is in the next higher address; therefore
the next higher $Y$-line is forced. the next higher $Y$-line is forced.
For example: .A storage word is addressing the GD egister for selector-channel 2 (see "Local Storage Map
370 Microprogram in Control Storage"). The $X Y$ Y-lin for $G D$ are $X 4$, $Y 0$. To access the count $Y$. $Y$ is $X$-lines and the GC register is addressed
The $X$-line remains the same for the count access.



## LOCAL-STORAGE MAP (370 MICROPROGRAM IN CONTROL STORAGE)




NOTE. Words 28 through $2 F$ are shown with Selector Channel designations.


NOTE: The PSW can be manually displayed using the Console PR/KB. This procedure is
contained in Chapter 7.

## SCOPE PROCEDURE FOR LOCAL-STORAG

 ADDRESSINGUse Tektronix Type 454 or equivalent
10X Probes
Set Time/Div: . 05 us
Set Channel 1 Volt/Div: 50 MV
et Channel 2 Volt/Div: 50 MV
Store 385E6FC8 (using system console rotary switches A through H ) in an unused location of control storage. This is a wo word-move word - Y = LNK, SF, STOP
Set the P -register $=02$
The word-move word is the version 1 type that carries the $X$.
and $Y$-lines of the Source register in byte 1 of the control word.
The mask of $F$ specifies that all four bytes of the source are to be moved to the destination register. The STOP function is active (bit 4 of byte $3=1$ ); therefore, the word-move word is continually executed.
After storing the word and setting the P-register;
. Dial the address of the word-move word into switches E-H.
Operate the control address set key.
3. Operate the start key.

Note: The manual indicator is on because the soft-stop condition is set by the STOP function of the word-move word
4. Sync with channel 1 on 0 -time. Gate A C4 E2 GO5

With channel 2, scope the + A LS ADDR Y EQUALS 5 line C4 M2 J12


With channel 2 , scope the + A LS ADDR $X$ EQUALS 7 line C4 F2 G12 Scope pictures 1 and 2 show the $X$ - and $Y$-lines for the source register LNK being activated early in the cycle of the word-move word.

## By altering the P -register setting, and the address bits in the

 word-move word, all the local-storage registers may be addressedFor example;
Original word-385E6FC8
Change word to-385E7FC8 Statement $-Y=$ LNK, SF, STOP

Change P -register setting
o 03, leave the original
control word in control
storage
Statement-MN=LNK, SF, STOP
Refer to the local-storage map in Chapter 2 for the P-register settings
necessary for addressing local storage.
Refer to the bit definition of the word-move word in Chapter 4 for variations of this word

- Composed of hardware registers that are physically externals but are logically connected as local storage.
- Source addresses are formed through the expanded local-torage-address assembler.
- Destination addresses are formed through the local storage-control assembler and the A-local-storage-address assembler.
- Expanded local-storage registers are not duplicated as are the local-storage registers.
- Used with I-cycles, selector channels, and address-adjustment circuits.
In order to access expanded local storage

1. MODE register bit 1 must be on.
2. Direct local-storage addressing must be specified ( C 1 or C 2 bit $0=0$ ).
P-register bits 0,3 , and 4 control the expanded local storage inputs to the A - and B -registers (shown on facing page). Only one expanded local-storage register can be accessed as a source in any one control word
The branch and link/return word and the word-move word version 1 cannot access expanded local-storage registers. All expanded local-storage registers may be displayed from the console, but altered only from the console printer keyboard.
The $I, V, U$, and -registers are not under control of bit or A of the P -register, but do require that P low $=2$ or $A$.



Expanded Local Storage A Input


I, $V, U$, and $W$ are not dependent on the setting of PO or P4.

EXPANDED LOCAL STORAGE MAP

| EXP LS | Word Name | Byte 0 | Byte 1 | Byte 2 | Byte 3 | $X \text { and } Y$ Line |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 50 | 1 | Key |  | I-Register |  | $\times 2 \mathrm{YO}$ |
| 51 | v |  |  | V-Register |  | X 2 Y 1 |
| 52 | w |  |  | W-Register |  | $\times 2 \mathrm{Y} 2$ |
| 53 | U |  |  | U-Register |  | $\times 2 \mathrm{Y} 3$ |
| 54 | IBU |  |  | IBU-Regis |  | $\times 2 \mathrm{Y} 4$ |
| 55 | TR | 1-Cycle Control Display |  |  |  | $\times 2 \mathrm{Y} 5$ |
| 56 | ICS |  |  |  |  | X2Y6 |
|  |  | 57 through 5 F unassigned |  |  |  |  |
| 60 | G2DRL |  | DATA ADDR (SX 2 ) |  |  | $\mathrm{X}_{4} \mathrm{YO}$ |
| 61 | G2DBRL |  | BACKUP DATA ADDR |  |  | $\mathrm{X}_{4} \mathrm{Y} 1$ |
| 62 |  |  |  |  |  | X4Y2 |
| 63 |  |  |  |  |  | X4Y3 |
| 64 | G3DRL |  | DATA ADDR ( $\mathrm{S} \times 3$ ) |  |  | X4Y4 |
| 65 | G3DBRL |  | BACKUP DATA ADDR |  |  | X4Y5 |
| 66 |  |  |  |  |  | $\times 4 \mathrm{Y6}$ |
| 67 |  |  |  |  |  | X4Y7 |
| 68 | G1DRL |  | DATA ADDR (SX 1 ) |  |  | $\times 5 \mathrm{YO}$ |
| 69 | G1DBRL |  | BACKUP DATA ADDR |  |  | $\times 5 \mathrm{Y} 1$ |
| 6A |  |  |  |  |  | $\times 5 \mathrm{Y} 2$ |
| 6 B |  |  |  |  |  | X5Y3 |
| 6 C | G4DRL |  | DATA ADDR (SX4) |  |  | X5 Y4 |
| 6 D | G4DBRL |  | BACKUP DATA ADDR |  |  | $\times 5 \mathrm{Y} 5$ |
| 6 E |  |  |  |  |  | X5Y6 |
| 6F |  |  |  |  |  | $\times 5 \mathrm{Y} 7$ |
|  |  | 70 through 77 unassigned |  |  |  |  |
| 78 | SN |  |  |  | No. 1 | X7Y0 |
| 79 | PN |  |  |  | No. 1 | X7Y1 |
| 7A | WK | Working Register |  |  |  | X7Y2 |
| 78 | NP | Local Addr. Reg. |  | Control | Control | X7Y3 |
| 7 C | DK |  |  | Real Addr Reg |  | $\times 7 \mathrm{Y} 4$ |
| 7 D | SS |  |  |  |  | X7Y5 |
| 7 E |  |  |  |  |  | X7Y6 |
|  |  |  |  |  |  | X7Y7 |

## I-Register (EXPLS 50)

Instruction counter register. When used as a destination, byte 0 24 bits, or fullword loading is possible.
. 1 , Reg is destined, byte 0 is gated to the Key-Reg Bytes 1,2 , and 3 contain the instruction address

## V Reg (EXPLS 51)

Bytes 1,2 , and 3 usually contain the second operand address generated during I -cycles.

## W Reg (EXPLS 52) *

Bytes 1, 2, and 3 usually contain the first operand address generated during I -cycles.

* If used in a storage word, the key register is gated as byte 0 . If used in a storage word, the key register is gated as byte 0
The key register contains the storage protect key (bits 0.3 , bits $4-7=0$ ).
If V or W is used as a storage address in a storage word, th KEY reg is gated as byte 0 . The KEY reg is always gated a byte 0 for 1 , TR, and IBU.


## U Register (EXPLS 53)

When used as a destination, byte 2 may not be changed (loaded
via hardware)
Byte 0 bits 0-1 used for ILC
bits $2-3$ used for CC
bits 4.7 used for program mask
Byte 1 bits 0-1 reserved for FLP mult. and divide bit 2 Indicates that GRs $0-3$ need restoring bit 3 indicates LEX MODE
bit 4-7 used for OWM
Byte 2 used for Op code
Byte 3 used for immediate byte informatio Note:
Byte 0 bits 0 and 1 and Byte 2 bits 0 through 7 are set only by hardware.

## IBU Register (EXPLS 54) *

Upon entering I-cycles, I REG bytes 1,2 , and 3 are set into IBU If a retry condition is encountered during I-cycles, the instruction may be repeated (return to DFOC). In this event, IBU is moved to the $l$-Reg. This register may not be used as a destination (Loaded via hardware, only from the 1 -register).

## TR Register (EXPLS 55) *

Address of next doubleword after the address in the 1 -register This register may not be used as a destination, but will change if the $I$-Reg is destined

## ICS (I-Cycle Status)-Register (EXPLS 56)

This unique register is provided for manual display only, and is not accessible via microcode. While the specific signals occupy expanded local-storage register address, no such register exists. Instead, various key signals from the 1 -cycle hardware (under hardware control) are gated via the register address to form display. Interpretation of the display requires a fundamental knowledge of the functional operation of the 1 -cycle hardware.
Byte 0 forced to zeros
Byte 1 forced to zeros
Byte 2
bit 0 BR Read Latch
bit 1 OP LOAD Latch
bit 2 OP L2
bit 3 OP L1
bit 3 OP L1
bit 4 Prefetch required
bit 5 Prefetch inhibit
bit 6 FLP Long
bit 7
bit 0 I BFR 0 parity check latch
bit 1 I BFR 1 parity check latch
bit 2 Half adder check latch
bit 3 IMM Byte Modifier parity check
bit $4 \mathrm{X}=0$
bit 6 Set Control Address
bit 7 Low Bit

## ICS Bits: Functional Significanc

Byte 2: Bit 0 (BR Read Latch) When. on, indicates that a RTN to 1 cycles will force an initial 1 -cycle address of DFOC

Bit 1 (OP LOAD Latch) When on, indicates hardware is attempting to:
a) provide an initial I-cycle address of DF14 (if byte 2 bit 0 is off).
provide an address of DF 14 for a further fetch of the instruction when within I-cycles and Se Control Address (Set CA) (byte 3 bit 6 ) is on.

## Op Length

| 1 | 2 | Format |
| :--- | :--- | :--- |
| 1 | 0 | RR |
| 0 | 1 | RX SI |
| 1 | 1 | SS |

Bit 2 (Op Length 2) from decode of two high-order bits of Op Reg, denotes that the data currently in Op Of Op Reg, denotes that

Bit 3 (Op Length 1) From decode of two high-order bits of Op Reg, denotes that the data currently in Op Reg is not of RX, RS, SI format.

Bit 4 (Prefetch req'd) conditions within 1-cycle hard ware, as a function of I Reg, I Bfrs, and curren instruction indicate that the next instruction should be prefetched.

Bit 5 (Prefetch inhibit) When on, indicates that a Prefetch will not be allowed. This signal is also a function of 1 -Reg, I-Bfrs, and current instruction, Note that this signal does not take into account other functions, such as Real Instruction Address Compare mode
Bit 6 (Floating Pt Long) When on, represents a partial decode of the data in the Op Reg. This signal is used with RR instruction format to determine a specific l-cycle path.
Bit 7 (Op Branch to DF) When on, indicates that the end of the hardware l-cycles will branch to the read and align phase of I -cycles. (the other half of the DF module instead of a CX module)
Byte 3: Bit 0 ( 1 -Bfr 0 parity check latch) When on, indicates an incorrect parity condition for 1 -Bfr 0 .
Bit 1 (1-Bfr 1 parity check latch) When on, indicates an incorrect parity condition for I-Bfr 1 .
Bit 2 (Half Adder Check Latch) When on, indicates that check condition occurred in the half add during an I register hardware update

Bit 3 (Immediate Byte Modifier Parity Check) When on, indicates a parity check of the immediate byte modifier Reg. This signal is the check latch input. Note: The above four signals are combined to " form the signal " 1 -Cycle Hardware Check".

Bit 4 ( $\mathrm{X}=0$ ) This signal has particular significance when th $\in$ Op Reg data is for an RX format. When this bit is off, (and byte 3 bit 5 is off) double indexing is indicated for RX format instructions. Note that RS, SI, and SS format instructions force this signal to the ON state.

Bit $5(\mathrm{~B}=0)$ When on, indicates that the data being gated through the base assembler of the I -Bfrs is zero. (refers to GPRO) This signal has no significanc or RR format instructions.

Set CA) When on, indicates either that the current control store address is not within the hardware -cycle range; or that a branch point within that address range has been encountered.
(Low Bit) When on, indicates that hardwaredetected conditions are currently satisfied for deviating from the normal branch to the execution. phase starting address of $C$ ( $O$ p code) 0 . Instead,
the starting address will be C ( Op code) 4 . This the starting address will be C ( Op code) 4. This signal has significance for certain branch instructions, floating-point, and shift-double instruction Regarding the interpretation of the ICS signals byte 3, bit 0-3 check. Byte 2 , bits $0-6$ and byte 3 , bits $4-6$ may be used with discretion, to determine the starting address for 1 -cycle sequenc Byte 2 bit 7 indicates when the "read and align" phase will be used; and Byte 3 bit 7 indicates the status of hardware tests for branch on condition, floating-point reg, specification, etc.

G2DRL, G3DRL, G1DRL, and G4DRL (EXPLS 60,64,68, and 6C)
These registers function as a pointer to the next storage location
used for a chare cycle.
BYTE 0 contains the protect key.
G2DBRL,G3DBRL,G1DBRL, and G4DBRL (EXPLS 61,
65,69, and 6D)
Only bytes 1 and 2 are in existence.
SN Register (EXPLS 78)
Byte 0
00 he

PN Register (EXPLS 79)
FFh

WK Register (EXPLS 7A)
ing Register
Byte $0=$ FF

## NP Register (EXPLS 7B)

Reset Tables

Bit 7
Byte 3

## Byte 3 Bit 0

Bit 0
Bit 1 Bit 1
Bit 2 Bit 2

Execute Instruction
Bit 5
Bit 6
Bit 7
Reset Tables

## DK Register (EXPLS 7C)

Bit 5
Bit 6
Bit 6
Bit 7
Bit 3
Bit 4 )
Bit 50
$\begin{array}{ll}\text { Bit } 5 & 0 \\ \text { Bit } 6 & 0\end{array}$
$\begin{array}{ll}\text { Bit } 6 & 0 \\ \text { Bit } 7 & 0\end{array}$
Bit 0
Bit 1
Bit 1
Bit 2
Bit 3
Bit 4
Bit 5
Bit 6

## EXPANDED LOCAL-STORAGE: SOURCE GATING

When used as a source, expanded local storage is addressed by the expanded local-storage address assembler. The address bits from the control word are intercepted as the control word is being read from control storage, and gated to the expanded local-storage address assembler. Gating lines generated by the address assembler gate the proper expanded local-storage egister to either the A - or B -register.
If expanded local storage is being gated to the A-register, the sense latches for A-local storage are blocked from being et.
If the expanded local-storage register is also the
If the expanded local-storage register is also the destination, destination latches in local storage are set to be used in the following control-word cycle.
Examples on the following pages show the various ways the expanded local-storage gates may be formed for source addressing.
Whether the expanded local-storage register is an A or a B ource, it is gated to both the LS A and LS B assemblers. The source gating circuits then gate the $A$ or $B$ assemble to the A - or B -registe
There are control words in the microprogram listings that appear to be addressing two different expanded local-storage egisters as sources in the same word. However, the B source address defaults to be the A source. For example:

Control Word_-_-_-WK1 = NP2, OE WK1

## NP2 is the A source

WK1 is the B source
The decode of this word defaults to effectively read
WK1 = NP2, OE, NP20

This type of control word is valid only if the B source is eing blocked from ALU entry




Word-Move Version 0
PLow=2 (X2 decode)
Statement
CO Bits 0-4=0011
C2 Bits $0-3=0010$

In this word-move example, the expanded local-storage register $W$
is the B -source. W is one of the four expanded LS-registers that do not rely on PO or P4 to bring up a gating line.
The upper AND circuit is activated by this control word. The line Gate B Exp LS', gates the W-register (from the B-Asm) to the $B$ local-storage bus-out. This gating line also blocks the B localstorage sense latch set.


## Arithmetic Word (A destination)

PLow=2 ( X 2 decode)
Statement
Co Bits 0-4=11000
vo=0
The decode of this arithmetic word specifies that the expanded local-storage register V is to be accessed as the A source and is also local-storage register $V$ is to be accessed as the
to be the destination of the arithmetic result.
The 'Gate A Exp LS' line is activated through the AND circuit
highlighted in the diagram. The X and Y decode for the V -register is also set up in the $A$ local storage destination latches for use in the following control word cycle.


## Storage Word (Read Word)

P Low=A (X2 decode)
Statement

## C0 Bits 0.4=0100

C2 Bits 0-3=0010

RDW RW WK, NOP
The expanded local-storage register WK is the address source for this Read Word. The highlighted AND circuit brings up the 'Gate B Expls' line. The set to the B local-storage sense latches is blocked to prevent any conflict on the B -register input.


Arithmetic Word (A destination)

## $P=87$

CO Bits 0-4=10001
Co Bits 0-4=10001
C1 Bits 0-3=0011
NP2=NP2, OR, K05
The expanded local storage register NP2 is the A source and destination in this arithmetic word. The 'Gate A Exp LS'
line is brought up by the highlighted AND circuit.
The X - and Y -decode for NP is set up in the A local storage
destination latches for use in the following control word cycle.

When expanded local storage is addressed as a destination, the destination address latches of $A$ local storage are used to retain the address until the following cycle.
At destination time, the bit gates for both $A$ and $B$ local storage are blocked to prevent local storage from being set. The data destined to expanded local storage is gated from the D-register through the SDBO assembler on the EBI to the expanded local-storage register addressed by the A local storage destination latches,


## DESTINATION CONTROL



- External facilities are composed of registers, buses, status lines, and other circuitry that form the communications line between the microprogram and

Channels
Console File
Documentary Console
Checking facilitie
Retry circuits
Integrated File Adapte
Features

- Addresses are formed from: control words, console-file data, selector-channel circuits, console switches, retry information, and local-storage address data.
- Data from the externals enters the data flow through the external assembler to the A-Reg only. Externals cannot be gated to the B -Reg.
- Data to the externals is gated through the SDBO assembler on the External Bus In (EBI).
External facilities have restrictions associated with them because of the manner in which they are used. For example, certain externals cannot be addressed as destinations for data, others cannot be sources of data.

EXTERNAL CONTROL ASSEMBLER A

- Receives data from the SDBO early in the CPU cycle to form the source gates necessary to gate-in external data to the data flow in time to be used in source-controlword operation.
- Receives data from the secondary control assembler to form addresses in conjunction with source selector channel, console file, or display operation.


## X-Y DECODES

Tdresses. The $X$ - and $Y$-cought up only for destination dresses. The $X$-and $Y$-combinations are routed to the gating lines.
The X - and Y -lines are checked to assure that one and only one $X$-, and one and only one $Y$-line is activated for a destination address. An X compare check sets MCKA bit 0 . A $Y$ compare check sets MCKA3 bit 1.

## SOURCE ADDRESSING

C hat allow selected external buses to feed through the and selected external buses to feed through the data flow.

FLUSH-THROUGH CHECK
Data destined to some external facility is gated from the D-register through the SDBO asm. out on the External-
was the destination. If the data does not compare, bit 2 of MCKA1 is set to indicate the error.
Data gated from the console file to the CFDR is not flush-through-checked.




## EXTERNAL ASSIGNMENT AND INDEX MAP

Although there is only one SPTL word, and only one SYS word, hey appear in every eight-word group. These two registers have direct-type addressing and are accessible with any P -register
setting. SPTL is addressed when the hex digit $C$ is specified in
ither the A -source or the B -source fields of a control word. SYS
is addressed when the hex digit $D$ is specified in the $A$-source field
Bit MCKA and MCKB are set to zero when MCKA is used as a
destination in a word-move word, with the NOREG as the source

| WORD ADDRESS | WORD NAME | $\begin{gathered} \text { BYTE } \\ 0 \end{gathered}$ | $\begin{array}{\|c} \hline \mathrm{BYTE} \\ 1 \end{array}$ | $\begin{array}{\|c} \text { BYTE } \\ 2 \end{array}$ | $\begin{array}{\|c} \hline \text { BYTE } \\ 3 \end{array}$ | $\begin{aligned} & X Y \\ & \text { LINE } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | RTY | MB | MB3 | ECNT | RCNT | 00 |
| 01 | NOREG | NOREGO | NOREG1 | NOREG2 | NOREG3 | 01 |
| 02 | DIAG | diAgo | DIAG1 | feat 2 | feat 3 | 02 |
| 03 | xxxxxxxx | xxxxxxxx | xxxxxxx | xxxxxxx | xxxxxxxx | 03 |
| 04 | SPTL* | S-REG | P-REG | T-REG | L-REG | 04 |
| 05 | SYS * | SYSO | SYS1 | SYS2 | H-REG | 05 |
| 06 | MCKB* | мскво | MCKB1 | MCKB2 | Мскв 3 | 06 |
| 07 | MCKA | MCKAO | MCKA1 | MCKA2 | MCKA3 | 07 |
| 08 | CPU | MODE | CFDAR | Lrum | MATCH | 10 |
| 09 | CFDR | CFDR | CFDR | CFDR | CFDR | 11 |
| OA | ACB | ACB0 | ACB1 | xxxxxx | xxxxxxx | 12 |
| OB | SW | swo | SW1 | sw2 | sw3 | 13 |
| OC | SPTL* | S-REG | P-REG | T-REG | L-REG | 14 |
| OD | SYS * | SYSO | SYS1 | SYS2 | H-REG | 15 |
| OE | MPX | MT0 | MT1 | MB1 | MB0 | 16 |
| OF | DOC | T1 | TA | TT | TE | 17 |
| 10 | PSWCTL |  |  | MSKA | MSKB | 20 |
| 11 | CTCAX | ctcaxo | CTCAX1 | CTCAX2 | CTCAX 3 | 21 |
| 12 | MISC | Extint |  | EC LEVEL | SER 1 | 22 |
| 13 | CTCAY | CTCAYO | CTCAY1 | CTCAY2 | CTCAY3 | 23 |
| 14 | SPTL* | S-REG | P-REG | T-REG | L-REG | 24 |
| 15 | SYS * | SYSO | SYS1 | SYS2 | H-REG | 25 |
| 16 | IN | INTA | INTB | SER2 | SER3 | 26 |
| 17 | DC | DCB0 | DCH1 | TRbo | DCB1 | 27 |
| 18 | ABRTY | ABRTYO | ABRTY1 | ABRTY2 | ABRTY3 | 30 |
| 19 | SPTLB | SRTY | PRTY | TRTY | LRTY | 31 |
| 1A | HMRTY |  | HRTY | MRTY2 | MRTY3 | 32 |
| 18 | CPURTY | BYDST | RTYFLG | LSDST | EXTDST | 33 |
| 1 C | SPTL* | S-REG | P-REG | T-REG | L-REG | 34 |
| 1D | sYS * | sYS0 | SYS1 | sYS2 | H-REG | 35 |
| 1 E |  |  |  |  |  | 36 |
| 1 F |  |  |  |  |  | 37 |


| Address | Described In |
| :---: | :---: |
| 00 | Chapter 12 |
| 01 | Chapter 2 |
| 02 | Chapter 13 (Bytes 0, 1) Chapter 2 (Bytes 2, 3) |
| 03 | Do not exist |
| 04 | Chapter 2 |
| 05 | Chapter 12 (Bytes 0, 1,2) Chapter 2 (Byte 3) |
| 06 | Chapter 12 |
| 07 | Chapter 12 |
| 08 | Chapter 2 |
| 09 | Chapter 6 |
| OA | Chapter 2 |
| OB | Chapter 2 |
| OC | Chapter 2 |
| OD | Chapter 12 (Bytes 0,1,2) Chapter 2 (Byte 3) |
| OE | Chapter 8 |
| of | Chapter 7 |
| 10 | Chapter 2 |
| 11 | Chapter 9 |
| 12 | Chapter 9 (Byte 0) Chapter (Bytes 2, 3) |
| 13 | Chapter 9 |
| 14 | Chapter 2 |
| 15 | Chapter 12 (Bytes 0,1,2) Chapter 2 (Byte 3) |
| 16 | Chapter 2 |
| 17 | Chapter 9 |
| 18 | Chapters 12 and 13 |
| 19 | Chapter 12 |
| 1A | Chapter 12 |
| 1 B | Chapter 12 |
| 1 C | Chapter 2 |
| 1 D | Chapter 12 (Bytes 0,1,2) Chapter 2 (Byte 3) |
| 1 E | -- |
|  | -- |

## may not be used as a destination

## Not Flush Through-Checke

Both MCKA and MCKB are set to zero when MCKA is used as a destination in a word-move word, with the NOREG as the source

## EXTERNAL ASSIGNMENT and INDEX MAP

| WORD <br> ADDRESS | WORD NAME | $\begin{gathered} \text { BYTE } \\ 0 \end{gathered}$ | $\begin{gathered} \text { BYTE } \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { BYTE } \\ 2 \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{BYTE} \\ 3 \end{gathered}$ | $\begin{array}{\|l\|} \hline X Y \\ \text { LINE } \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 20 | GBUF FBAK | Gboffb | GB1 FCH | GB2 FCL | GB3FOP | 40 |
| 21 | GBS FCND | GSP FDS | GBFFHC | GCT FED | GBD FMOD | 41 |
| 22 | GSTAT FSTAT | GF FFL | GE FSC | GS FST | GLFGL | 42 |
| 23 | GTAG FTAG | GTO Fto | GT1FT1 | GO FBO | GR FDR | 43 |
| 24 | SPTL * | S-REG | P-REG | T-REG | L-REG | 44 |
| 25 | SYS * | SYS0 | SYS1 | SYS2 | H-REG | 45 |
| 26 | FERR | FSB | FGT | FTS | FAT | 46 |
| 27 |  |  |  |  |  | 47 |
| 28 | GBUF FRR | GBO FRRA | GB1FRRC | GB2 FSC | GB3 FSR | 50 |
| 29 | GBS | GSP | GBF | GCT | GBD | 51 |
| 2A | GSTAT | GF | GE | GS | GL | 52 |
| 2 B | GTAG | GTO | GT1 | GO | GR | 53 |
| 2 C | SPTL * | S-REG | P-REG | T-REG | L-REG | 54 |
| 2D | SYS * | sYso | SYS1 | SYS2 | H-REG | 55 |
| 2 E | ADJT | LOGICAL ADDR REAL ADDRESS |  |  |  | 56 |
| 2 F |  |  |  |  |  | 57 |
| 30 | GBUF | GBO | GB1 | GB2 | GB3 | 60 |
| 31 | GBS | Gsp | GBF | GCT | GBD | 61 |
| 32 | GSTAT | $\mathrm{GF}^{\text {G }}$ | GE | Gs | GL | 62 |
| 33 | GTAG | GTO | GTI | GO | GR | 63 |
| 34 | SPTL * | S-REG | P-REG | T-REG | L-REG | 64 |
| 35 | SYS * | syso | SYS1 | SYS2 | H-REG | 65 |
| 36 | TODH | TODHO | TODH1 | TODH2 | TODH3 | 66 |
| 37 |  |  |  |  |  | 67 |
| 38 | GBUF | GB0 | G81 | GB2 | GB3 | 70 |
| 39 | GBS | GSP | GBF | GCT | s×3 | 71 |
| 3A | GSTAT | GF | GE | GS | GL | 72 |
| 3B | GTAG | GTo | GT1 | GO | GR | 73 |
| 3 C | SPTL * | S-REG | P-REG | T-REG | L-REG | 74 |
| 3D | SYS * | SYSO | SYS1 | SYS2 | H-REG | 75 |
| 3 E | TODL | TODLO | TODL: | TODL2 | TODL3 | 76 |
| 3 F |  |  |  |  |  | 77 |

may not be used as a destination
*Not-Flush-Through Checked

Described In2021
Chapter 9
Chapter 9
hapter 8 or Chapter 10
Chapter 8 or Chapter 10
Chapter 8 or Chapter 10
Chapter 8 or Chapter 10
Chapter 2
Chapter 12 (Bytes $\phi .2$, 2) Chapter 2 (Byte 3)
Chapter 10
Chapter 8 or Chapter 10
Chapter 8
Chapter 8
Chapter 8
Chapter 2
Chapter 12 (Bytes $\phi, 1,2$ ) Chapter 2 (Byte 3 )
$\cdots$
Chapter 8
hapter 8
Chapter 8
Chapter 8
Chapter 2
Chapter 12 (Bytes $\phi, 1,2$ ) Chapter 2 (Byte 3)
hapter 9
Chapter 8
Chapter 8
hapter 8
hapter 8
hapter 8
hapoter 12 (Bytes $\phi, 1,2$ ) Chapter 2.(Byte 3)

Chapter 8 or
hapter 8 or Chapter 10

Chapter 12 (Bytes $\phi, 1,2$ ) Chapter 2 (Byte 3)
hapter 10
Chapter 8 or Chapter 10
Chapter 8 8
Chapter 2
hapter 12 (Bytes $\phi, 1,2$ ) Chapter 2 (Byte 3)


共教

Chapter 8
Chapter 12 (Bytes $\phi, 1,2$ ) Chapter 2 (Byte 3)
Chapter 9
Chapter 8
Taper 8
Chapter 8
hapter 12 (Bytes $\phi, 1,2$ ) Chapter 2(Byte 3)

## NOREG Word

This fullword facility is not really a register. It is used to zeroout other locations. For example, if a word-move control word specifies that bytes 1 and 3 of the NOREG are to be moved to local-storage location, then bytes 1 and 3 of that location are set to all zeros with odd parity.

## DIAG Word Bytes 2 and 3

| (Feat 2) Byte 2, Bits 0-3 |  | Main Storage Size |
| :---: | :--- | :--- |
|  | $1=112 \mathrm{~K}$ | $4=256 \mathrm{~K}$ |
|  | $2=160 \mathrm{~K}$ | $5=384 \mathrm{~K}$ |
|  | $3=208 \mathrm{~K}$ | $6=512 \mathrm{~K}$ |
| Bit 4 4 | lFA |  |
| Bit 5-6 | Channels | (Note: IFA counts as |
|  |  | one channel) |
|  | $00=1$ | $10=3$ |
|  | $01=2$ | $11=4$ |
| Bit 7 | Word Buffer |  |
| (Feat 3) Byte 3, Bit 0 | Spare |  |
| Bit 1 | (3215) |  |
| Bit 2 | 2nd selectric |  |
| Bits 3-5 | Spare |  |
| Bit 6 | Real Time Channel |  |
| Bit 7 | Direct Control |  |

## CPU Word

| Byte 0 | MODE Register |
| ---: | :---: |
| Bit 0 | Hard-stop latch-control register 14 bit 0 |

Bit $0 \quad$ Hard-stop latch-control register 14 bit 0

## ocal storage

Bit 2 Enable hardware retry
Bit 3 Full recording mode for single-bit failures in main
Bit 4 Full recording mode for single-bit failures in control storage
Threshold mode for single-bit failures in control storage Reserved
Rit 7 Reserved
Byte 1 CFDAR (Console-file data-address register) Track and sector address used by console file.

## Byte 2 LRUM

Bits 0.7 Indicate which adr/adj table register was least recently used.

## Byte 3 MATC

Bits 0-7 Indicate which adr/adj table register matches Indicate which adr/adj table register matches
preaddress assembler. (useful only under diagnostic control)

## W Word (Console Switches)

SWO through SW3 are the rotary console address/data switches

| SWByte | Console Swit |
| :---: | :---: |
| SW0 | AB |
| SW1 | CD |
| SW2 | EF |
| SW3 | GH |

## PSWCTL Word

Byte 0 EPSWA Bit Name

| Byte O EPSWA Bit | Nam |
| :---: | :---: |
| 0 |  |
| 1 |  |
| 2 |  |
| 3 |  |
| 4 |  |
| 5 | Tran |
| 6 | I/O |
| 7 | Exte |

$\qquad$ I/O master mask

## Byte 1 EPSWB Bit <br> Nam

1 ers
0
1
1
2
2 1
2
3
4

Machine-check mask Machine-che
Wait state Problem state
Name
Timer mask
Interrupt mask
External signal mask
Reserve
Reserved
Reserved
Reserved
Name
MPX channel mask MPX channel mask
Selector channel 1 mask Selector channel 1 mask
Selector channel 2 mask Selector channel 2 mask Selector channel 4 mask
Reserved
Reserved
Reserved

## MISC Word Bytes 2 and 3

2. EC Level: External register 12 byte 2

The last two digits in the 370 microprogram EC number are plugged. A test will be performed before the go-no-go test to determine whether the disk being loaded is at the prope level.
3. Serial Number

External register 12 byte 3 contains the first two digits of the six-digit serial number. These digits are always plugged as 01 .

## IN Word (Interrupt Register)

An INTA or INTB (interruption) register bit is set on when the corresponding source has an interruption pending and the system mask is set to allow such an interruption. Bit names in the INT register are:
Byte 0 INTA Bit Name

| 0 INTA Bit | Name |
| :---: | :--- |
| 0 | Spare |
| 1 | Spare |
| 2 | Timer |
| 3 | External signal |
| 4 | System control |
| 5 | CPU signal 0 |
| 6 | CPU signal 1 |
| 7 | Process stop |
| $\mathbf{7}$ INTB Bit N | Name |
| 0 | Multiplex channel |
| 1 | Selector channel 1 |
| 2 | Selector channel 2 |
| 3 | Selector channel 3 |
| 4 | Selector channel 4 |
| 5 | I/O interrupt |
| 6 | Timer update |
| $77^{*}$ | External |

* External is set on if all ofternal

1. An external interruption signal is on (that is, from the EXTINT
register of the CPU signal from the SCPU register)
The external mask bit $=1$ (bit 7 of the EPSWA register),
2. For the timer MSKA bit 0 equals 1 or for externals 1 through

6, MSKA bit 2 equals 1.
Bytes 23
Contain the last four digits of the serial number.

## ACB (Address Check Boundary) Registe

- The ACB register is a two-byte hardware register that contains boundary
- The ACB-register is loaded at IMPL and is reloaded each tim the System Reset routine (GRST) is executed
- The ACB-register is addressed by the external address OA and can be used as a source or a destination.
The ACB-register is set at IMPL with a specific value determined by the main-storage and control-storage configuration. Certain feature mixes may require additional control storage, above the 32 K bytes that are standard. This expansion of control storage is made at the expense of main storage. The movement of the lower control-storage boundary into the main-storage area is done in 2 K byte increments. The change in the boundary location between main and control storage results in a different setting for the ACB-register.
Once the feature mix and control-storage size is established, the 370 microprogram disk generated at the plant contains the proper ACB setting for that configuration
For each access of main or control storage, a comparison is made between the ACB-register and the M-register. If a main storage access attempts to address the control-storage area, an address check occurs. If a control-storage access is made to a main-storage location, a machine check occurs.

ACB SETTINGS



M2
Main-Storage Size 112-K

If the comparison indicates that the $A C B$ value is more than the M2 value, a machine-check condition is specified.


M2
Main-Storage Size 160K


M2

Main-Storage Size 208K


M2

Main-Storage Size 256 K and Above

## ACB Compare for Main-Storage Access



If the comparison indicates that the ACB value is equal to, or less
than, the M-register value, an address check occurs.
Before comparison is made between the ACB-register and the M-register, for control-storage accesses, the output of bits 0 and 1 of ACB 1 may be altered on the input to the compare circuits. Circuits shown on this page test the status of bits $0,1,5,6$, and 7 of ACB 1 .
Effectively, the output of bits 0 and 1 to the compare circuits is calculated in the following manner.

| Main-Storage-Size | ACB 1 bits 0 and |
| :---: | :--- |
| 112 K | Decrement by 1 |
| 160 K | Gate straight |
| 208 K | Increment by 1 |

256 K (and above) Increment by nvert bit 0 .

[^0]SYS (System) Register
The system register gives the status or condition of the processor.
It is an external hardware register located at word address 05.
System Register
Byte 0 Machine-check interruption pending
1 Retry routine
Machine-check routine
Documentary console 2
Log present
Sub-block protection mode
Selector channel start I/O latch
Force module 0 to LSCS
Byte 1
Address contents
CPU interrupt force
SAR interrupt force
PSW restart
PSW restart
System control interrup
Timer interrupt force
Reserved for priority interrupt
Byte 2
Bit 0 Enable clear switch
Enable
Load file wait bit
CE key in CE mode
$4-\quad 00$ System reset - 10 subsystem load (IPL)
$5 \ldots 01$ Power-on reset - 11 system load (multiprocess)
Error in stop word
Instruction processing lat
H-Register
Machine-che
CPU high trap
Integrated file adapter (IFA) if installed
Selector channels 1,2, or 3 if no IFA
Selector channels 1,2 ,or 3 if IFA installed
Selector channel 4 if no IFA
Multiplex channel
IFA if installed
Store-display

## PRIORITY OPERATIONS - H-REGISTER

## Priority Operations

Priority operations, which may or may not be related to the urrent operation, can cause delay of the current microprogram outine. Most (not all) of the various priority operations are initiated by traps. A trap is basically a circuit-forced branch out the current microprogram routine to a priority routine. After he priority routine is completed, a return can be made to the

The interrupted routine is delayed further when several priority perations occur at the same time. Or in some cases, the
terrupted routine may be ended by the occurrence of a priority operation. For example, if an instruction address that specifies n unavailable main-storage location is used, an address-check priority operation occurs. The microprogram roution in he invalid address is used, is discontinued.
ion preference exists within the priorityA 1 liture. Execution preference is whibited in stances:
Circuit requests for two or more priority operations occur in the same CPU cycle, The highest-priority operation is executed first, the next highest second, etc.
During execution of a priority operation, a request for higher-priority operation occurs. The higher-priority operation is executed; the lower-priority operation is delayed until completion of the higher-priority operation, subject o the rules of exec
riority but do not use the trapping mechanism. All of the other priority operations use the trapping mechanism, which functions in the following manner.

1. In a CPU cycle, a priority operation request is recognized.
2. The control-storage address of the first control word in the priority microprogram routine is set into the $M$-register in what is known as the trap-1 cycle, the cycle following the one in which the request is recognized. (The normal next-controlword address, generated by execution of the word in progress, is set into the $N$-register.) The address set into $M$ is force for which the request is made.
The first word of the priority operation is read out of control storage and set into the C-register. Normally, this first word is a branch and link word.
3. The branch and link word stores the contents of S, P, N2, and N3 into a link location in local storage. (N2 and N3 contain the address of the word that would have been executed next if the the trap-2 cycle.
4. The priority routine is executed. Normally, the last word in the priority routine is a return word. This word loads the II information back into S, P, M2 (N2) and M3 (N3)
5. Execution of the interrupted routine is resumed at the contro word specified by the link (return) address in M2 and M3.

## Trap Operation

| TRAP 1 CYCLE | TRAP 2 CYCLE | TRAP 3 CYCLE | TRAP 4 CYCLE |
| :---: | :---: | :---: | :---: |
| Set By: <br> 1. Not Inhibit Traps. <br> 2. Request 0-9 <br> 3. 0 Time | Set By: <br> 1. Trap 1 INLK latch on. <br> 2. $0-45$ Time | Set $B y$ : <br> 1. Trap 2 INLK latch on. <br> 2. 0-45 Time | Set By: <br> 1. Trap 3 INLK latch on. <br> 2. $0-45$ Time |
| Purpose: <br> 1. Prevents any additional traps. <br> 2. Sets TR1 INLK latch at 90-135 time. | Purpose: <br> 1. Forces module address to M2 (N2). <br> 2. Normal M3 (N3) addr update. | Purpose: <br> 1. Normal address update to M2 and M3. <br> 2. TR3 INLK latch set at 90-135 time. | Purpose: <br> 1. Reset Block SPTL (Set at TR1 cycle). |
| 3. Prevents normal set to MD(). Regs. <br> 4. Forces trap address to M2 <br> M2 (añ) \& M3 (ns) <br> 5. N2 and N3 set blocked. <br> 6. Execute last word of interrupted routine. | * 3. BAL operation stores S, P, N2, N3 in link Area. <br> 4. TR2 INLK latch set at 90-135 time. <br> * BAL is normally the first word of a Trap Routine. | *NOTE: <br> The reason for Trap 3 and 4 cycles is to prevent continuous looping of Trap 1 and 2 cycles if an error is in the SPTL area. |  |



## H-Register

Many, but not all, priority operations cause an H -register bit to
e set on in the trap-2 cycle. The priority operations and associated $H$-register bits are:

| Operation Selector share cycles | H-Register Bit none | Trap Addre none |
| :---: | :---: | :---: |
| 'Machine check without I/O | но | - |
| a. Normal |  | D000 |
| b. HO is already on |  | D004 |
| c. One or more machine checks have already occurred (SYSO, |  |  |
| Bit $2=1$ ) |  | D008 |
| d. HO and SYSO Bit 2 are already on |  | D00C |
| Machine check with I/O | но | - |
| a. Normal |  | D010 |
| b. HO is already on |  | D014 |
| c. One or more machine checks have already occurred (SYSO, Bit $2=1$ ) |  | D018 |
| d. HO and SYSO Bit 2 are already on |  | D01C |
| Retry | H1 | - |
| a. Normal |  | D200 |
| b. H 1 is already on |  | D204 |
| c. A retry trap operation is in progress (SYSO, Bit $1=1$ ) |  | D208 |
| d. H 1 and SYSO Bit 1 are already on |  | D20C |
| CPU High | H2 | - |
| a. Set IC |  | D300 |
| b. CA trap |  | D304 |
| c. Address contents |  | D308 |
| d. System reset |  | D30C |
| Integrated File Adapter | H3 | - |
| a. Mini-Op end |  | D128 |
| b. Error end |  | D12C |
| c. Index |  | D124 |
| d. Gated Attn or D ADR |  | D120 |
| Selector Channels 1,2,3 (without IFA) | H3 |  |
| a. Exceptional status trap |  | D120 |
| b. Chaining (CC or CD) |  | D124 |
| c. UCW handling |  | D128 |
| d. D ADR trap |  | D12C |

## Operation

Trap Address
Selector Channels 2, 3/4 . H 4
(with IFA-SX2,3) (without IFA-SX4)
a. Exceptional status trap
b. Chaining (CC or CD)

D100
b. Chaining (CC or CD

D104
c. UCW handlin
d. D ADR trap

Multiplexer channel $\quad \mathrm{H}_{5}$
Integrated File Adapter
a. Return low $\quad$ H6 480

| a. Return low | D480 |
| :--- | :--- |
| b. Unused | D484 |

- D4

CPU low without I/O
None
b. Storage protect
c. Address check

D804
D808
None D80C
a. Spare
a. Spare
b. Storage protect
c. Address check

D814
D818
d. Spare

Scan/Clear
$\begin{array}{llll}\text { a. Scan storage } & \text { None } & \text { D380 }\end{array}$
the following rules apply to execution of priorit
A. A selector shares cycle can break into of priority operations A. A se first cycle of a storage control word and during an ECC the first cycle of a storage control word and during an
rentrol word.
B. Any trap priority opera

1. The first cycle of a storage word operation, or
2. A trap-2 cycle operation. (That is, trap-2 cycle can not be a trap-1 cycle for another trap.)
C. If H 1 is on, all other priority operations (except HO -machine check-and selector share cycles) are prevented. If, however, is on. Also, if the system is in a single-cycle mode of operation a store/display trap can be executed even if H 1 is on.
D. If H 3 is on, an $\mathrm{H} 3, \mathrm{H} 4, \mathrm{H} 5$, or H 6 trap cannot be taken. If H 4 is on, and $\mathrm{H} 4, \mathrm{H} 5$, or H 6 trap cannot be taken. If H 5 is on, H 5 or H 6 cannot be taken. If H 6 is on, an H 6 trap cannot be taken. In any of these cases, the $\mathrm{H} 3, \mathrm{H} 4, \mathrm{H} 5$, or H 6 trap remains pending until after H 3 (or H 4 or H 5 ) is turned off. E. Selector share cycles can delay execution of other traps for an indefinite number of cycles, depending upon the rate at which share cycles occur.
F. Discounting the effects of the various non-H-Reg priorities (share cycles, CPU low, scan/clear), the following hierarchy applies.
\(\left.$$
\begin{array}{ll}\text { H-Reg } & \begin{array}{l}\text { Blocks Trap Request } \\
\text { Bit }\end{array}
$$ <br>

for \mathrm{H} -Reg Bit\end{array}\right\}\)| H0 | None |
| :--- | :--- |
| H1 | H2,3,4,5,6,7 |
| H2 | H2 |
| H3 | H3,4,5,6 |
| H4 | H4,5,6 |
| H5 | H5,6 |
| H6 | H6 |
| H7 | H7 |

## Share Cycle Priority Operation (Applies to: Selector Channel,

 Block Multiplexer, IFA).Priority operation for selector-share cycles is as follows: Without IFA

The priority sequence is selector channel $1,2,3$, and 4 .

1. The priority sequence is selector channel $1,2,3$, and 4 .
2. A share-request for selector channel 4 will be taken if no other request is pending.

## With IFA

1. The priority sequence is selector channel 2 , IFA, and selector channel 3.

## Machine-Check Priority Operation (HO)

A machine-check trap occurs (if allowed by the machine-check bit in the PSW) because a series of retry operations has been unsuccessful. The number of retry attempts is determined by a hardware counter. Basically, a machine-check trap occurs either because errors are occurring faster than can be handled or because a hard error cannot be successfully retried.
An attempt will be made to form logout information and initiate a machine-check interruption (depending upon the value of the machine-check bit in the PSW). The validity of such logout info for for.

## Retry Priority Operation (H1)

The retry routine is entered through the retry priority operation (trap). The retry priority operation occurs when any machine check occurs if the retry counter is not full, retries are not masked off, and system register byte 2 bit 6 (indicates stop word error) is off. Depending upon the nature of the error and the word type the error may be detected during execution of the failing microprogram word (Type 1), during execution of the following word (Type 2), or may be detectable but uncorrectable (Type 3).

## CPU High-Priority Operation (H2)

## System Reset Microprogram

The system-reset microprogram is executed after a circuit system reset has been performed. This action is initiated by operation of: 1. The system reset key,
2. The power-on key, when power is off, or
3. The load key.

The circuit system reset causes various CPU registers and controls to be reset.

## Integrated File Adapter High-Priority Operations (H3)

Four trap addresses are provided: one for Mini-Op End, one for Error End, one for Index, and one for Gated Attention or D ADR.

## Selector Channels or Block-Multiplex Channels 1, 2, and 3 (H3)

When IFA is not present, four trap addresses are provided for channels 1, 2, and 3: One for Exceptional Status Trap, one for Chaining (CC or CD), one for UCW Handling, and one to protec the next entry of the D ADR list.

## Selector Channels and Block-Multiplex Channels 2, 3/4 (H4)

Four trap addresses are provided: one for Exceptional Status Trap, one for Chaining (CC or CD), one for UCW Handling, and one to protect the next entry of the DADR list. When IFA is preset, this trap is shared by channels 2 and 3 . For nonIFA, this trap is for the sole use of selector channel 4

## Multiplexer Channel (H5)

This trap is for the sole use of the multiplexer channel for handling data, status, and chaining functions.

## Integrated File Adapter Low-Priority Operations (H6)

Four trap addresses are provided: one for Return Low, and one for Diagnostics. The use of the other two is not assigned yet

Store/Display (H7)
Only one trap can be in operation at any one time. Store/Display pertains to printer-keyboard operations.

## CPU Low (No H-Register Bit)

Address Check
This trap occurs when an access to an unavailable main-storage area is attempted.
Storage Protection
This trap occurs because of a storage-protection violation
Address Adjustment Exception
This trap is used with DOS emulato
Scan/Clear (No H-Register Bit)
These traps are used for a clear-storage and a scan-storage operation.




## I-CYCLES

Processing a single software instruction may be divided into two parts: the $I$ (instruction) phase and the $E$ (execution) phase. parts: the I (instruction) phase and the $E$ (execution) phase. their format, length, and general form of execution.
The I-phase of processing performs the following basic functions:
Fetch instruction

- Initialize the CPU facilities for the completion of the processing. During the E -phase, the CPU performs the unique functions specified by the instruction Op code.



## I-PHASE FUNCTIONS

The initialization of CPU facilities for the E-phase is partially dependent upon instruction type. All instructions require an CPU R ofs, and a dition, am a instructions require the fetching of the seco. and from a general register, or the calculation of operand
operand from a general register, or the calculation of operand
At this
At this point, some observations may be made about the l-phase milar. In for example, the RX and RS/SI functions are very imilar. In fact, during the I -phase, an RS/SI instruction is handled xactly the same way as an $R X$ instruction with the $X 2$ field equa zero. Also, some functions are identical, with only the data
value being dependent upon the format and Op code (SPTL, U
and I update.)
It is also noted that the E -phase for some instructions is identi-
cal; such as, AR and $\mathrm{A}, \mathrm{NR}$ and N . The difference between these $R R$ and $R X$ types of instructions occurs only in the source of the second operand (general register or storage). It is possible to save ome control-storage words, and time, by including the operand fetch as an I-phase function for such RX format op codes.
The I-phase functions may now be illustrated as follows:


## Hardware Function

Each software instruction processed requires performing th previously mentioned 1 -phase functions. It is obviously desirab to minimize this time and thereby reduce the time required to process a given instruction. To minimize the number of machin oycles required during the $i$-phase (that is, the 1 -cycles,) some functions are performed by hardware. Additionally, some other characteristics of the machine are more fully exploited by hardware means.
First consider the previously defined I-phase functions which apply to "ALL" instructions. Hardware is used to perform the setting of IBU, SPTL, U, and the $I$-Reg update. These functions do not require microwords to be performed, hese, No ay adalional time during l-eycles,
Now Execution Routine. By strictly defining the starting control-storage address of each execution routine as a function of instruction Op code, it is
possible to perform a hardware-forced branch. The hardware branch on the Op code does not require any additional time, because there is no microword used to perform the branch and module switch.
The interface between storage and the CPU provides a double word transfer of eight bytes of data. During a read type of microword, the SDBO assembler provides the selection of the addressed word (halfword, or byte) from the doubleword actually read. The I-cycle hardware provides for buffering the entire doubleword from storage, via a time-slotting of data from SDBO to EBI. When an instruction is fetched from storage, the addressed word is routed from SDBO to the 1 -buffer, via EBI, dur ing the normal destination time in storage 2 cycle. During the next cycle time, the odd word is gated to EBI, and placed in the l-buff. This timeslot action occurs when is it is fore possible to buffer up to two words of data from the instruc tion strean when fetching one instruction from storage Upon completion of the instruction being processed, the next instruc tion may be available in the buffer and, therefore, need not be fetched from storage A savings in processing
A savings in processing time becomes obvious, especially if the concept of buffering a portion of the instruction stream will now be extended to include pre-fetching. Although the buffer does speed subsequent instructions, the fetch of the first (current) instruction does require some time. It is always more desirable to have the current instruction resident in the buffer. To get to this I-buffer condition, it is necessary to have obtained the instruction at some point during the previous instruction. This function of reading the next instruction from storage to the I -buffer is termed prefetching and is performed during I -cycles. As described in the Expanded Local Storage section, the TR Reg always contains a value representing the next doubleword address beyond the current I Reg value. The TR Reg is always lotting is forced to provide the ond then guarantees the $I$-buffers to be loaded with sequential data.

The I-phase functions at this point are:


## Microcode-Hardware Function

The complexity of the I-cycle functions have now been increased. Where, on a previous diagram, it was necessary to select one of three paths after fetching the instruction, it is now also required to:

## -

- select path if instruction is in the 1 -buffer.


## - determine whether a prefetch is required.

Additionally, it is desired to minimize the time required to perform both the above functions, and the basic 1 -phase function Microcode branch operations requires CPU time. I-cycle hard ware can force a control-storage address to the M -Reg. (for example branch on the op code). This facility is expanded to include all addressing within 1 -cycles. The I-cycle hardware provides the starting address of the I -cycle routine to the M -Reg, as a function of I -buffer status, instruction format and prefetch requirement. When the CPU encounters a RTN word (to I-cycles) this address is set into the M -Reg and the 1 -phase of the instruction beghs. Thereafter, except for some parts of the RX-align routine the I-cycle hardware provides the next control-storage address and a gating signal to the $M$-Reg, until the execution routine has begun. The l-cycle hardware than initializes for the start of the next I-phase.
The minimization of time spent performing the basic 1 -phase functions requires more hardware control. The I-cycle hardware controls the data inputs and setting of the SPTL Regs, and uses this faciity to select general registers from local store. By setting instruction to the L-Reg (R2 $X$ ) and gating a portion of the
 This gating to SPTL is done by hardware, and is, therefore, transparent to the microcode Note that it is necessary to set SPTL to the desired value one machine cycle before use. Furthermore, the I-cycle hardware can force and/or blo gating of data through a portion of the Expanded Local Store. This capability is utilized as follows: a microword is executed performing the arithmetic operation of $\mathrm{V}=\mathrm{LL}+\mathrm{V}$. During the previous machine cycle, a value is set into the P - and L -Regs of $\mathrm{P}=02$, and $\mathrm{L}=\mathrm{R} 1 \mathrm{~B} 2$ (for an RX format instruction). The underlined data value gives the general register specified by the B2 field of the instruction as the data source of the A-Reg. Although the microword is attempting to source the V -register, the I -cycle
hardware blocks this Expanded Local Store source, and forces the Disp2 field through the gating to the B-register. The microword function of adding the A - and B -Regs is then completed, with the result destined to the V -register. Thus, the microcode and I -cycle hardware are combined to perform the function of:
V = Base + Displacement
Most of the I-cycle microcode/hardware functions are performed this way.
Another significant interaction of microcode and hardware occurs when prefetching and calculation of an operand addres are performed simultaneously. The microword executed during a prefetch is of the form: RDW LL ADJ, V + 4. First, the V-Reg is blocked as an address source. Then, the TR-Reg is substituted as the address source for the $M$-Reg, with gating performed via the PAA, and I-cycle/ADR ADJ path to the M-Reg. At the sam time, the Disp field is gated from the 1 -buffer through the Expanded Local Store to the B-Reg. The A-Reg data source is an indirectly addressed general register, as previously described This form of microword normally performs an update of the B register value; however, this function is blocked and changed to an $\mathrm{A}+\mathrm{B}$ operation. The function; $\mathrm{V}=\mathrm{Base}+$ Displacement, is, therefore, performed during the storage 1 cycle. During storage 2 cycle, the destination of data to local store is blocked, and SDBO lime to lo louter, a pribed.

Because the I-cycle hardware and microcode are expected to operate simultaneously, the microcode must consist of specific microwords at fixed addresses. This is obvious because the hard ware is providing the control-storage address for the microwords, and then performing hardware functions coincident with the microword execution. What has not been obvious is how the hardware remains in sync with the microcode. This function is performed by routing the $M$-Reg output back to the $I-$ cycle hardware. Thus, when the M-Reg contains a value correspondin the conrons in formed at the next 0 time (that is coincident with the microword execution).

This introduction has provided the basic functional concepts of the hardware $1-$ cycles. Significant omissions include trapping, share cycles, correction cycles, error conditions, etc. It is expected that the hardware description in the rest of this section will have sufficient explanation for these conditions. The basic l -cycle functions are described by the following flow diagram.


## -Cycles Microcode Module Assignment

The I-cycle microcode routine, (GAAI) resides in the DF module of control storage. There is a direct relationship between the control-storage address, hardware functions generated, and micro code. Specifically, the hardware generates control signals (and a next control-storage address) from the contents of the M-register, to be active (and coincident) with the control word executed from that address.

The DF module is active if bit 1 of the Mode Reg (external address 08 ) is on.



I-CYCLES

## 1.Cycle Entry

1-cycles may be entered (and the I-cycle controls enabled) by either of 2 RTN words:

- Conditional: testing for interrupt. C3 bits 5 -7 will be (111). If there is an interrupt pending, the RTN word will be executed normally, and will not go to the I-cycle routine. If there is no interrupt, the return is to 1 -cycles.
- Unconditional: goes directly to I-cycles when C3 bits 5-7 are (011).

The $M$-register controls the decode of the return and accesses control storage using the address inputs to the $M$-register from l -cycles. The I -cycles inputs to the P - and L -registers are also when. Data is maintained on these inputs by the 1 -cycle hardware adjustment access).

## Initial I-Cycle Address

All 1-cycle addresses are in the DF module. The initial address for a given instruction is determined by

- I latches, which represent how much of the instruction is in the l-buffers (1-Bfr).
- The instruction itself and
- The requirement for prefetching the next instruction.


## Current Instruction Not Fully Contained in I-Bfrs

First consider the two cases where the instruction is not com pletely contained in 1 -Bfr. Before proceeding further, the instruction must be completely within the 1 -Bfr.

1. The first case (and highest address priority) occurs when the branch read latch is on. This occurs not only from the most obvious case of a macroprogram branch, (detected by the 1-register being loaded from EBI), but also from

- program modification (detected by storing within the present or next, storage doubleword address as compared to the 1-register).
- a prefetch condition that was not filled during the last I-cycle phase.
- blocking a trap during a prefetch in the last I-cycle phase.
- being in real instruction address compare mode.
- performing an execute macroinstruction.

These examples are summarized as "whenever the instruction must be read from storage." When the branch read latch is on, all other initial addresses are blocked and an address of DFOC is sent to the $M$-register input.
2. The second case (and next highest address priority) occurs when the Op load latch is on. The condition for setting this latch occurs when part of the instruction is in 1 -Bfr, but the remainder is in storage. The latch is set during the previous $l$-cycle phase if it is determined that a prefetch is required, but blocked, and only part of the instruction is in I-Bfr. When this latch is on, all other initial addresses are blocked and an address of DF14 is sent to the M-register input.

## Current Instruction Fully Contained In I-Bfrs

With the instruction fully contained in 1 -Bfr, the next condition considered for an initial address is prefetching. The rule for preetching is that a prefetch will be performed if the.
Present instruction ends at a doubleword boundary (The
Next op code is not available) or,

- Next instruction crosses a doubleword boundary. This is determined by hardware as a function of:
A. The halfword address of the present instruction within the doubleword.
B. The length of the present instruction and,
C. The length of the next instruction.
- A prefetch is blocked if the present instruction is decoded to be a branch type, or a special addressing case of an SS instruction, at an address of 6 or C .
The initial address is gated to the M -register according to the following table:

| $\quad$ Instruction | Without <br> Prefetch | With <br> Prefetch |
| :--- | :---: | :--- |
| RR (but not flt. pt. long) | DF20 | DF34 |
| RR (flt. pt. long only) | DF24 | DF3C |
| RX (double index only) | DF4C | DF5C |
| RS, SI, RX (not double index) | DF48 | DF58 |
| SS | DF6C | DF7C |

-BFR SET CONDITIONS FOR MOVE I BFRs
$\begin{array}{ll}\text { 1. RR Op and even halfword } & =\text { do nothin } \\ \text { 2. SS Op and odd halfword } & =S / R 0,1 \\ \text { 3. Neither of the above conditions } & =S / R 0\end{array}$
Prefetch and the next instruction is not $=S / R 0,1$
fully contained in the I BFRs
-bUFFER SET CONDITIONS FOR STORAGE WORDS
(begin in Stg 2 cycle)

1. Prefetch and the next $O p$ is not available $=S / R 0,1,2$
2. Prefetch and the next Op is available
$=S / R 1,2$
Load Lat
3. Op Load Latch
$=S / R 1,1,2$

## 1-Cycles Microcode and Control Hardware-Calculate Operand Address and Perform Prefetches




|  | Selector Channel 4 Direct Control | 3215 Printer Keyboard Channel to Channel |  |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { H } \\ & 1 \\ & \text { N } \\ & \text { G } \\ & \text { E } \end{aligned}$ | Phase 21 STG (control Stg. and high main Stg.) | Phase 21 STG $\text { (112 or } 160 \mathrm{~K})$ | Phase 21 STG <br> (208) or 256 K ) |
|  | ECC | ADDR Adjust I.V.W.U.I.BU, TR Regs. Logical Regs. | Channel Ctris <br> LRU Reg CPU ADDR ADJ CTRLS I-Cycle Ctrl. Op Code and I Buffers |
|  | Phase 21 STG <br> (control stg. and high main stg.) | Phase 21 STG. <br> (112 or 160K) | Phase 21 STG <br> (208 or 256K) |

B GATE (CARD SIDE)

| CARD LOCATION $\underline{\text { TYPE }}$ |  | ALD PAGE |  |
| :---: | :---: | :---: | :---: |
| B-C3D2 | Type 8551 | RU011 | Op-U2 Reg-Op Decode |
|  |  | RU012 | Op-U2 Reg-Op Decode |
|  |  | RU013 | Op.U2 Reg-Op Decode |
|  |  | RU014 | Op.U2 Reg-Op Decode |
|  |  | RU015 | Op-U2 Reg-Op Decode |
|  |  | RU016 | Op-U2 Reg-Op Decode |
| в-C3E2 | Type 8552 | RU021 | Imm Byte-U3 Regs |
|  |  | RU022 | 1 mm Byte-U3 Regs |
|  |  | RU023 | Imm Byte-U3 Regs |
|  |  |  | 1 mm Byte-U3 Regs |
|  |  | RU025 | Imm Byte-U3 Regs |
|  |  | RU026 | 1 mm Byte-U3 Regs |
| 8-C3F2 | Type 8553 | RU031 | 1-Cycles Generation |
|  |  | RU032 | $1-\mathrm{Cycles}$ Generation |
|  |  | RU033 | 1 -Cycles Generation |
|  |  | RU034 | $1-$ Cycles Generation |
|  |  | RU035 | $1-\mathrm{Cycles}$ Generation |
| B-C362 | Type 8554 | RU041 | 1 -Buff Ctrls and Gates |
|  |  | RU042 | 1 -Buff Ctrls and Gates |
|  |  | RU043 | 1 -Buff Ctrls and Gates |
|  |  | RU044 | 1 -Buff Ctrls and Gates |
|  |  | RU045 | 1 -Buff Cris and Gates |
| в-C3H2 | Type 8558 | RU051 | PAA Latches |
|  |  | RU052 | PAA Latches |
|  |  | RU053 | I-Cycles Controls |
|  |  | RU054 | I-Cycles Error Latches |
| в-С3в2 | Type 7771 | RU111 | I-Buffer |
|  |  | RU112 | 1 -Buffer |
|  |  | RU113 | 1 -Buffer |
|  |  | RU114 | 1-Buffer |
|  |  | RU115 | 1 -Buffer |
|  |  | RU116 | 1-Buffer |
|  |  | RU117 | 1 -Buffer |
|  |  | RU118 | 1-Buffer |
| B-C3C2 | Type 7771 | RU121 | 1-Buffer |
|  |  | RU122 | I-Buffer |
|  |  | RU123 | I-Buffer |
|  |  | RU124 | 1-Buffer |
|  |  | RU125 | 1-Buffer |
|  |  | RU126 | 1-Buffer |
|  |  | RU127 | 1 -Buffer |
|  |  | RU128 | 1-Buffer |

## Cycle Hardware Description

The hardware I-cycle concept increases CPU performance by:
Buffering instructions and prefetching (using a hardwar generated address for the next doubleword storage location instructions while calculating an operand address.

- Performing hardware controls concurrent with micro

Instruction decoding via a hardware forced branch on the eight bit Op code.



## A I-BFR 2, I-BFR 1, and I-BFR 0

Instruction Buffer (I-BFR): three one-word registers are used to hold the present instruction and next doubleword (where possible). Loading of the registers is from EBI.
Instructions are assembled on a halfword basis to obtain the OP-Code and immediate byte. The base and displacement fields are gated from the I-Bfr through separate assemblers as required
When the TR-Reg is used, the even/odd time-slot of data is
forced. When the 1 -Register is used, (DFOC) M3 bit 5 controls the gating. Bit 5 off $=$ even/odd
Bit on $=$ odd $/$ odd
 information will be loaded into all 3 l -buffers.

I BFR SET CONDITIONS for MOVE I BFRs

1. RR Op and even halfword
2. Neither of the above conditions
$\begin{array}{lll}\text { 4, } \begin{array}{lll}\text { Prefetch and the next instruction is not } \\ \text { fully contained in the } I-\text { - frr's }\end{array} & =S / R 0 & S / R 1 \\ & =S / R 1 & S / R 1\end{array}$

I BUFFER SET CONDITIONS for STORAGE WORDS (begin in Stg 2 cycle)

1. Prefetch and the next $O p$ is nor available $=S / R O$. 0 in in Stg 2
2. Prefetch and the next $O p$ is available $=S / R 1,2 \quad S / R 2$
$\begin{array}{lll}\text { 2. Pranch load latch } & =S / R 1,2 & S / R 2,2 \\ \text { 4. Op load latch } & =S / R 1,2 & S / R 1,2\end{array}$
$\begin{array}{ll}\text { 3. Branch load latch } & =S / R ~ 0,1,2 \\ \text { 4. Op load latch } & =S / R 1,2\end{array}$ $=S / R 1,2$

S/R 2

| ILC | IBFR | 1st hwd 0/8 | 2nd hwd 2/A | 3rd hwd 4/C | 4th hwd 6/E |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} 1 \\ \text { (RR) } \end{gathered}$ |  |  |  |  | $\begin{aligned} & \text { E-H:- } \\ & \text { H-H-H } \\ & \text { H-ETmom } \end{aligned}$ |
| $\begin{gathered} 2 \\ \text { (RX, } \\ \mathrm{RS}, \\ \mathrm{SI}) \end{gathered}$ |  |  |  |  |  |
| $\begin{gathered} 3 \\ \text { (SS) } \end{gathered}$ | 1 |  |  |  |  |

LEGEND: $-\mathrm{A} \rightarrow-=$ The end of the doubleword in the l-bfrs


The above chart represents the contents of the 1 -Bfrs for the 12 different combinations of instruction length and instruction location within a doubleword.


## B SPTL Registers

S-Reg Set from the Op reg for further use by the execution routine.
Set time for SPTL.


P-Reg Set to a value of 02 (or 62 for floating point) to allow addressing of local-storage areas containing general registers. CPU working area, and floatingpoint registers.
T-Reg Reset to zero for use in an align routine (if required).

L-Reg Set from the immediate byte register or base field assembler to allow indirect addressing of the assembler to allow indirect addressing of the

## c <br> E

Immediate Byte Modifier Register

- Used only by the Execute software instruction to modify the second byte of the subject instruction (if the $\mathrm{R}_{1}$ field of the Execute instruction is not zero).
- The register is set when the W -reg is destined, with data The register is set when the $W$-reg is destined,
from byte 3 of the $G R$ specified by the $R_{1}$ field. (Refer from byte 3 of the GR specified by the $\mathrm{R}_{1}$ field. (Refer W=LH, DF

DFA4 DF80

KF84

## D

## Immediate Byte Register

The Imm byte reg is used to hold the second byte of the present instruction during I-cycles. The output will:

- Load the U3-register.
- Be assembled with the base field to be gated to the $L$-register.

Be gated to the I-cycle controls.


## U-Register (Exp LS 53)

Part of this register is set only by hardware. The two-bit Instruction Length Code (ILC) is set to a value determine by the Op-reg decode. The condition code (two bits) is used by the I-cycle controls to determine whether a branch-on condition code instruction will branch. Byte 2 is set to the Op-code, by hardware only. Byte 3 is initialized to the immediate byte by hardware. Bytes 0 (except bits 0 , and 1), 1, and 3 may be loaded from EBI by microcode.

Byte 0 Bits 0-1 Instr. length code (hardware set only) Bits 2-3 Condition code
Bits 0.3 Special CPu
Byte 1 Bits 0
Bits 4-7 OMWP bits
Byte 2 Bits 0-7 Op code (Hardware set only) Byte 3 Bits 0-7 Immediate byte


## G

Special address-matching function-on a doubleword basis (bits 8-28).

- I-reg is compared to PAA. (V or W) TR-reg is compared to PAA ( $V$ or $W$ ). (These matches are required to
determine whether program modification is taking place in that part of the instruction stream that may have been loaded in the I-BFRs.)
- If the comparison is equal during a store operation, the BR read latch is set. (This forces a new loading of the -buffer Op-reg and IMM byte reg).


## H

V-Register (EXP LS 51)*
Bytes 1,2 , and 3 usually contain the second operand address.

## I

W-Register (EXP LS 52)*
Bytes 1,2 , and 3 usually contain the first operand address.

## J

Key Register
The KEY REG is byte 0 of the 1 -reg when it is destined. It contains the storage-protect key, bits $0-3$, bits $4-7=0$ ).
If V or W is used in a storage word as a source, the key reg is gated as byte 0 . If I, IBU, or TR is used, the key reg is always gated as byte 0 . The key-reg is set when the 1 -reg is destined.


## K I-Register (EXPLS 50)

Instruction counter register. Byte 0 : If the I -Reg is destined, byte 0 is gated to the key register. Bytes 1,2 , and 3 contain the instruction address.
The I-Reg is updated as follows:

## IBU-Register (EXPLS 54)

Upon entering $I$-Cycles, $I$-Reg bytes 1,2 , and 3 are set into IBU. If a retry condition is encountered during I-cycles, the instruction cycles may be repeated (Return to DFOC). In this event, IBU is moved to the $I$-Reg by the retry microprogram.

The two low-order adder positions (24-bit adder) add the instruct ion length to the 1 -register bits 29-30.

- Adder (except the low two bits) adds a " 1 " to 1 -Reg bit position 28. This sum represents the next doubleword storage location.
- A carry-out of position 28 is added to bits 27-8.
- A carry-out of position 29 indicates that TR bits $8-18$ are to be loaded into I for a hardware update
- An adder check turns the I-cycle hardware indicator on.

N TR-Register (EXPLS 55)

- The TR-Reg consists of bits 8.30 , with bit 31 always forced to a zero. (There is no bit 31 latch).
- Contains an address within the next doubleword after the addres in the 1 -register, to be used when prefetch or further fetch DF14) is required

Used to buffe
the l-register.
I hardware update, consists of: Loading I bits 29-31 from TR 29-31. Bit 31 of the I-register is not gated through the addr. bits 8-28 from TR 8-28 if the Adder bit 29 had a carry-out. $T R=1+1 L C+8$


Update I

Carrys from add carry bit 29 to bit 28 are not allowed, but remembered. If at I update time, a carry was remembered, it causes all of TR to be gated If at update time, a carry was remembered, it causes all od TR
back to $I$. Otherwise, only bits 29 and 30 , are used to update $I$.

$$
\vdash^{\text {I-Phase }-1}
$$





1. These controls are not the result of the Control Register decode
2. The Control line is activated by the corresponding address.
3. The set/reset of the I-Bfr's is also controlled by Command Prefetch.
4. This control line is activated, but not used.
5. From DFoo Through DF7C SPTL is controlled by I-Cycles.

DFEO or DFFO will activate this control line again to restore SPTL
after an align.
7. Set P , set L


## Share Cycle

If a share cycle is attempted during ICY, the ICY hardware is deconditioned. This occurs when the line 'Not I/O Op' becomes inactive. (See ICY address generationand control decode page.) With 'Not I/O Op' inactive, the generate address, and generate controls latches are deconditioned.


## Trap (Not Machine Check)

In the event of a trap during I-Cycles, the M-Reg will be set to
the appropriate trap address, and the trap will be taken. When the trap address enters the M-Reg, the DF Decode will turn off, suspending l-cycle operation.

## Trap (Machine Check)

If a machine-check trap occurs during ICY, the failing instruction is retried eight times before entering the hard machine-check routine.
The Retry Microrutine takes the contents of IBU (I-Reg Backup; that is, the current instruction address) and place it in the $I$-Reg. The Retry procedure is to then return to 1 -cycles to begin processing the instruction again.

## I-Cycle Error Conditions

Parity-check errors for I Bfr 0, I Bfr 1 Op and IMM Byte regs as well as half sum check errors are indicated in expanded local-storage register 56 (ICS) I-Cycle control display.

## Storage Correction Cycle

If a storage correction cycle occurs during I-cycles, the latches Generate Address and Generate Controls are not $\mathrm{S} / \mathrm{R}$. The line 'good data' blocks the clock pulse. (See I-cycles Address Generation and Control Decode Page).



## I-Cycle Operational Descriptio

Software instruction decoding on the 3145 is accomplished by a unique interaction of microprogram and hardware.
The microprogram used for instruction decoding is the GAAI routine, which resides in the DF module of control storage.

## I-Phase

During I-phase, the instruction is read out of storage and placed in 1 -buffers. Certain determinations may then be made concerning format, Op code, and instruction length code. The purpose of the -phase is to ensure that the correct data will be available for use during the E (execute) phase. Upon exit from the I -phase, the Op-code is used to point to the next control-word address of the microroutine for that format. (for a 1A add instruction, address C1AO is used as the entry to the GARR routine)

## E-Phase

In the E (execute) phase, data is read, stored, and the correct condition code (CC) is set. The operations indicated in I-phase are performed, using the operands fetched during I-phase. The address sent to the M-Reg is that of the entry to the execution routine.


## etch Operations

ddress 100


## FETCH

- l-bfrs are initialized
- This case may have occurred by a program branch to the nstruction at address 1004
Note: See Fetch Sequence (page 2-70) and Loading I-Buffers (page 2-53) for additional information.
mainstorage
ADDRESS
1004
D2 $O F$ 1D $01 \underbrace{1} \underbrace{2 D 02 \underline{47} 410501 \underline{1 A} 5 \mathrm{~A}}$
Further fetch required because the current instruction is not fully contained in the l-Bfrs.


## urther Fetch

- Required when the current instruction is not fully contained in the l-Bfrs.
- Recognized by:

1. The decoding of the current Op-code, which determines the length of the current instruction.
2. The 1 -register points to an address within the doubleword that the first byte of the present instruction is located.

- Accomplished by: (storage word at DF14)

1. Setting the Op load latch during DFO4 and forcing DFOO to branch to DF14 with the gating line Set Control Address. 2. DF14 is a storage word that forces the TR-Reg to the B-Re hus fetching the next doubleword from storage, using $S / K$ ble DF14, 2 in DF10, (arly in thele) l-befer 2 will be $S / R$ with the odd word. Note: see Fetch Sequence (page 2-70) and Loading I-Buffers (page 2-53) for additional information.

1A 5A| 4730 AO 2047 FO A2 50
Prefetch

## Prefetching

- Required when the next instruction is not fully contained in he I - ffrs.
- Recognized by a combination of decoding:

1. The l-Reg points to where the instructions come from within the doubleword.
2. The Op code indicates the length of the present instruction
3. Instruction look-ahead knows the format of the next instruction and therefore, knows the length of the next instruction.

- Prefetch is blocked under the following conditions:

1. All branch-type instructions.
2. Two SS instructions in succession (TR is pointing to the doubleword just fetched).

Fetch Sequence
(BRANCH LOAD SEQUENCE)

function


## Further Fetch Sequence

op Load sequence)

function



1. CONTROL WORD
2. time reference
3. MREG
4. icy ctrla reg
5. CONTROLS
6. FUNCTION




RX, RS, SI Sequences

1. CONTROL WORD
2. time reference
3. MREG
4. icy ctrl reg
5. CONTROLS
6. FUNCTION


## SS Sequences

1. CONTROL WORD
2. time reference
3. MREG
4. ICY CTRLREG
5. CONTROLS
6. FUNCTION


## -Cycles Alignment Routine

Cycle Entry with No Prefetch
Previous word was not a storage word.)
The align routine is entered at address DFBO, which is a delay word. The delay word allows the destine of the $V$
Reg.


## -Cycle Entry with Prefetch

Last word was a storage word, requiring a storage 1 and storage
cycle.)
The align routine is entered at address DFB4, thereby eliminating
the delay word. The delay word is not necessary in this instance
because the storage 2 cycle allows sufficient time for the $V$.
Reg to be destined.


## I-Cycle Alignment

The align routine enables data in main storage not on a word boundary to be aligned to appear on a word boundary.

Consider the following example:

GR $1=00001000$
GR2 $=00002000$
During the storage access, the bytes $0,1,2$ and 3 are placed in the $Y$-Reg. Through the use of the TA-TB control word function, bytes 2 and 3 are moved to bytes 0 and 1


The information is then place in the $Y$-Reg (via an indirect MOVE operation) in the form;


## I-Cycle Exit from the Alignment Routin

In some instances, it is possible to take an RX instruction and place the operand 2 data into a local-storage register. Once the operand 2 information is located in the register, it may use the RR format-execution routine. Consider the following example:


An RX ' $5 A^{\prime}$ ' add instruction has two operands, consisting of $R_{1}$ and $X_{2}+B_{2}+D_{2}$. If the operand two fields are combined, the instruction would then appear as a ' $1 A^{\prime}$ ' RR instruction. The operand 2 data for both formats is placed into the $Y$. register before entering the execution phase.

During the align routine, the operand 2 data is placed in a ocal-storage register. Upon exiting the align routine, the RR execution routine may be used

[RR]

| AR $R_{1}, R_{2}$ |  |  |
| :--- | :---: | :---: |
| $1 A$ | $R_{1}$ | $R_{2}$ |$\underbrace{8}_{$|  Register  |
| :---: |
|  Operand  |
| 1 |$} \underbrace{112}_{$|  Register  |
| :---: |
|  Operand  |
|  O  |$} 15$

## -Cycles Program Modification

## Program modification is detected by a store operation using V or

W , as a storage address within the present, or next storage double word address, as compared to the I- or TR-Reg. Only bits 8-28
When program modification is detected, the branch read latch is set, and the modified instruction is loaded into the l-Bfrs.
In this example, the Insert Character Op code causes the modi fication of a portion of storage that is already loaded in
1 - Brrs. To continue operating on the old information in the
-Bfrs would cause the wrong result. To replace the old informa-
tion, the branch read latch is set; and the modified information
is loaded into the I-Bfrs early in the next 1 -phase.


1-bFR 2

I-BFR 1 ADOD LABEL 43200405
D200F124F inout 1C2, INOUT + 1 , INPUT
MVC OUTPUT (00),

1.bFRO
$\qquad$

# REMEMBER <br> There is a Reader's Comment Form <br> at the back of this publication. 



This statement would normally cause the word in main storage at the address specified by the $V$-Reg to be read out and placed in the $Y$-Reg
This is not the case when in the DF module of control storage The address DFOC activates certain lines that cause the handling of data to be significantly different. The lines activated by address DFOC are: Command Branch Load and Force I Reg These lines cause the following action to take place,

1. The data from storage will be placed in the $I$ Bfrs and the $Y$-Reg will equal $I B f r 0$.
2. The I-Reg data will be transferred to the B-Reg, and the V-Reg





GR1 $=00000000$
The base register is assumed to be zero
for this example, which causes an
unconditional branch to the first instruction (47). The ADD instruction
$(5 \mathrm{~A})$ is used only to provide data for the registers.

## Partial Instruction Stream 1-Cycles Example

The following instructions are contained in main storage.

## 1A $325 A 412 \mathrm{D} 021 B 46 \quad$ (IC set to address 1000



## Add (1A) Instruction

The 1 A instruction starts at address 1000 in main storage. To start processing at that address, assume that the set IC key is pressed. During the set IC microroutine, the I-Reg is destined (This sets the instruction counter to address 1000). The IBU Reg has address 1000 and the TR Reg contains address 100A I-Reg as a result of the set IC nicroubleword. Destining the read latch (RU o43) to set IC microroutine causes the branch read latch (RU 043) to set. Upon completion of the set IC routine the start key must be pressed, which initiates the start micromicroword. The combination of the IO RTN LNK Rnd Lhe fact that the $M$-Reg is not at address DFXX along with branch read latch (previously set on) forces the M-Reg to address DFOC T M-Reg addresses control storage and reads out the control word at address DFOC.

CONTROL WORD AT DFOC- (RDW Y ADJ, V + 4

1. $M$-reg is at DFOC
2. This is a RDW, force I to $B$ and read the doubleword at $M S$ 1000 and put it on SDBO.
a. This double word ( 1 A 325 A 41 2D02 1B46) will be in the SDBO Pre-Asm early in stored bycle 2 (storage cycle 1 was addressing MS).
b. Late in Stg Cycle 2, the even word from the SDBO Pre Asm will be gated to the SDBO Asm through EBI to the 1 -bfrs. I-Bfrs 0,1 , and 2 will be "set/reset" (S/R); and a the end of storage 2 cycle, all three Bfrs will contain th same information (the even word).
c. During the control word DFOC, the M-reg was set to address DFOC. Through hardware, the M-Reg is forced to DF04 by using the gating line 'Generate Address' (RU 031).
. The M-Reg reads out the control word from control
rage address DF04.

## Control Word at DFO4 - $\mathrm{Y}=\mathrm{Y}$, SO

1. Early in the cycle, the odd word of the doubleword read out during DFOC is gated from the Pre-Asm to the SDBO Asm through EBI to the 1 -Bfrs. This time only 1 -Bfrs 1 and 2 will be 'S/R'. I-Buffers 1 and 2 contain the same information, the odd word I -Bfr O contains the even word.
1 bUFFERS

2 | 2 D 02 | 1 B 46 |  |
| :--- | :--- | :--- |
|  | 2 D 02 | 1 B 46 |

1 | 2 DO | 1 B 46 |  |
| :--- | :--- | :--- |
|  | 1 A 32 | 5 A 41 |

2. The Op code (RU 118) and the Imm byte (RU 128) are set into the Op Reg and Imm byte Reg respectively. (I-Reg indicates which byte to gate to the Op-Reg).
3. The ICY controls decode the Op code and set the ILC in UO Bits 0 and 1 . The ILC is also made available to the add-carry (it is available to the add-carry at the time the $I$-Reg is updated)
4. The Op Reg decode and the I-Reg are used to determine whether the present instruction is fully contained in the buffers. The Op code indicates the length of the current instruction and the $I$-Reg indicates what part of the doubleword the current instruction came from. Therefore, through this combination of decoding, it can be determined whether furth fetching is needed. (Further fetch is defined as when the present instruction is not fuly contained in 1 burfers) intruction is fully contained in the Bfrs. Th Oplod -load latch (RU 043) is not turned on.

## Control Word at DF04 (Cont'd)

5. The present instruction is fully contained in the I-Bfrs. The I-Bfrs must be decoded to see whether the next instruction is fully contained in the $I$-Bfr's. Instruction Look Ahead is use to decode the format of he Op code that is following the current instruction. The decoding of this formaen incates the The 1 -Reg keens track of the oddress that the data came from within the doubleword, Through this combination of decoding it can be determined whether the next instruction is fully contained in the l-Bfr's. If not, a prefetch is performed (a contained in the $I$-Bfr's. If not, a prefetch is performed (a
prefetch is defined as: when the next instruction is not fully contained in the I-Bfr's) the next doubleword is loaded using the TR-register contents as an address. If there is not enough room in the I-Bfr's for the next doubleword, the prefetch is blocked. Prefetch is also blocked on all branch type O-codes (In this case a prefetch is not required)
The S- and L-Re gs are set from the Op-Reg and Imm-Byte Reg. This occurs during ICY and when a cycle is taken. LL operand 2. LH $=$ Operand 1
6. During the control word DFO4, the $M$-Reg was at address DF04. The M-Reg is forced via hardware to address DF00, by the gating line 'Generate Address' (RU 031).
M-Reg at DF00, the M-Reg reads out the control word from control storage address DFOO

Control Word at DFOO (Y $=\mathrm{Y}, \mathrm{SO})$

1. This is a delay word to allow the hardware to develop the next address.
The gating line 'Set Control Address' (RU032) is needed because a new sequence of Control words is being started that DF20 does not always follow DF00 In this case, been decoded to 1 A and will cause a branch to DF20.
2. During the control word DF00, the M-reg was forced to DF20

Next ICY address formation
Once the instruction is contained within the 1 -buffers, the next address is formed as follows:

M-Reg at DF20, the M-Reg reads out the control word from control-storage address DF20.

Control Word at DF2O (Y = LL, DF) (the last cycle in 1-Phase) 1. The word $Y=L L$, $D F$ (LL points to operand 2).
2. The contents of GR2 are placed in the $Y$ Reg.
3. At the end of this cycle, the value to be destined to the $Y$-Reg will be in the $Z$-Reg.
4. U2 and U3 are set from the Op Reg and Imm-Byte-Reg respectively, so that the information will be available to the microprogram during E Phase.
5. Update $I$-Reg $(1=1002)$ (Note: TR will be updated after the $S / R$ to the $I-R e g$ ).
6. At the conclusion of $I$-phase, the Op code has been decoded (in this case 1A) and the next address is known (C1AO).
7. The M-Reg is forced to C1AO
$M$-Reg at C1AO, the M-Reg reads out the control word from control-storage address C1A0.

## EXECUTE PHASE (I-CYCLES)

The control word at address C1A0 is read out (The first cycle of $E$-Phase of the 1 A instruction).

Control word at C1AO - (LHC $=\mathrm{LH}+\mathrm{Y})$
A. The following hardware functions are completed for $1-$ cycles

1. The Bfr's are still being move.
2. $\mathrm{S} / \mathrm{R}$ the Op-Reg and the Imm Byte Reg from the next

Op Code and Imm Byte. The I-Reg was updated just before leaving I-phase; therefore, the I-Reg is pointing to the next
3. In E-Phase, the Op Reg and Imm byte Regs cannot be set into the S - and L -Regs. The system must be in 1 -cycles to
4. 4. The TR-Reg will be updated to point to the next double
doubleword. following.

1. LH is pointing to GR3
2. $Y$ has not been destined $(Z=Y)$.
3. At source time, the $Z$-Reg is gated back to the $B$-Reg controll ed by Destination Look Ahead, and the contents of GR3 are gated to the $A$-Reg. At the end of this cycle, the sum of GR3 and 2 will be in the $Z$-Reg and will be destined to GR3 in the next cycle.
4. The 1 A add instruction is now complete.
a. The S-Reg will be changed by Stat sets.
b. The U2- and U3-Regs still contain the Op code and Imm byte of the current instruction.
c. The L -Reg still contains the address of operations 1 and 2
d. The microcode sets the condition code, test overflow,
etc.
e. While in E-phase of the 1A instruction, the ICY controls are decoding the next Op code to determine the controls required for the next 1 -phase operation and the first address that will be used upon returning to ICY.

## Example 2B Add (5A) Instruction (Double Indexing with Alignment)

1A $32 \underbrace{5 A 412 D 021 B 46}$


Operand $2=$ main storage addr 3D02
Add


A $\mathrm{R}_{1}, \mathrm{D}_{2}\left(\mathrm{X}_{2}, \mathrm{~B}_{2}\right) \quad[\mathrm{RX}]$


The second operand is added to the first operand, and the sum is placed in the first operand location.

## RX With Double Indexing and Alignment

- The definition of double indexing is: Neither base nor index fields are using GRO (zero). Another control word is needed to calculate the operand.
- Alignment: (operand 2 is pointing to a storage address; the data at that address will be added to the contents of the GR that operand 1 is pointing to).
Fetch data from storage (using operand 2).
Align data in the GR.
Both operands are now in local storage
The same routine may be used as in the RR Add to add the two operands because both operands are in local-storage registers.


A Developing address DF4C after E-Phase of the 1A Op-code. During E-phase of the 1A Op code, the Op-Reg contains the next Op code 5A. During this time, ICY controls are setting up for the next address in the SF module by decoding the next Op code 5A. The next address 4 C is developed by the lines ILC, RX, RS, SI, SS, and IF MORE THAN ONE M-WORD. (The line 'if more than one $M$-word', is developed from the decode of double index). After the execution phase of the Add ( 1 A ) operation is complete, the RTN LNK microword develops the gate line 'set control address' (not DF'). 'Set control address' gates the developed ' address $4 C$ to the $M 3$ assembler, and gate $D F$, to the $M 2$ assembler. Rtn to ICY gates the assemblers to the M-Reg, setting the MReg to the next address DF4C
At the end of DF4C, the V-Reg = Base + Displacement (2D02)

B The transition from address DF4C to DF40 is accomplished by using the decode of the ICY Ctrl Reg 4C and gating line 'Generate Address'. C Address DF40 to address DFBO; (going to the Alignment Routine) 1. 'RX with alignment' develops the gating line'Op-Branch to DF'.
2. 'Op Branch to DF' gates 'Align Entry' (in this example, the last control word in ICY is not a prefetch; therefore, the 'Low Bit $Y^{\prime}$ will be zero and the Op code 5 A will develop a B) to the M3 assembler, and DF to M2 Assembler.
'Gate ICY to $M$-Reg' gates the assemblers to the $M$-Reg. The M-Reg contains DFBO, which is the first address in the align

## Beine.

Being in the align routine deactivates the ICY controls. This is done by M3 bit 0 being on, which deactivates 'generate address' latch control words in the align routine develop the next address the control words in the align routine develop the next address, routine, which are developed by ICY controls).
Note the setting of U2-U3, updating I-Reg, etc., when going from DF40 to DFBO (Op Reg and Imm byte will be set in the first control of E-phase of the 5A Op-code)
The first control word in the align routine is a delay word to allow the destine of the $V$-Reg. This is necessary because the next
D control word 'DFB4' in the alignment routine is RDWY ADJ
$J+4$, TB. The $V$-Reg is addressing storage, and 'ADJ' (hardware adjustment) specifies that the $V$-Reg must be taken through the Addr Asm to address storage. Destination Look Ahead may not be used to get data to the Addr Asm; therefore, DFBO must be used to allow destine of the $V$-Reg so that it will be available to the address Asm during 'DFB4'.
At the end of the alignment routine, the data that operand 2 was pointing to is fully aligned and is in local storage (in the $Y$.
The last address in the align routine is DFEO, M3 bit 0 being on and the line ' $F O$, EO (M3)' activates the gating line 'Op Branch' still in the Op-code regitser. The align routin ' Op Branch' ( on Opcode) causes a hardware branch. ${ }^{*}$ LH is pointing to operand 1 (GR4), and the data that operand 2 was pointing to is aligned and in the $Y$-Reg. It is now possible to branch to the RR add routine in the $Y$-Reg. It is now possible to branch to the RR add routine
and add the two locations in local storage. The first control word found in the RR add (at address C1AO) is LHC $=L H+Y$. Hardware takes the present Op-code 5A and 'minus 4' from the left hex digit of the present Op-code. Therefore, the present Op-code (5A) is changed to Op-code of 1A. This is how the ICY controls set up the next address when leaving the alignment routine of some RX instructions and Op-branch (on Op-code) to the execute routine for a RR instruction.

## MVC (D2) Instruction Example

## ainstorac

address
1004
D2 OF 1D 01:2D 02 47F1 0501 1A 5A

## Further fetch required because the in the --Bfr's.

## I-Phase for MVC (D2) Requiring Further Fetch

- Set I/C to 1004.
- DFOC (M-3 bit 5 is on, forcing the odd/odd time slot). Gate in storage cycle 21 -Bfr's 0,1 , and 2 will be $S / R$ with the odd word.
- DFF04: early in the cycle, I-Bfr's 1 and 2 will again be $S / R$ with the odd word. The Op-Reg, Imm byte, ILC and $S$ and $L$ will be set. If the current instruction is not fully contained in the $B f r$ 's the 'Op latch' turns on.
- DF00: delay 'set control address'.
- DF14: 'Op load' latch on and 'set control address' caused eneration of DF14. RDW. force TR to $B$ - Reg (fetch nex doubleword). Storage 2 cycle S/R Bfr's 1 and 2 from even word. Next, the 'generate address' gating line is needed
- DF10: (delay) S/R Bfr 2 from odd word. Format the branch A new sequence of words is being started in ICY. Therefore, the gating line 'set control address' is needed. The Op code in the next address ' 6 ' ' is developed by:

ILC, and SS develop the ' 6 '.
If there is more than one control word and the control line 'not RR or FLP with prefetch' will develop the " C ".

- $D F 6 C W=L L+W$ (add base $1+$ displ1 to $W$-Reg) *Block 'W' as a source and gate Displ. 1 from Bfr 0 to the B-Reg. LL points to base register. At the end of this cycle, the Z-Reg must be in LL for the next address to calculate operand 2 ) To develop the next address, the gating line 'generate address' is activated.

DF60 V = LL + V, Block V as a source, gate displ. 2 from Bfr 1 to the $B$-Reg. LL is pointing to Base Reg 2. During this cycle, the W-Reg was destined. At the end of this cycle, th Z-Reg will contain operand 1. 'Op Branch' to CD20. Leaving 1 -phase to E -phase, set U2 U3. Update the I -Reg (must update $I$ before the Bfrs are moved and set Op -Reg and Imm byte). MWve Bfrs (this overlaps into first cycle of E-phase).

- CD20: Set Op-Reg and Imm byte with Op-code and Imm byt of the next instruction. (The I-Reg indicates where the Op-cod and Imm byte are in the Bfr's.
- CD20: Set ILC (from next Op code). Update TR. The S and L Regs will not be set from the Op and Imm byte because the addressing range is out of ICY (DFXX Module).
- During E-phase of the MVC, the microprogrammer has the Opcode and Imm byte available in U 2 and U 3 . The length will be derended in 2 and 3. The S-Reg will be changed by Stat sets. Move characters. During E-phase, the ICY controls are decoding the next Op-code 47 to develop the first address that will be used when returning to ICY after E-phase of the MVC Op. code.
- XXXX - RTN LNK II - The ICY controls provide an I-cycle starting address of: DF48. If there is no interrupt pending, this is the data value set into the $M$-register.
- DF48-V $=\mathrm{LL}+\mathrm{V}$ - Block V as a source, gate displ2 from Bfr 1 to the $B$-Reg. $L L$ is pointing to base Reg 1 . 'Op Branch' to C470. Leaving the $I$-phase, set U2U3. Update the $I$-Reg and move the 1 -buffers.
- C470: Beginning of E-phase for branch instruction. V-Reg is destined with sum Base + Displacement.
- Note that a software branch has occurred. Refer to example 1 for any further explanation.


## remember

There is a Reader's Comment Form
at the back of this publication.

## Execute 44 Instruction Example

The execute instruction causes one instruction in main storage
to be executed out of sequence without actually branching to the object instruction. For example, assume that a move (SII) in struction is located at address 3820 , with format as follows:

| Machine Format |  |  |  |
| :---: | :---: | :---: | :---: |
| OP Code | $\mathrm{I}_{2}$ | B1 | D1 |
| 92 | 66 | C | 003 |

> Assembler Format | OP CODE $D_{1} B_{1} \quad I_{2}$ |
| :--- |
| MVI $3(12) X^{\prime} 66^{\prime}$ |

where register 12 contains 00008916
Further assume that at storage address 5000, the following execute instruction is located:

$\left.$| Machine Format |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
| OP CODE |  |  |  |  |
| $\mathrm{R}_{1}$ |  |  |  |  |
| $X_{2}$ |  |  |  |  | $\mathrm{~B}_{2} \mathrm{D}_{2} \right\rvert\,$| 44 | 1 | 0 | A |
| :---: | :---: | :---: | :---: |

Assembler Forma |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| 44 | 1 |  | $A$ | $\mathrm{~B}_{2}$ |

$0 \quad 7811121516192031$
OP CODE $R_{1} D_{2} X_{2} B_{2}$
$1,0(0,10)$
where register 10 contains 00003820 and register 1 contains 00 of FO 99.

When the instruction at 5000 is executed, bits 24-31 of register 1 are ORed inside the CPU with bits $8-15$ of the instruction at 3820:

| Bits 8-15: | $0110 \mathrm{0110}_{2}=66$ |
| :--- | :--- |
| Bits 24-31: | $1001 \mathrm{1001}_{2}=99$ |
| Result: | $1111 \mathrm{1111}_{2}=$ FF |

Result: $\quad 11111111_{2}^{2}=$ FF
causing the instruction at 3820 to be executed as if it originally were:

| Machine Format |  |  |  | Assembler Format |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OP CODE | $l_{2}$ | $\mathrm{B}_{1}$ | $\mathrm{D}_{1}$ | OP CO | ${ }_{1}$ | $B_{1}$ | $\mathrm{l}_{2}$ |
| 92 | FF | C | 003 | MVI | 3 | (12) | X'FF |

## However, after execution

Register 1 is unchanged.
The instruction at 3820 is unchanged
Storage location 8919 contains FF.
The CPU next executes the instruction at address 5004
(PSW bits 40-63 contain 0050 04)


1. a. Assume that the instruction being processed had prefetched storage location 5000.
b. During the E-phase, the I-cycle starting address of DF48
is provided as data input to $M$-Reg.
for Instruction O-Code '44'

- Base 1 was gated to LL during the Rtn to ICY.
- 1 -Reg $=5000$
- During E-phase of the previous instruction, ICY controls recognized that the current and the next instructions are fully contained in the I-Bfr's. Therefore, the first address of ICY for Op-code 44 is DF48

DF48 'set control address' and the lines 'ILC, RX, RS, SI, SS, and not RR or FLP with prefetch' cause address DF48 be gated to the M-Reg

NOTE: Op Branch to DF (The three control words used for the "Execute Instr' are referred to as "align". That is, they re in the DF module; and when entering these three words, the ICY controls are inactive. The I-Reg will be updated to 5004 (next sequential instr).

- DFA4: ‘Op Branch to DF gates out align entry A
- The word at DFA4 moves the GR specified by the R1 field to the W -Reg, and in doing so:
a. Sets the execute latch on (I- or $V$-Reg will be $V$ )
b. Loads the immediate byte modifier Reg-and ORs it with Imm byte Reg because R1 is not GRO.
- Rtn Lnk (DF84): The first address in ICY will be DFOC because the 'branch read' Latch was found ON during DF84.

I-Phase for the Subject Instruction

- DFOC: The 'execute' latch is on, indicating that the V -Reg hould be used in place of the $I$-Reg to address storage. The $V$ Reg contains the address of the subject instruction that was calculated as operand 2 during 1 -phase of the execute instruction.
- $V+4$, used if further fetch is required to load the subject instruction.
- After E-phase of the subject instruction, return to DFOC and reload the Bfr's.
The I-Reg was not updated during the subject instruction herefore, the next sequential instr. will be loaded from th instr. stream (from address 5004).

Arithmetic and logic operations in the CPU are processed by two one-byte arithmetic and logic units (ALUs).
ALU operations and program symbols:
Symbol Operation
$\begin{array}{ll}\text { A, } & \text { AND } \\ \text { OR, } & \text { OR }\end{array}$
,OE, Ex, Exlusive OR
True ADD
Complement ADD
Decimal ADD

- Binary ADD
,A-, Complement AND
The two input operands for the ALUs are entered into the A-register and the B-register and gated through their
Two ALUs are provided to allow simultaneous operation
in halfword operations and to provide checking during
logic-byte operations
By using two ALU cycles during a CPU cycle, the ALU
system can binary-add two fullword operands.
Normal operations are for either byte operands or fullword operands as defined by the control word.
Special gating controls are provided in the entry of each
ALU to allow manipulation of byte operands for logic and rithmetic operations.
The description of ALU operation in control words is given Chapter 4 of this manual.



## A-REGISTER AND A-BYTE ASSEMBLER

The A-register serves as the A source entry for the ALU system and to enter data into main storage through the SDBI. Input data for the A-register comes from the A local storage, the external registers, or a previous ALU output from the Z-register.
Parity is checked on all four bytes of the A-register during entry. An error condition is reported in MCKA byte 2 bit 4. The A-register is a fullword (four-byte) register that normally enters the fullword.
The A byte-assembler provides the means of presenting the A-register bytes to the ALU system and to the EDBI.
The A byte-assembler has a four-byte output to allow
assembling a fullword to feed the EDBI.
Only the byte 2 and byte 3 assemblers feed the ALU system and have gating to enter any of the four A-register bytes into either output.
Byte 0 assembler cannot gate the A-register byte 1 , and byte assembler cannot gate the A-register byte 0 into their outputs, The hiey are not required in defined operations.
The high-order three bytes of the $A$ byte-assembler do not have parity check but depend on the receiving area checks. The byte 3 assembler is parity-checked because of its use in A-register error.



## B-REGISTER AND B-BYTE ASSEMBLER

The A-register serves as the B source entry for the ALU system and the data address entry for the $M$ and $N$ registers.
Input data for the B-register comes from the B local storage, the A-register, the SPTL external, or a previous ALU output from
the $A$-register, the SPTL external, or a previous ALU output from
the - -register.
Parity is checked in all four bytes of the B -register during entry
An error condition is reported in MCKA byte 2 bit 5 .
The B-register is a fullword (four-byte) register that normally enters a fullword.
The B byte-assembler provides the means of presenting the -register bytes to the ALU system
The B byte-assembler can gate any byte of the B -register into ooth byte 2 and byte 3 outputs to feed the respective ALUs. The B byte-assembler has a parity check on both outputs, and an error condition is reported as a B -register error
b REGISTER


## ALU A ENTRY GATING

The logic requirements of the system make it necessary to be able
to block or transpose (cross) a part or all of the A entry byte
operand
The high ( $0-3$ ) and low (4-7) portions of the operand are
separately gated to allow moving a portion straight to the ALU or
to cross high and low in entry to the ALU
When none of the ALU entry gates are activated, the entry is
blocked and the operand is presented to the ALU as zeros.
For a normal entry, both straight gates are raised and the full byte is entered.

For a crossed or transposed entry, both cross gates are raised or operations requiring only one portion of the operand, the appropriate gate is raised to enter the desired portion into the specified position of the ALU with zeros in the ungated portion.


## ALU B ENTRY GATING

The logic requirements of the system make it necessary to be able to block all or part of the B entry byte operand and to enter the shift and $K$ factors.

The high ( $0-3$ ) and low (4-7) portions of the operand are separately gated to the ALU entry in order that one or both porFons may be blocked and entered as zeros for the operand
entry, both of the gates are raised and the data is transferred straight to the ALU
When the normal entry is blocked, the byte developed in
either the shift assembler or the $K$ assembler can be gated.
The ALU B entry has a true/complement gating that reverse the binary bit levels of the operand byte when the complement line is raised.
The complement line is under control of the minus operation sign or the presence of the SO bit when the operation sign is $\pm$ in the control word.


## SHIFT GATING

Special ALU entry gating is provided to allow the two-cycle righ
hift (four bits) operation.
During both cycles, the low-order four bits of byte 2 and the
high-order four bits of byte 3 are assembled as a byte for the B entry of ALU-3.
During the first cycle, the high-order four bits of the $\mathbf{T}$-register
are set into buffer latches in the shift assembler, and the low-order
our bits of byte 3 enter the $T$-register
During the first cycle, the low-order four bits (4-7) of byte恠 byte for the B entry of ALU-2.
During the second cycle, the buffered T-register bits and the high-order four bits ( $0-3$ ) of byte 2 are assembled as a byte for the $B$ entry of $A L U-2$.
The A entries for both ALUs are blocked and enter zeros for both cycles.

## Shift Assembler



## ALU K ASSEMBLER

The $K$ assembler for the ALU gates fixed constant and con
stants defined by the control word to the B entries of the ALUs. Byte 2 of the control word in the C -register can be gated
directly as a full byte to the ALUs.
The low-order four bits (4-7) of byte 2 in the C -register can be gated to the low-order (4-7) of the K byte with zeros in the high order (0-3).
The low-order four bits (4-7) of byte 2 in the C -register can be gated to the high-order ( $0-3$ ) of the K byte with zeros in the low order (4-7).
The high-order four bits ( 0.3 ) of the $T$-register that define the bytes to be read or stored are converted to a binary count byte
for adjusting the address and the count.
The four memory flag bits from the selector-channel buffers are converted to a binary count byte for adjusting the address and count during share cycles.
When C -register byte 0 bits 2 and 3 are used to define the size binary count.
For a decimal operation requiring binary to decimal adjustment K66, K60, or K06 value is developed during the second pass.


## ARITHMETIC AND LOGIC UNIT (ALU)

The arithmetic and logic unit (ALU) performs the logic manipula-
tion and adding operations in the CPU.
Two ALU units are provided to allow halfword binary and
word-move operations in one pass.
Two ALU passes can be made during a CPU cycle to complete a fullword binary or word-move operation.
Each ALU consists of the $A$ and $B$ entry gates, the logic and
arithmetic circuits, and output gating to position the output byte in the $Z$-register.
ALU-3 entry lines are checked for invalid decimal digit to ensure a correct decimal output with errors reported in S 1 bit. A carry look-ahead circul is shared by ALUs to allow simu During logical perations, both ALUs are fed with the same data, and a logical check circuit compares the results and repor data, , errors through MCKA byte 2 bit 2
presentation, and gates defined by four outputs for any input select the appropriate output to set the control-word operation Three of the ALU circuits provide the logic AND, OR, and OE outputs; the fourth combines these with the carry inputs to develop a full sum output used for decimal arithmetic.
The A-logic function is performed by raising the complement
line in the $B$ entry and gating the AND output.
A parity prediction (generator) circuit on each ALU develops an output parity based on the inputs and the operation and is proven by the parity check of the $Z$ register.
In word operations the ALU-2 output is set into ZO and $\mathrm{Z2}$ and ALU- 3 output is set into $Z 1$ and $Z 3$ on the first pass with an
update of $\mathrm{Z0}$ and $\mathrm{Z1}$ on the second pass.
For byte operations ALU-3 output is set into all Z-register bytes to allow the SDBO byte assembler to enter the byte into any position.

## Half-Sum Checking

The half-sum lines (OE) developed from the two ALU operands are tested against the parity bits of the two operands to check the parity of the entry data.
Each half-sum line indicates the odd/even relation of a bit position within the operands.
Developing an odd/even count from the eight half-sum lines indicates the level of the entry data bits (16) that should check A the level of the entry parity bits.
A separate latch is set for each pass and each ALU, but the
ALU- 2 indications are blocked for decimal operations.
A detected error sets an ALU check indicator in MCKA byte 2 (bit 0 for ALU-2; bit 1 for ALU-3).


## Z-REGISTER and D-REGISTER



## Z-REGISTER PARITY CHECKING



## Z-REGISTER

The ALU results are set into the four-byte Z-register. The
ALU result data can then be routed to:

- The S, P, T, or L-register
- The A- and B-registers
- The D-register

Z-register data (ALU result) is tested, if so specified in the control word being executed, to set or reset S-register bits.


The direct paths from the $Z$-register to the $\mathrm{S}, \mathrm{P}, \mathrm{T}$, and $L$-registers permits the setting of these externals earlier than other external facilities. This capability is necessary because these registers are frequently used by the next control word for status information and for local-storage and externalregister addresses. Data destined to all other facilities is set into the D-register and destined during the next controlword cycle.
ALU data set into an external register (other than S, P, $T$, or $L$ ) in one control-word cycle is not available as source data for the next control-word operation.
One.byte Ops feed all four bytes of the Z-Reg with the same data.
$A$ path is provided from the $Z$-register to the $A$ - and $B$ registers. This path is to the Alugter A and B storage (not externals) by one control word to be used as source data by the next control word
Example:
A control word is executed, and the result is gated to the R-register.

The next control word requires the R -register as the B -source.

The Z-register to B-register gate is activated because the result of the previous control word has not been set into the R -register. The Z -register is also gated to the D -register in normal fashion.
Refer to Local Storage Destination-Look-Ahead in Chapter 2.
Any combination of byte selection is possible. For example if only byte 2 of a local-storage location is altered, then only hat byte is routed to the $A$ - and $B$-registers from the $Z$ register. Bytes 0,1 , and 3 come from the local-storage location addressed by the control word being executed. Consequently, no matter which bytes of a local-storage ecation are and and aror ontrol-word operation. Address information derived fro register dota is routed to the $A$ regiter, the $B$ register, or register data is routed to the A-register, the B-register, or


D-REGISTER
The four-byte D (destination) register is sent to the ALU
result data (from Z ) early in the next control-word cycle.
The D-register data is sent to the SDBO assembler, wher
it can be route
local storage.



## C-REGISTER

The C-register contains 32 bits plus four parity bits. The purpose of the C-register is to decode the control word and provide control and gating of CPU functions. Once and provide control and gating of cPu conctiol storage and gated to the C-register, it is decoded to determine:

- Word type
- CPU function
- CPU clock cycle and length

The functions of the bytes of the C -register are
C0 Define word type and format Branch High Address (M3 B4)
C1 Specify A source or destination (an external register or an A-local-storage address). Stat sets and/or special functions.
C2 Specify a B-local-storage source or destination. Contains Mask or K values special Stat sets.
C3 Specify next control-word address Branch Low Address (M3 B5).
The C-register is set at 0 time of each control cycle.


## CPU CLOCK AND TIMING

## A. Oscillator

iming for the 3145 is developed from a 22.222 MHz crystalontrolled oscillator. This oscillator is fed to an oscillator contro ard, where it goes through one frequency divider stage and is
 PU circuitry.

## B. CPU Clock

his clock is a variable-cycle clock that is designed to operate 80-, 225-, and 270 -nanosecond cycles, with each cycle having the further capability to extend by 22.5 -nanosecond increments (referred to as pauses). This then allows (with one pause) 202.5 ns from a 180 ns cycle; 247.5 ns from a 225 ns cycle; and 92.5 ns from a 270 ns cycle. With two pauses, a cycle may be extended 45 ns as in the case of the Storage 1 Cycle Write. 270 becomes 315).
The CPU control word decodes determine cycle length. They provide $180-225$-, and 270 -cycle control signals that determine the cycle with which the clock should operate and the number of pauses the cycle should contain.
The CPU clock runs for one cycle under control of the clock tart latch. The clock start latch has many input controls (start
The seck consts of six latch.).
consists of six latches operated in an overlapped configuration to produce six timing pulses.

| $\frac{180 \cdot \text { Cycle }}{(202.5)}$ | 0 Time |
| :---: | :---: |
|  | 0 Time Delay |
|  | 1 Time |
|  | 1 Time Delay |
| 225.Cycle | 0 Time |
| (247.5) | 0 Time Delay |
|  | 1 Time |
|  | 1 Time Delay |
|  | 2 Time |
| $\frac{270 \cdot \text { Cycle }}{(292.5)}$ | 0 Time |
|  | 0 Time Dela |
|  | 1 Time |
|  | 1 Time Delay |
|  | 2 Time |
|  | 2 Time D |

180-CYCLE 202.5 ns

225.CYCLE 247.5 ns


## STORAGE 1 CYCLE WRITE 315.0 ns



## 180.CYCLE $\quad 202.5 \mathrm{~ns}$


$225-\mathrm{CYCLE} \quad 247.5 \mathrm{~ns}$


270-CYCLE $\quad 292.5 \mathrm{~ns}$

|  | 90 | 180 | 270292.5 |
| :---: | :---: | :---: | :---: |
| 0 time | 1 TIME | 2 TIME | OTIME |
| 90 ns | $\begin{array}{r} 90 \mathrm{~ns} \\ 0 \text { TIME DELAY } \end{array}$ | $\begin{aligned} & 112.5 \mathrm{~ns} \\ & 1 \text { TIME DELAY } \end{aligned}$ | $\begin{array}{r} 90 \mathrm{~ns} \\ 2 \text { TIME DELAY } \\ \hline \end{array}$ |
|  | 90 ns | 90 ns | 2.5 ns |

## CPU Clock Checks and Adjustment

## Equipment Required

Tektronix* type 454 oscilloscope or equivalent. Oscilloscope probes of equal length and equal attenuation.
NOTE: All measurements should be made with the displays centered on the scope face.

## Oscillator

Oscillator frequency is $22.222 \mathrm{MHz} \pm 0.05 \%$. The symmetry of the output sine wave must be within a $1 \%$ tolerance. Symmetry is checked at 01AB2L2S05. If the transition point varies more than shown, replace the oscillator card.


Clock
The CPU clocks are initially synchronized at the factory and must be readjusted, only when additional boards are installed.
Each clock has a programmable delay-line adjustment. Pin G10 of each clock card (6735) is the oscillator test point. To ensure oscillator synchronization during the following adjustment, sync oscillator synchronization during

1. To determine 'late clock' sync:
a. Set rate switch to SINGLE CYCLE HARD STOP ( CLOCK STOP indicator on).
b. Ensure that zero delay is plugged in the clock cards in boards A-A1, A-B1, and A-C1.
c. Sync channel 1 (minus) on clock card at A-C1G2G10 and display the signal.
d. Using channel 2 to display the G 10 pins of the clock cards in A-A1 and A-B1 boards, determine the latest (in time) of the three clocks.
e. Place the channel 1 probe on the latest of the three clocks. Channel 1 is now synchronized on 'late clock'.

Note: By swapping the input signals at the oscilloscope, verify that the oscilloscope is calibrated. The relationship between the two signals must not change. If signal relationship does change, use another oscilloscope before continuing with this adjustment.
2. With channel 1 sync and display on 'late clock', display all other clocks. If any clock is more than 1.0 ns earlier or later than 'late clock', change the programmable delay line for that clock to being it to within $\pm 1$ ns of 'late clock' (negative pulse at G10).
If the sill show be synchronized for the be greater than 2.0 ns out of sync, resynchronize the clock.


CPU Clock Locations note 3
Gate A-C1G2 C3G4 B1C4 B3H4 A1K2 A3C4 C2J2 C4E2 B2M2 B4K2 A2C4 A
 note 4

## Oscillator Location:

Oscillator and oscillator control card location: A-B4A3 A-B2C2

1. These numbers are initial programmable delay settings.
2. Separate oscillator signal for select
3. For IFA version 003 machine, clock is located in B1B4 socket on the A gate.
4. Clock-card position is feature-sensitive. Refer to the KC ALD pages.


CLOCK CARD (6735)


## M-REGISTER

- Addresses main and control storage
- Feeds storage address buses (SAB).
- Made up of M1, M2, and M3, which provide a 20 -bit
(plus 3 parity bits) storage address.
- M1, M2, and M3 address both main and control storage. Storage is read out on a doubleword boundary and tored on a word boundary.
- M3 bits 5, 6, and 7 and the storage word being executed

provide the following selections for storage-word operations. Read | $\begin{array}{ll}\text { Odd/Even word, Halfword, } \\ \text { or byte }\end{array}$ | $\begin{array}{l}\text { Worre } \\ \text { byte }\end{array}$ |
| :--- | :--- | word, or odd/even Note: Information may be stored under mask (any byte selected)



## Setting M-Register for Main-Storage Addressing

- M1, M2, and M3 are set from the ADR/ADJ circuits or B-Reg bytes 1 (bits 4-7), 2, and 3.
- M1, M2 may be forced to zero for direct main-storage addressing.


## Setting M-register for Control-Storage Addressing

- M1 is set to zero for display purposes. A line address CTRL store is sent to the ECC board.
- M2 selects the control-storage module and is set from C2 ADR/ADJ circuits, trap circuits, or N2 (no module-switch function). M2 may be forced to FF for direct control-storage addressing.
- M3 selects one of 64 words within the module selected by M2. M3 is set from C2 ( $K$-adr STW), C3, trap circuits, or ADR/ADJ


## N-REGISTER

- Made up of N2 and N3
- Backup register for control-storage addressing
- N 2 is set with the same information as M2 and is changed only when the control word being executed performs a moduleswitch function.
- N3 is set with the same information as. M3
- $N$ is not changed when a trap occurs.
- When a trap occurs, the M -register is set to the trap address. The trap routine stores the contents of N (the N -Reg contains the next address that would have been used had the trap not occurred). At the end of the trap routine, $M$ and $N$ are restored to their original value so that the control-word sequence may continue as if there had not been any trap.
- N2 sets M2 for every control-storage word access except when a module switch occurs.


## MB-REGISTER

Made up of MB2, MB3.
Set with the control-word address in M2, and M3 from M2 BFR and M3 BFR.
When the CPU clock is stopped, MB contains the address of the last word executed.
Its output is available to the retry and backup circuits as well as the external assembler (word RTY).

## Buffer Registers

The M -buffer registers are an interim set of latches between the M-register and the MB-register. This allows cycle-to-cycle communication
The Nbuffer registers perform a similar function.


## M-, N -, and MB-REGISTERS BRANCH CIRCUITS



M 3 bits 4 and 5 are used for high and low branches respectively. M3 bits 6 and 7 are used to maintain parity.



## TIME OF DAY (TOD) CLOCK

The time-of-day clock provides a consistent measure of time suitable for elapsed time and time-of-day indications. The cycle of the clock is about 143 years when started from zero as an alapsed time measure. To provide a consistent time-of-day ndication, the zero point must be defined to a calendar date. IBM programming systems have established this date as January 1960, 0 AM Greenwich Mean Time.
Setting the TOD clock on the basis of a synchronization signal given by the operator introduces errors in the fractions of a second. This error is usually of small consequence in defining the time relating to human reaction. The error does not enter elapsed-time calculations because the difference between two time readouts does not consider the initial setting of the clock. For many TO applications, only the high-order 32 bits need be considered. Opretion this mod till requires entering some valu for TODL destination, or the clock dos not star TODL destination, or the clock does not start
TODH

CCB $=$ Counter Control Bits
CPU $=$ CPU Identification
The clock is a binary counter with a two-word format ( 64 bits) numbered 0 to 63 corresponding to the bit positions of a fixedpoint number of double precision. Time is measured by increment ing position 51 of the counter every microsecond. Only the high-order 52 positions of the counter are used for this configurat ion. The remaining low-order positions are not used for time indication and are normally set to zero's except for three positions that define the status of the clock.
The program is not signaled of an overflow condition when the counter is advanced to the point of carry from either position 1 or position 0 . At the point of carry out from position 0 , the counter goes to zero and continues to count from that value. The clock can be inspected by means of the instruction storeclock. The current value of the clock counter is stored in main storage. The clock can be set to a specific value by means of the instruction set-clock. The operand specified by the instruction replaces the current value in the clock counter. The set-clock instruction can be executed only when the clock security switch on the system control panel is set to enable changing the clock

The operation of the time-of-day clock is not affected or inhibit ed by any normal activity or event in the system other than turning off the CPU power. The clock runs when the CPU is in War stae, , topped stace, or instuction step mode, and is The 3145 time-of day clock stops when the CPU power-off switch is operated It is necessary to execute the set-clock instruction each time the system is started.

## Physical Description

The time-of-day clock is driven by a 1 MHz oscillator feeding a binary-coupled trigger to produce a 1 MHz output. These circuits also develop a 75.46 KHz output that is used to drive the interval timer.
The clock counter functions as a binary-connected counter but is modified with a set of adder latches that allow holding the output of the basic latches until such time that the CPU sampling is complete. The counter can be loaded by destining the appropriate binary values to the TODL and TODH externals after executing a loading sequence. The counter starts to advance, immediately following the loading by gating the 1 MHz drive signal to the low-order position of the counter. The counter advance is checked by predicting parity and then comparing the predicted value with the parity generated from the counter. The counter output with parity bits for each byte is available to the CPU through the store clock instruction that causes externals TODL and TODH to be transferred to main storage.
The TODH and TODL externals may be called out as a destination at any time, but the contents of the clock are not changed unless TODL byte 3 bit 0 and the clock-run latch have been reset. bit 0 to prevent error signals for this condition.
The control bits are associated with the clock readout to convey information to the user as to whether the clock value is a true measure of elapsed time since the last time the clock was set. These control bits are stored as the three high-order bits of byte 3 of the low-order word (TODL). Bit 0 indicates that the clock is running. Bit 1 indicates that the clock was set. Bit 2 indicates that an error occurred. During the processing of the store-clock instruction, the indicators control the condition code to be set.

## Clock Security Switch (TOD CLK)

The clock security switch (TOD CLK) provides an interlock with the set-clock instruction as a means of guarding against inadverten change of the clock value. The switch is spring-returned to the secure position. When the switch is in the enable-set position, exdion of the set-clock instruction causes the clock to be set to the value of the designated operand. When the switch is in th secure position, execution of the set-clock instruction does not change the value of the clock. The switch does not have any other effect on the operation of the clock.

Clock Validity Indicator (TOD CLK INVAL)
The clock validity indicator (TOD CLK INVAL) is used to indicate when the time-of-day current clock value is not a true measure of the elapsed time since the last time the clock was set. The validity indicator is turned off when the set-clock instruction is executed with the TOD CLK switch in the enable-set position and no exceptions are encountered. The indicator is turned on whenever the clock misses a time increment or stops. This may result from a power failure or a malfunction in the clock circuits. When the indicator lights for an error condition, the machine-check indicator is set and an interrupt is requested. If the clock is started by the POR routine and used for elapsed-time indications, the indicator remains lighted because it is invalid as a TOD indicat an that an error has occurred.

## Error Detection

The time-of day clock checks its advance operation by a check on the progressive parity conditions. The counter value of each byte before the advance is fed into a parity predictor circuit to develop the updated parity bits. These parity bits are compared with parity bits generated from the updated value in the counter. Any failure within the counter advance circuits results in a diference bet
 dfts the MCKA byte 3 bit 6 and resets the bit 2 and bit 1 output as indicators. A class 3 machine-check interrupt is requested The setting of the MCKA latch resets the TOD clock check latch. The reset of the bit 2 latch lights the TOD invalid indicator on the system control panel.

## Clock-Setting Sequence

The clock is set to zero and started by the power-on-reset sequence With this start the clock output can be used to indicate running time or elapsed time. Under this mode of operation, the TODInvalid indicator on the system control panel remains lighted because the clock output is not TOD.
To obtain time-of-day output, the set-clock instruction must be executed to start the clock at the current time. When the set clock instruction is executed, the correct TOD is assumed and the TOD Invalid indicator on the system control panel is not lighted. lighted to warn the operator.
The set-clock instruction must have the TOD CLK switch on the system control panel held in the enable-set position to allow execution. If the switch is not operated, the clock value and its operation are not affected. The first step in the clock-set sequenc is to reset TODL byte 3 bit 0 along with the 'clock run' latch and the clock controls. With the 'clock run' latch reset, the TODH and TODL externals can be destined. The value destined for TOL mut have byte 3 bit set to 1 . hen both load latches n' laen is set, and the 'clock set' latch is set. At this point, the clock is set and starts to run with the next 1 MHz pulse. The POR start differs only in that the TOD CLK switch does not need to be operated and the first TODL destined microstep is not required.
For microdiagnostic operation the enable-set output of the switch is forced, but the set sequence is the same as for the setclock instruction.

## TOD-Clock-Update Sequence

Because of the asynchronous operation of the TOD clock, the advance pulse from the 1 MHz oscillator cannot be used directly to advance the clock. The clock readout must not change during the A -register set/reset time. The CPU $90-135$ time is gated with the 1 MHz oscillator to develop the advance pulse. If the CPU clock is stopped, the CPU oscillator provides the timing. The advance pulse sets the start-update latch whose output provides a series of dalayed outputs that control error sample and advance of the clock.

## TOD Clock Instructions

The time-of-day clock has two instructions associated with its operation:

- Set clock used to set the initial time.
- Store Clock used to enter the current clock value into main storage.
Both instructions are SI format instructions modified so that byte 2 is an extension of the operation code (byte 1) instead of the immediate operand. Byte 2 is used to specify the exact function of the operation code.
Both instructions are decoded as operation code B2 in the GAAI routine. The operation branches to the GGB2 routine to decode and validate the modifier. Te st for privileged operation is made when required, and then the operation is branched to the routine of the function specified. The common data flow is presented here for both instructions.


## START

GAAI

Test and branch to the B2 Op-code routine (GGB2).
GGB2
Test for a valid code must be of the B20x format. The last four bits of the modifier select a decode byte from the 16 -byte table.
If the highoorder bit of the decode byte is a 1 , the instruction is a privileged operation and the CPU must be in supervisor mode (PSW bit $15=0$ ).
If a privileged operation and not in supervisor mode, branch to the privileged operation check routine in GICM.
the privileged operation check routine in GICM. If not a privileged operation or if in supervisor mode, use the decode byte as an address modifier and branch to the instructio execution routine.


TOD CLOCK UPDATE SEQUENCE

## Set Clock Instruction

## START

Set Clock Instruction
sck $\quad D_{1}\left(B_{1}\right) \quad[\mathrm{Sl}]$

| B2 | 04 | $\mathrm{~B}_{1}$ | $\mathrm{D}_{1}$ |  |
| :--- | :--- | :--- | :--- | :--- |
| $\mathbf{0}$ | 8 | 16 | 20 | 31 |

B2 $=$ Operation Code
$4=$ Set Clock Function
B1D1 = Storage address of an eight-byte field. Must be on a doubleword boundary. Bits $52-63$ of the field are ignored and are not used in the clock value.
he set-clock instruction is a privileged operation used to place a value into the time-of-day clock. The location of the value is
specified by the B1D1 portion of the instruction. The implied ength of the value is eight bytes (two words). The address must be located on a doubleword boundary. Only the high-order 52 bits of the doubleword are used to set the clock counter. The remaining bits ( 52 to 63 ) are ignored by the operation in setting the clock value.
The value in the time-of-day clock is replaced by the designated value if the set-clock instruction is executed while the TOD CLK switch is in the enable-set position. If the TOD CLK switch is in the secure position when the set-clock instruction is executed, th alue in the clo to indicate.

## Condition code settings:

$0=$ Clock value set.
$1=$ Clock value secure (TOD CLK switch in secure position; therefore, clock value was not changed).
$2=$ Not used by the 3145 .
$3=$ Not used by the 3145 .

Store Clock Instruction
Store Clock Instruction


B2 $=$ Operation code
5 = Store-clock function
B1D1 $=$ Storage address of an eight-byte field. May be located on a byte boundary. Bits 52-63 of field are:
$2-55=$ Set to zero.
$56-58=$ TODL Ctrl Bits 0-2
$59-63=$ CPU Identification bits.
The store-clock instruction is used to place the current time-ofday clock value in the eight-byte field of main storage designated by the B1D1 portion of the instruction. The 52 -bit clock value stores in the high-order of the doubleword assignment. The loworder byte stores the three clock control bits and the five-bit CPU pluggable identification. If the clock value is invalid, the doubleword is stored with all zeros

Condition code settings:
$0=$ Clock in SET state.
= Clock in NOT-SET state
= Clock in ERROR state.
3 = Not used by the 3145.

## START

Store TODH in high word local store.

## Store TODL in low word local store

$$
-1---1-1-1-1
$$

Test TODH for no change since store in local storage. It
TODL is not latest, branch back to store TODH and TODL
again.
Test TODL byte 3 bits 1 and 2 for clock status. Bit $1=1$ ERROR state (invalid). Bit $2=0$ NOT-SET state (not TOD) Bit $2=1$ SET STATE (valid TOD).
If clock is in ERROR state, set condition code 2. Set both local store words to zero and branch to GFST to store in main storage.
If clock is in SET state, set condition code 0 and branch to GFST to store the clock words in main storage.
If clock is in NOT-SET state, set condition code 1 and
branch to GFST to store the clock words in main storage.

## GFST

If address is on word boundary, take two store word operations and return to l-cycles.
If address is not on word boundary, shift the data to align and store in three store word operations, and return to I-cycles.

## TOD Clock Output Assembler





CIRCuit card Location: A102
LOGIC/ALD PAGE:
CT221
TOD Ctrs 9-10-17 TOD Crrs 41-42-49
TOD Asm Byte 2 Bit 1
CT222
TOD Ctrs 11-12-13 TOD Ctrs 43-44-45
ст223
TOD Crrs 14-15-16
TOD Ctrs 46-47-48 TOD Asm Byte 1 Bits 6-7
TOD Asm Byte 2 Bit 0
CT224
FA/TOD Asm Byte 1 Bits 1 thru IFA/TOD Asm Byte 2 Bits 0 -1


CIRCUIT CARD LOCATION: A1R2
LOGIC/ALD PAGE:
Ст311
TOD Ctrs 20-21-22 IFA/TOD Asm Byte 2 Bits 4.5-6
CT312
TOD Ctrs 23-24-25 FA/TOD Asm Byte 2 Bit7
IFA/TOD Asm Byte 3 Bits 0.1
CT313
TOD Crrs 26-27-28 IFA/TOD Asm Byte 3 Bits 2-3-4
CT314
TOD Ctrs 29-30-31 IFA/TOD Asm Byte 3 Bits 5-6.7
ст 315
Parity Asm for Bytes 2 and 3 Gate Buffers
Ст316
Parity Predict for TOD Bytes 2 and 3
CT317
TOD Asm Byte 3 Bits 3-4-5-6-7 CPU Identification Number

## NTERVAL TIMER

The Interval Timer provides program interruption on a programcontrolled time basis. Uses of the interval timer include:

- Job accounting
- Monitoring for perpetual program loops
- Time stamping
- Polling at timed intervals.

The storage word at program-storage locations $80-83$ (decimal) is reserved for the interval timer feature. Any value stored at this ocation is automatically reduced by decrementing, provided the interval-timer switch is in the MORM (normal) position.
The program in process can be automatically interrupted by an external interruption (if PSW system-mask bit 7 and control ositive value to a nogative value. The interruption is identified positive value to a negative value. The interruption is identified by setting the appropriate PSW bit on.

## Description

- Contained in hardware

3 Cards: A B2K 4 -Controls


- Uses the same oscillator as the TOD clock (HR Timer 75.46 KHz oscillator)
- Fullword: a 32-position counter is used

Program storage locations $80-83$ are actually a 32 -position counter, ocated on three cards (along with the controls).
When the programmer sets a value into the interval timer, to
ocation 80 is address. (hex 50). (he gets the 32 -byte counter
instead of actual main-storage position 80)
The M-Reg address is ANDed with a store operation to set the desired value into the counter. [ 32 -position (bits $0-3$ ) and parity]
The value placed into the counter is the complement form of he output of the A-byte Asm (bytes $0-3$ ). The bit condition is inverted from the A-byte Asm to the counter position.
The binary counter ripples through (referred to as decrement, ut actually it adds) until a high-order position 0 carry-out occur The vasu in EXT Timer interrupt.
Than be displayed manually by placin console switches, and displaying the contents of the external SDBO lines.

## Interval Timer Switch

When the interval-timer switch is set to the NORM position,
the value stored in the interval-timer word is automatically decremented immediately after being stored.
When the switch is in the DSBL position, no decrementing of he interval-timer word takes place. The four bytes may be used or normal program applications.
This
ition enables the timer.

## DISABLE

This position disables the interval timer. The content of the timer is not available to the data flow for timer functions.

## Soft Machine-Check Interrupt

(INTERVAL TIMER DAMAGE) This interrupt occurs if PSW bit 7 and the external mask bit are on. It indicates damage to the timer. Programmed validation procedures and error logging are required.

loc 80
EXT TIMER INTERRUPT
(set sxt int 0)


0
1
2
3
4
5
6

26
27
28
29
30
31
Input lines to the binary counter (For a store timer operation)

## OS DOS COMPATIBILITY

- Consists of the OS DOS emulator program and the hardware and microprogramming needed for execution.
- Two new instructions: Execute Local (EXL) and Adjust CCW String (ACCW), are used by the Emulator program.
- The DOS Emulator and the DOS system being emulated are located in main storage above the OS area.
- The minimum storage area needed for the DOS Emulator and the DOS system is 38 K bytes.
- The OS DOS Emulator operates in the same manner as any OS job.
When operating in local mode (DOS programs being executed), all addresses pertaining to the DOS area are adjusted by the address-adjustment hardware.
When local mode is terminated, addressing is performed in the standard manner.
Refer to the OS DOS functional units description, and the Rea Address Computation example for an explanation of the addressThe reason that address translation is needed for DOS emulation is that the addresses of the DOS supervisor (SV) are basically fixed and the DOS supervisor is located in an area of storage not normally used by DOS SV. All references to the fixed addresses of the DOS SV must be adjusted to reflect the real location of these fixed areas.
The EXL instruction operates with the Local List (LEX List), which is a table that the emulator program loads before the execution of the DOS area. This list is located in the emulator area and is used to handle entry to and exit from the local mode of operation.
The ACCW instruction operates with the Adjust CCW list (ACCW List). The ACCW list is loaded and maintained by the Th OS DOS for use in the adjustment of CCW data addresses. (DOS supervisor and up to three processing program partitions) (DOS supervisor and up to three processing program partitions)
execute together in an MFT partition or MVT region, which must execute together in an MFT partition or MVT region, which must
be a minimum of 38 K . The OS DOS emulator program and tables require 22 K plus another 4 K if $\mathrm{I} / \mathrm{O}$ staging is used. Additional OS DOS emulator program storage may be required, depending on the I/O devices used. Up to ten I/O devices are supported in 22 K , and 250 bytes are required for each additional device. The /O staging requirement of 4 K supports unblocked reader, printer, and punch records and residence of the required OSAM routines in the OS DOS emulator partition or region.
The DOS system being emulated can be $16 \mathrm{~K}, 24 \mathrm{~K}$, or 32 K and up, in 4 K increments. The OS DOS emulator is scheduled to operate in the same manner as any other OS job, and one or more OS DOS emulator jobs can execute concurrently with OS jobs if enough I/O devices and processor storage are available. In addition, he Model 145 OS 1401/440/1460 and 1410/7010 Emulator 1 ,


Example Storage Assignment for 256K Model 145

## OS DOS Functional Units

## Table Buffer Registers

- Eight 24 -bit registers are used to contain the local and rea addresses used during the accessing of the local area when addresses used daring
- The local address and the real address each occupy 12 bits of these registers.
- The local address is gated to the registers from PAA.
- The real address is gated to the registers from EBI
- The register to be loaded is addressed by the LRU


## Least Recently Used Matrix (LRU)

- The LRU is an address matrix that keeps track of the use of the table buffer registers.
- The LRU addresses the least recently used table buffer register whenever a computed real address must be loaded
- Composed of 28 latches and associated circuits.
- The LRU is reset to zero before the OS DOS operation

When a mismatch occurs between the local address portion of the PAA and the local address portion of the table buffer registers, The LRU determines the register to be loaded with the computed real address. In the GGST microroutine, the computed real addres real adaress. In he cous ad register addressed by the LRU.
The status of the LRU is changed each time there is a match between the local address portion of the PAA and the local addres from the table buffer registers. This constant changing assures that the least recently used register is addressed when a mismatch occurs. Refer to the example on the facing page

## Match Circuits

- Perform the comparison of the local address portion of the

PAA and the local address portion of the table buffer registers.

- Output of the match circuits sets and resets specified combinations of the LRU.
There is a match circuit for each table buffer register. When match occurs, the corresponding LRU row is set to ones and the corresponding column is reset to zeros. The resulting status of the LRU provid
egister



## RU Operational Example

FIRST STORAGE ACCESS ATTEMPT


## RE-EXECUTION OF STORAGE WORD



Table Buffer Regs
PAA local address (00A)

LRU


When the storage access is attempted in local mode, the local address portion of the PAA and the local address portion of the table buffer Regs are compared
A no-match condition results from the match .his no-match condition causes a trap he GGST microroutine is executed. The GGST microroutine

Computes the real address, aside buffer register with the real and local er register with the real and local Re-execut
eexecutes the storage word that caused the mismatch.
Re-executing the storage word causes a match to ccur from the number 4 table buffer register. The GGST microroutine
The match line from the number 4 register sets row 4 and resets column 4 of the LRU. The status of the LRU now indicates that the number 6 table buffer register is the least recently used. Should a mismatch occur on the next storage access, the computed real address will be loaded into register 6.

## New Instructions for OS DOS Emulator

- The new instructions are Execute Local (EXL), and Adjust CCW String (ACCW).
- The Op code for both these instructions is B2.
- The immediate byte determines which of the two instructions is to be executed.
$\qquad$
- This instruction addresses the Local Execution (LEX) list, performs certain initialization functions, and sets Local mode or system operation.
When the EXL instruction is executed, the condition code, program mask, and instruction address in the current PSW are replaced by values from the LEX list. General registers 14 and 15 are loaded from the LEX list and the CPU is placed in Local mode.
During the execution of the EXL instruction, the modified occur as part of the next instruction execution.


## Condition Code

Upon completion of the EXL instruction, the condition code is set according to the condition code loaded from the LEX list.

## Program Interruption

Addressing: The address of the LEX list is invalid. The address formed by the addition of the Origin address and formed by the addition of the Origin address and
the Local address exceeds the maximum address allocated to the Emulator program.
The operation is suppressed.
Operation: The instruction is not installed. The operation is suppressed.
Protection: The LEX list is protected for fetching or storing, The operation is suppressed.
Specification: The first operand address does not specify a 64 byte boundary.
The Origin address is not a multiple of 4096. The Local Limit address is not one less than a multiple of 4096
The operation is suppressed
Special
Operations: The EXL instruction is encountered while in Loal mode The is tion is interruption is reflected in the LEX list of the program that placed the CPU in Local mode.

## Local List Format and Definition

Bytes 0.3
Bytes 4.7
Bytes 8-11
Bytes $\quad 12 \cdot 15$
Bytes $\quad 16-19$
Bytes $\quad 20-2$
Bytes 24-2
Bytes 28-3
Bytes $\quad 32-35$
Bytes $\quad 36-39$

Bytes 0,1 Reserved for emulator program use. This area is not addressed by the EXL instruction.
Eytes 2,3 Upon termination of Local mode by a program or supervisor call interruption, the 16 -bit interruptio code describing the interruption is placed in this

Bytes 4-7 ld.

Used to update the current PSW when the EXL instruction is executed. The instruction address in bytes $5-7$ is the address of the next instructio minated by an interruption, this Local mode is ter The ILC field is unpredictable when Local mode is terminated by an asynchronous interruption. terminated by an asynchronous interruption. The value in this field is loaded into general register 14 when the EXL instruction is executed. When Local mode is terminated by an interruption, the current contents of general register 14 are stored into this field.
The value in this field is loaded into general register 15 when the EXL instruction is executed When Local mode is terminated by an interrup are stored into this field.
Bytes 16-19 The address contained in bytes 17-19 corresponds to the address adjustment factor and points to the zero address of the emulated DOS supervisor. This address must be a multiple of 4096, or a specification interrupt occurs. The high-order byte of zero

Bytes 20-23 The address contained in bytes $21-23$ specifies the upper address of the emulated environment. The address must specify one less than a 4096 boundary, or a specification interrupt occurs. The high-order byte of this field is reserved and should be set to zero
When Local mode is terminated by a program or supervisor call interruption, this address points to the instruction causing the interruption. This address is within the boundary of the emulator program. If the instruction causing the interruption was the object of fand would be the address of address pla the Execute instruction.
dictere asynchronous interruption. The high-order byte of this field is set to zero. When Local mode is terminated by a supervisor call interrupt, the address located in bytes 29-31 is placed in he PW. This adress is wh order byte is reserved and should be set to zero. to zero

When Local mode is terminated by a program interrupt, the address located in bytes $33-35$ is placed in the PSW. This address is within the order byte is reserved and should be set to zero.



- The operand address designates the ACCW list.
- With the information from the ACCW list, this instruction addresses CCWs and performs adjustment on the data addresses of the CCWs.

The ACCW instruction interprets successive doublewords as CCWs and adjusts their data addresses by algebraiclly adding the adjustment factor to them. This process continues until:
The last CCW adjusted did not specify changing, or
A CCW, whose command code specifies TIC, has been adjusted, or
A CCW, whose data address points outside the emulated environment is encountered, or
The address of the next CCW is outside the limits of the emulated environment or does not specify a doubleword boundary.
Any of these conditions terminates the execution of the instruct ion and sets the proper condition code to specify the reason for termination.
When the ACCW instruction is completed, the address of the last CCW adjusted +8 is stored in bytes $17-19$ of the ACCW list for condition codes 0,1 , or 2 . For condition code 3 , the address
stored is $C C W+0$. If data chaining was in progress, the command code and the address of the CCW containing the command code are set in the operation byte and operation pointer fields
respectively.
If the last CCW adjusted specified transfer in channel, bytes 21.23 of the ACCW list contain the unadjusted data address from the TIC CCW. If the TIC CCW is encountered in a data-chaining sequence, the operation byte and operation pointer of the ACCW list contain the values set from the first CCW of the chain. When the TIC is not data chained, the operation byte in the ACCW list is set to zero. The CCW address field in the ACCW list is set to the address +8 of the TIC CCW.

## Condition Code

0 End of the CCW string. The last CCW adjusted specified neither data chaining nor command chaining.
A TIC CCW was the last CCW adjusted.
2 An adjusted data address was encountered that fell outside the area of the emulated environment.
. The address of the next CCW to be adjusted did not specify a doubleword boundary or fell outside the area of the emulated environment.

Program Interruptions
Addressing: The address of the ACCW list is outside available storage. The operation is suppressed
The addess of a CCW is outside alable storage. The operation is terminated
The instruction is not installed. The operation is suppressed.
The ACCW list is protected for storing or fetching. The operation is suppressed.
A CCW is protected for fetching or storing. The operation is terminated.
Specification: The first operand address does not specify a 64 byte boundary; the signed adjustment factor is not a multiple of 4096; the local limit address is not one less than a multiple of 4096. The operation is suppressed.
Special
Operation: The ACCW instruction was encountered while in local mode. The operation is suppressed. The interruption is reflected to the program that placed the CPU in local mode, by an address in the loca mode by address in the local list.


The signed binary number located in this field is added to the data address of the CCW addressed by bytes $16-19$ of the ACCW list. The 24 low-order bits of the result are set into the data address field of the CCW. The CCW data address, which is local to the emulated environment, is compared against the local limit address. If the comparison indicate that the local address is above the local limit address, a program interruption occurs.
The address contained in bytes $5-7$ specifies the upper address of the emulated environment. The address must specify one less than a 4096 boundary, or a specification interrupt occurs. The
local limit address is compared with the local limit address is compared with the local CCW address, and the extreme local address of the dress, command code, and unit, to assure that the dress, command code, and uni, to assure that the area assigned to the emulated environment

The operation byte (byte 11) carries the command code for CCWs that are data-chained. The operation byte is set to zero if the CCW being processed is not data-chained. When the operation byte is fetched from the ACCW list, the high-order byte is stored in ACCW list, the highor by tes sed to zero A Wonzero her encountered upon initiation of the instruction indicates that the first CCW to be adjusted is part of a data-chained sequence.
This field contains the address of the CCW that originated the operation byte for the last non-TIC CCW adjusted. When his address is feched when ins, he high-order byte is When 1 dig is high-order byte is set to zero
The address contained in this field is the address o the first CCW of a string when the ACCW instruction is encountered. When the ACCW is complet this address points to adiusted when terminated with condi tion 0,1 , or 2 When terminated with condition code 3 , the address points to the CCW causing termination When this address is fetched from the ACCW list, the high-order byte is ignored When the address is stored in the ACCW list, the high-order byte is set to zero.
Contains the unadjusted data address from the CCW whose command specifies transfer in channel. The high-order byte is set to zero.

The operand address of the ACCW instruction points to the ACCW list.
The CCW address from the ACCW list points to the first CCW to be adjusted.
The operation byte contains the command code from the first CCW in a data-chaining sequence.
The operation pointer conta
provided the operation byte.
Each CCW in the chain is addressed from the ACCW list
The data address from the CCW is added with the signed adjustment factor from the ACCW list. The local CCW address is compared with the local limit address. If the comparison indicates a valid local address, the operation continues. If the comparison indicates an invalid local address, the operation is termi nated and a condition code of 3 is set. The extreme local address of the storage area defined for each CCW by the data address, command code, and count are compared with the local limit address and zero. If the comparisons indicate a valid local storage area, the adjusted data address is placed in the data address field of the CCW. If the address compare is invalid, the operation is terminated and a condition code of 2 is set.
The CCW address in the ACCW list is updated +8 to point to the next CCW to doubleword.

## EXL and ACCW Instruction Execution

GAAI (1-Cycles)

| Decode B2 Op. |
| :--- |
| First Operand <br> adderss set in <br> V-register. |



## nterruptions

- Any interrupt removes the CPU from local mode.
- All non asychronous interrupts that occur while in local mode are handled by the emulator program.
- All asynchronous interrupts that occur while in local mode are first handled by the OS Supervisor.
If a Supervisor Call, Program, External, I/O, or recoverable Machine-Check interruption occurs while the CPU is in local mode, the following action takes place.

16-bit interruption code associated with the Supervisor Call or Program interruption is stored in the Interruption Code field of the LEX list. The contents of this field after an External, I/O or Machine-Check interruption are unpredictable.
The ILC, CC, Program Mask, and instruction address of the
current PSW are stored in the bytes 4.7 of the LEX list. The value of the ILC after an asynchronous interruption is unpredictable.
The current contents of general registers 14 and 15 are stored into bytes 8-15 of the LEX list.
If the interrupt is a Supervisor Call or Program interrupt, the local address of the instruction causing the interruption is stored into bytes $25-27$ of the LEX list. If the instruction causing the interrupt was the object of an Execute instruction, the local address of the Execute instruction is stored.
The corresponding interrupt address (SVC, Program, or If the interrupt is an asynchronous interrupt, (I/O, External, or Machine-Check) the adjusted current PSW is stored in the corresponding low storage old PSW and an interrupt is then sent to the OS Supervisor.
The CPU is removed from local mode.

| Bytes | 0.3 | Programming Use |  |  | SVC Interrupt Code |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bytes | 4.7 |  | $\begin{array}{l\|l} \hline \mathrm{c} & \text { Prog. } \\ \mathrm{c} & \text { Mask } \\ \hline \end{array}$ | Local Instruction Address |  |
| Bytes | 8.11 | General Register 14 |  |  |  |
| Bytes | 12-15 | General Register 15 |  |  |  |
| Bytes | 16-19 | Reserved |  | Origin Address |  |
| Bytes | 20.23 | Reserved |  | Local Limit Address |  |
| Bytes | 24-27 |  | Reserved | SVC or Execute Address |  |
| Bytes | 28-31 |  | Reserved | SVC Interruption Address |  |
| Bytes | 32-35 |  | Reserved | Program Interruption Address |  |
| Bytes | 36-39 |  | Reserved | Asynchronous Interruption Address |  |

LEX list after Program Interrupt
Bytes 0.3
Bytes 4.7
Bytes $\quad 8.11$
Bytes $\quad 12-15$
Bytes $\quad 16-19$
Bytes $\quad 20-23$
Bytes $\quad 24-27$
Bytes $\quad 28-31$
Bytes $\quad 32-35$
Bytes $\quad 36$-39


When the interruption is a specification exception due to an odd address, the ILC is unpredictable. The Last Instruction field
contains the odd address.

| BytesBytes | 0.3 | Programming Use | Use UnPREDICTABLE |
| :---: | :---: | :---: | :---: |
|  | 4.7 |   Prog. <br> L c Mask | Local Instruction Address |
| Bytes | 8.11 | General Register 14 |  |
| Bytes | 12.15 | General Register 15 |  |
| Bytes | 16-19 | Reserved | Origin Address |
| Bytes | 20-23 | Reserved | Local Limit Address |
| Bytes | 24-27 | Reserved | UnPredictable |
| Bytes | 28.31 | Reserved | SVC Interruption Address |
| Bytes | 32-35 | Reserved | Program Interruption Address |
| Bytes | 36-39 | Reserved | Asynchronous Interruption Address |



Start I/O from DOS Supervisor


When a Start I/O instruction is executed in the DOS SV, a program interruption occurs because the DOS SV is bein operated on in the problem state. The DOS Emulator intercepts the program interruption, leaves local mode, and performs the following:

1. The privileged operation interruption code is set into
bytes 2 and 3 of the LEX list. bytes 2 and 3 of the LEX list.
2. The selected current PSW information is loaded into bytes 4-7 of the LEX list.
3. The address of the Start $\mathrm{I} / \mathrm{O}$ instruction is loaded into bytes $25-27$ of the LEX list.
4. The current values of general registers 14 and 15 are loaded into bytes 8 - 15 of the LEX list.
5. The Program Interruption Address, bytes 33 - 35 of the LEX list, is placed into the Program old PSW of the OS SV.
6. The ACCW instruction is executed to adjust the CCW data addresses back to their original values.
7. Control is transferred to the OS SV to handle the Start I/O. When the OS SV has handled the Start I/O, a return is made to the DOS Emulator. The Emulator executes an ACCW instruction to adjust the CCW data addresses. The EXL instruction is then executed to restore information prior to restarting the DOS SV at the point of interruption. Refer to the example of EXL exe cution.

REMEMBER
There is a Reader's Comment Form
here is a Reader's Comment.
at the back of this publication.


## 3145 BASIC STORAGE MODULE (BSM) CONFIGURATIONS

- These are the four main-storage sizes located at the 01 gate
- Depending upon the storage capacity, the 3145 can contain up to 6 BSMs.
that are available to the 3145 .
- The storage area interfaces with the CPU via the error-correction
and control logic board.
112K BYTES (MODEL FED)

| 24 K |
| :---: |
| Addr Range (Hex) <br> 00000-0BFF <br> B2 |


| 48 K |
| :---: |
| Addr Range (Hex) <br> OC000 -1 BFFF |
| A 2 |

## A2 and A4

1 Each address BFR
1 Each terminator 36 Each array cards

## B2 and B4

1 Each address BFR
1 Each terminator 18 Each (bottom row) array cards 36 Each jumpers (red)

208K bYtes (MODEL GFD)


## A2 and A4

1 Each address BFR 1 Each terminato 36 Each array

## B2 and B4

1 Each address BFR 1 Each terminator 36 Each array card 36 Each jumpers

## C2 and C4

1 Each address BFR
1 Each address BFR 18 Each (bottom row) array 36 Each jumpers (red)

160K BYTES (MODEL GE)

| 48 K |
| :---: |
| Addr Range (Hex) <br> $00000-17 \mathrm{FFF}$ |
| B 2 |



A2 and A4
1 Each address BFR 1 Each terminator


## B2 and B4

1 Each address BFR
1 Each terminator
36 Each array cards
Note: 1. Add BFR (A-socket) terminator card (V-socket) 2. 24 K BSM-array cards B4-U4 sockets
2. 24 K BSM-array cards 84 -U
3. Jumpers 24 K BSM- (red) 48K BSM- (yellow)

256K BYTES (MODEL H)


## A2 and 44

1 Each address BFR 1 Each terminator 36 Each array cards

## B2 and B4

C2 and C4
1 Each address BFR 1 Each terminato 36 Each array cards

Note: 1. Add BFR (A-socket) terminator card (V-socket) 2. 24 K BSM-array cards B4-U4 sockets
2. 24 K BSM-array cards $\mathrm{B} 4-\mathrm{U}$
3. Jumpers 24 K BSM- (red)

The optional main-storage sizes availabe on the 3145 are 112 K $60 \mathrm{~K}, 208 \mathrm{~K}, 256 \mathrm{~K}, 384 \mathrm{~K}$, and 512 K bytes. All BSMs on models with main-storage sizes of 256 K or fewer are mounted in the CPU frame. An external main-storage frame is required on models with 384 K or 512 K main storage
An additional 32 K bytes reloadable control storage is incorpor An in each system. The reloadable control storage shares certain BSMs with main storage but is not included as part of main storage. In addition to the storage card, each BSM contains an address buffer, card and a terminator card.

## BSM Sizes

raditionally the total storage capacity of a given storage elemen has been expressed in kilobytes such as $32 \mathrm{~K}, 48 \mathrm{~K}, 208 \mathrm{~K}, 256 \mathrm{~K}$, and so on. The width of the associated data path in bits received minimum emphasis. The capacity of the BSM is given in total words by the number of bits per word: $12 \mathrm{~K} \times 36$ bits; for example, $12 \mathrm{~K} \times 36$ BSM can store 1200036 -bit words, or 48 K bytes. Th basic storage interface and data flow are shown on page 3-7.
Two basic BSM sizes, 48 K and 24 K , are used in varied combina

Two versions: fast and slow
Fast uses $12 \mathrm{~K} \times 1$ fast array cards.
Slow used $12 \mathrm{~K} \times 1$ slow array card
Selected aray modules that meet the requirements for minimum
2. One sense latch used in parallel to decrease readout time.

The 48 K slow BSM is used for main storage where access and cle time is less critical.
The 48 K fast BSM is used for reloadable control storage where fast access and short cycle time is critical.
Note:
A $12 \mathrm{~K} \times 1$ fast card can replace a $12 \mathrm{~K} \times 1$ slow card, but a 12 K $\times 1$ slow card cannot replace a $12 \mathrm{~K} \times 1$ fast card.


24K BSM (6K x 36)
Uses $6 K \times 2$ array cards. SAR address is modified to allow reading or writing two bits at a time on each array card. BSM is fieldexpandable to 48 K bytes.

PHASE 2I 24K BSM


PG = Power Gate Module
 breakdown of the array card storage module)


$12 \mathrm{~K} \times 36$ BSM

- All address lines enter the address buffer card, where they are powered and inverted to provide in-phase and out-of-phase addresses to the array cards. The use of complement addresses minimizes power-driver-circuit requirements on the address buffer card.
- The control lines, board select, read/write, and certain addres bits are used on the address buffer card to generate the BSM timing pulses used during each store or fetch cycle.
- All array cards participate in each store (write) or fetch (read) cycle.
- During each store cycle, one bit of data is stored in each array card.
- For each array card, data is routed directly across the BSM interface to the system.
- The terminator card provides the correct terminating impedance for the internal address and control lines.


## CONTROLS

- The BSM storage area controls consist of:

1. Clock for timing and

Controls for moving data into and out of the storage unit consist of the addressing scha to locate words in the BSM and a clock to time operations within the storase cycle BSM clock operation is asynchronous with the CPU. If not in use, the storage area does not cycle but waits for a storage select pulse to activate the internal timing circuits. To start a storage cycle, the CPU sends an address, read (not write control) or write control, and a storag select pulse to the ECCL board within the storage area. The cycle proceeds under control of the storage unit clock, and data is gated into or out of the BSMs.

## BSM Timing

The BSM timing mechanism is composed of tapped delay lines and provides all the timed pulses necessary to control the BSMs. The clock is composed of two delay line cards located in the ECCL board. In addition to the delay lines in the ECCL board, each BSM contains its own delay line within the address buffer card. The ECCL board delay lines are adjustable and operate for approximately 280 nanoseconds (ns) and are in steps of 10 -nanosecond increments. These delay lines are basically used to generate control pulses. The delay line in the address buffer card generates the BSM timing signals required by each array card during a store or fetch cycle.
The delay line in the ECCL board is started after the receipt of a 45 -ns select pulse generated at the CPU. The delay line in the address buffer card starts about 8 nanoseconds later than the CCCL board delay line. This allows the signals from the ECCL storage timing, refer to Page 3-22.

## BSM Addressing

The main- or control-storage address gated the the $M$ register is transferred directly to the storage address register (SAR) as shown sel circuits within the ECCL board and to the BSM address buffer card to select the array module and chip, and the proper buffer card to select the array module and chip, and the proper
bit cell. For each storage access, the address is sent to corresponding pairs of BSMs. Address lines $1-14$ are used on 48 K ( $12 \times 36$ ) BSMs; address line 6 is not used on $24 \mathrm{~K}(6 \mathrm{~K} \times 36$ ) BSMs.
The address lines may enter the array board (BSM) at either of two socket locations, A2 and A5. If the board pins in socket location A5 are used as entry pins, then the board pins in socket location A2 becomes exit pins. Depending on the board location in the BSM configuration, the exit pins may be used to.

1. Route the address lines to an adjacent BSM, or
2. Terminate the address with plug on terminators if the array board is the last in a chain of multiple BSMs. Details pertaining to the addressing scheme are covered on Page
3-15.

## MAIN-STORAGE SELECTION

Main-storage addressing values are specified by program instructions. These addresses are three bytes long. The four high-order bits, however, are not used for the actual addressing. (Sixteen address bits provide for addressing up to 512 K byte locations, the largest storage size possible in this system). Main-storage addresses unchanged from the $M$-register to memory-addressing circuitry storage address greater than the assigned main-storage capacity of the system is specified, an address check occurs.

## CONTROL-STORAGE SELECTION

ntrol-storage selection and addressing is generated within the CPU. When control storage is selected, a control store gate forces selection of only the A2/A4 boards. (These boards always contain the control-storage data.)


All addresses and control inputs to the array card are from the Adress buffer card. The 'data in' line is from the BSM board interface

- Power gate signals select one chip in each of the four array modules in a horizontal row.
- Each TP signal is applied to all chips in the four modules in a vertical column
- The selected chip is the one that receives coincident PG and TP signals.
- One sense latch is used on $12 \mathrm{~K} \times 1$ slow cards. $6 \mathrm{~K} \times 2$, and $12 \mathrm{~K} \times 1$ fast cards each have two sense latches.


These are the timing lines that control writing and reading on each array card; they are generated on the address buffer card

Note. The SAR bits shown on this diagram is intended for Note: The SAR itron use only; the actual use of the SAR bits depends instructional use only; the actual use of the SAR bits depends Ise for each configuration is contained on 3-15

## BIT-CELL OPERATION and SELECTION-SIMPLIFIED



Note: The use of the SAR bits shown on this diagram are intended for instructional use only; the actual use of the SAR bits depends upon the main-storage size. The decode of the SAR bits and their use for each configuration is contained on Page 3-15

- A bit cell is selected when the Word Top (WT) and the Word Bottom (WB) signals coincide
- The coincidence of the WT and WB signals produces a read 0 or read 1 signal on the sense 0 or sense 1 line during a read.
- The coincidence of WT, WB, and a write signal on the write 0 or write 1 line is required to write a bit into the bit cell.
- The bit cell is the basic storage element used in the phase 21 monolithic memory; it stores one data bit.
- The bit cell is a direct-coupled flip flop that can be set to a 0 or 1 state.
- The coincidence of TP and PG signals select the chip.
- The write signal gates 'data in' through the selected sense pre amp and activates the write 1 or write 0 line.
- The Absence of a write signal places the chip in read status.
- Word lines (SAR addresses $7,8,9$ and 10 ) are decoded to select one horizontal row of eight bit-cells. The selected bit cells are in high-power state. (The bit cell is selected to read or write.)
- Bit select (addresses 11, 12, and 13) are decoded to select one of eight sense preamplifiers and thus one vertical column of 16 bit cells.


## BSM/CPU INTERFACE

The main storage and control storage are independent storages located in the 01 frame, B gate and communicate with the CPU the error-correction and control logic (ECCL) board. Each BSM contains an address buffer card that powers and inverts address during a fetch or store cycle. The ECCL board contains the storag data register (SDR), storage address register (SAR), BSM clocks, and the logic for error location and correction.

The data and signals transmitted on the CPU/ECCL board, and ECCL/BSM interfaces include: addresses, control information, data, status information, and miscellaneous signals necessary fo a successful operation, and synchronization with the CPU. The illustration shows the overall interface between the BSM and th other functional areas. The connecting lines do not represent actual cabling; they represent logical sets of interface lines.

## ECCL to Storage Interface

These lines (64) transfer data to storage on a store cycle.

## Check to Storag

Based on the data, these lines (8) are generated to enable detecting and correcting single-bit errors.

Address
The address lines (28) are divided so that half go to the upper storage bound, and half to the lower.

## Board Select

The board select lines (5) are decoded to select a particular pair of 24 K or 48 K boards.

## Storage to ECCL Interface

Data from Storage
These lines (64) transfer data
Check from Storage
The check lines (8) contain single-error-correction information.


- Receives and sends only when signaled by the processo
- Two general kinds of storage accesses are performed:
fetching control words;
fetching (or storing) data from (or into) main or control storage.
- The storage cycle for a fetch consists only of a readout function.
- The storage cycle for a store operation consist of a fetch followed by a store.
- Error correction is performed on all storage functions.

Main storage and control storage provide the system with directly addressable fast-access storage of data. Because the storage elements of the BSMs are monolithic circuits, th does not contain information when power is turned on. Both data and programs must be loaded into main and control storage (from the CPU) before they can be processed.
To fetch (read-out) information or store (write) information, the system initiates a storage operation. When not performing either function, the storage unit is idle.

Main and Control-Storage Areas
At least 32 K bytes of control storage, and up to 256 K bytes of program storage, are housed in the CPU. For systems that have a storage capacity above 256 K , they require a main storage frame (3345).

The system is equipped with a movable control-storage boundary that allows for up to 64 K bytes of control storage, depending upon the mix of features installed for the system configuration. This additional control-storage requirement is at the expense of main storage. The storage boundary is determine hen the microprogram is compiled
Control storage contains the microprogram upon which all ystem operations depend. Control storage is not available to the do so could make
application results unpredictable
Application-program data is read out of (or into) storage four rogram instructiot a time. To increase performance, however, time.
Error checking and correction (ECC) provides automatic single bit error detection and correction. It also detects all double-bit errors and most multiple-bit storage errors but does not correct them. Parity checking is used to verify proper data transfers to the storage unit.
Main-storage addressing begins at location 0 and continues up through the highest installed program-storage byte location.

## BSM/ECCL Data Flow

There are two operations in storage: fetch and store. All controls, data, and the select pulse come from the CPU, are gated through the ECCL board, and distributed to the proper BSMs. The ECCL
board, which has all the controls necessary to communicate between the CPU and the internal storage BSMs, handles all fetch and store operations, as well as error correction and control. Th overall relationship and logical interface among the major functional units of the storage area is shown on Page 3-13

Major Functional Area
Beside the BSMs, the storage area is composed of an ECCL board that contains storage data register (SDR); storage address register (SAR); BSM clock; delay lines; and the error-correction and control logic. The logic consists of read generator, write generator, syndrome generator, syndrome decoded, parity-out generator, and error-type decoder. Each functional unit is briefly described as follows
storage data register (SDr)
The SDR buffers and directs the data between the CPU and storage. During a fetch operation, data is received from storage, latched, then sent to the read generator and the CPU as uncorrected data. Some time later, decoded syndromes are used to determine which data bit, if any, is in error. This bit is corrected, relatched,' and sent to the CPU as corrected data. On store operation, the foregoing is repeated, and the SDR gates either new data or old data to the write generator and to storage. storage address register (SAR) and storage cloc The SAR logic provides the write instruction, busy signal, 14 address lines, BSM select timing, and the address check.
A write signal is generated if the instruction is received from the CPU and a cancel has not been initiated. The instruction is then timed and latched. The latched signal is split into a write upper and a write lower instruction which are sent to corresponding pairs of storage boards. In a diagnostic mode either the upper or the lower instruction is active
A busy signal is initiated upon receiving a select from the CPU and is active until the end of the storage cycle that it was
up to 17 . ddress lin sere
Up to 17 address lines are received from the CPU and latched depending on the configuration. The address check logic depending on the cons and 3 . The address check logic an address error has occurred. The result is sent to the system and to the logic cancel circuitry.
bsm clock
The BSM clock generates the BSM set and reset functions that are sent to storage. Address lines in conjunction with a select signal from the CPU are used to determine which BSMs are to be selected.
delay line
The delay line is approximately 280 ns long and tappable in steps The delay line is approximately 280 ns long and tappable
read or write generator
Each generator receives 64 data bits and creates the eight check bits and eight parity bits.

## syndrome generator

The syndrome generator card contains logic to generate syndromes and hardware check, and provides check bits to storage
Check bits from storage are compared to the check bits from the read generator. This output is latched and sent to decoder logic as syndromes.
Check bits from the write generator are gated to storage if the diagnostic parity mode is inactive. Parity bits from the system are gated to storage during diagnostic parity mode. Hardware Check is a compare of the check bits from the read generator and write generator. This check is valid only on a fetch instruction. A late bit also brings up Hardware Check.

## SYNDROME DECODER

The syndromes are decoded into byte error lines and bit-position lines. These lines are sent to the SDR card, where the last level of decode is performed for bit correction.

## PARITY-OUT GENERATOR

The parity-out generator provides the double-error detecting (DED) bit syndromes, correct parity to the system, and byte parity and data in parity checks.
parity and data in parity checks.
The generation of the DED syndrome bit (CT) on a read cycle is accomplished by exclusive ORing the parity bits from the read check bit generator with the check bits from storage.
Data parity from the read check bit generator are corrected and gated to the CPU. In diagnostic mode, the check bits from storage are gated to the CPU instead.
Data-parity bits from the write generator are compared with
data-parity bits from the CPU for data-transmission errors.
The byte lines received from storage are latched and distributed to the control logic within the SDR and syndrome decodes. The byte lines are parity-checked

## ERROR-TYPE DECODER

The syndromes are used to determine which byte contains a failing bit. This information is then used to complement the corresponding parity bit that was generated on erroneous data. Corrected byte parity is then sent to the system. Also, if the failing bit is in a byte that is to be restored in storage, the syndromes are used to complement some of the check bits to be stored. This eliminates the time needed to regenerate corrected bits based on the new updated word for storage. If a bit has failed, the error type and position will be indicated by lines sent to the CPU

## Fetch Operation in the Storage Area

A fetch operation is started when the CPU sends to the storage area a select pulse and an address. The fetch instruction along with the select pulse starts the clock located on the ECCL board. This operation allows the selected input address to be latched and timed. The address lines are then decoded to select a data word from an upper BSM (located A2, B2, or C2) and a data word from a lower BSM (located at A4 B4, or C4).

Sixty-four data bits, seven check bits, and a double-error detection bit (CT) are accessed from storage. The 64 bits are latched in the SDR; the check bits plus the CT bits are transferred to the syndrome generator. The 64 data bits are forwarded to the system via the SDBO initially as uncorrected data but are prevented from being used by the CPU until it has been verified that the data contains no errors. The data is also gated to both the read generator and write generator. (On a fetch, the write generator receives only the data read out of storage.) The generators produce 7 check bits and 8 parity bits; the generated check bits are compared with the check bits read from storage The output from this compare is then sent to the syndrome generator, where the check bits are analyzed to determine whether any of the bits issued from storage are in error. The syndrome generator (error-bit decoder circuits) determines which data is in error, if any, and sends these signals as syndromes to the syndrome decoder. The syndrome decoder contains circuits that complement the early data latched in the SDR if any error was CPU d. Tis corrected bit is then ranserred to the CPU. Th from storage is valid.
If a single-bit error arises during a control-storage access, the bit error is corrected before it is restored into storage.
The eight generated parity bits are transferred to the parity-out generator, which normally sends these parity bits to the CPU. Th parity bits can be replaced by check bits during a diagnostic operation
The check bits from the syndrome decoder are also forwarded as check bit syndromes to the error-type decoder. If an error is detected in any of the bytes, the error-type decoder uses the check bit syndromes to correct the early parity bit associated with the byte that contained the error. Corrected parity is forwarded to the CPU via the parity-out generator. The error-type decoder also provides the CPU with signal ines that indicate the error type. The error-type signals are displayed on the console. Usually, control-storage data is available to the CPU on the cycle following the request for data. If corrections to any data bit are required, an additional CPU cycle is necessary. Main-storage data becomes available to the CPU approximately 23 nanoseconds after the ECCL board receives the request.

## Store Operation in the Storage Area

The store operation requires a select pulse, store instruction address, data bits, and storage byte control lines. The select pulse and the storage instruction initiate the store operation. The store operation always starts with a read followed by a write. Thus, as the store operation commences, 32 data bits are gated to a set of latches in the SDR from the CPU; the 64 data bits from the same address location at which the data is to be stored are gated to another set of latches in the SDR. A decision is made in the SDR based on the particular bytes to be stored as to what new information is to be stored and what old information is to be retained. Sixty-four data bits ( 32 old and 32 new) are then transferred from the SDR to the write generator. (The read generator receives the 64 data bits from storage.) The write generator produces 7 check bits, one double-error detection (CT) bit, and 8 parity bits on the new data combination to be stored.

The generated parity bits on the new data from the system are mpared with the parity-in bits; and if an error has occurred, a yte parity signal is issued to the cancel circuit. The generated heck is forwarded to the syndrome generator, where it is atched. At the syndrome generator, a decision is made whether stored. (Data-parity bits can replace the check bits during

## liagnostic tests.)

For the data that is to be restored, under normal operations, he syndrome generator determines whether the data read from torage and the data that is to be restored is the same. If all data bits compare, the check bits are gated to storage unaltered. If a bit error is detected in a byte to be restored during a main-storage access, the check bits associated with the byte are complemented before being transferred to storage. Similarly the CT bit is latched and can be updated, if necessary, before being transferred to storage.
If a single-bit error is detected during a control-storage access, the bit in error is corrected before it is restored. This da mis
ECCL board The validate line allows you to write issued to the ECCL board. The validate line allows you to write data into storage with the correct check bits.

## STORAGE PROTECTION

Storage protection, composed of the store and fetch protection eatures, prevents the unauthorized changing or use of the ontents of main storage. Store protection prevents the contents f main storage from being altered by storage addressing errors in rograms or input from I/O devices. Fetch protection preven the unauthorized fetching of data and instructions from main torage. As many as 15 programs (with associated main-storage reas) can be protected at one time.
Protection is achieved by dividing main storage into 2,048 -byte locks and by associating a storage key with each block. Each storage key may be thought of as a lock. Each block of storage, hen, has its own lock. Two instructions are provided for assigning and inspecting the key, which contains a four-bit codde. The same code may be used by many blocks, using binary codes 001-1111.
A right of access to storage is identified by a protection key, located in the program status word (PSW) or in a special word used in channel operations. During a main-storage reference storing or fetching), the storage key is compared with the location is granted only when the four leftmost (high-order) bits ocation is grated only when the four leftmost (high-order) the storage (0000). When both the when for rotection features are installed, bit 4 of the storage key , a a , If the bit is 1 , fotch pro storage perative; if it is 0 , it is inoperative

The storage protect unit has a $64 \times 8$ protection stack that applies to main-storage locations (in sequential block of 2,048 ytes) zero through 131,072 . Additional stacks are provided in operation of the storage protect unlt is described on page 3-41.

## ERROR HANDLING-STORAGE AREA

The handling of errors for the storage area is generally divided into these categories:

- Hardware error-detection system that signals a failure condition
Error logging that allows you to retain or display through hard copy pertinent information on failure conditions and,
- Diagnostics that allow rapid analysis and isolation of a failure.


## Error Detection

The error-detection circuits are divided into two kinds: control and data. Control errors are those relating to controlling functions such as storage addressing. Data errors are detected by party checks from the data bus line, and by the error-check parity conditions are displayed on the console.
The error-checking mechanism within the storage area has the ability to detect and correct single-bit errors that occur when data is fetched from storage without disturbing normal operations. If a BSM loses a bit or picks up an extra bit, the error-correction logic detects the error and corrects it before allowing the CPU to use the data. If the error involves more than one bit position, the rror will be detected but not corrected. Detection of double-bit failures signals the system to perform the normal retry routine. The indication of double-bit errors, which includes one intermittent bit failure, is removed as a result of the CPU retry outine. In addition, checks are provided on the error-correction ircuits.
Parity checking within the storage area is provided for:

- Storage addresses

Data on SDBI during a store operation

- Command sent to storag
- Byte lines (that determine bytes to be stored)
- Storage protection stack key


## Error Logging

Error logout messages are retained in dedicated maintenance storage for later recall. Storing this information into main storage a sult of, or in association with, a machine error is referred to
 as a mou information on intermittent and/or solid failures.

## Diagnostics

The diagnostics that check the main- and control-storage areas are part of the Basic Group (Microprogram *BAS). The purpose of the group of tests is to detect and locate failures in the basic Model 145 and Console File Attachment controls. This group nables the sections in the extended group to operate under a device. evice.
The console file enables initiating this group of tests with a building-block technique from a minimal entity; the console file attachment circuitry. Initially, control words are loaded directly in the C -register and executed under control of the file. Then in the C-register and executed under control of the file. Then store-control store mode. Finally, control storage itself is loaded with the remaining basic group sections and executed under normal CPU control.
The basic CPU groups consist of 12 sections, one of which tests the main and control area and includes these tests:
Test BGA1 Set ACB and test address bits 14-17.
Test BGA2 Test phase 21 address bits $1-13$
Test BGA3 Locate error-free word.
Test BGA4 Write generator test.
Test BGA5 Read generator test.
Test BGA6 C0-C32 error detect.
Test BGA7 CT and double-error detect.
Test BGA8 Single-error detect and correct
Test BGA9 Any double errors in control storage,
Test BGBO Any double errors in program storage.
Test BGB1 Control-storage and program-storage address test Test BGB2 Test data for read/write generator test.

NOTE: The extended group of microdiagnostics run under micromonitor EASY, MBAO through MBA8, comprises the extended group. (See "Microdiagnostic Servicing Handbook" for operating procedures, Part 2641601.)


The main and control area is structured around 2 basic BSMs ( $12 \mathrm{~K} \times 1$ and $6 \mathrm{~K} \times 2$ ), and an ECCL board. The storage area may consist of both the $12 \mathrm{~K} \times 1$ and $6 \mathrm{~K} \times 2$ BSMs or just the $12 \mathrm{~K} \times 1$ BSMs, depending on the requirement of a particular system. The BSM configuration shown on Page $3-5$ illustrates the data, and address and control flow among the BSMs and the ECCL board The relative location of BSMs shown on this
This from the wingseside of the logic gate.
riming, BSM ECCL board. The ECCL board layout is shown on Page 3-17.

STORAGE ADDRESS REGISTER and STORAGE CLOCK

The storage address register (SAR) is a 17 -bit register that accepts the CPU storage addresses from the M-register and is used for both control- and main-storage accesses. In addition, the SAR logic contains the write control, busy signal, the BSM select timing and the addresses check logic. (See Page 3-8.)
The address contained in the M-register is gated to the SAR by a select powered gate control that is generated as a result of the select command received from the CPU.
The CPU addresses are gated to the SAR under control of the CPU select control line, which is received at the ECCL board after it during the storage I cycle for certain types of CPU before it is used in the SAR logic. The width of the select line is choped from 45 ns to 38 ns by a time delay circuit forming a select powered control. Fach time the select powered control line is active, the contents of the M-register are gated and latched in the SAR. The addresses from the SAR are decoded to select the proper BSM.
The SAR is reset each time the select powered line is degated. A write or read signal is generated each time an instruction is received from the system if a cancel signal is not active. A write signal is also generated if a restore signal is activt and a single error has occurred during control store access. (See Page 3-8.) The write signal is latched in the system write latch at approximately $\mathrm{T}_{0}+80 \mathrm{~ns}$ ( $\mathrm{T}_{0}$ is defined as the time the select powered signal becomes active). The latched signal is forwarded to the storage write latch. The latched signal from the storage write latch is split into a write upper and a write lower instruction which are sent to corresponding pairs of storage BSM.
The busy signal is initiated by the select powered control signal and is active until the end of the cycle on which it was activated. This line is sent to the system.

The BSM timing control is gated to storage clock controls for proper BSM select. The BSM select line starts the timing pulse enerator on each address buffer card

SAR Address Checking
All storage addresses that are gated to the SAR are parity-checked for addressing errors as shown on ALD SQ403. An address error sets an address check latch. This signal is sent to the CPU (MCK BO, bit 0 ), and also sets the ON cancel latch in the SAR logic.

## BSM ADDRESSING

The SAR bits are decoded to select the BSM boards, array module and chip, and the proper bit cell. (See Page 3-8.) In addition, certain address bits are manipulated within the storage area to assure that only the valid portions of an array card are addressed. The BSM address bits (PGA, PGB, chip, and on occasion, address 12) are generated by decode circuits within the SAR card or storage clock located on the ECCL board. The use of these bits depends upon the storage configuration and may no always represent the same SAR bits as they are routed from board to board. Address lines 1, 3, 4, 5, 7 through 11, along with the control lines, are propagated to 1 , 7 board. he adress ines are routed to a bur addresses to the array cards.
For each storage access, the addresses are sent to corresponding pairs of BSMs Address lines $1-14$ are used on $48 \mathrm{~K}(12 \times 36)$ BSMs; address 6 is not used on 24 K ( $6 \mathrm{~K} \times 36$ ) BSMs.

## Board Select

Byte locations in storage are consecutively numbered starting with 0 ; each number is considered the address of the corresponding byte. A group of bytes in storage is addressed by the leftmost byte of the group. The number of bytes in a group is either implied or explicitly defined by the operation. The addresses in the $M$-register represent the byte locations. The starting address is always located at the board farthest from the ECCL board. For example, in a 256 K storage config
the low-order address is located in the $\mathrm{C} 2 / \mathrm{C} 4$ boards. Board select circuits are divided into 32 K byte or 64 K byte selection depending upon the capacity of each board used with a particular storage configuration. Board select is determined by the decode of bits 12 through 16 of SAR or by the control store gate that forces selection of only the A2/A4 board. (These boards contain the control-storage data.) The SAR bits 12 through 16 represent the following byte-address ranges:

Bit Range (Bytes)
$12 \quad 16 \mathrm{~K}$ to 32 K
$\begin{array}{ll}13 & 32 \mathrm{~K} \text { to } 64 \mathrm{~K} \\ 14 & 64 \mathrm{~K} \text { to } 128 \mathrm{~K}\end{array}$
$15 \quad 128 \mathrm{~K}$ to 256 K
The board select signal is received at the BSM approximately $T_{0}$ +9 ns for main storage; at $\mathrm{T}_{0}+6 \mathrm{~ns}$ for control storage. When ford the address buffer card of the $B S M, T_{0}$ of that BSM commences.

## Addressing Circuits

The address bits needed to generate the special address lines PGA, PGB, CHIP, and control depend upon storage configuration and also board location. (See Page 3-21.) The selection of what bits also board location. (See Page 3-21.) The selection of what b
are used for PGA, PGB, and CHIP are chosen to match the are used for PGA, PGB, and CHIP are chosen to match the the wiring between the ECCL board and the BSMs, a chaining technique is used to propagate the special address lines from one board to the next. Thus, where the address CHIP line is used on one board, the same address bit may be propagated to another board and be used as a PGB signal. The addressing scheme also makes use of the special address bits to assure that a false invalid ddress indication is not generated as the CPU address count is incremented beyond the capacity of an array card.

Array Card Logical Addressing
All BSMs within the storage area have 12 K addresses regardless of card size. To address the 12 K card that is not on a binary boundary, the card has been effectively subdivided into four segments, with each segment containing 4 K addresses. The address control lines PGA and PGB are used to keep track of segment location within the card. PGA selects the 4 K segments, and PGB selects upper/lower segment of a card.

PGB PGA
$1 \quad 1$

| Segment 4 INVALID AREA |
| :---: |
| Segment 3 8-12K |
| Segment 2 4-8K |
| Segment 1 0-4K |

Because each segment represents 4 K addresses, only three segments are required to address the card properly, leaving on segment in an invalid area. This invalid area is detected by a simultaneous decode of 1,1 for PGA and PGB. If PGA and PGB are active at the same time at any one BSM, this means that the address exceeded the BSM capacity. When this happens, a double-bit error signal is transmitted to the machine-check circuitry.
To avoid addressing the invalid segment of the array card whenever the CPU addressing input reaches the address capacity of the card (PGA and PGB both equal to a logical I), either PGA or PGB is inverted in the SAR logic before the bits are transferred requirements of a particular BSM. The inversion of either PGA
and PGB causes the selection of the BSM with the next high-order address. For example, if the CPU were sequentially addressing a 256 K storage starting with address 0 at the $\mathrm{C} 2 / \mathrm{C} 4$ board, the B2/B4 boards are selected when PGA (address bit 13) and PGB (address bit 14) become active simultaneously. When the SAR logic decodes this condition, PGA bit (bit 13 in this example) is inverted via a cable before it is used in storage. The 256K address flow (ALD SOO11) shows the addressing interface connections among the BSMs and the ECCL board. In the 24 K BSMs (used in 112 K and 208 K storage configurations), the PGA signal becomes address 12 so that proper byte boundaries can be maintained for the 24 K storage.
The CHIP control line is gated to every module and is used a one of the seven address lines needed for bit-cell selection. PGB and CHIP address lines whenever the CPU accesses the th control torae are This ging action effectively chanes control-storage locations on the array card.

## Array Module and Chip Selects

The array module and chip in an array card are selected as follows

PGA, PGB, and SAR 1 select the module row of a card. The SAR bits that compose PGA and PGB are shown on Page 3-21. SAR bits 3 and 4 select one chip in each of the array modules in a horizontal row.
SAR bits $5\left(T_{p}\right)$ and $6\left(T_{p}\right)$ select one column of an array modul

The PGA, PGB, address 1 , along with address bits 3 and 4 , combine to select the module row of a card being addressed and select one chip in each of the four modules in that horizontal row. These addresses form the power gate select lines (output of power gate drivers) and are controlled by the power gate timing signal generated at the address buffer card. Address 5 ( $T_{p}$ ) and 6 ( $T_{\mathrm{p}}$ ) select one column of any array module. The proper column within an array card is selected by a decode network that makes use of both phases of address 5 and 6 . Address 5 is timed and is derived off the delay lines in the address buffer card. This is the $T_{p}$ pulse. The selected chip within an array module is the one that receives coincident $P G$ and $T_{p}$ signals. A simplified drawing showing array module and chip is shown on Page 3-6. When observing the address 5 timing pulse on the array card at pin D06 or B10, you will notice that only one of these pulses is timed. The address 5 signal that is timed is dependent upon the input polarity of address 5 . The ( - ) 5 address is the timed pulse. So, if a $(+) 5$ address is generated, the out-of-phase signal at pin DO6 has the timing pulse; when a $(-) 5$ address signal is generated, the in-phase signal at pin B 10 has the timing pulse.
The PG and $T_{p}$ timing signals adju ade card (See maintenance section.)

## 112K/160K BSM Storage Size



208K/256K BSM Storage Size



208K/256K BSM Storage Size



## it-Cell Selection

Seven address lines are used to select one of 128 bit cells that form a $8 \times 16$ matrix on each chip. The address lines are SAR bits 7-11, plus two special address control bits CHIP and either SAR bits 12 or 13 . The decode of SAR bits 7 -10 select (via word f SAR bit 11 CHIP and either SAR bits 12 or 13 , depending Of SAR bit 11 , CHfip and ether SAR bits 12 or 13 , depending pative on a 16 bit cells. The selected preamplifier either gates a write signal (data-in), which activates the write 1 or write 0 line during a write cycle; or gates read signal, which is generated on the sense 0 and sense 1 line of each bit cell during a read operation. Coincidence of the selected word driver output and the selected preamplifier outpu selects the bit cell that is to be used in the write or read operation. A simplified drawing of bit-cell selection is shown on Page 3-10.

Address Control Lines
The following address control lines are gated to the BSMs.

| SIGNAL NAME | ECCL <br> EXIT PIN | BSM ENTRY <br> OR EXIT PIN | FUNCTION |
| :--- | :--- | :--- | :--- |
| -BSM Select | CSee Addr <br> FlowALDs <br> SQ008 <br> SOO11) |  | Initiates each store <br> or fetch cycle by <br> starting the timing <br> pulse generator on <br> the address buffer <br> card. A separate <br> 'BSM select' signal <br> is used for each <br> BSM. |
| +Board <br> Activity | See SQ005 |  | This is an output <br> signal; this line is <br> +when the BSM <br> is selected. Its use <br> is optional. |
| -Write | A3D04 | A2B10 <br> or <br> A5D04 | Controls the write <br> or read function of <br> each storage cycle; <br> this line is - for <br> write, + for read. |
| +Reset | A3B04 | A2B07 <br> or <br> A5B04 | When active, this <br> line resets the <br> sense latches on <br> each array card. |
| Reset |  | A3D03 | A2B09 <br> or <br> A2D13 |
| When active, this <br> signal suppresses <br> the generation of <br> extraneous timing <br> signals in the BSM <br> during a system <br> power-on or when <br> manually activated <br> from the console <br> panel; it resets the <br> timing latches on <br> the address buffer <br> card and the sense <br> latches on each <br> array card. |  |  |  |

## BSM Address and Control Interface

The identification of the address control lines for each storage configuration is shown in ALD logic pages SQ005, SQ008 line are electrically connected in the pins for a specific interface may, therefore be interchanged; an exit pin may be used as entry pin, or vice versa
The address and control lines from the ECCL board enter the BSM board at either of two socket locations-A2 or A5. If the board pins in socket location A5 are used as entry pins, the board pins in socket location A2 become exit pins. Depending upon the board location in the storage configuration, the exit pins may be used to:

1. route the address and control signals to an adjacent BSM , or 2. terminate the address and control lines with plug-on
terminators in the array board in the last in a chain of multipl BSMs. This termination points are shown on ALD SQ016.

The address flow drawings (ALD SQ007 through SQ011) show the address and control lines relationship between the ECCL board and the BSMs. These drawings (one for each configuration) contain the pin location for the interface lines along with the polarity of each signal. Generally, the polarity of the address gated to the upper BSMs (A2, B2 and C2) on the $2 / 3$ socket location, is negative. The polarity of the addresses gated to the lower BSMs (A4, B4, and C4) on the $4 / 5$ socket locations is positive. All array cards participate in each store (write) or fetch (read) cycle. The address lines from the ECCL board enter the
diress buffer card on the BSMs as shown on ALD SQ005,
The selection CHIP, and f the array card in a particular storage configuration. The specia chaining technique used to propegte these special address lines from one board to the next is shown on logic pages SOOO8 through SQ011. Address lines 1, 3, 4,5,7 through 11, alon with the control lines, are propagated to each board.

ALD page SQ011 shows how the address and control bits are routed to each BSM of the 256 K configuration. The BSM logic board interconnections are shown on ALD SO005.

## UPPER BOARD ADDRESS FLOW

ALD SQ011 shows the common address lines, and the W/R, reset and machine reset controls entering the address buffer card of the upper BSM A2 at socket A5 at the pins designated on ALD where the somecket A5, each address is fed to an AND circuit, and complement addresses to the array cards. The $2 / 3$ sockets represent the upper board, which receives the out-of-phase represent the upper board, which receives the out-of-phase the pin locations shown on ALD SOOO5 and are chained to board B 2 at socket A 2 . The addresses exit board B 2 at socket A 5 and connect to board C2 at socket A5. The addresses from the C2 board are terminated at the pin locations shown on ALD SQ016. At each board, the addresses are connected to the array cards as shown on ALD SQ005.
The PGA, PGB, CHIP, and CONTROL lines distribution generally follow the same chaining technique. Although thes special address lines are not used in the same manner at each board, they enter each board at the same pin location. For example, the PGA address line always enters every BSM board, regardless of configuration, at pin location B2B11.
If you were to follow address 10 from the ECCL board through each BSM and to its termination point, the address path would be:
Upper BSM Boards

|  | ECC BRD | A2 BRD | B2 BRD |  | C2 BRD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADDR | EXIT | ENTRY | EXIT | ENTRY | EXIT | ENTRY |
| TERM |  |  |  |  |  |  |
| 10 | A3B10 | A5B12 | A2B03 | A2B03 | A5B12 | A5B12 |
| A2B03 |  |  |  |  |  |  |

NOTE: Address 10 enters all array cards at pin B08.

## Address Flow-Example

To illustrate the addressing flow between the BSM and the ECCL board, consider the following example:

| Storage Configuration | 256 K |
| :--- | :--- |
| Access | Main Storage |
| Storage Address | 8000 hex |

The address bit configuration in SAR for the address is:

Lower board address flow
The address flow for the lower BSMs is the same as for the uppe boards except that the ECCL board connects to the first board (A4) at the A2 socket. Therefore, the entering and exiting pins on the lower boards are directly opposite to those on the upper boards. Using address 10 for an example, the address propagates through the BSMs as follows:

| 161514 | 13121110 | 9876 | 543 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 000 | 1000 | 0000 | 0000 | 0 |
| 0 | 8 | 0 | 0 | 0 |


|  | ECC BRD | A4 BRD |  | B4 BRD |  | C4 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADDR | EXIT | ENTRY | EXIT | ENTRY | EXIT | ENTRY | TERM |
| +10 | A4B03 | A2B03 | A5B12 | A5B12 | A2B03 | A2B03 | A5B12 |



## PGA, PGB, CHIP, and CONTROL-BITS SELECTION



The timing mechanism in the ECCL board and the BSMs is composed of a tapped delay line and provides all the timed pulses necessary to control the storage operations. The ECCL board ontains two delay-line cards, which are basically used for generating control pulses for functional operations performed on the ECCL board. These delay lines are adjustable and operate for approximately 275 nanoseconds (ns), and are in steps of 10 nanosecond increments. The delay line in the address buffer card enerates the BSM timing signals required by each array card during a store or fetch cycle. The BSM select (board select) is the gnal that starts each store and fetch cycle. This signal is generated in the BSM clock circuits located in the ECCL board. (See pag I) Ad BSM The ECCL
Ther primarily used for generating the set/reset function for the resetting the busy and storage write latches as shown on Diagram 3.9.

## CPU Select Pulse/ECCL Board $\mathrm{T}_{0}$ Relationship

The CPU has a variable-cycle clock that produces timing duration f $202.5,247.5,292.5$, and 315 nanoseconds. The CPU controlword type determines the time duration of the CPU cycle. For ontrol-storage accesses, the 315 ns time duration is not used; for main-storage accesses, the 202.5 ns time duration is not used. To address either main or control storage, the CPU must generate a CPU select pulse that starts the delay-line clock within the ECCL oard. The time at which the CPU select pulse is generated is dependent upon the CPU cycle length
The width of the select pulse is dropped from 45 ns to approximately 38 ns by a time-delay circuit, forming a select powered control line that starts the delay-line clock.
During control-storage accesses, data becomes available at the SDBO at the same time it is being analyzed for errors. This simultaneous action permits the CPU to operate on the SDBO ata on the subsequent cycle if it contains no errors. To prevent he use of the SDBO data before the error-checking circuits ore the reset of this control line means that the control-sterage data on the SDBO is correct and can be used by the CPU. Because the CPU samples the data on the SDBO at the same time regardless of CPU cycle length, the (Not) data good/CPU time relationship for each CPU cycle length must be the same. To maintain this relation hip, the generation of the CPU select pulse differs for each CPU cycle length. The (Not) data good control line/CPU cycle relationship is shown on page 3-22.

## PU Select Pulse/Eccl Board $T_{0}$ Relationship



* Delayed 22 ns for address-adjust operation

Note: The timing shown on this page is intended for instructiona purposes only; the actual timings may differ (see "Storage Timing Adjustments").

## ECCL Delay Lines

The ECCL delay lines produce all the timed pulses necessary to control the operation of the ECCL board. The clock consists of a serial network of delay lines. Physically, there are two 14 ns and two 45 second delay lines mounted on each of two delay-line cards. A total delay of 275 ns is available from the delay line network, and an output is available from tags at 10 -nanosecond intervals after input time.
The logic for the delay-line network is shown on Page 3-23. The select powered pulse enters delay-line card No. 1, which furnishes a pulse to delay-line card No. 2 at approximately 120 ns after the receipt of the select powered pulse
If a single-bit error arises during a control-storage access; the SDR data, and the bit is also corrected in the BSM from which it was fetched To correct a storage bit in error in the BSM, a restore function is made active that changes a control-storage restore function is made active that changes a control-storage
read cycle into a control-storage write cycle. This BSM restore function can be inhibited by using tie-off on 01B-A2-B2D09. All timings within the logics of the ECCL board are in relation to the select powered pulse which, by definition, is referred to as $\mathbf{T} 0$ of the ECCL board. Each timing pulse has a time duration of approximately 35 ns .

## BSM Timing Specification

The timing specifications for the BSMs used with the 3145 are shown on Pages 3-24 and 3-25. The actual timing for the BSM address buffer card is contained on ALDs SQ002 and SQ003.


## BSM Interface Timing



Note: The timing shown on this page is intended for instructional purposes only; the actual timings may differ. (See ALD SOOO2 and purposes
SOOO3.)


Read Internal Timing-Slow


*The timing of these signals is adjusted by altering delay-line taps on the address buffer card (See ALD SOOO2 and SOOO3), (see "Storage Timing Adjustments").

## Storage Timing Adjustments and Check

## Storage-timing adjustments and checks include the following.

## torage-timing adjustments

1. CPU Select Pulse
2. Delay-Line Card 1
3. Delay-Line Card 2
storage-timing checks
4. Store Cycle 1-Read
5. Store Cycle 1-Writ
6. Store Cycle 2
7. Write Pulse

For valid results, the storage-timing adjustments must be performed in the defined sequence ( 1 through 9 ). Readjust a performed in the defined sequence ( 1 through 9 ). Readjust a
delay line only when it is outside the checking tolerance. When delay line only when it is outside the checking tolerance. When diagonally.

STORAGE-TIMING-ADJUSTMENT PREREQUISITES
A. Make certain that the following wire-wrapped jumpers are installed:

| From | To |
| :---: | :---: |
| B-B2A5D02 | B-B2A5D07 |
| B-B4A5D02 | B-B4A5D07 |
| B-C2A5D02 | B-C2A5D07 |
| B-C4A5D02 | B-C4A5D07 |

B.C4A5D02 - B.C2A5D07
B. Make certain that the following wire-wrapped jumpers are removed:

| From | To |
| :---: | :---: |
| B-A2A5D02 | B-A2A5D07 |
| B-A4A5D02 | B-A4A5D07 |

C. Do not plug or remove address buffer card (A2) from any BSM while power is on. If checking or retiming of the address while power is on. If checking or retiming of the address
D. Make certain that 'data good' line is activated.
E. Oscilloscope setup (Tektronix type 454 or equivalent): Channel 1 Volts/Div: $50 \mathrm{mv} / \mathrm{cm}$ Channel 2 Volts/Div: $50 \mathrm{mv} / \mathrm{cm}$ Time/Div: 0.1 usec with X10 MAG Select Center Pulse

1. CPU SELECT-PULSE ADJUSTMENT
A. Perform control word $\mathbf{3 0 0 0 0 0 0 0} \mathbf{u s i n g}$ CPU console as follows

- Set the rate switch to SINGLE CYCLE HARDSTOP.
- Set DIAGNOSTIC/CONSOLE FILE CONTROL to EXE CTRL WORD SWS A-H.
- Set switches A-H to 30000000
- Set rate switch to PROCESS.
- Press start key.
B. Attach channel 1 probe as sync at A-B3H4J07 (CPU clock - 0 time).
C. Attach channel 2 probe to B-A3C2D02 (select pulse).
D. Verify that the minus select pulse is $45 \pm 4 \mathrm{~ns}$ wide and occurs $57-60 \mathrm{~ns}$ after CPU clock 0 time. If the pulse is not within tolerance, adjust the programmable delay line tap at A-C1F2 to obtain the specified timing. (See CPU clock and timing adjustment for layout of the programmable delay line.)

2. DELAY 00 ADJUSTMENT
A. Attach channel 2 probe to B-A3D2D 12 to monitor delay 00.
B. Verify that a minus pulse occurs $74-76 \mathrm{~ns}$ after sync goes plus. If necessary, adjust the delay tap at B-A3D2 to obtain specified timing. (Refer to Page $3-26$ for delay block layout.)
3. DELAY 50 CHECK
A. Attach channel 1 probe (sync) to B-A3D2D12 (delay 00).
B. Attach channel 2 probe (delay 50) to B-A3D2D10.
C. Verify that a minus pulse occurs $48-55 \mathrm{~ns}$ after sync pulse.
4. DELAY 80 ADJUSTMENT
A. Keep channel 1 probe (sync) at B-A3D2D 12 (delay 00 ) B. Attach channel 2 probe (delay 80) to B-A3D2J05.
C. Verify that a minus pulse occurs $79-81 \mathrm{~ns}$ after the sync pulse. If necessary, adjust delay tap at B-A3D2 to obtain the specified timing
5. DELAY 120 CHECK
A. Attach channel 1 probe (sync) to B-A3D2J05 (delay 80).
B. Attach channel 2 probe (delay 120) to B-A3D2G08.
C. Verify that a minus pulse occurs $38-45 \mathrm{~ns}$ after sync pulse.
6. DELAY 150 ADJUSTMENT
A. Keep channel 1 probe (sync) at B-A3D2J05 (delay 80).
B. Attach channel 2 probe (delay 150) to B-A3D4D07.
C. Verify that a minus pulse occurs $69-71 \mathrm{~ns}$ after sync pulse (Refer to Page 3-27 for delay block layout.)
7. DELAY 190 CHECK
A. Attach channel 1 probe (sync) to B-A3D4D07 (delay 150)
B. Attach channel 2 probe (delay 190) to B-A3D4D10.
C. Verify that a minus pulse occurs $38-45 \mathrm{~ns}$ after sync pulse 8. DELAY 275 ADJUSTMENT
A. Keep channel 1 probe (sync) at B-A3D4D07 (delay 150).
B. Attach channel 2 probe to A-A3D4G08.
C. Set oscilloscope time/div control to 0.2 us with $\times 10$ mag.
D. Verify that a minus pulse occurs $\mathbf{1 2 4 - 1 2 6 ~ n s ~ a f t e r ~ s y n c ~}$ pulse. If necessary adjust the delay tap at B-A3D4 to obtain he specified timing. (Refer to Page 3-27 for delay block layout.)
8. TERMINATE TEST BY DOING THE FOLLOWING
A. Set rate switch to SINGLE CYCLE HARDSTOP.
B. Return DIAGNOSTIC/CONSOLE FILE CONTROL switch to PROCESS/IMPL.
C. Set rate switch to PROCESS.
. Remove any external jumpers used to activate 'data good line'
E. Remove test equipment
F. Press start key.

## Delay Line 1 Card Layout



## storage-timing checks

For valid results, the storage timing checks should be done in the defined sequence (1 through 6). Before doing these timing checks, perform items specified under the heading "Storage Timing-Adjustment Prerequisites."

1. STORE CYCLE 1-READ CHECK
A. Place check control switch to DISABLE.
B. Perform storage word 40041400 using CPU console as follows:

- Set rate switch to SINGLE CYCLE HARDSTOP
- Set DIAGNOSTIC/CONSOLE FILE CONTROL to EXE
- CTRL WORD SWS A-H.
- Set switches A-H to 40041400 .
- Set rate switch to PROCESS.
- Press start key.
C. Set oscilloscope Time/Div to 0.5 us with $\times 10$ mag.
D. Attach channel 1 probe (sync) to A-C3G2D07 (plus) store cycle 1 line.
E. Attach channel 2 probe ( 0 time) to A-B3H4G05. Align pulse to first traticule on the oscilloscope.
F. Verify that storage cycle loccurs approximately 0 to 20 ns after CPU 0 time. The duration of storage cycle I pulse should be approximately 250 ms .
G. Attach channel 2 probe (select) to B-A3C2D02. Set oscilloscope Time/Div control to 0.2 us.
H. Verify that a minus pulse occurs at approximately CPU 102 time.
J. Attach channel 2 probe delay 00 to B-A3D2D12. Set oscilloscope Time/Div to 0.5 us.
K. Verify that a minus pulse occurs at approximately CPU 153 time.

2. STORAGE CYCLE-1-WRITE CHECK
A. Assume that the check control switch is at DISABLE and perform storage word 48041400 using CPU console. (See 1-B for setup procedure.)
B. Attach channel 1 (sync) to A-C3G2D07 (plus). (Logic reference-DC031.)
C. Attach channel 2 (CPU - 0 time) at A-B3H4J07. Align pulse to first graticule on the oscilloscope.
D. Verify that storage cycle 1 -write occurs approximately 0 to 20 ns after CPU 0 time. The time duration of storage cycle 1 -write pulse should be approximately 315 ns .
E. Attach channel 2 probe (select) to B-A3C2D02. Se oscilloscope Time/Div control to 0.2 us.
F. Verify that a minus pulse occurs approximately CPU 102 time.
G. Attach channel 2 probe (delay 00) to B-A3D2D12. Se oscilloscope Time/Div control to 0.5 us.
H. Verify that a minus pulse occurs at approximately CPU 153 time.
3. Storage cycle 2 CHECK
A. Attach channel 1 probe (sync) to A-C3G2D07 (storage cycle 1 plus).
B. Attach channel 2 probe (storage cycle 2) to A-C3G2J07.
C. Verify that a plus signal approximately 295 ns in duration occurs when storage cycle 1 (sync pulse) goes off.
4. SET SDR CHECK
A. Attach channel 1 probe (sync) to B-A3D2D12 (delay 00).
B. Attach channel 2 probe (set SDR) to B-A3K2D 12
C. Verify that trailing edge of 'Set SDR' goes positive 121-130 ns after delay 00 pulse. (Logic reference SO287 and SQ410.)
5. WRITE PULSE CHECK
A. Attach channel 1 probe (sync) to B-A3D4D07
B. Attach channel 2 probe (delay 150) to B-A3D4D07. Align delay 150 pulse on the first graticule on the oscilloscope.
C. Attach channel 2 probe to B-A3C2B04.
D. Verify that the positive-going trailing edge occurs approximately 160 ns after delay 150 time.

NOTE: The write pulse is controlled by 'Write Width Delay' (ALD SQ140) and is located on B-A3B4.

All delays should be plugged to obtain this signal. See note at bottom of ALD SQ410.
6. TERMINATE TEST BY DOING THE FOLLOWING
A. Set the rate switch to SINGLE CYCLE HARDSTOP.
B. Return the CPU console switches to their normal operating position.
C. Return the rate switch to PROCESS.
D. Remove any external jumpers used to activate 'data good line.
E. Remove test equipment.
F. Press the start key.

Delay Line 2 Card Layout
2-Nanosecond Delay-Card Jumpering


## BSM DATA FLOW

Main storage and control storage have one condizion of data flow for a storage-fetch operation and have two conditions of data flow during each store (write) operation. (Putting data into torage involves a read operation followed by a write.) Data ransfer to and from storage is handled by the storage data egister (SDR). The SDR interfaces with the BSMs by means of ata cables as shown on Page 3-16.
The 3145 uses two basic BSMs: a 48 K ( $12 \mathrm{~K} \times 36$ ) BSM that 0 . ard boundary, a pair of BSMs (upper and low are always rer bis a C4) contain data bits 0 through 31 , and check bits C4, C16, C32 CT The upper BSMs (bord A2, B2 and C2) contain data . 32 through 64, and check bits CO , $1, \mathrm{C} 2$, and $\mathrm{C4}$. Th
data-bit location chart is shown on Page 3 -29,
The $48 \mathrm{~K}(12 \mathrm{~K} \times 36)$ BSM has 36 array cards, each of which ontains a single data or check bit. The $24 \mathrm{~K}(6 \mathrm{~K} \times 36$ ) BSM has 18 cards, each of which contains two bits. Every data and check bit is defined the same in each BSM regardless of the BSMs osition within the B gate. For example, bit 60 is always in the array card located in the column B of any BSM board.

## Data and Check Bits Cabling

The data and check bit cabling for the upper and lower BSMs is hown on ALD SQ014 and SQ015 respectively. These ALD how the data and check bit cabling relationship between the CCL board and the BSMs and contain the pin location for each on the BSM.
The entry and exit pins for a specific interface line are electrically connected in the array card. The function may, therefore, be interchanged-an exit pin may be used as an entry pin or, vice versa. The initial interface between the ECCL board and the BSMs is always at the A2/A4 boards. The data and check its to and from the ECCL board enter the upper BSM (A2 location) at card row 6, and enter the lower BSM (A4 location) a Frow 1. At he A2 board, he bis are propagated to cardrow Ch of the subsequent boards (B2 and C2 if used). At the $A 4$
 to chaied to the sam row in wer boards (B4 and C4, if used) The board wiring for the $B$ and board differs from the $A$ board wiring because the $B$ and $C$ board locations can contain either a $48 \mathrm{~K}(12 \mathrm{~K} \times 36)$ or a 24 K $6 K \times 36$ ) BSM. The wiring difference within the $B$ and $C$ boards involves jumper wires that are used to provide either one bit per array card ( 48 K BSM), or a two bits per array card ( 24 K BSM). The $\mathbf{2 4 \mathrm { K }}$ jumper assembly is colored red; the 48 K jumper assembly is colored yellow. The manner in which the jumpers are ired is shown on ALD SCOO4, as well as on the data cable ALD SQ014 and SO015. ALD SQ004 illustrates the jumper assembly connections for both a 24 K and a 48 K BSM

This ALD shows the wiring side of an upper board and is intended for instructional purposes. The board effectively is split into three parts, showing the wiring of check bits 1 and 2, and data bits 32 and 33 , plus illustrating the array card with its associated four lines. From ALD SOO14 and SO015, we recal that every data and check bit is defined the same in each BSM. To satisfy this requirement, jumper wires are used as illustrated on the bottom portion of ALD SQOO4, enabling the BSM to provid Let's first assume that the BSM in location B2 or $\mathrm{C}_{2}$ is 24 K . Now, if on follows the data input for bit 32 , on T1E11 and feeds through the board to T6E2 Fro T6E2, the bit is jumpered to U6C2, enters the bottom array on J02 (as shown on card input/output tab layout), and then terminate shown on card input/output tab layout), and then terminates at
U1C13. Bit 33 enters the board at U1B11 and feeds through the board to U6B2, jumpers to U6A2, and terminates at U1A13. The data enters the bottom array card at D11. This jumper assembly allows data or check bits to feed only the $4 / 5$ sockets of the BSM board because the $2 / 3$ sockets are not used. Now let us follow the same bits ( 32 and 33 ) in a 48 K BSM. Bit 32 enters the board a TIE11 (same as for the 48K BSM) and enters the array card located at the $2 / 3$ sockets at D11. The data path continues through the board to T6E2, is jumpered to U6A2, feeds back through the BSM, and terminates at U1A13. Bit 33 enters the board at U1B11 and enters the array card located at the $4 / 5$ socket at D11. The data path continues through the board to U6B2, jumpers to U6C2, feeds back through the BSM, and terminates at U1Ci3. This jum of only one bit per array card.
bit.

## BSM Data Bit Flow Example

To illustrate the propagation of a single bit from the ECCL board through the BSMs, the following example is provided.

Data in 256K Lower Boards

| BIT | LEAVE 018-A3 PAGE NET |  | $\begin{array}{\|l\|} \hline \text { ENTER } \\ \text { O1B-A4 } \end{array}$ | $\begin{aligned} & \text { LEAVE } \\ & \text { O1B-A4 } \end{aligned}$ | ENTER 01B-B4 | JUMPER |  | $\begin{array}{\|l\|} \hline \text { LEAVE } \\ \text { 01B-B4 } \\ \hline \end{array}$ | $\begin{array}{\|l\|} \text { ENTER } \\ \text { O1B-C4 } \end{array}$ | JUMPER |  | $\begin{gathered} \text { TERMINATE } \\ \text { 01B-C4 } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 30 | SQ701 | AB7 | B1C11 | B6C04 | B6C04 | B1C11 | B1D11 | B6D04 | B6C04 | B1C11 | B1D11 | B6D0 |

## Data Bit Location Chart

## Upper Board



Wiring Side

Lower Board



1. The 24 K BSM has 2 bit/card location for 18 cards in the lower
row.
The 48 K BSM has 1 bit/card location for 36 cards.
2. The 48 K

24 K - data bits J 02
48K - D11
Data Out
24K - data bits B03
normal B05
48K - B05

## storage data regsiter

The storage data register (SDR) buffers and directs data between the CPU and storage. The SDR logic (Page 3-31) is composed of:

- 64-bit storage data bus-out (SDBO) register $\boldsymbol{A}$, and a 64 -bit storage latch register B . These registers receive data from torage during both the fetch (read) and a store (write) operation. The SDBO register provides the data to the CPU he storage latch register provides data to the correction circuits and to the read and write generators.
- 32-bit storage data-bus-in (SDBI) register that receives data from the CPU during a write operation
Corrector circuits that change to its correct status D a specific bit that is in error within the SDBO register.
Storage write switch circuits that are used during a write operation to gate new data to the BSMs E

SDR logic functions as follows:

- Data from storage is always accompanied by check bits that are sent directly to the syndrome generator, where they are used for error-checking analysis.
- Gating control for all registers is derived from the ECCL board delay-line clocks. Data to the SDBO, storage latch, and SDBI registers is gated at approximately $\mathrm{T}_{0}+80 \mathrm{~ns}$. Corrected data is gated to the SDBO register at approximately $T_{0}+210 \mathrm{~ns}$.
During a storage-write operation, byte marks indicate which
bytes of data are to be stored. There are four byte marks that accompany the data from the CPU.


## Data Flow-Fetch

Each time the CPU decodes a storage word fetch (read) operation, data is received from storage and latched into the SDBO and storage latch registers at approximately $\mathrm{T}_{0}+80 \mathrm{~ns}$. If the storage operation fetches data from the control-storage area, data from the SDBO register becomes avallable on whe SDBO at approximately $\mathrm{T}_{0}+109$ ns as uncorrected data. This uncorrected a a my de the rror-checking routine. Reset of the 'data good' control line means that the control-storage data on the SDBO is correct and an be used by the CPU subsquent cycle, For a main-storage can be used by the CPU subsequent cycle. For a main-stor checking has taken place. Main-storage data or corrected controlstorage data is available on the SDBO at approximately $T_{0}+237$ ns. The data that is gated to the storage latch register is immediately distributed to the corrector circuits, to the read generator, and to the write generator via the storage write circuits. From the read and write generators, the data is gated to the other checking circuits (syndrome hardware) for error detection. The decoded syndromes determine which data bit, if any, is in error. If a bit is in error, the on-error line to the corrector circuit becomes active. The corrector circuit is
omposed of EVEN logic circuits. If a bit is in error the on-error line to the corrector circuit becomes active and is always opposite polarity with the bit in error in the storage latch register
ecause the corrector circuit is composed of EVEN logic blocks, he bit in error is inverted by the corrector circuit. This inverted bit is gated into the SDBO register at approximately $\mathrm{T}_{0}+210 \mathrm{~ns}$, making corr
If a single-bit error arises during control-storage access, the torage bit in error is corrected before the CPU makes use of the DR data, and the bit may also be corrected in the BSM from which it was fetched. A restore function is available for correcting he status of a BSM bit that is failing intermittently. This BSM restore function can be inhibited by activating the disable switch on the CPU console.

## Data Flow-Store

The store operation always starts with a read operation followed a write operation. Thus, as the store operation commences, 32 data bits from the CPU are gated into the SDBI register. The data bits (64) from the same address location at which the data is to * be stored are ingated to the SDR, and storage latch register. The data from the storage latch register is gated to the read generator and to the write generator under the command of the bytecontrol circuits. The byte-control circuits determine what new information is to be stored and what old information is retained. For example, assume that the upper/lower (U/L) control line and at is stored in the upper BSMs (location of bytes 4 throuh 7), nd new data is written into byte 4 . The bytecontrol circuits lustrating this operation is brown on Page 331 . The old and data to be stored are gated through the storage-word switch circuits, which forwards the data to storage and also to the write enerator. The write generator produces seven checks bits, one ouble-error detection (CT) bit, and eight parity bits on the new data to be stored.

## BYE-MARK REGISTER

yyte marks select the bytes to be stored. The byte marks are sen from the CPU with the data and address bits. A byte mark must be active for every byte of data that is to be stored.
The byte marks are generated within the storage control logic (Diagram 26 of the 3145 Diagrams Manual) and sent to the byte mark register, only during a write operation. (Byte 0 latch of thi glus prityl ome from the CPU Each by ANDed with the U/L control line to select on of xampe byte 0 latch is used to select byte 0 when the U/L example, byte $O$ latch is used to select byte $O$ when the U/L control line is active. active.
The byte-mark register is parity-checked (see ALD SQ304) in he parity-out generator. A parity error activates the 'byte check'
latch which sets the cancel latch on in the storage clock logic, set the MCKB, byte 0, bit 3, and turns on the Stor Byte Marks Parity Check light on the CPU console.


## ERROR CHECK and CORRECTION

- Error check and correction (ECC) logic detects and corrects Error check and
single-bit errors.
- Error check and correction logic converts parity bits to ECC bits.
rror checking and correction is the normal mode of operation or the 3145 storage area. Within the ECCL board, the ECC network checks on a doubleword basis for dropped or picked bit (errors). The ECC logic enables correcting single-bit errors Fither type of error is indicated to allow the CPU to determin Either type of error
The error-correction bits constitute a special type of parity hecking. In a normal parity scheme, each data bit contributes to the status of the associated parity bit. Recall that each data bit exhibits an equal amount of influence on the status of the parity bit. With error-check and correction (ECC) logic, the parity bits are replaced by a group of seven bits that record a parity sum. Each data bit contributes to this sum. No two data bits ontribute the same amount; however, the amount contributed by any one bit is equivalent to the position of that bit in the doubleword. Thus, bit position 1 contributes to ECC bit 1, position 2 contributes to ECC bit 2, and position 3 contributes to both ECC bits 1 and 2. Additionally, bits $0-32$ contribute to ECC bit 0 , and bit 0 also contributes to ECC bit 32
Eight check bits are identified as $\mathrm{C} 0, \mathrm{C} 1, \mathrm{C} 2, \mathrm{C} 4, \mathrm{C} 8, \mathrm{C} 16, \mathrm{C} 32$, and Ct . The last check bit, Ct , acts as a parity bit for the other check bits. (Check bits are the result of the exclusive ORing o specific combinations of data bits of a doubleword. C-bits are stored in parity positions of bytes, but they are related to the
 detect errors in the data and develop syndrome bits to decode and correct single-bit errors.
nd St ded Shand correct the changed bit (even more bits have changed, the syndrome bits decodes a double-bit error.


## ECC Data-Flow Concept

The function of the ECC logic is to detect and correct single-bit errors (correctable errors) and to detect double-bit errors uncorrectable errors) in storage data or check bits (C-bits). The ECCL board signals the CPU when there is a correctable error or an uncorrectable error

## SINGLE-BIT ERRORS

Single-bit errors are detected in the ECC logic circuit. Bit and byte error signals are sent to the SDR error-bit decoder where these signals are ANDed. The output of the AND is then exclusive Red with the bit in error and the SDR corrector to complement (correct) the bit in error

## DOUble-bit errors

Double-bit errors are detected in ECC compare and errordetection circuits, (error-type decoder), but the bits are no complemented (an attempted correction would probably be unsuccessful).

## ECC Data Flow and Functional Areas

Page 3-14 illustrates the overall relationship and logical interface among the functional areas that compose the ECC logic. The logic circuits that carry out error checking and correction are: read and write generators, syndrome generator, syndrome decoder, error ype decoder, parity-out generator, and error bit decoder and corrector circuits within the SDR logic. The description of the functional areas is written in the sequence in which they take part in error checking and correction.

## ECC Read and Write Generators

Two generators (read and write) are each composed of even and dd circuits that produce parity bits by byte and eight check bit (C-bits). Input and output for the read generator $A$ are shown on Page 3-32. (The bit generation for the write generator is similar.) The ECC decode chart (Page 3-34), which applies to both
generators, shows the bits used to develop each individual C -bit. The generation of parity bits and C -bits for the read and write generators is contained on ALDs SQ251, SQ252, (write) and SQ261 and SQ262 (read). Regardless of how the bit is generated, neven bit count input produces a bit for the respective parity or hek bir. For an even count, a bit equals 1 , for an odd count ter the wis write operation, the write generator receives 32 data bits. from the SDR latches (old data) and 32 data bits from the CPU via the SDBI latches.) Eight new C-bits are generated A C0, C1, C2, C4, C8, C16, C32, and CT) that are gated to the syndrome generator for syndrome bit generation, and to a hardware check circuit hown on Page 3-39. Parity by byte is also generated and passed on to the parity-out generator $\mathbf{C}$ for ST syndrome generation, and to the parity-correction circuits shown on Page 3-33.

## ECC Comparison and Error Correction

he circuit for this discussion is shown on Page 3-33. ECC omparison is a combination of even circuits within the read generator $\boldsymbol{A}$. $\mathbf{C}$-bits produced by the write generator and stored are compared with C-bits produced by the read generator from the data gated to it from the SDR. Because the C-bits from each generator were produced from the same data (before and after torage), they should be the same; if they do not compare equally, one or more bits has been dropped or picked in error by he syndrome generator B. The result of the comparison is Yndrome bits S0-S32, plus ST
ror
the syndrome bits are 0's. When there is error, the resulting syndrome bits are 1 's and they are gated to e syndrome decoder D
Parity signals for bytes $0-7$ produced by the read generator from fetched data) and all fetched C -bits are compared for an even count in the parity-out generator C. An even count (pulse) indicates no error or multiple (uncorrectable) errors. An odd count (minus) indicates an odd (correctable) error. It sets the ST syndrome latch $\mathbf{E}$, which is gated to the error-type decoder.

## Syndrome Decode

On Page 3-33, syndromes from the syndrome generator B are gated to the syndrome decoder $\mathbb{D}$, where they are analyzed by type of error and gated to the SDR error-decode network $\boldsymbol{F}$ bit-in error detection. Syndrome bits are also gated to the error-type decoder for internal checking of the check-bit circuitr


heck bits (C-bits) are developed in read or write generators; then ored with data. When storage is cycled, these C -bits and data ar fetched; C-bits are developed in the read generator from the tched data and compared with the fetched C-bits for dropped
picked bits. The accompanying decoder chart, shows how
C -bits are developed and used to pick syndromes that point to the
bit in error.
To develop C-bits:
Insert binary data (simulated or actual) under bits 0-63. Do no use parity bits.
F. Whed data or data to be stored, proceed as follows.

Whenever X appears in the C -bit line, and 1 in the corresponding data line, add 1 to a count.
b. When all of the X positions have been checked in every C -bit line, generate the check bits as follows.
 respective C -bit odd, C -Bit=1) and insert the results in the
C2, C4, C8, C16: develop odd parity (count is odd, C-bit=0; count is even, C -bit $=1$ ) and insert the result in the respective C-bit positions.

Note: The CT bit developed from the fetched data goes only to the hardware checked, but the fetched CT bit is used to develop the ST syndrome bit. (See Page 3-33).

To develop syndrome bits (S-bits):

1. For SO-S32, exclusive OR each C-bit (C0-C32) fetched with the esponding C-bit developed from fetched data. With both -bit=1.
2. For ST, follow the circuits on the chart

Develop parity $\boldsymbol{A}$ by byte (8) for each bit of data inserted. (Even count $=1$.) Use these as inputs to the even block. Use the eight $\mathbf{C}$-bits $\mathbf{B}$ fetched as inputs to the even block. With a total count even $\mathbf{G}$, the output of the block is plus, indicating no error or multiple errors.
With a total count odd, the output of the block is minus and
ets ST to indicate an odd, or correctable error. (Other inputs may
To find the in
To find the bit in error, add the $S$-bits or use the syndrome decoder chart Page $3-35$. Bits 00 and 32 are special cases, as follows.
Bit 00 is in error with ST, SO, and S32 on, and all other
syndromes off.
Bit 32 is in error with ST, S0, S1, and S32 on, and all other syndromes off.

## Syndrome Decoder Chart

ST syndrome in the ON state, indicates a single (correctable) erro condition. If ST alone is on, it indicates an error in bit CT. The ther syndrome bits, $\mathrm{SO}-\mathrm{S32}$, locate the bit in error for a correc , check bit, the bit position, or the bit position within the byte may determined by using the decoder char
Note that the byte is equal to the sum of syndromes $\mathrm{SO}, \mathrm{S8}$
S 16 , and S 32 if these are assigned a value of $0,1,2$, and 4 .
respectively. The bit position within the byte is equal to the sum of syndromes $\mathrm{S} 1, \mathrm{~S} 2$, and S 4 if these are assigned a value of 1,2 , and 4, respectively.

## Syndrome Decoder Chart Use

Assume syndromes $\mathrm{SO}, \mathrm{S} 1$, and S 8 are 1 's (indicated by shaded portion). The point of intersection of the coordinates is at bit (bit position 1 of byte 1 ), indicating an error in that position.

|  |  |  |  |  | S1/1 | 0 | 1 |  | 0 | 1 |  | 0 | 1 | 0 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Syndr |  |  | s2/2 | 0 | 0 |  | 1 | 1 |  | 0 | 0 | 1 |  |  |
|  |  |  |  |  | S4/4 | 0 |  |  | 0 | 0 |  | 1 | 1 | 1 |  |  |
| $\begin{gathered} 532 \\ 14 \end{gathered}$ | $\begin{gathered} 516 \\ 12 \end{gathered}$ | $\begin{gathered} \mathrm{s} 8 \\ / 1 \end{gathered}$ | $\begin{aligned} & \text { so } \\ & 10 \end{aligned}$ |  | Bit | 0 | 1 |  | 2 | 3 |  | 4 | 5 | 6 | 7 |  |
| 0 | 0 | 0 | 0 |  |  | CT |  |  | C2 |  |  | C4 |  |  |  |  |
| 0 | 0 | 0 | 1 | 0 |  | co |  | 1 | 2 | 3 |  | 4 | 5 | 6 | 7 |  |
| 0 | 0 | 1 | 0 |  |  | C8 |  | 7 |  |  |  |  |  |  |  |  |
| 0 | 0 | 1 | 1 | 1 |  | 8 | $\times 9$ |  | 10 | 11 |  | 12 | 13 | 14 | 15 |  |
| 0 | 1 | 0 | 0 |  |  | $\mathrm{Ci}^{\circ}$ |  |  |  |  |  |  |  |  |  |  |
| 0 | 1 | 0 | 1 | 2 |  | 16 | 1 |  | 18 | 19 |  | 20 | 21 | 22 | 2 |  |
| 0 | 1 | 1 | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0 | 1 | 1 | 1 |  |  | 24 | 2 |  | 26 | 27 |  | 28 | 29 | 30 | 3 |  |
| 1 | 0 | 0 | 0 | 4 |  | C32 | 3 |  | 34 | 35 |  | 36 | 37 | 38 | 3 |  |
| 1 | 0 | 0 | 1 |  |  | 0 | 32 |  |  |  |  |  |  |  |  |  |
| 1 | 0 | 1 | 0 | 5 | 5 | 40 | 4 |  | 42 | 43 |  | 44 | 45 | 46 | 4 |  |
| 1 | 0 | 1 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1 | 1 | 0 | 0 | 6 |  | 48 |  |  | 50 | 51 |  | 52 | 53 | 54 | 5 |  |
| 1 | 1 | 0 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1 | 1 | 1 | 0 | 7 |  | 56 |  |  | 58 | 59 |  | 60 | 61 | 62 | 6 |  |
| 1 | 1 | 1 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |

## Single-Bit Error Correction

Assume syndromes ( SO and S 1 on Page 3-37) decode, indicating an error in byte 0 and bit position 1 (See $\mathbf{F}$ ). This combination of syndromes bits enables the on error bit 1 signal. The on error bit 1 signal is forwarded to the corrector circuit within the SDR logic, which causes the invertion of bit 1 in the SDR register. A example of the corrector circuit is shown on Page 3-31. Each in a byte is handled in a similar manner.

## Single-Bit Detection

Correctable errors are detected by a plus output at B (Page 3-37), which is a C -error detector. A plus output for the C -error detector indicates that a check bit in both syndrome error decode circuits $\boldsymbol{\triangle}$ that feed the detector have at least one C -bit active, ST the (64 fint if detc syndromit art the result is equal to a double-biter indicates a single-bit en ST syndro latch.)
A minus output from the C -error detector represents a checkbit error. This signal is also ANDed with the ST syndrome bit fo double-error detection. A check-bit error, along with an ST syndrome, equals a single check-bit error E and activates the bit single error line to the CPU. The error byte 0 and error byte 1 control lines $\mathbf{F}$ are used along with a second error decoder (Page 3-38) for check-bit correction.

## Double-Bit Errors

Double-bit errors are detected by a combination of any
syndromes SO-S32 on, (Page $3-37$ ), while the ST syndrome bit is in the OFF state. A double-bit error sets the cancel latch, but the manner in which this signal is used within the CPU depends upon the storage-word operation

## Check-Bit Correction

During a write operation, the 32 data bits originally fetched from torage remain in storage unchanged. If an error is detected on one of the bytes that is to be retained, the check bit associated with that bit must be inverted before being returned to storage. This operation is accomplished in the check-bit correction circuit G , which inverts the check bit in error. This circuit is shown on Page 3-38.

## Parity Correction

Parity by byte is produced in the read generator from the same data that passed through the syndrome generator and decoder; therefore, an error corrected in a byte required that parity fo Parity correction takes place in the parity-out generator


## Error-Type Decode (Part 1 of 2)



he hardware checking circuits check both data and control lines, lus the ECC hardware. The five checks are: ECC hardware check, byte check, data check, address check, and storage control line parity check. The logic that generates these control lines is here

## Hardware Check

Hardware Check $\boldsymbol{\Delta}$ is activated when a logical error in either the read or write generator is detected. The check is performed only during the read cycle of a storage operation. If a hardware check in the ECC logic is detected; the MCKB-byte-2-bit 4 is set, and the ECC HDW light on the CPU console is lit.

## Hardware Checks (Part 1 of 2)



## Byte Check

On the byte check control line, $\mathbf{B}$ is activated when the parity nerated on the four byte lines gated to the parity and generator do not compare to the byte-control line issued from the CPU. his kind of error sets MCKB byte 0 , bit 3 the cancel latch in the torage clock logic and turns on the Stor byte marks parity check light on the CPU console.

## Data Check

Data check control line $\mathbf{\sigma}$ is activated when a parity error is etected on data received from the CPU during a store operation he data check is performed in the parity-out generator. A data check sets the cancel latch within the storage clock logic, MCKB byte 0 bit 1, and turns on the SDBI parity check light on the CPU console.

## Address Check

Address check control line $\boldsymbol{D}$ is activated when a parity error detected on the address lines received from the $M$-register. The address check is performed on the output of the storage address register. An address check sets MCKB, byte 0 , bit 0 , and turns on he M-Reg parity light on the CPU console. An address check also th the cancel latch with in the storage check logic.

## Storage-Control-Line Parity Check

Storage control line parity check control line $\mathbf{E}$ is generated on the following instructions issued to storage: Diagnostic Ripple; Write; Cancel Store; Validate; Diagnostic Parity; Control Store; Restore, and Maintain Data. If the generated parity bit does not MCKB byte 2 bit 2 , latch is set and the Stor Crll lines parity check isht on the CPU console is lit, and the cancel latch within the torage clock logic is set.

## Hardware Checks (Part 2 of 2)




Storage-protect circuits safeguard sections of storage by preventing inadvertent or illegal access to the protected section during either store or fetch operations. To protect specific areas of storage, key bits are first stored in the array of the storage protect circuit by a write key operation. During a subsequen store or fetch operation, one ine presored if the provided by he uer. Is if granted; if not, access is denied.
 storage $\mathbf{A}$. The storage key $\mathbf{B}$ stored within the storage protect
stack consists of seven bit positions $\mathbf{C}$ bits $0-3$ are the four key bits; bit 4 indicates fetch protection; bit 5 is the reference bit; and bit 6 is the change bit. The storage keys are located in a storageprotect stack in monolithic storage. Each $64 \times 8$ stack holds 8 -bit storage keys (seven information bits and one parity bit).
The protection key $\mathbf{D}$ is used as a comparand against the storage key to determine whether a match exists. When a store operation is specified by a CPU instruction, the protection key is in the current PSW (bits 8 through 11) $\mathbf{E}$. When the reference is specified by a channel operation, the protection key is supplied by the channel address word (CAW) and is recorded in bits $0-3$ of the channel status word $\mathbf{F}$
The first four bits of the storage key are compared bit by bit with the protect key in a compare circuit $\mathbf{G}$. If the two keys do not match during a store operation, a protect violation is signaled and the store operation is prevented. For a fetch operation, the
${ }_{\mathbf{H}}$ Bit 4 must be a 1 for a fetch protect. If the keys do not match nd bit 4 is 1 , proct violation is signaled and the addred data is not fetched. data is not fetched. key and allows access to any block regardless of the stored key.


## Functional Description

3-43.
The $64 \times 8$ protection stack applies to main-storage locations (in sequential blocks of 2,048 bytes) zero through 131,072 . Additional stacks are provided in the CPU when main-storage capacity exceeds 131,072 bytes. The particular stack-key byte referenced during a main-storage access is determined by address bits from the $M$-register, or address assembler. The bits used are $\mathrm{M1}-\mathrm{B7}, \mathrm{M} 2-\mathrm{BO}$ through B 4 , (or address assembler byte 1-B7, M2-BO through B4)
When protection applies to a storage reference, the key in the stack for that block of storage is compared with the protection key. Access to storage is permitted only when the keys match when the protecion kis

## epends on the system mode.

When a protection mismatch is encountered in an attempt to place information in main storage, the contents of the protected location remain unchanged. On fetching, the protected
information is not loaded into an addressable register or moved to another storage location.
Protection mismatch due to an $1 / 0$ operation is indicated in the channel status word stored as a result of that operation.
In macroprogramming the protection system is always active. It is independent of the problem, supervisor, and disabled states of the CPU and the type of instruction or $1 / \mathrm{O}$ command being executed. In microprogramming, key matching is done only by a microcontrol word of the storage word (non K-addressable) type when C2 bits 4 and 5 of that control word are on. NOTE: following microword does not activate storage key: STW $\times \mathrm{W}$, NOP.
A key can be inspected by use of the insert storage-key instruction. A storage control word in the microprogram for this instruction reads the key from the stack position specified (by the main-storage address in the address-source location). The key is then stored in byte 3 of the location specified by the dataregistify a read-ky subform and the feature-local-storage word must specify a read atus set.
A storage control word with a store-key subform and a feature local-storage special status set must be used to set a key in the storage-protect stack. The key is taken from byte 3 of the data-register location (specified in the storage word) and set into the stack at the location specified by the main-storage address used (from the location specified by the address-source field in the storage word).
A mismatch of keys during a storage-word operation, in which CPU protect mode is specified:

1. Cancels any store operation to main storage.
2. Prevents setting up the next control-word address.
3. Causes a protection trap to be initiated if no higher-priority traps occur at the same time.
4. Prevents address modification.
5. Prevents the contents of the data-register location (specified by the storage word) from being changed.

## Insert Storage Key (ISK)

ISK (RR)
${ }_{09 R_{1} R_{2}}$
$09=$ Operation code in bits 0 through 7
$\mathrm{R}_{1}=$ Register 1 in bits 8 through 11
$\mathrm{R}_{2}=$ Register 2 in bits 12 through 15
The key of the storage block addressed by the register designated by $R_{2}$ is inserted in the register designated by $R_{1}$.

The storage block of 2,048 bytes, located on a multiple of the block length, is addressed by bits $8-20$ of the register designated by the $\mathrm{R}_{2}$ field. Bits 0.7 and $21-27$ of this register are ignored. ur 28 or The four hish bite fits the
ts of the storage key and the fetch protection bit are inserted in bits $24-27$ and 28 respectively of the unchanged, and bits 29-31 are set to zero.
Condition Code: The code remain unchanged.
Program Interruptions: Operation (if protection feature is not installed), Privileged operation, Addressing, Specification.

## Set Storage Key (SSK)

 SSK (RR)
## $08 \mathrm{R}_{1} \mathrm{R}_{2}$ <br> $08=$ Operation code in bits 0 through 7 <br> $\mathrm{R}_{1}=$ Register 1 in bits 8 through 11 <br> $R_{2}=$ Register 2 in bits 12 through 15

The key of the storage block addressed by the register desginated by $R_{2}$ is set according to the key in the register designated by $R_{1}$ The storage block of 2,048 bytes, located on a multiple of the by R fied Bits 07 and 21.27 of this rister Bits $28-31$ of the register must be zero; otherwise, a specifiction exception causes a program interuption. erruption.
Tigh-order four bits are bits of the storage key are set to zero, the high-order four bits are obtained from bits $24-27$ of the registe
designated by the $\mathrm{R}_{1}$ field, and the fetch protection bits obtained from bit 28 of the same register. Bits $0-23$ and $29-31$ of this register are ignored.
Condition Code: The code remains unchanged.
Program Interruptions: Operation (if protection feature is no installed), Privileged operation, Addressing, Specification.


- The CPU select pulse starts a storage operation (read or write).
- Storage timing commences approximately 20 nanoseconds after the generations of the select pulse.
- The CPU specifies a read or write operation.
- The CPU provides the storage address along with the select pulse.
- A read (fetch) operation obtains data or instructions for the CPU
- A write (store) operation puts data or instructions into the storage (BSMs) and is divided into two parts. A read operation is always followed by a write.

The CPU provides the ECCL board with read (not write) or write, an address, and a select (start) pulse. Select starts both the read and write operations. Once started, the ECCL board and storage proceed under control of the timing circuits.
The timing mechanism in the ECCL board and the BSMs is made of tapped delay lines and provides al the timed pulses delay lines are basically used for generating control pulses for functios are basical line within the address buffer card, located in each BSM, generates the BSM timing pulses required by each array card generates the BSM timing pulses required by each array card during a read (fetch) or write (store) operation. The BSM select
(board select) is the signal that starts the read or write function within the BSMs. The signal is generated in the BSM clock circuits located in the ECCL board (Page 3-24). Address lines in conjunction with the BSM select pulse determine which BSMs are to be selected. Parity check is made in the address lines received from the CPU in the parity-out generator. The address-check circuit is shown on Page 3-40.
To address either main or control storage, the CPU must generate the CPU select pulse that starts the delay line within the ECCL board. The time at which the CPU select pulse is generated is dependent upon the CPU cycle as shown on Page 3-22. The delay line in the ECCL board is always started after the generation of the CPU select pulse.
This CPU select pulse forms the ECCL select powered control that starts the delay line. Remember, all timing within the logic of the ECCL board is in relation to the select powered pulse, which by definition is $T_{0}$ of the ECCL board. The BSM select pulse is generated at approximately $\mathrm{T}_{0}+6 \mathrm{~ns}$ or $\mathrm{T}_{0}+8 \mathrm{~ns}$, BSM. BSM

FETCH (READ) OPERATION-MAIN STORAGE

- A fetch operation, also referred to as a read function, fetches data from a pair of BSMs to the CPU by way of the SDR.
- ECCL timings are shown on Page 3-22.

A fetch (read) operation is started when the CPU sends to the ECCL board a select pulse and an address. The select pulse starts the ECCL delay-line pulses; the address lines are decoded to select data word from a lower BSM (loted A4 B4, or C4) The deccription for a fetch follows the path and reviews the even that occur during a normal fetch (read) operation.

1. The data ( 64 bits) from the storage location addressed by the SAR is read from storage $\mathbf{B}$ into the SDBO latches and to the storage latches $\mathbf{C}$ at approximately $\mathrm{T}_{0}+80 \mathrm{~ns}$.
2. Eight check bits for the data fetched are read from storage into the syndrome generator $\mathbf{F}$ for bit-error analysis. The check bits from storage are also flushed through the syndrome generator to the parity-out generator $\boldsymbol{J}$, as one of the inputs for ST syndrome generation.
3. The 64 data bits in the storage latches are gated to the read generator $\mathbf{D}$, and to the write generator $\mathbf{E}$ via the storage write switches.
4. The read generators produce eight check bits (CO-C32, plus eight parity bits that are forwarded to the parity-out
generator $\boldsymbol{U}$. The write generator produces eight check bit on the same data as the read generator and forwards these bits to the syndrome generator. The parity bits produce by the write generator during a read function are not used.
5. The syndrome generator performs the following.
a. Hardware check: Compare the check bits generated in the read generator against the check bits generated in the write generator. Because the check bits in each generator were formed on the same data, an equal compare results if both circuits are functioning properly. An unequal compare represents a logical error in either the read or write generator and activates the hardware check line. A hardware check sets MCB byte 2, bit 4 and turns on the ECC HDW light on the CPU console.

## Fetch (Read) Operation Data Flow


b. Compares the check bits from storage against the check bits from the read generator. If a check bit does not match, a syndrome is generated. Single errors are represented by syndromes $\mathrm{S0}, \mathrm{~S} 1, \mathrm{~S} 2, \mathrm{~S} 4, \mathrm{~S} 8, \mathrm{~S} 16, \mathrm{~S} 32$, and ST. Double errors are represented by syndromes SO through S32 and not ST. S0 through S32 are sent to decoder $\boldsymbol{W}$, where they are used to determine the kind of error. The syndromes are set at approximately $\mathrm{T}_{0}+170$.
c. Latches the check bits from storage and forwards these bits to the CPU during diagnostic parity mode.
6. The syndrome bits gated to the syndrome decoder $\mathbf{G}$ are decoded into byte-error and bit-error lines. (S0, S8, S16, S32 decode the byte that contains a failing bit; $\mathrm{S} 1, \mathrm{~S} 2, \mathrm{~S} 3$ decode the bit in error.)
7. The byte-error lines and bit-error lines are gated to an SDR bit-error decoder located in the SDR logic. This decoder determines the actual bit in error and inverts this bit in the SDBO lat
8. ST syndrome bit is formed in the parity-out generator by comparing the C -bits from storage against the parity bits formed by the read generator. The ST bit is gated to the error-type decoder, where it is used for double-error detection.
9. If a single-bit error is corrected, the parity generated for the byte that contained the error must also be corrected. This parity correction occurs in the parity-out generator. Correct parity is gated to the CPU along with the data
0. The syndrome bits formed at the syndrome generator that result from the read generator/storage check-bit comparison are available to the CPU (MCKB-byte 3) via the error-type decoder.
11. The error type decoder also detects the type of error (data, check bit, double bit) and provides this information to the CPU (MCKB byte 2)
12. Data from the SDBO latches, with correct parity is available on the SDBO at approximately $T_{0}+237 \mathrm{~ns}$.

## FETCH OPERATION-CONTROL STORAGE

During control-storage accesses, data becomes available at the SDBO at the same time it is being analyzed for errors. This simultaneous action permits the CPU to operate on the SDBO data during the subsequent cycle if the data contains no errors. o prevent the use of the SDBO data before the error-checking circuits complete their analysis, a (Not) data good line is activa $\mathrm{T}_{0}+100 \mathrm{~ns}$ and is reset at $\mathrm{T}_{0}+150 \mathrm{~ns}$ if no error is detected. Reset of the control line means that the control-s.
When a single-bit error exists in the control-storage area, the CPU waits an additional cycle to allow time for the ECC logic to orrect the bit-in error before the SDBO data is used in the CPU. When the CPU detects that an error does exist in control storage (Not) data good line remains active when CPU samples SDBO, a maintain data line is set, blocking setting or resetting of the SDBO latches during the period in which error correction occurs. Corrected data from control-storage becomes available in the DBO at the $\mathrm{o}^{+237 \mathrm{~ns} \text { ). }}$
single-bit control-storage errors, a restore function is vailable, allowing correction of a control-storage bit that may be filing intermittently. A restore control line (Page 3-19) sets the prox latch and the BSM select timing pulse at pproximately $\mathrm{T}_{0}+210$. This action allows a write function to orrection to occur. This restore operation can be inhibited by using the tie-off on 01B-A2-B2D09.

## STORE (WRITE) OPERATION

- A store operation (putting data into storage) referred to as a write function, fetches data from storage, uses new data from the CPU for bytes with byte marks, assembles a doubleword, and sends the data to the BSMs.

The store (write) operation requires a select pulse, write pulse, storage address, data bits, and storage byte-control lines. The select pulse and the write pulse initiate the store operation. The store operation always starts with a read function followed by a write. The description for a store follows the data paths and reviews the events that occur during a normal store (write)

## operation.

1. An address is sent from the CPU to the SAR, along with a select and a write pulse that enters the ECCL board at approximately $T_{0}+80 \mathrm{~ns}$ and sets the system write latch within the storage clock logic (see Page 3-19). The output of the system write latch that initiates the write function is not used until $\mathrm{T}^{+}+210 \mathrm{~ns}$. Therefore, with a select pulse active and the write pulse retained, a read function to the BSM is ret by actimet $T$ BM set pulse. TBO pulse is storage latches are reset at approximately $\mathrm{T}_{0}+150 \mathrm{~ns}$.
2. Data sent by the CPU (up to four bytes) is received on the SDBI and gated to the SDBI latches $\boldsymbol{G}$ at approximately $\mathrm{T}^{\mathrm{T}} \mathrm{O}^{+80 \mathrm{~ns} \text {, and then transferred to the storage write switches. }}$ Byte-control lines from the CPU are also gated to the storage Byte-control lines from the CPU are also gated to the storage write switches. SDBI parity for the CPU data is gated directly
3. The 64 bits from the same address location at which the data is to be stored are gated into the SDBO latches and to the storage latches at approximately $\mathrm{T}_{0}+80 \mathrm{~ns}$.
4. The data bits from the storage latches are merged with the data from the SDBI latched in the write switches, under byte control.
5. Eight check bits for the data fetched are also read from storage into the syndrome generator $\mathbf{P}$ for bit-error analysis. The same check bits are also flushed through the syndrome generator to the parity-out generator $\boldsymbol{J}$ as one of the inputs for ST syndrome generation.
6. The 64 data bits in the storage latches are gated to the read generator $\mathbf{D}$; the data bits in the storage write switches are gated to the write generator $\mathbf{E}$.
7. The read generator produces eight check bits (CO-C32, plus CT) that are forwarded to syndrome generator $\mathbf{F}$, and eight parity bits that are forwarded to the parity-out generator $\boldsymbol{J}$ The write generator produces eight check bits (CO-C32, plus CT) on the data to be stored and forwards these bits to the syndrome generator. These check bits are stored with the and new data and for comparison with CPU data parity bits for SDBI data check.
8. The syndrome generator performs the following.
a. Compares the check bits from storage against the check bits from the read generator. If a check bit does not match, a syndrome is generated. Single errors are represented by syndromes $\mathrm{SO}, \mathrm{S} 1, \mathrm{~S} 2, \mathrm{~S} 4, \mathrm{S8}, \mathrm{~S} 16, \mathrm{~S} 32$,
and ST. Double errors are represented and ST. Double errors are represented by syndromes S0 through S32, and not ST. SO through S32 are sent to decoder $\mathbf{H}$ where they are used to determine the kind of error and whether an error exists in data from the SDR that is to be restored with data from the CPU. Th syndromes are set at approximately $T_{0}+170$ syndromes are set at approximately $T_{0}+170$.
9. The syndrome bits gated to the syndrome decoder $\mathbf{G}$ are decoded into byte-error and bit-error lines ( $\mathbf{S 0}, \mathbf{S 8}, \mathbf{S 1 6}$, and S32 decodes the byte that contains a failing bit; $\mathbf{S 1}, \mathrm{S} 2$, and S3 decodes the bit in error).
10. The byte-error lines and bit-error lines are gated to an SDR bit-error decoder located in the SDR logic. This decoder determines the actual bit in error and inverts this bit in the write switches C , via the corrector circuit associated with
each bit. This operation is valid if the error occurred in a byte that contains data to be restored along with the data from the SDBI latches.
11. Syndrome bits $\mathrm{S} 0, \mathrm{~S} 8, \mathrm{~S} 16, \mathrm{~S} 32$ are also used to form byte-error decode lines, which are used to correct C-bits that have been previously generated in the syndrome generator on data that contains a bit in error $\boldsymbol{H}$.
12. An ST syndrome bit is formed in the parity-out generator by comparing the C -bits from storage against the parity bits formed by the read generator. The ST bit is gated to the error-type decoder, where it is used for double-error detection.
13. The syndrome bits formed at the syndrome generator that result from the read generator/storage check-bit comparison decoder.
14. The error type decoder also detects the kind of error (data, check bit, double bit) and provides this information to the CPU (MCKB-byte 2).
15. With corrections completed, the write cycle within the ECCL board is initiated at approximately $\mathrm{T}_{0}{ }^{+210} \mathrm{~ns}$ and the entire contents from the storage write switches, plus the C -bits from the error-type decoder, are gated to storage. Reset of storage control latch occurs at approximately $T_{0}+275 \mathrm{~ns}$.
16. During diagnostic parity mode, the parity bits from the CPU are gated to storage instead of the C -bits.

## Store (Write) Operation Data Flow



## CHAPTER 4. MICROPROGRAM CONCEPTS

Microprogram Concepts

$$
370 \text { Microprogram }
$$

$$
\begin{aligned}
& \text { Control-Word Access } \\
& \text { Main-Storane Acces }
\end{aligned}
$$

$$
370 \text { Microproaram Listi }
$$

$$
\begin{aligned}
& 370 \text { Microprogram Listing . . . } \\
& \text { Symbolic Microprogram Input . }
\end{aligned}
$$

$$
\begin{aligned}
& \text { Symbolic Microprogram Input . } \\
& \text { Microoroaram Assembler Outtou }
\end{aligned}
$$

$$
\begin{aligned}
& \text { Symbolic Microprogram Input . . . . . . . . . . . . . . } \\
& \text { Microprogram Assembler Output . . . . . . . . . . . . . . } \\
& \text { Microprogram Listing Definitions . . . . . . . . . . . . . }
\end{aligned}
$$

Microdroaram Assembler Output
Assembler Instructions Found in the Microprogram
Listings, (Part 1). . . . . . . . .

$$
\begin{aligned}
& \text { Assembler Instructions Found in the Microprogram } \\
& \text { Listings, (Part ). . . . . . . . } \\
& \text { 4-11 } \\
& \text { Control-Word Address Generation . . . . . . }
\end{aligned}
$$

$$
\begin{aligned}
& \text { Assembler Instructions Found in the Microprogram } \\
& \text { Listinas (Part 2) }
\end{aligned}
$$

Listings, (Part 2)

$$
\begin{aligned}
& \text { Control-Word Address Generation } \\
& \text { Control-Storace Mans. }
\end{aligned}
$$

Control Morde
Next Control-Word Address Formation
Local-Storage, External-Address Formation Branch and Module-Switch Word mation Branch and Module-Switch Word Execution Branch Word Word-Move Word Storage Word
Microprogram Reference Material.

- All functions performed by the 3145 are controlled by the 370 microprogram.
- Before any processing may begin, the 370 microprogram must be loaded into the control-storage area.
- The 370 microgrogram is loaded into control storag from a disk that is read by the console file.
- This loading process is called Initial Microprogram Program Load (IMPL).
Refer to "Chapter 6, Console File" for details of the IMPL operation.


Activate Console File

There are two ways to start an IMPL:
If power is off, operate the power-on key,
If power is on, operate the start console file key.


- The 370 microprogram is composed of microroutines of varying sizes, each having a specific task to perform.
- The 370 microprogram handles the processing of the instructions and data that are located in the main-storage area.
- Channel operations and the operations of the integrated devices are also handled by the 370 microprogram.
- Each microroutine is composed of bit-significant control words that handle particular functions that result in the execution of the specified task of the microroutine.

Each 370 microgrogram is customized to represent the system onfiguration that it is to control. These customized microconfiguration that it is to control. These customized microa console file disk, and shipped with the system. During the assembly of the 370 microprogram, a 370 micro program listing is generated. This microgrogram listing is a representation of the 370 microprogram that is shipped with the description



## Main-Storage Access

Wen a control word performs a read operation on main storage, either instructions or data are accessed. All read oper ations, for control or main storage, result in a doubleword being accessed from storage.
Assume that a control word is performing a read operation on main storage;

- The doubleword from main storage is gated out on the

SDBO to the SDBO pre-assembly latches,

- The odd or even address word, of the doubleword, is selected and gated to the SDBO assembler.
- If the word selected is a data word, it is gated to local
torage or to some external facility.
- If the word is an instruction, it is gated to the I-buffers, expanded local storage, and in some cases, to the address adjustment circuits.

- The 370 microprogram listing is generated during the assembly of the 370 microprogram.
- This listing is a representation of the 370 microprogram that is located in the control-storage area after an IMPL is performed.


## Symbolic Microprogram Input

The highlighted area of the sample page is the symbolic input
written by the microprogrammer. This symbolic input is used
by the microprogram assembler to generate the remaining portion
of the microprogram listing.


GKDJ 0028
GKDJ 0028 GKDI 0164
$\begin{array}{llll}\text { GKDJ } & 0029 & \text { GKDJ } 0028\end{array}$
$\begin{array}{llll}\text { GKDJ } 0030 & \text { GKDJ } 0029 \\ \text { GKDJ } 0031 & \text { GKDJ } 0030\end{array}$
$\begin{array}{llll}\text { GKDJ } & 0031 & \text { GKDJ } 0030 \\ \text { GKDJ } & 0032 & \text { GKDJ } 0031\end{array}$
GKDJ 0033 GKDJ 0032
GKDJ 0034 GKDJ 0033
GKDJ 0052 GKDJ 0030
GKDJ 0054 GKDJ 0052
GKDJ 0055 GKDJ 0029
GKDJ 0056 GKDJ 0028 GKDJ 0054 GKDJ 0055
GKDJ 007 GKDJ 0055
GKDJ 0077 GKDJ 0031
GKDJ 0077 GKDJ 0032
$\begin{array}{llll}\text { GKDJ } 0078 & \text { GKDJ } 0076 & \text { GKDJ } 0077\end{array}$
GKDJ 0094 GDKJ 0056 GKDJ 0096 GDKJ 0053 GKDJ 0104 GKDJ 0052 GKDJ 0106 GKDJ 0105 GKDJ GKDJ 0105
GKDJ 0117 GKDJ 0109 GKDJ 0114

## Microprogram Assembler Outpu

The highlighted area of the sample page is the generated out
put of the microprogram assembler. This output is the result
of reading and decoding the symbolic information submitted
to the assembler by the microprogrammer.



The first and last lines of every page of a microroutine the name and title of that microroutine. The micro rogram name, EC number, page number, and overlay instruction are also found on these lines.
Overlays are specified by number on the applicable pages in the microlistings. Overlay 1 is the first group of control words loaded with control storage and executed. After Overlay 1 is completed, Overlay 2 is loaded into control torage and executed. This process continues until the ) is loaded
B The second line of a microroutine page contains the column fles for the information that follows.

## ADDR

This is the actual address in control storage that the control word listed under the WORD column is located. This addres is assigned to the control word at the time the microprogram is assembled.
In some diagnostic-type microroutines, the address column is labeled ADDR

M/LS
appearing in this column can be either the 2 hex digit
console file command, or the M3 register value and localstorage word address of the control word loaded from the console file for execution in local-storage control-storage of $B 8 / 2 \mathrm{E}$ is noted. The B8, value is the M3-rounn, anerny that addresses LS location 2 E when operating in LSCS mode The control word located in LS2E is read out, placed in the rejist, and executed in the C-register, and executed

## WORD

This is the hex representation of the control word that was developed by the microprogram assembler from symbolic information that appears in the Label, Next Label, Stat, and Statement columns.

## NEXT

This address is normally the actual address being branched to by the control word located on this line. If the branch is being made to a branch set, the address in this column is the address of the zero leg of that branch set.

## SEO

The number appearing here is the actual sequence number of the statement in the routine. Sequence number 1 is th title line number and does not appear. The numbers start O 999
olumn. This indicater that somers in this have been selected out of this microroutine because the feature mix of the system does not require them.

1
This column identifies the printed line. Blanks identify control words, and asterisks identify full-line comments. For additional items that are identified in this column, see "Unique Instructions."

## LABEL LEG

This column contains the symbolic name and leg identifier of the statement that appears on the same line. The leg identifier may be 1,2 , or 3 characters depending on the size of the branch set the control word belongs to. If the word is not a member of a branch set, no leg identifier appears. If words in the listing have nothing in this column, they are to be executed in sequence. However, these words do sssembler assigns Labls Na N Lo Lo not have them, in order to accomplish the function of address assinnment. These assembler assig thed appear on the listing: they are used only during the assembly of the microprogram. of the microprogram.

## next sequence

The sequence number of the word being branched to by the control word located on this line is printed in this column. If the control word is branching to a branch set, multiple sequence numbers must be shown. Up to two sequence sequence numbers must be shown. Up to two sequence
numbers can be printed in this column on the same line the control word performing the branch. If more than two sequence numbers are needed to show the branch possibilities, the sequence numbers are printed on the next line. This additional line is flagged by a row of asterisks leading the line.
If the branch is being made out of the current microprogram routine, the name of the microprogram routine being branched to appears in the next sequence column. If additional lines were needed, the name of the microprogram routine being branched to appears there also.

## NEXT LABEL

The Next Label column contains the symbolic information that produces the next control-word address bits for branch operations. The symbolic name of the word being branched branch set, appear in this column. If the word being bran to is not a part of a branch set, the branch test symbols do not appear. The symbols that are used in these fields may be the fixed type ( 0 or 1) or the type that desimates a test of some kind. There may be up to three branch test fields, separated by commas, to the right of the name in this column. If only one branch field appears, it is the branch low field, and it affects bit 5 of M3 during the next address formation. If there are two branch fields, the rightmost is the low and affects bit 5 of M 3 ; the other is the branch high field and affects bit 4 of M 3 . If three fields are present, the rightmost affects bit 5 , the next affects bit 4 , and the other affects bits 2 and 3 of M3. X's are used in the branch fields for alignment only. The $X$ means nothing to the next address, but allows the microprogram assembler to assign the proper bits in the branch fields of the control word.

STAT
The stat column identifies status-set information. This column is used only with the arithmetic and storage control words.

## STATEMENT

The statement column contains the symbolic information that indicates the action to be taken on data contained in local storage, main storage, or an external register. In some cases only a functional action is indicated by the statement. In other statements both data-handling and functional action are designated. The statement indicates the the microprogram assembler the control-word type that must be generated to accomplish the sp
wishes to perform
ch the statement is written, the symbol used, and the Next Label field, determine the control-word type is easily recognized in some statements, but others are not as easily distinguishable. The first hex digit of the control word can be used to determine the control-word type produced by the assembler. In some cases the bit chart for that word type must be used to determine the total function performed by the word

## COMMENTS

The Comments field is used to describe the function being performed by the control word as it pertains to the execution of a major function. A double asterisk appearing in this field allows the microprogrammer more comment Fulline comme its are flaged by tor the Full-line comments are flagged by an asterisk to the right of the sequence number.

## wa1-was

The WA1-WA2 fields are used to designate the word addresses of the symbols used in the statement field. WA1 contains the address of the leftmost addressable symbol found in the statement field. WA2 contains the rightmost addressable symbol found in the statement field. If a local-storage register is specified as a source or destination, the symbol printed in either field is Lhh. Where $L$ specifies local storage, and $h$ is the hexadecima address of the local-storage register. If an external is printed Where $E$ specifies external, and hh is the hexa decimal address of that if indiret word is specified the symbol printed in eithe field is IND.
Certain he shblin in ind. Channels. The addresses, both local storage and externato found in the WA1 and WA2 columns are for ene selector channel. The setting of selector-channel hardware determine the actual address used.

C At the end of each microroutine, there is a cross-reference Isting for that microroutine that is useful in determining he entry points for this microroutine
The first column of this list contains the sequence number of every control word in the microroutine that has a name in the Label column.
Adjacent to each entry in the first column is the microroutine name and sequence number of any control trol word whose sequence If the
 isted on the same line as the referenced word.
If there are too many references to fit on one line, multiple lines are used. The additional lines start with the first entry aligned with the second column of the cross-reference listing.

## Assembler Instructions Found in the Microprogram Listings, (Part 1)

These instructions are used by the microprogram assembler during the assembly of the 370 microprogram. Although these instructions appear in the microprogram listings, their primary purpose is for use by the 370 microprogrammers.
The first letter of all these instructions appears in the I column the microprogram listings.

This instruction assigns a complete address of hhhh to the control word or ex data that appears below this instruction in the microprogram listings.
This instruction assigns only the word address hh to the control word or hex data that appears below this instruction in the microprogram listings. The $X$ s allow the microprogram assembler to assign the word any module address. The two hh digits must specify a word boundary address.
This instruction assigns only the module address hh to the control word or he data that appears below this instruction in the microprogram listings. The

This instruction starts a string of address assignments, starting with control word or hex data that follows this instruction. The address hhhh is assigned to the first word, and the address is incremented by 4 for each subsequent word assigned.
This instruction starts a string of address assignments starting with the control word or hex data that follows this instruction. The address hh is assigned to the first word, and the address is incremented by 4 for each subsequent word assigned. The $X$ 's allow the microprogram assembler to assign the word any module address.

This instruction terminates any ATABLE assignment
This instruction is similar to the ATABLE instruction in that all words following the ASEO instruction are assigned starting at address hhhh and incremented by 4 until the AEND instruction is reach

This instruction starts a string of address assignments starting with the next address of the LAST ASEO table. This instruction would be used to locate data in different routines.
This instruction reselts in the data word hhhhhhhh being stored in control storage. The address that the data word is stored into is assigned by a storage. The address that the data word is stored into is assigned by a

This is a Module Equate instruction. This instruction appears on the listing, but is not a part of control storage. The Module Equate is used to indicate to the microprogram assembler that the two control words whose labels ar given must be assigned addresses in the same module. In the instruction format, the labels aaaaaa and bbbbbb are assigned the same module address. If the label bbbbbb was in another routine, its name would appear in the ssss field.
The Link instruction sets up a return word in control storage. An Assign instruction with full address precedes this kind of instruction. This return information may be moved into local storage and used by a standard Return Control Word. The hhhh field represents the value that is set into the S and P registers.
The Reserve instructions are used to reserve blocks of control storage that are to be used by the microprogram.
These instructions are used by the microprogrammer to indicate a constant to be stored in main storage by the microprogram assembler. The K CPGM cc---c type must be printable characters. The K XPGM hh ---h type must be valid hex characters.

This instruction is used to obtain the address of constants in program storage.
This instruction causes the assembler to format the output for loading into local storage instead of control storage.

This instruction creates a dummy section, by ignoring all hex, assign, and control-word statements. This function is used only by the selector-channel microdiagnostics.
This instruction terminates the FORMAT=DSECT instruction.
This instruction causes the assembler to change the page header on the microprogram listing to represent instructions to be executed from the console file.
This instruction terminates the control of the FORMAT=CONS-FILE instruction.
This instruction is used to suppress the printing of the cross-reference list at the end of each microroutine.
This instruction terminates the FORMAT=NO-XREF instruction
This instruction is used only in the microprogram index. Its function is to separate microroutines that are to be assembled separately.
each of the following OVERLAY instructions, the address may be either a local-storage or control-storage location. Local storage is specified by the symbol LShh, and control storage is specified by hhhh, where the symbol h
is a hexadecimal digit.
This instruction places the two-byte ACB register in the two high-order bytes of the address indicated, and the low control-storage address in the two of the address indicated, and the low control-storage address in the two low-order bytes of the address indicated. The overlay in which the data is
stored is specified by the $\pm N$ symbol. Where $N$ is the number of overlays to be skipped in either the forward or backward direction, depending on the + or - sign.

| OVERLAY | $\pm$ N ADDR $=h h h h$, HIGH-MS-ADDR |
| :--- | :--- |
| OVERLAY | $\pm$ N ADDR $=h h h h$, CHECKSUM |
| OVERLAY | $\pm$ N ADDR $=h h h h, E C-L E V E L$ |
| OVERLAY | $\pm$ N ADDR $=h h h h, C P U-I D ~$ | main-storage address is stored in the low 20 bits of the address specified.

This instruction operates the same as the other overlay instructions excep that the checksum is stored at the address specified

This instruction operates the same as the other overlay instructions excep that the EC-level of the microprogram is stored at the address specified.
This instruction operates the same as the other overlay instructions except that the CPU-ID is stored at the address specified.

This instruction, used with console-file operations, indicates that the word on this line must be translated from the symbolic statement. Refer to "Chapter 6, Console File," for descriptions of the various console-file commands.
This instruction, used with console-file operations, indicates that the word of data on that line is a hexadecimal word that requires no translation.

## Control-Word Address Generation

3145 processing unit does not have an automatic means to increment control-storage addresses during the execution of th 370 microprograms. This means that each control word must set up the address of the next control word to be executed. Each control word therefore has the capability to branch.
Some control words are capable of branching to any address in control storage. The other control words can branch only within the 64 -word address module in which they are located.
The procedure for setting the next control-word address is covered in detail in the descriptions of the individual contro words.
Some of the terminology used in the control-word descriptions is identified and described here.

A sed of 2-16 control words having the sam symbolic name. Each control word in the branch set is identifie by a leg identifier that is assigned to the control word by the microprogrammer. The leg identifier fixes a portion of the contro word address. All legs of a branch set are assigned addresses in the same address module.

## Examples:

| ADDR- | LABEL |
| :--- | :--- |
| C2F0 | MPYINV 00 |
| C2F4 | MPYINV 01 |
| C2F8 | MPYINV 10 |
| C2FC | MPYINV 11 |

## C2FC $\overline{\text { Branch Set }}$ MPYINV 11 <br> Branch Set Leg Identifier <br> Leg Identiner

This is defined as a four-leg branch set. The leg identifier in is example represents the assignment of bits 4 and 5 of the恠 thadress of the set; the other members are assigned addresses crresponding to their leg identifiers.
$X_{s}$ appearing in the leg-identifier field indicate that the microprogrammer does not care what the status of the bit corresponding to the $X$ is. $X$ 's are used for alignment only.

| ADDR | _LABEL |  |
| :---: | :---: | :---: |
| DC40 | DIGIT | 000 |
| DC10 | FTST | 0 |
| DC14 | FTST | 1 |
| DC44 | DIGIT | 001 |
| DC48 | DIGIT | 010 |
| DC4C | DIGIT | 011 |
| DC50 | DIGIT | 100 |
| DC54 | DIGIT | 101 |
| DC58 | DIGIT | 110 |
| DC5C | DIGIT | 111 |
| DC60 | DIGIT | 200 |
| DC2C | SEVEN | 11 |
| DC20 | EIGHT | 0 |
| DCA4 | ADD8 |  |
| DC24 | EIGHT | 1 |
| DC28 | SEVEN | 10 |
| DC64 | DIGIT | 201 |
| DC68 | DIGIT | 210 |
| DC6C | DIGIT | 211 |
| DC70 | DIGIT | 300 |
| DC74 | DIGIT | 301 |
| DC78 | DIGIT | 310 |
| DC7C | DIGIT | 311 |

The branch set identified by the name DIGIT, is a 16 -leg branch set. In this example, a branch set does not have to appear in sequential order in the microlisting but may be separated by other control words or other branch sets within that routine. The leg identifiers in the DIGIT branch set indicate the status of bits $2,3,4$ and 5 of the control-word address. The number adjacen to the name is a hex number that designates the status of bits 2 and 3 of the control-word address. For example


## BRANCH SYMBOLS (BX, BH, BL)

The branch symbols are found in the Next Label column to the right of the name of the control word being branched to. Three branch fields are available in the Next Lable column, the BX
BH , and BL .
$X=$ special branch field
BH=branch high field
BL-branch low field
appears in the Next Lable column, it is the BL field. Example;

two branch fields appear in the Next Label column, they are the BH and BL fields. Example;


If three branch fields appear in the Next Lable column, they are the $B X, B H$, and $B L$ fields. Example;


The field affects the setting of bit 5 or M 3 when the nex control-word address is formed
The BH field affects the setting of bit 4 of M 3 when the next ontrol-word address is formed
The BX field normally affects the setting of bits 2,3 of M 3 .
There is an exception, which is covered in the word-move description.

The maps are used for tracing directly back to a sequence


- Control the accessing of data from:

Local Storage
External Register
Main Storage
Expanded Local Storag

- Control the movement of data from one area to another.
- Perform arithmetic and logical operations on accessed data.
- Perform the setting and resetting of certain functional circuits.

Before a control word can perform any of its functions, it must be set into the four-byte control register (C-Reg). The outputs of the C-Reg activate circuitry that causes the execution of specified data-flow functions.
Control words are normally read from control storage and set into the C-Reg. However, control words can be set into the C-Reg directly from the console file, local storage, console switches, and certain control-word bit combinations may be forced into the C-Reg by circuitry.
The control words and their high-level functions are

## BRANCH AND MODULE SWITCH

Functions:

- Branch
- Module Switch
- Destine Data to the S-, T-, or L-registers


## BRANCH WORD

Functions:

- Branch
- Module Switch (Special Function)
- Set/Reset Bits in local-Storage or external-Registers.


## BRANCH AND LINK OR RETURN

Functions Branch and Link:

- Store S, P, N2, N3 into a link register
- Set P with a value, or, Module Switch
- Branch.

Functions Return:

- Restore S, P, N2, N3

Reset H -register bits

- Alter the link address in some cases.


## WORD MOVE

Functions:

- Move a full word or selected bytes from one local storage external location to another.
- Branch.


## STORAGE WORD

Functions:

- Read data from or store data into

Local Storage
Main Storage
External Registe
Storage Protect Stack

- Branch and Link
- Branch.


## ARITHMETIC WORD

Functions Type 10

- Perform a variety of arithmetic and logical operations.
- Operate on full words for arithmetic or shifting operations.

Functions Type 11

- Operates on bytes only
- Exclusive OR, or, true ADD only
- A-register input crossing provided.

Word-Type Recognition

## First Hex Digit

in Word Column
Control Word
Branch and Module Switch
Branch
Branch and Link or Return
Word Move
Storage
Arithmetic Type 10
Arithmetic Type 11

## Next Control-Word Address Formation

Every control word provides all or part of the next control word address.
Control-word addresses may also be formed by
Hardware circuits (Trapping)
Hardware circuits (1-cycles)
perators Console Switches
Some control words have the capability of setting both the M2and M3-registers. This provides for the addressing of any control word in the control-storage area. This capability is called module switching. Other control words can set only the M3-register. This estricts the addressing capability to control words within the current address module.
For details of M -register setting, refer to the M -register description in Chapter 2.
For control-word setting of the M-register, refer to th operational diagrams associated with each word type

## Local-Storage, External-Address Formation

The Local Storage and External Address Formation chart on th facing page specifies the bit combinations used in source and destination address formation.
If the bit structure of the control word is known, and the ontents of the P-register are determined, use the flow chart on he facing page to determine the line in the chart
Two general types of addressing are defined: direct and indirect. definition direct word addressing means that the word addres da bit from ister are used with C - and regist bits to form the addres.
Direct byte addressing, again by definition, means that a byte of an addressed word facility is addressed by C -register byte 1 . bits 4 and 5 ; or C -register byte 2 , bits 4 and 5 . Indirect byte bits 4 and 5 ; or $C$-register byte 2, bits 4 and 5 . Indirect byte The X 's in the address formation chart indicate positions not used to determine the type of addressing used.
Under the heading Address Decode in the address formation hart, columns 2, 3, 4 determine the $X$ line, and columns 5, 6, determine the Y line.
The control-word operational diagrams that follow in this chapter illustrate the address formation of actual local-storage and external registers.


The flow chart indicates which line in the
address formation chart to use.

## Branch and Module-Switch Word

- Provides for addressing any word in control storage.
- May perform up to four-way branching.
- Provides the function of setting the $S$-, $T$-, or $L$-Registers with the contents of any addressable local-storage or external byte source.

The primary function of this word is to change the entire control word address in the $M 2$ and $M 3$ address registers. This capability lows for branching to any word in the control-storage area.
The S -, T -, and L -registers can be set with the contents of the branch source byte.
Whenever bits of the branch source are being tested in the BH field, the cycle time is 247.5 ns . If only S -register bits are being tested, or the branch test fields are fixed, the cycle time is 202.5 ns.

The following types of stat ield of the microlistings:

BS
$\mathrm{S}=\mathrm{BS}$
T
$\mathrm{S}=\mathrm{BS}$
$\mathrm{T}=\mathrm{BS}$
$\mathrm{L}=\mathrm{BS}$
L=BS
here BS is any valid local-storage or external byte source.

## ext Labe

The Next Label field specifies the name of the next control word to be executed, and in the case of a branch test, the manner in which bits 2, 3, 4, and 5 of $M 3$ are to be set.
The format of this field is:
XXXXXXBX,BH,BL
Where $\operatorname{XXXXXX}$ is the name of the word or branch set being branched to. BX, BH, BL specify the leg of the branch set being branched to.

The following table indicates the types of symbols that may be found in the branch fields:

| BX | BH | BL |
| :--- | :--- | :--- |
|  |  |  |
| 0 | 0 | 0 |
| 1 | 1 | 1 |
| 2 | S1 | Z0 |
| 3 | SO | NZ |
|  | S2 | S3 |
|  | S4 | S5 |
|  | S6 | S7 |
|  | BH | BL |
|  | B0 | B0 |
|  | B0 | B0 |
|  | B7 | B7 |

$B X-\ln$ the $B X$ field, the hex numbers fix the status of bits 2 and 3 of $M 3$ when the next address is formed.
For example: the value $1=01$ binary: bit 2 of $M 3$ is set to 0 and For example: the value $1=01$ binary; bit 2 of $M 3$ is set to
bit 3 of $M 3$ is set to 1 when the branch address is formed.
BH - In the BH field, the numbers $\rho$ and 1 fix the status of bit 4 of $M 3$ when the next address is formed. The $S$ symbols refer to $S$ of M3 when the next address is formed. The S symbols refer to S register bits. Bit 4 of $M 3$ is set to the status of the $S$ bit tested. The
symbol BH refers to bits $0-3$ of the branch source byte. Bits $0-3$ are tested for a non-zero condition; and if non-zero, bit 4 of M3 is set to 1 ; otherwise set to 0 . The remaining symbols refer to bits in the branch source byte directly. Bit 4 of $M 3$ is set to the tatus of the bit tested.
BL - In this field, the $S$ and $B$ bit symbols are the same as the BH field. $Z 0$ causes S 4 and $\mathrm{S5}$ to be tested for a status of 11 . If both S 4 and S 5 are 1 , set bit 5 of M 3 to 1 , otherwise set bit 5 of M3 to 0 . NZ causes the test of the branch source byte for a non-zero condition. If the branch source is non-zero, set bit 5 of M3 to 1 , otherwise set bit 5 to 0 . The BL symbol tests bits $4-7$ o he branch source for non-zero; if non-zero, set bit 5 of M3 to 1 ; otherwise set bit 5 to 0 .


| co |  |  |  |  |  |  |  | C1 |  |  |  |  |  |  |  |  | C2 |  |  |  |  |  |  |  | C3 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 0 | 1 | 2 | 3 | 4 |  | 5 | 6 | 7 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 0 | 1 | 2 | 3 | 4 | $5{ }^{5} 16$ | 7 |
| Branch and Module Switch |  |  |  |  | Branch High |  |  | Branch Source |  |  |  |  |  |  | Branch Source Dest |  | Module Address |  |  |  |  |  |  |  | Next Address |  |  |  | Branch Low |  |  |
|  |  |  |  |  |  |  |  | Word |  |  |  | Byte |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 0 |  | $0000=0$ <br> 00001=1 <br> 0010=S1 <br> 0011=S0 <br> 0100=S2 <br> 0101=S4 <br> $0111=\mathrm{BH}$ <br> 1000=в0 <br> 1001=81 <br> 1010=B2 <br> 1100=84 <br> 1101=85 <br> 1110=86 <br> $1111=87$ |  |  |  |  |  |  | $\begin{aligned} & 00=0 \\ & 01=1 \\ & 10=2 \\ & 11=3 \end{aligned}$ |  |  | 00=- <br> $01=$ (S=Branch Source) <br> 10=(T=Branch Source) <br> 11=(L=Branch Source) |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $0000=0$ <br> 0001=1 <br> 0010=20 <br> $0011=N Z$ <br> $0100=$ S3 <br> $0101=$ = 57 $0110=S 7$ <br> $0111=B L$ <br> 1000=B0 <br> $1001=B 1$ <br> 1010=B2 <br> $1100=$ B4 <br> 1101=B5 <br> $1110=B 6$ <br> $1111=\mathrm{B} 7$ |  |

## o Bits 0.3

This field is a value of 0000 to designate the branch and module switch word. In the microlistings, the branch and module switch word can be recognized by the hex digit 0 in the high-order position of the word.

Co Bits 47
This field specifies the branch test or fixed value that determines the setting of bit 4 of the M3-address register. The fixed values 0 and 1 designate directly the setting of bit 4 of M . The $\mathrm{S} 1, \mathrm{SO}$, S2, S4, and S6 symbols refer to bits of the S-Register to be tested. Bit 4 of $M 3$ is set to the value of the tested $S$ bit. BH is specified by a value of 0111 in this field and refers to the high 4 bits of the branch source that is addressed by bits $0-5$ of C 1 . The high 4 bits are tested for a non-zero condition. If this test is met, bit 4 of M 3 is set to 1 . The remaining symbols in this field refer to specific bits of the branch source. M3 bit 4 is set to the value of the branch source bit tested.

## 1 日ito

This field specifies the local storage or external byte to be accessed for branch testing. Bits 0.3 are used to form part of the word address at which the byte to be tested is located. Bits 4 and specify the byte of the word addressed that is to be tested.

## c1 Bits 6,7

6,7=00 indicates no branch source destination
6,7=01 destine the branch source to the S-register
, $7=10$ destine the branch source to the $T$-register
$6,7=11$ destine the branch source to the $L$-register.

## C2 Bits 0 -7

This field contains the module address that is placed in M 2 when the next address formation takes place.

## C3 Bits 0.3

his field is part of the word address that is gated to M3. When the ext address formation takes place, bits $0-3$ of C 3 are gated to bits $0-3$ of M3
If the BX field is indicated in the Next Label field, the fixed value specified by the BX field is carried in bits 2,3 of C 3 . For example, if $\mathrm{BX}=2$, bits 2,3 of C 3 would equal 1,0 .
C3 Bits 4.7
This field specifies the branch test or fixed value that determines the setting of bit 5 of M 3 . The fixed values 0 and 1 designate directly the setting of M3 bit 5 . The ZO symbol causes bits 4 and directly the setting of M3 bit 5 . The $Z 0$ symbol causes bits 4 and
of the $S$-Register to be tested. If $S 4,5=11$, M3 bit 5 is set to 1 If ef the S -Register to be tested. If $\mathrm{S} 4,5=11, \mathrm{M} 3$ bit 5 is set to 1 .
If either S 4 or $\mathrm{S} 5=0, \mathrm{M} 3$ bit 5 is set to 0 . The NZ symbol causes the branch source to be tested for a non-zero status. If the branch the branch source to be tested for a non-zero status. If the bra
source is non-zero, M3 bit 5 is set to 1 . If the branch source is source is non-zero, M3 bit 5 is set to 1 . If the branch source is
zero, M3 bit 5 is set to 0 . S3, S , and S 7 refer to bits of the S register to be tested. Bit 5 of $M 3$ is set to the value of the tested S bit. The BL symbol refers to the low 4 bits of the branch source. If bits $4-7$ of the branch source are non-zero, bit 5 of M 3 is set to 1 . f bits $4-7$ of the branch source are zero, bit 5 of M3 is set to 0 . the symbols $\mathrm{BO} O \mathrm{B7}$ refer to specific bits of the branch source. Bit 5 of M3 is set to the value of the bit tested.

| NEXT LABEL | STAT | STATEMENT |
| :--- | :--- | :--- |
| FORMAT B0, B1 |  | $\mathrm{S}=$ DTX2 |

Starting Values:
-Reg $=02$
DTX Reg = 08 D6 5A 2 C
Address of FORMAT $00=$ CEOO
Objectives:
Test bits 0 and 1 of DTX2
Set DTX2 into the S -register

## escription:

Read the contents of the DTX register from local storage $A$ Gate byte 2 of DTX to the branch circuits for testing. Bit 0 , as designated by the branch high field is tested and its value is gated to bit 4 of $M 3$. Bit 1 , as designated by the branch low field is tested, and its value is gated to bit 5 of M 3
The next Address field (C3 Bits $0-3$ ) is gated to bits 0.3 of M 3 .
The contents of C2 are gated to M2.
Byte 2 of DTX is gated to ALU 2 and 3 and then to the $Z$. register.
The contents of byte 0 of the $Z$-register are gated to the The contents of byte 0 of the $Z$-register are gated to the
-register to complete the function of this control word. CPU cycle time for this word is 247.5 ns .



## Branch Word

Provides a branching function to address a control word in the current module address.

- May set or reset bits of a specified local-storage or external byte location.
- Provides for module switching, allowing any word in control storage to be accessed

The primary function of the branch word is to branch to another control word in control storage. The control-word branch addres may be selected by testing the status of certain S -register or
branch-source bits and forming the branch address accordingly, or
pecifying the branch address directly.
The branch-test function, performed on the S-register or branch
source bits, results in setting bits 4 and 5 of the M3-address
register. For example; if S 6 is specified in the branch high field
CO bits $4-7=0110$ ), and S 7 is specified in the branch low field
 peting bits 0 . Any braifid by $\mathrm{S} / \mathrm{R}$ befor sial

The following kinds of ba berd stats
The following kinds of branch word statements may appear in
BS (, $\mathrm{A}-/, \mathrm{OR}$, ) hh
$S(, A-/, O R$,$) hh$
GA (A.
BS S (A- $/$ OR $) \mathrm{hh}$
BS P (A. A OR $) \mathrm{hh}$
BS GA (A- $/$ OR $)$ h
Where BS is any valid local-storage or external byte source, and th represent hexadecimal digits. Because the field in the branch hh represent hexadecimal digits. Because the field in the branch hex value in the statement is restricted to these combinations:

## hh must be equal ( $77, \mathrm{CC}, 22$, etc)

h0 or Oh or 00
The format of the hex digits determines the bit structure of the KI-LO field (C1 bits 6,7)
The operators, in parentheses represent the arithmetic function to be performed:
,A-, specifies the complement AND function. The hex value is complemented, then ANDED to the byte that is to the left of the , A- symbol. This function resets any bit of the source that corresponds to a bit in the hex number in the statement.

For example:
If the hex number written is 05 , bits 5 and 7 of the source are affected by the operation.
00000101
01234567
If the hex number written is 77, bits $1,2,3,5,6$, and 7 o the source are affected.
$\begin{array}{llllll}0 & 111 & 0 & 11 & 1 \\ 0 & 1 & 23 & 45 & 6\end{array}$
01234567
OR, specifies the OR function. Bits of the source that
correspond to bits in the hex number in the statement are set to 1. See example.

## ext Labe

The Next Label field specifies the name of the next control word to be executed, and in the case of a branch test, the manner in

## are to be set

The format of this field is
XXXXXX BX,BH, BL
Where XXXXXX is the name of the word or branch set being branched to. $B X, B H, B L$ specify the leg of the branch set being branched to.
The following table indicates the kinds of symbols that may be found in the branch fields:

## BX BH

| BX | BH | BL |
| :--- | :--- | :--- |
| 0 | 0 | 0 |
| 1 | 1 | 1 |
| 2 | S1 | Z0 |
| 3 | SO | NZ |
| TH | S2 | S3 |
|  | S4 | S5 |
|  | S6 | S7 |
|  | BH | BL |
|  | B0 | BO |
|  | B0 | B0 |
|  | B7 | B7 |

$B X-\ln$ the $B X$ field, the numerics $0-3$ fix the status of bits 2 and 3 of M3 when the next or branch address is formed. For example; the value $2=10$ binary, bit 2 of $M 3$ is set to 1 and bit 3 of $M 3$ is set to 0 when the branch address is formed. When TH is specified in the BX field, the special module-switch function is is specified in the BX field, the special module-switch function is
indicated. Module switching is indicated by C 1 bits $6,7=00$. The module-switch function sets bits $0-7$ of C 2 into M2. No setting or esetting of bits can occur when the module-switch function is indicated. The module switch also causes bits 0 and 1 of the $T$ Reg to be gated to bits 2 and 3 of $M 3$ when the branch address is formed.
$\mathrm{BH}-\operatorname{In}$ the BH field, the numbers 0 and 1 fix the status of bit of M 3 when the next address is formed. The $S$ symbols refer to -register bits. Bit 4 of $M 3$ is set to the status of the $S$ bit tested The symbol BH refers to bits $0-3$ of the branch-source byte. Bits 0.3 are tested for a non-zero condition; and if non-zero, bit 4 of M3 is set to 1 ; otherwise set to 0 . The remaining symbols refer to bits in the branch-source byte directly. Bit 4 of M3 is set to the tatus of the bit tested.
$B L-\operatorname{In}$ this field, the $S$ and $B$ bit symbols are the same as in the BH field. $Z 0$ causes S4 and S5 to be tested for a status of 11 fot 4 and SZ are , set bit 5 of m to , otherwise set bit on to . NZ M3 to 1 : otherwise set bit 5 to 0 . The BL symbol tests bits 4-7 f the branch source for non-zero; if non-zero, set bit 5 of M3 to 1 ; otherwise set bit 5 to 0 .

## Branch Word Execution



Branch-Word Examples

The function indicated by the statement is to OR the value 80 with the contents of the S -register. This OR operation results in setting bit 0 of S to 1
The Next Label field specifies a branch to the branch set named MCHST. The leg in that branch set is determined by the status of S -Register bits 2 and 3 as indicated by the BH and BL fields. Assu Assume that $\mathrm{S} 2=1$ and $\mathrm{S} 3=0$, the branch is made to MCHST 10 .

## next label <br> statement

RETURN TH, B2, B5 T
The TH in the $B X$ field of the Next Label specifies the special module switch function of the branch word. The statement field indicates the $T$-register as the branch source.
The next control-word address is formed in the following
manner:
The contents of byte 2 of the control word (C2) is gated to M2.

Bits 0 and 1 of C 3 are gated to bits 0 and 1 of M3.
Bits 0 and 1 of the $T$-register are gated to bits 2 and 3 of M3. Bit 2 of the $T$-register determines the setting of bit 4 of M3. Refer to the Branch Word (Module Switch) operational diagram for a detailed description of this word.


## Co BITS 0.3

This field is a value of 0001 to designate the branch word. In the microlistings, the branch word can be recognized by the hex digit 1 in the high-order position in the Word column

## CO BITS 4.7

This field specifies the branch test or fixed value that determines the setting of bit 4 of the $M 3$-address register. The fixed values, 0 and 1 , designate directly the setting of bit 4 of M 3 . The $\mathrm{S} 1, \mathrm{So}, \mathrm{S} 2$ S 4 , and S 6 symbols refer to bits of the S -register to be tested. Bit 4 of $M 3$ is set to the value of the tested $S$ bit. BH is specified by a value of 0111 in this field and refers to the high 4 bits of the branch source that is addressed by bits 0.5 of C 1 . The high 4 bits are tested for a non-zero condition. If this condition is met, bit 4 of M 3 is set to 1 . The remaining symbols in this field refer to specific bits of the branch source, M3 bit 4 is set to the value of the branch-source bit tested.
C1 BITS 0.5
This field specifies the local-storage or external byte to be accessed for branch testing. Bits $0-3$ are used to form tort of the word address at which the byte to be tested is form part of the 5 specify the byte of the word addressed that is to be tested

## C1 1 ITS 6

These two bits designate the gating of the K value to the ALU for the set or reset function. $L$ specifies that only the low 4 bits of the ALU are to receive the value in bits $4-7$ of $\mathrm{C} 2 . \mathrm{H}$ specifies that only the high 4 bits of the ALU are to receive the $K$ value. ST means a gate of the $K$ value into both the high and low 4 bits of
the ALU. If C1 bits 6,7 are 00, the special module-switch function is designated. This function specifies the following action:

## No set/reset can

Gate C2 to M2.
Gate T-Reg bits 9,1 to M3 bits 2,3
Branch high and low set bits 4,5 of M3 in
normal fashion.

## C2 BIT

When $=0$, designates normal operation. When $=$ to 1 , the diagnostic key is set or reset depending on the setting of bit 1 of C 2 .
C2 BIT 1
This bit=0 specifies the OR function for the ALU operation to be performed on the source that is designated by bits 2 and 3 of C 2 . The OR , function effectively sets the bits of the source that Thbordo bits in the K field.
tion for the ALU operatio The $A$ - is a complement AND function that resets bits of the source that correspond to bits in the $K$ field.

## C2 BITS 2,

This field specifies the source that is to be set or reset by the K field.
When this field=00 the branch source addressed by bits $0-5$ of C 1 is also the source to be set or reset. When $2,3=01$ the S -register is specified as the set/reset source. When $2,3=10$ the P -register is specified as the set/reset source. When $2,3=11$ the GA special function is specified.

## 2 BITS 4.7

This field contains the value to be used for setting or resetting bits of the source specified by bits 2 and 3 of C 2 . The hex value $0-F$ can be designated in this field.

## C2 BITS 0.7

When the special module switch function is specified by bits 6 and 7 of C 1 , bits 0.7 of C 2 contain the module address that is gated to the M2 register for the next control-word address ormation.
c3 BITS 0.3
When not module-switching, this field represents part of the next control-word address and is gated to bits $0-3$ of the M3-register When module-switching, bits 0 and 1 of C 3 are gated to bits 0 and 1 of M3 and bits 0 and 1 of the T-Reg are gated to bits 2 and 3 of M3.
If the $B X$ field was used, the fixed value specified by the $B X$ field is carried in bits 2 and 3 of $C 3$. For example, if $\mathrm{BX}=2$, bits 2 3 of C 3 would equal 1,0

## C3 BITS 4.7

This field specifies the branch test or fixed value that will deter mine the setting of bit 5 of the M3-address register. The fixed values 0 and 1 designate directly the setting of M3 bit 5 . The Z0 symbol causes bits 4 and 5 of the S -register to be tested. If S4, $5=11, M 3$ bit 5 is set to 1 . If either $S 4$ or $S 5=0, M 3$ bit 5 is set to 0 . The NZ symbol causes the branch source to be tested for a non zero status. If the branch source is non-zero, M3 bit 5 is set to 1 . If all bits of the branch source are 0 , refer to bits of the S -register
to be tested. Bit 5 of M3 is set to the value of the tested S-bit. Th BL symbol refers to the low 4 bits of the branch source. If bits 4.7 of the branch source are not $=$ to 0 , bit 5 of M 3 is set to 1 . If bits $4-7$ of the branch source are $=$ to 0 , bit 5 of M 3 is set to 0 . The symbols BO-B7 refer to specific bits of the branch source. Bit 5 of $M 3$ is set to the value of the tested branch-source bit.

GA Special Functions
The special function GA is used to set or reset hardware in either the selector channel or IFA circuits.
If the IFA feature is not installed, the GA function chart for
selector channels is used.
If the IFA feature is installed, and selector channel 1 is specified, the GA function chart for IFA is used. If selector channel 2 or 3 is pecified, use the selector channel GA function chart
Example:
Selector channel 1 is operational,
Branch Word--... GA, A-, K0A-...- is executed,
Looking at line 2 of the selector-channel chart, find GA, A.
K0h $\bar{A}$
Find the $K$ value $A$ in column 1 of the chart. B
The entry in the GA, A. KOh column, and the A row is, Reset Supp Out.

## Example:

IFA is operational,
Branch Word--..- GA, OR, KEO $-\cdots$ - is executed
Looking at line 2 of the IFA chart, find GA, OR, Kho. C.
Find the K value E in column 1 of the chart. $\mathbf{D}$
The entry in the GA, OR, KhO column, and the E row is, Se Field

| $\begin{gathered} \text { h } \\ \text { K Field } \end{gathered}$ | C |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Set GAL | Reset GAL | Set GAH | Reset GAH |
|  | GA, OR, KOh | GA, A-, KOh | GA, OR, Kh0 | GA, A., Kho |
| $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 3 \end{aligned}$ | Set Inc Length Set Prog Check Set Prot Check Set Chan Ctrl Chk Set Allow Restart | Reset FCS <br> Reset PCI <br> Rst Trap Req <br> Rst CCW 0 and WLR <br> Rst Lo Prior Req | Set IFA Chan Gate Set Channel 2 Gate Set Channel 3 Gate <br> Set Write CIk Gate | Rst Command Overrun <br> Machine Reset <br> Rst Orientation Lch |
| $\begin{aligned} & \hline 6 \\ & 7 \\ & 8 \\ & 9 \\ & 9 \\ & \hline \end{aligned}$ | Set Contingent Con <br> Set Chan Busy Set Intrp Latch | Chain End Reset Rst Contingent Con <br> Reset Chan Busy Rst Intrp Latch | Set CS,CR, In Lchs Set CS,CR,Out Lchs Set MS,CR,In Lchs Set MS,CR,Out Lchs Set Control Pulse | Rst Cnt Rdy,In,Out <br> Set Halt I/O <br> CE End Op SS <br> Diag Index <br> Diag Raw Data Pulse |
| $\begin{array}{r} B \\ C \\ C \\ \rightarrow E \\ \rightarrow E \end{array}$ | Set CUB Set DCC Set Lo Prior Req Set IFA Inh Traps | Reset CUB Reset DCC Rst H/L Comp,CC Er Rst IFA Inh Traps | Diag Read Data Diag CIk Gap Sense Diag Data Gap Sense Set Data Field Lch | Set Diag Read Gate Bit Ring Advance Set Diag Mode Latch Rst Diag Mode Latch |

GA Function Chart for IFA

Branch-Word Example (Part 1 of 2)

| NEXT LABEL | STAT | STATEMENT |
| :--- | :--- | :--- |
| TMODE B7 |  | R1 P,OR,K10 |

## Starting Values:

R-Reg = OC FD 1358
SPTL $=00020000$
Address of this word $=0 \mathrm{C} 10$
Address of TMODE $0=0 C 40$
Address of TMODE $1=0 C 44$
Objectives
Test bit 7 of R1
Set bit 3 of the P -Reg
Description
The branch control word (R1 P, OR,K10), is read from control storage and gated to the C -register. $\mathrm{C} 0, \mathrm{C} 1$, and C 2 are gated to the localsor $C$ register is set. This allo ocal storage.
The $R$-register is read out of local storage $A$, and gated to he A -register.
Byte 1 of the A -register is gated to bytes $0-3$ of the A byte assembler.
Byte 3 of the A byte assembler is gated to the branch circuits for the test of bit 7 .
The next control-word address is formed in the M -registers. SPTL is gated to the B-register. Byte 1 (P-Reg), of the Bregister is gated to the $B$ byte assembler
The $K$ value (10) and the contents of the $P$-Reg are ORed in the ALUs. The result (12) is gated to the Z -register.
Byte 1 of the $Z$-register is gated to the P-register. P-Reg now equals 12.




| NEXT LABEL | STAT | STATEMENT |
| :--- | :--- | :--- |
| RXOPS $T H, B 2, B 3$ |  | T |

Starting Values
SPTL = 0002 во 33
Address of RXOPS $000=$ F3CO
Objectives
Perform special module-switch test bits $0-3$ of the T-register Description
The branch control word is read from control storage and The branch control wor
gated to the C-register.
SPTL is gated to the A-register. Byte 2 (T-Reg), of the A. register is gated to bytes $0-3$ of the $A$ byte assembler.
Byte 3 of the A byte assembler is gated to the branch circuits where the branch tests are made.
The results of the branch tests are gated to M3 along with next address bits 0,1 from C3.
C 2 , the module address, is gated to M2.
Because of the $T$-register value, and the module address of the branch set RXOPS, the address branched to is F3EC.



## Branch and Link or Return Word

BAL

- The branch and link function stores the S. P. . N2., and N3 registers into the specified link register.
- Can set the P -register to some designated value or perform a module-switch.
- Can perform up to four-way branching

RTN

- The return function restores the S, P, M2(N2), and M3(N3) registers with the link-register value.
- Can reset bits of the H -register.
- Can alter the address from the link register.


## Branch And Link Statements

The branch-and-link function is specified by either one of two statements:

## BAL WS P=K

Where BAL designates branch and link, and WS is any valid word source.
In the first statement, the link information is stored at the word location specified by WS. The $P$-register is set to the value specified by hh (any hex number 00 through FF).
In the second statement, the link information is stored at th word location specified by WS. A module-switch function is performed when the next address is set up. The lack of a P-register set designation enables the module switch to be performed.

The return function is specified by either one of two statements:
RTN WS
RTN WS
Where RTN designates the return function, and WS is any valid word source.
In the first statement, the data from the word source specified
is gated to the following registers:
Byte 0 to S -Reg
Byte 1 to $P$-Reg
Byte 2 to M2(N2)
Byte 3 to M3(N3)
The H -register bits corresponding to bits in the field specified by hh are reset. For example:

If hh were 02 , the bit reset would be bit 6 .
If hh were CO, bits 0 and 1 would be reset.
If hh were FF, the entire $H$-register would be reset
In the second statement, the data from the word source is gated in the same manner as for statement one.
If any value is specified in the BX, BH, BL columns of the next label field, $\mathrm{M} 3(\mathrm{~N} 3)$ is set up by the control word rather than from the low byte of the link register.

## $B X, B H, B L$

These fields are used in the same manner as in the branch and module switch word. $B X$, however, can be $0-F$ (in return words only) to specify the bits $0-3$ of C 3 that are used to form part of the low-address byte. If any value is specified in the BX, BH, BL field for a return word, the next address and branch high and branch low fields are used to set M3 bits 0-5.

| BX | BH | BL |
| :--- | :--- | :--- |
| 0 | 0 | 0 |
| 1 | 1 | 1 |
| 2 | S 1 | $\mathrm{Z0}$ |
| 3 | SO | 10 |
| 4 | S 2 | S 3 |
| 4 | S 4 | S |
| F | S 6 | S 7 |
|  |  | 11 |

In the BX field, the fixed values 0-3 can be used in the branch and link function to set bits 2 and 3 of the M 3 -register when the next address is set up. The values $0-F$ can be used in the return function to set bits $0-3$ of $M 3$ when the next address is set up. These bits are carried as next address bits in C 3 , bits $0-3$. The BH field sets the status of bit 4 of M3, and BL sets the status of bit 5 of M3.
The S symbols refer to specific bits of the S -register to be tested. The symbol ZO in the BL field causes bit 5 of M 3 to be set to 1 if S4, $\mathrm{S} 5=1$.
10 forces an unconditional return to l -cycles.
1 forces a return to $1-$ cycles if no interrupt is pending.


Example
XT LABEL

## STATEMENT

## L LNK $P=K 33$

This branch-and-link function stores the S-, P-, N2-, N3-registers in the local-storage register LNK.
The P-register is set to the value 33 , and a branch is made to the word at label FMPTP.

$$
\begin{array}{ll}
\text { NEXT LABEL } & \text { STATEMENT } \\
\text { RNDS } \mathrm{S6}, \mathrm{S7} & \text { BAL } \mathrm{X}
\end{array}
$$

This branch-and-link function stores the S-, P-, N2-, N3-registers the local-storage register $X$
Because no $P$-register set is given, a module switch takes place The branch to RNDS is made, and the leg of that branch set is etermined by the status of bits 6 and 7 of the S -register. If $\mathrm{S} 6=0$ and $S 7=1$, the branch is made to the word of the branch set whos label is RNDS 01.

> statement
> RTN Lnk

This statement indicates the return function. The contents of the NK register are read out and gated in the following manner:

LNK byte 0 to S -Register
NK byte 1 to $P$-Register
LNK byte 2 to M2 (N2)
LNK byte 3 to M3 (N3)
next label
statement
0, S0, S5 RTN X H, A., K08
This return function causes the link information to be read from the link register X. Because there is an entry in the next label field, the link address is altered
Bytes 0 and 1 of the link register $X$ are gated to $S$ and $P$. Byte of the link register is gated to the M2 (N2) registers.
M3 bits $0-3$ are set from C3 bits $0-3$, which are 0000 as specified by the 0 in the BX field. M3 bit 4 is set to the value of SO. M3 bit is set to the value of S 5
atement.

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| Branch and Link or Return |  |  |  |  | Branch High |  |  | Link Address |  |  |  |  |  |  |  | K/Module |  |  |  |  |  |  |  | Next Address |  |  |  |  | Branch Low |  |  |
|  |  |  |  | $\begin{aligned} & \text { Link } \\ & \text { Rnt } \end{aligned}$ |  |  |  | $\begin{array}{\|l\|} \hline \begin{array}{l} \hline \text { Lr } \\ \text { EXT } \\ \hline \end{array} \\ \hline \end{array}$ |  | Y |  |  | X |  | Spare |  |  |  |  |  |  |  |  |  |  |  |  |
| 0010 |  |  |  | $\left.\begin{gathered} 0=\operatorname{link} \\ 1=\mathrm{rtn} \end{gathered} \right\rvert\,$ | 0000=0 <br> 0001=1 <br> $0010=$ S1 <br> $0011=$ SO <br> $0100=$ S2 <br> $0110=$ S 6 |  |  | $\begin{array}{l\|} 0=\text { LS } \\ 1=\text { EXT } \end{array}$ |  |  |  |  |  |  |  | BAL-If C 3 bit $4=-$, this field is set into the P -register. If C 3 bit $4=1$, this field contains the module address for M3. <br> RTN-Any bit in this field resets the corresponding bit in the H -register. |  |  |  |  |  |  |  |  |  |  |  |  |  |  | v | - ${ }_{\text {LS }}$ |  | $\begin{aligned} & 0=0 \\ & 10=1 \\ & 1=10 \\ & 0=20 \\ & 1=10 \\ & 0=53 \\ & 10=53 \\ & 0=57 \\ & 1=57 \end{aligned}$ |  |

This field has a value of 0010 to designate the branch and link or return word.

## 0 BIT

Bit 4=0 specifies the branch-and-link function Bit $4=1$ specifies the return function

## COBITS 5.7

This field specifies the branch test or fixed value that determines the setting of bit 4 of the M 3 -address register
The fixed values 0 and 1 designate directly the setting of M3 bit 4 . The S symbols refer to S -Register bits to be tested. Bit 4 of M3 is set to the value of the $S$ bit tested.

## C1 BITS 0-6

This field directly addresses the link register.
Bit $0=0$ indicates the link register to be in local storage. Bit $0=1$ indicates the link register to be an external. Bits 1-6 contain the $X$-and $Y$-lines that access the link register.

## C2 BITS 0.7

For the branch-and-link function, this field is either a value to be set into the P-register or a module address to be gated to M2 (N2) when the next address is formed
If bit 4 of $\mathrm{C} 3=0$, this field is set into the $P$-register
If bit 4 of $\mathrm{C} 3=1$, this field is the module address and is gated to M2(N2) for next address formation
For the return function, this field provides the bit pattern for resetting the H -Register. Any bit in this field that is on for a return function causes the corresponding bit in the H -register to be reset.

## C3 BITS 0.3

This field contains part of the next address. When the branch and link function is performed this field is gated to bits $0-3$ of M3(N3) for the next address set up. For the return function, this field is used only when bit 4 of $\mathrm{C} 3=1$. Otherwise the next address bits are gated from the link register.
C3 BIT 4
Bit $4=0$ for a branch and link causes C 2 bits $0-7$ to be gated to the P -register.
Bit $4=1$ for a branch and link causes C 2 bits $0-7$ to be gated to the M2(N2)-registers during next address set up.
Bit 4=0 for a return cause the link register.

Bit $4=1$ for a return causes C 3 bits $0-3$ and the results of any branch tests to be used to set up M3(N3), when the return address is gated from the link register.

## c3

This field specifies the branch test or fixed value that determine the setting of M3 bit 5 when the next control-word address is formed.
The fixed values 0,1 designate directly the setting of $M 3$ bit 5 The $S$ symbols refer to S -register bits to be tested. ZO causes the test of bits 4,5 of the S-register. If $S$ bits 4,5 are both $=1$, bit 5 of M3 is set to 1 .
If 10 is specified in the BL field for a RTN word, an unconditional branch is made to the 1 -cycles microroutine
If 11 is specified in the BL field for a RTN word, a branch to the $l$-cycles microroutine is made if there is no interrupt pending. If a interrupt is pending the return is to the interrupt-handling
If 11 is spec
If 11 is specified in the BL field for a BAL word, the interruptpending condition is tested, and the normal branching procedure is executed.

## Branch and Link Word Example (Part 1 of 2

| Next Label | Stat | Statement |
| :--- | :--- | :--- |
|  |  | bal $\mathbf{c x p}=$ K33 |



| NEXT LABEL | STAT | STATEMENT |
| :--- | :--- | :--- |
| LNK = 000023400 |  | RTN LNK |

Starting Values
LNK = 00023400
Objectives (No Interrupt)
Set the $S, P, T, L$ registers with the l-cycles hardware. $\mathrm{S}=\mathrm{Op}$ Code
$\mathrm{P}=02$ (For Op Codes 00-1F, 40-5F, and 80-FF)
$\mathrm{P}=62$ (For Op Codes 20-3F and 60-7F)
$\mathrm{T}=00$
$L=$ Immediate byte except $L=$ Immediate byte +1 for $O p$ Codes 20-2F and 35-37.
Set the M-registers from the I-cycles address assembler
Objectives (Interrupt Pending)
Restore the S - and P -registers from the LNK register. Set M2 from byte 2 of the LNK register.
Set M3 from C3 bits 0-3, the Branch High field, and the interrupt-pending condition.
Description
Read the LNK register from A-Local Storage.
Gate the LNK contents to the A-register, the A byte assembler, and the B-register.
For the (No Interrupt) condition, set SPTL as specified in the Objectives.
Set the M-registers from the I-cycles address assembler
For the (Interrupt Pending) condition, set the S - and P registers from bytes 0 and 1 of the $B$-register. Set M2 from byte 2 of the B-register. Set M3 from the Next Address field, the Branch High field, and the test of the interrupt condition
NOTE: If 10 were specified in the BL field, the example would be the same as 11 with no interrupt pending. No testing is done of the interrupt-pending condition.

| 0 0 Time | 1 | 1 Time | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- |
|  | 0 Time Delayed | 1 | 1 Time Delayed | 2 Time |



The difference in the timing chart for an Interrupt
The difference in the timing chart
Pending would be $\mathrm{M} 2=34, \mathrm{M} 3=0 \mathrm{C}$.



## Word-Move Word

- Can move a fullword or selected bytes of a word from on local-storage or external location bytes of a word
- Can branch to a word in the current address module.
- Can designate the special STOP function.

The primary function of the word-move word is to move data from one local-storage or external word location to another. A fullword or any combination of selected bytes of the word source can be moved to the designated destination.
The selection of bytes is done through the use of a mask, the value of which is specified in the statement field by a hex digit. The mask is defined as a four-bit binary value, designated by hex digit ( $0 . F$ ) in the statement field. The mask bits are labeled 0 , $1,2,3$. The bit numbers correspond to the byte numbers of the word source to be moved. Any bit of the mask that is on specifies a move of the corresponding byte of the source. For example, a hex 9 in the statement is represented by bits 0 and 3 of the mask field on. The move would involve bytes 0 and 3 of the word source. Bytes 0 and 3 of the word source would be moved to bytes 0 and 3 of the destination word. Bytes 1 and 2 of the destination are unchanged
he Word Move has the facility to branch to any control word module. Branch testing is limited to bits of the S-register
The special STOP function causes the following:

- Registers M and N are not set with the next address.
- Access to control storage is not allowed
- CPU clock continues to run.
- Execute the word-move function each clock cycle.


## Word-Move Word Statements

The following types of statements may appear in the statement field of the microlistings:

WS=WS, Dh
WS=WS, Sh
WS=WS, Sh STOP
Where WS is any valid word source, and $h$ is the hex digit specifying the mask. The $D$ and $S$ designate which of the words is to be dardsed by $X$ and $Y$ values contained pecifies the specialstop function.

## Next Label Field

the Next Label field determines the next address formation by the control word. This field is formed in the following manner: YYYYYY BX, BH, BL
YYYYYY is the name of the word or branch set being branched o. BX, BH, BL are the Branch Test fields that specify the led to. BX, BH, BL are the Branch Test fields
The following table indicates the types of symbols that may be found in the branch fields:

| BX | BH | BL |
| :--- | :--- | :--- |
| 0 | 0 | 0 |
| 1 | 1 | 1 |
| 2 | S1 | Z0 |
| 3 | S0 | S3 |
|  | S2 | S5 |
|  | S4 | S7 |
|  | S6 |  |

$B X-\operatorname{In}$ the $B X$ field, the hex numbers fix the status of bits 2 and 3 of M 3 when the next address is formed. The hex value specified by this field is carried in bits 2 and 3 of C of the control word. $\mathrm{BH}-$ In the BH field, the numbers 0 and 1 fix the status of bit of M 3 when the next address is formed. The S symbols refer to $S$-register bits. Bit 4 of $M 3$ is set to the status of the $S$ bit tested BL - In the BL field, the numbers 0 and 1 fix the status of bit 5 of $M 3$ when the next address is formed. The symbol $Z 0$ causes a test of $S 4$ and $S 5$ to be made. If $\mathrm{S} 4, \mathrm{~S} 5=11$, bit 5 of M 3 is set to when the next address is formed. The S symbols refer to S register bits. Bit 5 of M 3 is set to the value of the $S$ bit tested

## Word-Move Execution



Word-Move Examples
next label statement
RSTRT So, S3
The statement designates a move of the Y -register to the R -register under a mask of 6 . The mask of 6 indicates that only bytes 1 and 2 of the $Y$-register are to be moved to $R$. Bytes 0 and 3 of the
$R$-register are not changed.
The $D$ in the statement specifies that the $X$ - and $Y$-lines of the
destination are to be carried in thentrel destination are to be carried in the control, word.
The next address is formed by testing bits 0 and 3 of the $S$
register, and branching to the branch set labeled RSTRT, the leg of which is identified by the status of bits 0 and 3 of the S -register.

## next Label <br> statemen

$\mathrm{Q}=\mathrm{MCKA}, \mathrm{SF}$
This statement designates a move of the external register MCKA to the local-storage register Q
A mask of $F$, indication a fullword move is carried in the mask field of the control word.
The S specifies that the source X - and Y -lines are to be carried the control word.
The branch is made unconditionally to the control word named RTDTG.


Bit Definition of the Word-Move Word (Version 0)
$\begin{array}{ll}\text { Note } 1 & \text { The source cannot specify an external register. } \\ & \text { SPTL, however, can be specified by } \mathrm{C} 2, \mathrm{BO}-3 .\end{array}$


Bit Definition of the Word-Move Word (Version 1)

## CO BITS 0.3

This field is a value of 0011 to designate the word-move word.

## COBIT 4

This bit specifies the version of the word to be used. Bit $4=0$ his bit specifies the version of the word to be used. Bit $4=0$ specifies version 0 , which contains the $X$ - and $Y$-lines of the


## CO BITS 5.7

This field specifies the branch test or fixed value that determine he setting of bit 4 of M3 when the next address is formed. The values 0 and 1 designate directly the setting of bit 4 of M3. The $S$ ymbols refer to bits of the S -register to be tested. Bit 4 fo M3 is $t$ to the value of the $S$ bit tested.

## C1 BITS 0.6

This field carries the X - and Y -lines of the source or destination word depending on the setting of bit 4 of C 0 . C 1 bit $0=0$ designates that the X - and Y -lines are for a local-storage word. C 1 bit $0=1$ designates that the X - and Y -lines are for an external word

## ci bit 7

In the 0 version of the word, bit $7=0$ specifies that the X - and $Y$-lines are for a local-storage register. Bit $7=1$ specifies that the X - and Y -lines are for an expanded local-storage register. C2 BITS 0.3
If bit 4 of CO is 0 , this field specifies the local-storage word that is to be the source of data to be moved
If bit 4 of $\mathbf{C 0}$ is 1 , this field specifies the local-storage or external The can be a source in version 0

## C2 BITS 4.7

This is the mask field. Bits in the mask field correspond to bytes of the source word to be moved. A mask bit ON specifies that th corresponding byte of the source is moved.

C2 bit 4 points to byte 0
C2 bit 5 points to byte 1
C2 bit 6 points to byte 2
C2 bit 7 points to byte 3

## C3 BITS 0.3

This field is part of the next word address that is set up whe this word is executed. Bits $0-3$ of C 3 are gated to M 3 bits $0-3$.

## C3 BIT 4

When this bit is on, the special STOP function is specified. When this bit is off, normal word-move operation takes place.

## C3 BITS 5-7

This field specifies the branch test or fixed value that determines the setting of bit 5 of M 3 when the next address is formed. The values 0 and 1 designate directly the setting of bit 5 of M3. ZO causes the test of S 4 and S 5 . If $\mathrm{S} 4, \mathrm{~S} 5=11$, bit 5 of M 3 is set to to the value of the $S$ bit tested.

REMEMBER
There is a Reader's Comment Form
There is a Reader's Comment Fo
at the back of this publication.


| NEXT LABEL | STAT | STATEMENT |
| :--- | :--- | :--- |
| LXMD |  | MX $=\mathrm{MF}, \mathrm{S7}$ |

Starting Values
MX = 00578361
$\mathrm{MF}=09 \mathrm{FSCDBA}$
Address of LXMD $=512 \mathrm{C}$

## Objectives

Move bytes 1,2,3 of the MF-register to bytes 1, 2, 3 of the MX-register.
Branch to LXMD.
Description
Read the MF register from local storage A. Gate MF to the A-register.
The A-register is gated to both the A byte assembler and the B-register.
Bytes 2, 3 of the $A$ byte assembler are gated through the ALUs to bytes 2,3 of the $Z$-register
Bytes 0,1 of the B -register are gated to bytes 0,1 of the Z-register
Set M3 with the address bits from the C -register.
Set M2 from N2.
In the cycle following the word-move word, the D -register
is set from the Z -register. The D -register is then gated to the MX-register.



## Storage Word

Can read data from or store data into
Main storage
Control storage
Local storage
External registers
Protect stack

- Can perform a Branch and Link.
- Capable of up to four-way branching
- Two versions:


## Non-K-Addressab

K-Addressable
The main function of the storage word is to move data between a torage location and some working area in the CPU.
In the non-K-addressable type, the data address is located in a ocal storage register. No external register may be used as an address source except the SPTL register. The address contained in the address-source register may be a control-storage address or a main-storage address. In the case of a control-storage address, only he low 16 bits of the address-source register are used in settin he M -register. For main-storage addressing the low 20 bits a used to set the M-register
The facility to update the address in the address-source register available for the non-K-addressable version only. The address of the is normally implied by the subform of the wol For example:

Word operation, update by 4
Halfword operation, update by 2
Byte operation, update by 1.
The update function applies to the address-source register. After he contents of the address-source register are used to set the $M$ register, an update of the address-source contents can occur.
A special case where the update value is not implied occurs when the special stat set TH is specified. The update value is indicated by the value of bits $0-3$ of the $T$-register.

| T Bits $0-3$ | Update Value |
| :---: | :---: |
| 0 | 0 |
| $1,2,4,5,8, \mathrm{~A}$ | 1 |
| $3,6, \mathrm{C}$ | 2 |
| $7, \mathrm{E}$ | 3 |
| $9, \mathrm{~B}, \mathrm{D}, \mathrm{F}$ | 4 |

In the $K$-addressable type, the data address is formed by:

- Forcing parts of the M -Regs to a specified value
- Setting the remainder of the $M$-Regs from the $K$ field of the storage word


## Storage Word Statement

The form of the statement area for a non-K-addressable word is
(Stat Set) (Subform) (Data Reg) (Mode, Addr Source, Update, Special)

The Stat Set field applies only to the non-K-addressable word, with the decrement-count function specified.
Valid Stat Set symbols are:
S2
S45
Z6

Refer to the bit-definition description for details of the Stat Set symbols.
The valid subforms for the non- $K$-addressable word are
RDW
Read word
Store word
Read halfword
Store halfword
Read byte
Store byte
Store protect key
Read protect key
Data Register can be any local-storage or valid external
register location.
The mode of addressing control storage is indicated by the symbol CS written before the address-source symbol. This specifies that the low two bytes of the address-source register are to be used to set M2 and M3 for a control-storage access.
The non-K-addressable word normally operates in address-adjust mode. Storage protect may be suppressed by the symbol NPR written after the address-source symbol.
No address-adjust with storage protection is active when the symbol ADJ is not found in front of the address-source register ymbol.

Example
STW Q ADJ, R
If local mode is active, address-adjustment circuits provide address to M-register instead of directly from B-register. See OS/DOS mpatibility description for details of address-adjustment hardware

## stwa

Storage protect active, no address-adjustment.
The address-source register may be any local-storage location. In address-adjust mode, only the expanded local-storage registers U, V, W, and TR may be used for the address-source register. Externals cannot be used as an address source, with the exception f the SPTL register.

The update function is indicated by a plus or minus sign and a value written after the address-source symbol. The update value is actually implied by the subform

Word operation - update value 4
Halfword operation - update value 2
Byte operation - update value 1

The form of the statement area for a K -addressable storage word is:

## (Subform) (Data Reg) (Mode, K-value)

The valid subforms for the $K$-addressable word are

| RDW | Read word |
| :--- | :--- |
| STW | Store word |
| RDH | Read halfword |
| STH | Store halfword |
| RDB | Read byte |
| STB | Store byte |

The data register can be any local-storage or valid external-
egister location.
The modes that can be specified are
DM, hh Address main storage, M1 and M2 set to 0 . M3 set with $K$ field value. Address control storage, using current module address in M2, set M3 with hh. Address control storage, setting M2=FF and set M3 with hh.
Address control storage, setting M2=Fh and set M3 with contents of byte 3 of the addresssource register indicated by the WS symbol.


## N-K-Addressable Examples

## ndw UV

ead a word from main storage, using the address found in the $V$-register to set the M -register. The word read from main storag is placed into the U-register

## RDH I W+2

Read the halfword, addressed by the contents of the W-register, from main storage and place the halfword into bytes 2 and 3 of the
the contents of the $W$-register by 2 .

## RBY

Read the byte, addressed by the contents of the $Y$-register, from main storage and place the byte into the byte-3 location of the R-register.
the byte has been accessed, decrement the contents of the $Y$-register by 1 .

## stw Q U+TH

This word is the store-under-mask version. The contents of the Q-register are stored at the location specified by the address And the under bits ON de misignat by bits $0-3$ of the $T$ regis aregister to be stored If bits 0.3 of $T$ were 0110 bytes 1 and f $Q$ would be stored If bits $0-3$ of $T$ were 1011 , bytes 0,2 , and 3 of the Q -register would be stored.
The value of the update is specified by the bit setting of the $T$ register bits $0-3$. Refer to the table showing the T -register settin and the update values.
If this statement had been written STW $Q \mathrm{U}, \mathrm{TH}$ the operation would be identical, but no update would be performed

## UCs, $v+4$

Read a word from control storage, addressed by the contents of the V -register, and place the word into the U -register. The low bytes of $\mathrm{V}, 2$ and 3 , set M2 and M3 to address control storage. After the read is performed, update the contents of the V . egister by 4 .

## RDWV R TA

Read a word from main storage, addressed by the contents of the $R$-register, and place that word into the $V$-register.
The symbol TA means, set bits 4 and 5 of the $T$-register to the value of bits 6 and 7 of byte 3 of the address used to access storage. This setting occurs before any update to the address has been If the statement were RDW V R TB the operation would b In bit 6 R 7 Trejister would be se deal the value of the low-order address bits.
When TA or TB are called for as shown, the high bits (0-3) of the $T$-register are reset.
z6 STW a w, DCNT
Store the word from the $Q$-register, at the location in main storage, addressed by the contents of the W -register.
The symbol DCNT specifies the decrement-count operation. The count is contained in bytes 2 and 3 of the odd register of the even/ odd pair formed by the address-source and the count registers. In this example the address of the address-source register W is 12 the count register therefore, is at address 13 .
The count is always decremented. The value of the decrement
is the same as that used to update the address-source register. If address update is not called for, the decrement value is still th the an address update were to be performed.
stat set symbol Z 6 causes the following action:
Set S4=1 if bits $0-5$ of the low-order byte of the count register, after the update, are all zero.
Set $S 4=0$ if bits $0-5$ of the low-order byte of the count register, after the update, are not all zero.
Set $S 5=1$ if bits $4-7$ of the low-order byte of the count register, after the update, are all zero.
Set $\mathrm{S} 5=0$ if bits $4-7$ of the low-order byte of the count register, after the update, are not all zero.

## kDW Q DM, C4

Read the word from main storage, directly addressed in the follow ing manner:

M1 forced to 0
M2 forced to 00
M3 set to C4
The symbol DM specifies a direct main-storage access. The K -
mode field (C bits 6,7) in the control word contains 00 to
indicate this function.
The word read from 000 C 4 is placed into the Q -register.

## STB V3 CM, FE

Store byte 3 of the V -register into control storage, addressed in the following manner:

M2 retains current module address
M3 set to FE
The symbol CM specifies a control-storage access using the current module address. Byte 3 of the $V$-register is stored at address FE in the current address module. This is the module that contains the storage word being executed

STB EXtDSt dC, b3
Store the external byte (EXTDST) in control storage, addressed in the following manner:

M2 forced to FF
M3 set to B3
The symbol DC indicates a direct access of control storage. The module address FF is the area specified as the directly addressable control-storage area

## RDW RC7, v3

Read a word from control storage addressed in the following manner

2 high 4 bits forced to $F$ low 4 bits set to 7
M3 set from byte 3 of the $V$-register
The symbol Ch (h=hex digit), specifies a control-storage acces using an indirect word address and a direct means of specifying the module address.
The word read from control storage is placed into the $R$-register. RDH DK DC, D8
Read a halfword from control storage addressed by

## Forcing M2 to FF

etting the K field D 8 into M3
Set the halfword read out of control storage into bytes 2,3 of the expanded local-storage register DK, address (7C).

| co |  |  |  |  |  |  | C1 |  |  |  |  |  | C2 |  |  |  |  |  |  |  | C3 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 1 | 2 | 3 | 4 | 5 | 6 | 7 | 0 | 1 | 2 | 3 | 4 5 | 6 7 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| Storage Word | Subform |  |  | Branch High |  |  |  | Data Register |  |  | $\begin{aligned} & \text { K or } \\ & \text { Inc/Dec } \end{aligned}$ | $\begin{aligned} & \text { Stat } \\ & \text { Set } \end{aligned}$ | Address Source |  |  |  | Modes |  | Special <br> Stat <br> Set |  | Next Address |  |  |  |  | Branch Low |  |  |
| 01 | $000=$ Read Word $001=$ Store Word $010=$ Read Half Wd $011=$ Store Half Wd 100=Read Byte 101=Store Byte 110=RDWRL/RDMP 100=Read Key $101=$ Store Key |  |  | 000=0 <br> $001=1$ <br> $010=$ S 1 <br> $011=$ S0 <br> 100=S2 <br> $110=$ S 6 <br> 111=M6 |  |  |  |  |  |  | $\begin{gathered} 00=\mathrm{K}-\mathrm{Addr} \\ 01=\text { No Adr } \\ 00=\mathrm{K}-\text { Addr } \\ 01= \\ \text { No Addr } \\ \text { update } \\ 10=+ \\ 11=- \end{gathered}$ | $\begin{aligned} & 00=- \\ & 00=52 \\ & 1=545 \\ & 11=26 \end{aligned}$ |  |  |  |  | $00=$ CS 16 bit <br> address <br> $01=$ MS <br> 10 ADR ADJ <br> $11=$ CPU prot |  | $00=-$ <br> $01=\mathrm{TA}$ <br> $10=T B$ $11=$ special <br> $00=\ldots$ <br> $01=\mathrm{TH}$ <br> 11=special |  |  |  |  |  | $\begin{aligned} & \begin{array}{l} 0=- \\ 1=e_{e} \end{array} \\ & \hline \end{aligned}$ | nt $\begin{aligned} & 00 \\ & 01 \\ & 01 \\ & 01 \\ & 10 \\ & 10 \\ & 11\end{aligned}$ | $=0$ $=1$ $=$ ZO $=$ SDC $=35$ $=57$ M | /AL(0) |

Co BITS 0,1
This field identifies the control word as a storage word. co BITS 2.4
This field specifies the subform of the storage word. The designations for reading or storing, and the size of the data to be handled, are specified by this field.
Read Word - The fullword read from main or control storage is set into the data-register location.
Store Word - The contents of the entire data register are stored the location in storage specified by the address-source register. Read Halfword - The halfword read from main or control storage set into bytes 2 and 3 of the data register
Store Halfword - Bytes 2 and 3 of the data register are stored at the halfword location specified by the address-source register. Read Byte - The byte read from main or control storage is set into byte 3 of the data register.
tore Byte - Byte 3 of the data register is stored at the location pecified by the address-source register.
RDWLR/RDMP - Word operation for fetching matrix printer word 1 and word 2 for decode.
Read Key - The byte in the storage protect stack is set into byte 3 of the data-register location.
Store Key - Byte 3 of the data register is stored at the location in the stack that is specified by the address-source register.
CO BITS 5 -7
This field specifies the branch test or fixed value that determines the setting of bit 4 of $M 3$ when the next address is formed. The ixed values, 0 and 1 , designate directly the setting of bit 4 of $M 3$ the value of the tested $S$ bit. M6 refers to bit 6 of the low order byte of the address-source register after address updating has been formed Bits 4 of M 3 is set to the valu of bi 6 of 1 order byte of the updated address.

## C1 BITS 0.3

This field designates the local-storage or external register that is to be the source or destination of data. On read operations, this field specifies the destination of the data read from storage. On store operations, this field specifies the source of data to be stored. C1 BITS 4, 5
This field specifies the address-update operation. The update constant is implied by the subform of the word:

Word operations, constant is 4
Halfword operations, constant is 2
Byte operations, constant is 1
Bits $4,5=01$ means no address update
Bits $4,5=10$ means an increment update
Bits $4,5=11$ means a decrement update.
Bits $4,5=00$ designates the $K$-addressable version of the storag word.

## c1 BITS 6,7

This is the Status Set field. The status-set facility applies to storage words using the decrement-count facility.
S 2 - S 2 is set to 1 if the count is not zero after update. S 2 is set to 0 if the count is zero after update.
S45-S4=1 if bits $0-3$ of count byte 3 are zero after update, set S 4 to 0 otherwise.
S5 $=1$ if bits $4-7$ of count byte 3 are zero after update, set S5 to 0 otherwise.
Z6 - S $4=1$ if bits 0 -5 of count byte 3 are zero after update, set S4 to 0 otherwise.
$\mathrm{S} 5=1$ if bits $4-7$ of count byte 3 are zero after update, set
S 5 to 0 otherwise.

## C2 BITS 0.3

This field designates the local-storage register that contains the address (main or control storage) that data is read from or stored into.
The external register SPTL can be addressed by this field. No other external can be used as an address-source register.

## 2 BITS 4, 5

This field specifies the kind of addressing that is to be performed by the address from the address-source register.
Bits $4,5=00$ specifies that the control-storage area is to be addressed. Bytes 2 and 3 of the address-source register set M2 and M3.
Bits 4, 5=01 specifies a main-storage access with no storage protection in effect. Bytes 1, 2, and 3 of the address-source register are used to set $M 1, M 2$, and M3.
Bits 4, 5=10 specifies address-adjust mode. M1, M2, and M3 are set from the address-adjustment hardware. See OS/DOS compatibility for a description of address adjustment
Bits 4, 5=11 protection. Bits 0.5 of byte 0 of the address-source 1,2 and 3 of the address-source register are used to set M1, M2, and M3.
C2 BITS 6,7
This field contains special status-set information.
For Read Operations:
6, $7=00$ no special status set.
6, $7=01$ set bits 4 and 5 of the $T$-register with the value of bits 6 and 7 of byte 3 of the address source, before address update. T-register bits $0-3$ are reset.
$6,7=10$ set bits 6 and 7 of the $T$-register with the value of bits 6 and 7 of byte 3 of the address source, before addres update. $T$-register bits $0-3$ are reset.
$6,7=11$ allows the subform field to specify the read-ke operation

For Store Operations
$6,7=00$ no special status set.
6, 7=01 used with store-word operations only. The bytes that are stored depend on the setting of bits $0-3$ of the $T$ register. Each bit of the $T$-register corresponds to a byte of the source. Any bit, $0-3$ of $T$ that is on, results in the corresponding byte of the source being stored.
6, $7=10$ Reserved
6, $7=11$ allows the subform field to specify the store-key operation.

## C3 BITS 0 -

This field represents part of the next control-word address and gated to bits 0.3 of the M3 register when the next address is
formed.
C3 BITS 4
When bit $4=1$, the decrement-count facility is in effect. The count is always decremented by the value that the address is updated by The address and count must be in that the address is updated by registers: the address in the even register and the count in the odd
register. The count is in bytes 2 and 3 of the odd register. When
only decrement count is specified, the count must still be in an odd local-storage register.
C3 BITS 5 .7
This field specifies the branch test or fixed value that determine the setting of bit 5 of $M 3$ when the next address is formed. Th fixed values 0 and 1 designate directly the setting of M3 bit $S 5=11, M 3$ bit 5 is set to 1 . If either $S 4$ or $S 5$ is 0 , set M3 bit 5 to 0 .
S3, S5, and S7 refer to S-register bits. M3 bit 5 is set to the value of the tested $S$ bit.
M7 refers to bit 7 of the low-order byte of the address-source register after updating has been performed. Bit 5 of $M 3$ is set to the value of bit 7 of the low-order updated addres

## SDC (SUPPRESS DATA CHECK)

When C3, B5-7 = 011, SDC (Suppress Data Check) is specified. By bringing up the validate line to memory, this function prevents setting an ECC single- and double-error indication for data stored into storage, and results in good ECC for both new data being stored and unchanged data in storage. Note, however, that other checks, such as a P-register parity check, will be indicated if the occur, even through SDC is specified. SDC is applicable to diagnostic microprogram operations. It is used mainly to disabl e ECC circuitry so that storage can be validated.
( is spech) is a retting of MCK bit 5 (double case with SDC specified allows the data with the double error to be read from storage by bringing up the maintain-data line to storage. read from storage by bringing up the maintain-data line to storage.
The branch-low bit is 0 when SDC is specified. That is, M3(N3), $B 5$ is set to 0 when the next-control-word address is set into the M -register.
val (Validate)
Validate is active only with a "store word" subform. When active, Validate forces good ECC bits on the doubleword in storage specified by the storage address.


## co bits 0,

This field identifies the control word as a storage word

## co BITS 2-4

This field specifies the subform of the storage word. The designations for reading or storing, and the size of the data to be handled, are specified by this field.
Read Word - The fullword read from main or control storage is set into the data-register location.
Store Word - The contents of the entire data register are stored at the location specified by the mode and K values indicated. Read Halfword - The halfword read from main or control storage is set into bytes 2 and 3 of the data register.
Store Halfword - Bytes 2 and 3 of the data register are stored at the halfword location specified by the mode and $K$ values indicated.
Read Byte - The byte read from main or control storage is set into byte 3 of the data register.
Store Byte - Byte 3 of the data register is stored at the location specified by the mode and $K$ values indicated.

## cobits 5.7

This field specifies the branch test or fixed value that determines the setting of bit 4 of M 3 when the next address is formed. The fixed values, 0 and 1 , designate directly the setting of bit 4 of M 3 . The $S$ symbols refer to bits of the S -register. Bit 4 of M 3 is set to the value of the tested $S$ bit.
M6 - Although no address update can be called for in the Kaddressable version, an update to the $K$ value does occur in the ALU. The symbol M6 causes bit 6 of $Z$-register 3 to be tested. Bit 4 of $M 3$ is set to the value of bit 6 of $Z 3$.

## C1 BITS 0.3

This field designates the local-storage or external register that is to be the source or destination of data. On read operations, this field specifies the destination of the data read from storage. On tore operations, this field specifies the source of the data to be stored.

C1 BITS 4, 5
This field is 00 to indicate the K -addressable version.
C1 BITS 6.7
This field specifies the $K$-addressable mode and $M$-register settings. MS 000 KK - This mode provides for accessing of the low 256 bytes of main storage. The $M$-register is set in the following manner:
$\mathrm{M} 1=0$
$\mathrm{M} 2=0$
$\mathrm{M} 2=00$
M3=KK (C2 bits 0.7)
CS Current Module + KK - This mode specifies an access of control storage. The set of the M-register is made in the following manner
$\mathrm{M} 2=\mathrm{N} 2$
$\mathrm{M} 3=\mathrm{KK}$
M3 $=$ KK (C2 bits 0-7)
Any word in the current address module can be accessed.
CS FF KK - This mode specifies an access of control storage, setting M in the following manner:

M2=FF
M3 $=$ KK ( C 2 bits 0.7)
CS FK +8 -bit address - This mode specifies an access of control storage, setting M in the following manner:
$\mathrm{M} 2=\mathrm{FK}, \mathrm{K}$ is C 2 bits 4-7.
M3=low byte of address-source register.

## C2 BITS 0.3

This field normally contains the high hex digit of the $K$ value, When the CS FK +8 -bit address mode is specified, this field designases the local-storage register that contains the by

## C2 BITS 4.7

This field contains the low hex digit of the $K$ value specified.

## C3 BITS 0.3

This field represents part of the next control-word address and is gated to bits $0-3$ of $M 3$ when the next address is formed.

## C3 BITS 5.7

This field specifies the branch test or fixed value that determines the setting of bit 5 of $M 3$ when the next address is formed. The fixed values 0 and 1 designate directly the setting of M3 bit 5 . ZO causes a test of bits 4 and 5 of the S -register to be made. If $S 4, S 5=11, M 3$ bit 5 is set to 1 . If either $S 4$ or $S 5$ is 0 , set M3 bit 5 to 0.
The S symbols refer to S -register bits. M3 bit 5 is set to the value of the tested $S$ bit.
M7-Although no address update can be called for in the $K$. ALU The symbol M7 causes bit 7 of bye 3 of the $Z$-register to ested Bit 5 of M 3 is set to the value of bit 7 of the $Z$ register.
at the back of this publication.


| NEXT LABEL | STAT | STATEMENT |
| :--- | :--- | :--- |
| BOUND M7 |  | RDH RO+2 |

Starting Values
O- Reg = 0001 Cz Fo
Contents of 1 C3 F0 $=2 \mathrm{ECFB}$ B 9 A

## Objective

Read the halfword from main storage as specified by the address in the Q-register.
Set the halfword read from main storage into bytes 2,3 of the data register $R$.
Update the address in the Q -register by +2 .
Branch to the leg of the branch set BOUND, as specified by the low bit of the updated address found in the O -register. Description FIRST CYCLE
Read the contents of the Q -Reg from B local storage and gate to the B-register. This is the main-storage address. Gate the address from the B -register to the M -registers and send the select pulse to the storage circuits.
Read the contents of the R-Reg from A local storage and gate to the $A$-register and $A$ byte assembler. This data is not used, but the access is just not prevented
Gate bytes 2,3 of the B-register to the B byte assembler and to the ALUs.
Perform the update ( +2 ) on the low-order address bytes and gate the result to the $Z$-registe
Gate bytes $\mathbf{0 , 1}$ of the B-register to the B byte assembler and to the ALUs.
Perform an update to the high-order address bits if there was a carry from the update of the low-order address bytes.
Gate the result to bytes 0,1 of the $Z$-register (done in the first part of the 2nd cycle).


## Description SECOND CYCLE

Gate the $\mathbf{Z}$-register contents (updated address) to the D register.
Gate the D-register contents through the SDBO assembler to the Q -register in both local storages.
Gate the data from main storage to the SDBO pre-assembler.
Perform the halfword selection and gate the halfword to bytes 2,3 of the SDBO assembler.
Access both $A$ and $B$ local storage and store the halfword from the SDBO assembler into bytes 2,3 of the R -register.
Set the $M$-registers with the next control-word address.



Second Half of Second Cycle


| NEXT LABEL | STAT | STATEMENT |
| :--- | :--- | :--- |
| BOUND 2, M6, M7 |  | RDW R Q +4 , TB |

## Starting Values

$\mathrm{O}=00000 \mathrm{c} 92$
$\mathrm{P}=02$

Address of BOUND $200=$ DF20
Address of this word $=3 E 20$
Contents of address $00 \mathrm{CO} 90=\mathrm{xX} \mathrm{XXFCDE}$

## Objectives

Read the word from main storage as specified by the addres in the O -register.
Set the word read from main storage into the $R$-register
Update the address in the Q -register by +4 .
Branch to the leg of the branch set BOUND, as specified by the low two bits of the address used to access main
storage.
Set bits 6, 7 of the $T$-register with the status of the two low order main-storage address bits.
Reset bits $0-3$ of the $T$-register.

## Description FIRST CYCLE

Read the contents of the Q -register from local storage B and gate to the B -register.

基 Send the select pulse to the storage circuits.
Read the contents of the R -register from local storage A , and gate to the A -register.
Perform the address update on the Q -register contents. Gate the result to the $Z$-register.
The high-order two bytes of the updated address are not gated to the $Z$-register until the early part of the second cycle.


## Storage-Word Example, TB Function (Part 2 of 4)

## Description SECOND CYCLE

Gate the Z -register contents (updated address) to the D register.
Gate the D-register through the SDBO assembler to the O register in both local storages.
Gate the data from main storage through the SDBO preassembler to the SDBO assembler.
Gate the SDBO assembler contents to the R -register in both local storages.
Set the M2-register from N2.
Set the M3-register with the next address bits and the result of the low address bits test.
Set bits 6, 7 of the $T$-register with the two low-order address bits from MB3.
Reset bits $0-3$ of the $T$-register.
NOTE: The address that was used to access main storag was not on a word boundary. If the program wanted the fullword starting at the address 00 C 92 . another access of main storage will have to be made to get the 2 low order bytes of that word.


Second Cycle $=292.5$ ns



RMO41,043,
$044,052,215$


| NEXT LABEL | STAT |
| :--- | :--- |
|  |  |
|  | STATEMENT |
|  | RDW LH DC, $\mathbf{3 0}$ |

## Starting Values

$\mathrm{P}=02$
L=
Contents of Control-Storage Address FF30 $=2 C$ 9D F5 AB

## Objectives

Read the word from control-storage address FF30.
Set the word read from control storage into the indirectly addressed local-storage register.
Set the next control-storage address into the M -register.
Description FIRST CYCLE
Access local storage A by setting up the indirect word address. Nothing is done with the data read out.
Set the $M 2$-register with the force circuits.
Set M3 from C2 of the control word.

$\qquad$


M-Registers
Select






## Storage-Word Example, Direct Control Storage (Part 4 of 4)



| NEXT LABEL | STAT | STATEMENT |
| :--- | :--- | :--- |
| NUMZN S7 | Z6 | STW R $Y+$ TH, DCNT |

## Starting Values

$\mathrm{P}=02$
$\mathrm{s}=\mathrm{oc}$
$\mathrm{T}=20$
$\mathrm{Y}=0001 \mathrm{FD} 000$
$\mathrm{a}=3 \mathrm{FcD} 0108$
$\mathrm{B}=\mathrm{F7}$ F3 F2 C3
Address of NUMZN $0=$ FCEO

## Objectives

Store the contents of the R -register into main storage as addressed by the Y -register. Store the R -register under the mask bits provided by bits $0-3$ of the $T$-register.
Update by 1 the address found in the Y -register (specified by the contents of bits $0-3$ of the $T$-Register).
ecrement the count register, which is the next highest ddress in local storage ( Q -register), by the same value as the ddress update.
Reset bits $0-3$ of the T-register,
Set bit 4 of the $S$-register if bits $0-5$ of the low-order byte f the updated count are 0 . Set bit 5 of the S -register if bit $4-7$ of the low-order byte of the updated count are 0 .

Set the next control-word address in the $M$-register.
Description
FIRST CYCLE

Read the data register ( R ) from the A local storage. Gate to the A-register, through the A byte assembler to the SDBI Read the address-source register ( Y ) from B local storage, nd gate to the B -register.
Gate the low 20 bits of the B -register to the M -register, and ate the M-register to the SAR
Gate bytes 2 and 3 of the B-register to its B byte assembler Gate byte 2 to ALU2, and byte 3 to ALU3. Add in the K Gate byter 2 to ALU2, and byt

Gate the result to bytes 0 and 1 , and 2 and 3 , of the $Z$ egister.
Gate bytes 0 and 1 of the B -register to the B byte assembler. ate byte 0 to ALU2, and byte 1 to ALU3. Add in any carry from the previous ALU operation. Gate the result to bytes 0 and 1 of the Z -register.



Description SECOND CYCLE
Force the Y -line of the B destination latches odd. This addresses the count register ( Q ).
Read the O -register from B local storage and gate to the B register. Gate bytes 2 and 3 of the $B$-register to bytes 2 register. Gate bytes 2 and 3 of the B-register to by
and 3 of the B byte assembler. Gate to the ALUs.

Gate the Z -register (updated address) to the D -register to the SDBO assembler.
Gate the SDBO assembler to $A$ and $B$ local storage. Write the updated address into the R -register of both local storages. Decrement the contents of the ALUs by the value of the address update (1). Gate the result to bytes 0 and 1 , and 2 and 3 , of the $Z$-register.
Set up the next control-word address in the M2 and M3 registers.



## Storage-Word Example, Store Under Mask and Decrement Count (Part 4 of 4)



Z-REG




The count is decremented by the same value as the addres
update (1).
Z-REG
AL117-147


## Arithmetic Word

- There are two types of arithmetic words:

Type 10, recognized by a first hex digit of $8,9, \mathrm{~A}$, or B . Can specify a variety of arithmetic and logical functions, including fullword binary arithmetic and fullword shifting.
Type 11, recognized by a first hex digit of C, D, E, or F. Can perform exclusive OR or true add functions on a byte basis only. Provides for crossing portions of the A-register inputs.
The arithmetic word operates on data from local storage or from certain externals. When an external is used, it is always the A source of the operation. The B source is either local-storage dat a hex value that is specired by the $K$ word
 xplained in the descrip. Ths that follow.
various functions of the two arithmetic-word types. The first chart indicates the fields and functions associated with the 10-type byte version with no indirect-byte function designated. The second chart represents the 10 -type fullword capability with the optional shift function. The third chart represents the 11 -type byte version with no indirect-byte function designated. The fourth chart rep resents either the 10 - or 11 -type with indirect-byte addressing and branching used.

## Arithmetic Word Execution





## ,

This field specifies the arithmetic-word type 10

## 0 BITS 2,3

The Form Field specifies what inputs are to be used and where the ALU result is to be destined. There are five forms provided.
00 bits 2, $3=00$ The form can be either $A=A / K$ or $Z=A / K$
depending on the operation field. The form
$A=A / K$ is used when the Operation Field is a
value of $0000-1011$. The form $\mathrm{Z}=\mathrm{A} / \mathrm{K}$ is used when the Ope 100-1111
CO bits 2,
0 bits $2,3=10$ The $A=A / B$ form is designated
In the $A=A / K$ and $A=A / B$ form is designated
in the $A=A / K$ and $A=A / B$ form (, 1 bits 0 result is set into byte specified by the $A$-Source Field ( C 1 bits $0-5$ ).
is set into the byte specified In the $Z=A / B$ and $Z=A / K$ bits $0-5$ ).
The result is gated to the $Z$-register whe ALU result is not destined基ions. The S-register can be set also by co BITS 4.7
This is the Operation Field. Control of certain ALU inputs and ALU functions is determined by the value of this field. Setting or resetting of certain $S$ bits is also controlled by this field.
C0 4.7-0011 Exclusive OR the A and B sources.
C0 4-7=0100 True binary add, no carry-in:
C0 4-7=0101 True binary add, carry-in of 1 . S bit 3 to the value of the carry-out.

C0 4-7=0111 AND the $A$ and $B$ sources.

C0 4-7=1000 OR the $A$ and $B$ sources.
Co 4-7=1001 Binary add, true add if $\mathrm{S} 0=0$, complement add if $\mathrm{SO}=1$, add in the status of S 3 , set S 3 with the value of the carry-out.
C0 4-7=1010 Decimal add, true add if $\mathrm{S} 0=0$, complement add if $\mathrm{S} 0=1$, add in the status of S 3 , set S 3 with the value of the carry-out.
C0 4-7=1011 Exclusive OR. If a parity error is detected on the A input to the $\mathrm{ALUs}, \mathrm{S} 4$ is set to $1 . \mathrm{S4}$ is not changed if no parity is detected.
Co 4-7=1100 Complement binary add, no carry-in.
C0 4-7=1101 Complement binary add, carry-in of
C0 4-7=1110 Complement binary add, set SO to 1 , carry-in of 1 S3 set to the value of the carry-out.
C0 4-7=1111 Complement AND the B input is complemented before ANDing with the $A$ input.

## 01 BITS 0.5

This field specifies the local storage or external byte that is to be the A input to the ALU.
C1 BITS 6, 7
C1 Bits 6, 7=00 No status set
C1 Bits 6, 7=01 In binary operations, S 1 is set to the value of the carry-out of bit 1 of the result S 2 is set to 1 if the AlU result is no zero. S 2 is 2 ischanged if the result is zero.
In decimal operations, S 1 is set to 1 if an invalid invalid decimal digit is detected on either the A or B inputs. S1 is not changed if inputs are valid. S2 is set to 1 if the ALU result is not zero. S2 is not changed if the ALU result is zero.

C1 BITS 6, $7=10$ z4 sero. S4 set to 0 if bits 0.3 of the ALU result are not all zero.
S5 set to 1 if bits $4-7$ of the ALU result are all zero.
S5 set to 0 if bits $4-7$ of the ALU result are not all zero
C1 BITS 6, 7=11 S4 set to 1 if bits $0-5$ of the ALU result are all zero.
S4 set to 0 if bits $0-5$ of the ALU result are not all zero.
S5 set to 1 if bits 4.7 of the ALU result are all zero.
S5 set to 0 if bits 4.7 of the ALU result are not all zero
Note: If S bit branching is specified by the control word, th branch testing is done before the $S$ bits are modified by the operation.

## C2 BITS 0.5

This field specifies the local-storage byte that is to be the B input to the ALU.

## c2 bits 6,7

This field specifies the type of gating for the A input to ALU C2 bits 6, 7=00 Present 0 as the $A$ input.
C2 bits $6,7=01$ Gate the low four bits of the $A$ source only. Gate zeros as the high four bits.
C2 bits 6, 7=10 Gate the high four bits of the A source only. Gate zeros as the low four bits.

## C2 BITS 0.7

For the forms $A=A / K$ or $Z=A / K$, this field represents the value to be used as the B input to the ALU.

## C3 BITS 0.5

This field is part of the next control-word address that is gated to the M3-register when the next address formation takes place. C3 bits 0.5 are gated to bits 0.5 of M3. If branching is specified by bits 6,7 of $\mathbf{C 3}$, the status of the bits tested is ORed with bits 4 and 5 of C 3 as the next address is set up.

## C3 BITS 6,7

This field specifies the type of branch testing to be done to set up part of the next control-word address.
C3 bits 6, 7=00 No branch testing
C3 bits $6,7=01$ OR the value of bits 2 and 3 of the S -register with bits 4 and 5 of C 3 and set this result in bits 4 and 5 of M3.
C3 bits 6, 7=10 OR the value of bits 4 and 5 of the S-register with bits 4 and 5 of C 3 and set the result in bits 4 and 5 of M3.
C3 bits 6, 7=11 OR the value of bits 6 and 7 of the S -register with bits 4 and 5 of C 3 and set the result in bits 4 and 5 of M3.

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 1 | $2 \mathrm{l\mid l}$ | 4 | 5 | 6 | 7 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| Arith <br> OP <br> Form | Form | Operation |  |  |  | A Source |  |  |  |  |  | Stat <br> Set |  | B Source |  |  |  |  |  | Shift |  | Next Address |  |  |  |  |  | Branch |  |
|  |  |  |  |  |  | Word |  |  |  | A Input |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 10 | $\begin{aligned} & 00 A=A / K \\ & 01=Z=A / B \\ & 10=A=A / B \\ & 11=B=A / B \end{aligned}$ | $\begin{aligned} & 0000=\mathrm{C}+(\text { Rst SO) } \\ & 0001=\mathrm{C}-(+1) \text { (Set SO) } \\ & 0010=\mathrm{C}+-(+\mathrm{C}) \end{aligned}$ |  |  |  |  |  |  |  | 00=block 10-16 bits 11=32 bits |  | $\begin{aligned} & 00=- \\ & 0=512 \\ & 10=124 \\ & 11=224 \end{aligned}$ |  |  |  |  |  | $\begin{aligned} & 00=4 \text { bits } \\ & 01=8 \text { bits } \\ & 1012 \text { ibs } \\ & 11=32 \text { bits } \end{aligned}$ |  | $\begin{aligned} & 00=-\quad . \\ & 01=(S R 4,0) \\ & 10=(S R 4, S 0) \\ & 11=(S R 4, T H) \end{aligned}$ |  |  |  |  |  |  |  | $00=$ 00 10 10 $11=$ | 4,53 |

COBITS 0,
This field specifies the arithmetic-word type 10

## Co BITS 2,3

The Form Field specifies what inputs are to be used, and where the ALU result is to be gated. There are four forms provided for the fullword version.

## co bits 4.7

There are only three operations provided with the fullword version. CO bits 4-7=0000 True binary add, set S0 to 0, no carry-in, set S3 with the status of the carry-out of the high-order bit ponsition.
C0 bits 4-7=0001 Complement binary add, set SO to 1, carry-in of 1, set S 3 with the status of the carry-out of the high-order bit position.
CO bits 4-7=0010 Binary add, true if $\mathrm{SO}=0$, complement if $\mathrm{SO}=1$, add in value of $S 3$, set $S 3$ with the status of the carry-out of the high-order bit position.

## C1 BITS 0.3

This field specifies the local-storage or external word that is to be the A input to the ALU.

## C1 BITS 4.5

This field specifies what portion of the A-source word is to be gated to the ALU
C1 bits 4,5=00 Gate all zeros to ALU.
C1 bits 4, 5=01 Gate the low 16 bits of the word addressed by C1 bits $4,5=10$ the $A$-source field to the ALU
C1 bits 4, 5=10 Gate the low 24 bits of the word addressed by
C1 bits 4, 5=11 Gate the full A-source word to the ALU.

## C1 BITS 6, 7

This field specifies the status-set functions.
C1 bits $6,7=00$ No status set.
C1 bits $6,7=01 \quad \mathrm{~S} 1$ is set to the value of the carry-out of bit position 1 of byte 0 of the result. S2 is set to if the entire result is not zero. S 2
is not changed if the result is zero. S 3 is set to th value of the carry-out of bit 0 of byte 0 of the result.
C1 bits 6, 7=10 Only the low-order 24 bits of the result are stored. No S bits are changed, even if specified. C1 bits $6,7=11 \quad$ S2 is set to 1 if the low 24 bits of the result are not all zero. S2 is not changed if the result is zero. $\mathrm{S3}$ is set to the value of the carry-out of bit 0 of byte 1 of the ALU result. Only the low 24 bits of the result are stored. If the R4, So hift is specified, SO is not altered even if pecified by the Operation Field.

## C2 BITS 0.3

This field specifies the local-storage word that is to be the B input to the ALU.

## C2 BITS 4.5

This field specifies what portion of the B -source word is to be gated to the ALU.
C2 bits $4,5=00$ Gate the low 4 bits of the $B$-source word to 2 bits 4,5=01 the ALU.
C2 bits 4, 5=01 Gate the low 8 bits of the $B$-source word to
C2 bits 4, 5=10 Gate the
C2 bits $4,5=11$ the ALU.

## C2 BITS 6, 7

This field specifies the shifting function. Shifting is performed at the $B$ 'inputs to the ALUs. The result can be a fullword or the low 24 bits of the shifted result The low-order four bits of the original $B$-source word are always into bits 0.3 of the $T$ register
C2 bits 6, 7=00 No shifting
C2 bits 6, 7=01 Shift right 4 bit positions, the low 4 bits are set into bits $0-3$ of $T$, the high 4 bits of the result are set to zero.
C2 bits 6, 7=10 Shift right 4 bit positions, the low 4 bits are set into bits $0-3$ of T , the high 4 bits of the result are set according to the status of S 0 ; if $\mathrm{SO}=0$, set the high 4 bits to 0 ; if $\mathrm{SO}=1$, set the high 4 bits to 1 s .
C2 bits 6, 7=11 Shift right 4 bit positions, the low 4 bits are set into bits $0-3$ of T , the high 4 bits are set with the original value of bits $0-3$ of the $T$-register.
Note: Shift-in bits from SO or bits $0-3$ of the $T$-register are not allowed if the status Set Field $=10$ or 11. In this case the high 4 bits are set to zero.

## C2 BITS 0-7

For the forms $A=A / K$ or $Z=A / K$, this field represents the value to be used as the B input to the ALU.

## C3 BITS 0.5

This field is part of the next control-word address that is gated to the M3-register when the next address formation takes place. C3 bits $0-5$ are gated to bits $0-5$ of $M 3$. If branching is specified by bits 6,7 of C 3 , the status of the bits tested is ORed with the bits 4 and 5 of C 3 as the next address is set up.

## C3 BITS 6,7

This field specifies the kind of branch testing to be done to set up part of the next control-word address.
C3 bits 6, $7=00 \quad$ No branch testing.
C3 bits $6,7=01$ OR the value of $S$ bits 2 and 3 with bits 4 and 5 of C 3 and set the result in bits 4 and 5 of M3. C3 bits 6, 7=10 OR the value of $S$ bits 4 and 5 with bits 4 and 5 of C 3 and set the result in bits 4 and 5 of M 3 C3 bits 6, $7=11$ OR the value of 5 its 6 and 7 with bits 4 and of C 3 and set the result in bits 4 and 5 of M 3 .


## co bits 0 .

This field specifies the arithmetic-word Type 11

## CO BITS 2,

The Form Field specifies what inputs are to be used, and where the ALU result is to be destined. There are four forms available the ALU result is to be destined. The In the $A=A / K$ and $A=A / B$ forms.
byte specified by the $A$.source field ( $C 1$ bits result is set into the
In the $B=A / B$ form, the $A L U$ result is
In the $L=A / B$ form, the $A L U$ resul

совіт
CO bit 4=0 Perform an exclusive OR on the $A$ and $B$ source inputs.
C0 bit 4=1 True binary add, set S bit 0 to 0 , no carry-in, set S bit 3 to the value of the carry-out.

## COBITS 5 -

This field specifies how the A input is to be presented to the ALUs. C0 bits 5-7=001 Gate bits 4-7 of the A-source byte to the ALUs. Gate zeros as the high four bits of the A-source input.
CO bits 5-7=010 Gate bits 0-3 of the A-source byte to the ALUs. Gate zeros as the low four bits of the A-source input.
CO bits 5-7=011 Gate the eight bits for the A-source byte straight to the ALUs.
C0 bits 5-7=100 Same as 5-7=000
Co bits 5-7=101 The A-source byte is crossed before gating. After crossing, gate A input bits $4-7$ to the ALUs. Gate zeros as the high four bits of the $A$ input.
C0 bits 5-7=110 The A source is crossed before gating. After Gate zeros as the low four bits of A Anput.

0 bits $5 \cdot 7=111$ The $A$-source byte is crossed; then gated to the ALUs. Original bits $0-3$ are gated in as bits 4-7, original bits $4-7$ are gated in as bits $0-3$.

C1 BITS 0.5
This field specifies the local-storage or external byte that is to be he A input to the ALU

## 1 BITS 6, 7

1 Bits 6, $7=00$ No status set
$\mathrm{C1}$ Bits 6, 7=01 In binary operations, S 1 is set to the value of the carry-out of bit 1 of the result. S2 is set to 1 if the ALU result is not zero. S2 is unchanged if the result is zero.
In decimal operations, S 1 is set to 1 if an invalid decimal digit is detected on either the A or B inputs. S1 is not changed if inputs are S2 is $S 2$ is set to 1 if the ALU result is not zer S 2 is not changed if the ALU result is zero
C1 Bits 6, 7=10 S4 set to 1 if bits $0-3$ of the ALU result are all zero.
S4 set to 0 if bits $0-3$ of the ALU result are not all zero.
S5 set to 1 if bits 4-7 of the ALU result are all zero.
S5 set to 0 if bits 4.7 of the ALU result are not all zero.
C1 Bits 6, $7=11 \quad$ S4 set to 1 if bits 0.5 of the ALU result are all zero.
S4 set to 0 if bits $0-5$ of the ALU result are not all zero.
S5 set to 1 if bits $4-7$ of the ALU result are all zero.
S5 set to 0 if bits $4-7$ of the ALU result are not all zero.
Note: If $S$ bit branching is specified by the control word, the branch testing is done before the S bits are modified by the peratio

## C2 BITS 0.5

This field specifies the local-storage byte that is to be the B input to the ALU.
C2 BITS 6,7
This field specifies the kind of gating for the B input to ALU C 2 bits $6,7=00 \quad$ Present 0 as the B input.
C2 bits 6, 7=01 Gate the low four bits of the $B$-source only. Gate zeros as the high four bits.
C 2 bits $6,7=10$ Gate the high four bits of the B source only. Gate zeros as the low four bits.
C2 bits 6, 7=11 Gate all eight bits of the B source to the ALU.

## 2 BITS 0.7

For the forms $A=A / K$ or $Z=A / K$, this field represents the value to be used as the B input to the ALU .

## c3 BITS 0.5

This field is part of the next control-word address that is gated to the M3-register when the next address formation takes place. C3 bits 0.5 are gated to bits 0.5 of $M 3$. If branching is specified by bits 6,7 of C 3 , the status of the bits tested is $O$ Red with bits 4 and 5 of C 3 as the next address is set up.

## C3 BITS 6, 7

This field specifies the kind of branch testing to be done to set up part of the next control-word address.
C3 bits $6,7=00$ No branch testing.
C 3 bits 6, $7=01 \quad$ OR the value of bits 2 and 3 of the S -register with bits 4 and 5 of C 3 and set this result in bits 4 and 5 of M3.
C3 bits 6, 7=10 OR the value of bits 4 and 5 of the $S$-register with bits 4 and 5 of C 3 and set the result in bits 4 and 5 of M3.
63 bits $6,7=11$ OR the value of bits 6 and 7 of the S.register with bits 4 and 5 of C 3 and set the result in bits 4 and 5 of M3.

## Bit Definition, Indirect-Byte Type 10 or 1



Indirect-byte operations apply to both types of arithmetic words. Indirect byte means that the byte source A or B is addressed by
T-register bits rather than bits in the control word itself.
The A-source byte is addressed by TA (bits 4 and 5 of the $T$.
register). The B-source byte is addressed by TB (Bits 6 and 7 of the -register).

T4, $5=00$ address byte 0 of A-source
T4, $5=01$ address byte 1 of $A$-source
T4, $5=10$ address byte 2 of $A$-source
T4, 5=11 address byte 3 of A-source
The $B$-source is addressed in the same way by bits 6 and 7 of the -register.
TA and TB can be incremented or decremented during the
operation of the indirect-byte function. This updating is specified by the value in C 1 bits 4,5 and C 2 bits 4,5
The A -source or B -source field must be at a value of $\mathrm{A}, \mathrm{B}, \mathrm{E}$, or $F$ to specify the indirect-byte addressing facility. If the $A$ - or -source fields are at any other value, C1 or C2 bits 4,5 specify the byte directly.
If indirect-byte addressing is specified for a source that is also the destination, the byte address specified by TA or TB causes a bit to be set in $T$-high in the following manner

| TA of TB | T 0123 |
| :---: | :---: |
| 00 | $1 \times \mathrm{x} \times$ |
| 01 | $\mathrm{x} 1 \times \mathrm{x}$ |
| 10 | $\times \times 1 \times$ |
| 11 | $\times \times 1$ |

Another facility of the indirect-byte operation is the repeated execution of the arithmetic word until some branch test condition
is met. The branch conditions are determined by the values in $T A$
or TB and in some cases, by S-register bits.
If no branch condition is met, the address in the M - and N . registers remains unchanged, and the arithmetic word is re-read out of control storage, set into the C-register and re-executed. TA and TB are updated each time the word is executed, and the bit in $T$-high is set according to the destination byte
Mdirect-byte branching can be masked off by bits in the next inoperative even if specified by C 1 and C 3 bits 4,5 If C 1 bits 4,5 pecify no action and C2 bits 4,5 specify + TB or -TB, and C3
bit $3=1$, indirect branching is inoperative and the next control-word address is set up during the first execution of the word. This would lso be true for the case where a + TA or -TA is specified, C2 bits 4,5 call for no action, and C3 bit $2=1$.
If indirect-byte branching and S -register bit branching are both specified, S -register bit branching can be masked off by C 3 bits 4 and 5 . For example, if S2S3 (C3 bits 6, 7=01) is specified, and indirect branching is specified, C3 bit 4=1 prevents a branch due to the $\mathrm{S} 2=1$ condition. C 3 bit $5=1$ prevents a branch due to the S3=1 condition.
S-register bit branching operates differently if indirect branching is not specified. In this case, the $S$ bits specified by C 3 bits 6 and 7 are ORed with C3 bits 4 and 5 to form next address bits 4 and 5 regardless of the status of the S bits. That is, change of the nex control-word address may be prevented only when indirect-byte branching is specified.

EXCEPTION: If indirect-byte branching is specified for both he $A$ and $B$ sources and $S 4,5=11, C 3$ bits $0-5$ are set into M3(N3) bits $0-5$ and no ORing with any branch bits takes place.
$\begin{array}{llll}\text { WORD } & \text { NEXt LABEL } & \text { STAT } & \text { STATEMENT } \\ \text { A3E8F80C } & \text { ALIGN AB, 1,1 } & & \text { YI=Yio, oe, OI, +TA }+ \text { TB }\end{array}$
In this example the indirectly addressed byte of the $Q$-register is exclusively ORed with the indirectly addressed byte of the $Y$. register (which is blocked from entering ALU). The operation, in effect, is a move of bytes of the Q -register to bytes of the Y -

The operation calls for incrementing both TA and TB and branching on TA and TB specified in the Next Label field as AB. The branch test in this case is for either TA or TB at a value of 11 . Assume that the value in TA and TB is 00 at the start of the execution of this word. The operation would be as follows:

Test TA and TB; if not equal to $11, \mathrm{M} 3(\mathrm{~N} 3)$ are not changed unless $\mathrm{S} 4 \mathrm{~S} 5=11$ ).
Execute; move byte 0 of $Q$ to byte 0 of and TB by 1 (TA=01, TB=01). Set bit 0 of $T$ to 1 .
Reread this word from control storage, test TA and TB; if not equal to $11, \mathrm{M} 3(\mathrm{~N} 3)$ are not changed.
Exccute, move byte 1 of $Q$ to byte 1 of $Y$, increment TA
and $T B$ by 1 ( $T A=10, T B=10$ ). Set bit 1 of $T$ to 1 .
Reread this word from control storage, test TA and TB; if
not equal to 11, M3(N3) are not changed.
Execute; move byte 2 of $Q$ to byte 2 of $Y$, increment TA and $T B$ by $1(T A=11, T B=11)$. Set bit 2 of $T$ to 1 .
Reread this word from control storage, test TA and TB; both Re new equal to 11 . Set up the next control-storage addre
in the $M(N)$ registers.
Execute; move byte 3 of $Q$ to byte 3 of $Y$, increment TA and $T B$ by 1 ( $T A=00, T B=00$ ). Set bit 3 of $T$ to 1 . Read out ext control word
The $T$-register $=11110000$ after this word has finished execution. The entire Q -register has been moved to the Y -register.

## word Next label stat statement E1F0E264 LAST OI=OIL, OE, YIH

This example shows an arithmetic word that specifies indirectbyte addressing, but no indirect-byte branching. Assuming that the T -register is 00000111 at the start of this word execution, the high four bits of byte 3 of the Y -register are combined with the low four bits of byte 1 of the Q -register and the result is gated to byte 1 of the O -register. The word labeled LAST is then branched to.
word
next label stat statement

8DAE9097 UPL1A1,S6, 1 S45 $z=L H 1-K 90+1$, TA
This arithmetic word specifies indirect-word, indirect-byte addressing of the A source, and indirect branching on TA. The A1 in the Next Label field designates the test of TA and the fixing of next address bit $3=1$

Rer $\mathrm{A}=01$ and $\mathrm{S} 6=0$ at the start of this word:
Read out the arithmetic word; test TA for a value of 00, TA Ex. M3(N3) are not changed
Execute; add the complement of 90 plus 1 with the contents of byte 1 of the indirectly addressed word, and place the result in the Z-register. Set:
$S 4=0$ if high 4 bits not zero.
$S 4=1$ if high 4 bits equal zero
$S 5=0$ if low 4 bits not zero
$S 5=1$ if low 4 bits equal zero.
Decrement TA by 1 (TA=00).
Reread this word from control storage, TA now equal to 00. Set next control-word address into $\mathrm{M}(\mathrm{N})$ registers.
Execute; add the complement of 90 plus 1 with the contents of byte 0 of the indirectly addressed word, and place the result in the $Z$-register. Set $S 4$ and $\mathrm{S5}$ as explained. Decrement TA by 1 (TA=11). Read out the next control word.
Note: Because the result is destined only to the $Z$-register, the T high bits are not set to indicate the destination bytes.

| NEXT LABEL | STAT | STATEMENT |
| :--- | :--- | :--- |
| DECOP S4, S5 |  | MW3C $=$ MA3XL + MW3 |

Starting Values
P-Reg $=03$
S Reg $=\mathrm{FC}$
$\mathrm{MA}=5671$ BF 57
$\mathrm{MW}=\mathrm{A6}$ D5 BD 28
Address of DECOP $\mathbf{0 0}=\mathrm{FC9}$
Qbjectives

Add the value of MA byte 3 (crossed and gated low) to the | Add the value of 3 . |
| :--- |
| value of $M W$ byte |

Gate the result to MW byte 3 .
Set S3 with the value of the carry from the ALU operation. Branch to the leg of DECOP as a result of the ORing of S4, S5 with the next address bits 4,5 .

Description
Read the MA-register from A local storage, gate to the Aregister.
Read the MW-register from B local storage, gate to the Bregister.
Gate byte 3 of the A-register to bytes 2, 3 of the $A$ byte assembler.
Gate byte 3 of the B-register to both bytes of the B byte assembler.
Perform the cross and low gate on byte 3 of the $A$ input. Gate to both ALUs.
Gate the B input to both ALUs.
Perform the ADD and gate the result to all bytes of the Z-register.
Set M2 from N2. Set M3 from the Next Address field and the result of the OR function with the $\mathrm{S} 4, \mathrm{~S} 5$ bits.


## Arithmetic-Word Example, Byte. Operation (Part 2 of 2)



| NEXT LABEL | STAT | STATEMENT |
| :--- | :--- | :--- |
| LDPPI AB, $\mathrm{X}, \mathrm{X}$ |  | LHI $=$ LHIO $, \mathbf{O E}, \mathrm{YI},+$ TA + TB |

## Starting Value

$\mathrm{s}=00$
$P=02$
$\mathrm{L}=70$
$T=O A$
Address of this word = 1CFO
Objectives
Exclusive OR the indirectly addressed byte of the $Y$-register with the blocked A input to the ALUs.
Gate the result to the indirectly addressed byte of the indirectly addressed word in local storage, as specified by the symbol LHI.
Set a bit in T-high as specified by.bits 4,5 of the $T$-register This is done for both executions of this arithmetic word. Increment TA and TB by 1 each time the word is executed.

## Description

Test TA and TB for a value of 11. Condition is not met, the next control-word address is not set. N2,N3 are gated to M2,M3.
Read the indirectly addressed word (general register 7) from A local storage. Gate to the A-register. Gate by te 2 of the A-register to bytes $0-3$ of the $A$ byte assembler.
Read the $Y$-register from $B$ local storage and gate to the B -register. Gate byte 2 of the B -register to bytes 2,3 of the $B$ byte assembler.
Perform the exclusive OR of the blocked A input and byte 2 of the $B$ source. Gate the result to bytes $0-3$ of the
Z-register.
Set bit 2 of the T-register.
Increment TA and TB by 1, TA and TB=11.
Read the arithmetic-control word from control storage and place it in the C -register.
Test TA and TB for a value of 11 . Condition is met, set
the next control-word address in the M -register.
Gate the first execution result to byte 2 of general register 7
Perform the exclusive OR of the blocked $A$ input and byte 3 of the $B$ source.
Gate the result to bytes $0-3$ of the $Z$-register.
Set bit 3 of the T -register.
ncrement TA and TB. After the second execution of this word, the T-reg = 00110000


## Arithmetic-Word Example, Indirect -Byte Operation (Part 2 of 2)



| NEXT LABEL | STAT | STATEMENT |
| :--- | :--- | :--- |
|  | 124 | $\mathbf{R = R + 0 8}$ |

## Starting Value

$\mathrm{P}=02$
R-Reg = 1497 C5 A2
Q-Reg = 2D EC 5972
Address of this word $=1 \mathrm{C} 80$

## obiective

Add the low 8 bits of the Q -register to the contents of the R -register.
Gate the low 24 bits of the result to the R -register.
Branch to the next control word.

## Description

In the first half of the cycle, read out the R - and Q -registers In gate them to the $A$-and $B$-registers.

Gate the A -register to the A byte assembler.
Gate bytes 2,3 of the B -register to bytes 2, 3 of the B byte assembler.
Gate byte 2 of the A byte assembler to ALU2. Gate byte 3 of the A byte assembler to ALU 3 , Gate byte 3 of the 3 of the A byte assembler to ALU 3. Gate byte 3 of the because thbler to ALU3. The B input to ALU 2 is 0 AD Perform the true ADD in both ALUs. Gate the ALU 3 result to bytes 1 and 3 of the $Z$-register. Gate the ALU 2 result to bytes 0 and 2 of the $Z$-register.
Set the next control-word address in the M-registe In the second half of the cycle, gate bytes 0 and 1 of the $B$-register to bytes 2,3 of the $B$ byte assembler. Gate bytes 0 and 1 of the A -register to bytes 2, 3 of the A byte assembler.
Gate byte 2 of the A byte assembler to ALU 2. Gate byte 3 of the A byte assembler to ALU 3 .
The B inputs to both ALU s are 00 because of the B -source gating.
Perform the true ADD in both ALUs.
In the cycle following this control word, gate the ALU 3 result to byte 1 of the $Z$-register. Gate the ALU 2 result to byte 0 of the $Z$-register.
The Z-register is gated to the D-register through the SDBO assembler to both local storages. Only the low 24 bits of the result are stored in the R -register. Byte 0 of the R register is not disturbed.




Arithmetic-Word Example, Shift \begin{tabular}{l}
Operation (Part 1 of 2) <br>

| NEXT LABEL | STAT | STATEMENT |
| :--- | :--- | :--- |
| LENGTH 0,1 |  | RC=0+R (SR4,TH) |


$.$

\end{tabular}

## S tarting Values

$\mathrm{P}=02$
$\mathbf{T}=\mathbf{F O}$
R-Reg = 2 D 3 C EE 33
Objectives
Shift the R -register right four bits.
Save the low-order bits shifted out, in the high four
bits of the T-register.
Shift the original high four bits of the T-register into the high four bits of the R -register.
Reset bit 3 of the S -register.

## Description

Read the $R$-register from local-storage $A$ and $B$ into the $A$ - and $B$-registers.
Gate the A-register to the A byte assembler. Gate the low four bits of byte 1 of the $B$-register, to the high four bits of ALU 2. Gate bytes 2,3 of the B-register to bytes 2,3 of the $B$ byte assembler.
Gate the high four bits of byte 2 of the B byte assembler to the low four bits of ALU 2 .
Gate the low four bits of byte 2 , and the high four bits of byte 3 of the $B$ byte assembler, to ALU 3 .

Perform the ADD of the $B$ inputs and the 00 A inputs in both ALUs.
Gate the ALU 2 result to bytes 0 , 2 of the $Z$-register. Gate the ALU 3 result to bytes 1,3 of the $Z$-register.
Gate bytes 0,1 of the B-register to bytes 2, 3 of the $B$ byte assembler.
Gate the high four bits of the T-register to the high four bits of ALU 2. Gate the high four bits of byte 2 of the $B$ byte assembler to the low four bits of ALU 2 .
Gate the low four bits of byte 2 , and the high four bits of byte 3 of the B byte assembler to ALU 3 .
Perform the ADD of the B inputs and the 00 A inputs in both ALUs.
the cycle that follows, the ALU 2 result is gated to byte of the $Z$-register. The ALU 3 result is gated to byte 1 of the $Z$-register.



| Microprogram Reference Material | Stat Set Symbols |
| :--- | :--- |
| Branch Symbols |  |
| sYMBol |  |

## Control-Word Bit Charts (Part 1)

Bit Definition of the Branch and Module-Switch Word


## Bit Definition of the Branch and Link or Return Word



## Control-Word Bit Charts (Part 2)





## Bit definition of the Storage Word (Non-K-Addressable)

| co |  |  |  |  |  |  | C1 |  |  |  |  |  | C2 |  |  |  |  |  |  | C3 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 1 | 2 | 3 | 4 | 5 | 6 | 7 | 0 | 1 | 2 | 3 | 5 | 6 | 0 | 1 | 2 | 3 | 4 | 5 | 6 7 | 0 | 1 | 2 | 3 | 4 | 5 6 | 7 |
| Storage Word | Subform |  |  |  | Branch High |  |  | Data Register |  |  | K or Inc/Dec | Stat <br> Set | Address Source |  |  |  | Modes |  | Special <br> Stat <br> Set | Next Address |  |  |  |  | Branch Low |  |
| 01 | 000=Read Word $001=$ Store Word 010=Read Half Wd 011=Store Half Wd 100=Read Byte 101=Store Byte $110=$ RDWRL/RDMP |  | d wd Wd RDMP <br> pecial- |  | $\begin{aligned} & 000=0 \\ & 001=1 \\ & 010=1 \\ & 011=50 \\ & 100=52 \\ & 101=54 \\ & 1.10=56 \\ & 111=M 6 \end{aligned}$ |  |  |  |  |  | $\begin{aligned} & \hline 00=\text { K-Addr } \\ & 01=\text { No Addr } \\ & \text { update } \\ & 10=+ \\ & 11=- \end{aligned}$ | $\begin{aligned} & 00=- \\ & 01=\mathrm{S} 2 \\ & 10=\mathrm{S} 45 \\ & 11=\mathrm{Z6} \end{aligned}$ |  |  |  |  | OO=CS 16 bitaddress$01=M S$10 ADR ADJ$11=C P U$ prot |  |  |  |  |  |  | $l^{0=-1} 1$ | $000=0$ $000=1$ $001=1$ $0011=20$ $011=5 \mathrm{SD}$ $100=33$ $101=55$ $110=57$ $111=\mathrm{M} 7$ |  |

Bit Definition of the Storage Word (K-Addressable)

| co |  |  |  |  |  |  | C1 |  |  |  |  |  |  |  | C2 |  |  |  |  |  |  |  | C3 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 1 | 2 | 3 | 4 | 5 | 6 | 7 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| Storage Word | Subform |  |  |  | Branch High |  | Data Register |  |  |  |  |  | K M |  |  | Address Source |  |  |  | K |  |  | Next Address |  |  |  |  |  | Branch <br> Low |  |
| 01 | $000=$ Read Word $001=$ Store Word $010=$ Read Half Wd 011=Store Half Wd 100=Read Byte 101=Store Byte |  |  |  | $000=0$ $001=1$ $010=$ S1 $011=50$ $100=S 2$$101=54$ $110=56$ 111=M6 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $0=-$ |  | $\begin{aligned} & 000=0 \\ & 001=1 \\ & 010=20 \\ & 011=- \\ & 100=\text { S3 } \\ & 101=55 \\ & 110=57 \\ & 111=M 7 \end{aligned}$ |  |

Bit Definition of the Arithmetic Word (Type 10 Byte Version)


## Control-Word Bit Charts (Part 4)

Bit Definition of the Arithmetic Word (Type 10 Fullword Version)


## Bit Definition of the Arithmetic Word (Type 11)



Bit Definition of the Arithmetic Word (Indirect Byte Type 10 or 11)

| CO |  |  |  |  |  |  | C1 |  |  |  |  |  |  |  | C2 |  |  |  |  |  |  |  | C3 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 1 | 2 | 3 | 4 | 5 | 6 | 7 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| Arith Op Form | Form |  |  | Operation or Op/AXHL |  |  | A Source |  |  |  |  |  | Stat Set |  | B Source |  |  |  |  |  | A/B Hi -Lo |  | Next Address |  |  |  |  |  | Branch |  |
|  |  |  |  | Word |  |  | Word |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 10 or 11 | $\begin{array}{\|l\|l\|} \hline \begin{array}{l} \text { Refer } \\ \text { for } 10 \end{array} \end{array}$ | bit de $\text { or } 11 \text { w }$ | nition <br> d |  |  |  | Refe for | . 11 | finition <br> rd | Indirect byte addressing is specified by the value <br> 1010 <br> 1011 <br> 1110 <br> 1111 |  |  |  | $\begin{aligned} & 00=- \\ & 01=- \\ & 10=+T A \\ & 11=-T A \end{aligned}$ |  | $\begin{aligned} & 00=-- \\ & 01=S 12 \\ & 10=S 45 \\ & 11=Z 6 \end{aligned}$ |  | Indirect byte addressing is specified by the value 1010 <br> 1011 <br> 1110 <br> 1111 |  |  |  | $\begin{aligned} & 00=-- \\ & 00=- \\ & 10+\text { TB } \\ & 11=\text { TB } \end{aligned}$ |  | $\begin{aligned} & \text { 00=block } \\ & 01=L \\ & 10=H \\ & 11=S t \end{aligned}$ |  |  |  |  |  |  |  | $00=$ $01=$ 10 11 11 | 2,S3 <br> 4,55 <br> 6,57 |

## Microprogram Temporary Fix Procedure

PURPOSE:
Provide the capability for making temporary fixes to the 370 microprograms, stored in reloadable control storage. Macro program 3FD2 is used in conjunction with microprograms GGAD and GRST to accomplish this task. 3FD2-MPTF (card deck shipped with machine). GGAD* - contains diagnose instruction and patch routine. GRST* - system reset program checks to see a patch is required.

* on IMPL DISK


The BC module in control storage is reserved for microprogram patch. Ald are the pristing control word.

Patch example
Control word at address C 080 is to be replaced with patch.

| ADDR | WORD | Store control word 0000BC00 at address C080. |
| :--- | :--- | :--- |
| C024 | D66C7D80 | This is a branch and module switch to the first |
| C080 | F56C7C9C | word of the reserved patch area. |
| C028 | C07600C0 |  |
| C02C | C07CFOC0 |  |

Patch words have been loaded into the BC module by the patch program.
BC Module

BC00 F56C7C0
BC04 D6677DO
BC08 843EFFOC
BCOC 0000C028
Branch and module switch to CO 28 to continue processing

CHAPTER 5. SYSTEM CONTROL PANEL


The System/370 Model 145 Central Processing Unit (CPU) ha indicators and manual controls that permit operation of the system and observation of the results of any operation. These oth an operator's system control console and a maintenance control panel.

System Control Panel



## FIXED INDICATORS

LOGIC PAGE REFERENCE CHART




## SYSTEM INDICATORS

Power On
The power-on key is backlighted by a two-color indicator. A red indicator lights five seconds after pressing of the key. When the power-up cycle is complete, the red indicator changes to white

## SYS (System)

Indicates that one of the two CPU use-meters is running.

## MAN (Manual)

Indicates that the CPU clock is stopped or that a word-move STOP word is being executed. Several of the manual consol controls are operative only when this indicator is on. (Note. If the CPU clock is stopped between the first and second cycles of a storage word or after a trap-1 cycle or a trap-2 cycle of a trapping sequence, the manual indicator is off. If the clock is stopped, the clock stop indicator will be on.

Wait
Indicates that the CPU clock is running but that program instruction processing is not occurring. The current PSW has the wait bit on. If an interrupt occurs (and is allowed, such as an $I / O$ interrupt), processing is initiated as required by the program and WAIT turns off.

Test
Indicates that one or more of the following switches are not in the PROCESS or NORMAL position:

1. Address compare control toggle
2. Rate
3. Check control
4. Diagnostic/console file control
5. CE meter key

## Load

This indicator is turned on when system register byte 2 bit 4 is set by the system-reset routine (GRST). The indicator and the system register are reset by the GMMS microroutine after successful completion of the IPL

## SYSTEM CHECKS

CPU
(МСКB byte 1, bit 7)
Indicates that a machine error has occurred and that a bit has been set ON in the machine-check registers (MCKA-MCKB). To determine the kind of error, display MCKA in the upper roller position 8 , and MCKB in the system check indicators. (Note: MCKB byte 2 , bits $1,6,7$ and byte 3 , bits $0-7$ are not error investigate these bits manually, display external storage word 06.)

Retry
Indicates that the retry microroutine (GHRT) has determined that a machine-check error is either uncorrectable or unretryable. A (GHEC) takes place
 a word-move STOP is executed.

## CLOCK SYNC

## (MCKB byte 0 bits 6, 7)

This indicator turns on if any of the system clocks located on each of the logic boards is out of synchronism with the rest of the system clocks. The check is made at 135 to 180 to ensure that ' 1 Time Delay' is active and that ' 0 Time is not active. (' 0 Time' is actually delayed 16 ns before being checked.)

## DIAGN STOP (Diagnostic Stop)

This indicator is controlled by the diagnostic and system-reset microprograms. The indicator is turned on by a nonzero ALU output if the following conditions exist.

1. System is in diagnostic mode
2. DIAGO, Bit 0-1, and
3. S12 or Z24 STAT SET is specified in the microword.

DIAGN STOP also turns on if a three-bit compare error is detected when the console file is executing a compare-type com mand. The console file ANDs each of the following checks with a specific file command to turn on the indicator:

1. C-register parity.
2. S-register Dup check.
3. M-register compare.
4. ALU logical check.

## M-REG COMP

## (MCKB byte 1 bits 0, 1, 2, 3

indicates a parity error in the control lines to the M - and N-Registers. See M-Register Dup Check in Chapter 13.

## SAR Parity Check (Storage Address Register)

 (MCKB byte 0 bit 0 )Indicates an error on the address lines from the M-register to storage. The check is performed on the output of the storag address register.

SDBI Parity Check (Storage Data Bus In)
(MCKB byte 0 bit 1 )
Indicates a parity error detected on data issued to storage during a store operation. The data check is performed in th parity-out generator.

SDBO Parity Check (Storage Data Bus-Out) (MCKB byte 0 bit 2 )
Indicates a parity error detected on data fetched from storage (storage data bus-out).

Stor Byte Marks Parity Check (Storage Byte Marks) (MCKB byte 0 bit 3)
Indicates an error detected (during a store operation) on the four byte-store lines to storage.

## Stor Ctrl Lines Parity

 bit都 bit gated from the CP.U.

Stor Prot Parity Che
(MCKB byte 0 bit 5 )
Indicates that a storage-protect key with incorrect parity has been accessed from the storage-protect stack. The error can occur only on a storage 2 cycle to main storage.

Sel Chan (Selector Channel)
Indicates detection of one or more of the following checks in a selector channel:

1. Channel data check
2. Channet control check
3. Interface control check

To determine which channel caused the error, display upper roller position 1 (byte 1 bit 0-3). To define which kind of error occurred, set STORAGE SELECT to the failing channel and set the lower roller to position 6 (byte 1 bit 4-6).

## ECC Hdw (Hardware)

(MCKB byte 2, bit 4)
Indicates a logical error in either the read or write generator. The check is performed only during the read cycle of a storage operation

## ECC DBL Bit (Double Bit)

(MCKB byte 2 bit 5)
Indicates a double-bit data error detected by the ECC logic, double-bit error in the check bit logic, or a double-bit error involving a data bit and a check bit.

## ECC Busy

(MCKB byte 2 bit 3)
Indicates that the storage ECC logic received a select but did not cycle.

## I-Cycle Hdw

(MCKB byte 2 bit 0 )
Indicates that a parity-check error in I BFR 0, I BFR 1, Op
Regs, IMM byte Regs, or that an ALU half sum error, has
occurred. To determine which error has occurred, display EXP
LS 56 bytes 2 and 3 . (For bit definition, see EXP LS map in
Chapter 2).

ADR X-Late LRU Inval (Address Translate LRU Invalid)

## (MCKB byte 1 bit 6)

Indicates that the LRU array has degraded (because of hardwar failures) to a point where the LRU does not function. It also turns on when the LRU address indicated by an invalid LRU position is accessed again.

## Adr X-Late Mult Match (Address Translate Multiple Match)

(MCKB byte 1 bit 5)
Indicates that the array of real addresses had more than one match with the logical address used as its source. (The inpu matches more than one output.)

Adr X-Late No Match (Address Translate No Match) (MCKB byte 1 bit 4)
Indicates that the array of real addresses does not match the logical address that was used as its source. (The input does not match the value in the address-array registers.)

## Power

This indicator turns on whenever any of the following conditions exist in any frame.

1. Power incomplete to the system
2. $C B$ trip.
3. Open thermal.
4. MG check.
5. CE2 switch set to ERROR OVERRIDE
6. CE5 switch set to either I/O HOLD or I/O OFF.

## THERM (Thermal)

Indicates that an overtemperature switch has opened. A power off sequence is initiated, and the power check indicator is turned on. The THERM indicator stays lit until the overtemperature condition no longer exists.

## CPU STATUS



## EXE CPLT (Execution Complete)

Indicates that a CPU stopped state (STOP word recycling) was reached as a result of:

1. Pressing STOP.
2. Instruction-step mode.
3. Obtaining a match with the address-compare control switch in stop-mode operation.
EXE CPLT turns off when START is pressed

## ADR COMP MATCH (Address Compare)

The signal that turns on this indicator also provides a sync pulse. The signal activates when a compare address from switches CDEFGH (or EFGH for control storage) matches the
contents of the M-register for an address in control or main storage.

## Clock Stop

Indicates that the CPU is in a hard stop.

## Corr Cycle (Correction Cycle

Indicates that the CPU is performing a dummy cycle because of an ECC check in control storage.

## Stor-1 Cycle (Storage-1 Cycle)

ndicates that the CPU clock is stopped between the first and second cycles of a storage word. Manual operations using the store or display keys are not allowed when STOR 1 CYCLE is on.

## Trap-1 Cycle

Indicates that the CPU clock is stopped between the first and second cycles of a trap sequence. Manual operations using the store or display keys are not allowed when TRAP 1 CYCLE is on If a trap occurs during execution of a control word, the M. register is set to the trap address value. The $N$-register is not changed.

## Trap-2 Cycle

Indicates that the first word of a trap routine has been executed

## -Cycle

Indicates that hardware I-cycles are in use (DFXX).

## Share Cycle

ndicates that the CPU is servicing a selector-channel share ycle. The indicator is on from the beginning of SHAREthrough the end of SHARE-2. To determine which channel, display upper roller position 1 (byte 1 , bit $0-3$ )

## SNG ECC THLD (Single ECC Threshold)

Indicates that single ECC checks are occurring $3 \%$ of the time while control storage is being accessed.

## CS ADR (Control-Storage Address)

Indicates that control storage is being accessed. The actual address in M2 and M3 registers.

## Addr X-Late Mode (Address Translate Modè

Indicates that LEX (local execute) mode is set (EXP L location 53 byte 1 , bit 3) for OS/DOS compatibility.

TOD Clock Invid (Time-of-Day Clock Invalid) Indicates that the TOD clock has stopped or missed a time increment. The indicator is turned off when a set clock instruction causes the clock to be set.

## LOG Pres (Present)

Indicates that a log is present in the log area of main storage (location 232-511). Run SEREP to obtain edited printout.

## SNG ECC (Single ECC)

Indicates that one of the 72 bits from storage has been corrected.
This could have been one of eight check bits or one of 64 data bits (active only when in record or threshold mode)

## CF PWR On (Console-File Power On)

Indicates that power is applied to the console file. (Except when DIAGNOSTIC/CONSOLE FILE CONTROL is in CE mode.)

## IMPL Reqd (IMPL Required)

Indicates that control storage may have to be reloaded because the system-reset routine did not go to successful completion. The indicator is turned on early in the system-reset routine, and turned off after successful completion of the internal diagnostic.


Data
The four conditions that can turn on this indicator are:

1. Failure to find both start bit and data latch on in a byte.
2. Odd/even byte-count check.
3. An even number of bits in the console-file shift register.
4. A data bit was read when not expected

## Cmnd Reg (Command Register)

Indicates that incorrect parity was detected in the consolefile command register.

Disk Adr Reg (Disk Address Register)
Indicates incorrect parity in the console-file disk-address
register.

## Byte Cntr (Byte Counter)

Indicates that the console file tried to read beyond the end of a sector.

Pause
Indicates that a file-pause operation did not end before the
next command byte was read

CPU Clock Start
Indicates that the CPU clock failed to start when instructed by the console file.

## Cntr Match (Counter Match)

Indicates a match between the value set into switches C and D and the byte counter. The sector address is set into switches $A$ and $B$.

## CONSOLE-FILE REGISTERS

Indicate the bit values contained in either the console-file disk-address register, the console-file command register, the console-file shift register, or the console-file byte counter. The display is controlled by the console-file register-display toggle switches. See "CONSOLE FILE REGISTER DISPLAY" toggle switch.
Note: The shift register is displayed through the command register. Always display the command register first or command data will be lost.

## ROLLER INDICATORS

## DPLY ASMBLR OUT (DISPLAY ASSEMBLER)-UPPER ROLLER

 Displays major machine registers in thirty-six console indicators.The register displayed is gated to the indicators by the roller switch setting.
CPU clocks must be stopped for indicators to be valid.
The storage select switch must be in the main-storage position to display positions 4 and 8.
The storage-protect stack is displayed only if a storage word is executed from the switches, or the DK (displayed key) is initiated on the consol writer.


Logic Page Reference Chart


## Position 1. M Register



Note: Parity bit is only associated with M-Reg bit 4-7.





Position 6. $\mathbf{z}$-Register


Position 7. D.Register


Position 8. MC Register (MCKA External Address 06

| мска | LSA <br> SORC <br> ADR | LS B <br> SORC <br> ADR | $\begin{aligned} & \text { LSA } \\ & \text { DEST } \\ & \text { ADR } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { LS B } \\ & \text { DEST } \\ & \text { ADR } \\ & \hline \end{aligned}$ | DEST CTRL | $\begin{array}{\|l\|} \hline \text { LA A }, \mathrm{B} \\ \text { DEST } \\ \text { ADR } \\ \hline \end{array}$ | $\begin{array}{\|l\|l} \hline \text { LS } \\ \text { CTRL } \\ \text { ASM } \\ \hline \end{array}$ | $\begin{gathered} \text { C } \\ \text { REG } \\ \text { PTY } \end{gathered}$ | P | $\begin{aligned} & \text { ACB } \\ & \text { REG } \\ & \text { PTY } \end{aligned}$ | $\begin{aligned} & \text { Comp } \\ & \text { LS } \\ & \text { COMP } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { FLUSH } \\ & \text { THRUU } \end{aligned}$ | $\begin{gathered} \text { H } \\ \text { REG } \\ \text { PTY } \end{gathered}$ | REG <br> PTY | $\begin{gathered} \mathrm{T} \\ \text { REG } \\ \text { PTY } \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{L} \\ \mathrm{REG} \\ \text { PTY } \\ \hline \end{gathered}$ | P | $\begin{gathered} \text { ALU } 2 \\ \text { HALF } \\ \text { SUM } \end{gathered}$ | $\begin{array}{\|c\|c\|} \hline \text { ALU } 2 \\ \text { HALF } \\ \text { SUM } \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \text { ALU } \\ \text { LOGL } \\ \hline \end{array}$ | $\begin{array}{\|c} \text { B } \\ \text { REG } \\ \text { SHIFT } \\ \hline \end{array}$ | $\begin{array}{\|c\|c\|} \hline \text { A } \\ \text { REG } \\ \text { SHIFT } \\ \hline \end{array}$ | REG | $\begin{gathered} z \\ \text { REG } \\ \text { PTY } \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{D} \\ \text { REG } \\ \text { PTY } \\ \hline \end{gathered}$ | P | $\begin{array}{\|c\|c\|} \hline \text { EXT } \\ \text { DEST } \\ \hline \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { EXT } \\ \text { ESDT } \\ \hline \end{array}$ | $\begin{array}{\|r} \text { TXT } \\ \text { SORC } \\ \hline \end{array}$ | $\begin{array}{\|l\|l\|} \hline \text { EXT } \\ \text { CTRL } \\ \text { AMS } \\ \hline \end{array}$ | $\begin{array}{\|l\|l\|} \hline \text { INTV } \\ \text { TIMER } \\ \hline \text { PTY } \\ \hline \end{array}$ | $\begin{aligned} & S \\ & \text { REG } \\ & \text { DUP } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { TOD } \\ & \text { CLOCK } \\ & \hline \end{aligned}$ | $\begin{gathered} C S \\ \text { ADR } \\ \hline \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RE022 | RE021 | RE021 | RE021 | RE021 | RE022 | RE021 | 021 | E021 |  | RE023 | RE023 | RE023 | RE023 |  |  |  |  | RE03 | RE031 | RE032 | RE03 | RE033 | RE033 |  |  |  | X |  | RE035 | AMS | RE034 |  | RE03 |  |



REMEMBER
There is a Reader's Comment Form at the back of this publication
ㄴ․․․․․․․․․․․․․․․․․

## A-REGISTER DISPLAY-LOWER ROLIER

Continually displays the contents of the A-Registe
When the CPU clock is stopped, data can be gated to the
A-Register for display.
The data to be displayed in the A -Register is gated by the
roller switch, the storage select switch, and the store/display address switches.


## Logic Page Reference Chart

Notes:
1 Line $1=$ A-Register Line $2=$ Local Storage
Line $3=$ Expanded local storage Line 4 = External assembler
2 Line $1=1 F A$
Line $2=$ Selector channel Line 2 $=$ Selector channel
Line $3=$ Multiplexer channel

3 Line $1=1$ FA Line 2 = Selector channel
4 Selector Channel 1 is shown. Channel 2 use GF-GG logics Channel 3 use GK-GL logics Channel 4 use GP-GQ logics
$\qquad$
$\qquad$
$\qquad$ $\square$ BYTE 3


Position 1 Storage/Ext Regs (See Note 1)


Position 2. Documentary CNSL


Position 3. S,P,T,L Registers

| $\left.\begin{array}{c} s \\ R E G \end{array}\right\rangle$ |  |  |  |  |  |  |  |  | $p$ |  |  | TORA |  | XTERN |  |  |  | $T$ | THIGH |  |  |  | TA |  | TB |  | $\underset{R E G}{L}$ | LOCAL STORAGE INDIRECT ADDRESSING |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Trume | BIT 1 <br> CARRY | $\mathrm{z}=0$ | BIT 0 CARRY | $\begin{gathered} \mathrm{ZHI} \\ \text { ZERO } \end{gathered}$ | $\begin{gathered} \text { zLO } \\ \text { ZERO } \end{gathered}$ | GEN | PraL | Reg | A EXP LS |  | P HIG |  | ${ }_{\text {B EXP }}^{\text {LS }}$ |  | P LOW |  |  | 0 |  | , | 3 | 2 | TA |  | TB |  |  |  | IGH |  |  |  | ow |  |
| RS116 | RS115 | RS115 | RS124 | RS115 | RS214 | RS214 | RS214 | RS214 | RP011 | RP011 | RP011 | RP011 | RP011 | RP012 | RP012 | RP012 | RP012 | RP014 | RT012 | RT012 | RT012 | RT012 | RT013 | RT013 | RT013 | RT013 | L011 | RL011 | RL011 | RL011 | RL011 | RL011 | RL011 | RL011 | RL011 |



Position 5. Chan Interface, See Notes 2 and 4 (Page 5-12)

| FTO | CYL | HEA | DIFF | CTR | CUA |  | SPF TAG |  | FTI | 128 | 64 | 32 | 16 | 8 | 4 | 2 |  | FBO | FILE BUS-OUT |  |  |  |  |  |  |  | FDR | FILE DATA REGISTER |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GTO | OP.O | SEL-) | ADR-O | CMD.) | SERV-O | DATA. | O SUP.O | TAGS | GTI | OP. 1 | ADR-I | STAT.I | SERV-1 | SEL-1 | AT | EQ | ISC | GO | SELECTOR CHANNEL BUS OUT |  |  |  |  |  |  |  | GR | SELECTOR CHANNEL DATA REGIST |  |  |  |  |  |  |  |
| MTO | OP.O | SEL-O | ADR-O | CMD-O | SERV-O | IRPT | Sup.O | Out | MTI | OP-1 | R-1 | STAT.I | ERVV-1 | EL-I | O.1 | RAP | DISC-1 | MBI |  |  | MULTIP | LEX CH | HANNEL | BUS IN |  |  | MBO |  |  |  |  |  |  |  |  |
| JK114 | JK112 | JK112 | JK112 | JK112 | JK112 | JK112 | JK112 | JK112 | JK214 | WF101 | WF101 | WF101 | WF101 | WF101 | WF101 | WF101 | WF101 | JK311 | JK311 | JK311 | K311 | JK311 | JK311 | JK3 | JK311 | K311 | JK412 | JK41 | JK411 | JK411 | K41 | K411 | JK4 | J!412 | K412 |
| G8612 | GB313 | G8213 | GB312 | GB312 | GB113 | GB113 | G8212 | G8612 | G8622 | GB621 | GB621 | G8621 | GB621 | G8621 | G8621 | G8621 | G8621 | GB082 | GB082 | GB082 | GB082 | GB082 | GB082 | GB08 | GB082 | GB08 | GB61 | GB61 | GB61 | GB61 | GB6 | GB61 | GB6 | GB6 | G8611 |
| 013 | 013 | FA013 | A013 | FA013 | A013 | EA013 |  | A013 | A012 | A012 | A131 | A13 | 131 | A14 | A141 | A012 | FA141 | A111 | FA111 | ${ }^{1} 11$ | FA111 | FA121 | A121 | A12 | FA12 | A131 | A014 | FA014 | FA014 | FA014 | FA014 | FA014 | FA014 | FA014 | FAO |


| $\begin{array}{\|c\|} \hline F F L \\ \hline G E \\ \hline \end{array}$ | CD | CC | SLI | SKIP | $\begin{aligned} & \text { ALLOW } \\ & \text { HALT } \end{aligned}$ | $\frac{\mathrm{IN}}{\mathrm{NFWD}}$ | CS CT <br> READY <br> In BWD | OUT | $\begin{array}{\|l\|} \hline F C S \\ \hline G E \\ \hline \end{array}$ | PCI | IL | $\begin{aligned} & \text { PROG } \\ & \text { CHK } \\ & \hline \end{aligned}$ | $\begin{array}{\|l} \text { PROT } \\ \text { CHK } \end{array}$ | $\begin{array}{\|l\|l\|} \text { DATA } \\ \text { CHK } \\ \hline \end{array}$ | $\begin{array}{\|l\|l\|} \text { CTRL } \\ \text { CHK } \\ \hline \end{array}$ | $\begin{aligned} & \text { INTF } \\ & \text { CHK } \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { CHAIN } \\ \text { CHK } \\ \hline \end{array}$ |  | fBUAN | $\underset{\substack{\text { LRPT } \\ \text { LTH }}}{ }$ | $\left\lvert\, \frac{\text { CUE }}{\text { POLL }}\right.$ CTRL | CUB | $\begin{array}{\|l\|} \hline \text { DCC } \\ \text { MODE } \end{array}$ | $\begin{array}{\|l\|} \hline \text { CMD } \\ \text { RETRY } \\ \hline \end{array}$ | $\int_{\mathrm{A}}^{\text {GATE }}$ | GATE | $\begin{array}{\|c\|} \mathrm{FGL} \\ \mathrm{GL} \\ \hline \end{array}$ | ICOUNT | $\begin{aligned} & \text { COUNT } \\ & \text { ZERO } \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { GR } \\ \text { FULL } \end{array}$ | $\begin{aligned} & \text { IRPT } \\ & \text { CND } \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { SHARE } \\ \text { ERROR } \end{array}$ |  | POSITIONCODE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JK114 | JK111 | JK111 | JK111 | JK111 | N/A | JK512 | JK512 | JK512 | JK214 | JK111 | JK513 | JK212 | JK212 | JK212 | JK212 | JK212 | N/A | JK314 | JK313 | JK313 | JK313 | JK313 | N/A | N/A | JK313 | JK313 | JK414 | JK512 | JK512 | JK511 | JK416 | JK513 | N/ | JK612 | JK612 |
| GB611. | GB712 | GB712 | G8712 | GB712 | GB313 | G8412 | GB412 | GB412 | G8621 | G8721 | G8411 | G8411 | GB411 | G8411 | G8412 | GB114 | G8513 | B631 | GB213 | GB213 | GB313 | GB211 | GB213 | GB513 | G8633 | G8643 | GB641 | GB413 | G8413 | GB311 | GB413 | GB412 | N/A | G8711 | G8711 |

Position 7. Chan Word B, See Notes 3 and 4 (Page 5-12)


Position 8 Chan Word C, See Notes 3 and 4 (Page 5-12)




## ADDRESS COMPARE



- Works in conjunction with address compare control, torage select, and storage address switches C - H to provide control of CPU operations for diagnostic purposes.
- ADDRESS COMPARE selects the type of storage operation for which the match may occur and where the compare will e performed. (M-Register contents of Pre-Address Assembler,
- ADDRESS COMPARE CONTROL determines how the operation will terminate after a match occurs. HARD OP: Stops at the end of a micro-step. STOP: Stops at the end of E-phase of the current instruction. YNC/NORM: Continues processing and provides a sync signal.
- STORAGE SELECT chooses either main or control storage to match against.
- STORAGE ADDRESS switches C-H (E-H for control storage) are set to the address to be matched.


## Real Adr Positions

Address match can occur only during a storage word (word types 4-7). The compare is made between the M-Reg contents and the address switches C-H (E-H for control storage).

## EXAMPLE

Example: Main Storage Match

$$
\begin{aligned}
& \text { C090 RDW R } \quad V+4 \\
& \text { Read a word into local storage } \\
& \text { Location R using local storage }
\end{aligned}
$$ Location $R$ using local storag Location $V$ to address main storage.

$\stackrel{\text { STG } 1 \text { Cycle }, \text { STG } 2 \text { Cycle }}{\text { Stop Her }}$

M-Reg $\stackrel{\text { Contents of } V}{ }$
Match


Note: These positions can not be used to match on a controlword address unless the control-storage address is fetched during the storage 1 cycle.

## Any (Real Address)

A compare between the M -register contents and the value o address switches C -H is made on any storage-word operation to either main or control storage. This position does not guarantee a match on an instruction address. Use the I-counter position to match on an instruction address,

## Data Stor (Real Address)

A compare between the M -register contents and the value of address switches $\mathrm{C}-\mathrm{H}$ is made only when data is being stored into main or control storage.

## I/O (Real Address)

A compare between the M -register contents and the value of address switches $\mathrm{C}-\mathrm{H}$ is made during a share cycle or an $\mathrm{I} / \mathrm{O}$ operation. $\mathrm{I} / \mathrm{O}$ operations are determined by H -register bits.

## I-Counter (Real Address)

A compare between the M -register contents and the value of address switches C -H is made when the I -register (Exp LS loc. 50) is used to access storage.

Note: In order for this position to be effective, I-CYCLES PREFETCH must be blocked. This is accomplished by having the address compare control switch set to either STOP or HARD STOP. BLOCKING PREFETCH causes the l-buffers to be reloaded each time the microprogram returns to I-Cycles (return to microword DFOC). If PREFETCH was not blocked (address compare control switch set on SYNC/NORM) an address match could occur only on a doubleword boundary.

## Service Aid:

1. If blocking of PREFETCH is desired as a troubleshooting aid, set ADDRESS COMPARE to I-COUNTER, ADDRESS COMPARE CONTROL to STOP or HARD STOP, and set an address that is not used by the program into address switches C-H. A stop will not occur, but PREFETCH will be disabled.
2. To block PREFETCH and obtain an address sync, add a jumper on B-gate B3G2D04 to B3V3B08 (PM013) and set ADDRESS COMPARE CONTROL to SYNC/NORM

## Data Comp Trap (Real Address)

Compares the M-register against address switches $\mathrm{C}-\mathrm{H}$ during a store operation (main storage only). If compare is equal, a trap is taken to D308 and DATA switches A,B are compared against the data just stored. If the data compares, the address address of the control word that would have been executed next had the data trap not occurred is displayed in the A-register display roller switch indicators.
To determine the address of the instruction that modified the storage byte, display the current PSW (refer to "Console PR-KB Manual Operations") and subtract the current instruc tion length code from the instruction address in the current PSW. The instruction found with this procedure may not have modified the data. An I/O data trap occurring during execution of this instruction could have modified the data. To determine which I/O data trap modified the data, lookup the address displayed in the A -register display roller switch indicators in the module charts in the back of the microlisting.


Service Aid:
By altering the microprogram in the GKCC routine, it is possible to stop when the data mismatches.
Example: Exchange the words for the ZO branch in the following microinstruction.

XXXX, YYYY match ZO RDW Y CM F8
Using the microlisting, find the location of the statements $\times \times x \times$ (match Z0) and yyyy (match Z1). Alter the statement at yyyy to the word at $x \times x x$. Then alter the statement at $x \times x x$ to the word at yyyy. Now, when the trap is executed and the compare is not equal, a stop will occur

## Logical Addr Position

Address match can occur only during a storage word (word types 4-7). The compare is made between the address switches $\mathrm{C}-\mathrm{H}$ (E-H for control storage), and the address gated to the preaddress assembler. This is the logical address before address adjustment occurs. Logical address positions apply only to instruction and operand addresses; not addresses used by channel operations.

## Any (Logical Address)

Compare between PAA and the value of address switches C-H is made when any register is gated to the PAA. This position does not guarantee a match on an instruction address. Use ICOUNTER position to match on an instruction address.

Example:
Immediate Stop Here STG 1 Cycle , STD 2 Cycle

Match $\qquad$

## I-Counter (Logical Address)

Compare is made between the $l$-register and the value of addres switches $\mathrm{C}-\mathrm{H}$. The match occurs when the microprogram returns to I -cycles to execute the matched I -counter value. The first word of I-cycles could be any DF address depending upon the kind of instruction and the prefetch conditions. The address does not have to be on a doubleword boundary, and position
Example:

## Ctrl Word Adr

Address match can occur only on a control-storage word. Th compare is made between the contents of the $M$-register and address switches $\mathrm{E}-\mathrm{H}$. The position of the address compare cycle will be stopped. Examples:

1. SYNC/NORM

Using microwords $\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D}$, match on address of word B .
C-Reg
M-Reg

$$
\begin{array}{ll|l|l}
A & B & C & D \\
\hline B & C & D & E
\end{array}
$$

Match

$$
\square
$$

Sync pulse occurs at $0-45$ time of word B.
When in local storage control storage mode, two sync pulses occur because of the dummy cycle.
C-Reg $\stackrel{A}{ }$, DUMMY, $B$, DUMMY, $C$
M-Reg

2. HARD STOP

Using microwords A, B, C, D, match on address of word B. Stop occurs after match word is executed.

C-Reg


Match
If HARD STOP is used while in LSCS Mode, the stop occurs before the word is executed. The status of the roller indicators after a hard stop is
Upper Roller
1 M-Reg = Address of word $C$
2 SDBO = Microword just executed (B)
3 C -Reg $=$ Microword C
$4 \mathrm{MB}, \mathrm{N}=\mathrm{MB}$ : Addr of word B
$N$ : Addr of word C
5 B-Reg $=B$ : source of word $B$
6 Z-Reg = ALU: results of word $B$
7 D-Reg = ALU: results of word A
Lower Roller
1 A-Reg = A-source of word B
Display External Address 1A byte 2-3 (M-RTY) for address of word $A$.

## 3. STOP

Performing an RX Add instruction. Machine soft-stops after the current instruction is executed.
Instruction
RX ADD
C-Reg

If an ECC error occurs, the first B word becomes a dummy cycle.

Match

If the microword is a storage word
C-Reg


## Ctrl Word Adr Trap

Compares the control word address in the M -register against address switches E-H. If the compare is equal, a trap is taken he address switcher A-D. ADDRESS COMPARE CONTROL must be in STOP. This position is used to set up mirropror microprogran oops for scoping.

rap Address D304

1. Save link address
2. Read switches A-D
specified by switches $A \cdot D$
Note: It is possible to microcode in the GKCC routine to perform othe diagnostic functions.



- The storage select switch chooses the storage area to be used on manual store/display operations and address compare operations.
- This switch is used in conjunction with: ADDRESS COMPARE, the upper and lower roller indicators, and the store and display keys.
- Moving this switch while the CPU clock is running has no effect on the system if ADDRESS COMPARE CONTROL is set to SYNC/NORMAL
Note:

1. On a manual store operation, only one byte of data is stored.
2. When the System/370 microprogram is in control storage, it is normally much faster to store/display local, main- and control-storage locations from the console printer/keyboard (see the GKAD microroutine). The CE key must be used to store/display control storage (AS/DS) and local storage (AL/DL).
3. Store/display operations are inhibited during storage words and trap 1 and 2 cycles.
CPU clock must be stopped to store/display

## Main Storage

This position allows access to main storage for manual store/ display operations, and gates main-storage addresses to the compare circuits for address-compare operations.
To perform a manual store operation:

1. Set the main-storage destination address into address switches C -H. (Switch H selects which byte will be altered.)
2. Set the data to be stored into switches A-B.
3. Press Store.
4. The fullword containing the altered byte is displayed in SDBO (upper roller position 2)
To perform a manual display operation
5. Set the main-storage source address into address switches $\mathrm{C}-\mathrm{H}$ (byte selection bits of switch H are ignored).
6. Press DISPLAY
7. The fullword at the selected main-storage location is displayed in SDBO (upper roller position 2).

## Control Storage

This position allows access to control storage for manual store/ This position allows access to control storage for manual stor compare circuits for address-compare operations.

## To perform a manual store operation

1. Set the control-storage destination address into address switches E-H. (Switch H selects which byte will be altered).
2. Set the data to be stored into switches A-B
3. Press Store.
4. The fullword containing the altered byte is displayed in SDBO (upper roller position 2).
To perform a manual display operation:
5. Set the control-storage source address into address switches E-H. (Byte selection bits of switch H are ignored.)
6. Press DISPLAY.
7. The fullword at the selected control-storage location is displayed in SDBO (upper roller position 2).

## Local Storage

This position allows access to local storage for manual store/ display operations. A-local storage is displayed in the A-register -local storage is displayed in the B-register. Both should be dentical on manual store/display operations. The P-register setting has no effect.

To perform a manual store operation.

1. Set the local-storage destination address into address switches F-H (switch H selects the byte to be altered).
2. Set the data to be stored into switches A-B.
3. Press Store.
4. The fullword containing the altered byte is displayed in the A-register (lower roller any position).
To perform a manual display operation:
5. Set the local-storage source address into address switches F-G. (Switch H is not used to display.)

## 2. Press DISPLAY

3. The fullword at the selected local-storage location is displayed in the A-register (lower roller any position).
Note: Normal machine operation does not destine data to LS or an Ext Reg until the following cycle.
Example: C Reg LSOOO=0,OE,KFF

## Data=FF

Assume that the machine was stopped after the microword LSOOO $=0, O E$, KFF was executed. Displaying LSOO would force the destination of LSOO with new data=FF. To see what the contents of LSOO were before updated, the machine would have to be stopped one cycle earlier. Another method would be to display the A- or B-register (depending upon the microword) to see the source data before LS was displayed.

## Exp Local-Storage Registers

This position allows display of the expanded local-storage registers. These registers can not be stored manually (that is, using the store key, address switches, and the data switches). They are hardware registers-not monolithic array cards such as the local-storage registers.
To alter the expanded local storage registers:
Execute the AL mnemonic on the console printer/keyboard. The CE meter switch must be on.
To perform a manual display operation:

1. Set the expanded local-storage source address into address switches FG (switch H is not used).
2. It is not necessary to press DISPLAY.
3. The selected expanded local storage register is displayed in the A-register (lower roller any position).

## External Registers Store/Display Operation

Setting STORAGE SELECT to any EXT REG position (MPX, CHAN1, CHAN2, etc.) allows access to the external registers for manual store/display operations.

Note: Many external registers are "source only" registers; therefore, data cannot be stored into all of them. See External Regs map in Chapter 2 for "source only" registers.
To perform a manual store operation:

1. Set the external register destination address into address switches FG. Switch $H$ selects which byte will be affected (Ensure that the selected register is not a "source only" type.)
2. Set the data to be stored into switches A-B.
3. Press Store.
4. External register containing altered byte is displayed in the A-register (lower roller, position 1).
To perform a manual display operation
5. Set external register source address into address switches FG (switch H is not used).
6. It is not necessary to press DISPLAY
7. Selected external register is displayed in the A-register (lower roller position 1).
cAUTION
Upper roller positions 4 and 8 use the same display path as the external registers and are degated if STORAGE SELECT is in the EXT REGS position. Turn STORAGE SELECT back to MAIN STORAGE before displaying upper roller position 4 or 8 .

## Lower Roller Positions 2-8 Store/Display Operation

Documentary Cnsl; S, P, T, L Registers; System Register; Chan Interface; and Chan Words A, B, C are frequently used external registers that may be stored/displayed whout using the store/ display keys and address switches FG. They are displayed in lower roller positions $2-8$ and are gated by setting the roller to the desired position when STORAGE SELECT is in EXT REGS positions.
Note: When roller positions 5-8 (Chan Words) are selected, STORAGE SELECT must be set to the channel for which store/display is desired.
To perform a manual store operation:

1. Set the roller to the desired external register.
2. Select the byte to be altered, using switch $H$. It is no necessary to set address switches $F$ and $G$
3. Set the data to be stored into switches $A B$

Press STORE (first ensure that the selected register is not
a "source only" type).
5. Selected register containing altered byte is displayed in lower roller.
To perform a manual display operation:

1. Set the roller to the desired external register.
2. It is not necessary to set address switches FG or press DISPLAY
3. Selected external register is displayed in lower roller.

## Address X/Late Regs Display Operation

These are special external registers that modify the logical address to a real address for OS/DOS compatability. These registers can only be displayed. STORAGE SELECT must be in EXT REGS and the lower roller in position 1.
To perform a manual display operation:

1. Set an address of 2 E into switches FG
2. Set switch $H$ to the register ( $0-7$ ) to be displayed.
3. It is not necessary to press DISPLAY.
4. The selected register is displayed in the A-register (lower roller position 1).

## CAUTION

These registers may be out of parity. Bytes 0,1 could be blank without parity. Byte 3 may be out of parity. This is normal operation. The reset state of bytes 0,1 is all bits off including parity. If bytes 0,1 are blank, ignore the parity of byte 3 . If bytes 0,1 have bits on, then the parity of byte 3 is only for bits $0-5$ of byte 3 .

RATE


## Process

Allows normal CPU operation

## Instruction Step

In this position, one macroinstruction is executed each time START is pressed. If interruptions are pending, they are processed. EXE CPLT is on, and the next instruction
address is displayed in the $A$-register (lower roller position 1). The process stop latch is turned on by the instruction-step position. This latch is tested at the end of each instruction by the II RTN Lnk word in the microde. The II branch condition is met, and is executed until the next pressing of START.

> TART Note: When the extended microdiagnostics are in control storage, INSTRUCTION STEP performs another function The micromonitor tests the process stop latch and if on, causes the printout "cycle each test yes, no". More informatio on the microdiagnostics is located in the diagnostics user guide.


## Single-Cycle Hard Stop

This position causes the CPU clock to stop at the end of the current microword in operation. If I/O devices are operating overruns will occur.
This position is effective while stepping through a microroutine Each pressing of START causes the CPU clock to run for one cycle Because are required to execute storage microwords.
Assume that the following microwords are in control storage the RATE switch is in SINGLE CYCLE HARD STOP, and that the address in the M Reg-C008.
$\operatorname{COOOP}=0, \mathrm{OE}, \mathrm{K} 02$
C004 V = V+W
C008 STW I R +4

The roller positions would contain the following information: Upper Roller
(1) M -Reg $=\mathrm{C} 008$
(2) $\mathrm{SDBO}=\mathrm{V}=\mathrm{V}+\mathrm{W}$ (word just executed)
(3) C -Reg $=\operatorname{STW} 1 \mathrm{R}+4$

MB-Reg $=$ COO4
$\mathrm{N}-\mathrm{Reg}=\mathrm{COO}$
(5) B -Reg $=$ Contents of W -Reg
(6) Z -Reg $=\mathrm{R}$
(7) D-Reg $=02020202$ (Previous operation $\mathrm{P}=0$, OE, K02)
Lower Roller
(1) A-Reg $=$ Contents of V-Reg

Note that the M -Reg, N -Reg and C -Reg are pointing to the next microword to be executed. MB contains the address of the microword just completed. The A-Reg, B-Reg and Z-Reg contain the arithmetic data of the microword just completed. Th D-Reg has the arithmetic results of the previous microword. External address " 1 A " byte 2,3 (MRTY) contains the backup address COOO . This address can be used to back trace through the microcode.
Notes:

1. All store/display operations should be done while in single-cycle mode. See the write-up on the storage select switch.
2. The store and display keys are not functional during store 2 , trap 1 , trap 2 cycles.
3. In local storage control storage mode (LSCS), a dummy cycle is taken after every microword. To find where in local storage the microprogram is, use the microlisting, far left column.
M/LS
$0 \mathrm{~F} / 3 \mathrm{C}$.. The address in the M -Reg byte 3 is ' $O F^{\prime}$, the actual local STG address is 3 C ( M -Req bytes 1.2 are not used).

## Console-File Byte Count Hard Stop

This position is used when troubleshooting the CPU with th basic microdiagnostics. In this position the console file stop reading data when the byte counter matches the value set in switches C,D. A complete write-up on how to uate counter follows DIAGNOSTIC/CONSOLE FILE CONTRO description.

CHECK CONTROL


## Process

This is the normal processing position. Microinstruction retry噱 are unconditionally allowed, and machine check traps are taken if allowed by PSW bit 13 .

## No Retry

Microinstruction retry traps are not allowed. When an erro occurs, a machine-check trap is taken if allowed by PSW bit 13 and a machine-check interrupt is taken.

## Hard Stop

In this position detection of a machine check causes the CPU clock to stop at the end of the cycle in which the error is detected. The error appears either in the upper row of lights detected. The error appears either in the upper row of (MCKA)
(SYSTEM CHECKS) or position 8 of the upper roller (M) ISSSEM CHECKS) or position 8 of the upper roller (MCKA)
Pressing START after the error stop causes the CPU to resume operation by conditioning with a retry trap. (To prevent retry, press CHECK RESET.) I/O operations may overrun when the stop occurs.
The machine stops in the cycle in which the error was detected not necessarily the cycle in which the error occurred. To determine the failing microword, after the error occurs and the clock is stopped, set RATE to SINGLE CYCLE HARD STOP and then
press START once. Display external address ' $1 \mathrm{~A}^{\prime}$ (MRTY), bytes and 3 contain the address of the failing microword for all types of errors (type 1, 2, or 3).
Type 1: Clock stops in the same cycle.


Note:
In this type of error, pressing START once loads MRTY with the failing microword address; however, destination gate that ould have occurred is prevented.
Type 2: Clock stops in the following cycle.


MRTY has been loaded with the failing microword address.

FTC (Flush-Through Check), LS Comp (Local Store Compare) Clock stops two cycles later.


MRTY has been loaded with the failing microword address.
Type 3 errors: These are uncorrectable errrors. The retry hardware cannot attempt to reconstruct and repeat the failing microword.
Note:

1. Errors that occur while the machine is in 1-Cycles (DF module) are handled differently. Instead of repeating the failing microword and continuing from that point, th entire I-Cycles operation is repeated from DFOC.
2. If diagnostic, register bit 3 (suppress all traps) is on, the hard-stop position is degated. The machine does not stop on errors. This function is used by the microdiagnostics.
3. Single ECC errors do not cause hard stop. To stop, jumper A-B2N2D07 to A-B2M2B07 (RE061). See Appendix A

The following charts indicate the error type for each machine-check bit.

| Bit | мСКАо |  | МСКА1 |  | MCKA2 |  | мСКАЗ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LSA Source Address Check | 1 | ACB Register Parity Check | 2 | ALU2 Half-Sum Check | 2 | Ext Destine X Comp Check | 3 |
| 1 | LSB Source <br> Address Check |  | LS Compare Check |  | ALU3 Half-Sum Check | 2 | Ext Destine <br> Y Comp Check | 3 |
| 2 | LSA Destine <br> Address Check | 2 | Flush-Through Check |  | ALU Logical Check | 2 | Ext Source <br> Y Check | 1 |
| 3 | LSB Destine Address Check | 2 | H-Register Parity Check | 2 | B-Register Shift Check | 2 | Ext Control Asmbl Parity | 1 |
| 4 | Destine Byte Control Check | 2 |  |  | A-Register Parity Check | 1 | Interval Time Parity Check | 3 |
| 5 | LSA, B Destine Address Comp | 2 | P-Register Parity Check | 2 | B-Register Parity Check | 1 | S-Register Dup Check | 2 |
| 6 | LS Control Asmblr Check | 1 | T-Register Parity Check | 2 | Z-Register Parity Check | 2 | Time-Of-Day Clock Check | 3 |
| 7 | C-Register Parity Check | 1 | L-Register Parity Check | 2 | D-Register <br> Parity Check | 2 | Control Stg <br> Address Check | 2 |

These indicators are shown in position 8 of the upper roller.

| Bit | мскво |  | $$ | $\frac{\text { мсквг }}{\text { I-Cycle }}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Storage Address  <br> Check  |  |  |  |  |  |
| 0 |  |  | Comp Check $\mathrm{A}^{2}$ | Hardware |  | Correction C32 Data Bit |
| 1 | SDBI ParityCheck |  | M-Register 2 | Error-SDC |  |  |
|  |  |  | Comp Check B |  |  | Corrected |
| 2 | Check |  | M-Register | Parity Check | 2 | C16 Data Bit Corrected |
| 3 | Store Parity Check |  | Comp Check C M-Register Comp Check D ${ }^{2}$ | ECC Busy | 2 | C8 Data Bit Corrected |
|  |  |  | Check 2 |  |  |  |  |
| 4 | Spa |  |  | Addr X-Late <br> No Match <br> 2 | Check | 2 | C4 Data Bit Corrected |
|  |  |  |  |  |  |  |  |
| 5 | P | 2 | No Match Addr X-Late Multi Match | Double ECC Error | 2 | C2 Data Bit Corrected |  |
|  | Parity Check |  |  |  |  |  |  |
| 6 | Clock Sync |  | Addr X-Late <br> LRU Invalid | Single ECC |  | Corrected C1 Data Bit |  |
|  | Check A | 3 |  |  |  | Corrected CO Data Bit Corrected |  |
|  | Clock Sync |  | Any Machine | Single Data |  |  |  |
| 7 | Check B |  | Check | Bit Correct |  |  |  |

These indicators are located in the SYSTEM CHECKS portion of the console. The indicators on the console are grouped into functional areas, not as they appear in МСКВ. МСКB is an functional areas, not as they appear in MCKB. MCKB is an in switches $F, G$, and STORAGE SELECT to EXT REGS.

## Stop After Log

The CPU soft-stops (word move, stop word cycling) after the machine-check logout is placed in main storage. LOG PRESENT and RETRY is on to indicate that the log has occurred. After the logout occurs, either run SEREP to obtain the edited logout or use the alter/display capability of the console printer/ keyboard to dump the unedited logout. Refer to the error-
handling section to determine what areas to display: (machine
dependent or independent, or both). The machine-dependent logout pertains to the Model 145 only. The machine independent logout pertains to registers and data that is common to all logout pertain
System $370^{\prime}$
Note:

1. The main purpose of this switch position is to enable you to get a handle on intermittent problems even though the OS or DOS error-handling facilities may not be available.
2. CAUTION

Some System 360 programs may have data or instructions in lower storage. After the logout occurs, run SEREP and in lower storage. After the logout occurs, run
3. The retry mechanism is fully functional and is not affected by the stop-after-log position

## Disable

No microinstruction retry, machine-check traps, or machine
check interrupts are taken. The machine-check register is still
set as a result of the error (logic pages RExxx).
The main functions of disable are

1. Allows the error latch(es) to be set (all errors are accumulated).
2. Allows normal operation such as destination gating lines to be active.
3. Prevents the CPU clock from stopping
4. Prevents the machine-check trap request.
5. Allows writing into Phase 21 storage (blocks the cancel line from coming on during storage errors).
6. The function of restoring control storage when single ECC errors occur, is blocked. No attempt is made to correct the failing bit: the bad data remains in control storage.
A brief summary of the check control switch follows. A detailed apration can be found in the error-handling section.



## Process /IMPL

Allows normal CPU operation and console-file loading.

## Scan (Storage)

Forces a trap to microroutine CSTS, where every word of main and control storage is read out and checked for errors. If any errors occur (except single ECC errors), the machine stops with RATE is in PROCESS, and START is pressed. The following RATE is in PROCESS, and START is pressed. The followi System 370 microprogram is in control storage.

## Notes:

1. Comments in the CSRD routine provide helpful information such as: looping on a selected address and preventing address update; how to determine the failing address and data; how to loop the entire test.


Notes

1. Comments in the CSRD routine provide information on how to loop this test, loop a single word, etc.
2. The storage-protect keys are not cleared by this routine
3. Storing all zeros generates ECC bits of " 3 C "; storing all ones generates ECC bits of "FF".
4. DIAGNOSTIC STOP comes on for double ECC errors or any other machine checks. Single ECC errors do not stop the machine unless the jumper is on. (See Note 2 under SCAN.)

## Exe Ctrl Word SWS A-H (Execute Control)

With the switch in this position, the C-register executes the control word in switches A through H . Instead of the C-registe being loaded from control storage, word in the switches A-H is The M-register is loaded with the next address, and storage is cycled to fetch the next control word. However, the next con cycled to fetch the next control word. However, the next con-


Notes

1. If a failure is caused by a single microword, set the failing microword in switches (A-H). Set RATE to PROCESS and microword in switches (A-H). Set RATE to PROCESS and
press START. The word in the switches will be repeatedly executed. Sync the scope on 0 time.
2. If the word being executed from the switches calls for a localstorage address or external address be sure the P -register is set up properly.
3. Because storage is cycled, it is possible to have single ECC errors. Even though the data from storage is not used, a correction cycle still occurs.
4. The 'Exec Cntrl Word' position can be used to clear main or control storage as follows.
a. Zero the P-Register.
a. Zero LS 0 and LS 1
c. Set switches to 48081003 "STW, LS00 CS LS01\&4, VAL" this word clears control storage.
d. Set switches to 48081403 STW, LSOO LSO1\&4, VAL this word clears main storage.
e. VAL in the two words above allow storage to loaded while ignoring ECC errors.

## Read (Console File)

This switch position enables the console file to begin reading at th ector address determined by switches AB
When a sector pulse arrives, the track/sector address is read from Ae disk. This address is compared with the value set in switches A, B. F a mdress read from the disk, the head is incremented to the Aext track to wait for a sector pulse. Conversely, if the switches , ector pulse. This continues until an equal compare is generated. The head is now positioned properly, bits 5-7 are compared so that eading can begin at the correct sector. Data is read from the disk, and the normal reading operation continues.

Notes: This position can be used when it becomes necessary to bypass a sector or test because of a bad spot on a diagnostic disk or if an REA is installed and it invalidates a test. Use the micro listing to determine the sector address of the next sector or test and set the $\mathrm{A}, \mathrm{B}$ switches to this value. This should be a temporary measure. Order a new disk from the plant.
CAUTION
If a diagnostic test is bypassed, the fault-locating data may not be valid.

## Recycle (Console File)

The console file recycles the entire sector address set in switches . This fireches the entire sector astic The ithes . from the sector begins with sector start and continues reading until an error occurs (diagnostic stop) or until sector end is reached. Reading resumes again on the next revolution.

## CE Mode (Console File)

CE mode turns on the console-file power to allow working on the console-file offline (data from the file is not gated to the CPU) For removal and replacement procedures see Chapter 6 For adjustment procedures see the 23FD manual

## Console-File Byte-Counter Operation

The byte counter is a diagnostic aid that enables the console-file circuits to stop reading data anywhere in the sector. Without the bye conter, the only way to troubleshoot failures that occur in he basic microtests would be to sync the scope on the sector star pulse and use delayed sweep to locate the failure. By using the byte counter, the failing microword can be isolated and then placed in switches A-H and troubleshot using the EXE CTRL WORD SWS A-H position
To stop or sync on a byte-counter match:

1. Set DIAGNOSTIC/CONSOLE FILE CONTROL to READ or RECYCLE.
2. Set switches $A-B$ to the track/sector
3. Set switches C-D to the byte value (other than zero) desired to stop or sync on.
4. To stop, set RATE to CONSOLE FILE BYTE COUNT HARD STOP.
5. Press START CONSOLE FILE.

Example: To stop after the microword LS01=SPTL,DF is executed, set switches C-D to "OF" and set RATE to CONSOL FILE BYTE COUNT STOP.

| CNT | CMD | WORD | STATEMENT |
| :---: | :---: | :---: | :---: |
| O5 | 70 | O0000AAOO | SPTL=NOREG,SF |
| OA | 70 | $3890 C F 00$ | LSO1=SPTL,DF |
| OF | 70 | $3010 C F 00$ | P=0, OE, K30 |

The console-file displays provide useful information when you troubleshoot console-file attachment circuits. Two springloaded toggle switches are used to display the disk address register, shift register, command register, and byte counter. Both switches must be in the normal position to display the disk address register. Moving either switch off the normal position displays the selected register.
Note: The shift register is displayed through the command register. Always be sure to display the command register first, or command data will be lost.

Example 1, using the previous example of the byte counter.
Disk address $=$ Sector address set into switches $\mathrm{A}, \mathrm{B}$ Byte counter = 'OF' (switches CD-OF).
Command Register = 70 (The 70 preceding 3010CF00) Shift Register $=00$ ( 3890 CF00)

## Console-File Displays

Console-File

| Shift Reg |
| :--- |
| $\begin{array}{l}\text { Disk Adr } \\ \text { Cmnd }\end{array}$ |
|  |
| Disk Adr |



## ROTARY SWITCHES A THROUGH H



Operating any of these eight 16 -position switches during machine processing does not affect machine operation. Switch functions are:
Switches Function
AB These two switches are set to the hexadecimal value These two switches are set to the hexadecimal value
of data to be entered during manual store operations. of data to be entered during manual store operations. console fite during certain microprogram load operations. See writeup of DIAGNOSTIC/CONSOLE FILE CONTROL Read and Recycle positions. With the rate switch set to SINGLE-CYCLE HARD STOP, the byte number set into these two switches causes the console file to stop when that byte of a sector is read from the disk. See writeup of DIAGNOSTIC/CONSOLE FILE CONTROL Read and Recycle positions.
A main-storage address (in hexadecimal) is set into those switches for:
a. Manual store or display operations for main storage. (The two low-order bits from switch $H$ specify the desired byte.)
b. Functions specified by the address-compare switch. into these switches for:
a. Manual store or display operations for control storage. (The two low-order bits in switch H specify the byte for a store operation.)
b. Functions specified by the address-compare switch.
These switches are set to the word address for store or display operations (see "Store and Display Keys") display operations (see "Store and Display Keys'). byte for store operations.
These switches are set to the load-unit address for an Initial Program Load (IPL) operation.


## TIME-OF-DAY CLOCK

Secure
The switch is spring-loaded in this position. If the set clock instruction is executed with the switch in this position, the value of the clock remains unchanged and the counting operation continues normally

## Enable Set

The switch must be momentarily held in this position to allow the set clock instruction to change the value of the clock.

## CONSOLE-FILE REGISTER DISPLAY

These spring-loaded toggle switches control the data displayed in the console-file register indicators. Four console-file registers are selectable:

1. Disk-address
2. Shift
3. Command
4. Byte counter

When both switches are in the normal position, the diskaddress register is displayed. Moving either switch off the normal position displays the selected register.
Note: The shift register is displayed through the command register. Always display the command register first or command data will be lost:

## LAMP TEST

Console indicators should light when this toggle switch is operated. This function can be performed without affecting system operation.

## ADDRESS COMPARE CONTROL

This three-position toggle switch is used in conjunction with the address-compare rotary switch. See write-up of ADDRESS
COMPARE. The CPU should be in MANUAL state before this switch is operated so that contact bounce does not cause false indications.

## Hard Stop

The CPU clock stops after completing the machine cycle in which the match occurs. The address of the word on which the match occurred is available in the MB2 and MB3 registers.

CAUTION
If an Alter/Display function is performed on the console printer keyboard after a hard stop, the CPU will return to Run mode.

## Sync/Norm

This is the normal position for this switch. With the switch in this position, each address-compare match generates a sync puls

Stop
With the switch in this position, a soft stop (executing a STOP word) occurs whenever an address-compare match occurs. The action required is the same as if STOP had been pressed.

## INTERVAL TIMER

## Normal

This position allows a value to be set into or read out of the interval timer (MS loc. 80). The value set is decremented, and an External interrupt is initiated (if allowed by PSW bit 7) whe the count decrements through zero.

## Disable

With the switch in this position, the timer continues to decremen An interruption is not sent to the CPU if the count decrements through zero. The contents of the timer is not avallable to data flow for inerval-timer for (hex address 50, decimal address 80) is available for program use.




## CHECK RESET

Operation of this key resets all machine-check circuitry, including the machine-check register, regardless of the mode of operation the machine is in.

## START CONSOLE FILE

(See System/370 Microprogram Load flowchart in Appendix A) Operation of this key causes a circuit system reset. Console-file power turns on. Loading from the console file starts at track sector 0 if the diagnostic/console-file control switch is set to PROCESS. If the diagnostic/console-file control switch is set to CONSOLE FILE READ, loading starts at the console-file addr must be loaded starting at the track/sector 00.)

The start-console-file key turns red from the time it is pressed until the console file is ready to start reading. This time includes the five-second delay necessary to ensure that the disk disk does not turn.
When the file is ready to start reading, the key turns from red to white. At file-end time, the white indicator turns off if the machine-check latch is not set.
If a data check occurs that causes the file to stop or if the machine-check latch is on at file-end time, the key turns red (Data checks are retried 15 times before a stop occurs.) When loading (that is, IMPL or diagnostic operation) is completed, console-file power turns off. After a normal IMPL, the system. stopped state (Word-Move Word,

## CONTROL ADDRESS SET

Pressing this key causes no action unless:

1. The CPU is in a stopped state (that is, a Word Move STOP Word is being cycled), or
2. The CPU clock is stopped (that is, no CPU cycles are occurring).
If either condition exists (Manual indicator on), pressing SET CONTROL ADDRESS conditions the circuitry to load the value indicated by switches EFGH into both the $M$ - and $N$-registers when START is pressed. The address set into $M$ and $N$ is fo control storage only

## ENABLE SYSTEM CLEAR

Operating this key while pressing LOAD or SYSTEM RESET, clears the following areas to zero with good parity or ECC bits.

1. General registers
2. Floating-point register
3. Keys in storage
4. Main storage

## SET IC (INSTRUCTION COUNTER)

Pressing this key causes no action unless:

1. The CPU is in a stopped state (Word Move Word, Stop function is being executed).
2. The CPU clock is stopped (that is, no CPU cycles are occurring).
If either condition exists (Manual indicator on), pressing SET IC causes a trap to the GKCC routine, which gates the contents of console switches CDEFGH into the instruction counter (Exp LS loc. 50). If the CPU clock is stopped, SET IC restarts the clock so that the trap can execute.
The CPU then enters the soft-stop state (Word Move Word Stop function executing). If START is pressed, instruction processing starts at the instruction specified by the address in (Exp LS loc. 50). The current PSW is not disturbed (except for the next-instruction address) by the Set-IC procedure.
Therefore, the current PSW at the time of the Set-IC procedure
is the one used when instruction processing is started. At least one instruction is executed before any interrupts are handled when START is pressed after the Set-IC operation.

## DISPLAY

This key is used in conjunction with STORAGE SELECT. It initiates two clock cycles ( 292.5 ns) to provide gating lines for displaying the contents of the storage location selected by STORAGE SELECT, and address switches C-H. One fullword (switch H byte select is ignored) is displayed in the A-register (lower roller position 1) for each pressing of the key. Procedure for manual display operations are discussed under STORAG SELECT

## STORE

This key is used in conjunction with STORAGE SELECT. It initiates three clock cycles ( 292.5 ns ) to provide gating lines for placing the value of data switches $A B$ into the storage location selected by STORAGE SELECT, and Address switche for One bye of data is stored (swich $H$ selects which byte) newly stored byte is displayed in SDBO (upper roller position 2). Procedures for manual store operations are discussed under 2). Procedures for manual store operations are discussed under

## SYSTEM RESET

Pressing this key turns on the IMPL REOD indicator, resets CPU clock registers, circuit registers, controls in the CPU, and online I/O units (including outstanding sense and status information). This hardware reset is independent of any microprogram. In addition, releasing SYSTEM RESET initiates a system-reset micro program (GRST routine) by starting the CPU clock. This
microprogram

1. Resets word one of every multiplexer channel UCW in control storage. (Word one of a UCW contains the op's and flags, UCW/channel status, and high- and low-count bytes.)
2. Sets $S, P, T$, and $L$ registers to 00 .
3. Sets machine-check $A$-register, machine-check $B$-register, and diagnostic register to all 0's.
4. Sets ACB-register to a constant determined by the size of the control storage.
5. Restores LNK area of local storage to 1 -cycles address.
6. Resets MPX registers MTO and MBO and also DOC registers TA and TE
7. Drops Operational Out to online I/O devices. Raises Operational Out to online I/O devices after at least six microseconds.
8. Sets to zero the UCWs used with the disconnected command chaining (DCC) selector channel (block-multiplexer channel).
9. Sets control registers to the initial state
10. Sets current PSW to zeros.
11. When ENABLE SYSTEM CLEAR is operated at the same time as SYSTEM RESET, clears the following areas to zero with good parity or ECC bits.
General registers
Floating-point registers
Keys in storage
Main storage
12. Sets the contents of the TOD clock to zero and places the clock in the not-set state during a system reset initiated by power on.
Main-storage is not affected by the system-reset microprogram The resident-diagnostic microprogram (CSRD routine) executes near the end of the system-reset microprogram. The resident diagnostic microprogram:
13. Checks CPU hardware that could prevent system operation by the customer.
14. Scans local storage for correct parity.
15. Scans control storage for double errors detected by the ECC circuitry.
Any errors detected during the resident-diagnostic micro program turn on the diagnostic-stop indicator
After successful completion of the resident-diagnostic microprogram, control returns to the system-reset routine, which
turns off IMPL REOD. IMPL REOD can serve, therefore, as an indication that the microprograms are not present in control storage.
After IMPL REQD turns off, the system-reset microprogram tests the IPL indicator. If the indicator is on, the system-reset microprogram branches to the IPL microprogram. If the indicator is off, the system-reset microprogram branches to a Word-Move STOP Word, which places the machine in the stopped state. The hardware reset can be performed without execution of the system-reset microprogram with the following procedure 1. Set the rate switch to SINGLE-CYCLE HARD STOP. 2. Press SYSTEM RESET.
16. Press SET CONTROL ADDRESS before the CPU clock starts.
The microprogram executed depends upon the control-storage location addressed by switches EFGH when SET CONTROL ADDRESS is pressed.

## RESTART

This key is effective when the machine is running or when it is in the soft-stop mode. Pressing RESTART causes a trap to the GRST routine. The GRST routine branches to GICM where the current PSW stores into main-storage locations 8 through 15. The new PSW loads from location 0 and the CPU operation start under control of the PSW.

## START

Various CPU stop conditions reset when START is pressed. When START is released, at least one machine cycle occurs (that is, the CPU clock is started, but other conditions, such as the rate switch set to SINGLE-CYCLE HARD STOP, may cause it to stop after one cycle).
The CPU clock must be stopped or the machine must be in the soft-stop state for START to be effective.

## STOP

This key is effective, only if the CPU is running (CPU machine cycles are occurring). When STOP is pressed:

1. PROCESS STOP is set. This causes a trap to the GICM routine
2. Execution of the current instruction is completed
3. Any outstanding interrupts are taken to the point of storing and loading the appropriate PSWs.
4. The CPU recycles a Word Move STOP Word
5. The instruction counter (EXP LS loc. 50) displays in th lower roller switch indicators (that is, in the A-register) while the Word Move STOP Word recycles. (The lower roller switch can be set to any position in order for the instruction aff , ) to be displayed, but the clock-stop indicator must be off.)

Even though the CPU is in the soft-stop state, channel trap for chaining, data handling, or status handling execute if requested. Other traps (such as for a machine check) that occur because of errors detected during the I/O traps are also exeucted (The use meter runs and the SYS indicator is on for any of these operations for at least 400 ms .
However, after the word-move STOP word is first executed no further interrupts (I/O, machine-check, etc) can be taken until the CPU is restarted (such as by pressing START). If START is pressed, one instruction processes before any interrupts are handled, even if the interrupt(s) is/are pending before START is pressed.
Because I/O operations can occur during the CPU stop condition just described, the operator should not initiate a single-cycle hard-stop operation unless it is certain that either

1. All I/O operations are completed, or
2. Loss of I/O information is not important.

## INTERRUPT

Pressing this key turns on bit 1 of the external-interrupt (EXTINT) register. If PSW bit 7 is on, the interrupt latch is set. At the completion of instruction execution, the RETURN microword interrogates the interrupt latch. If the latch is on a branch to the GICM routine is taken, where the interrupt is executed.

## LOAD

When this key is pressed, a circuit system-reset is performed; when it is released, the system-reset, the resident-diagnostic, and the IPL (Initial Program Load) microprograms execute. LOAD is on during the IPL operation. This indicator turns off after successful completion of the IPL operation.
The load unit is specified as follows:

1. Rotary switches GH specify the unit address.
2. Rotary switch $F$ specifies the channel (MPX, SX1, SX2, $\mathrm{S} \times 3, \mathrm{~S} \times 4$, depending upon the system configuration and the channel desired).

## POWER ON

This key turns red when operated. It turns white at the end of a successful power-on sequence. The power-on sequence for the CPU and all online I/O units starts when this key is pressed. A circuit system reset occurs. The information in storage is not valid after a power-on sequence. An IMPL operation is performed after the power-on operation to initialize main and control storage, if all switches are in PROCESS position and the proper disk is mounted.
Main storage clears to zeros and validates as part of the system Main storage clears to zeros and validates as part of the system
reset microprogram after power-on. A solid double-bit check detected when attempting to store zeros in bytes 4, 5, 6, and 7 of a doubleword causes a machine check.
I/O units are power-on sequenced, one by one. If power cannot be brought up for a unit, power-on sequencing stops until
corrective action is completed for that unit. All online I/O units reset. The power-on sequence bypasses offline I/O units. me required for a power-on sequence depends on the number of online I/O units that are powered on.

## POWER OFF

Pressing this key removes power to the CPU and to online I/O units. Main-storage and control-storage information is lost. I/O interrupt conditions reset when POWER OFF is pressed Therefore, any pending interrupts are lost during a power-of operation.
Power to I/O units drops without regard to sequencing. The power-off key takes precedence over the power-on key The recommended power-off procedure is:

1. Press STOP.
2. Press POWER OFF

A power-supply failure or an overtemperature condition causes a power-off sequence and turns on the power-check indicator on the console. Pressing CHECK RESET turns off the indicator and allows a retry of power-on. If the condition that caused the power-off sequence is temporary, such as a temporary loss of input power or a temporary overtemperature condition, pressing POWER OFF resets the power check and caused by some condition that would 1 such as a tripped CB, the power-check indicator turns on again.


The console has two direct-reading (usage) meters that measure operating time: a customer meter and a CE (customer engineer) meter. The position of a key switch (below the meters on the console) determines which of the two meters records operating time. The customer engineer has the key for this switch. Whenever he is performing either scheduled or unscheduled maintenance in the CPU, he will set the switch to cause the CE meter to operate One of these meters (determined by the key-switch setting) perates whenever the CPU clock is running and

1. A word-move STOP word is not being recycled,
2. The CPU is not performing a soft stop that results from a single-cycle operation, and
3. The CPU is not in the wait state.

The usage meter runs for a manual store or display operation because the CPU clock runs for such an operation.
Either usage meter runs for a minimum of about 400 ms each time it is started.

## CHAPTER 6. CONSOLE FILE ADAPTER



## INTRODUCTION

The console file (IBM 23FD Disk Drive) is the microprogram loading device for the 3145 . The console file adapter is the communication and control link between the CPU and the console file (CF).
The adapter has its own set of commands for controlling the console file, for internal diagnostics, and for CPU diagnostics. An initial microprogram load (IMPL), or a diagnostic operation nitiated from the CPU console, turns console-file power on Console-file power tu
Note: This chapter does not contain theory or maintenance information for the IBM 23FD or 23FD II Disk Drives. For this information, refer to the Theory-Maintenance Manual, IBM 23FD Disk Drive, SY26-4154, or the Theory-Maintenance Manual, IBM 23FD II Disk Drive, SY26-4175.

23FD DISK FILE Initial microprogram loading (IMPL) device for the system.

- Single read-only head

Track-to-track accessing.

- Prerecorded interchangeable disks

.......anan CONSOLE FILE ADAPTER

- Controls 23FD

Power on/of
Reading
Accessing

- Automatic IMPL when system is powered on.
- Loads data from the 23FD into the CPU.
- Loads control words directly into the C -register and initiates xecution.
- Comparison checks certain next-control-word address bits.
- Loads starting at any console-file disk address.
- Recycles specific sectors for scoping.
- Controls the CPU clock.
- Automatic retries on data checks (read errors)
- Stop mode on errors.
- Parity checking.
- Odd/even byte check.
- Sector byte-counter match stop.
- Sector byte-counter sync.
- The console-file adapter circuitry is checked with a diagnostic disk.

そํํ?
CPU

adapter go to CPU:
Secondary control assembler.

- C-register.
- Expanded local-storage address assembler.
- External control assembler
- Local-storage control assembler.
- B-local-storage address assembler.
- External facilities assembler


## Disk Forma

- 32 tracks (0 to 31) per disk
- 8 sectors ( 0 to 7 ) per track.
- 256 sectors ( 00 to FF ) per disk.
- Rotation time of $\dot{6} 6.7 \mathrm{~ms}$
- Sector pulse every 83.3 ms .
- Sector-pulse duration
1.2 ms. - metal base 23FD $80 \mu \mathrm{~s}$. - 23FD Model II (plastic base).


Front View

## Data- and Clock-Bit Timing

Clock bits are recorded over the entire track, including the area that passes the read head during sector-pulse time. Data bits, when present, are recorded between clock bits.


## Byte Format

- Ten bit positions for each byte.
- Bytes are read serially, by bit.


Sector Format

- Maximum of 255 bytes per sector

Byt


## Data Byte

Data bytes are recorded in groups of four. Each group is preceded by either a command byte or, when in compact data mode, by by either a command byte or, when in compact data mode, by compact data mode operation see 'CF Commands'.

## Command Byte

Command bytes specify adapter circuitry action. A command byte has the same bit pattern as any other byte. The second byte After the upon the sector format and the command being executed.

## Console-File Disk Address (CFDA) Byte

- First byte read in any sector
- Contains sector address (track and sector).
- Address range is 00 to FF ( 256 sectors).


Track and Sector Determination Examples
Using assigned bit values:
CFDA byte $=10101100$ (bin); AC (hex)

1. Track $=21$ (total value of bits 01234 )
2. Sector $=4$ (total value of bits 567)

Using CFDA Track/Sector table
CFDA byte $=10101100$ (bin); AC (hex)

1. Locate " AC " in the table, or find bit configuration in left column and top row.
2. Get corresponding number from "TRACK" column on right (track $=21$ ).
3. Get corresponding number from "SECTOR" row on the

| CFDA TRACK/SECTOR TABLE |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bi |  |  |  | Bits | 67 |  |  |  |  |
| 01234 | 000 | 001 | 010 | 011 | 100 | 101 | 110 | 111 | TRACK |
| 00000 | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 00 |
| 00001 | 08 | 09 | OA | ов | oc | OD | OE | OF | 01 |
| 00010 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 02 |
| 00011 | 18 | 19 | 1 A | 18 | 1 C | 1D | 1 E | 1 F | 03 |
| 00100 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 04 |
| 00101 | 28 | 29 | 2A | 2B | 2 C | 2D | 2 E | 2 F | 05 |
| 00110 | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 06 |
| 00111 | 38 | 39 | 3A | 3в | 3C | 3D | 3 E | 3F | 07 |
| 01000 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 08 |
| 01001 | 48 | 49 | 4A | 4B | 4C | 4D | 4E | 4 F | 09 |
| 01010 | 50 | 51 | 52 | 53 | 54 | 55 | 56 | 57 | 10 |
| 01011 | 58 | 59 | 5A | 5B | 5 C | 5 D | 5 F | 5 F | 11 |
| 01100 | 60 | 61 | 62 | 63 | 64 | 65 | 66 | 67 | 12 |
| 01101 | 68 | 69 | 6A | 6B | 6C | 6D | 6 E | 6F | 13 |
| 01110 | 70 | 71 | 72 | 73 | 74 | 75 | 76 | 77 | 14 |
| 01111 | 78 | 79 | 7A | 78 | 7C | 7 D | 7E | 7 F | 15 |
| 10000 | 80 | 81 | 82 | 83 | 84 | 85 | 86 | 87 | 16 |
| 10001 | 88 | 89 | 8A | 88 | 8 C | 8 D | 8 E | 8F | 17 |
| 10010 | 90 | 91 | 92 |  | 94 | 95 | 96 | 97 | 18 |
| 10011 | 98 | 99 | 9A | 9 B | 9 C | 9 D | 9 E | 9 F | 19 |
| 10100 | AO | A1 | A2 | A3 | ${ }^{\text {A4 }}$ | A5 | A6 | A7 | 20 |
| 10101 | A8 | A9 | AA | AB | Ac | AD | AE | AF | 21. |
| 10110 | во | B1 | B2 | в3 | B4 | B5 | B6 | B7 | 22 |
| 10111 | B8 | B9 | BA | BB | BC | BD | BE | BF | 23 |
| 11000 | co | C1 | C2 | C3 | C4 | C5 | C6 | C7 | 24 |
| 11001 | C8 | (c9) | CA | св | cc | CD | CE |  | 25 |
| 11010 | D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | 26 |
| 11011 | D8 | D9 | DA |  | DC | DD | DE | DF | 27 |
| 11100 | E0 | E1 | E2 |  |  | E5 | E6 | E7 | 28 |
| 11101 | E8 | E9 | EA | EB | EC | Ed | EE | EF | 29 |
| 11110 | Fo | F1 | F2 | F3 | F4 | F5 | F6 | F7 | 30 |
| 11111 | F8 | F9 | FA | FB | FC | FD | FE | FF | 31 |
| $7$ |  |  |  | $\begin{gathered} 3 \\ \text { SECTC } \end{gathered}$ | $\begin{gathered} 4 \\ \text { ror } \\ \hline \end{gathered}$ |  |  |  | $5$ |



## SHIFT REGISTER

Serial-read data from the file shifts through the single-byte shift register until the register is full (the start bit turns on). transferred to the command register. At the proper time, the command is decoded and executed, Bits 5 , and 7 are also in the branch compare circuits. See "CF Commands" command 78 to 7F
When the byte in the shift register is a data byte, it is transferred to the four-byte console file data register (CFDR) The byte position entered in the CFDR depends upon the byte position within the console-file five-byte word. The word stored in the data register is normally a microprogram control word tha is entered into the C -register or stored in control storage, local storage, or if running ASCP, main storage.
When the byte in the shift register is a console file disk addres (CFDA) byte, it may be entered into the CFDA register or mad available to the disk-address compare circuits to determine head movement

## CF DISK ADDRESS (CFDA) REGISTER

The CFDA register consists of nine polarity holds and contains the address of the track and sector being read. A disk address may be entered into the register from the shift register, CPU switches A and B, microprogram (external bus-in), or forced to 00 by the adapter
Initial entry is determined by the setting of the diagnostic/ console file control switch. With the switch set to PROCESS/ MPL, the CFDA is forced to 00 when power is applied to the witch to READ or PECYCLE the CFDA regiser is set to wor IMPL is $A$ and $B$.
and the first sector is read. The eaddrDA register is forced to 00 and the first sector is read. The address of the next sector to be any sosition in the rister by a control command that may be at sector. After the sector or, by sector end at the end of each disk-address compare circuits at the register, it is available to the time.
Signals entering the disk-address compare circuits are available from the CFDA register and the shift register. Signals leaving the compare circuits are available to the head-control circuits and th command register

## COMPARE CIRCUITS C

The first CFDA byte read from the file enters the shift register and is compared to the CFDA register contents. If the track portion of the addresses do not compare equally, the 'sector resets, and readich was set by a sector pulse to gate reading) reading resumes. This operation continues until a track equal compare occurs.
When a track equal compare occurs, a sector search starts. After each sector pulse, the track and sector address byte is compared to the CFDA register contents. If the sector portions of the addresses are not equal, the 'sector latch' resets and reading stops until the next sector pulse
When a sector equal compare occurs, reading continues and the next byte (always a command byte) enters the command regist Further operation is then determined by the command in th command registe

## HEAD CONTROL AND TRACK ACCESSING D

 No command is provided to move the head assembly from track to track. Track accessing occurs when the CFDA byte read from the file (into the shift register) and the address in the CFDA register do not compare equally.When the track address read is higher than the address in the CFDA register, the head assembly moves one track toward the which energizes the OUT solenoid to start head movement
When the comparison is low, the increment latch sets. This energizes the IN solenoid, and the head assembly moves one track toward the center of the disk.
The head lifts from the disk surface when either the 'ready' latch resets or the 'head' latch resets. Either of these conditions de-energizes the head magnet, which lifts the head from the disk surface.

## CF DATA REGISTER (CFDR) E

The four-byte CFDR consists of 36 polarity holds (nine per byte). An operation command with bit 1 on must be in the command register to gate data into the CFDR. The first data byte read enters byte 0 of the CFDR. The second byte enters byte 1 , etc.

## Byte Contro

Two flip flops control the gating of bytes from the shift register to the CFDR. When a command specifies that four bytes of data are following, both flip flops are set on (11). When the first data byte is in the shift register, both flip flops are set off (00). This
gates the first data byte (byte 0 ) into the CFDR
When the second byte of data is in the shift register, the first flip flop is set on (10) and gates byte 1 . The flip flop sequence is

| Flip Flops | Condition |
| :---: | :--- |
| 11 | Reset |
| 00 | Gate byte 0 |
| 10 | Gate byte 1 |
| 01 | Gate byte 2 |
| 11 | Gate byte 3 |

After the CFDR is full, its contents may be sent to the CPU.

## COMMAND REGISTER

The command register consists of nine polarity holds. Setting a byte into the command register is determined by three latches: 'command byte time' 'command register active', and 'command finished'.
After the CFDA byte is read and compared with the contents of the CFDA register, the next byte (always a command byte) enters the command register.
When the first command byte is in the shift register, the command byte time' latch sets. At CF clock-2 time, the command register and the 'command register active' latch set. The command being executed determines when the 'comma finished' latch will be set. When 'command finished' sets, command active' resets. The next byte coming from the file is a command byte, and it is always set into the command register. If the command being executed is a control command 1 -byte op (next byte coming from the file is a command byte), the 'command finished' latch sets with 'CF control command finished'.
If the command being executed indicates that the next four bytes are data bytes, the 'command finished' latch sets after the If
The command being executed is a control command 2-byte op (nexte coming from the file is a CFDA byte), the
tch sets after the track and sector address wh the CFDA register.
When operating with the 'compact data mode' latch set, the byte counter contains hex F9.

## BYTE COUNTER G

The byte counter is a binarily coupled ring (1 resetting sets 2,2 resetting sets 4 , etc.). The counter is reset to FF before each sector is read. When a data byte, CFDA byte, or command byte enters the shift register, the counter advances by 1 . The counter reaching FF with the file still reading sets the 'counter check' latch
During some diagnostic tests, the byte counter is advanced by 17. This function is controlled by a CF command.

When the 'start bit' latch is on, the byte counter is compared with console file byte count switches $C$ and $D$. A sync pulse is available as a maintenance aid when they compare equal. If the rate switch on the system control panel is set to CONSOLE FILE BYTE COUNT HARD STOP, the console file reading stops on an equal compare. For ro "Chapter 5 Systen Control Pant"

## CONSOLE FILE CLOCK

- The console-file clock supplies basic timings for controlling adapter functions. Clock timings are:

CF clock 1
CF clock
F clock
CF miscellaneous pulse

- Console-file clock timing is based on system-oscillator timing.

The clock is started either by the 'CF short sector pulse' line (se "Sector Ready") or by a clock pulse read from the file. Each time the clock starts, it runs for one cycle (one bit time) and then stops. The next clock pulse from the file restarts the clock for another cycle. Restarting the clock with each clock pulse synchro Using system oscillator puse che data reading from the file. develops 'CF Osc Dly 14 ns' 'CF time A' and 'CF time B' The first clock bit read sets the 'clock bit' latch and starts the clock The X - and Y -latches, and seven flip flops (CF sample-times 1 through 64) develop 'CF clock 1 time', 'CF clock 2 time', 'CF clock 3 time', and 'CF misc pulse'. The CF sample time flip flops are binarily coupled, and their advance is controlled by the ' CF time $A^{\prime}$ line.


The shift register consists of ten buffer polarity holds, nine shift register polarity holds ( P and $0-7$ ), the 'start bit' latch, and the 'data bit' latch. Serial-read data coming from the file enters the shift register via the 'data bit' latch. Only data bits enter the shift register (clock-2 time)

The first bit read is the start bit. The start bit is followed in order by bits 0 through 7 and the $P$-bit. The shift register is full when
Ten clock cycles are needed to fill the shift register. The shift register is gated to the data register, command register, diskaddress register, or the compare circuits between clock-1 and clock-3 time of the eleventh clock cycle,
When data is being shifted through the shift register, the buffe polarity holds are set and reset'a clock-3 time. When the shift register is full, the buffer polarity holds are zeroed by 'CF S-R valid clock $3^{\prime}$. During shifting, the shift-register polarity holds are set and reset by clock 1 . When the shift register is full, it is zeroed by the first clock-1 time after 'CF S-R valid clock $3^{\prime}$.

| Clogk 1 |  |
| :--- | :--- |
| Clock 2 |  |
| Clock 3 |  |
| Data Bit Latch |  |
| Buffer Stop |  |
| Shift Reg P |  |
| Buffer $P$ |  |
| Shift Reg 7 |  |
| Buffer 7 |  |
| Shift Reg 6 |  |
| Buffer 6 |  |
| Shift Reg 5 |  |
| Buffer 5 |  |
| Shift Reg 4 |  |
| Buffer 4 |  |
| Shift Reg 3 |  |
| Buffer 3 |  |
| Shift Reg 2 |  |
| Buffer 2 |  |
| Shift Reg 1 |  |
| Buffer 1 |  |
| Shift Reg 0 |  |
| Buffer 0 |  |
| Start Bit Latch |  |
| Shift Reg Valid |  |
| Reset Shift Reg |  |
| Reset Buffer |  |

This chart can be used with the diagram and timing chart to trace various byte configurations through the shift register.


1. When power is applied to the console-file attachment circuitry the 'sector latch' is set and the 'head latch' is reset by '(not) The first sector pulse activates 'CF short sector pulse'. 3. 'CF short sector pulse' starts the clock and resets the 'sector latch'. C See note.
2. Resetting the 'sector latch' sets the 'head latch'. D
3. At 'CF clock-3 time', the 'Sht Sct 20 us' latch is set deactivating 'CF short sector pulse'. E
4. When 'CF sector pulse' drops, the 'Sht Sct 20 us' latch is reset. F The clock cycles only once for the first sector pulse. When the clock is started by 'CF short sector pulse', the clock bit coming from the file may be seen on the 'CF serial data in' line after the clock has started. This is normal operation when 'CF short sector pulse' starts the clock
5. The second sector pulse activates'CF short sector pulse'. B 8. 'CF short sector pulse' sets the 'sector latch' and starts the clock. C
6. At 'CF clock-3 time' the 'Sht Sct 20 us' latch is set and the 'CF short sector pulse' line drops. The conditions needed to turn on the 'sector ready' latch are satisfied when 'CF short sector pulse' drops. E G
After the 'sector ready' latch is set, the clock is started by the clock bit coming from the file ('CF serial data in' line). 'Sector ready' remains on until'CF misc pulse' time of the cycle e 'head latch' resets. Note: The presence of a disk on the file is indicated when th sector' and 'head' latches count two sector pulses.


Console-file commands are of two kinds: operation commands
and control commands. Operation commands perform operations with data that has been read from the file (not necessarily data mmediately following the command byte). Control command ititiate direct action within the console-file adapter or perform diagnostic functions.

## OPERATION COMMANDS

| Command | Mnemonic | Hex | Function |
| :--- | :--- | :---: | :--- |
| CFDR to C-Register | C=R | 20 | Move CFDR to C-Register |
| CFDR to C-Register and Execute | C=R,X | 30 | Move CFDR to C-Register and <br> execute C-register |
| Disk to C-Register | C=LR | 60 | Move disk data to CFDR to <br> C-Register |
| Disk to C-Register and Execute | C=LR,X | 70 | Move disk data to CFDR to <br> C-Register and execute C-Register |
| Disk to C-Register and Execute <br> C-Register in compare mode | C=LR,mmm | 78 <br> to <br> $7 F$ | Move disk data to CFDR to C-Register <br> and execute C-Register in compare mode |
| Execute C-Register with Direct <br> Local Store Addressing, CFDR data | X, LS | 80 | Execute C-Register, use CFDR data, <br> supply LS address from CF command <br> bits 2-7 |
| Execute C-Register with Direct <br> Local Store Addressing, Disk Data | LR,X,LS | C0 | Execute C-Register, use disk data, <br> supply LS address from CF command <br> bits 2-7 |

$\underset{\mathrm{C}=\mathrm{R}}{\text { CFDR to } \mathrm{C} \text {-Register }}$
This command moves the four bytes in the CFDR into the C-register. This byte is followed by inother cFDR into the

30
CFDR to C-Register and Execute

$$
C=R, X
$$

This command moves the four bytes in the CFDR to the C-register and executes them as a control word. The C-register is ot changed after execution of the control word. This byte is followed by another command byte.

60 Disk to C-Register
C=LR
This command causes the four bytes following this command to read into the CFDR and then transfer into the C-register.
$70 \quad$ Disk to C -Register and Execute
C-Register
$\mathrm{C}=\mathrm{LR} \mathrm{X}$

This command causes the four bytes following the command byte on the disk to read into the CFDR, transfer into the C-register, and then execute as a control word. The C -register is not changed after execution of the control word.

78 to 7F Disk to C-Register and Execut
C-Register in Compare Mode
$\mathrm{C}=\mathrm{LR}, \mathrm{mmm}$
These commands cause the four bytes following the command byte on the disk to read into the CFDR, transfer into the
C-register, and then execute, in compare mode, as a control word.
Bit 4 equal to 1 indicates to the adapter circuitry that this
function is to be performed in compare mode.
Execution of a word in the C-register results in setting up the next control-word address in the $M(N)$ register even though tha address is not used to access the next control word.
M3 bits 3, 4, and 5 are frequently set according to the results of branch testing. Bits 5, 6, and 7 of commands 78 to 7 F are compared with M3 bits 3,4 , and 5 so that the setting of M3 bits 3,4 , and 5 can be checked. To use comparison checking, the CF command byte bits 5,6 and 7 are set up so that the next
control-word address is checked. Bits 5, 6, and 7 of the CF command byte correspond to M 3 bits 3,4 , and 5 as follows:

| Command Byte Bits | M3 Bits |
| :---: | :---: |
| 567 | 345 |
| 000 | 000 |
| 001 | 001 |
| 010 | 010 |
| 011 | 011 |
| 100 | 100 |
| 101 | 101 |
| 110 | 110 |
| 111 | 111 |

If a mismatch occurs in compare-mode checking, the 'diagnostic stop' latch sets, CF and CPU operations stop (if diagnostic mode 3 is off), and the a If the 1 , d bit5 5, 0,7 , 13 bit $3,4,5$, the , 4,5, the

80
Execute C-Register with Direct Local Store Xddr
This command causes the CPU to execute the control word in the C-register (the C-register must contain a word-move word. The local-storage address for storage of CFDR data is decoded directly from bits 2 through 7 of the CF command byte. The four bytes in the CFDR are used as data. The C -register is not changed after the command is executed. This byte is followed by another command byte.

C0

## Execute C-Register with Direct <br> LR,X,LS

This command causes the CPU to execute the control word in the C-register. Bits 2 through 7 of this command byte are the direct address of a local-storage register. This register contains the control- or main-storage address into which the CFDR data is to be stored. The four bytes following the command byte on the disk are read into the CFDR and used as data to be stored in this operation. The C -register is not changed after the command is executed. The four data bytes are followed by another command byte.

## CONTROL COMMANDS

00/10 Compact Data Mod

## MODE=DAT

This command sets the 'compact data' latch to allow data to load into the CPU without a command every four bytes (one control word). The byte following this command is another command byte. It is retained in the command register (Command Finished
is inhibited) until the 'compact data' latch is reset. During reading, data-register byte-control flip flops control the operation. The 'compact data' latch resets when the byte counter equals F9 ( 250 bytes read), and normal operation resumes. The C-register must contain a storage word for this operation.

01/11 File Pause

## FILEPAUSE

his command is normally used in diagnostic operations xecute a few control words from A local storage while waiting or the file to read the next byte. This command sets the 'file wait' latch (Sys 2, bit 2). The CPU clock starts, and the word currently in the C -register determines CPU operation. The address contained in the disk-address register is not changed by the
icroprogram routine
The byte following a file-pause control command is always a command byte. If the microprogram does not turn off the 'fil wait' latch before the next command byte is read, ( 300 us. nominal), the 'pause check' latch sets. (See "CF Error Checks.")

02/12 Byte Check
NOP
his command performs the odd/even byte-count check. (See CF Error Checks.") It is always followed by another command byte.

## 03/13 Diagnostic Mode 3

## MODE=D3

This command inhibits CF power off with diagnostic stop on to allow testing of the 'diagnostic stop' latch. Sys 2 bit 2 must be off.
Diagnostic mode 3 followed by File Pause forces Special File Dause; that is, same as File Pause except that file por be turned off on a diagnostic-stop condition.
ait forces Special File Wait except that Diagnostic Stop is inhibited
Diagnostic Stop is not reset when the storage microprogram resets file wait, the CF powers off.

| Command | Mnemonic | Hex* | Function |
| :---: | :---: | :---: | :---: |
| Compact Data Mode | MODE=DATA | 00/10 | Sets 'compact data' latch. |
| File Pause | FILEPAUSE | 0 $\mathbf{\Phi}^{1} 11$ | Sets file-wait bit (Sys 2 bit 2) <br> and continues reading. ( 300 us. max). |
| Byte Check | NOP | 02/12 | Performs odd-even byte check. |
| Diagnostic Mode 3 | MODE=D3 | 03/13 | Inhibits power off with Diag stop on. Followed by File Pause forces Special File Pause. Followed by File Wait forces Special File Wait. |
| M-Register Duplicate Check | STP=M-DUP | 04/14 | Stop if M-Reg duplicate check active. |
| S-Register Duplicate Check | STP=S-DUP | 05/15 | Stop if S-Reg duplicate check active. |
| ALU Check | STP=ALU | 06/16 | Stop if ALU logical check. |
| C-Register Parity Check | STP=C-PTY | 07/17 | Stop if C-Reg parity check (not Diag mode -1), or no C-Reg parity check (Diag mode-1). |
| Advance Byte Counter By +17 | BYTCTR + 17 | 08/18 | Advance the byte counter an extra 16 counts. |
| Diagnostic Stop | DIAG=STOP | 09/19 | Branch on Diagnostic Stop. <br> If on: no action. If off: CF power off. |
| Force Parity CFDA/CMMD Regs. | CMD\&ADR-P | 0A/1A | Force P -bits in command and address Regs. |
| Error Check | STP=NO-CK | 0B/1B | Stop if a console-file check not on. |
| Diagnostic Mode 1 | MODE=D1 | 0C/1C | Set diagnostic mode 1 , force $P$ bits in CFDR, and inhibit CF checks except data check. |
| Diagnostic Mode 2 | MODE=D2 | 0D/1D | Set diagnostic mode 2, inhibit CPU clock start, and inhibit CF checks except data check. |
| Diagnostic Mode Normal | MODE=NORM | 0E/1E | Reset all CF diagnostic modes. |
| Reset CF checks | RST-CHKS | OF/1F | Reset all CF checks except data check. |
| File End | FILE-END | 40/50 | Turn off CF power and start CPU clock. |
| File Wait | FILEWAIT | 41/51 | Gate next byte into CFDA Reg. Set wait bit (sys 2 bit 2) and stop reading. |
| Sector End | SEND | 42/52 | Gate next byte into CFDA reg. Stop reading and seek to new address. |
| Conditional Sector End | SEND-IFMM | 44/54 | If bits 6 \& 7 match $M$-Reg byte 3 , bits $4 \& 5$, perform sector end; if not, continue reading. |
| Set CFDA No Sector End | SET-CFDA | 4A/5A | Set CFDA Reg with next data byte and inhibit sector end. |
| Extra Bit Check | EXTRA-BIT | 4C/5C | Force extra-bit check: data check. |
| Shift-Register Parity | SHIFT-PTY | 4D/5D | Allow only start and stop bits to enter shift register. Force data check. |
| Block Stop Bit | NO-STPBIT | 4E/5E | Block start bit of next byte: data check. |
| Odd-Even Byte Check | InVRTBIT3 | 4F/5F | Force odd-even byte check: data check. |

*Bit 3 of each control command byte is formatted to permit an odd-even-count check o the bytes written in the sector. All bytes (CFDA, command, and data) are included in the count. The status of bit 3 is checked each time a control-command byte is read (see
"CF Error Checks") CF Error Checks").

## -Register Duplicate Check

## $T P=M-D U$

If an M -register duplicate check is present when this command is executed, the 'diagnostic stop' latch sets and the CF powers off.

## 05/15 S-Register Duplicate Check STP=S-DUP

If an S -register duplicate check is present when this command is executed, the 'diagnostic stop' latch sets and the CF powers off.

## 06/16 ALU Check <br> STP=ALU

an ALU check is present when this command is executed, the 'diagnostic stop' latch sets and the CF powers off.

## $07 / 17 \quad$ C-Register Parity Check STP=C-PTY

This command sets the 'diagnostic stop' latch if either of the following conditions exists.

1. Correct C -register parity and diagnostic mode 1 is set
2. Incorrect C -register parity and diagnostic mode 1 is not set.

## 08/18 Advance Byte Counter by +17

BYTCTR+17

This command is used to check the operation of the byte counter and the 'counter check' latch. This command advances the byte counter by 17. The counter is advanced by only +1 if bit 4 of the byte counter (value of 8 hex) is equal to a 1 .

## 09/19 Diagnostic Stop

## IAG=STOP

This command branches on Diagnostic Stop: if on, no action; if off (diagnostic mode 3 must be off), CF powers off

0A/1A Force Parity CFDA and Command Registers CMD\&ADR-P

This command forces parity bits on the outputs of the CFDA and command registers. If the parity bit is not present in either or both registers, a command register and/or CFDA register check should occur. If diagnostic mode 1 is not set, the CF powers off

## B/1B Error Check

$$
S T P=N O-C K
$$

This command tests for a CF error condition (address, command byte counter, CPV clock start, or pause check). If no error condition exists, and if diagnostic mode 3 is reset, the 'diagnostic stop' latch sets and the CF powers off.

## C/1C Diagnostic Mode 1

 MODE=D1his command forces the parity bit ON in all bytes of the CFDR f a CFDR to C-register operation is executed, a C-register parity heck should occur. All error-stop conditions (except Diagnostic (f diagnostic mode 3 is off) are inhibited from removing power from the file. Data checks are recycled.

## 0D/1D Diagnostic Mode 2 MODE=D2

Allows all commands to be performed within the CF adapter circuitry and inhibits the following:

1. All error conditions (except Diagnostic Stop if diagnostic mode 3 is off) from turning off power
2. CF 'operational' latch.
. CF 'clock start' latch
3. CPU 'clock start' line.

Data checks are recycled.

## Diagnostic Mode Norm

MODE=NORM
This command resets all three of the diagnostic modes.
OF/1F Reset CF Check Reset CF Ch
RST-CHKS
This command resets File Wait (Sys 2 bit 2), Diagnostic Stop, and ll CF error-check latches except data check.

## 0/50 File End <br> FILE-END

The file operation terminates, and console-file power turns off. The next byte is an address byte, and it enters the CFDA register If no machine checks have occurred, the 'CF operational' latch resets and the CPU clock starts. The word in the C-register determines CPU operation.

This command sets the file-wait latch (Sys 2, bit 2). This byte is followed by an address byte. After the address byte is stored in CPU clock starts, and the word in the C-register determines CPU peration Console fil power remains on If the wait latch is not trned off before the next sector pulse is read, the head retracts urned of before the next sector pulse is read, the head retracts Thom the disk surface.
Teration after $A$ lond byte is normally used in a diagnostic set of control words. The control-word set is executed (from the A local storage) after the 'sector' latch is turned off. (Refer to "Operating Control Storage From Local Storage.") The address in the CFDA may be changed (only if CF power is on) during execution of the control words. At the end of the execution of the control words, the last control word executed turns off the 'file wait' latch so that reading from the file can resume.
42/52 Sector End SEND

This command, normally, the last command byte in a sector enters the next byte into the CFDA register. This indicates that the next sector is to be read. After the sector-end command byte is read, the 'sector' latch turns off until the next sector
44/54 Conditional Sector End SEND-IFMM
This command compares M3 bits 4 and 5 to bits 6 and 7 of the command byte. If the bits are the same, this command performs the same function as the sector-end command. If the comparison is unequal, the CFDA byte is ignored and the next command is taken from the byte following the CFDA byte.
4A/5A Set CFDA No Sector End SET-CFDA
This command gates the next byte of data into the CFDA registe and inhibits sector end. This command must be executed one byte before a force data-check command is performed.
4C/5C Extra-Bit Check

## EXTRA-BIT

This command forces an extra bit at 1 -time when the next byte is read. A data check is conditioned at start-bit and 3 -time of this byte, and a recycle is performed to the address contained in the CFDA register. If the 'extra bit check' latch does not set, the diagnostic stop' latch sets and the CF powers off.

## 4D/5D Shift Reg Parity

## SHIFT-PTY

This command allows only start and stop bits to enter the shift register. A shift-register parity check is generated, which forces a data check. Data check causes a recycle to the address contained stop' latch sets and the CF powers off.

## F/5F Odd/Even Byte Check

 Odd/Even ByINVRTBIT3

The microprogram assembler inverts the true value of bit 3 of thi command byte before it is written on the file. When it is read from the file, it forces an odd/even byte check. This causes a dat If owers off

The action that occurs when a CF error is detected depends upon the settings of the diagnostic/console file control and check control switches. Results for each combination of switch settings are shown in the following chart.

|  | CF ERROR Conditions and results |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | DIAG. CF/CONTROLSW | READ OR Process |  | Recycle |  |
|  | CHECK CONTROL SW | Process | HARD STOP | process | HARD STOP |
|  | BYTE CNTR CMND REG DISK ADR REG PaUSE | stop | STOP | RESTART | stop |
| $\stackrel{\rightharpoonup}{\square}$ | CPU CLOCK Start | stop | stop | RESTART | STO |
|  | data checks <br> Even-Odd Check <br> Out of Sync/Missing Bit <br> Extra-Bit Check <br> Shift-Reg Parity Error | $16$ retries | $\begin{array}{\|c\|} \hline \text { STOP } \\ \text { (Read) } \\ 16 \\ \text { retries } \\ \text { (Process) } \end{array}$ | $\begin{gathered} 16 \\ \text { retries } \end{gathered}$ | STOP |
|  | DIAGNOSTIC STOP (See 3145 MDM Diag. 1-41) | stop | STOP | RESTART | stop |

## DATA CHECKS

## Even-Odd Check

- Indicates incorrect number of bytes read from a sector

Checked each time a control-command byte is read

- Can be tested by the force data-check command: INVRTBIT3 (hex $4 F / 5 F$ ).

Bit 3 of each control-command byte indicates whether the number of bytes from the beginning of the sector to the control-command byte is even (bit-3 $=0$ ) or odd (bit-3 $=1$ ). The byte-counter trigge setting alternates as each byte (CFDA, command, or data) reads
 , 1 OFF and bit 3 ON) activates the 'CF Data Chek'line

## Out-of-Sync or Missing-Bit Check B

- Indicates a failure to detect a start bit for the following byte
- Checked when the start bit of the byte being read shifts from the shift-register buffer-0 position to the 'start bit' latch.
- Can be tested by the force data-check command: NO-STPBIT (hex 4E/5E).



## Extra-Bit Check C

- Indicates detection of a bit on the 'CF Serial Data' In line during sample-extra time (between clock-bit time and data-bit sample time).
- Can be tested by the force data-check command: EXTRA-BIT (hex 4C/5C).


## Shift-Register Parity Error D

- Indicates incorrect (even) parity in the shift register.
- Can be tested by the force data-check command: SHIFT-PTY (hex 4D/5D)


## BYTE CNTR

- Indicates that the count in the byte counter has reached 255 and that the file is still reading.
- Can be tested by the control command: BYTCTR+17 (hex 08/18).



## CMND REG

- Indicates command register incorrect parity.
- Checked each ‘S-R Valid and Clock $3^{\prime}$ time
- Can be tested by the control command: CMD\&ADDR-P (hex 0A/1A).


DISK ADR REG

- Indicates CF data address register incorrect parity.
- Checked each time CFDA register is set.
- Can be tested by the control command: CMD\&ADR-P (hex 08/18).

Clock start

- Indicates that the CPU clock failed to start as requested by the console-file adapter.

1. Console-file request for a CPU clock cycle sets 'Clock
2. The next 'CF Misc Pulse' brings up 'CPU Clock Start' to the CPU. $\mathbf{B}$
3. If the CPU clock fails to start, CPU clock '0 Time' does
not reset 'Clock Start'. © $\mathbf{C}$
Clock Start' remaining on allows the next 'CF Clock 2
Time' to set 'CPU CIk St Ck'. $\mathbf{D}$


PAUSE

- Indicates that a file-pause operation did not end before th next command byte was read from the file.

1. 'CF Set File Wait' (decoded from the file command) sets
'System Reg Byte 2 Bit 2' latch. ©
2. 'Wait Buffered' sets when 'CF Set File Wait' becomes inactive. B
3. Reset to 'Wait Buffered' is not effective because the set remains active. $\mathbf{G}$
4. If microprogram does not reset 'System Reg Byte 2 Bit 2 to allow the reset of 'Wait Buffered', 'CF Start Bit And CIk 1' ANDed with 'CFDA Compare' sets 'Pause Check'. D


## INITIAL MICROPROGRAM PROGRAM LOAD (IMPL) EXAMPLE

Objectives:

- Initialize CPU.
- Set up beginning control-storage address.
- Set storage word into C -register.
- Load control words into control storage.
- Update control-storage address for each control word loaded.

Note: This example IMPL is used to illustrate the data flow control, and interaction between the console file and the CPU IMPL routines may vary depending upon the EC level of the console file IMPL disk.
A Commands and data (CPU control words) in this area initialize: LS01
H-register

SPTL registers
ACB registe
These control words load directly into the C-register. They do not enter into local or control storage.

B Command 60 (Disk to C-Register).

1. Gate the next four bytes ( 38800 F 00 ) from the disk through the secondary control assembler to the C-register 2. The CPU clock is not started.



C Command Co (Execute C-Register with Direct Local Store Addressing, Disk Data).

1. Read next four bytes (00 008000 ) into CFDR.
2. Start CPU clock.
3. Word-move Word 38800F00 (previously set in C-register) executes, destining the CFDR contents to LSOO.
a. External source of CFDR is selected by CF command
register bit $0=1$.
b. Destination of LSOO is selected by CF command register bits 2 through $7=000000$


DCommand 60 (Disk to C-Register).
. Gate the next four bytes (48 $\mathbf{C 8} 0000$ ) from the disk through the secondary control assembler to the C -register. 2. The CPU clock is not started


E Command CO (Execute C-Register with Direct Local-Store Addressing, Disk Data).

1. Read the next four bytes (first control word to be loaded) into CFDR.
2. Start CPU clock.
3. Storage Word 48 C 80000 ( previously set in C-register)
executes, destining the CFDR contents to control storage. a. External source of CFDR is slected by CF command
b. CF command register bits 2 through $7=000000$ indicate that the contents of LSOO is the control storage destination address. Because the $Z$-reg contains the address destined to LSOO the control storage address is gated directly from the Z-register. (Refer to "Chapter 2. Functional Units, Local Storage", under the heading "Destination Look Ahead".)


Second Half Store 2.Cycle


## CF REMOVAL and REPLACEMENT

Note: These procedures are for the removal and replacement of he console file only. For removal, replacement, and adjustment procedures for components of the console file, refer to the Theory-Maintenance Manual, IBM 23FD Disk Drive, SY26-4154, or the Theory-Maintenance Manual, IBM 23FDII Disk Drive, Y26-4175.

## REMOVAL FOR SERVICE

. Swing out the file assembly gate
2. Raise the file assembly until the hinge pins disengage,
3. Set the file assembly on a working surface.

## REMOVAL FOR REPLACEMENT

1. Swing out the file assembly.
2. Raise the file assembly until the hinge pins disengage
3. Set the file assembly on the floor or console reading board.
4. Disconnect ac and dc cables from the file assembly.
5. Unplug the signal cable from the rear of the file

## File-Base Removal

1. Remove the left and right tilt arm stop studs. A
2. Remove the four lower mounting nuts on the rubber shock mounts securing the file to the mounting frame. B
3. Support the file base and slide it to the rear of the mounting frame.
4. Remove the tension from the left and right bracket springs. C
5. Place the file base on a working surface and remove the left and right tilt-out lever and bracket assemblies. D

## File-Base Replacement

1. Attach right and left tilt-out lever assemblies to file baseplate.D
2. Attach bracket spring to each tilt-out lever assembly. C
3. Hook right and left cover arms over tilt-out lever studs. E
4. Remove striker bracket, plate, and two stops from top rear of baseplate. F
Note: These parts are used as cover retainers during shipment only and must be removed to allow proper operation of the file tilt-out feature
5. Attach the file to the rear of the tilt-out panel by inserting the exposed portion of the long screws that run through each shock mount into the four slotted tilt-out panel arms. B
6. Support the file in place and add an additional nut to each shock-mount screw. Tighten nuts to secure file to tilt-out panel.
7. Attach tilt arm stop studs to file gate. A
8. Lubricate all pivoting points of the tilt-out frame and gate assembly with IBM 10 oil or its equivalent and all sliding parts with IBM 23 grease or its equivalent.

## CONSOLE-FILE REPLACEMENT

1. Insert file gate brackets in the frame hinges.
2. Connect ac, dc, and signal cables
3. Swing in the file assembly
4. Run basic diagnostics.

## CHAPTER 7. CONSOLE PRINTER-KEYBOARDS





REMEMBER
at the back of this publication.


- The console printer-keyboard (PR-KB) is an auxiliary input output device for manually altering or displaying:

Main storage
Local storage
Control storage
Storage protection key
Control registers
Floating-point registers
why
Current PSW

- Depending on its configuration, the system uses either a 3210 Model 1, or a 3215 , as the attached printer-keyboard.
- A 3210 Model 2 is also available as a remote printerkeyboard, if desired
The printers are identifiable by bit 3 of byte 0 displayed in the A-register roller switch set to position 4 (System Register) as follows
= L acal PR-KB-3210 Model 1 or 3215
1 = Remote PR-KB--3210 Model 2
- With either PR-KB, the input function of the keyboard is independent of the output function of the printer, although these two units may be physically connected
- In addition to printing, the PR-KB has only two othe functions: space and new line.

Space: advancing the print element one character-position
to the right along the print line without printing. New Line: returning the print element to the left margin accompanied by a line feed (indexing operation).

- The PR-KB is controlled by microprograms working through the integrated attachment circuitry in the processing unit.
- Data entered from the keyboard returns through the attach ment circuitry to the printer and is printed
- Regardless of the model used, all of the PR-KBs respond to the same PR-KB commands, use the same pin-feed platens, and have the same operator's console.
This console consists of an 88 -character keyboard and a set of control keys and indicators for use with the System/370. These keys and indicators are the same for the 3210 Model 1 and the 3215 , but differ somewhat for the 3210 Model 2. They are described separately in each section.

This chapter describes the PR-KB and the integrated attachment for both the 3210 and the 3215 . The chapter is divided into the following main categories:

3210 Console Printer-Keyboard 3210 PR-KB Integrated Attachmen
3215 Console Printer-Keyboard
3215 PR-KB Integrated Attachmen
Alter/Display Operations
Microprogram Operations
Programming Information

## PR-KB CONFIGURATIONS



## 3210 Console Printer-Keyboards

- Both models of the 3210 use the Selectric® I/O-II printer with integrated keyboard.
- Both models have an operator's console consisting of the keyboard and a set of control keys and indicators for use with System/370.
- Diagnostic information is presented under "PR-KB Troubleshooting Hints and Console-Printer Maintenance Aids" in the Appendix.
- Maintenance information about the covers, interface connections, control keys and indicators may be found Theory-Maintenance Manual for the 3210 Console Printer-Keyboards, SY24-3559.
- Comprehensive second-level supplemental drawings for 3210 Controls are contained in 3145 Processing Unit Maintenance Diagrams manual, SY24-3580.


## 3210 Console Printer-Keyboard Model 1

- The 3210 Model 1 is mounted on the operator's table at the CPU



## 3210 Console Printer-Keyboard Model 2

- The Model 2 is pedestal-mounted and is remotely located. It is attached to the CPU by a connecting cable.
- The Model 2 has no alter/display capabilities; therefore, the associated operator's control key and indicator light for this function are not provided with this model. In the place of this key and light, the Model 2 has its own poweron and power-off keys. In all other respects it is the same as -
- Maintenance information references for this model are the same as those given for the Model 1.



## 3215 Console Printer-Keyboard

- The IBM 3215 Console Printer-Keyboard is a wire-matrix
printer having a separate keyboard.
- Diagnostic information is presented under "PR-KB Troubleshooting Hints" and "Console-Printer Maintenance
- Maintenance information on this PR-KB may be found in Theory-Maintenance Manual for the IBM 3215 Console Printer-Keyboard, SY24-3560
- Comprehensive second-level supplemental drawings for 3215 Data and Motor Controls are contained in 3145 Processing Unit Maintenance Diagrams manual, SY24.3580


## Operator's Console

The operator's console contains the keyboard and associated
control keys and indicator lights. The control keys and
indicator lights are on both sides of the keyboard. The
keyboard is similar in appearance to that of the standard
keys are blocked and not labeled. The character set
represented by the 44 keys is clearly shown and requir
further explanation. Operation of the keys, howerer,
further explanation. Operation of the keys, however, encode the characters. The differences are described in separate sections of this chapter for these two PR-KBs.


## $\underset{\substack{\text { NTTVN } \\ \text { ReCO }}}{ }$

cancet

Reaor$* *$

|  |  |  | $\dot{3}$ |  | 4 | \% |  | ' | 7 |  | 8 | $!$ | ! | = | - | ${ }_{8}^{+}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | O | w |  | E | R | R | 1 | Y |  | $\checkmark$ | 1 | $\bigcirc$ | - |  | @ | return |  |
| Lock | A |  |  | D |  | F | G |  | H | , |  |  | 1 | $\vdots$ | \# |  |  |
| ${ }^{\text {SHIFI }}$ |  |  | $\times$ | c | $c$ | $v$ |  | в | N | M |  | $!$ | $\cdots$ | ? |  |  | Hift |
| space bar |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |


indicators
KEYS
$\square$

## Legend

*ALTER/DISPLAY MODE (Indicator), 3210 Model 1 and 3215 only POWER ON (Backlighted Switch), 3210 Model 2 only
**ALTER/DISPLAY (Switch), 3210 Model 1 and 3215 only. POWER OFF (Switch), 3210 Model 2 only.

## Control Keys and Indicators

- The control keys and indicators are tied-in directly with the

TE-register. Their purposes are described here; their operation is described under "TE Register."

3210 Model 1 and 3215


## Legend <br> 

## CONTROL KEYS (SWITCHES)

The control keys are labeled according to the functions they perform. Except as indicated, these keys operate in the same way for all the printer-keyboard options and are described here in alphabetical order.

## Alarm Res

is on.
Alter/Display: This key causes a request for an alter/display operation if the CPU is stopped. The alter/display mode indicator light turns on when the request is honored. The proceed light must also be on before any data may be entered from the keyboard.
This key also halts any alter/display operation that may be in process without taking the PR-KB out of the A/D mode. The proceed light will remain on, and the operator can begin to key another A/D operation.
On the 32 Model 2, this key is replaced by the ac power off switch.

Cancel: This key terminates a read operation and signals the system to disregard the data being transmitted.

End: This key ends either a read, write, store, or display operation.

Not Ready: This key makes the printer-keyboard "not ready" and puts it in an offline condition.

Power Off: This key ( 3210 Model 2 only) turns off ac power to the printer drive motor.

Power On: This key ( 3210 Model 2 only) is a backlighted switch that turns on ac power to the printer drive motor.

Ready: This key places the printer in a "ready" state such as after forms have been correctly positioned.

Request: This key causes the attachment circuitry in the attached system to attempt to present attention status to the CPU. The request-pending indicator turns on until the ander so the a read commard by the program.

## 3210 Model 2



## Legend

## INDICATORS <br> KEYS

 by the attached system. Note that the alarm itself is part of the attachment in the system; it is not found in the printer keyboard.Alter/Display Mode: This light indicates that a request for an alter/display operation has been honored.
On the 3210 Model 2 this light is replaced by the ac power-on switch.
Intvn Reqd (Intervention Required): This indicator lights when the printer is out of forms or the not ready switch has been operated. The intervention required indicator turns off when forms are properly loaded, and the ready switch is operated.
To turn off the light,

1. Load new forms.
2. Operate the ready switch

Power On: This light ( 3210 Model 2 only) is part of the poweron switch (key). It lights whenever ac power to the printer drive motor has been turned on by operation of this key.

Proceed: When on, this light indicates that the operator can type input at the keyboard. It is turned on as a result of any of the following.

1. When an alter or display operation has been requested and the attachment is at a point at which typed input is required for the store or display operation.
2. As a result of a request-key operation. The program, i this case, has issued a read command to the printer keyboard as a result of accepting the at caused by the request-key operation.
3. When the attachment has accepted a read command that has nothing to do with a request-key operation. If the request key is pressed, and the adapter accepts an unrelated read command (one that is not the result of pressing the request key), both the request pending and the proceed lights will be on.

Request Pending: This indicator, when on, indicates that a reques key operation has been initiated, but that attention status has not yet been accepted by the CPU.

## 3210 KEYBOARD

- The printer and keyboard are mechanically connected but are electrically independent in operation.
- Contacts in the keyboard send coded signals to the adapter for Contacts in the keyboard send coded signals to the
The keyboard of the console printer is similar to that of the
standard Selectric I/O printer except that the Tab and Backspace
keys are blocked and untab
The printer operational shaft restores the keyboard mechanically each print cycle.



## STROBE

Strobe is a line brought up by the strobe contact in the keyboard, after the data contacts have made, to signal the control unit that data is available at the keyboard

## 3210 KEYBOARD CODES

The keyboard transmits data to the system, using an eight-bit keyboard code. This code consists of the standard six BCD bits generated by the keyboard contacts, plus two bits to indicate case (shift). The BCD code consists of six bits plus parity: B,
A, 8, 4, 2, 1, and C
Each of the 44 printable (graphic) character keys, as well as the space bar, shift, and return keys, generates its own BCD code. Because the single BCD code generated by each of the keys can represent either of its two associated graphic characters, the shift key contact determines which character will be transmitted.
The shift key is unique in that it generates two BCD codes. Pressing either shift key during a read opeation generates the uppercase code (842). When the shift key is released, the lower the uppercase code and locks the shift The shift is unlocked by pesin either sift key. As before, the loweras pressing either shift key. As before, the
generated when the shift key is released.
This code, like the keyboard code for any other character, is transmitted to the system, where the microprogram identifies it as a shift code rather than a character code; then does nothing further with it.
nadation to generating the BCD code, the shift key has a contact that signals the system directly regarding its uppercase (shift) or lowercase (no-shift) status. This contact adds two bits ( 0 and 1 ) to the BCD code to further indicate uppercase or lowercase characters.
Note: A single bit suffices to do this, but adding two bits (0 and 1) rounds out the BCD coding to an eight-bit configuration acceptable to the system, and at the same time maintains parity
For uppercase characters, the two bits are both ones; for lowercase characters, they are both zeros.
For CPU use, the 3210 keyboard code must be translated to EBCDIC as described under " 3210 PR-KB Code Translation." The keys and lights on either side of the typewriter keys are described under "Control Keys and Indicators."

## 3210 PRINTER

- The 3210 console printer is a version of the IBM

Selectric $® 1 / O$ printer known as the Selectric $1 / O-I I$.

- The print element has a preferred character arrangement that was custom-designed for the System $/ 370$.
This section describes the optimized arrangement of characters on the print element, and the tilt/rotate codes used to position them for printing. These codes, supplied as output position them for printing. These codes, supplied as output
from the TE (Write Data) register in the attachment, are shown in the chart at the right.
Each half of the print element (side 0-front, side 1 -back) has 44 graphics.
In write (print) operations, the EBCDIC representation of the character to be printed is modified (as described nder "PR-KB Code Translation") and is used to address the corresponding tilt/rotate code in the translation table. The iit/rotate code then enters the TE (write data) register. The 7-bit from the TE register selects the appropriate side of the print element, depending on whether the bit is 0 or 1 .
This selection has nothing to do with uppercase or lowerase, but is governed by the preferred location of the graphic on the print element. The keyboard and tilt/rotate codes are ntirely unrelated and independent.
Example: The characters 1 and $=$ are both on the same side of the print element.
. emen incates to the attachment which side (front or If this indication print
If this indication does not agree with that called for by he 7 -bit in the TE register, the print element is rotated 80 degrees to present the opposite side for graphic selection
The printer also has interlock The printer also has interlock contacts for indicating End additional contacts ORed together to indicate Shift, Print, and Operational Feedback conditions.



## 3210 TRANSMISSION CODES

This section shows the keyboard codes generated by each of the 3210 character and function keys. Also shown are the tilt/ rotate codes the system must furnish to print the various graphic characters.

HOW TO USE THIS TABLE
The table is divided into two sections, each having five columns. The wide center column in each section is the original six-bit keyboard code to which two positions are added in the adapter circuitry by the shift key contact. If the shift key is down, these two positions will contain 1s. If the shift key is up (in th no-shift position), these two positions will contain 0 s. The resulting eight-bit code is acceptable to the adapter circuitry in the CPU

On either side of the center column is a narrow column containing the character (graphic or function) represented by this new eight-bit code.
Note: The HEX value next to each graphic character in the narrow columns is an expression of the EBCDIC representation of that character and is not related to either the keyboard or T/R codes. It is given only for the reader's convenient reference Characters in the No-Shift column have zeros in bit positions 0 have ones.

The Tilt/Rotate code for each graphic in the narrow columns is indicated in the adjacent wide columns by the connecting double-headed arrows.
Thus, for the graphic digit 5 , the keyboard code is: 0011 01 01, and the Tilt/Rotate code is: 11010011
For the graphic symbol \%, the keyboard code is: 11110 01 , and the Tilt/Rotate code is: 11000110 . Parity bits
are disregarded in this example.



- The CPU uses the Extended Binary-Coded-Decima

Interchange Code (EBCDIC).

- Input from the 3210 Console Printer-Keyboard
comes in the keyboard code.
- Output to the 3210 printers must be in the Tilt/Rotate code of the IBM Selectric® I/O-II printers.
- Because of this, data translation to and from EBCDIC is required for all 3210 input (read) and output (write) operations.
- This translation is accomplished by a microprogram routine using the appropriate translation table in control storage, as shown under "Printing the Punctuation Character, Colon".
The PR-KB transmits 88 printable graphic character codes that must be translated to EBCDIC for CPU use and to the $T / R$ code for printing. These characters are
26 Uppercase letters A-Z
26 Lowercase letters a-z
10 Digits 0-9
26 Special symbols
Also, certain function (Space, New Line, and
hift Key) codes are also encoded and transmitted
The shift key code is translated and investigated by the microprogram, but once identified, is disregarded
This is because shift operations do not use the shift-key This is because shift operations do not use the shift ode (see Shift Cycle Operation ), and because the都 it a
.
The Space and New Line codes are translated to and rom EBCDIC just like any other character. The chart shows the EBCDIC byte assignments for the 3210 grap
and functions. functions.
The full-page drawing on the facing page shows the overall translation scheme for the PR-KB read and write operations, us
an example.
In read operations, data is translated from the keyboard code to EBCDIC.
In write operations (and every read operation has an accompanying write operation), EBCDIC is translated accompanying write operation), EBCDIC is trat.
into the Tilt/Rotate code used by the printer.

Both the EBCDIC and Tilt/Rotate codes are stored in Both the EBCDIC and Tilt/Rotate codes are stored in
separate sections of control storage. For convenience of separate sections of control storage. For convenience of
addressing, however, these two sections occupy adjacen addressing, however, these two sections occupy adjacent
positions in the same block of storage. The address of the codes in the translate table are:

F700-F7FF


Bit assignments for the 3210 character sets are shown in the clear areas surrounded by the heavy lines. Characters in the shaded areas may print for their respective
bit combinations, but these characters are not guaranteed.

## PRINTING THE PUNCTUATION CHARACTER, COLON (:)

 each of the 88 graphic (printable) characters
the Space and New Line function characters.
The lower half of the block contains the Tilt/Rotate Selectric codes for the same characters, although they are not Selectric in the same order in that half. All unused positions of this
have been filled with zero codes. wer half of this chart shows the character whose Tilt/Rota code is stored there. The character below the diagonal line is the hexadecimal (HEX) representation of the Tilt/Rotate code for that character (as it would appear when transmitted to the TE-register).
11110110 for which the HEX rode for the colon (:) Another example: the T/R code for a capital (upper case) W is: 1011 0111, or in HEX
${ }^{8} \quad 7$
To find the Tilt/Rotate code for any of the 88 graphic or two function characters, refer to the charts shown under 3210 PRINTER.
Note that the cycle-clutch bit (bit 6 in the $T / R$ code) is the function characters.

## yboard to EBCDIC Table

Note: The 0 -bit of the keyboard code is removed by the
microprogram to form the address of the EBCDIC table.

0x

1x
2x
$3 x$
$4 x$
5x
6x

7x
8x
$9 \times$

Ax

Bx
cx

Dx

Ex
Fx


Character to be printed $\square$ $T / R$ decode for the character (expressed in HEX)
*Note: New Line (N/L) is handled by a special microcode (See GKDT routine).

On a write operation, the $N / L$ character goes into the
TE register as a 4 -bit only. This initiates both a carrier
return and an index (line space) operation but no print cycle.

NBCDIC to $\mathbf{T} / \mathbf{R}$ Table The 0 -bit is added to the EBCDIC character by the microprogram to form its address in the $T / R$ table.

## REMEMBER

There is a Reader's Comment Form
at the back of this publication.
U.

- The 3210 PR-KB integrated attachment is an electronic package hat works with the microprograms to control data flow between the system and the PR-KB.
- The adapter (attachment) contains the four hardware registers: TA, TT, TI, and TE.
- The entire circuitry package comprising the adapter is contained in seven MST cards located on boards 01A-A4 and 01F-A1. The drawing on the facing page shows the overall seheme of data flow and control provided by the adapter under direction of the system microprograms. The heavy lines at the top are the EBO lines; those at the bottom are the EBI lines. These busses transmit either data or co trol information, depending on which registers are gated ( X ). The thin lines denote control signal paths.
Each of the registers in turn is described fully and separately in this section. The small print under each register in the drawing is the page number of the lo

3210 DATA AND CONTROL REGISTERS

- Four registers in the 3210 PR-KB adapter provide control of printer-keyboard input/output operations. These are th the printer-keyboard input/output operations. These are the
TA (Tag Out), TT (Tag In), TI (Bus or Data In), and TE (Write Data) registers described in the following pages.
- The condition of the individual latches that make up these registers may be observed in the A-register display lights with the roller switch in position 2 .



## TA-Register

- The microprogram initiates and controls PR-KB operations through the TA-register.
The TA-register (also known as the Tag Out register) consists of eight data-bit latches and a parity-bit latch. Each latch represents one of the bits of external bus-in byte 1 . All of the latches are reset by POWER-ON RESET, or by the output of a common AND circuit, which also gates the latches on. Machine circuitry delays the set gate to the latches to keep it up after the reset line drops, allowing the incoming bits to turn on their respective latches.
The TA-register bit-position latch assignments and their functions are
TAO Read. This bit sets the read latch to develop read mode and initiate a keyboard (input) operation.
TA1 Write. This bit sets the write latch to develop write mode and initiate a PR-KB print (output) operation.
TA2 Stacked Request. (Interrupt stacked.) This bit sets the stacked request latch to initiate a request when status is stacked.
TA3 Share Reset. This bit resets the Rd/Wr share (request) latch.
TA4 Attn Reset. This bit, when the system is in run mode, resets the end, cancel, and ready share request latches When in not-run mode, it also resets the Attn latch.
TA5 Sense Share. This bit causes a console request and initiates the PR-KB microprograms that perform a sense command. When in Alter/Display (A/D) mode, this bit resets the $A / D$ latch.
TA6 Spare. This bit has no assigned function. TA7 Alarm. This bit turns on the audible alarm.



## TE Register

- The microprogram translates output data to the console printer $T / R$ codes and sends it to the $T E$-register for transmission to the tilt/rotate magnets.

The TE-register consists of nine polarity-hold latches that receive the 8 -bit (plus parity) tilt/rotate code for each character transmitted from the tilt/rotate translate table in control storage, as described under " 3210 PR-KB Code Translation." The TE-registe acts as the adapter-to-printer interface, and under control of the microprogram, transmits the tilt/rotate signals directly to the
mpective magnets in the primer.
 develops the printer function-character codes for Space and New Line, and develops the following printer function control lines:

Pick space (no work) magnet,
Pick cycle clutch,
Diagnostic strobe, and
Gate shift magnet.


## I-Registe

- The TI-register sends coded keyboard characters to the CPU during read or alter/display operations.
The TI (keyboard interface) register consists of eight polarity old latches. Six of these accept data from the keyboard terposer contacts in the six-bit Selectric Keyboard code (B-A-8-4-2-1). The seventh latch is set when the shift key is B-A-8-4-2 (keyboard in uppercase), and the eight latch accepts operated (keyboard in uppercase), and the eight latch accepts
the C-bit.
The outputs of these latches go to the external assembler for
byte 0 where they place the keyboard bits in the low-order bit positions (2 through 7) of the byte. The shift key (keyboard uppercase) latch goes to both the 0 - and 1 -bit positions of the assembler. Thus, if the shift key has been operated, bit positions 0 and 1 of the assembler will contain ones; if the shift key was not operated, both of these bit positions will contain zeros. The keyboard C-bit, of course, sets the P-bit latch in the Tl-register
As described under " 3210 PR-KB Code Translation," the microprogram ignores the 0 -bit in forming the addresses of he EBCDI codes in the look-up table, but uses this bit in forming the address of the tilt/rotate codes.



## TT-Register

- The TT (Tag-In) register stores the status of several input control signals from the PR-KB for examination and use by the microprogram.
- This register is associated with the control keys and indicator lights on the documentary console.
- Unlike the other three registers of the attachment, the TT-register consists of individual latches scattered throughout the logic pages, with each having its own set and reset lines. puts of these latches are gated to the external assemb for byte 2 (logic pages: BE142, 143, 144, 152, and 153 The TT-register contains eight bit latches that store the status of as many PR-KB input control conditions generated either auto the ared by col drawing on he facing $P$ and described under "Control Keys and Indicators" on page 7-6. The other two tathes are set by certain combinations of circuit conditions as indicated in the drawing. The five lights that indicate associated signal conditions are shown at the right side of the drawing.
When the branch control word addresses the TT-register, the latch outputs are gated through the external assembler to the
A-register for testing.
The TT-register bit-position latch assignments and their
functions are:
TTO Attention: This latch turns on (when the request key is operated) to present attention status to the CPU. When the attention latch is on, it also lights the request pending indicator lamp. TA4 resets the attention latch after the microprogram puts the attention bit in the unit-status register.
TT1 Ready. This latch indicates that the console printer is ready (forms are in position and the ready key has been operated). If the printer is not ready for any reason, the associated intervention required light will be on
TT2 Alter/Display Mode. This latch indicates that the printerkeyboard is operating in the alter/display (manual) mode. The operator must manually establish this mode of operation by pressing the alter/display key. When this latch is on, the atter/display mode light is on to indicate that the system is ready to accept characters one at a time from the keyboard
TT3 Time Out. Indicates an error condition caused by failure of the printer-keyboard to go busy within about one second of receipt of a character from the adapter during a print operation while either reading or writing.
TT4 Ball Side. This latch is operated by a contact in the console printer that indicates which side of the print The line from the printer that print (facing platen). Thed Tromed in $U$ prer a this latch is is compared by the microprogram with the 7 bit of the TE register to determine whether a shift (180-degree rotation) of the print element is required.

TT5 End This latch turns on when the End key is operated to terminate a read, write, or alter/display operation Formerly known as End of Block (on System/360) so that the operator can start a new manual operation The End latch issues a new console request.

TT6 Request. This bit represents the output of a multilegged OR block that indicates that the adapter is ready to transmit or receive data, and signals the CPU (by requesting a share cycle request) to begin the operation.

TT7 Cancel. This bit indicates that the cancel latch was turned on by operating the cancel key. The cancel latch can be turned on during a read operation only, and sets the unit exception bit in the UCW unit-status byte.

## Time-Out Circuit

This is a safety circuit designed to reset the PR-KB attachment and notify the CPU if the printer does not respond within approximately one second of receipt of data.
The object is to prevent tieing up the system or allowing magnets to burn out if the printer is down due to such causes as broken belts and jams.

## Circuit Description

Carry-out counter 32 delivers a pulse from the Time-of-Day clock approximately every second. If the cycle interlock latch has not been reset by the printer's having gone busy, the carry-out counter 32 pulse turn on (H)p-flop tigger and, provided printer is not 3 A/D to turn on bit Request line.
When the microprogram detects the time-out bit (TT-3), it resets the PR-KB attachment, sets the unit check bit in the CSW, and turns on the equipment check bit in the PR-KB sense byte.


PD 014 for 3210



This output turns on bit 6
in the TT-register, which is tested by the microsprogram during alter/display operations to determine whether the device requires service.


This is the normal multiplexer trap request line. It is blocked by
H-regitser bit 7 H-register bit 7 when an
A/D operation is initiate A/D operation is initiated.


## 3210 WRITE OPERATION

OBJECTIVES: Print the two characters .- a A

1. Print small letter a
a. Write latch (TA-Reg bit-1) turned on by write command Write latch, with Data Ready latch off, (data not ready) and printer not busy, turns on $\mathrm{Rd} / \mathrm{Wr}$ Share Request latch.
b. Microprogram generates Gate TE pulse and sets Data Ready latch.
c. Microprogram (TA Reg bit-3) brings up Share Reset momentarily to turn off $\mathrm{Rd} / \mathrm{Wr}$ Share Request latch.
d. With Data Ready latch set, printer still not busy, and $\mathrm{Rd} / \mathrm{Wr}$ Share Request line down, the Cycle Interlock latch turns on.
e. Cycle Interlock latch picks the printer cycle clutch to start the print shaft turning in the printer. The feedback contac the 3210 closes to bring up both the Printer Busy and dback lines.
f. Printer Busy (printing the character a), with Cycle Interlock latch on, resets the Data Ready latch.
g. Data Ready line being down with printer still busy, resets the Cycle Interlock latch.
h. Printer Feedback contact opens, dropping Printer Busy and ending the cycle.
2. Rotate the print element (see Shift Cycle Operation).
a. Write latch on, Data Ready latch off, and printer not busy (same conditions as in step 1a), turns on Rd/Wr Share Request latch.
b. Microprogram generates Gate TE pulse and sets Data Ready latch. This time, the character in the data register is a shift character. The microprogram recognizes it, discards it, and compares bit- 4 of the TT-register with bit 7 of the TE register and finds that they are not the same (not ball-sid match).
c. Microprogram (TA Reg bit-3) brings up Share Reset momentarily to turn off $\mathrm{Rd} / \mathrm{Wr}$ Share. Request latch.
d. With Data Ready latch set, printer not busy, and Rd/Wr Share Request line down, Cycle Interlock latch turns on

This time, because we did not get a ball-side match (Step 2 b ) the Cycle Interlock latch picks the printer shift magnet instead of the cycle clutch magnet.
The remaining steps in this cycle are the same as in $f, g$ and $h$, above.

## 3. Print capital letter $A$

This sequence is exactly the same as for printing the small letter a.
4. Gate New Line character

This sequence is like that for the Rotate the Print Elemen sequence except that the carrier return magnet is picked instead of the shift magnet in the printer.

Write Latch
*Gate TE

Data Ready Latch

Cycle InIk Latch

Pick Cycle Clutch Mas

Printer Feedback
Printer Busy

RD/WR Request LH
*Share Reset

Pick Shift Magnet

*Microprogram Initiated


## SHIFT-CYCLE OPERATION

The shift-cycle sequence of the 3210 is based on both the new-design shift mechanism of the Selectric $1 / 0$-II consol printer-keyboards, and a new concept of shift-position dentification
Because the graphic characters are distributed about the print element (print head) in a preferred arrangement in the 3210 RR-KBs, it is no longer correct to relate these characters to the terms uppercase and lowercase. Although these terms persist, they are no longer true for the 3210, and the characters are more precisely related to their physical location on the spherical print elements as side 0 (front) or side 1 (back) characters. Refer to drawing on page 7.8 for the location of the character on the print element. The new shift mechanism has only one magnet; and each time it is pulsed, the print element rotates 180 degrees to position either side 0 or side for printing, and stays there.
every printing operation, the microprogram compares位 (TT see whether the print element needs shifting.
see whether the print element needs shifting.
that is ready to print, and the character prints. The microprogram then adds one to the address counter and subtracts one from the data character counter.
If the bits don't compare, a shift cycle takes place and the counters remain unchanged.
The microprogram calls this comparison the "Ball Side Match." The match results when bit 4 of the TT-register and bit 7 of the TE (Data) register are the same, and the character prints. If the two bits are not the same, then a shift cycle, stead of a print operation, occurs.
The following decode shows the four possibilities that determine whether a print or a shift operation will occur:

| TT-register <br> Bit 4 | TE-register <br> Bit 7 | Resulting <br> Action |  |
| :---: | :---: | :---: | :---: |
| 0 | 0 | $=$ | Print |
| 0 | 1 | $=$ | Shift |
| 1 | 0 | $=$ | Shift |
| 1 | 1 | $=$ | Print |

These registers may be displayed by the lower roller switch on the CPU console. During print operations, if TE bit 7 is on (1), the corresponding light is lit, and those characters on the back side of the print element can print. (Refer to "Print Tilt/Rotate Codes" for a visual representation of these characters.) The labeling on this switch position is "Ball Side", and the legend explains: " $1=$ PRINT" or " $0=$ print", referring to the uppercase or lowercase characters that can print.
Of course, if a mismatch exists, a shift operation occurs before another CPU cycle is requested to print the character

RD/WR Mode


- The 3215 Console Printer-Keyboard consists of a wire-matrix printer with a separate elastic-diaphragm keyboard.


## 3215 KEYBOARD

- The keyboard is the elastic-diaphragm-switch keyboard that encodes the characters in EBCDIC for direct transmission to he system. No translation is required.
- This self-contained keyboard is independent of the printer in every way.
- The arrangement of the keys is the same as for the 3210 printe keyboards.
In external appearance, the 3215 keyboard looks identical to hat of the 3210, see " 3210 Keyboard." Internally, however, it is quite different. The 3215 keyboard uses permissive-make contacts to encode the characters. An electromagnet restores the keys that are interlocked to prevent operation of more than one at a time. For additional information regarding this keyboar consult the Theory-Maintenance manual for the IBM 3215 Console Printer-Keyboard, SY24-3560.


## 3215 PRINTER

- The printer uses no-work magnets to operate seven individual print wires arranged in a vertical row in the print head.
- The print head and magnets move back and forth along the print line, propelled by a stepper-motor-driven lead screw.
- As the print head moves, seven bytes of data fire the magnet selectively to construct the characters out of dots (made by the print wires) within a 7 by 7 matrix pattern.
- No uppercase or lowercase shift operations are required by the 3215 because this machine reproduces the characters from their matrix images in storage.
- Two driver cards in the printer provide power for the stepper motor, print-wire magnets, and carriage clutch.
- Puise emitters on the lead screw provide feedback signals to the system for control of printing and print-head movement
- Pulse emitters on the lead screw provide feedback signals to the system for the control of printing and print-head movement.
- The printer uses the same pin-feed carriage as the 3210 models. Although the 3215 Console Printer-Keyboard performs the same functions as the $3210-\mathrm{print}$, space, and new line (carrier return with line feed), it performs the first two in a new way, using new mechanisms.
To print with the 3215, the adapter translates from EBCDIC to the 7 by 7 matrix code. This code is then placed in the write data (word 1 and word 2) registers and gated, byte-by-byte, to the print-wire magnets.
Additional information on this machine is available in the Theory-Maintenance manual for the IBM 3215 Console Printer Keyboard, SY24-3560.


## 3215 Print Operation

- The 3215 prints by firing the print wires according to the character images (matrix codes) appearing successively in the write data (word 1 and word 1) registers.
- The microprogram moves the two-word matrix code from its storage module into the write-data register in two word cycles for each character, including the space character.
- As the print head sweeps across the print line, print emitte pulses from the printer gate the successive bytes of the matrix code to the print magnets.
- Byte seven, and bit seven of each byte, are not used. Thes positions always contain zeros and are included only to preserve byte and word formats.
The 3215 is a matrix printer. It prints by firing the print magnets in a specific sequence for each character as the print head moves along the print line. The sequence for each character is contained in the two-word matrix code. This code contains an image of the dot pattern that forms the character.
The microprogram, using the procedures described under " 3215 PR-KB Code Translation," locates the matrix code, and in two word-cycles, moves it into the word 1 and word 2 registers. From here, emitter pulses supplied by the printer gate firing pulses to the print magnets for every corresponding bit that is on (set to 1 ) in the word 1 and word 2 registers. During the first word cycle, the microprogram moves word a updates the address count by four. (word 1 registers, the word- 2 position but is not used in this position) During the second word-cycle, the microprogram moves word 2 from the storage module into the word-2 position of the word 1 and word 2 registers, and starts printing.
If, for some reason the desired character is not ready in the word 1 and word 2 registers, the print head continues to move without printing and the print position is left blank. In this case, the machine hardware initiates an automatic backspace function (this function cannot be initiated manually) and retries the write operation.
The restoration time of the print-magnet armatures prohibits firing the same magnet at consecutive firing points (it can fire only at alternate firing points); therefore the same bit is never on (1) in successive bytes. Successive firings are prevented only by design, as the assigned dot-pattern format of each character (as expressed by the two-word matrix code) takes this limitation into account, and no character contains two horizontal dots that
are not separated by at least one firing position. The armatures restore under their own spring tension.
When the print head reaches the end of the print line it operates the right margin-stop switch and the microprogram initiates a New Line function.


## 3215 PR-KB CODE TRANSLATION

- Code translation for the 3215 involves transmission to the write data (Word 1 and Word 2) registers of the matrix image of the character to be printed.
- This image is stored as a doubleword in the MATRIX CODE table in control storage.
- Using the EBCDIC representation of the character, the microprogram locates the address of the matrix code in the matrix code table.
- No translation is required for the New Line (carrier return with line-feed) function.
The EBCDIC of the character to be printed is transformed into the address of its two-word image in storage. This image, called the matrix code, is a virtual image of the dot pattern of the character. The microprogram executes two word-cycles to send this code to the Word 1 and Word 2 data registers, where it is used to fire the print-wire magnets as described under "Printing the Punctuation Character, Colon (: )'
Transforming the EBCDIC into the address of the matrix code requires two routine or operations, both involving fixed data in storage. The first routine selects the module or block of storage in which the matrix code is stored. The second routine pinpoints the matrix code within the module.


## Module Selection

The 88 matrix codes are stored in three modules: B8, B9, and BA. The microprogram branches on bits 1 and 2 of the EBCDIC of each character to select its module according to the following fixed format:

## MATRIX CODE

Address
$00=88 x x$
$00=88 x x$
$01=88 x x$
$10=B 9 x x$
$11=B A x x$

## Example


Bits 1 and 2 are 10; therefore module is B9
This gives us the module (B9) and the high-order portion (byte) of the matrix code address: B9xx

## Address Development

The low-order ( $\mathrm{x} x$ ) portion of the matrix code address is developed by the microprogram, using the EBCDIC of the character to be printed, and a table known as the F9XX
First, the microprogram modifies the EBCDIC by forcing the zero bit to 1 (this is necessary because some characters have a 0 in this position). The modified EBCDIC now becomes the low-order ( xx ) portion of the address of a byte in the F9XX Table.

## Example: <br> Capital letter G <br> HEX = C7

Thus, substituting $\mathrm{C7}$ for xx in the table address $\mathrm{F9xx}$, we get F9C7.

F9XX Table


This is the address of the byte in the F9XX table that completes the address of the matrix code within the module. Looking at the F9XX Table, we find that this byte is 38 . Therefore, in our example, $\mathrm{B9} 9 \times$ becomes $\mathrm{B938}$. This is the address of the loworder byte of the two-word matrix code for capital letter G. The microprogram now addresses location B938 in storage a loces the his word of the matrix code for G , and moves this word into the Word- 1 register.
word of the matrix code into the Word-2 register (A second Word 1 also moves into the Word- 2 register at the same time th Word 1 also moves into the Word- 2 register at the same time that effect of the machine wiring and has no effect upon the operation of the write-data register).
From the Word 1 and Word 2 data registers, the active bits are gated in parallel, byte by byte, to the print-wire magnets. This procedure is repeated for every printable character and for the Space function, for which the two-word matrix code is all zeros.
No translation to the matrix code is required for the New Line function, which can be initiated by gating 08 into the TE-
register

3215 7x7 Matrix Codes

| character | matrix code |  | character | matrix code |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Word 1 | Word 2 |  | Word 1 | Word |
| a | 040A200A | 201E0000 | A | 1 E 204880 | 48201E00 |
| b | FE002200 | 221C0000 | B | 827C8210 | 82106C00 |
| c | 001C2200 | 22002200 | c | $7 \mathrm{C820082}$ | 00824400 |
| d | 001 C 2200 | 2200FE00 | D | 827C8200 | 82007C00 |
| e | 001 C 2208 | 22180000 | E | FE009200 | 92008200 |
| f | 20007E80 | 20800000 | F | FE09000 | 90008000 |
| g | 00102802 | 28023C00 | G | 7 C 820082 | 10825C00 |
| h | 00FE0020 | 00201E00 | H | FE001000 | 1000FE00 |
| i | 000000be | 00000000 | 1 | 008200FE | 00820000 |
| j | 00020002 | BC000000 | J | 04020002 | 0002FC00 |
| k | FE000814 | 22000000 | K | FE002010 | 48048200 |
| 1 | 000000FE | 00000000 | L | FE000200 | 02000200 |
| m | 1E20003E | 00201E00 | M | BE402010 | 2040BE00 |
| n | 3E002000 | 201E0000 | N | BE402010 | 0804FA00 |
| - | 001 C 2200 | 221c0000 | $\bigcirc$ | $7 \mathrm{C820082}$ | 00827C00 |
| p | 3E002800 | 28100000 | P | FE009000 | 90006000 |
| q | 10280028 | 003C0200 | a | 7 C 820082 | 08847A00 |
| r | 201E0020 | 00200000 | R | FE009000 | 98046200 |
| s | 00102A00 | 2A040000 | S | 64920092 | 00924C00 |
| t | 002000FC | 02200000 | T | 8000807E | 80008000 |
| $u$ | $003 \mathrm{CO200}$ | 023C0000 | U | FC020002 | 0002FC00 |
| $v$ | 00380402 | 04380000 | $\checkmark$ | F0080402 | 0408F000 |
| w | $3 \mathrm{CO2000E}$ | 00023c00 | w | FC020418 | 0402FC00 |
| x | 00221408 | 14220000 | x | 82442810 | 28448200 |
| y | 0020100E | 10200000 | Y | 8040201 E | 20408000 |
| $z$ | 0022042A | 10220000 | z | 82048A10 | A2408200 |
| ¢ | 38440006 | 00440000 | 0 | 38448200 | 82443800 |
| - | 00000600 | 06000000 | 1 | 004200FE | 00020000 |
| < | 00102844 | 82000000 | 2 | 42840288 | 02906200 |
| 1 | 00003844 | 82000000 | 3 | 84028012 | A0528C00 |
| + | 1000106C | 10001000 | 4 | 08102840 | 88760800 |
| 1 | 000000FE | 00000000 | 5 | E200A200 | A2009C00 |
| \& | 0C52A052 | 08040A00 | 6 | OC122052 | 80120C00 |
| $!$ | 000000F2 | 00000000 | 7 | 80028408 | 9020C000 |
| \$ | 205400D6 | 00540800 | 8 | 6C920092 | 00926C00 |
|  | 10443800 | 38441000 | 9 | 60900294 | 08906000 |
| ) | 00008244 | 38000000 | > | 00008244 | 28100000 |
|  | 0000DA04 | D8000000 | ? | 0040800A | 90600000 |
| $\neg$ | 10001000 | 10001c00 | : | 00006C00 | 6C000000 |
|  | 10001000 | 10001000 | \# | 2800EE00 | EE002800 |
| 1 | 02040810 | 20408000 | @ | 38448230 | 8A403A00 |
|  | 00001A04 | 18000000 |  | 0000D020 | c0000000 |
| \% | C204C810 | 26808600 | = | 28002800 | 28002800 |
| - | 02000200 | 02000200 | " | OOOOE000 | 00E00000 |



F9XX Table

| F980 | 00 | 08 | 10 | 18 | F9C0 |
| :--- | :--- | :--- | :--- | :--- | :--- | |  | 984 | 20 | 28 | 30 | 38 |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  | F9C4 | 20283038 |  |  |  | | 988 | 40480000 | F9C8 | 40485058 |
| :--- | :--- | :--- | :--- | :--- | :--- | F98C 00000000 F9CC F990 |  | 00505860 | F9CO | 60687078 |
| :--- | :--- | :--- | :--- |
| F994 | 889098 |  |  | | F994 | 68707880 | F9D4 | AO A8 BO B8 |
| :--- | :--- | :--- | :--- |
| F998 | 88 |  |  | | F998 | 88900000 | F9D8 | C0 C8 DOD8 |
| :---: | :---: | :---: | :---: |
| F99C | 00000000 | F9DC | EO E8 F0 F8 |
| F90 |  |  |  | | F99C | 00000000 | F9DC | E0 E8 FO F8 |
| :--- | :--- | :--- | :--- |
| F9A0 | 0000 |  |  |
| 0 |  |  |  | 9A0 000098 AO | F9EO | 00 | 081018 |
| :--- | :--- | :--- | :--- | :--- | :--- | F9A8 | F9A8 | C8 D0 0000 | F9E8 | 40485058 |  |
| :--- | :--- | :--- | :--- | :--- |
| F9AC | 00 | 00 | 00 | 00 |
| F9EC | 60687078 |  |  |  | | F9AC | 00000000 | F9EC | 60687078 |
| :---: | :--- | :--- | :--- | :--- |
| F9B0 | 000000000 | F9F0 | 80889098 |
| Fg |  |  |  | | F9B0 | 00000000 | F9F0 | 80889098 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| F9B4 | 00 | 00 | 00 | 00 | F9F4 |
| AO A8 BO B8 |  |  |  |  |  | | F9B4 | 00000000 | F9F4 | AO A8 B0 B8 |
| :--- | :--- | :--- | :--- |
| F9B8 | 000000 00 | F9F8 | CO C8 D0 D8 | F9BC 00 000000 F9FC $\quad$ E0 E8 FO F8

F90x

1x

2x

3x

4x

7x

F98x

9x

Ax

Cx
Dx

Fx


Example:
$\square$
1
Address of the first word of the two-word matrix code within the module.

The RDMP microprogram control word transfers the doubleword matrix code into the two-word data register in two separate cycles, governed by bit 3 of byte 3 of the control word in the C-register. When this bit is off ( $)$, both the Set Wd 1 and the Set Wd 1 a lines are active (logic page $N$ of , and word one of
code is gated into both halves of the data register.
and word two of the matrix code is gated into the word- 2 half of the data register only.

REMEMBER


- The 3215 PR-KB attachment is a separate circuitry package integrated into the CPU on Gate B, Board B1.
- The TA-, TT-, and TI-registers generally function like the corresponding registers in the 3210 attachment but with some variations.
- The TI-register accepts data in EBCDIC form (without translation) from the keyboard. For diagnostic purposes, it also accepts signals from the data-register assembler and the control/timing circuits for entry into the system.
- The TE-register is no longer a data register but contains eight latches that provide new control lines for 3215 PR-KB operations.
- Data is read out two words at a time, with the 3215 , and placed in the two-word data register by the microprogram.
- The control/timing circuits, using pulses supplied by the console printer, control keyboard interlocking, forms feeding and print-wire-magnet firing.
- The stepping-motor control circuits, using feedback pulses from the printer, control both left-and right-hand motion of the print head across the print line,
The 3215 attachment circuitry supplies all of the control lines necessary for operation of the printer-keyboard with the system. Some of these lines take care of conditions that are peculiar to the 3215. One of these conditions is late data Because the 3215 operates in a continuous mode while writing (the print head sweeps across the print line without interruption), it is remotely possible that a data character might not be present in the data register at the precise moment that the print head is passing the location where the character ser is being printed cand provides stop and sack thace signals to make thig print , and provics stop and an unlikely situation but circuitry is provided in the attachme to handle it if it ever arises. The time required to backspace the print head is more than enough to ensure that even the slowest chacter will have arived in the data register in time for the retry.
Certain online and offline diagnostic testing functions are possible with the 3215 that are not provided for the 3210 . Again, the 3215 adapter circuitry provides the signals required to perform this testing.
The adapter also provides for starting, running, stopping, and eversing the printer stepper motor. The circuitry that does this is grouped in the "stepping-motor control" block on the overal data flow and control drawing.
Because the 3215 can operate continuously (as when writing), or on a character-by-character basis (as from the keyboard), separate timing charts are included in this section for singleand multiple-character operations. In either mode, and regardless of the direction of print-head motion, the stepping-motor stopping sequence is the same and begins with the setting of th


## 3215 DATA AND CONTROL REGISTERS

Four registers in the 3215 PR-KB adapter provide control of the printer-keyboard input/output and diagnostic operations.

- These are the TA (Tag Out), TT (Tag In), TI (Bus-ln), and TE (Bus-Out) registers.
The data register is an added two-word storage device that contains the matrix image of each character while it is being printed.


## TA-Register

Except for the added bit-6 latch used for diagnostic reset, this register functions just like the TA-register for the 3210. The new latch (bit 6) generates a simulated power-on reset signal that resets, among other things, the read, write, and stacked request (TA-register bit 2) latches.

## TT-Register

This register consists of eight flip latches plus another for parity. These latches are scattered throughout the logic pages. Bit latches 0,1 , and 2 develop the same 'attention ready', and
 3210 or $A$. This tath, therefore does not apper in the 215 1 215 logic pages.
and 4 is decoded by circuits to develop the following lines

## Signal <br> $1 \quad 1 \quad$ Data Parity

100 Time Out (Cycle Interlock)
Bit 5 latch develops 'end' or 'ready share request', depending on whether it is activated by the End key or by making the

Bit latches 6 and 7 are the request and cancel key latches that function just as for the 3210 .

## TE-Register

The TE-register has new functions for the 3215. No longer a data register, the TE-register is now an important control device for gating various PR-KB control lines to the system. These lines are mainly diagnostic, to enable the service representative to simulate various signals for both online and offline testing of the 3215 PR-KB.

The register consists of eight flip latches, plus another for parity. The outputs of the zero- and one-bit latches are decoded 'gate diagnostic wire firing', and 'gate diagnostic MP lines',

Bit-2 latch generates the 'diagnostic PE timing' line.
Bit-3 latch generates the 'diagnostic integrated $\mathrm{PE}^{\prime}$ ' line.
Bit-4 latch generates the 'new-line character' line

## TI-Register

The TI-register for the 3215 , in addition to accepting input from the keyboard, also forces up certain lines for testing by gating to the CPU those diagnostic control signals shown on page 7-35.




## 3215 WRITE OPERATION

- Printer operates in continuous mode
(Motor stepping stays up until last character prints.)
a. Write latch (TA-Reg bit 1) turned on by write command.
b. $\mathrm{Rd} / \mathrm{Wr}$ Share up and Ptr not busy turn on console reques
c. Microprogram moves matrix code words from storage module into WD 1 \& WD 2 Regs, and brings up dat ready latch.
d. Microprogram brings up Share Reset to drop Rd/Wr Share latch.
$\mathrm{Rd} / \mathrm{Wr}$ Share latch being off, with Data Ready latch on, turns on Cycle Inlk and drops Console Reques
Cy Inlk on turns on Forward Latch, starts prin emitter turning, brings up Motor Stepping line.
Motor Stepping brings up PE Timings and PE Envelope.
h. PE Envelope brings up Printer Busy.
i. PE 4 pulse, with Motor Stepping up, turns off Data Ready Lt.
j. Write latch on with Data Ready off and Printer Busy, turns off Cycle Inik latch and turns on Rd/Wr Share atch to request another character.
k. Envelope collapses after 7th PE pulse, dropping Pt Busy. Cycle now repeats, starting over again with Step b, except that the Motor Stepping line remains up (Step $f$ is omitted).
This operation continues until the zero-count line comes up, indicating that the last character is in the data register.
I. This time PE 4 pulse (Step i), because the Zero Count line is up, additionally resets the Motor Stepping lin and initiates the 4-pulse sto heing sequere With motor Stepping line down, Ptr Busy drops; the stepper motor stops and cannot again pick Printer Busy (step h),



## 3215 KEYBOARD (READ) OPERATION

- Printer operates in start-stop mode.
a. Read latch (TA-Reg bit 0) turned on by Read command

Read latch, with Keybd Char not ready, turns on Proceed latch.
b. Operator presses key on keyboard. Keyboard contacts in keyboard, with keyboard not restored, bring up keyboard data lines.

Keyboard data lines being up, turn on Keybd Char Ready atch.
d. Keyboard Character Ready line up, gates Strobe Set pulse, restores (locks) the keyboard, and turns off the Proceed latch.
e. Strobe Set pulse, turns on Rd/Wr share Lt.
f. Rd/Wr Share latch, with Ptr Not Busy, turns on Console Request.
g. Microprogram takes the keyed EBCDIC data from the TIMicroprogram takes the keyed EBCDIC data from
Reg and puts it in the Wd1 and Wd2 data registers.
h. Microprogram issues share request pulse to turn off $\mathrm{Rd} / \mathrm{W}$ are latch.
i. $\mathrm{Rd} / \mathrm{Wr}$ share latch being down with data ready latch on, turns off Console Request and turns on cycle inlk latch.
i. Cycle Inlk turns on Fwd Latch, which starts print emitter turning and brings up motor stepping line (from here on action is the same as for last character in Write op).
k. Motor Stepping brings up PE Timings and PE Envelope
I. PE Envelope brings up Printer Busy.
m. PE 4 pulse with Motor Stepping up, resets data ready $L t$ and drops Motor Stepping line.
n. With Motor Stepping down, PE Envelope collapses, turning off Printer Busy.
o. Keyboard data lines drop; and because read latch is still on, the Proceed light comes on, and another character may be keyed.
This cycle of events may be repeated until the read latch is turned off by the microprogram.

*Microprogram

## EMITTER PULSE CONVERSION


drive emitter wheel has 180 teeth, $2^{\circ}$ apart. Magnetic Feedback
Emitter (MFE) pulses from this wheel control the stepper motor. The print emitter wheel has 13 equal groups of 7 teeth. These teeth generate the 7 PE timing pulses


PE


The above illustration gives approximate timing and synchronization for 'up to speed' and'continuous' operation for 1 character time



| FF1 | FF2 | FF3 | FF4 |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | PE1 |
| 1 | 0 | 0 | 0 | PE2 |
| 0 | 1 | 0 | 0 | PE3 |
| 1 | 1 | 0 | 0 | PE4 |
| 0 | 0 | 1 | 0 | PE5 |
| 1 | 0 | 1 | 0 | PE6 |
| 0 | 1 | 1 | 0 | PE7 |

The 3215 attachment contains a four-stage binary counter for keeping track of the print emitter (PE) pulses. The counter outputs provide individually identifiable PE pulses 1-7. The PE4 pulse is used to gate all the conditions that set the stop latch (see "Stop Latch Set Conditions," Page 7-47), and to reset the data ready latch for each character during read or write operations.

1. The emitter signal from the printer is amplified, and PE timing pulses are generated from the negative peaks.
2. The positive pulse triggers an integrator circuit that stays positive for a little over one cycle. With emitter pulses arriving at the correct rate, the integrator output, PE envelope, stays positive for all seven cycles.
3. PE envelope being off, sets all the FFs on. PE envelope coming on allows each negative transition at the input of the FF to complement it.



## PRINT EMITTER SYNC CHECK



A PE sync check is a value other than 7 in the PE timing
counter when the PE envelope drops. At the time PE
envelope falls, a short sampling pulse is generated through is set.

## DATA PARITY CHECK



At each PE time, a new byte is parity-checked. A sampling pulse is generated as the PE pulse falls. The parity bit for the byte being printed is gated directly from the word register; the rest of the byte is sampled after it has been gated to the wire-fire lines.

SETTING the WORD 1 and WORD 2 REGISTERS
(1)



$$
\begin{aligned}
& \text { Gates (A) and (B) } \\
& \text { Gates (B) and (C) }
\end{aligned}
$$

NXTLBL $1 \times \mathrm{LX}$ C-Reg Byte 3 Bit 3 Sets from $0 \times-\quad$ and $1 \times X$


The first of the two RDMP words sets both WD registers.
$B X, B H, B L$ at $0 X X$ cause $C$-register byte 3 bit 3 to be off. EBI bytes 0,1 , and 2 pass through the WD 1 and WD 2 registers and set in bytes 0,1 , and 2 of the WD 1 register. EBI byte 3
goes directly to WD1 register, byte 3 .
The second RDMP word with BX, BH, BL at 1 XX activates
the set to WD1 and WD2 registers gates data ready.
EBI byte 3 of the second RDMP word is not used, nor is bit 7 of EBI bytes 0,1 , and 3 .



This diagram shows the effect of forward and reverse latches on stepper-motor drive $A$ and $B$. Note that for either direction, forward or reverse, the outputs of the JK latches and decode
circuits are identical, and only the motor drive phases are swithed
before sending them to the motor.
before sending them to the motor
the 'decode' block above. hese e stepper motor and are presented in the order in which they occur.

## Chopped Forward or Reverse Singleshot

It is fired whenever the forward or reverse latch is turned on. Its purpose is to block possibe noise pulses from the feedback emitter from reaching the JK advance circuits when the motor first starts to turn.

## Accelerate Latch

This latch is used to bring the stepper motor up to speed
quickly from a stopped state.
It is set on by the turn on of the forward or reverse latches,
and its output is used to gate on the shift latch.


## Shift Latch

This latch inserts an extra pulse into the JK advance circuits, stepping the JK latches, and advancing the motor-drive phasing, which causes acceleration in the stepper-motor speed.


At the time the fourth MFE pulse arrives, the JK latches advance to 0010. This combination ANDs with Accelerate Latch to set the shift latch on. A pulse is generated and sent to the JK advance circuits, advancing the phasing sent to the motor.
At the fall of MFE6 time, the JK latches contain 1011. This combintion ANDs with 'not high speed' (used in carrier return operations) to reset the shift latch.

## Motor Downshift

At the fall of MFE6, continued acceleration is prevented by blanking out the seventh MFE pulse, thereby allowing the JK latches to remain constant during MFE7 time. This moves the phasing back to normal.


When the shift latch resets, a set pulse is generated for the motor down-shift latch. The output of this latch blocks MFE7 from stepping the JK latches, and retards the phasing.
The fall of every MFE pulse generates a reset to the motor
down-shift latch, so that the latch resets with the fall of MFE7.

## Stopping

The stepper motor comes to a halt in the same character cycle in which a stop condition is detected. Stop conditions (see also next page) are

1. New line: Microprogram originated
2. End of line: (EOL) Right-hand margin stop switch
3. Count zero: Microprogram originated
4. Data late: Attachment originated
5. Left-hand margin stop switch
6. Read latch: TA Register bit 0

Stopping is accomplished by changing the phasing to the stepper motor in such a manner as to cause reverse torque to be applied, until motion has nearly ceased; then firing a variable singleshot to provide the 12 th and final MFE pulse.
The singleshot is necessary, because motion may be so slight by the end of MFE11, that MFE12 may not be detected, leaving the

## Stop Latch and Stop Latch Buffered



The stop sequence takes place from the fall of MFE8 through e fall of MFE12.
Although the JK combination of $0 \times 00$ recurs at the fall of MFE4, MFE8, and MFE 12, the PE4 pulse (which sets the stop latch) comes near the fall of MFE6, assuring the set of the Stop Latch Buffered simultaneously with the fall of MFE8
The fall of MFE11 advances the JK latches to 1011. This combination, with K2 on, Motor-Drive Phase 2, and Stop Latch Buffered, sets the inhibit logic feedback latch (which blocks MFE12 and fires the variable-length singleshot (SS2). The output of SS2 is substituted for MFE12 (which may be weak because the emitte wheel is almost stopped) and steps the JK latches to 0000 .
With the completion of the SS2 pulse, another ( 23 ms fixed reverse operation from starting during this period

## SS2 Singleshot Adjustment

As soon as possible, set the variable singleshot (SS2) at
B-B1-E2-S13 for a plus signal 3.0 milliseconds in duration by
ither printing in read mode from the CE switches, or by setting the S -register bit 2 on, and the control-address setting to the start of BMA5, subtest 11 .
te. It is recommended that system power be dropped before card is removed that can cause the printer wire-fire drive line to float (B-B1-D2 or B2).


## Data Late

DATA LATE: Blocks the fine PE timing from firing any wires. Sets the stop latch at PE4 time.
Sets the reverse latch when fully stopped.
Sets the reverse latch when fully sto
Sets the stop latch at PE4 time.
Sets the stop latch at PE4 time.
Resets itself at PE7 of the reverse cycle.
Stops and awaits data ready.
No error condition is flagged as a result of. data late.


DATA LATE LATCH: This latch detects an overrun conditio and stops the printing; then backspaces one position.
During printing in continuous mode, if the microprogram has not set Data Ready by PE1 time, Data Late is set on.

## J and K Latch Operation



1. In the static state, the JK latches are off, and phases $\bar{A}$ and $\bar{B}$ are active.
2. Motion is started with the turn-on of the forward or reverse latch, advancing the phasing to the motor to A and $\overline{\mathrm{B}}$.
3. The rotation causes the transducer to pick up MFE1, advancing the JK latches, and in turn, the motor phasing.
4. Each MFE pulse from the drive emitter wheel advances the JK latches and drive phasing until the stop latch comes on
as a result of:
a. Count zero
b. Right-hand margin switch
c. Data late
d. New-Line latch (TE4)
e. Read latch (TAO)
5. Any of the foregoing conditions being on at PE4 time sets the stop latch.
6. At MFE 8 time, Stop Latch Buffered comes on and alters the phasing sent to the motor in such a way as to cause a reverse torque in the motor
7. By MFE12 time, the stopping sequence has halted forward motion and electrically detents the motor shaft in the home position.


This illustration shows the relationship between the MFE pulses, JK latches, and motor drive A and B .
Note that there are only eight combinations of the JK latches, and that they are repeated three times per character.


The exchange of data between the CPU and the attachment is controlled by three latches.
R-W Share: Tells the CPU (via Console Request Trap or TT-Reg bit 6 ) that the attachment is ready to receive (write) or send (read) data.
Data Ready: Tells the attachment that the word registers have been set with data to be printed
Cycle Interlock: Indicates that an operation has started and blocks another request for data via the RD-WR Share until the current character is printed. The normal starting sequence lows:
Write: Microcode turns on TA-register bit 1, which in turn sets the R-W share latch. Console Request tells the microprogram that the attachment is not busy and the two read words are executed. The second RDMP word sets the data ready latch.
The microprogram now issues a Share Reset (TA bit 3). The R-W share latch resetting, turns on Cycle Interlock, which sets the fonward latch, starting stepper-motor sequence.

Cycle Interlock prevents RD-WR share from requesting another byte of data until MP Busy drops (end of PE Envelope), when Data Ready is reset, allowing Cycle interlock to reset. Console Request is blocked until MP Busy (PE Envelope) drops, In continuous mode, the forward latch remains set and does not use Cycle Interlock for the remainder of the characters printed. Forward Latch: In continuous mode, the first time Cycle Interlock sets on, the forward latch also sets on. It remains on until all characters are printed and the stop latch is set, and the variable singleshot times out.
In read mode, the stop latch is set each PE4 time, so that Forward comes on and off for each cycle.
Reverse Latch: This latch is set from either New Line or Data Late. It causes the stepper motor to go in the reverse direction until the left-hand margin stop is detected.
Reverse Mode: A new-line operation (TE bit 4) may or may not require movement of the print head to the left. Because of difficulty maintaining a consistent left-hand margin using only
follows
Power Up: Stop switch made on power up, resets reverse mode.
One char after forward: The forward latch coming on sets reverse mode. This is because at the end of one characte cycle, the LHM stop swith is sti i mad. The revise mode en the LHM stop switch is sill $m$ a, we even though the LHM stop
New Line is called for. Return from more than one character out: As travel to the lef closes the LHM stop switch, the reverse mode latch is reset. Motion stops in the same cycle.

## Motor Data Se

Gates the set to forward and reverse latches. This line is off from the time Chopped Forward or Reverse turns on the stepping latch until after the time-out of the variable and then the 23 MS singleshots.

## Motor Data Reset

Applies a reset to the forward and reverse latches. It is the inverted output of the stepping latch, and is off from the time Chopped Forward or Reverse sets 'stepping' until the fall of the variable singleshot resets 'stepping'

## FORWARD OPERATION-PRINT A SINGLE

## CHARACTER AND STOP

1. Cycle Interlock latch, in response to a Read/Write Share Request, turns on Forward (Go) latch. With motor control latches J1, J2, K1, and K2 off, forward latch brings up Motor Drive Phase 1 (A), SS1, Stepping and Accelerate latches, and drops Inhibit Logic Feedback.
2. With Forward latch on, the motor turns and the forward drive emitter generates the first pulse-Fwd MFE1. The leading edge of the Fwd MFE pulse brings up Logic Feedback and turns on the stepper-motor control latches J 1 and J2, and brings up Motor Drive Phase 2(B).
3. The trailing edge of Fwd MFE 1 pulse drops Logic Feedback and turns on motor control latch K1.
4. With motor control latches J 1 and J 2 both on and K 2 off the K1 latch going on turns off Motor Drive Phase 1 (A).
5. PE Envelope is brought up by the leading edge of the first PE pulse to gate seven print emitter pulses to the counter.
Note: Drawing is not to scale; refer to "Emitter Pulse conversion," page 7-40, for explanation.
6. Advanced by the K1 latch having come on, the stepper motor turns another increment, generating Fwd MFE pulse, and bringing up Logic Feedback for the second time.
The leading edge of Fwd MFE 2 pulse turns off motorcontrol latch J1 and turns on K2
7. The trailing edge of Fwd MFE 2 pulse drops Logic Feedback and turns off stepper motor control latch K1, dropping Motor Drive Phase 2 (B), advancing the stepper motor another increment.
Note: Fwd MFE pulses are drawn different lengths to show how they shorten as the machine speed up, and lengthen as it slows down.
8. The leading edge of Fwd MFE 3 pulse brings up Logic Feedback, turns on motor control latch J1 and Turns off J 2.
9. At Fwd MFE 4-pulse time, the leading edge of the pulse brings up Logic Feedback in the usual manner and turns off stepper motor control latch J .
With J 1 and J 2 both off, and the Accelerate latch on, $K 1$ being on turns off K2 and turns on the Shift latch, Note: This is not a shift for upper or lower-case printing as for the 3210; it is for a shift in stepper-motor speed.
10. Shift latch output is ANDed with a delay circuit to produce the Upshift pulse.
11. The Upshift pulse interrupts the Logic Feedback line, effectively breaking it into two pulses and turning off $K 1$. The stepper motor responds to this added pulse in an effort to catch up.
12. When the Upshift pulse times out, Logic Feedback again comes up, and with J1, K1, and K2 all off, turns on J2 and resets the Accelerate latch.
13. With K 1 and J 2 on, and J 1 and the High Speed lines down, the Shift latch turns off. (Refer to page 7-48).
14. Shift latch going off brings up Downshift.
15. During this operation, the print emitter has been turning and generating PE pulses.
At PE-4 time, this pulse gates the Stop latch (to begin the stopping sequence) either because the character being printed on a write operation is the last character to be printed (zero count), or because the machine is operating in start-stop mode in a keyboard (read) operation. In either Read or Write mode, the Stop latch is set at PE-4 time because of an End-of-Line condition (right margin switch has been operated.)
16. Fwd MFE 7 pulse drops the Downshift line.
17. At the end of Fwd MFE-8 time, when Logic Feedback, J1, J2, K1 and K2 lines are down (starting conditions for down, Stop latch Bfd Drive up 1 and 2 lines ar MFE)

## FOUR-PULSE STOPPING SEQUENCE

18. Because the Fwd and Stepping lines are still up, the opera tion continues as in steps 2,3, and 4 for Fwd MFE pulses 9,10 and 11.
At Fwd MFE 11-pulse time, because Motor Control latch K2 in on again, with Motor Drive Phase $2(\mathrm{~B})$ an Stop latch up, SS2 is fired to bring up inhibit logic feedback and blocks any further feedback of MFE pulses into the logic.
19. When SS2 times out, the Forward (Go), Stepping, Stop latch, and Stop Latch Bfd lines drop, and the stepper motor stops, leaving the logic restored to the starting conditions.




## ALTER/DISPLAY OPERATIONS

- Alter/display operations are microprogram-controlled manua operations.
Alter/display operations permit the operator to access and alter data stored in the system, and provide a printed record of the his capability is not provided for the remote Onsole printer-keyboard (3210 Model 2).
Note: In alter/display operations, alphabetic characters may be entered in either uppercase or lowercase, but will always print out in UPPERCASE.


## Mnemonics

| Mnemonic | Function |
| :---: | :--- |
| AM | Alter Main Storage |
| AS | Alter Control Storage |
| AL | Alter Local Storage |
| AK | Alter Storage Protection Key |
| AC | Alter Control Registers |
| AG | Alter General Registers |
| AF | Alter Floating-Point Registers |
| AP | Alter Current PSW |
| DM | Display Main Storage |
| DS | Display Control Storage |
| DL | Display Local Storage |
| DK | Display Storage Protection Key |
| DC | Display Control Registers |
| DG | Display General Registers |
| DF | Display Floating-Point Registers |
| DP | Display Current PSW |

## Addressing

Storage Area
Main Storage (M)
Control Storage (S) Local Storage (L) Storage Protection Key (K) 00000 through 3F Control Register (C) Floating-Point Register (F) Cum (P) $\quad 0,2,4,6$
Current PSW (P)
Not Required
Notes:

1. The upper boundary of main-storage address is movable
2. The lower boundary of control-storage address is movable.
3. For alter/display of the control register, general register, and floating-point register, wraparound of the address is done by the alter/display microprogram.
4. Word or byte address may be used in addressing main storage or control storage. If the starting address is not on a word boundary the printer spaces and aligns at the byte addressed.

## ormat

MNEMONIC AND ADDRESS
The two-character mnemonic and the address print on the same ine, with one space automatically provided between the mnemonic nd the address.
Following the typing of the prescribed addressing character, the alter/display microprogram issues an automatic carrier eturn (new line) command to the printer.
An optional feature permits addressing without preceding zeros. However, a manual carrier return must be performe by pressing the return key to indicate the end of the addres

## DATA

Both uppercase and lowercase characters may be used in typin mnemonic or data. The alphabetic characters printed are ways in uppercase.
Data printed has the format of eight words per line with two paces provided automatically between words. An automatic
arrier return occurs when eight words have been printed.
In altering or displaying storage-protection keys, each word contains four consecutive storage keys. The address is updated sequentially by 2 K .

## ALTER OPERATIONS

Data may be altered one hex digit at a time. The use of the Space bar during an alter operation permits nondestructive spacing. The stored data is printed each time the Space bar is ressed.
Termination of an alter operation occurs on a digit basis.

## Examples

ALTER MAIN STORAGE
AM 480 (Press the Return key)
XXXXXXXX XXXX (Press the A/D key)

Alter current psw
AP
xxyxxxxx xxxxxyxx

## DISPLAY OPERATIONS

Following the addressing and automatic carrier return, the addressed data prints continuously until either the $A / D$ key the End key is pressed
Termination of a display operation occurs on a word basis.

## Examples

DISPLAY MAIN STORAGE

## DM 00008D

$x x x x x x x x x x x x x x$ xxxxxxxx,....... xxxxxxxx XXXXXXXXXXXXXXXXX (Press the A/D key)
DM 8D (Press the Return key)
xxxxxx xxxxxxxx xxyxxxxx ........ $x x y x y x x x$ xxyxxxxx xxxxxxxx (Press the A/D key)

DISPLAY CONTROL STORAGE
DS F700
 (Press the A/D key)

IISPLAY LOCAL Storage
DL01
XXXXXXXX XXXXXXXX (Press the A/D key)
DISPLAY FLOATING-POINT REGISTER
DF 2


DISPLAY STORAGE KEY
DK 009000
XXXXXXXX XXXXXXXX XXXXXXXX (Press the A/D key) Note: Each word consists of four consecutive storage keys.

## ENDING AN ALTER/DISPLAY OPERATION

1. Pressing the alter/display key terminates the $A / D$
new mnemonic can now be entered for another $A / D$ operation.
2. Pressing the End key terminates both the $A / D$ operation and the $A / D$ mode
3. Detection of an invalid character or address during an $A / D$ operation terminates the $\mathrm{A} / \mathrm{D}$ operation but not the $\mathrm{A} / \mathrm{D}$ mode.
4. Termination occurs upon completion of printing of sixteen words from general registers or control registers, eight words from floating-point registers, and two words of current PSW.
5. A machine check detected terminates the $A / D$ operation.

## ERROR MESSAGES

## Invalid Character

The error message INVAL CHAR prints if one of the following input errors is made:

1. The first character of a mnemonic is not $A, D$, or $T$ (see KEYBOARD TEST MODE).
2. The second character is not $M, S, L, K, C, G, F$, or $P$. $S$ and $L$ are reserved for service personnel (See item 3 under "Invalid Address".
3. A character other than a valid hexadecimal is keyed when data is addressed or altered
4. The cancel key is operated.
5. A character with parity error is detected on the PR-KB bus-in line. The character with parity error is neither printed nor stored into the storage. The current operation is terminated following the error message 'INVAL CHAR' print out. The machine remains in $A / D$ mode ready to accept a new operation.

## nvalid Address

The error message INVAL ADDR prints if one of the following errors is made:

1. The starting address is invalid.
2. The updated address exceeds the capacity of the specified storage.
. The operator performs an AS or AL operation when the CE Mode bit is off

## KEYBOARD TEST (T) MODE

Keyboard Test Mode uses the alter/display circuitry to permit the PR-KB to be operated like an electric typewriter for testing the operation of the keyboard. No changes are made to any system facility.

1. Press the CPU stop key or set the rate switch to INSTRUCTION STEP or SINGLE CYCLE HARD STOP.
2. Press ALTER/DISPLAY on the PR-KB console.
3. Type in the mnemonic $T$ to initiate keyboard test mode (no address is necessary). If the 3210 Model 2 is installed, it too, will be ijn this mode, and may be tested simultaneously with the console PR-KB
4. Check the operation of the character, space, and return keys, observing the results they produce, or the printed output.
5. Press the END key to terminate the operation of the keyboard test mode.
6. Return the rate switch to PROCESS and press the CPU start key to resume processing.
Note: If a parity error is detected on the PR-KB bus-in lines, while in Test mode, the erroneous character is neither printe nor entered into storage, and no error message is printed

Press the CPU stop key or set the rate switch to INSTRUCTION
STEP or SINGLE CYCLE HARD STOP. This puts the CPU in
the stopped state.
2
Press the alter/display key on the documentary console (not available on the remote printer-keyboard). This requests an A/ trap. When the trap is honored, the alter/d
light turns on, followed by the proceed light.

3

> Type the two-character mnemonic. If the first character is not $A, D$, or $T$ (see "Keyboard Test Mode"), or the second character is not $M, S, L, K, C, G, F$, or $P$, the machine prints out INVAL CHAR. S and L are reserved for service personnel.

4
Type the address. Preceding zeros may be omitted if you press the return key at the end of the address. If you type an incorrect address, the machine prints out: INVAL ADDR.

For an alter operation:
Yype the data in HEX characters.
Stored characters print as-is whenever the space bar is pressed (to indicate nondestructive spacing).
peration:
The addressed words print out.
$\square$



$\square$$\square$

Press the alter/display key to end the alter or display operation in progress while remaining in $\mathrm{A} / \mathrm{D}$ mode. To start a new alter/ display operation, begin at Step 3 after the proceed light turns on.
$\square$

Press the END key to terminate the A/D mode. This turns Press the END
off the proceed and alter/display mode lights.

8
Return the rate switch to PROCESS and press the CPU start
key to resume processing key to resume processing.

## REMEMBER

There is a Reader's Comment Form
at the back of this publication.
u.

## MICROPROGRAM OPERATION

Read (Keyboard) Operation - Part 1


PR-KB Printer

Keyboard remains
inoperative during w inoperative dur
operations



Except for transfer in channel, printer-keyboard operations written for the 3210 and 3215 are compatible with programs written for the IBM 1052 Model 7 Printer-Keyboard. (Transfer in channel is not defined for the $\mathbf{1 0 5 2}$ Model 7.)
Except as specifically noted, system operation with either PR-KB configuration is as follows.
To the programmer, the printer-keyboard appears to be attached to the multiplexer channel with a device address of $01 F$ or 009 for the first console PR-KB, and 01E or 008 for the second. A multiplexer channel UCW is used for printerkeyboard program-controlled operations. The printer-keyboard multiplexer channe
Besides program-controlled operations, microprogramcontrolled alter/display functions are provided by the 3210 Model 1 or the 3215 PR-KB (not by the 3210 Model 2 remote uni). Th ater/isplay ( 2210 Mole 1 ar 3215 esly) The primary function of this operation is to provide a means of altering or displaying in tor fortingpoint registers, and certain other facilities. These facilities are described in the section on "Alter/Display Operations." Status or sense information is not applicable to alter display functions. However, the alter/display function is not executed until any current program-controlled operation is completed to the point at which status for the operation is presented to the CPU.
If an alter/display operation is started, any CPU instruction execution is delayed until after the alter/display operation is completed. Therefore, initial-selection status for an I/O instruction cannot be obtained while the alter/display operation is in progress, because the $I / O$ instruction cannot be executed.

CHANNEL COMMANDS FOR PRINTER-KEYBOARD Valid channel commands for the console printer-keyboards are: Command Code Bits
01234567 Command Name
00000001 Write
00000011 No Op
00000100 Sense
$\times x \times 1000$ TIC
00001001 Write with ACR
(Automatic Carrier Return)
00001010 Read
00001011 Alarm (Audible)
Any command code (except 00 , which causes a program check when detected by the multiplexer channel) issued to the documentary console with a bit structure that does not conform to those listed here causes a unit check (bit 6) to be set in the status byte, and a command reject (bit 0 ) to be set in the sense byte

Status and sense information is stored for the programcontrolled operations when applicable.

## Write (without Automatic Carrier Return

The write command is accepted by the PR-KB attachmen only if:

1. The PR-KB is operational (ready)
2. The write command has a valid format (that is, data coun is not 0 , data address valid, etc), and
3. The PR-KB is not performing some other operation. If the PR-KB is not ready, condition-code 1 is set, inter vention required (bit 1 ) is set in the PR-KB sense byte, and unit-check status in the Channel Status Word (CSW) is
4. Stored for the start $\mathrm{I} / \mathrm{O}$ initiating the write command, or
5. Stored on a subsequent I/O interruption (or a test I/O
if chaining to the write command was performed.
If the write command is accepted, the write latch (TA register bit 1) is turned on, and a console share request occurs because:
6. The write latch is on.
7. The printer can accept a character.

During the resulting share-cycle trap microprogram, the first character to be printed is read out of main storage and use to access the appropriate print translate table-tit/rotate piner-keybords. These tables ace lod in control storage The lablicabe code is sent to the printer. If it represents a printable character, the character prints. If it represents a function character (new line), the function is performed. The CCW data address (now in the PR-KB UCW) is incremented by one, and the data count is correspondingly decremented,for both function and data characters.
A share-reset condition is developed to reset the share-request control. Another share-cycle request cannot occur until the attachment determines that the printer has completed the character or function. As soon as the print or function (space or new line) operation has been accepted by the printer, another share-cycle request is initiated by the attachment. The entire cycle is then repeated.

At the end of each write operation (count zero, or end), the printer operational line is tested. If the printer is not operational, any chaining called for is not allowed. Unit check, channel end, and device end are set on in the PR-KB staus byte in contro byte (in control storage) Unit check, channel end and device end are set into the multiplexer channel IB (Interrupt Buffer) if no other device already has status pending in the IB. A subsequent $I / O$ interruption operation (or test I/O instruction that addresses the PR-KB stores the status in the CSW. If, however, another device already has status in the IB, the PR-KB
attachment circuits are conditioned to cause a share request when IB becomes available
A zero-count condition is checked for during each write share-cycle after data is transferred and address and count updates are performed. If a zero-count condition is detected and data chaining is indicated, a branch is made to the
multiplexer chain-data microprogram to load the new CCW
If data chaining is not indicated:

1. A zero count condition is set in the PR-KB UCW.
2. Channel end and device end are set on in the PR-KB unit status in the next share cycle, and
3. The write latch is reset

If command chaining is indicated, the unit-status byte is set to 00 and a branch is made to the multiplexer chain-command microprogram to load the new CCW.
An Incorrect Length (IL) indication is given if the SLI flag is off for any write command except a write command that ha PR-KB requests one more share cycle after the data count (for a write command) has been decremented to zero.
If the end-of-line switch is activated, a new-line function is automatically initiated. In this case another share cycle is not requested until after the new-line function is completed.
The keyboard is blocked during a write operation.
Operation of the END key terminates any write command operation that is in progress (in the same manner as for a read command). When the write command is terminated, an asterisk is printed, and a new-line operation takes place.

## No Op (No Operation)

No Op is an immediate command. This command is processed whether or not the PR-KB is operational. The unit check and intervention required bits are not set on when a No Op is executed.
Channel end and device end are set in a CSW stored for a start I/O that indicates a No Op (if command chaining is no indicated)

## Sense

The sense command is processed whether or not the PR-KB is operational. The sense byte is read from control storage and placed in the main-storage location specified by the address in the sense command. If not operational, unit check and in vention required are not set on when a sense command is executed. The data count in the sense command should equal one. If the count is greater than one, an Incorrect Length (IL) off in the sense command.
Channel-end and device-end status are presented in the CSW tored by a subsequent $1 / O$ interruption (or cleared by a test O) for the sense operation.

## Transfer in Channel (TIC

This command is included here only for sake of compatability with the 1052 Printer-Keyboard Model 7. It functions in ed in the SRL manual $I B$ System/360 Principles of Operation, GA22-6821.

Write with ACR
The write with Automatic Carrier Return (ACR) command functions in the same basic manner as a write command fort The zero.

1. In the share cycle that occurs after the last character has been sent to the printer, an N/L (New Line) character is automatically generated and sent to the printer by the micro progra
byte.
2. The new-line function is performed by the printer
3. On completion of the ACR, another share cycle is requested to set device end in the unit status.
If the end-of-line switch is operated after the last character is printed, two new-line functions occur: one for the end-of-lin switch indication, the second for the write-with-ACR command.

## Read

The read command is accepted by the attachment only if:

1. The PR-KB is ready, and
2. The PR-KB is not performing some other operation
3. The read command has a valid format.

If the PR-KB is not ready, unit-check status set in the CSW is:

1. Stored for the start $1 / O$ initiating the command, or
2. Stored on a subsequent $I / O$ interruption (or a test $I / O$ ) if chaining to the read command was performed (conditioncode 1 is set).
If the read command is accepted, the read latch (TA register bit 0 ) is set on and the proceed indicator (on the PR-KB console) lights.
Operation of a character key then results in a share-cycle request. A 9 -bit pattern (including a parity bit) is sent from the keyboard to the CPU via the T-register, and parity is the control word for which the data parity is secked in the A-register, If a parity check is detected, the PR-KB unit check status and equipment-check sense bits are set on, but the operation is not terminated until its normal ending point A machine check is not indicated, and no instruction retry or
machine-check trap is taken. A character is printed by the PR-KB whether or not a parity check is detected. (The character that is printed is unpredictable for a parity-error condition.)
The 9-bit pattern from the 3210 keyboard is translated to he appropriate EBCDI Code and stored in main storage. Th translation tables in control storage
The nine-bit pattern from the 3215 PR-KB is already
encoded in EBCDIC and is stored without translation.
The microprogram then uses the EBCDI code to address another section of storage containing the tilt/rotate codes for the 3210 PR-KBs or the matrix-image code for the 3215 PR-KB. These codes are transmitted to the write-data register for printing.
If the end-of-line switch is operated after a character is printed, a new-line function occurs but the new line-character bit pattern is not sent to main storage. The proceed light is off until the new-line function is completed.
If the End key is pressed, the read operation is ended. (If the count is not 0 and the SLI flag is off, IL is indicated in , is pattern is not sent to mad If the cancel key is pressed
If the cata If the data count is not 0 and the SLI flag is off, IL is is not sent to program storage, but an asterisk is printed and the carrier returns.
If the data count equals zero, the operation is ended the next time any key is operated. The character bit pattern is not sent to main storage, and nothing is printed. If any key other than the end or cancel key is operated, IL is indicated in the CSW stored when the SLI flag is off.
At the end of each read operation (count zero, or end of data), the printer-ready condition is tested. If the printer is not ready, chaining is not allowed. Unit check, channel end, and device end are set on as ending status in the PR-KB sense byte.

## Alarm (Audible)

This control command is an immediate command and functions in the same manner as a No-Op, except that an alarm sounds in the same manner as a No-Op, except that an alarm
in the CPU when the control command is executed.
Under program control, the audible alarm signals the operator when the system requires manual attention. When the program issues the alarm command, the feature emits an audio tone and turns on the alarm indicator on the printer-keyboard. The tone sounds for about 1.5 seconds, but the indicator remains lighted until the operator presses the alarm reset key on the printer-keyboard. The alarm intensity is adjustable. An alarm command is executed even if the PR-KB is in the not-ready state.

CHANNEL STATUS BYTE FOR PRINTER-KEYBOARD The channel status byte for PR-KB operations is set up in the CW used for the PR-KB. The channel status byte portion ion, only if an in ined as a result of processing a test I/ for the PR-KB, or as a result of an I/O interruption executed for the PR-KB.

Program-Controlled Interruption (PCI)-(CSW Bit 40) The following are characteristics of the PCI .

1. The PCl does not affect the progress of the current operation.
2. PCIs are not stacked. If one or more PCls in a chain have not been processed (prevented by the system mask), only the latest PCl is processed.
3. A PCI bit in a CCW causes the PCI to remain pending (until processed) throughout the chain if the PCI cannot be taken when first detected.

## Incorrect Length (IL)-(CSW Bit 41)

1. IL is set in the CSW (stored by a test I/O or I/O interruption) as a result of a read command during which the end or which the END key (not cancell is a wherat when during wh off. Any chain is terminated.
2. IL is set in the CSW (stored by a Test I/O or I/O interruption) as a result of a read command during which the count equals zero and any key other than the end or cancel is operated
. An intervention-required condition occurs (out-of-forms or not-ready switch is operated), and the count does not equal ero when either:
a. The SLI flag is off, or
b. The SLI flag is on and data chaining is also specified

Any chaining is terminated.
4. IL is set for any write command if the SLI flag is off for that operation. This results from the fact that the PR-KB attachment requests one more data cycle after the CCW data count has decremented to zero. Any chaining is terminated if the IL indication occurs. If, however, the chain-data flag on ocur for that write command, But, the last write on in the dat In order to avoid the 1 indication. order to avoid the IL indication.
5. IL is set for a sense command if the data count specified is greater than 1 and the SLI flag is off.

Program Check (CSW Bit 42) and Protection Check (CSW Bit 43)

Program check and protection check are set as defined for the multiplexer channel.

## Channel Data Check (CSW Bit 44)

This bit does not apply to PR-KB operations.

## Channel Control Check (CSW Bit 45

This bit is set as defined for the multiplexer channel.

## Interface Control Check (CSW Bit 46)

A share request is received and none of the following conditions exists.

1. A not-ready-to-ready sequence has not been performed, or
2. The request key has not been operated, or
3. No program-controlled operation is in progress, or
4. No status is outstanding for the PR-KB.

## Chaining Check (CSW Bit 47

This bit does not apply to PR-KB operations.

## STATUS BYTE FOR PRINTER-KEYBOARD

The status byte for the printer-keyboard is kept in control storage. Status is presented in the CSW, only for not-ready-toready, device-end, channel-initiated, and attention-status operations (that is, not for alter/display functions).

## Attention (Status Bit 0)

This bit is set when the request key is pressed if no other operation is in progress. If another operation is in progress, be turned on after status for the other operatión has been cleared (that is, accepted by the CPU program) If the other operation is an alter/display operation (for which operation status is not presented), attention is not set on until the alter/display is completed.
When the attention bit (status bit 0 ) is on, bit 32 of the CSW will be set on for the following.

1. If an $1 / O$ interruption for the $\mathrm{PR}-\mathrm{KB}$ is processed.
2. If a start $\mathrm{I} / \mathrm{O}$ is executed before the $\mathrm{I} / \mathrm{O}$ interruption can be processed. Busy (bit 35) is also set on.
3. If a test $I / O$ is executed before the $I / O$ interruption can be processed.
The preceding Items 1, 2, and 3 clear the status at the PR-KB.

## Status Modifier (Status Bit 1) and Control Unit End (Status Bit 2)

Unit status bits 1 and 2 are not used for PR-KB operation

## Busy (Status Bit 3)

Busy is set in the CSW (bit 35) stored as a result of execution of a start I/O for the following conditions only.

1. A program operation (other than a No -Op or alarm command) has been completed to the point at which channel end has been accepted by the CPU (and I/O interruption or test I/O instruction has been processed to store the channel end in a CSW), but device end is not outstanding. Device end (CSW bit 37) accompanies busy in the CSW for the start $I / O$, and the status at the PR-KB is cleared.
2. Attention status (resulting from a request-key operation) is outstanding for the PR-KB (that is, the attention has not yet been cleared by an I/O interruption or test I/O operation). Attention (CSW bit 32) accompanies the busy bit in the CSW stored for the start I/O.
3. A device end for a not-ready-to-ready sequence (the ready switch has been operated) is outstanding at the PR-KB. Device end (CSW bit 37) accompanies busy in the CSW stored for the start I/O.
4. A program operation has been completed to the point at which channel end has been accepted by the CPU (an I/O interruption or test I/O instruction has been processed to store the channel end in the CSW), but device end is not yet available. The busy bit alone is presented in the CSW for the start I/O, and the PR-KB status is not affected.
Busy is stored as a result of a test $\mathrm{I} / \mathrm{O}$ instruction, only if it is executed after channel end for a command is accepted but before device end for that same command occurs.

## Channel End (Status Bit 4)

Channel end is set on in the PR-KB attachment for any of the following conditions.

1. A zero data count has occurred for a write, write-with

ACR, read, or sense command
(For write or write-with-ACR, channel end is set on during the share cycle after the one in which the zero data count is detected.)
2. At initial selection during execution of a No-Op or alarm command when that command is accepted by the PR-KB attachment.
3. The END key or the cancel key has been operated during a read command.
4. The END key is operated during a write command.
5. If a count of greater than 1 is specified in a sense command; the operation is terminated after 1 byte is transferred.
If channel end alone is in the multiplexer channel Interruption Buffer (IB) or has been stacked at the PR-KB, it is cleared by an $\mathrm{I} / \mathrm{O}$ interruption (or by a test $\mathrm{I} / \mathrm{O}$ ) and stored in the CSW.

## Device End (Status Bit 5

Device end is set on for any of the following reasons.

1. When carrier-return motion has begun for a read or write-with-ACR command.
2. On the service request (share cycle) following the one in which a zero-count condition occurs for a write (with no ACR) command
3. When the PR-KB attachment accepts a No-Op or alarm command.
4. When the ready key is pressed while the PR-KB is in the not-ready condition. (The key must produce a ready condition to set device end.)
5. During the service request in which a sense byte is sent to the CPU.
If a device end has been generated or stacked at the PR-KB, it is cleared by initial selection for a start I/O, only if channel end (as a result of the operation) has already been stored in the CSW by an I/O interruption or test I/O. Busy accompanies device end in the CSW stored for the start I/O.
Test I/O clears any outstanding device end at the PR-KB.
A halt $1 / O$ does not clear a device end at the PR-KB.

## Unit Check (Status Bit 6

Unit check is set for any of the following reasons.

1. When a character with even parity is sent from the keyboard to the CPU during a read command operation. Equipment check, sense bit 3 , is also set on for this condition.
2. If a parity error is detected on data during a write operation with the 3215 , a check condition is indicated in the sam manner as for other multiplexer-channel operations.
3. If the PR-KB goes not-ready because the cover is open, or the printer is out of forms, or the not ready key is operated a. At initial selection for a read or write (with or without ACR) command, or
b. During execution of a test $1 / 0$ instruction to the PR-KB.
c. At the end of a printing operation.
(Intervention required, sense bit 1, is also set on for this condition.)
4. If a command byte not defined for the PR-KB is sent to the PR-KB. (Command reject, sense bit 0 , is also set for this condition.)
5. If the printer fails to print within approximately two seconds, equipment check (sense bit 3 ) is also set.
6. If the 3215 printer has a print-sync check. Equipment check (sense bit-3) is also set.

## Unit Exception (Status Bit 7)

This bit is set on if the cancel key is operated during a read command operation. The read operation is terminated (channe end status is set on). If the count is not zero and the SLI flag is off for the read command, the incorrect-length indication (CSW bit 41) is also given during a subsequent $\mathrm{I} / \mathrm{O}$ interruption or test $1 / \mathrm{O}$ operation.

## SENSE BYTE FOR PRINTER-KEYBOARD

The PR-KB sense byte is kept in control storage. Unit check status is set whenever any one or more of the following bits are set.

## Command Reject (Sense Bit 0

This bit is set on if a command not defined for the PR-KB is issued.

## Intervention Required (Sense Bit 1

This bit is set on only for a read or write command in which:

1. The not-ready switch has been operated to place the PR-KB in a not-ready condition, or
2. The forms switch indicates that the PR-KB required forms.
3. The PR-KB cover is open.
4. AC power is off in the 3210 Model 2.
5. The 3215 is in CE Mode (printing $\mathrm{H}^{\prime} \mathrm{s}$, offline).

## Bus-Out Check (Sense Bit 2)

This bit is not set for PR-KB read operations.

## Equipment Check (Sense Bit 3)

This bit is set on:

1. When even parity is detected on a character code sent from the keyboard to the CPU during a read operation.
2. If the printer fails to print.
3. If the 3215 printer had a print-sync check or incorrect data from the keyboard.
If Equipment Check is set because of bad parity from the keyboard, the operation is not terminated until its normal ending point.
If Equipment Check is set because the printer fails to print (during a read or write operation), the operation is terminated.

## SUGGESTED RESTART PROCEDURES FOR

## PRINTER-KEYBOARD

An I/O error causes an interruption condition, which is indicated in the CSW. The CSW is located in main-storage locations 40 through 47 (hexadecimal). Bit 38 of the CSW, when on, indicates a unit-check condition. This is bit 6 of the byte at main-storage address 44 (hexadecimal).
When a PR-KB unit check is detected by the program, a sense command should be executed for the PR-KB. Sense information sent from the attachment provides more detailed information concerning the cause of the unit check. As a csult of program analys of the sense information, an a esult of program analysis of the sense information, an error message should be m he condition.
The following information describes the actions that should be performed when the program detects unit-check status in the CSW. The actions are related to particular sense indication that can occur. These bits are analyzed by the program.

## Command Reject (Sense Bit 0)

Provide an operator message and exit from this error-recovery procedure. Command reject indicates that an:invalid comman was received at the PR-KB attachment.

## Intervention Required (Sense Bit 1

The PR-KB enters a not-ready condition (intervention-required
light on) becuase one of the following has occurred:

1. The not-ready key was operated to place the PR-KB in a not-ready condition
2. The PR-KB has run out of forms.
3. The PR-KB cover is open
. The AC power switch in the 3210 Model 2 is off.
The 3215 is in CE Mode (offline).
f possible, provide a message to instruct the operator to:
4. Check that paper is in the printer.
5. Close the printer cover

Make sure the ac power switch for the 3210 Model 2 is 3. Mak
on.
4. Make sure that the 3215 printer is not in CE (printing $\mathrm{H}^{\prime} \mathrm{s}$ ) Mode.
. Press the ready key on the PR-KB console.
Even if it is not possible to provide a message, the INTVN REOD light will be on.

## Equipment Check (Sense Bit 3)

rovide an operator message to indicate the failure to read the input message and provide for at least one retry at execution the command that resulted in the equipment check.

## Sense Bits 4-7

These bits are not set for PR-KB operations.

## CHAPTER 8. CHANNELS

| Introduction | 8-2 | Basic Data Flow | $8-4$ |
| :---: | :---: | :---: | :---: |
|  |  | Locations | 8.45 |
| Model 145 I/O Channels | 8-3 | Functional Units | 46 |
| Instructions | $8 \cdot 3$ | Branch Word GA Function | 8-46 |
| Channel Control Words. | 8.4 | Selector-Channel Addressing Principles | 47 |
| CAW | 8 -4 | Selector-Channel Local-Storage Assignments | 8-48 |
| CCW | 8-4 | Selector-Channel External Word Address and Bit |  |
| CSW | 8-4 | Assignments | 8.49 |
| PSW | $8 \cdot 4$ | Initial Selection Polling Controls | 8 -51 |
| Subchannels | 8-4 | Device Initiated Polling Controls | $8-54$ |
| Standard Interface | 8.5 | ShareCycle Controls. | $8-55$ |
| Bus-Out | 8-5 | Operations | 8.58 |
| Bus-In . | 8-5 | Start 1/0 | 59 |
| Mark 0 in | 8-5 | Check Facilities | 8-63 |
| Tags-Out . | 8-5 | Selector-Channel Status Handling. | 8-64 |
| Tags-In | 8-5 | Selector-Channel Interruption Handling. | 8-67 |
| Selection Controls | 8-6 | Selector-Channel Status Store | 8-68 |
| Metering Controls | 8-7 | Channel Logout | 8 8-6 |
| Interface Operation Summary | 8.8 | Command Retry Feature | 8.72 |
| Initial Selection Sequence . |  | Selector-Channel Halt I/O, Halt Device |  |
| Data Transfer . . . . |  | Selector.Channel Test I/O . . . . |  |
| End Operation | 8-8 | Selector/Block-Multiplexer Channel IPL | 8-76 |
| Byte-Multiplexer Channel | $8-9$ | uffer Shift Controls |  |
| Byte-Multiplexer Data Flow (Input) | 8-10 | Buffer Byte Counter (GB) | 8-79 |
| Byte-Multiplexer Data Flow (Output) | 8.1 | Forward/Backward Assembler | 8-79 |
| I/O Device \& UCW Addressing | $8 \cdot 12$ | Share Cycle with Buffer | 8.8 |
| Functional Units . | $8 \cdot 1$ | GCL Register - | 8.82 |
| Unit Control Word Format |  | GDRL Register . . |  |
| External Facilities . . . | 8-15 | Memory Flag Register |  |
| Second Level Diagrams | 8-16 | Block-Multiplexer Feature | 8 8 |
| Local Storage | 8-18 | Block-Multiplexer Channel Operation | 8-83 |
| Operations | 8.19 | Channel Available Interruption | 8.83 |
| Operational Overview. | 8-19 | Block-Multiplexer Channel UCW Assignment | 8-8 |
| Start I/O | 8-20 | Shared UCW Assignment |  |
| Share Trap - Data Handling . | 8-24 | Semi-Dynamic UCW Address Assignment | 8-86 |
| Ending Status and Interruption Handling | 8-26 | Operation . . . . . . . . . . | 8-87 |
| Byte-Multiplexer Channel Interruptions | 8-28 | Store/Load UCW Traps | $8-8$ |
| Channel Logout <br> Test I/O--Halt I/O--Halt Device | $8-34$ 888 | Block-Multiplexer Objectives | 8-91 |
| Test Channel | 8-40 | SIO | 8-91 |
| Data Chaining | 8-41 | TIO | 8-92 |
| Command Chaining | $8-41$ | Stat Trap. |  |
| Store and Load PSW | $8-42$ | UCW Trap |  |
| Byte-Multiplexer Channel IPL | $8-43$ | GSTR |  |
| Selector Channels | 8-44 | Selector-Channel Test Example |  |

## Overview of Channel Operation

- The CPU of the System/370 Model 145 communicates with I/O devices through channels.
- The chaninels are connected to, and communicate with, the I/O control units via a standard interface.
- The channels are a physical part of the CPU but are functionally separate.
- Each I/O device attached to a channel must have an associated control unit.

Control of the operation and transfer of data between the CPU and $I / O$ devices are via the standard interface of 38 lines. The CPU has a group of control circuits and microprograms to execute the required channel sequences. Each $1 / O$ device perates through an I/O control unit that interprets the standard interface signals

## the I/O devices

an have its own control unit, or several devices can be controlled by one control unit. The control unit acts
a buffer and compensates for the difference in the rate of flow of data, or the time of occurrence of events when transferring information between the 3145 and an I/O device.
In some cases a single byte of data is buffered in a register and other cases a complete record is stored in a storage unit A channel can have up to eight I/O control units attached. Only one of the control units is logically connected to the interface at a given time.
The period of connection varies, depending on the size of the transfer and the speed of the I/O device. Devices operating in byte and multibyte modes on the multiplexer channel disconnect from the channel after each byte or group of bytes. The device control unit requests a new connection when it is ready for an additional transfer. During these intervenin periods, other channel devices may use the interface.
For identification, each $1 / O$ device attached to the standard of the device. This address is set on the interface lines by channel when it intiates an oreration with the device, or by the device control unit when the device is requesting service.


1. (CPU in Supervisor State)
2. Execute start $\mathrm{I} / \mathrm{O}$ instruction
3. Fetch CAW
4. Send command to devic
5. Set condition code 0
6. Channel transfers dat
7. End operation
8. Take I/O interruption
9. Store CSW
10. Store old I/O PSW
11. Get new I/O PSW

- Several channel configurations are available:

One byte-multiplexer and one selector channel are standard Special features: Integrated File Adapater (IFA), addressed as selector channel 1 . When IFA is installed, selector channel 2 is standard. Additional channels: For IFA configuration, selector channel 3 may be added for non-IFA configuration, selector channels 2,3 , and 4 are available. The word buffer feature is available on selector channels. Block-multiplexer channels are available instead of any or all installed selector channels. The Channel-to-Channel Adapter Feature is available.
The byte-multiplexer channel can operate in either multiplex or burst mode. The mode is determined by the characteristics of the evicst mode operation and that device is started, no other device , it the byte multiperer chan until burt mode operation is completed.
In multiplex mode, the single data path of the byte-multiplexer hannel can be time-shared by a number of low-speed I/O device operating simultaneously. The channel multiplexes, on demand, data to or from these devices (one device at a time) in groups of bytes (or singly) as determined and specified by the particular I/O device being serviced.
Any selector channels are capable of handling high-speed I/O nits of many types. Operations between a selector channel and an I/O unit proceed until channelend staus for the last channel command word in the operation is received by the channel. Another unit on that channel may then be started (depending on how the operation is programmed). Selector-channel accesses to main storage during a data transfer cycle are on a byte basis, or if the Selector Channel Word Buffer feature is installed, on a word Tour-byte) basis.
The block-multiplexer channel operation differs from selector channels in the way in which command-chained channel program are hande sele is busy during the entire time the channel rogram is in operation, whether data transfer is occurring or no Th blok multer chat decuting a command channel program has the ability to disconnect from the harralional chnol program during certain non-data tr operations. Thus, the channel can be freed during a nonproductive activity, (for example, during disk seeking and most record positioning), thereby allowing more data to be transferred per unit of channel busy time.
The channels operate from the same I/O instruction and ommand formats used for System/360 models (except Mode 20).

The channels, except the IFA channel, operate with attached I/O control units in accordance with signal sequences defined for System/360 and System/370. Refer to Chapter 10 of this manual for IFA operation.

## INSTRUCTIONS

- There are seven instructions-all use SI format ( 32 bits).
- Instructions specify channel, control unit, and I/O device.

Seven program instructions are used to initiate I/O operations on channel. All of them use the I/O instruction format as defined in he System/360 Principles of Operation.
The instructions defined are:
Start I/O (SIO)
Start I/O Fast Release (SIOF)
Test I/O (TIO)
Halt I/O (HIO)
Halt Device (HDV)
est Channel (TCH)
Store Channel ID (STIDC)

Start I/O (9C): This instruction is used to initiate all I/O operations that control device operation, transfer data, or obtain sense information.

Start I/O Fast Release (9C and bit 15): This instruction is executed as start $1 / O$ in the Model 145.

Test I/O (9D): The test I/O instruction is used for testing the tate of the addressed channel, subchannel, and I/O device. TIO sets a condition code in the current PSW

Halt I/O (9E): This code is used to discontinue the operation etween the addressed channel and whatever I/O device is in operation on the channel.

Halt Device ( 9 E and bit 15 on): This code is a variation of Halt O. Halt device is used to discontinue the operation between th addressed channel and a particular device.

Test Channel (9F): The Test Channel instruction is used for esting the state of the addressed channel. The the of the channel is not affected, and no action is caused.
tore Channel ID (B203): This instruction causes information dentifying the designated channel to be stored in the two bytes, 168-169.

All seven I/O instructions are executed only in the supervisor tate and use the S format in a 32-bit word:
Bits 0-7: Op code.
Bits 8-15: Used for additional Op code modifiers for some instructions.

Bits 16-19: This four-bit field designates the general register in auxiliary storage that is to be used to develop the channel and device addresses. The register contains the base address (B1), with a possible 32 bits.
Bits 20-31: This twelve-bit field contains the literal value to be used as the displacement (D1) in developing the channel and device addresses for the operation.
The value of B1 from the specified general register is added to the D1 value specified to form a 32 -bit address. The resultant address is used to identify the channel, subchannel, and I/O device as follows:
Bits 0-15: Not used for channel addressing.
Bits 16-23: These eight bits can address a theoretical 256
hannels. In the Model 145, addresses $0,1,2,3$, and 4 are valid. Bits 24-31: These eight bits can address a possible 256 I/O devices per channel

The seven I/O instructions specify only the address of the channel, and the I/O device to be used in the operation. The start I/O instruction requires additional operating information for its execution. The channel gets this information from a channel address word (CAW) in main-storage address location 48 and and words (CCW) also in main storag

## CHANNEL CONTROL WORDS

There are four control words associated with I/O operations:

1. Channel Address Word (CAW)
2. Channel Command Word (CCW)
3. Channel Status Word (CSW)
4. Program Status Word (PSW)

## CAW

The CAW is one word (four bytes) of information stored in location 48. It is used during the start I/O instruction to identify the location in program storage where the CCW concerned is located. It also contains the storage-protection key for subsequent data transfers and CCW fetches.

## cow

The CCW is a doubleword; its location is specified by the CAW The CCW is fetched during execution of the start $1 / \mathrm{O}$ instruction. One or more CCWs are used to make the program of channel operations. The CCW contains the command code, data address, byte count, and flag bits. CCWs are fetched sequentially except that the Transfer In Channel (TIC) command may direct otherwise.

## CSW

The CSW keeps the program informed of the status of an I/O device and the conditions under which an I/O operation has been terminated. The CSW is generated or modified during execution of the start $I / O$, test $I / O$, halt $I / O$, and halt device instructions, and by an $I / O$ interruption. The CSW is placed in (main) storage location 40 and is available to the program at this location until an $I / O$ instruction replaces it or an $I / O$ interruption occurs. When the CSW is stored because of the I/O interruption, the I/O device that caused the interruption is identified in the old PSW.

## PSW

The PSW contains information equired for correct execution of the program. The PSW (or part of it) is stored and replaced when the conduct of the program is to be changed because of an terruption. The stored information is brought back to contro the state of the CPU and the conduct of the program when the original activity is resumed. There are two PSWs for each of the five interrupt conditions. The two PSWs are referred to as old and The PSW contains mask bits to mask I/O interruptions, provides a place in the old $1 / O$ PSW for the device address, and contains
the supervisor bit that controls when I/O instructions can be executed.
Refer to the System/360 Principles of Operation and the Reference Data Card for additional information concerning format and content of the control words.

## SUBCHANNELS

- The channel facilities required for sustaining a single I/O operation are termed a subchannel.
- The subchannel consists of the control-storage area used for recording the addresses, count, and any status and control information associated with the I/O operation. For selector channels, the hardware and local storage constitute the single subchannel facility of the channel.
- Four-word Unit Control Words (UCWs) in control storage serve as subchannels for byte-multiplexer channels.
Block-multiplexer channel subchannels require two-word UCWs.

Subchannels are commonly referred to as UCWs. The mode in which a channel can operate depends on whether it has one or more subchannels. The byte-multiplexer channel contains a minimum of 16 and a maximum of 256 subchannels and can operate in either multiplexer or burst mode. In multiplex mode, one or more devices may operate concurrently, each on a separate subchannel. A selector channel has one subchannel and always forces the I/O device to transfer data in burst mode. A selector channel cannot Disconnect Command Chain (DCC).
The number of block multiplexer channel subchannels required depends on the number and type of $\mathrm{I} / \mathrm{O}$ devices in the System configuration. The maximum number of block-multiplexer UCW possible per sys is 12 . The ation恠 16
 unshared UCW assignment and method of addressing is explained in the individual sections describing byte-multiplexer and block-multiplexer channel operation respectively.

## STANDARD INTERFACE

## Bus-Out A

- 'Bus-out' transfers information from the channel to a control unit.
- Information on 'bus-out' can be either data, control, or address.
- Tags-out identify the information on 'bus-out' lines. For example, the 'address-out' tag designates the information on 'bus-out' as an address.
- Tag lines control the period during which 'bus-out' lines contain valid information. Data on 'bus-out' lines must be valid before the rise of the associated tag line and until the rise or fall of the associated input tag line. For 'address-out', the address must be on the bus at least 250 ns before 'address-out'


## Bus-In B

- 'Bus-in' transfers information from a control unit to the channel.
- 'Bus-in’ information can be either data, address, or status.
- Tags-in identify the information on 'bus-in' lines.


## Mark $\mathbf{0} \ln \mathbf{C}$

The 'mark $\mathbf{0}$ in' line is used only for the Command Retry feature When the command being executed encounters a condition equiring retry, the control unit indicates it by raising 'mark 0 in and 'status-in' while presenting 'unit check' and 'status modifier' ('retry status') together with 'channel end' (meaning the control unit or the device is not yet ready to retry the command), or with channel end' and 'device end' (meaning the control unit and device are prepared for immediate retry of the command).

## Tags-Out D

- Tags-out identify the information on 'bus-out' lines.
- Only one of these lines can be active at a time. (Address-out can be up with another tag for an Interface Disconnect sequence.)
- An active tag-out line remains active until a tag-in line responds.


## Address-Out

- 'Address-out' identifies information on 'bus-out' as an address or instructs the control unit to disconnect from the interface (halt $\mathrm{I} / \mathrm{O}$ instruction).
- When 'address-out' is active during initial selection, al attached control units decode the address on 'bus-out'.
- 'Address-out' drops when it receives a response of 'Operational-in' (control unit selected), 'select-in' (no control unit selected), or 'status-in' (control unit busy).
- During a halt $\mathrm{I} / \mathrm{O}$ instruction, when interface disconnect is required, 'address-out' is active until 'op-in' falls. The I/O operation proceeds to the normal end, but no data is transferred across the interface.


## Command-Out

- 'Command-out' identifies information on 'bus-out' as a command.
- During a control-unit-initiated initial-selection sequence, a 'command-out' response to 'address-in' signals the control unit (present status or data).
- In response to 'status-in', it signals the control unit to stack status.
- In response to 'service-in' (or 'data-in'), it signals the control unit to stop data transfer.

Service-Out

- 'Service-out' is the response to 'service-in' on read or write operations and to 'status-in' during a status sequence.
- 'Service-out' indicates to a control unit that information on 'bus-in' was accepted by the channel or that the channel has provided the requested information on 'bus-out'.


## Data-Ou

- 'Data-out' is the response to 'data-in'.
- 'Data-out' indicates to a control unit that data on 'bus-in' wa accepted by the channel or that the channel provided the requested data on 'bus-out'
- 'Data-out' is effective with selector/block-multiplexer channels only.


## Tags-In E

- Tags-in identify the information on 'bus-in' lines.
- Only one of these lines can be active atim
time.
- An active tag-in line remains active until a tag-out line


## Address-In

- 'Address-in' identifies the information on the 'bus-in' lines as an $\mathrm{I} / \mathrm{O}$ unit address.



## Status-In

- 'Status-in' identifies the information on the 'bus-in' lines as a status byte.
- 'Status-in' remains active until the channel responds with 'service-out' (channel accepted status) or 'command-out stack status) or drops Select Out for a short control-unit busy sequence


## Service-In

- On a read operation, 'service-in' indicates that data is available on the 'bus-in' lines.
- On a write operation, it indicates that the control unit is read to receive data.
- This line remains active until the rise of either 'command-out service-out', or (during an interface disconnect) by 'address out'.


## Data-I

During read and sense operations 'data-in' rises when data is available on 'bus-in'. During write and control operations, data-in' indicates that the control unit is ready to receive data

- 'Data-in' indicates to the channel that data on 'bus-out' was accepted by the control unit or that the control unit provided the requested data on 'bus-in'.
- 'Data-in’ is effective with selector/block-multiplexer channels only.


## Disconnect-In

- 'Disconnect-in' provides control units with the ability to alert the system of malfunctions.
- The channel responds to 'disconnect-in' by performing a selective reset.


## Selection Controls

Selection controls are used to scan, or select, attached I/O devices. They establish communication between the channel and the control units on a priority basis. Selection controls permit only one control unit at a time to communicate with the channel.

## Select-Out and Select-In

-Select-out' is connected serially through each control unit and is used to select the control unit.
Priority is established by internal wiring in each control unit The control unit allowed to interrogate the 'select-out' signal frst has the highest priority. This is not necessarily the first physically cabled control unit.
-When a control unit receives the 'select-out' signal, it raises operational-in' (control unit selected), or propagates 'select out' to the next control unit (control unit not selected).

- The return path for 'select-out' is 'select-in'; and when activ indicates to the channel that a control unit was not selected (all control units propagated 'select-out').


## Request-I

- 'Request-in' indicates to the channel that a control unit requires service.
- When the channel receives the 'request-in' signal, selection is started.
- If more than one control unit raises 'request-in' concurrently, the control unit with the highest priority is serviced first.


## Hold-Out

- 'Hold-out' signal allows additional channel control over the polling operation by controlling the effect of 'select-out'.
- When the channel holds 'select-out' active and cancels 'holdout', no control unit can make use of 'select-out'. Therefore, the channel can interrupt the polling sequence and cause select-out' to fall in all control units in the shortest possible time.


## Operation-Out

- 'Operational-out' gates all outbound tag lines. It is raised with CPU power on reset.
- When the channel drops 'operational-out' (with 'suppress-out' up) while a control unit is operating, that control unit is reset (selective reset).
- When 'operational-out' is dropped and 'suppress-out' is down, all control units online are reset (general reset).



## perational-In

- Operational-in' signals the channel that a device is selected and prevents another control unit from connecting to the erface (blocks the propagation of 'select-out').
- Signals on 'bus-in' and all inbound tag lines are valid only when 'operational-in' is active, except in the case of the short control-unit-busy sequence.


## Suppress-Out

- 'Supress-out' is used alone or with an outbound tag line to suppress status, suppress data transfer, for chain command ntrol, or for selective reset
- Suppress Status: When a control unit ends an I/O operation, ransmits a status byte on bus-in lines and conditions the tatus-in' tag line to the channel. A channel may respond to tass-in' with 'command out', causing the control unit to stack the status information
When 'select-out' rises at a control unit holding stacked tatus, that control unit will not capture the interface to resent the status byte if suppress-out is active. To ensure that the stacked status data is not transmitted, the channel must ondition 'suppress-out' before the control unit receives elect-out'. 'Suppress-out' prevents a control from raising request-in' to present stacked or suppressible status. If a control unit conditions 'request-in' to offer status, and suppress-out' rises before the control unit receives 'select-out', suppress-out' drops 'request-in
- Suppress Data Transfer: For buffered I/O devices that can wait for data transfers without indicating an overrun condition, 'suppress-out' blocks data transfer ('service-in' or 'data-in'). To ensure that the subsequent request for data or fer of data will be suppressed, the channel must condition suppress-out' before the previous 'service-out' tag drops.
- Chain Command Control: Command chaining is indicated if 'suppress-out' is up when 'service-out' is raised in response to 'tatus-in'. When command chaining is indicated at the time device-end' is presented, this indication is valid until 'selection is made or until 'suppress-out' falls. device-end does not accompany channel-end, then the I/O that presents channel-end must be the next device that control unit to present device-end status.
- Selective Reset: If the channel conditions 'suppress-out' efore allowing 'operational-out' to fall and holds 'suppressdevice presently operating on the interface is reset.


## Metering Controls

etering controls are used for conditioning usage meters located in the various attached units.

## Clock-Out

- 'Clock-out' designates when a control unit is allowed to change to CE mode ('clock-out' down).
- 'Clock-out' indicates that the processing unit is not in a halt or wait state


## Metering-Out

- 'Metering-out' enables the control-unit usage meters to record
time.


## Metering-In

- 'Metering-in' indicates to the channel that the control-unit ustomer usage meter is recording time.
- 'Metering-in' causes the customer meter to accumulate time the processing unit may be in the halt or wait condition.


## INTERFACE OPERATION SUMMARY

## Initial Selection Sequence

- During the initial selection sequence, the channel selects a control unit and specifies the operation to be performed.
- This sequence is essentially the same for all control units and operations.

The interface signal sequence in which the channel selects a control unit and $\mathrm{I} / \mathrm{O}$ device and specifies an operation to be performed is called the initial selection sequence. Regardless of the unit selected or the operation designated, the signal sequence in the initial selection is standard.

| 1 | Operational-Out |  |
| :---: | :---: | :---: |
| 2 | Address-Out | 4 |
| 3 | Select-Out*** |  |
| 4 | Operational-In | 3 |
| 5 | Address-ln | 2 |
| 6 | Command-Out ${ }^{*}$ |  |
| 7 | Status-ln |  |
| 8 | Service-Out $*$ |  |

A multiplexer channel responds to status-in with either command-out or service-out. Normally, a selector channel M11 responds to status-in with only service-out.
** Depending on the channel controlling the operation, select-out might drop during the initial selection sequence or remain adt after the sequence is complete. Operational-in cannot dro
ut is inactive.

The channel begins the initial selection sequence by transmitting an address byte on the 'bus-out' lines and raising 'address-out'. The address byte selects the unit to execute the operation. Each control unit attached to the interface attempts to decode the address; but, because all interface addresses are ren, only one unit can interpret the coded byte.
When select-out rises at the control unit that successfully
adress byte, hat control unit conditions either

1. 'Status-in', indicating that the selected unit is busy and cannot execute another operation, or
2. 'Operational-in', indicating that the designated unit will complete the initial selection sequence

If no control unit decodes the address byte (specified control unit is offline; the address byte is invalid, etc.), the control uni with the lowest priority propagates 'select-in' to the channel when its incoming 'select-out' is conditioned. The 'select-in' or 'status-in' reply to 'select-out' and 'address-out' causes the channel to drop 'select-out' and 'address-out' and terminate the selection sequence.

When 'operational-in' causes the channel to drop 'address-out' the selected control unit then transmits an address byte on 'bus-in' lines and conditions the 'address-in' line. The channel lines to ensure that the right device has been selected.
After checking the address, the channel responds to 'address-in' by transmitting a command byte and conditioning 'commandout' to the control unit. The command byte designates one of seven operations (read, read-backward, write, control, sense, test I/O, or the No-Op special control), and establishes conditions to control execution of the operation.
The control unit must then drop 'address-in'; and after 'command-out' falls, the control unit places its status information on 'bus-in' and raises 'status-in'. If the I/O device is available and capable of executing the command, the status byte is zero. If the channel accepts this status byte, it responds with 'service-out This signal completes the initial selection sequence.
Nonzero status does not necessarily mean that the device unavailable. It can also occur during selection for handling , CSW is in 1號 selection with a control immediate command.
When a control unit that does not have 'operational-in' up requires service, it raises its 'request-in' line to the channel. The next time that 'select-out' rises at any control unit requiring ('address-out' down), the control unit places the address of the device on 'bus-in'. It then signals on both the 'address-in' and the 'operational-in' lines and removes the 'request-in' signal. When the channel recognizes the address, a 'command-out signal is sent to the control unit, indicating proceed. After 'address-in' drops, the channel responds by dropping the 'command-out' signal.
If the service request is for data, the sequence proceeds as described in "Data Transfer." If the service request is for status information, the sequence proceeds as defined for the status cycle in the ending procedure.

## Data Transfer

- A control unit can send data to or request data from the channel
- 'Service-in' and 'service-out' are the controlling tag lines.
- 'Data-in' and 'data-out' can also be used with selector/block multiplexer channels.

Data transfer may be requested by a control unit after a selection sequence. To transmit to the channel, the control unit places a data byte on 'bus-in' and raises 'service-in'. The tag and the dat on 'bus-in' must be held until an outbound tag is raised in response. To request data from the channel, 'service-in' is raised. The channel places the data on 'bus-out' and signals with 'serviceout'. The channel maintains the validity of 'bus-out' until 'service-in' falls. When 'service-in' falls, the channel responds by dropping 'service-out'.

## End Operation

- An operation is completed when the control unit and device present ending status to the channel.
- The channel acknowledges 'status-in' with 'service-out' or 'command-out'.

When any I/O operation, except test-1/O and No-Op, has proceeded to its normal end, the control unit assembles and transmits a status byte to the channel
To acknowledge 'status-in', the channel conditions either 'service-out' or 'command-out'. 'Service-out' indicates that the channel has accepted the status data and resets the operation. 'Command-out causes the control unit to stack the status byt before 'select-out' rises at the control unit holding stacked data the control unit does not transmit the status byte again until 'suppress-out' drops. When the chanel cancels 'suppres out', and 'select-out' to the unit rises, the control unit sends its address, and re-transmits the status byte to the channel.
If the channel does not condition 'suppress-out', the unit initiates another cycle to transmit the status byte again by raising 'request-in'.

## BYTE-MULTIPLEXER CHANNEL

- The byte-multiplexer channel shares data-flow registers with the CPU.
- The byte-multiplexer channel consists mainly of microprogram routines.
- The byte-multiplexer channel can sustain operations with several $1 / O$ devices on a data interleaving basis,
- The byte-multiplexer channel may operate in either byte or burst mode.

Byte-multiplexer channel operations with attached I/O units are executed under microprogram control. A particular status, data, or control communication with a device is coordinated by the tandard-interface signal sequences between the device and the byte-multiplexer channel. The I/O instructions issued to the byte-multiplexer channel (Start I/O, Test I/O, Halt I/O, Hal Device, and Test Channel) are all executed by the channel icroprogram routines.
The byte-multiplexer channel may operate in either one of two odes, byte or burst. In burst mode, the channel selects and aperates with one I/O device only, until the entire CCW or chain CCWs is executed. In byte or data interleave mode, the chann elects and operates with a device until one or more bytes have been transferred. The channel has no control over its mode of operation; nor in the case of byte mode, does it determine the ber of bytes to be transferred on each selection of an I/O nvolved.
The basic byte-multiplexer channel operates under control of 6 subchannels (UCWs). The number of subchannels can be an the following: 16, 32, 64, 128, or 256 . The subchannels aintain the operating information for each $I / O$ device being operated by the channel
Upon the initiation of an I/O operation by the CPU, the channel microprogram reads out the channel address word (CAW). Besides reading out the CAW, this routine also checks the PWW to ensure that it specifies supervisory state.
If the PSW does not specify supervisory state, a program hannel begins the execution of the instruction.
The channel initiates an operation by sending the desired daress out on the channel. If the device is available, it returns o initiate the available) is returned to the CPU, a condition code is set, and the operation continues. The sequence from this point varies, depending on the I/O device. Unless the initial command calls for data transfer, the channel disconnects to allow operation of other channel devices or CPU routines.
If the device forces burst mode, the peration may be done before the condition code is set. The condition code cannot be
set until the device disconnects from the channel.

Whenever the CPU returns to executing other instructions, the perating information for a selected device is stored in the UCW. When the device requires service, the channel breaks into the current microprogram routine, performs a branch and link to tore the S, P, N2 and N3 registers in local storage, obtains the operating information from the UCW, and operates with the tral it disconnets from the tha the subchannel information and allows the CPU to contindates ecution of the current instruction. ruction.
The device (or its control unit) controls the points of channe lisconnect. When the device starts transfer of data, it may operate in byte (or multibyte) mode and transfer one (or several) characters, then disconnect.
When the entire CCW sequence specified by the instruction has been completed, the channel interrupts the current PSW instruction sequence if allowed to do so by the current PSW system mask. The channel then stores the required information in he Channel Status Word (CSW). After the CSW has been generated, the I/O new PSW takes the place of the current PSW. The CPU now executes the I/O new PSW instruction sequence. The I/O program normally prevents other I/O interruptions by masking them off with the system mask. It interrogates the CSW and executes some type of error routine if the CSW indicates tha the instruction was not executed correctly. Otherwise, the I/O program normally allows the CPU to begin the execution of any pending I/O instructions and the PSW instruction sequence that was discontinued by the I/O interruption.

## BYTE-MULTIPLEXER DATA FLOW (INPUT)

Two cycles are required to place data in main storage when an MPX channel input operation is done.
The control words used are:
. MBS3 = MBI, OE, 0 ABCK
2. STB MBS3 MD +1 , DCNT

The two cycles of data flow are represented by:
1st Cycle


One cycle is required to take data from main storage and One cycle is required to take data from main storage and place it on the Bus-Out lines, and modify add

RDB MBO MD +1 , DCNT
The Data Flow is represented by:


## I／O DEVICE AND UCW ADDRESSING

Before a command for operation of an I／O device can be sent to its control unit，the device must be addressed．The address is derived from the I／O instruction and consists of the two low－ order bytes of the developed address．The channel address is in the high－order byte，and the device address is in the low－order byte．

The numbering scheme for subchannels relates to I／O device addresses．The byte－multiplexer channel uses the Exxx module in control storage for its UCWs．Because each UCW requires four words，the address must be ExxO．The two hex digits（ xx ）are derived from the unit address．In the UCW addressing table and related text，the high－order E and low－order 0 are omitted．
One device address is used for each unshared subchannel．This is sometimes referred to as single－unit addressing and is abbreviated SUA．Several device addresses may be used with a shared subchannel．This is called multi－unit addressing（MUA），because the devices share a single control unit on that shared subchannel． The devices may be

## ntly

On the byte－multiplexer channel with either 16，32，64，or 128 subchannels，provision exists for subchannels 00 through 07 to be used as shared subchannels．Addresses with a 1 in the high subchannels that are shared．This means that on the systems with 128 or fewer subchannels no unit using an unshared subchannel can have its high－order address bit set to a $\mathbf{1}$ ．The byte－ multiplexer channel microprogram routines recognize the high－order 1 as specifying a unit on a shared subchannel．Shared subchannels are not used on systems with 256 subchannels．In this case，the number of unshared subchannels can be a maximum of 256 （ 000 through 255）．
Sharing is allowed on subchannels 00 through 07 on the systems with 128 subchannels or fewer．Each of these subchannels can attach up to 16 devices．No two devices are allowed to have the same UCW number unless they are sharing the same subchannel．The address range is as follows：

| UCW | Shared Addresses |  |
| :--- | :--- | :--- |
| 00 | 80 | - |
| 01 | 90 | - |
| $0 F$ |  |  |
| 02 | AO | AF |
| 03 | BO | BF |
| 04 | CO | - |
| CF |  |  |
| 05 | DO | DF |
| 06 | EO | EF |
| 07 | FO | FF |

Bit 0 must be a 1．Bits 1,2 ，and 3 provide eight unique control－ unit／UCW addresses．Bits 4，5，6，and 7 are ignored and thus allow multiple devices（up to 16）to share each UCW．For example devices $90,91,92$ and 93 would each address UCW 01.
Refer to the UCW Addressing Table．

Example 1．Assume a 32 UCW configuration and device address 75．Find address 75 in column H ．Move down column H into the lower area of the chart to the row that pertains to＂ 32 UCW ystems．＂The letter B indicates that the device addresses in column H fold into column B ；in this case，device address 75 accesses UCW 15.

Example 2．Assume a 16 UCW configuration and device address 5A．This address is in column F ．Moving into the lower area of the chart to the appropriate row（opposite 16 UCW）you find the letter A indicating that 5A folds into row A，thus addressing UCW OA．

As a general observation，note that the validity of any address for any size UCW configuration can be checked by using this table．This table also lends itself to checking shared UCW addresses．The notes that appear vertically in columns I through $P$ indicate which UCW is addressed by any or all addresses in each column．Observe also that if any of the UCWs that can be shared are shared，then it logically follows that this UCW must not be addressed as an unshared UCW．For example，in a 64－UCW system，suppose that UCW 00 is shared．This automatically ． under similar circumstances，addresses $10,20,30,40,50,60$ and 70 would all be invalid because all these addresses fold into UCW 00.
ucw Addressing Table

| Column | A | в | c | D | E | F | G | H | 1 | J | к | L | M | N | 0 | P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 00 | 10 | 20 | 30 | 40 | 50 | 60 | 70 | 80 | －90 | A0 | во | co | D0 | E0 | F0 |
|  | 01 | 11 | 21 | 31 | 41 | 51 | 61 | 71 | 81. | － 91 | A1 | B1 | C1 | D1 | E1 | F1 |
|  | 02 | 12 | 22 | 32 | 42 | 52 | 62 | 72 |  | － 92 |  | ${ }^{\circ} \mathrm{B} 2$ | ${ }^{\text {c }}$ C2 | $4{ }^{\circ} \mathrm{D} 2$ | $\bigcirc{ }^{-1}$ |  |
|  | 03 | 13 | 23 | 33 | 43 | 53 | 63 | 73 | 883 | ㅇ 93 |  | ${ }^{\text {¢ }}$ в ${ }^{\text {}}$ | ${ }^{\text {c }}$ c |  |  |  |
|  | 04 | 14 | 24 | 34 | 44 | 54 | 64 | 74 | S 84 | ${ }^{3} 94$ | S A4 | ${ }_{5}{ }^{3}$ | ${ }_{4} \mathrm{C} 4$ | ${ }_{4}{ }^{\text {D }} 4$ | S E4 | ${ }_{\text {S }} \mathrm{F} 4$ |
|  | 05 | 15 | 25 | 35 | 45 | 55 | 65 | 75 | ${ }^{\text {a }} 85$ | ${ }^{\circ} \mathrm{O}$ |  |  |  |  |  |  |
|  | 06 | 16 | 26 | 36 | 46 | 56 | 66 | 76 | \％ 86 | $\stackrel{\text { ºv }}{ }$ | ${ }_{\text {cos }}$ | $\stackrel{1}{5}$ |  |  | 通 56 | ${ }_{5}{ }^{5}$ |
|  | 07 | 17 | 27 | 37 | 47 | 57 | 67 | 77 |  |  |  |  |  |  |  |  |
|  | 08 | 18 | 28 | 38 | 48 | 58 | 68 | 78 | 旡88 | ${ }_{\text {\％}}$ | －${ }_{\text {¢ }}$ A8 | \％${ }_{\text {\％}}^{0}$ | ${ }_{\text {W．}} \mathrm{C8}$ | \％${ }_{\text {¢ }}^{0}$ | \％${ }^{\text {c }}$ | 苵 58 |
|  | 09 | 19 | 29 | 39 | 49 | 59 | 69 | 79 | － 89 |  |  | \％${ }^{\text {c }}$ |  | －${ }^{\circ} \mathrm{C} 9$ | ¢ $\square_{4}$ |  |
|  | OA | 1 A | 2A | 3A | 4A | 5A | 6A | 7A | 꾼 8A | 문 9A |  | 훌 BA | 군 CA | － | 妾 EA | 군 FA |
|  | OB | 1 B | 2B | 38 | 4 AB | 58 | 68 | 78 | ${ }_{\text {¢ }}{ }^{8 B}$ | ${ }_{\text {¢ }}{ }^{\text {d }}$ |  |  |  |  |  |  |
|  | ${ }_{0}^{0}$ | 1 C | 2 C | 3 C | 4 C | $5 \mathrm{5C}$ | ${ }^{60}$ | $7 \mathrm{7c}$ | $\stackrel{\text { ¢ }}{\stackrel{\circ}{\text { ¢ }} \text {－}}$ | $\stackrel{\text { ¢ }}{\text { ¢ }}$ |  |  | $\begin{aligned} & \stackrel{\rightharpoonup}{4} \\ & \stackrel{1}{t} \mathrm{cc} \\ & \hline \end{aligned}$ | $\stackrel{\text { d }}{\text { d }}$ |  |  |
|  | OD | 1 D | 2 D | 3D | 4D | 5D | 6 D | 70 | F 8D | F90 | $F A D$ | $\stackrel{F}{\mathrm{~F}} \mathrm{BD}$ | $\stackrel{F}{F} \mathrm{CD}$ | －DD | －ED | $\stackrel{F D}{ }$ |
|  | $\begin{array}{\|l\|} \hline 0 E \\ O F \\ O \end{array}$ | $\begin{aligned} & 1 \mathrm{E} \\ & \mathrm{iF} \end{aligned}$ | $\begin{aligned} & 2 \mathrm{E} \\ & 2 \mathrm{~F} \end{aligned}$ | $\begin{aligned} & 3 E \\ & 3 F \end{aligned}$ | $\begin{aligned} & 4 E \\ & 4 \mathrm{~F} \end{aligned}$ | $\begin{aligned} & 5 \mathrm{E} \\ & 5 \mathrm{~F} \end{aligned}$ | $\begin{aligned} & 6 E \\ & 6 F \end{aligned}$ | $\begin{aligned} & 7 \mathrm{E} \\ & 7 \mathrm{~F} \end{aligned}$ | 8 E <br> 8 F | ${ }_{9}^{9 E}$ | ${ }_{\text {AF }}^{\text {A }}$ | BE BF | ${ }_{\text {CE }}^{\text {CF }}$ | －DE | EE | FE FF |
| $\begin{aligned} & \text { Column } \\ & \text { ID } \end{aligned}$ | A | в | c | D | E | F | G | H | 1 | J | к | L | m | N | 0 | P |
| 16 UCW s，any other address up to 7F folds into $A$ ． |  | A | A | A | A | A | A | A | When there are 128 UCW s or less，the columns of addresses above are re－ served for shared UCW addressing．The note in bold type relates the column of addresses to the correct UCW． |  |  |  |  |  |  |  |
| 32 UCW s，any other address up to 7 F folds into A or B ． |  |  | A | в | A | в | A | в |  |  |  |  |  |  |  |  |
| 64 UCW s，any other address up to $7 F$ folds into $A, B, C$ ，or $D$ ． |  |  |  |  | A | в | c | D |  |  |  |  |  |  |  |  |
| 128 UCW s ，no address folding． |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 256 UCW s There are 256 unique UCW addresses－No folding permitted－No shared unit addresses－All valid unshared |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## In Summary:

1. If shared subchannels are used, ( 128 UCWs or fewer), unshared subchannels are restricted to:
a. UCWs in the 0 through 7 range that are not used as shared subchannels, and
UCWs that are specified by unit addresses in which the high-order bit is a 0 .
2. If shared subchannels are not used (as in a system with 256 UCWs) all addresses are valid and address a unique unshared
UCW. UCW.
The number of subchannels used is also dependent upon the characteristics of the devices on the channel as pointed out in the following description.
The electrical characteristics of the channel allow for up to eight I/O control-unit positions, connected serially. Positions for units on the $I / O$ interface can be thought of in three ways, depending upon the units involved:
3. A single control unit that controls one $I / O$ unit can be connected to the channel. An example of this type of unit is connected to the channel. An example of this type of unit is needed.
4. A single unit that contains several control units can be connected to the channel. An example is the 2821 control unit, which has separate control units for each attached 1403 Printer, one for the 2540 Reader, and one for the 2540 Punch One control-unit position is needed.
. A single requirements of severa /O units (one at a time) can be connected to the channel. An One cois a coll is neded

Assume for example, that eight 1443 Model N 1 printers are attached to the byte-multiplexer channel. All eight positions are then used, and no other unit can be attached to the channel. Any eight of the subchannels could then be used for the printers, according to the device address.
As a second example, assume that eight shared control units, each controlling eight $1 / O$ units, are connected to the bytemultiplexer channel:

1. Eight positions are required for the eight control units.
2. Eight UCWs $(0-7)$ are required, one for each shared control Unit
3. No other positions are then available.

Note: The printer-keyboard does not use one of the eight positions on the byte-multiplexer channel, but does require a
UCW. UCW.

## FUNCTIONAL UNITS

## Unit Control Word Format

The maximum number (256) of UCWs require 1,024 words ( 4,096 bytes) of control storage. The format of the UCW is:

| Word | Address | Byte <br> 0 | $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{3}$ |  |
| :---: | :--- | :--- | :--- | :--- | :--- | :---: |
| 1 | $\times \times \times 0$ | Flags \& Ops | UCW/Chn <br> Status | Count <br> High | Count <br> Low |  |
| 2 | $x \times 44$ | Key | Data address |  |  |  |
| 3 | $x \times \times 8$ | Key | Next CCW address |  |  |  |
| 4 | $x \times \times C$ | Dev Adr |  |  |  |  |

Word 1. Byte 0 is set up under microprogram control. As th peration proceeds, the microprogram can examine this byte to determine what function is to be performed. The meaning of the bits in byte 0 of word 1 are

| Bit | Value | Indicates |
| :---: | :---: | :---: |
| 0 | 1 | Data-Chaining (CDA) |
| 1 | 1 | Command chaining (CC) |
| 2 | 1 | Suppress-Length-Indication (SLI) |
| 3* | 1 | SKIP or status next |
| 4 | 1 | Program-Controlled-Interruption (PCI) |
| 5 | 1 | Reserved |
| 6* | 1 | Output (write to I/O) |
|  | 0 | Input (read from I/O) |
| 7 | 1 | Decrement data address (for read backward operation) |
|  | 0 | Increment data address (for write or read operations) |

*Bits 3 and 6 specify:
Bits 36 Specify
$\begin{array}{lll}0 & 0 & \text { Input } \\ 0 & 1\end{array}$
01 Output
10 Status next or SKIP
11 Stop or count zero
Byte 1 in word 1 contains UCW or channel status, depending upon the operation. Channel status is in this byte when a CSW-store operation (to store channel status) is to be perin (from byt 1 of the UCW) before oration is performed (Note that unit status chatel and nit check, etc--is not kept in uCW. Unit status is placed in nit check, etc-is not kept in a wh. Unit status is received during a multiplexer-channel share cycle.) The meanings of bits in byte 1 of word 1 are:

## $\begin{array}{cc}\text { Bit Value } \\ 0 & 1\end{array} \quad$ Ucw Status <br> $\begin{array}{lll}0 & 1 & \text { Active subchannel } \\ 1 & 1 & \text { IL (Incorrect Length) }\end{array}$ <br> 21 Program check <br> 3 $1_{1 *}^{*}$ Protection check <br> $\begin{array}{lll}4 & 1^{*} & \text { Status queued } \\ 5 & 1 & \text { Channel control check }\end{array}$ <br> Program-controlled interruption <br> IL (Incorrect Length) <br> Program check Protection check Channel data check Channel control check Interface control check

*When this byte is used for UCW status, bits 4 and 7 signify to the microprogram:

| Bits 4, 7 | Signifies |
| :---: | :--- |
| 00 | Handling data |
| 01 | Status next |
| 10 | Status stacked to control unit |
| 11 | Unit status in IB (Interrupt Buffer) in local storage |

## Bytes 2 and 3 of word 1 contain the data count for the operation progress.

Word 2. Byte 0 of this word holds the CCW command when a CCW is loaded into local storage for execution. The ops (in byte 0 of word 1) are then set ip from this CCW command code to
designate the operation to be performed
Next, the protect keys are moved into word 2, byte 0 from nother local-storage location. As the operation proceeds, the keys in UCW word 2 are used for protection purposes as data is transferred to or from main storage for the $1 / O$ operation.

Word 2. Bytes 1,2 , and 3 contain the data address of the main storage area from/to which data, if any, is to be transferred during the operation. If fetch protection is specified, both read-byte and the store-byte operations are protected. If orage protection without fetch protection is used, only the store-byte operation is protected.

Word 3. Byte 0 of this word contains the protect keys.
Bytes 1,2 , and 3 of Word 3 contain the last CCW address +8 . Note that because word 3 contains the protect key in byte 0 , CCWs accessed from main storage (by use of a read-word storage-word operation) are storage-protected (fetch protect only). This is the same key used for data transfer to/from main storage during an I O operation. Therefore, the main roge protectey value as the area to which or from which ta is trasferred, but only if the COWs are fetch-protected

Word 4. Byte 0 contains the device address when the UCW is active. Bytes $1-3$ are spares.

## External Facilitie

The external facilities that are used for multiplexer-channe
operations are assigned external word address OE . The
microprogram communicates with the channel circuitry via word name MPX, or byte names MTO, MTI, MBO, and MBI. The byte MTI and MBI cannot be used as a destination.

| Word MPX | $\begin{aligned} & \text { Byte } 0 \\ & \text { MTO } \end{aligned}$ | Byte 1 MTI | $\text { Byte } 2$ | $\begin{aligned} & \text { Byta } 3 \\ & \text { MBO } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
|  | 0 Operational-out | 0 Operational-in | B | B |
|  | 1 Select-out | 1 Address-in | U | U |
|  | 2 Address-out | *2 Status-in signal | S | S |
|  | 3 Command-out | *3 Service-in signal |  |  |
|  | 4 Service-out | 4 Select-in | 1 | 0 |
|  | 5 Interrupt | 5 MPX -request in | N | U |
|  | 6 Suppress-out | 6 MPX or Cons Req In |  | T |
|  | 7 MPX chack | 7 Disconnect-in |  |  |
| Note: |  | *Bits 2-3 |  |  |
| Bits 2 and 3 of MTI are logical functions of the interface 'service-in' and 'status-in' lines. |  |  | $00=0 p-i n$ up <br> $01=$ Service-in up |  |
|  |  |  |  |  |
|  |  |  | $10=\text { Status-in up }$ |  |

## MTO (Multiplexer Tags-Out)

The MTO register consists of eight latches that are fed from the external bus-in byte 3 . Byte 0 of the MPX word allows th microprogram to communicate with the register
The tra 1 M Se Sil Nerd. The MTO register can be set or reset by the Branch word.

## MTI (Multiplexer Tags-In)

The MTI register consists of eight polarity holds that are fed from the interface receivers. The register may also carry information gated from the bus-out register during channel-diagnostic operations. Byte 1 of the MPX word allows microprogram
The status of any of the MTI
ThI register bits can be tested by the Branch or the Branch and Module Switch words. The MTI external cannot be used as a destination (tags-in cannot be set or reset by the microprogram).

## MBI (Multiplexer Bus-In)

The MBI external facility is not an actual register. It consists of the nine lines that carry the information from the channel interface. The information may be either data, address, or status. The information on the bus-in lines can be read by the arithmetic word type 10 or 11 . The MBI cannot be used as a destination.
Refer to "Arithmetic Word Types" in Chapter 4 for description of the ABCK function as it relates to parity errors.

## MBO (Multiplexer Bus-Out)

The MBO register consists of nine latches that are fed by external bus-in byte 3 . The information in the register is made available to the $1 / O$ device as input (address, command, or data) or may ated to the MPX
解 micropress or command by the arith read from the register to storage by a storage word The register is ge word. The register is reset by the arithmetic word type 11.


Req in
(MPX or
Console Request)




During byte-multiplexer channel operations, the information from the UCW identified by the address of the $I / O$ unit involved in the operation is read from control storage and placed in local storage by the microprogram.

Local storage is addressable by word name. The areas of local storag shown are either designated for byte-multiplexer channel operations r are classified as CPU work areas and are used during channel operation as shown.

## Flags \& Ops Byte MFO

Bit Value Indicates
1 Data-Chaining (CDA)
Comman-Chaining (CC)
Suppress-Length-Indication (SLI)
Skip or Status Next
Program-Controlled-Interruption (PCI) Not Used
Output (write to I/O)
Input (read from I/O)
Decrement data address (for readDecrement data addres
Increment data address (for write or read operation
*Bits 3 and 6 are used under microcode control to provide additional information as follows:

36 Specify
0 o Input
$\begin{array}{lll}0 & 1 & \text { Output } \\ 1 & 0 & \text { Skip or Status Next }\end{array}$
$1 \quad 1 \quad$ Stop (Zero Count)

## 1 Channel

 1 Note 12 1 Chaining
3. 1 Share Request
$\begin{array}{lll}4 & 1 & \text { Interrupt } \\ 5 & 1 & \text { Hat }\end{array}$
$5 \quad 1$ Halt I/O (HIO)
6 ( 1 Test I/O (TIO)
†Developed in microroutines.
*Bit 7 (SIO) is reset when good status is received on initial selection
Note 1: Byte Xo/MAO; Bit 1: Used during initial selection to indicate an immediate control command. Used during chaining $E_{x}=1 \mathrm{st}$ CCW indicator)

## Byte MF1 (from 1st UCW word) +

## UCW Status

## Channel Status

| Bit | Value | Indicates |
| :--- | :---: | :--- |
| 0 | 1 | Active |
| 1 | 1 | Incorrect Length (IL) |
| 2 | 1 | Program Check |
| 3 | 1 | Protection Check |
| $4^{*}$ | 1 | Status Queued |
| 5 | 1 | Channel Control Check |
| 6 | 1 | Interface Control Check |
| 7 | 1 | Status Next |

## Value Indicates 1 PCl IL Program Check Protection Check Channel Data Check Channel Control Check Interface Control Check

 Spare+MF1 indicates UCW or channel status depending on the operation. During I/O initialization, MPX interrupt, etc., it indicates UCW status. Channel status is in this byte when a CSW-store operation is to be performed.
*When this byte is used for UCW status, bits 4 and 7 signify to the microprogram
47 Indicates
$0 \quad 0 \quad$ Handling dat
$0 \quad 0 \quad$ Status next
100 Status stacked to control unit
Unit status in interrupt buffer

## Operational Overview




## Start $1 / 0$

- The system must be in supervisor state for all I/O operations.
- The initial selection routine places the $\mathrm{I} / \mathrm{O}$ device in service on the channel.
- A trap routine handles each data byte (in byte mode).

All I/O instructions are decoded in the $1-$ cycles (GAIC) routine and enter a common I/O decode (GLAA) routine. In GAIC, the processor tests whether the system is in the supervisor state. (If not, the GLAA IOOP 1 entry point is used, causing a branch to the common interrupt routine.) The GLAA routine determines the channel involved and enters the CAW data into local storage. he AW is analyzed to determine the address of he first CW. he CWress is checked for shared subchans (multiunit addreses). $f$ the address is valid, condition code 0 is set and H 5 is set to block other trap requests.
Next, the first UCW word is read into the R-register, and the active bit is tested. Active bit on means that the subchannel is in operation; thus is unavailable. Assume that the active bit is not on - update the UCW, move the first UCW word into MA (in LS), restore the unit address to the X -register and branch to GMGR (the general routine).


The first function of the GMGR routine is to fetch and analyze the CCW at the address specified by the CAW. The following information is checked in the CCW.
information is checked in the CCW.

1. The two low-order bits of the flag byte are tested to ensure
that they are zero.
2. The initial byte count is tested for
3. Test for (not) a TIC during a SIO.
4. Test for invalid command.
5. Ensure that a TIC is to a CCW on a doubleword boundary
6. Ensure that a TIC is not to a second TIC.

When it is determined that all the foregoing conditions are satisfied, a test is made to determine the type of command involved and whether a console operation is being performed


The channel begins the initial selection sequence by transmitting an address byte on the bus-out lines and raising address-out. The address byte selects the unit to execute the operation. Each contro unit attached to the interface attempts to decode the address; but, because all interface addresses are different, only one unit can interpret the coded byte.
When 'select-out' rises at the control unit that successfully decodes the address byte, that control unit conditions either:

1. 'Status-in', indicating that the selected unit is busy and cannot execute another operation, or
'Operational-in', indicating that the designated unit will
complete the initial selection sequence
it is offine: the dent 1 it with the lowest priority propagates 'select-in' to the channel when its incoming 'select-out' is conditioned. The 'select-in' or 'statusin' reply to 'address-out causes the channel to drop 'address-out' and terminate the selection sequence
after 'status-in' drops. after 'status-in' drops.


When 'operational-in' causes the channel to drop 'address-out', the selected control unit then transmits an address byte on 'bus-in' lines and conditions the 'address-in' line. To ensure that the right device has been selected, the channel compares this address to the address it placed on the 'bus-out' lines,
Aftransmitting a by transmitting a command byte and conditioning 'command-out to the control unit. The command byte designates one of seven operations (read, read-backward, write, control, sense, test I/O, or
the No-Op special control), and establishes conditions to control the No.Op special control),
The control unit must then drop 'address-in'; and after 'commandout' falls, the control unit places its status information on 'bus-in' and raises 'status-in'. If the $\mathrm{I} / \mathrm{O}$ device is available and capable of executing the command, the status byte is zero. If the channel accepts this status byte, it responds with 'service-out'. This signal completes the initial selection sequence.
If the selection is completed successfully, the key is moved from $M D$ to MC in local storage, the active bit is turned on, UCW address is updated and moved to the working area and stored back in control storage, and the Op bits are reset.
The microroutine now exits from GMGR to GMSR to handle disconnecting from the channel, if byte-mode operation; or handling data, if burst-mode operation. For byte mode, the microprogram returns to 1 -cycles so that other functions may be performed.


When the first data byte is ready for transfer, 'request-in' is devel oped and the microprogram traps to GMSR - the share-trap routine This routine handles reselection, and then exits to the GMDR routine to handle the byte of data.

## Share Trap - Data Handling

- A share-trap routine handles each data byte
- When byte count is reduced to zero, data transfer ends.

When the first data byte is ready for transfer, 'request-in' is developed and the microprogram traps to the GMSR (share trap) routine. Before the byte of data is transferred, the following functions are handled:

1. Store link information, set share request bit.
2. Test for console request or MPX
3. Reselect the device
4. Develop UCW address and read UCW into local storage.
5. Test active bit.

The microprogram now branches to the GMDR routine to handle the byte of data




## Ending Procedure

- Channel-end signals end of data handling
- Device-end signals end of command
- Ending status may be stored or queued

An I/O control unit signals the channel that it has executed the data transfer portion of a CCW command by sending channel-end Sending device-end signals the channel when the selected I/Q device has fully executed the CCW command. Channel-end (CE) and device-end (DE) are status conditions and are identified as such by the 'status-in' tag line. status byte or in separate status bytes depending on the CCW command and the I/O unit involved.
A control unit may present ending status at three different times:

1. During initial selection
2. Immediately following a data-handling sequence.
3. By raising 'request-in'.

When the channel receives ending status, it may either request the CPU to interrupt the current instruction sequence and store the required information in the CSW, or it may obtain a new CCW and start its execution. This depends on the UCW flag bits and
the type staus the han
cor an input operation. Assum that the chanel receives 'request-in' causing a share trap and Refer to the GMDR routine and assume 0 count (cout field equal to data bytes) giving a branch to the GMMS routine at ga branch to the GMMS routine at th SKIPBR 1 entry point.

## Status Interrupt and IPL Ending (Part 2 of 2)



The status is read from bus-in (MBI) and tested for bad status (any bits on other than status modifier, CE, or DE). Assume not the UCW. If the interrupt bit is on (interrupt buffer full) and it is the UCW. If the interrupt bit is on ('itterrupt buffer full and' indicate to the control unit that its status byte was not accented When a control unit receives 'command-out' it queues or stacks its status (that is it holds the status in its status register) and its status (that is, it holds the status in its status register) and deactivates operational-in.
Assuming that the interrupt bit is not on (IB is not full), the microprogram turns on the interrupt bit, places the unit address
in the IB (MBSO) in local storage, and tests the active bit. For this example, assume that the UCW is active, meaning that the status now being presented is the first status received from the I/O unit for the command sequence it is presently executing. In this case, the microprogram places the status in the buffer and activates 'service-out'. When 'operation-in' falls, the program branches to the GMDR routine to store the UCW, and returns to the MPX trapped address. The CPU handles the interrupt request when it has the opportunity to do so.
When the UCW is not active, this means that the unit is presenting status a second time, normally device-end status. In this case, the
microprogram sets the IB status to 0 and sets the status-next and microprogram sets the IB status to 0 and sets the status-next and in' falls, the program branches to the GMDR routine, stores the UCW and returns to 1 -cycles The CPU handles the interrupt when it has an opportunity to do so. Refer to the next section for details of MPX channel interruptions.

## Byte-Multiplexer-Channel Interruptions

- A byte-multiplexer-channel interruption can be caused:

1. At the normal end of an operation for status presentation.
2. If the PCl bit is on in an active subchannel.
3. If an error occurs during an $I /$ operation. by the channel (such as not-ready to ready device-end).

- An interruption buffer (IB) is provided in local storage for MPX channel interruptions.
- There are two types of Status:
a. Primary: normal channel end.
b. Secondary: normal device end.


## Normal Primary Ending Status Interruption

The MPX channel initiates a normal ending status interruption when it receives ending status from a control unit (and operations are not command-chained). It does this by turning on the MPX channel interru

Byte-Multiplexer Channel Interruption


The CPU cannot honor an interrupt request until it has completed the current instruction. Execution of the interrupt operation begins in 1 -cycles (GAAI) when an interrupt is detected, and then branches to the common interrupt routine (GICM), where the interrupt is identified as being on the MPX channel. The micro program then branches to the I/O routine (GLAA) where the
following objectives are accomplished:

1. Set the H 5 bit ON to block MPX share traps.
2. Access the UCW for the interrupting device and test the active bit. If the UCW is active, branch to the GMSW routine and perform the remaining objectives of the interrupt routine.
Reset the interrupt latch
Reset the active bit.
Handle PCI if specified
Set data check if required
3. Store full CSW (all bytes meaningful) and reset H 5 . Go load new PSW.

## Normal Secondary Ending Status Interruption

If, in item 2, the UCW is not active, it indicates that the device is presenting status a second time, normally device-end status. For xample, suppose a control unit initiated an interrupt by presenting channel-end status alone. When the CPU executes this interrupt, it turns the UCW active bit off. Therefore, when the CPU executes an interrupt initiated by device-end status from the control unit, the UCW is inactive.
For this condition the microprogram branches to the GMGR routine and performs the initial selection of the unit in order to obtain its status. Following this sequence (send 0 command read status - set 'service-out' to status - then disconnect) the program branches to GMSW and performs the CSW Store (zero out CSW, store status only)
After the MPX channel interrupt latch and H 5 have been eset, any unit to which status has been stacked may have its status accepted into the IB, causing an interrupt reques.


## ENTRY POINT, GMSW START

## From GLAA;

- This is the entry point from the GLAA routine honoring an interruption request.
- START is also the entry point from the GLAA routine when a test I/O instruction determines that the device specified has presented status. Entry here fulfills the major objective of TIO (store CSW).
From GMGR;
- GMSW START is entered from the GMGR routine during a start I/O instruction when initial selection is not completed because the control unit is busy.
- START is the entry point from GMGR during a test I/O instruction when the UCW is active and a STatus Queued condition exists.
- From GMGR during test I/O when the UCW is not active and non-zero status exists.
From GMLO;
- START is the entry point from GMLO at the end of an error logout operation.

From GKDI;

- START is the entry point from GKDI for a halt I/O operation on the documentary console.


## ENTRY POINT, GMSW MATCH 0

- The MATCH 0 entry point is used from the GMGR routine during a test $I / O$ instruction when the control unit is busy.



## Program-Controlled Interruption (PCI)

- The PCI bit allows the program to initiate an interruption.
- The PCl bit sets up an $\mathrm{I} / \mathrm{O}$ interruption when the interruption buffer latch is off (IB empty).
- When the CPU executes an interruption initiated by the PCI bit, the PCI bit becomes part of the channel-status byte that is stored in the CSW.
The program-controlled interruption bit is bit 4 of the CCW flag byte. It also becomes bit 4 in the UCW Op and flags byte that is generated for the CCW . The PCI bit in the CCW initiates an muption whour, in any other way, affecting the channel ion at any point in a chain of CCWs to determine how the operation is progressing. ion is progressing

1. During bit is effective at two different times:
2. During the execution of the CCW in which it occurs.
3. During the CSW store routine of an I/O interruption. In this
case, the PCI bit does not initiate any action but becomes bit 0
of the channel status byte that is stored in the CSW. The CSW is then interrogated by the program, and action is taken accord ing to the conditions found).
When the CPU executes and interruption initiated by the multiplexer channel, it resets the PCI bit in the UCW associated with the unit that initiated the interruption. This occurs whether or not the interruption was caused by the PCl bit. If PCI interrupt is not allowed, the PCI flag is propagated to the next CCW.

## Interruption Condition

The following are conditions, during an I/O operation, that can result in a byte-multiplexer channel interruption

1. A parity error detected on data during a read operation will cause a data check. (The data byte received from the bus-in register 'MBI' is checked for parity in the B-register.) A channel-control check does not occur for this type of error.
2. Status received from an $1 / O$ unit for:
a. A chain-data operation in which the data count has not yet reached zero.
b. A command-chain operation in which the data count has not yet reached zero and the SLI flag is off.
c. No chaining, but the data count has not yet reached zero c. No chaining, blat in off.

In each of these cases the IL bit is set on in the UCW/channel status byte of the UCW.
3. During chaining, one of the following CCW program errors occurs.
a. An invalid CCW command code (bits $4-7$ in command code equal 0000). This condition is not checked if data chaining is being performed.
b. A transfer-in-channel (TIC) command branches to another TIC.
c. The two low-order CCW flag bits do not equal zero (bits 38 and 39). Not checked on a TIC command.
d. Initial CCW data count is all zero. Not checked on TIC command.
e. The three low-order CCW address bits on a TIC command do not equal zero (bits 29, 30, and 31).
Note that device-end status has already been received from a device before command-chaining to a new CCW occurs. If th condition on the byte-multip ondition for a CCW program check is sel up a follows
a. A test I/O command is issued (by the microprogram) to device for which the CCW program check occurred.
b. Command-out is sent to the device when that device ation stacks the status (which can be all zero) to the device The status is not accepted until the interrupt 1 off. When the status is accepted the interrupt latch is turned on and the interruption can be processed.

In the byte-multiplexer channel, channel-control check is caused by a CPU check condition detected during execution of is on if retry fails to obtain correct operation or if the MPX EXT REG (OE) is involved in the operation.
Channel-control check is set on in the UCW/channel status byte of the UCW for use in subsequent storing of the CSW. If operational-in (from the unit with which the channel is communicating) is down, the operation proceeds to its normal ending point (if succeeding errors do not prevent such ending). If operational-in is up after the channel control check is set, an interface disconnect for the affected unit is performed by the channel. (Select-out down with address-out up is the sequence for an interface disconnect.) If the interface disconnect is successful, the affeced control 1 discorol ons In this case then, the channel control check is indicted in the CSW (stored as a result of procesing the interruption condition caused by acceptance of the ending status):
If the interface disconnect is unsuccessful (that is, Op-In fails to drop in 32 microseconds), the channel performs a selective reset (suppress-out up and operational-out down). The characteristics of the I/O device determine whether that device will present device end after a selective reset. Therefore in this case, the interruption condition may not occur if the device does not subsequently present status. However, it is not likely that CPU errors (which caused the channel control check) and interface errors with the unit will both occur together. Note also that a logout is performed for this error.
An interface control check occurs when an error is detected in the signal sequence between the channel and an I/O control unit as follows.

1. Bad parity on address or status byte from interface.
2. No address match on initial selection.
3. The device appeared nonoperational during command

## chaining

4. Invalid signal sequence on interface.
```
REMEMBER
There is a Reader's Comment Form
at the back of this publication.
```



If the unit can subsequently present status to the channel, processing of the resulting interruption condition will cause the interface control check to be stored in the CSW. However, if the channel cannot communicate with the device, the interruption condition may not be generated. However, a logout associated with the device in error is performed to indicate the error That is, if the IB is in use for some other device's status, the thannel cannot place staus in the IB. If the unit for which the channel (or interface) control check occurred cannot be communicated with, then that unit cannot generate the required interruption condition.
An address for a CCW or an address for data that references (during an I/O operation) a main-storage area beyond the capacity of the system (address-check condition), causes the program check bit to be set (in the UCW/channel status byte of the UCW). If the storage access is for a CCW during command bofy the access to main storage is made for the CCW. If, for 1 , 1 , 1 , for this放 tatus and ad rossed, the program check bit is available in the condition is processed, the program check bit is available in the
CSW. sent by the channel to the working unit. When that unit responds with status, command out is activated to stack that status to the nit. The interrupt latch will be turned on when the status is bbsequently accepted (that is, when it is presented and the iterrupt latch is off) by the channel. Again, processing of this (that is, an address check occurred) interruption condition will result inprogram-check status in the CSW.
If the address check (program check) occurs during data ransfer (or for CCW access during data chaining), the unit is told o stop data transfer and present status. After the status is presented, processing of the interruption condition results in program-check status in the CSW.
A protection check for CCW or data accesses is processed in the ame manner as address check (program check), except that the esulting indication in the CSW is the protection check bit. Note that chaining heck status is not used in multiplexe channel operations.

## Channel Logout

Channel-logout facilities provide a means of preserving for analysis a record of pertinent conditions that exist at the time malfunction involving channels occurs. Logout is basically a噱 the the error occurred.
ssentially two levels of channel logout occur, depending on the nature of the malfunction and on the setting of control program, whether extended logouts can occur as part of the I/O interruption, or whether only limited channel logouts are allowed.

I/O Communications Area
The I/O Communications Area (IOCA), a permanently assigned area in main storage, is utilized by the logout operation for limited channel logout, to point to the address of the extended $l o g$ and for other logout control information. The IOCA is located in main storage 160-191 (AO-BF).

Channel ID: (Locations 168-171.) When stored during the execution of the Store Channel ID instruction, this area contain information that describes the addressed channel.

I/O Extended Logout Pointer: (Locations 173-175.) The I/O Extended Logout (IOEL) pointer field is program-set to designate an area to be used by channels to store the extended logout information. The low-order three bits of the pointer are ignored so that the extended logout always begins on a doubleword boundary. Logout information may be stored in the IOEL area only when the IOEL mask bit (CR14 bit 2 ) is set to 1 .
Limited Channel Logout: (Locations 176-179.) The limited channel logout field is also called the ECSW. This field contains model-independent information related to hardware errors eched by tue when errors have affected I/O prorations The fied is
stored only when the CSW or a portion of the CSW is stored. It may (or may not) be accompanied by the extended channel logout.
(Locations 180-184): Not used
(Locations 185-187): Reserved for future use.
(Locations 188-191): Not used.

## Refer to the sections "Byte-Multiplexer Channel" and

 "Selector/Block-Multiplexer Channels" for logout information as it applies to individual channel types.
## Stop After Log

The stop after log switch on the console overrides the contro register and allows extended channel logging when there is a terface control check or channel control check.
Stop after log causes the following action on a channel error:

- The IOEL pointer is set to 100 (hex).
- The ECSW is stored in the IOCA and the extended log is stored at 100 .

Both the ECSW and the extended channel log are always available when running in the stop after log mode.
The CPU places an identifier in main storage locations 32 and 33 (machine check old PSW) to identify the failing channel. The and 145 F for the CPU Th for channels 0 through 4 respec red light and the log present indication.
seauence codes
000 Error during execution of TIO.
001 Error during initial selection. Command-out has been sent.
010 Command has been accepted by the device, no data has been transferred.
011 At least one data byte has been transferred, or channel idle state.
100 The command in the current CCW has either not been sent or not accepted by the device. 101 Polling Data transfer--unpredictable.
(For further definition of sequence codes, refer to the IBM System/370 Principles of Operation).

## Error Handling and Logou

Byte-multiplexer channel check facilities are incorporated in th microcode routines. When Interface Control Check (IFCC) error occur and are detected by the microcode, a catalog number is se to identify the type of failure and then the routine branches to the logout routine to perform the logout.
Channel-control checks are detected in CPU hardware as a result of unretryable errors. These errors are also handled by the logout routine, but there is no catalog number. The machinecheck registers are logged for channel-control checks, whereas for IFCC errors, these words in the logout area are set to 0 . The byte-multiplexer channel extended logout is located in main storage in the area designated by the IOEL pointer. The pointer is in storage location 172, in the IOCA. Logout is under control of CR14 bit 2 unless the system is in Stop After Log mode.
The low three bits of the IOEL pointer are ignored so that the $\log$ always begins on a doubleword boundary. If the pointer is set such that any part of the log would be out of storage, no part of the log is stored.
The channel logout is attempted anytime a CSW is stored with an interface control check or a channel-control check. This is done at I/O interruption time and at condition code 1 time to an /O instrucion. $A$ cha Chupton.
Channel logs are lost under any of the following circumstances.

1. CR14 bit 2 is set to 0 (unless Stop After Log is active).
2. The IOEL pointer is pointing to an address that is out of storage or allows insufficient space for the maximum logout.
3. A second channel error occurs before the first is cleared; in this case, the first log is preserved.
4. A machine-check log is pending or a machine check occurs before the $I / O \log$ is cleared. In this case, the first ten log words are valid, but the 14 CPU words that may be appended are taken as part of the machine check.

For most conditions causing logout, the format and contents of the $\log$ are as shown in the diagram. There is the possibility, however, of some error conditions or a false logout at which the usage of local storage might vary from this pattern. The identification of the local-storage log and external registers are as shown regardless of content.


Catalog Numbers (IFCC Only)
$\mathrm{M} 1=\mathrm{No}$-Op-in time-out
$\mathrm{M} 2=$ Status-in time-out
H3 $=$ No-address-in tim
M4 = Address-in bad parity/no address match
M5 $=$ No-status-in time-out
$\begin{array}{ll}\mathrm{M6} & =\text { Op-in time-out }\end{array}$
$\begin{aligned} & \text { M8 }=\text { Timed parity status-in } \\ & \text { Timeout in data loop, inbound tag sequence bad: a. } \quad \text { Op in failed to fall }\end{aligned}$ M9 = Disconnect-in b. No SVC or STA signal $\mathrm{A}=$ Bad parity on status c. Both inbound tags up MB $=$ Service-in - expected status-in

1C F False share request from doc-console
$1 \mathrm{C}=$ False share request from
$+2 \mathrm{~F}=$ Select-in during chaining
= Only valid combinations of primary \& modifier
1/0 Log Start Address:
OEL pointer main storage $A C$ or
stop after log, main storage 100 .

Catalog number byte/bit significance


## Stop after log ID for SEREP

Interruption code in old MCK PSW
$1450=$ byte-multiple
Log peresent
Check light

## Byte-Multiplexer Channel Error Logout Routine (Part 1 of 2




## Test I/O - Halt I/O - Halt Device

- Test I/O (TIO) obtains the status of an I/O device.
- Halt I/O (HIO) discontinues operation between the addressed channel and whatever I/O device is in operation on that channel.
- Halt Device (HDV), a variation of HIO, discontinues operation between the addressed channel and a particular device.

Test I/O: The test I/O instruction is decoded, and the execution begins in routine GLAA by setting the TIO bit in the instruction code byte (byte 0 ) in the X-register. The UCW address is developed Set H 5 bit ON to block requests, test the interrupt bit, and if not ON, set condition code 0 . The first UCW word (Flags and Op byte) is read and the 'active UCW' bit is tested. The UCW active bit ON indicates that the subchannel is unavailable. Active bit OFF means that either the I/O device involved has status stacked or is free to perform other operations.
When the UCW is available (active bit OFF), the channel must execute an initial selection sequence with the I/O device involved and issue a zero command. When the device responds to 'commandout' with 'status-in', the channel tests the status, (set 'service-out' to status, and waits for the fall of 'op-in'). If status is zero, set condition code 0 and return to 1 -cycles. If status is not 0 , reset the status-ne to 1 -cycles.
Ihe channel receives 'status-in' in response to 'address , in falls, the routine branches (on TIO) to GMSW to store the unit-status byte (store CSW).
When the active bit is on, it means one of three things:

1. The subchannel is busy, either with the specified device or
2. The subchannel has an interrupt condition waiting, or 3. Status is stacked.

When the UCW is active, the interrupt bit is tested. If an interrupt is waiting, the UCW word and link information is moved in LS, the second and third UCW words are read out, and the routine branches to GMSW to store the CSW.
If there is no interrupt or logout, the high-order device address is compared with the control-unit address. Equal comparison means that the device specified by the TIO instruction has pre sented status; the routine branches to GMSW to store status. For unequal address comparison, the channel might have received status from another device associated with the same UCW as the O deve specifed by he lo in 2 . hal sets condition code 2 and returns the CPU 11 -cyeles. balt $1 / 0$ or halt device instruction in the same maner as other 1/O instructions. The PSW is checked to ensure that the CPU is in supervisory state, and a UCW address is set up and tested for validity. Condition code is set, H 5 bit is turned on, and the first UCW word is read and tested.


UCW Not Active: When the active bit is not on, the channel does not have to test the status byte for an interrupt. When the channel finds the UCW available, it branches to GMGR, executes the halt I/O interface test (checks for console Op), and then does initial selection.
If response to 'select-out' is 'status-in', branch to control unit busy sequence. Read status, reset 'select-out' and wait for fall of Reset 'address-out', but ine-out). Assume fall of 'status-in' new unit and chann statu in MBS2 and MBS3, move it to the
 return to 1 -cycles. return to I -cycles.
If on initial selection, response to 'address-out' with 'select- out' is 'op-in' (selection is normal) followed by 'address-in' and equal comparison, reset 'select-out', and then branch on HIO to perform
the interface disconnect routine. This consists of setting 'addressout', waiting for fall of 'op-in', resetting 'address-out', and status. Set new status, do short CSW store, set condition code 1 and

## return to I-cycles.

UCW Active: Test for HDV (bit 15 of immediate operand). If HDV operation, read the fourth word of UCW and check for address match. If no match, indicating that the device addressed is not active, set condition code 0 and return. If address matches, indicating that the device addressed is active and therefore should be halted, test status queued (if on set condition code 2 and return) if no status queued, remove chain flags, set skip and output, restore unit address, move link information, read 2nd and 3rd UCW words, then go do initial selection. Procedure then is the same as described for UCW not active.


## Test Channel

- Test Channel (TCH) is executed to determine the status of a particular channel.
A condition code is set to indicate the status of the addressed channel.

The test channel instruction is executed (when the CPU is in the supervisor state) to determine the status of a particular channel. It tests whether the channel is operating in burst mode. is aware f any outstanding interruptions, or is not operaiodicated. In executing TCH, no device is selected, and on the multiplexer channel the subchannels are not interrogated.
The TCH instruction is detected as an I/O operation during Icycles, and the microprogram branches to the GLAA routine. Test channel in other than supervisor mode is a programming error and causes a branch to GICM.
The operation follows a common path for either MPX or SX channels until the actual channel address is tested. At this point, if it is an SX channel, the test channel bit is set and the micropro ram branches to the GSOP routine for completion of execution
For MPX
eted in GLAA with either 1 being set. The condition code meanings ar as follows:

0 - Channel availabl
1- Interruption pending in channel
2- Channel operating in burst mode
3 - Channel not operational


## Data Chaining

- Entry to the chaining routine is from GMDR following zero count/CDA flag detection.
- Data chaining permits reading from or writing to storage locations that are not adjacent.
- Data chaining is controlled by the CDA flag bit (bit 0 of Flags and Ops byte, MFO).
- During any data loop cycle in which the working count reaches 0 , the CDA flag is tested; if on, branch to GMCR to obtain replacement for working count, data address, and flags from the next CCW


## Command Chaining

- Entry to the chaining routine is from status handling (GMMS) when suppress-out is up and DE status and CC flag bit are
- Command chaining allows the channel to execute several commands on an I/O device with one start I/O instruction.
- Command chaining is specified by the CCW CDA flag bit off and the CC flag bit on.
- When the channel completes error-free execution of a CCW and receives DE status, the channel reads out the next CCW and begins its execution.
- Status modifier with DE requires the channel to bypass the next CCW in favor of the one following it.
- During command chaining, suppress-out prevents other I/O units from beginning a reselection sequence.
- A program check on a command-chaining operation causes the execution of an interruption (store CSW).


## Store and Load PSW

- The PSW store routine stores the current PSW in the I/O old PSW location.
- The PSW load routine puts the new PSW into local storage and external registers.
- When the PSW is loaded, the microprogram branches to I-cycles and starts execution of the I/O program.


- IPL is started by selecting an input device and pressing the load key on the console.
- IPL provides the facility for loading a program into main storage.
- IPL can be from devices on either byte-multiplexer channel, selector/ (if installed).

The IPL procedure resembles a SIO instruction in which the selected $I / O$ device and a zero protection key is
specified. The CCW for this instructio specified. The CCW for this instruction
has a read command, zero data address, has a read command, zero data address,
a byte count of 24 command chain flag a byte count of 24 command chain fla
on, SLI on, and command address 0 . on, SLI on, and command address 0 .
The IPL operation reads new informa tion into the first 3 doublewords of storage. The remainder of the program can be placed elsewhere.
The first doubleword contains the starting PSW for the entering program. The next 2 doublewords contain 2 CCW that are command chained. The operation continues with these and
to enter the full program. Selection handling of dat follow the same general pattern as for SIO This diagram is intended to give overall flow of the IPL procedure. Refer to other parts of this manual for details of selection, data handling, status handling, etc. Good status and correct programming are assumed
At ending time, (CC bit not on) all channels including IFA branch to the GMMS (IPL OFF entry) to reset the IPL latch and end the IPL operation. The microprogram then branches to GIPW to load the PSW and return to I-cycles.


## SELECTOR CHANNELS

- The Model 145 may have from one to four selector channels.
- Selector channels are designed primarily for use with highspeed devices.
- Each selector channel can control one operation at a time. Each operation is performed in burst mode.
- The CPU local-storage registers and special microprogram routines in control storage are used with selector channel and routines in control storage are used with selector chan
CPU circuits to perform selector-channel operations.
- Selector share cycles are used for data transfers (including sense and control information).
- The word buffer feature enables assembling four bytes of data before requesting a share cycle.
- There is time between share cycles to allow for CPU processing and for operating the integrated $\mathrm{I} / \mathrm{O}$ devices.
- Selector-channel addresses are 01-04. Device addresses on each Selector-channel addresses are $01-04$. Device addresses on each
channel may be any of the 256 possible bit combinations of a byte
- The maximum data rate possible with the word buffer installed is 1.85 million bytes per second; without the buffer it is 820,000 bytes per second.

BASIC DATA FLOW



## FUNCTIONAL UNITS

## Branch Word GA Function

- Conditions channel circuitry response to subseuqnet control words.
- Controls Tags-Out and Poll control.
- Permits access to selector-channel circuits that cannot be accessed
by normal microprogram

|  | Set GAL | Reset GAL | Set GAH | Reset GAH |
| :---: | :---: | :---: | :---: | :---: |
| $\kappa$ Field | GA, OR, Oh | GA, A. Oh | GA, OR, ho | GA, A. ho |
| 1 | Set Poll Cntl (Sft) | Reset Poll Cntl | Set Channel 1 | Channel Reset |
| 2 | Set Poll Cntl (Hrd) | Reset Retry Holdup | Set Channel 2 | Chain Reset |
| 3 | Set Cmnd Retry |  | Set Channel 3 | Machine Reset |
| 4 |  |  | Set Channel 4 |  |
| 5 | Set Count Ready | Start I/O Reset | Set Channel Loaded | Reset Channel Loaded |
| 6 | Set Protect Check | Set Control Check | Set CC, Reset CD | (Diag) Buffer Shift |
| 7 | Set Program Check | WLR Sample | Set PCI | Rst PCl \& Intp Lth |
| 8 | Set Intrpt Latch | Set DCC Mode | (Diag) Set Blk Shr Red |  |
| 9 | Set Select Out | Rst Out \& Prmd | Set Diag Stat | Reset Diag Stat, Rst IntrpLth |
| A | Set Suppress Out | Reset Suppress Out | *Set Channel Primed | Set Channel Tried |
| B | Bus-In to GR |  | *Set Data Out |  |
| C | Set Oprnl Out | Reset Oprnl Out | *Set Command Out | Set Address Out |
| D | Infce Ctrl Check | (Diag) Service Signl | *Set Service Out | Reset PCI |
| E | Set Diag Mode | Reset Diag Mode | *Set Halt I/O | Reset Halt I/O |
| F |  |  |  |  |

*Set Retry Holdup (Also)



Each of the four selector channels has four Local Storage words hat contain the UCW for the operation. The microroutine specifies only the letters of the name to allow one routine to operate for all channels. The channel selection develops address bits 4 and 5 to select the correct word in local storage.
The four local-storage locations of each channel are used as general working registers and thus have multiple uses throughout the operation of the channel.
The "Standard Usage" map is valid only when the count ready latch (GL bit 0 ) of that channel is on.

| Word Addr | Word Name | Byte-0 | $\underset{\text { ByTE }}{\text { Byte-1 }}$ | NAMES Byte-2 | Byte-3 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Selector Channel 1 |  |  |  |  |  |
| 20 | G1BUF | G180 | B2B1 | G1B2 | G183 |
| 21 | G1BS | G1SP | B1BF | G1CT | G1bD |
| 22 | G1stat | G1F | G1E | G1s | G1L |
| 23 | G1TAG | G1TO | G1T1 | G10 | G1R |
| 24 |  |  |  |  |  |
| 25 |  |  |  |  |  |
| 26 |  |  |  |  |  |
| 27 |  |  |  |  |  |
| Selector Channel 4 |  |  |  |  |  |
| 28 | G4BUF | G4B0 | G4B1 | G4B2 | B4B3 |
| 29 | G4BS | G4SP | G4BF | G4CT | G4BD |
| 2A | G4STAT | G4F | G4E | G4S | G4L |
| 2B | G4TAG | G4to | G4TI | G40 | G4R |
| 2 C |  |  |  |  |  |
| 2 D |  |  |  |  |  |
| 2E |  |  |  |  |  |
| 2 F |  |  |  |  |  |
| Selector Channel 2 |  |  |  |  |  |
| 30 | G2BUF | G2B0 | G2B1 | G2B2 | B2B3 |
| 31 | G2BS | G2SP | G2BF | G2CT | G2BD |
| 32 | G2STAT | G2F | G2E | G2S | G2L |
| 33 | G2TAG | G2TO | G2TI | G20 | G2R |
| 34 |  |  |  |  |  |
| 35 |  |  |  |  |  |
| 36 |  |  |  |  |  |
| 37 |  |  |  |  |  |
| Selector Channel 3 |  |  |  |  |  |
| 38 | G3BUF | G3B0 | G3B1 | G3B2 | G3B3 |
| 39 | G3BS | G3SP | G3BF | G3CT | G3BD |
| 3A | G3stat | G3F | G3E | G3S | G3L |
| 3B | G3TAG | G3TO | G3TI | G30 | G3R |
| 3 C |  |  |  |  |  |
| 3D |  |  |  |  |  |
| 3 E |  |  |  |  |  |
| 3F |  |  |  |  |  |

NOTE: Microcode that addresses externals and local storage is of the form G1BUF, G2D, G3BS, G2M,
(Example: GM=G2DRL,SF).
Microcode that is hardware switched is of the form GBUF, GD, GBS, GM, etc. (Example: RDW GM DC, 88).
sX External Word Address and Bit Assignment

External Bit Assignments
GBUF


GBS $\qquad$

| 0 | Spar |
| :--- | :--- |
| 1 |  |

1 Spare

| 2 | Spare |
| :--- | :--- |
| 3 | Spare |


| 3 | Spare |
| :--- | :--- |
| 4 | Spare |

5 Space
6 Spare

GSTAT

| 0 | Chain Data |
| :--- | :--- |
| 1 | Command Chain |
| 2 | Sup Length Ind |
| 3 | Skip |
| 4 | Allow Halt |
| 5 | Input FWD |
| 6 | Input BKWD |
| 7 | Output |

gTAG

| 0 | Operational Out |
| :--- | :--- |

1 Select Out
2 Address Out
3 Command Ou
4 Service Ou
6 Suppress Out


$\qquad$

| 0 | Spare |
| :--- | :--- |
| 1 | BF 6 |
| 2 | BF 5 |
| 3 | BF 4 |
| 4 | BF 3 |
| 5 | GB 2 |
| 6 | BF 1 |
| 7 | BF 0 |

GE

| 0 | Prog Ctrl Intrp |
| :--- | :--- |
| 1 | Incorrect Length |
| 2 | Program Check |

3 Protection Check
4 Data Check
5 Chan Ctrl Chk

| 6 | Intf Ctrl Chk |
| :--- | :--- |
| 7 |  |

GTI

| 0 | Operational In |
| :--- | :--- |
| 1 | Address In |
| 2 | Status In |
| 3 | Service In |
| 4 | Select In |
| 5 | Data In |
| 6 | Request In |
| 7 | Disconnect In |


| 0 | Operational In |
| :--- | :--- |
| 1 | Address In |
| 2 | Status In |
| 3 | Servie In |
| 4 | Select In |
| 5 | Data In |
| 6 | Request In |
| 7 | Disconnect In |

GB2


| GCT |  |
| :--- | :--- |
| 0 | Buffer Ctrl Cnk |


| 0 | Buffer Ctrl Chk |
| :--- | :--- |
| 1 | Count through 0 | | 1 | Count through 0 |
| :--- | :--- |
| 2 | Chain Data Request | | 2 | Chain Data Reques |
| :--- | :--- |
| 3 | Buffer Partition |

4 GCL 0
5 GCL 1

| 5 | GCL 1 |
| :--- | :--- |
| 6 | GCL 2 |
| 7 | GCL |

7 GCL 3


GO


GB3


| GBD |  |
| :---: | :---: |
| 0 | Spare |
| 1 | GDRL 6 |
| 2 | GDRL 7 |
| 3 | GB P |
| 4 | GB 0 |
| 5 | GB 1 |
| 6 | GB 2 |
| 7 | GB 3 |

GL


GR


## GBUF External Word (Bytes GBO-GB3)

The selector-channel word buffer external facility (GBUF) consists of the seven byte-registers that are located logically between the normal channel GR-register and the GO-register. The GR-register is functionally part of the buffer. This configuration allows space within the buffer for two complete words. Each position of the buffer has a buffer-full bit in addition to the data bits and parity bit. (Refer to "GBS External Word.")
Under normal operating conditions, the GBUF external word is not addressed by the microprogram. The data-handling functions of the buffer register operate within circuitry via the normal data SDBO to the external bus or from the external bus to the SDB When the selector-channel word buffer feature is present, there womper buffer failitis for each instlled selector chat Refer to "Selector Channel Word Buffer."

## GBS External Word (GSP, GBF, GCT, and GBD)

GSP: This byte has no assigned function.
GBF (Buffer Full Byte): The buffer-full bits control the shift of data through the buffer. This facility is addressed by the microprogram for a logout operation.

GCT: The GCT facility consists of the GCL register, buffer control check latch, and the block buffer at 4 -latch. These facilities are buffer-control circuitry; they are not addressed by the microprogram except for logout. Refer to "GCL Register." GBD: The GBD facility consists of bits 30 and 31 of the GDRL register and the buffer byte counter. Refer to "GDRL Register."

## GSTAT External Word (GF, GE, GS, and GL)

GF: The GF facility consists of eight latches, also called flag bits. Some of the latches are set/reset by circuitry; others are set/reset by the GA microword.

GE: The GE facility is primarily for identifying check conditions. It also indicates the presence of a program-controlled interrupt. The facility consists of eight latches.

GS: The GS facility consists primarily of share-trap controls and indicators that are set and reset by microprogram routines via the GA function. Bits 6 and 7 are used for diagnostics also.

GL: The GL facility consists of eight latches that are used to indicate various conditions and share cycles.

## GTAG External Word (GTO, GTI, GO, and GIR

GTO: The GTO external facility makes Tags-Out information associated with selector-channel operation available to the microprogram. There are seven latches (one position of the byte is unassigned). The latches are set and reset by the GA function, with the exception of some that are reset by circuitry. The conditions of these latches may be tested by the microcode.

GTI: The GTI external facility provides communication between the selector-channel tags-in register and the microprogram. The tags-in register consists of eight polarity holds that represent the eight tags-in bits. The condition of the GTI can be tested by th microcode.

GO: The GO register (bus-out) receives data bytes either directly from the GR register (bus-in) or from the GR register via the word buffer circuits. The GO register can be tested by the
microcode
GR: The GR register can be gated to accommodate any one of the following: a) Channel Bus-In; b) Channel Bus-Out; or c) Status. GR is the only byte of the selector-channel externals that can be used as a destination in microprogramming.
he inbound information can be
Status from unit
Deta from unit
b autbound infor
The outbound information can be
Address to select unit
Data to unit.
Outbound information is always passed to Bus-Out through the GO register.

Signal ALD


Service-Out Latch


The only clock in the polling controls is a 350 ns . delay block. By controlling the input gating and the selection of the output level, the controls are made to follow in sequence with the accepted delays for the interface exchange


During the initial selection from the start $1 / \mathrm{O}$ instruction, the hardware initial selection controls select and confirm the device address, issue the first command, and test the returned initia tatus. With a zero status condition, the operation is allowed to continue into the data transfer. The initial selection sequence icroprogram provides the address and the first command along microprogram provides the address and the first command along with the interlocking signals. For SIO, after the microroutine has
supplied the device address and command, the routine loops with supplied the device address and command, the routine loops with the polling was successful. If the polling is unsuccessful, the peration ends either with a time-out condition or a returned initial status from which the microroutine sets the appropriate condition code.
Initial selection on command chain does not use the micro. program loop.

The microroutine first sets the poll-control latch to prevent channel device from gaining control of the channel through the equest-in line. This latch must remain set until after the interfac select-out line has been raised. The microroutine next sets the hannel-loaded latch to indicate a channel in-use condition for subsequent operations. This latch remains set throughout the channel operation


The channel-primed latch is set by the microroutine after the device address has been loaded into the GR register and transferred to the GO register. The output of this latch initiates the polling sequence. The latch remains set throughout the polling, and its reset indicates a successful polling to the microroutine.

The retry-holdup latch is set at the same time as the channelprimed latch through a special set decode gating. The latch output serves as an interlock to be reset by the microroutine when the command has been placed in the GR register. If a microword sets a latch, (such as Service-Out) that is reset
 sur microrty does not cause the latch to set multip he latch to set multiple times and give invalid signal sequences.

The hold-GO-for-compare latch is set immediately following the set of the channel-primed latch to enter the address in the GO register and to ensure that it remains until the address has been compared. At the same time that the latch is set, the initial gating to set the address-out latch is used to start the 350 ns . delay At the end of the delay period, the final gating is made to set the latch. The latch output blocks the initial set gating to stop the 350 ns. delay drive; the output then falls at the end of a 350 ns . delay period. The initial delay ensured that the address was on the bus-out lines for the required time before raising the addres out tag line.


GB 513


The recirculate latch is set when the 350 ns , delay signal falls. The latch output initiates a new drive for the 350 ns . delay. The he pup , fter the recircd te lath is rest. A bina of recirculate latch output and the rise of the day out delay output gates the set of the select-out latch.
'Hold-out' enables the control unit to recognize 'select-out'. Select-out' on means that 'select-out' and 'hold-out' are both on

When the addressed control unit raises the address-in tag line the recirculate latch is reset to start a 350 ns. dealy in the fall of the delay signal. During this period, the output of the addresscompare circuits is allowed to settle and deskew bus-in. If the not-equal signal is developed, the address-miscompare latch is set. When the 350 ns . signal falls, the hold-GO-for-compare latch is reset to allow the command to be entered into the GO register. The latch set signal also initiates a new 350 ns. delay. With rise of the delay signal, the command-out latch is set if the addresses compared. The delay provides the necessary bus-out interface delay, and the latch output raises the command-out tag line. The output of the command-out latch also blocks the reset gating of the hold-GO-for-compare latch and 350 ns . delay drive. The subsequent fall of the delay signal is not used in the sequence



At some point in time during the polling sequence, the microroutine has set the count-ready latch to indicate that the dataaddress and count information has been stored in local storage, and that the channel circuitry is conditioned for data transfer. The latch output is used to reset the poll-control latch.

When the addressed control unit raises the status-in tag line, the status-in not service-out signal developed initiates a new drive for the 350 ns . delay. At the end of the delay period, the status latch sets. The latch output blocks the gating that developed the delay drive to start the fall delay. If the initial status is zero, the service-out latch is set at the end of the delay period. The output of this latch raises the service-out tag line on the interface to indicate acceptance of the status. The bus-out lines are forced to a latch also resets the channel-primed latch, indicating the completio of the polling sequence to the microroutine

If the status is not zero, the hardware does not automaticall respond with 'service-out'. Instead, a request is made for the GSES trap, which will handle bad initial status and respond to unit drops the status-in tag line, ervice-out latch are resel, completing the channel connection. The next response is from the addressed control unit when ready for/with data.

## Device Initiated Polling Controls

| Signal | ALD |  |
| :--- | :--- | :--- |
| 350 ns. Delay (Clock) | GB512 |  |
| Request-In (If) | GB 211 |  |
| Select-Out Latch | GB 213 |  |
| Hold-Out (If) | GB313 |  |
| Operational-In (If) | GB 211 |  |
| Address-In (If) | GB211 |  |
| Command-Out Latch | GB 312 |  |
| Status-In (If) | GB211 |  |



The select-out latch is set with the up-level of the request-in line at the interface. The output of this latch raises the holdd-out line on the interface. to initiate the polling. The interface selectout line is tied in the raised level. When the control unit receives tag, it. tests its request-in control to determine whether it has placed the request. The control unit that placed the request sets its address on the bus-in lines and raises its address-in tag line.

pOLLING CLOCK

When the channel is not connected with any of the devices for data transfer, a control unit may request service through the request-in line of the interface. Under this condition, the channel operationalin line is down, and the channel-loaded and the poll-control latches are reset. An automatic polling occurs without any microroutine The operation ends with a trap request to handle the status. The controls stop with the device address in the GR-register and the status on the bus-in lines.

When the channel controls detect the address-in tag signal, the initial gating to set the command-out latch is completed. This signal drives the 350 ns . delay for the settling delay for the bus-out lines. The bus-out lines are forced to zero for the proceed indication. After the 350 ns . delay period, the command-out latch is set to raise the command-out tag line. At the same time the address on the bus-in lines is set into the GR register for later presentation to the CPU.

When the requesting control unit detects the proceed indication, it drops the address-in tag line. This causes the channel control to drop the command-out tag. When the control unit has placed its status on the bus-in lines, it raises the status-in tag line. When the status-in tag is detected, the request for a trap is developed to handle the information. The status latch and the service-out releases them by either accepting the status or calling for the status to be stacked.

## Share-Cycle Controls

|  | O.T T-T 2. |  | $0-T$ $1-T$ 2-T | $0 . T$ $1-T$ 2-T | $0 . T$ $1-T$ $2 . T$ | $0 . T$ $1-T$ $2 . T$ | 0.T |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IFA or Selr 1 Share Req |  |  |  |  |  |  |  |
| Selr 1 Timing Lth |  |  |  |  |  |  |  |
| Selr 1 Share Req Lth |  |  |  |  |  |  |  |
| Share Lth S-R | $\square$ | $\ldots$ |  | - | $\underline{1}$ | $\underline{1}$ |  |
| sx1 Share Cycle |  |  |  |  |  |  |  |
| me Share Cycle CPU |  |  |  |  |  |  |  |
| Share |  |  |  |  |  |  |  |
| Selr 1 Gate |  |  |  | If interlock la | ch is set, |  |  |
| Set Some Share Cycle |  |  |  | , block share re | tains up. |  |  |
| Selr Share Req CPU |  |  |  |  |  |  |  |
| Sel 1 Interlock Lth |  |  | - |  |  |  |  |
| Selr Share B Cycle |  |  |  |  |  |  |  |
| Selr Share B + C |  |  |  |  |  |  |  |
| Selr Share Inlk |  |  |  |  |  |  |  |
| Selr Share C Cycle |  |  |  |  |  |  |  |
| Share C Delayed Lth |  |  |  |  |  |  |  |
| Selr Share D Cycle |  |  |  |  |  |  |  |
| Share D Delayed Lth |  |  |  |  |  |  |  |
| Selr Share E Cycle |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  | $\begin{gathered} \text { First } \\ \text { Share Cycle } \end{gathered}$ | Second Share Cycle |  |  |  |

A control unit requests data service by raising either the service in or the data-in line on the interface. For the nonbuffered channel, this signal initiates the share-cycle request. The buffered input share-cycle request is developed when the four low-order ositions of the buffer become full.
Only one share cycle can be in progress at a time. The channel btaining service determines which area of local storage is accessed or protect key, count, and data-address information during the wie cycle
channel 2 has the highest priority in cas taneous requests for share-cycle service; IFA is next in riority, and channel 3 is last. Without IFA, the priority is channels $1,2,3$, and 4.
No channel can obtain service for a share cycle in the machine ycle immediately following a share cycle for that same channel. Also, each channel is guaranteed that no other channel may have more than one request serviced when a service request is out-
standing for another channel. For example, suppose channels 2 , 3 , and 4 simultaneously request service. Channel 2 obtains service because it has the highest priority. Channel 3 obtains service next, and during the channel 3 share, channel 2 requests another share cycle. Channel 4 is serviced before channel 2 because the chann 4 request has been pending since the last channel 2 request.
When a channel has a share request, the early-share latch for hat channel is set except when he channel is already taking share cyces. Any one ore enite the hare-cycle clock is started at 1 -time of the following cycle except when that cycle is the first cycle of a storage word The clock is started by setting the share-request latch. At the following 0 -tim the share-B latch is set to define the first of the share storage cycles. The timing chart shows the relations of the clock outputs and the major control signals.

All selector-channel data transfers are made using the share-cycle controls. The current microroutine is stopped for two control-word cycles (one memory word) for each data transfer. A data transfer is for one byte on a nonbuffered channel or up to a fullword on a buffered channel. The share-cycle transfer uses a storage word that is forced into the C -register by the controls. During the two cycles, the data is moved to or from storage, the address is incremented by the number of bytes in the transfer, and the count is decremented by the number of bytes in the transfer. The operating control address is held in the N2- and N3- registers and returned to the M2-and M3-registers during the storage 2 cycle of the share cycle.



C-Register Share Words (With Buffer)

|  | C0 |  | C1 |  | C2 |  | C3 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | 0123 | 4567 | 1234 | 4567 | 0123 | 4567 | 0123 | 4567 |
| Output | 0100 | 0000 | 1011 | 1000 | 0000 | 1100 | 0000 | 1000 |
| In Fwd | 0100 | 1000 | 1000 | 1000 | 0000 | 1100 | 0000 | 1000 |
| In Bwd | 0100 | 1000 | 1000 | 1100 | 0000 | 1100 | 0000 | 1000 |
| Skip | 0100 | 1000 | 1000 | 0100 | 0000 | 1110 | 0000 | 1000 |


|  | C0 |  | C1 |  | C2 |  | C3 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
|  | 0123 | 4567 | $0123^{2}$ | 4567 | 0123 | 4567 | 0123 |  |

With the rise of the share-request (share-A) signal, the highest priority channel having its early-share latch set has its share latch set. The output of the share latch gates the appropriate addresses some-share-cyc he honored channel during the shatch output blocks the previously addressed control word on the SDBO from entering the C equster and the cany decodes. At the same time, a storage word for the share cycle is forced into the C -register. The local-storage and external addresses for the share cycle are forced through, gating with the channel share-cycle line and are not entered into the C -register. The channel command lines gate the appropriate bits into the C-register for the read/store control and the direction of the address update. The buffer memory flag bits control the address update and the count decrement.
During the first share cycle, the encoded local-storage addres adress is set into the M-register for the address is in in the to the sum of the buffer memory flag bits and destind back to the origiting local storae address. Depending on the direction of the data movement, the specified channel GBUF word is gated and the appropriate mainstorage gates are set. The data follows
the normal data paths either from the SDBO to the external bus or from the external bus to the SDBI. In the case of the read function, the data movement occurs at the start of the second share cycle.
During the second share cycle, the encoded local-storage address is incremented by one for the count of the specified channel. The count is decremented by an amount equal to the sum of the buffer memory flag bits and destined back to the originating local-storage address. During the latter portion of th second share cycle, the $Z$-register is sampled to set the GCL latches to indicate the remaining count to the buffer controls. A share request for a second channel can be initiated during the storage 2 cycle of a share 2 cycle to follow immediately. No cpu cycle occurs between he share 2 cyle or the share 1 cycle of the second hare cycl. Te lows ane CPU cycle to occur between share cycles for the same channel. The third and fourth share cycle lines from the clock are used in conjunction with the second-cycle destining, and the retry controls. The operating channel share latch is reset at 1 -tim delay of the second share cycle after the local-storage access for the count.

## OPERATIONS

The selector-channel data-flow paths follow those of the basic data flow shown previously in this manual. During the instruction selup and normal microroutine operation, the basic CPU paths used to move channel data that the flow is shown.
When thare-cycle request is honored, the CPU has already Wransmited the address for the next control word to the storage unit. That address is also in the N -register, where it remains unchanged during the share cycle. The addressed data from control storage is blocked from entering the C -register. The selector-channel share-cycle controls force a storage word into the
C-register to control the C-register to control the operation.
The data address for the main-storage access during the share cycle is read from the GDRL-register in expanded local storage into the $B$-register and the $M$-register. During the first share cycle, nem of mer flag bits set for the transer. The updat ddress returns to a Z-register, the D-register, and the SDBO assembler. The address is also available on the EBI to set the latches of the GDRL-register.
The share-cycle write data moves from main storage to the GBUF external by way of the SDBO, the SDBO preassembly latches, the byte-selection circuits, the SDBO assembler, and the EBI. The memory flag bits set determine which of the bytes read tito the buffer. Read data moves from the GBUF external to main storage through the EDBO, the A-register, the A-byte assomber, and the SDBI. The memory flag bits set determine which of the bytes are stored.
During the second share cycle, the count for the channel operation is read into the B-register from the GC-register in loca storage. The count value is decremented by the number of memory flag bits set for the transfer. The updated count returns to local storage by way of the $Z$-register and the D-register. The new count is also available from the Z-register to set the latches of GCL-register in he buffer externals. These latches are
Thatly set from he EDBI when the CCW count was destined share cycles is moved to the $M$-register through the $M$-registe share acs. The address remains in the N -register for use if anothe share-cycle request is honored immediately.




The hardware channel loaded latch is set to gate the controls for the initial sequence polling. The final test for the operating instruction is made, and those other than start-1/O are branched. he device address is set into the hardware GR-register, from which it is moved to the GO-register to set the bus-out lines. The CCW address and key from the CAW are set into the assigned GM egister.
The operation continues in the GSTR routine by reading the first CCW word containing the data address into the assigned GD register and into the GDRL hardware latches. The channel-primed latch is then set to initiate the polling sequence. The retry holdup
 h hirste ad he mioul he che start the polling with the busout address. The selectout lin luy bel be making the select-out line effective.
During the polling initiation, the microroutine continues by reading in the second CCW word. This information containing the count field is set into the assigned GC-register and the GCL hardware latches. The command is set into the GR-register ready to move into the GO-register when required.
The controls wait for a channel response. The responding control unit raises the operational-in line; and then after placing its address on the bus-in, raises the address-in line. The address-out line is ropped, and the incoming address is compared with that in the GO-register for a match. During this period, the microroutine sets the hardware count ready latch to indicate that the data-transfer information is set.


## Check Facilities

The selector/block-multiplexer channel check latches are located in the hardware as shown on second level diagram 51. These atches are set either by the microprogram word set GA function as a result of errors detected by the channel microprogram
The output of the check latches goes to the GE (channel status) The GSTAT external word facility. The GE byte ndicate pram extrolled interrupt.
The channel control check latch can also be set by certain CPU
The handling of selector-channel checks varies depending on the cause of the check, the operation in process at the time of ccurrence, etc. Some check conditions require use of the extended-logout capability while others do not. Also, there are hree degrees of CSW store: Short CSW-Initial selection problems; Partial CSW-Device End status; and Full CSWChannel End Status.

Channel Check During Selection:
. Prepare log in control storage and store ECSW.
. If $\log$ is allowed, store $\log$ in main-storage area designated by the IOEL pointer.
3. Set condition code 1 and store short CSW.

## Channel Check During Data Transfer:

## . Prepare log in control storage.

2. Set interrupt latch.
3. During next interrupt, store ECSW and log in designated main-storage area.
4. Store partial or full CSW.

Address or Protection Check During Data Transfer:

1. Set program check or protection check bit.
2. Reset channel flags.

Normal channel-end handling: full CSW store with program check or protection check.

If the poll-control latch fails such that it cannot be set, the icrocode cannot control the channel hardware, and therefor
 The selector- and block-multiplexer channes The interface for the expected tag sequences. I a control nit were to erroneously activate an unexpected tag in addition maintaining a normal interface sequence, the channel may no cause a check due to the erroneous tag but might proceed as if the erroneous tag did not exist.

Selector-Channel Status Handling



The Exceptional Status Trap (GSES routine) is used to handl exceptional conditions that occur during selection. The trap address is D120 for channels 1,2 , and 3 (without IFA) and D100 for channel 4, or for channels 2 and 3 with IFA.
The exceptional status trap is also used to handle normal ending status. Refer to the chart Selector Channel Status Handling. This diagram shows a normal ending status handling sequence. The microprogram objectives are shown along with the state of pertinent latches and signal lines, tags, etc.
The interruption handling is also shown from the point of GAIC routine where Branch on Interruption occurs through the storing of the CSW and loading of a new PSW.
The IPL ending (IPLOFF branch to the GMMS routine) is duplicated on this chart because of its relationship to the status handling trap. Refer also to the IPL diagram. This particular microprogram sequence is the common ending routine for IPL operations on either byte-multiplexer channel, selector mode channel, block-multiplexer mode channel or integrated file adapter



Entrance is from the CPU for handling selector channel I/O interrupts. If the interrupt is taken, return to GICM. IOADD with $P=52, \mathrm{S2}$ and $\mathrm{S7}$
and $\mathrm{X} 3=$ unit address
and $\mathrm{X}=$ unit address.
If the interrupt is not wanted because of unavailability of the device, return to GIPW. CHWAIT 00 with $P=52$ and $S=X X$.


## Channel Logout

Channel logout facilities provide a means of preserving for analysis a record of pertinent conditions that exist at the time malfunction involving channels occurs. Logout is basically a "snapshot" of conditions that existed at the time the error occurred.
There are essentially two levels of channel logout, depending on the nature of the malfunction and on the setting of control register 14 bit 2 . The bit determines, under control of the program, whether extended logouts can occur as part of the I/O allowed.

I/O Communications Area
The I/O Communications Area (IOCA), a permanently assigned area in main storage, is utilized by the logout operation fo loun for lhegour, o point to the address of the extend located in main storage 106-191 (AO-BF).

Channel ID: (Locations 168-171.) When stored during the execution of the Store Channel ID instruction, this area contain information that describes the addressed channel.
/O Extended Logout Pointer: (Locations 173-175.) The I/O Extended Logout (IOEL) pointer field is program-set to designate an area to be used by channels to store the extended logout information. The low-order three bits of the pointer are ignored so that the extended logout always begins on a doubleword boundary. Logout information may be stored in the IOEL area, only when the IOEL mask bit (CR14 bit 2) is set to 1 .

Limited Channel Logout: (Locations 176-179.) The limited channel logout field is also called the ECSW. This field contains model-independent information related to hardware errors detected by the channel. The ECSW is used to provide detailed machine status when errors have affected I/O operations. The field is accessible to the CPU program. The ECSW field may be
stored only when the CSW or a portion of the CSW is stored It may (or may not) be accompanied by the extended channel logout.
(Locations 180-184): Not used.
(Locations 185-187): Reserved for future use.
(Locations 188-191): Not used.
Refer to the sections "Byte-Multiplexer Channel" and "Selector Channels" for logout information as it applies to individual channel types.

## Stop After Log

The stop after log switch on the console overrides the control register and allows extended channel logging when there is an interface control check or channel-control check.
Stop after log causes the following action on a channel error:

- The IOEL pointer is set to 100 (hex).
- The ECSW is stored in the IOCA and the extended log is stored at 100.
- The CSW is not stored; the CSW information is extracted from the extended $\log$ by SEREP.

Both the ECSW and the extended channel log are always available when running in the stop after $\log$ mode.
The CPU places an identifier in main-storage locations 32 and 33 (machine check old PSW) to identify the failing channel. The identification is $1450-1454$ for channels 0 through 4 respectively and 145F for the CPU. The system stops with at least one red light and the log present indication.

Note: The selector/block-multiplexer channel goes into the logout pending condition anytime an interface control check or channel-control check occurs and the sequence code is 011.



SEQUENCE CODES
000 Error during execution of TIO.
001 Error during initial selection. Command-out has been sent.
010 Command has been accepted by the device, no data has been transferred.
011 At least one data byte has been transferred, or channel idle state.
100 The command in the current CCW has either not been sent or not accepted by the device. 101 Polling Data transfer-unpredictable.


## Selector/Block-Multiplexer Error Logout (GSER

The extended logout routine is the same whether operating in selector mode or block-multiplexer mode. The channets attempt to logout any time a CSW is stored with either an interface contro check or a channel control check. The logging is done both at I/O instruction under control of CR14 bit 2. A channel error does not cause a machine check interruption.
The channel log is located at the address designated by the OEL pointer in location 172. The low three bits of the pointer are ignored, thus putting the log on a double-word boundary. If the pointer is set such that any part of the maximum length log would be out of storage, no part of the log is stored.
The contents and format of the log are as shown:

The first byte indicates the number of bytes in the log. In the case of an interface error, the byte indicator designates that the first 40 bytes are valid. For channel control checks, a value of either 40 or 76 is stored, depending on the cause of the check. The next 11 bytes are the external registers of the chaining channel. Words 4 and 5 contain the machine check registers that give the status of the CPU error detection circuitry. Words 6 19 are the CPU registers that are stored in the case of unsuccessful microprogram retry in the channel.


General Working Registers; this usage only true when count ready latch is on.

## Catalog Numbers

00 - Indeterminate
01 - Automatic Selection Failed
02 - Halt Stop Will Not Set
03 - Microcode Select Failed on Halt
04 - Interface Disconnect Failed
05 - Selective Reset Failed
06 - Address Check on Channel-Initiated Selection 07 - Short Busy on Chaining
08-Polt-Eontrotwiltmorset (soft) - $1 / 4$
09 - Address Parity Error on Ctrl Unit Initial Selection
A- Disconnect-In Received
OC UnsedOp MNT
C-Unsed of
OD- Unseccessful Microprogram Retry

- Status In Pait Eiror

1/O Log Start Address:
Stop after Log: MS 100 (hex) OEL Pointer: MS AD-AF



## Command Retry Feature

Command retry is a channel-control unit procedure that can cause a command to be retried without requiring an $1 / O$ interrupt ion. It is initiated by the control unit with a unique combination of status bits.
A control unit may request the retry of a command in order to Acover from a transient error or because the state of the control was previously issued.
A channel, upon accepting a request for command retry repeats Ae execution of the channel program, beginning at the last command executed

## I/O Interface Sequence

When the command being executed encounters a condition requir ng retry, the control unit indicates it by raising 'mark 0 in' and 'tatus in' while presenting 'unit check' and 'status modifier' ('retry status') together with 'channel end' (meaning that the control unit or the device is not yet ready to retry the command), or with 'channel end' and 'device end' (meaning that the control unit and device are prepared for immediate retry of the command), Device end' if not presented with 'channel end', is presented later, when the control unit is ready to retry the command.
The channel acknowledges the occurrence of command retry by accepting the status byte containing retry status and indicating haining. If 'device end accompanies 'channel end', 'mark 0 in and retry status, the channel immediately initiates a normal,
chained initial-selection sequence, reissuing the previous command. only 'channel end and 'mark 0 in' accompany the retry status, he retry is not immediately performed.
Rather, when the 'device end' or 'device end' with 'status modifier' is presented to the channel, it is accepted with chaining indicated and a normal reselection occurs to reissue the previous command or; in the case of 'device end' with 'status modifier', he CCW following the previous command.
A channel indicates refusal to perform a command retry by Acepting the status byte containing retry status without indicat ing chaining or by stacking the status byte. The stacked byte is any stacked status.


The halt $-1 / O$ instruction is used to stop a channel operation. The instruction could occur at any time. The action and the respons reported in the condition code differ depending on the point of progress in the channel operation.
The instruction is initiated and decoded in the I/O initialization sequence (8). It ins entry into this sequence is for a channel pending, the operatio ing the condition code to 0
When the active bit is not present, the operation continues with a polling of the channel using the stated address. The automatic polling is not used because no command is to be presented. Th microroutine sets the address into the GR-register and raises the address-out tag line after the address has had time to settle on address-out tag line after the address has had time to settle on latch is set to raise the hold-out line. The control unit should respond with status-in, select-in, or address-in depending on its condition.
A response of status-in indicates that the control unit is busy and cannot connect the addressed device. The status is read into the GR-register, and the channel controls are reset. The operation is returned to 1 -cycles after storing a CSW and setting condition code 1.
The select-in response indicates that the addressed device either disconnected or has a power-off condition and cannot operation is returned to $l$-cycles after setting condition code 3 .

## Selector Channel Halt I/O, Halt Device (Part 2 of 2)



The address-in response indicates that a connection was successfu. The address on the bus-in lines is read into the GR-register and an address match is performed with the original address. If they do not match, the interface control check status is set with the appropriate error catalog number. With matching addresses, the command-out latch and the half $1 / O$ latch are set to indicate that the address has been taken. When the address-in line falls, the allow halt latch is set in the controls to indicate to the microroutine that a stop sequence can be initiated.
The halt-1/O latch (reset by the microroutine) forces the controls位s of the halt-stop latch. The select-out line is dropped with the address-out tag line raised to signal the channel control unit th address-out tag line raised to signal the channel control unit that it should disconnect. If the control unit fails to drop the control-check status and the error catalog number are set, along with condition code 1
If operational-in falls as requested, the interrupt latch is set to handle the operating ending conditions. The operation returns to 1 -cycles after setting the condition code to 2

## Test I/O



## Selector Channel Test I/O

The test I/O instruction is used to obtain the operating state of the channel and device through the condition code set by its execution and, under certain conditions, by storing the CSW. The instruction can be used to selectively clear pending interruption conditions. The instruction may be executed at any time. The instruction is initiated and decoded in the I/O initialization sequence. Two entries go into the test I/O sequence. The first is for a channel-loaded condition; the second is for nonloaded conditions. In the case of the nonloaded entry, the poll-control and channel-primed latches are set to interlock the channel for a polling sequence.
In the case of the channel previously loaded, the presented address is compared with the device address in storage. When the addresses match, an additional test is made of the interrupt latch. If the addresses do not match or if the interrupt latch is not
 CSW .tore operatio is performed the latch is reset, and the operation returns to 1 -cycles after setting condition code 1 . For the nonworking channel, the routine initiates automatic polling (refer to I/O initialization). The TIO command ( 00000000 ) is forced on the bus-out lines during the commandout portion. This causes the control unit to place its device status (even if stacked) on the bus-in lines. Clean status returns the operation to I -cycles with the condition code set to 0 (available). Any nonzero status results in storing the CSW and setting condition code 1 before returning to 1 -cycles.

## Selector/Block-Multiplexer Channel IPL



## SELECTOR-CHANNEL WORD BUFFER

The Word Buffer Feature for the selector/block-multiplexer channels permits the assembly of a fullword (four bytes) before requiring a share cycle to store the data. When writing, fullword is read from storage into the buffer and the bytes are serially fed to the channel. This provides a $75 \%$ saving in the time required to service the channel for data. Each channel has its own buffer , CPus, the channel speeds and the CPU throughput are improved.

The buffer system adds seven byte registers between the normal channel GR-register and the GO-register. These are connected to allow shifting the bytes serially from the GR-register end toward the GO-register. This configuration allows space within the buffer for two full words. As soon as four input bytes are assembled and shifted into the B3, B2, B1, and B0 positions, a request is mad for a share cycle to store the word. The request is made for a Wh B4 dey in horing. a request equal to the time required to serialy delay in four by Ex bution
bits. These include a buffer Gull-register has provisions for ten bits. These include a buffer-full bit in addition to the eigh data bits and the parity bit. The buffer full bit, when on, indicates that the buffer position is in use. It may or may not operation) to position the bytes of data when less than a fullword is to be transferred. The bit indicates that the buffer position cannot have a byte shifted into it.
The buffer shifting is a ripple process in which a byte can move only when the position ahead of it is vacant. The byte may shift two positions if the buffer-full bits of both positions are off. A byte in the next position to the left cannot shift in the same cycle because the position to the right was not vacant at the start of the cycle. The example shows the shifting when a new word enter the buffer during a write operation. Two bytes of data still remained in the buffer from the previous word. During read operations, the shift is concerned only with moving a single byte entering the GR-register.

The buffer controls must be able to handle a data address that is not on word boundary for the first transfer. The first transfer may be fore, wo, or three bytes depending on the two word can also occur on the last transfer when the count word can aso occur one last transfer when the count buffer positions to be used by forcing the buffer-full bits. The the conditions also develop memory flag bits that control the data address and count updates. A forward/backward assembler reverses the order of the bytes for a read-backward operation.

Selector Channel Buffer Data Flow



Selector Channel Buffer

| Buffer Shifting (Write) | Buffer Position |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | GR | B6 | B5 | B4 | B3 | B2 | B1 | во | G0 |
| Request Honored | D | C | B | A | -- | -- | -- | x | Y |
| 1st Cycle | D | c | B | -- | -- | A | -- | X | x |
| 2nd Cycle Suc-Out | D | c | -- | -- | B | -- | A | -- | $x$ |
| 3 rd Cycle | D | -- | -- | C | -- | B | -- | A | $x$ |
| 4th Cycle | -- | -- | D | -- | C | -- | B | A | X |
| 5th Cycle | -- | -- | -- | D | -- | c | B | A | A |
| 6th Cycle | -- | -- | -- | -- | D | c | B | A | A |
| Share Request |  |  |  |  |  |  |  |  |  |

DCBA $=$ Four bytes of new word from storage. $X Y=$ Two bytes remaining in buffer and GO
GO has same data as BO except when inbound
tag lines are up, or Hold GO latch is on. BO full
is reset with Service-Out.

## Buffer-Shift Controls

The buffer-shift control can move a byte of data either one position or two positions in the buffer, depending on the number of vacant positions ahead of the byte. The data-transfer circuitry between the buffer positions is in effect continuous across empty positions. The shift pulse repeats with each CPU clock oscillator pulse. More than one byte can be moving.
The buffer-full bits of the buffer positions control the shift and the final byte positioning. When the buffer-full bit for a positio trom the next higernuber buffer poiti. The data nters from is available at the output of the after a buffer position. These outputs present the same data to the buffer posito. Hese oupts position. That position if empty, has its set line developed to read the data into the latches for that position. The process would continue through to the last empty buffer position in the sequence except for the short time duration of the set control pulse (about 28 ns ).
The buffer full (BF) bit latches are set during the buffer position set period. Each buffer-full latch has a follower BP latch that is set to the level of the buffer-full latch just before the buffer set period. It is the output of the BP latches that determines the distance to be shifted and the buffer-full latches to be set. Two gatings are provided for the set of the buffer-full latches as shown in the typical logic diagram. An advance of two
is taken if the second position previous has its BP latch set and oth the test position and the previous position have their BP latches reset. An advance of one is made if the position previous and the position after the test position both have their BP latche set. The previous position BF latch is reset when that position BP latch is set and the following position BP latch is reset, indicating hat the data had a position to move
The buffer-full latches are set initially as the data bytes are set nto the high-order buffer positions. For a read operation, the hen the data byte is read in. For a write operation, the buffer ll bits for the four high-order buffer positions are controlled by memory flag bits that indicate the number of byes being恠 memory flag bits that indicate the number of bytes being transferred from storage. For read, the buffer-full latches of the
four low-order buffer positions are forced from the two low-orde four low-order buffer positions are forced from the two low-order buffer-full bits set in the low-order positions prevent data bytes from shifting into these positions. The actual transfer of bytes is controlled by the developed memory flag bits.
A test is made during each advance cycle to determine that the buffer-full bit count has not been altered. The test circuit ontains provisions to accommodate new bytes entering the buffer and for bytes being removed from the buffer. The test is a imple odd/even count test. Any difference detected sets the buffer control check latch.

## Buffer Byte Counter (GB)

The buffer byte counter contains five latches that carry a binary indication of the number of bytes of data in the buffer. Four bits are used for the actual count, and the fifth is the parity bit (odd parity). The buffer count is used only for read operations, when the number of bytes in the buffer is a function of the count zero condition. The five latches do not in themselves function a counter. The counter system contains a second set of five ches and a decode network. This second set of latches is set to a value one greater than the GB count through the logic decode. When a new byte of data enters the GR-register, the plus- 1 value in the increment latches is set into the buffer byte count latches. The buffer byte counter is initially set from the logic decode of the buffer-full bit set. With each transfer of data to storage,
 unt is initialized again with the logical count of the buffer-full bits set.


## Forward/Backward Assemble

The forward/backward assembler allows reversing the data bytes that form the word to be stored in the reverse order when the read-backward command is being processed. The byte in buffer position $B 0$ that normally stores as byte 0 in storage is gated to store as byte 3 of the word. The assembler consists of two sets of gates. One, controlled by the in-forward signal, gates the buffer positions B0 through B3 into storage word bytes 0 through 3
 ignal, gates the same buffer positions into storage bytes 3 through 0 respectively. The actual bytes of the word to be stored are under control of the memory flag bits.


## Share Cycle with Buffer

When the buffer is installed on the selector channel, the share促 lill bits detrmie he time for an B4 positions must be empty for the output request (write peration). For the input request (read operation), positions B3, $B 2, B 1$, and $B 0$ must be full. In the input operation, part of the positions may have their buffer-full bits forced to transfer a partia word on the first transfer, but the positions appear to be full. In all cases, the count ready latch must be set before share cycles, indicating that the count has been stored and that it has not been reduced to zero. For an output operation, the share equest can be made when the first three positions are empty and he byte in position BO has been transferred to the GO-register. By the time the request can be honored, the data byte in the B4 position will have transferred. During input operation, the reques is made when the four low-order positions are full.
The request may also be forced with less than four bytes in the buffer when the status-in tag is received.
During the time that the reset signal is developed for the fou ow-order buffer positions, a block line is developed to prevent hifting data from the four high-order into the low-order position his block line is also developed during chain-data operations hold data for ead in
full bits are turned on if the data address is not on a word oundary. If too many characters have been accepted, a chaining check occurs.
Note: The partition latch (used only with chain data) is used to block the buffer advance. The buffer must be empty before acepting new data when a chain data operation is done. The and the partition latches for B3 and B2 to be held off. The ta is held in B4 and transferred to B3. Because B3 cannot set its full latch, it does not recognize the data and cannot propagat not recognize the data and cannot propagate he data further.

Chan Loaded
Count Ready (Not) Chan Pri

Not
Not Input
BFR Pos GR to 4


GB Count Not Zero Status In Not Srv Out (Not) $\mathrm{BP}^{\mathrm{BP}} \mathrm{BF}^{2} \mathrm{O}$ BFRs 0


Buffer Share Request Generatio

1. Service-In
2. Service Signal DLY
3. Set Bus Into GR
4. Service-Out LT
5. $\mathrm{s} \times 2$ Share Req.
6. Early 2 Share LT
. Set Some Share Cycle
7. 2 Share LT.
. Share Request $L T$
. Sel 2 Gate
8. Some Share Cycle CPU
9. Mem Flag LT's

Sel Share I-Cycle LT (Share B)
Sel Sh. Interl. LT
5. Sel Share 2 Cycle LT (Share C)
16. Interlock LT
7. Sel Share 3 Cycle LT (Share D)
8. Interlock LT
. Sel Share 4 Cycle LT
Storage 1 Cycle LT
Storage Interl. Cycle
Storage 2 Cycle LT
Force C-Reg To 48880 OC 08 (=INFWD)
Force Ext Addr Bit 3 (PH 1=9)
Force P-Low 4 (Bit $5=1$ )
LS/Ext Read
A-Byte Assm
28. B-Byte Assm
29. Set M-Reg

Set Z-Reg
Set D-Register
Write/Rd Destin.



## GCL Register

The GCL register contains four latches that represent the four low-order bits of the CCW count value set in the local-storage GC register. The latches are initially set from the external bus-in line when the count value is destined. The latch entry is updated during each share cycle from the $Z$-register after the count is updated. The count value is not considered in the operation until its value is below nine. To ensure that the high-order bits of the count have been reduced before sampling, any high-order bit present in the GC-register (or Z-register) forces a count of twelv The
e output of the GCL register is compared with the output of the buffer byte counter during read operations to determine th actual count zero point. The two low-order bits of the GCL register are gated to the decode logic of the memory flag regist transferred and the count and data address updates.

## GDRL Register

The GDRL register two low-order bits $(30,31)$ are gated to the decode logic of the memory flag register during share cycles. Th flag bits are developed to control the bytes transferred and the count and data address updates.
After the first share cycle, bits 30 and 31 should be zero excep for the read-backward operation when 11 indicates the word boundary.

| GCL | Count GCL | GCL | $\begin{gathered} \text { Ad } \\ \text { GDRL } \\ \text { Bit } \end{gathered}$ | ress GDRL Bit | Input Flag |  | FWD Latch |  | $\begin{gathered} \text { Input } \\ \text { Flag } \end{gathered}$ |  | BKWD <br> Latch |  | Output Flag |  | Latch |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 2 | 3 | 30 | 31 | 0 | 1 | 2 | 3 | 0 | 1 | 2 | 3 | 0 | 1 | 2 | 3 |
| 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |
| 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 |
| 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 |
| 1 | x | $x$ | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 1 | x | x | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 |
| 1 | x | $x$ | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 |
| 1 | $\times$ | $\times$ | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 |

## Memory Flag Register

The memory flag register contains four latches that are set to indicate the number of bytes in the storage transfer. One latch represents each byte of the word. A single register functions for all four of the possible selector channels. The information from the active channel is gated into the decode network to set the latches for the current share cycle. The flag bits control the buffer-full latch setting for a write operation and the storage entry byte gating for read operations. The flag bits also control the data address and count updates for both read and write operations.

A logic decode of the input bfr full bits, of the GCL register containing the two low-order count bits and the GDRL register containing the two low-order data address bits determine the flag latches to be set. The normal switching relies on the fact
 four is taken wish onditions may require the transfer of two bytes when the data address is three positions from the word boundary. This results in setting flag bits 1 and 2 to transfer the appropriate bytes and control the updates. The logic also takes into consideration the read-backward operation in which the boundary and the relative byte positions differ.

- The block-multiplexer feature gives the additional capability of operating as block-multiplexer channels. It is largely implemented by microprogram routines.
- Channels with the block-multiplexer feature may operate as either selector charinels or as block-multiplexer channels.
Only block-multiplexing can use Disconnect Command Chaining (DCC).
- Any or all installed selector channels can have the block. multiplexer feature
- As with the byte-multiplexer channel, block-multiplexer mode has multiple subchannels, each of which has an associated UCW (in control storage) and can support one I/O operation

The block-multiplexer channel feature on the Model 145 permits any or all installed selector channels to operate as blockmultiplexer channels. When a system is ordered, the user specifie those channels that are to operate only as selector channels and those that are to have the capability of operating in either selector or block-multiplexer mode.
The setting of a channel mode bit in a control register determines whether a channel with block-multiplexing capabiities operates as a block-multiplexer or selector channel alted by programming at any time.
and be achieved by operating the channel as a block-multiplexer channel. A single block-
multiplexer channel can support interleaved, concurrent execution of multiple high-speed channel programs. The blockmultiplexer channel can be shared by multiple high-speed I/Q devices operating concurrently, just as the byte-multiplexer channel can be shared by multiple low-speed devices. Similarly, the block-mumplexer chand has mule subchans, each of which has an associ
one I/O operation.
The number of UCWs required for the block-multiplexer channels installed on a Model 145 depends upon the number and type of I/O devices in the system configuration. The maximum (assuming all are nonshared).

## BLOCK-MULTIPLEXER CHANNEL OPERATION

A block-multiplexer channel functions differently from a selector channel in the way in which it handles command-chained channel programs. A selector channel executing a command-chained channel program is busy during the entire time the channel program is in operation, whether data transfer is occurring or not. A block-multiplexer channel executing a command-chained channel program has the ability to disconnect from the operational device during certain nondata transfer operations. Thus, a block-multiplexer channel can be freed during a nonproductive activity; for example, during disk seeking and most record positioning, thereby allowing more data to be transferred per unit of channel-busy time.

Refer to the diagram, Selector/Block-Multiplexer Channels. The two timing charts parallel the operation of a 3330 DASD on a selector channel and a 3330 DASD operating on a blockmultiplexer channel. These are not necessarily typical configurations or operations but are presented to compare selector channel vs block-multiplexer channel. The objective on bor thes is rece
. The selce is bearch at ID . Thpren 7 and the search until equal plus the unpredictable length of time until the CSW is stored. The average time for the record search is 12.5 ms . For the block multiplexer chan it the 3330 (has rotational position sensing) and is able to alert the channel when the desired record is approaching the point of coming under the read head. The 3330 disk has 128 sectors. In the example, we perform SIO initial selection and Set Sector command to define the sector (100) that we wish to read. After setting the sector, the channel issues channel-end status, stores the UCW and releases the channel for other operations. This allows an average time of 8.3 ms that the channel is free for other operations.
As the sector approaches read time, the device indicates that it requires service by Request-In with Device-End status. This causes the UCW that was stored for this device to be loaded into the channel registers, and reselection occurs. Command chaining is active causing chaining to the next command-Search ID 7.

Reselection occurs again with CE-DE-Status Modifier. This means break the search loop ("jump" the TIC) and perform the next channel command-Read Data. Reselect again (each command causes selection), read data from record 7 , then issue CE-DE, store the UCW and release the channel.
At this point, another difference between a selector channel and a block-multiplexer channel becomes apparent. The selector Thane alowed On the with block multiplexing capabiliss, even if a device is incapable of disconnecting on command chaining, the channel stores the UCW and releases the channel for other operations (upon receipt of CE-DE status).
A basic principle of block-multiplexer operations is that channel-end status allows devices to DCC; the option of doing it is dependent on the capability of the device.

## CHANNEL AVAILABLE INTERRUPTION

The channel available interruption facility adds efficiency to block-multiplexer channel operations. With a typical operation of several devices operating on a block-multiplexer channel, the channel is alternately busy and free. Unless the free time between and DE is utilized fairly consistently, it is obviously of little advantage. It is desirable for the CPU program to issue instructions during the free time.

selector channel

bLOck-MULTIPLEXER CHANNEL
Sher

## BLOCK-MULTIPLEXER CHANNEL UCW

ASSIGNMENT
On the Model 145, with the block-multiplexer option, a block of control storage is reserved for UCWs. This group of UCWs constitutes a 'pool'; that is, it is available to all installed blockAny multiple of 16 UCW no set number for any given channel. Up to 16 per channel ( 64 maximum) of the UCWs available to the block-multiplexer channels can be reserved for shared subchannels; the remaining UCWs are used for nonshared subchannels. Four plugcards are provided to assign the channel number and the device address set of up to 16 shared subchannels for each channel. The service representative wires these plugcards to the user's specification at installation time or when changes are required. (Refer to Shared Subchannel Assignment.) Each shared subchannel is accessed from a block of 16 contiguous device addresses of the form X0 through XF, and no more than one control unit should be attached to each shared subchannel. The 256 possible device addresses on a block-multiplexer Thanel are divded into 32 device address groups of eight. Each halfword entry for each evice address group The halfword entry halfword entry for each device address group. The halfword entry in the table號
CW requiremes according to the UCW requiren the devices that are to be attached. All requirements. The three types are as follows.

Type 1: Each device of the group requires an unshared UCW Type 2: All the devices of the group use the same shared UCW, or Type 3: A UCW is not to be assigned for any device address of the group, and the devices are not allow operate in block multiplexer mode

All the devices on a shared control unit must use the same UCW and may require several Type 2 device address groups. The type of each device address group and the listing of the shared addres groups that are to use the same UCW must be specified at order time so that the UCW address tables can be correctly initialized from the plugcards. Also, an estimate of the number of UCWs required for unshared (Type 1) operation is necessary so that the size of the UCW pool can be set realistically.
When the first start I/O is executed for a nonshared device, the channel determines whether a block of eight UCWs has been assigned to the range of eight addresses in which the device address falls. If a UCW is not assigned and the device is successfully selected, the channel assigns nonshared UCWs to a block of eight contiguous device addresses of the form X0 through X7 or X8 through XF. These UCWs remain assigned until a system reset occurs.

For example, the assignment of a nonshared UCW to device A3 (channel 1, device A3) causes the assignment of UCWs to I/O addresses 1A0 through 1A7.
When the first start I/O is initiated to another device on the same channel and in that same block of addresses, the channel determines that a block of UCWS has already been assigned, and he correct UCW is addressed
If a start I/O with a Type 1 device address that has not had a UCW assigned is attempted on an available channel and no UCWs avalate,

 channel to another.

## Shared UCW Assignment

A plugcard is used for each channel with block-multiplexer channel feature for assigning initial UCW type and related UCW pointer and control register values. The plugcards provide two bits, $A$ and $B$, for each group of 16 addresses. This is double the number of addresses in a group of addresses in the address pointer tables. Thus, Type 2 UCW assignment is restricted to groups of 16 addresses (two address groups in the table). The bits are plugged to indicate 11 at assembly time. The significance of the jumpers is as follows:
A B
11 Selector channel mode only, DCC not allowed.
0 Unshared UCW/DCC allowed
$\begin{array}{lll}0 & 1 & \text { Assigned to shared UCW. } \\ 0 & 0 & \text { Continuation }\end{array}$
0 Continuation of addresses for a shared UCW.
During IMPL, the $A$ and $B$ bits are read from the plugcards, and the UCW Address Pointer tables are initialized as required. For example, suppose the customer has requested that address groups
$80-87$ and C0-C7 be assigned a shared UCW and that devices in $80-87$ and $00-67$ be assigned a shared UCW and that devices in gre discussing a system with a single block-multiplexer channet Group 80.8 F and CO -CF would have the $A$ and $B$ jumpers wired to 01. Group $90-9 \mathrm{~F}$ would have the jumpers wired to 11. All other groups would be wired to 10 . You cannot wire groups of eight, but the plug wiring controls groups of 16 in the range XO-XF. In the preceding example, we were forced to dedicate groups of 16 to satisfy the customer's requirements.
Each shared UCW requires a UCW and one additional byte. Because of this, a group of eight UCWs provides seven shared
UCWs. The eighth UCW in a group provides the extra seven bytes required for the seven shared UCWs. Thus, in reality, the group of 16 UCWs that are available for shared control units provide facilities for 14 shared UCWs on each selector/block-multiplexe channel.

## Semidynamic UCW Address Assignment

The general theory of semidynamic UCW assignment has been previously discussed. This section is devoted to the details of how this operation is accomplished. First consider the functional units involved in UCW assignment. In addition to the plugcards and associated circuitry, here are tables, registers, and the UCW pool in control storage.

## UCW Address Pointer Tables

Each block-multiplexer channel has a 16 -word UCW Address Pointer table in control storage. These tables start at locations B000, B100, B200, and B300 for channels 1,2,3, and 4, respectively. The table is initialized according to plugcard wiring for shared UCWs (specific address in the UCW pool), and with the value 0002 for UCW address groups that require unshared UCW ser har hor
 0003. The two low-order bits of he UCW oingesed on the related define the restrictions that are initially imposed on the rela
device address group. In subsequent operations, these bits device address group. In subsequent operations, these bits
indicate whether or not UCWs are assigned. The other bits are initialized to 0 's if the group is unassigned, or to a location in the UCW pool starting at 9000 if shared UCWs are assigned. As groups of addresses are dynamically assigned UCWs, the pointer is set to appropriate addresses in the UCW pool

## UCW Assignment Registers

Four halfword registers in control storage are used by the microprogram to control semidynamic UCW assignment. These registers are located in control storage FFD4-FFDB. Bit 0 in th first register, Master DCC Control, is set from a control register and controls whether or not Disconnect Command Chaining (multiplex-mode) is permitted on the addressed channel. The register at FFD6, Start UCW Pool, is initialized to the first available unshared UCW in the pool as determined by shared UCW assignment. The halfword at FFD8 is initialized at IMPL time to the address of the end of the UCW pool +1 to indicate End UCW Pool. The fourth halfword indicates Next Available Group, and is also initialized at IMPL time. This value is initially the same as Start UCW Pool, and is modified upward as Unshared UCW groups are assigned. Before each group is assigned; a comparison is made of End UCW Pool and Next Available Group to determine whether UCWs are available for assignment

| Pointer Adr $\longrightarrow$ <br> Device Adr $\qquad$ Initial Value $\qquad$ <br> Assigned $\qquad$ | $\begin{aligned} & \hline 8000 \\ & 0007 \\ & 0002 \\ & 9088 \end{aligned}$ | $\begin{aligned} & \hline \text { Bo08 } \\ & \text { 080.0F } \\ & 0002 \\ & 9100 \end{aligned}$ | $\begin{aligned} & \hline 8010 \\ & 10.17 \\ & 0002 \\ & 9080 \end{aligned}$ | $\begin{aligned} & \text { B018 } \\ & 18.1 \mathrm{~F} \\ & 0002^{2} \end{aligned}$ | $\begin{aligned} & \hline 8020 \\ & 20.27 \\ & 0002 \\ & 918 \end{aligned}$ | $\begin{aligned} & \mathrm{B028} \\ & 28.2 \mathrm{~F} \\ & 0002 \end{aligned}$ | $\begin{aligned} & \hline 8030 \\ & 30.37 \\ & 0002 \end{aligned}$ | $\begin{aligned} & \hline \text { B038 } \\ & 38-3 F \\ & 0002 \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Assigned $\longrightarrow$ | $\begin{aligned} & 8002 \\ & 40-47 \\ & 0002 \end{aligned}$ | $\begin{aligned} & \hline \text { BOOA } \\ & 48.4 \mathrm{~F} \\ & 0002 \end{aligned}$ | $\begin{aligned} & \hline 8012 \\ & 50-57 \\ & 0002 \\ & 9100 \end{aligned}$ | $\begin{aligned} & \text { B01A } \\ & 58-5 \mathrm{~F} \\ & 0002 \end{aligned}$ | $\begin{aligned} & \hline 8022 \\ & 60.67 \end{aligned}$ | B02A <br> 68-6F | $\begin{aligned} & 8032 \\ & 70.77 \end{aligned}$ | $\begin{aligned} & \hline \text { B03A } \\ & 78.7 \mathrm{~F} \end{aligned}$ |
|  | $\begin{aligned} & 8004 \\ & 80-87 \\ & 9001 \end{aligned}$ | B00с <br> 88-8F <br> 9001 | $\begin{aligned} & 8014 \\ & 90.97 \\ & 0003 \end{aligned}$ | B01C <br> 98-9F <br> 0003 | $\begin{aligned} & \mathrm{BO} 24 \\ & \mathrm{AO}-\mathrm{AD} \end{aligned}$ | $\begin{aligned} & \text { B02C } \\ & \text { A8-AF } \end{aligned}$ | $\begin{aligned} & \text { B034 } \\ & \text { BO.B7 } \end{aligned}$ | $\begin{aligned} & \text { B03с } \\ & \text { B8-BF } \end{aligned}$ |
|  | B006 <br> co-c7 <br> 9009 | bOoe <br> C8-CF <br> 9009 | B016 <br> DO-D7 | 801E D8-DF | $\begin{aligned} & \text { B026 } \\ & \text { EO-E7 } \end{aligned}$ | B02E <br> E8-EF | $\begin{aligned} & \text { B036 } \\ & \text { F0-F7 } \end{aligned}$ | B03E <br> F8.FF |

UCW Pointer Table Channel 1


Channel 2


Channel 3


Channel 4

UCW Pointer Format
012345670.1234567
$00=$ Unshared/Assigned/DCC Allowed
01 = Shared
$11=$ DCC Not Allowed

Control Control Reg 0 Bit $0=$ DCC Mode
FFD4
FFD8


UCW Pool

The pool of UCWs is located in control storage starting at address 9000. Each UCW is eight bytes, and a group of UCWs is eight UCWs that relate directly to device address groups. UCWs are not contiguous in the pool. A block of 16 consecutive UCWs are alternately assigned to two groups of device addresses. The odd and even groups require equal numbers of UCWs from the block of 16 (one row on the pool chart). This is the reason UCW groups are provided in multiples of two; therefore, the number of UCWs available is any multiple of 16 up to 512 maximum. The maximum pool would require the block of control storage from 9000 to 9 FFF inclusive. The term even refers to addresses with a low-order hex 0 ( $9000,9010,9020$, etc.). The term odd designates addresses with a low-order hex 8 (9008, 9018, 9028, etc.).

## Operation

Semidynamic assignment of unshared UCWs is accomplished by the GSOP routine previous to a SIO selection. Consider a sequence of examples:

Example 1: Assume a single selector channel and 96 UCWs. Shared UCWs have been assigned by plugcard for addresses $80-8 \mathrm{~F}$ and C0-CF on channel 1. Devices in address groups 90-9F have been wired for restriction to selector-mode operation. All othe groups of UCWs are wired to permit being dynamically assigned as unshared UCWs.
Whe conditions described, the first SIO is to device address 10. From channel/device address 110, the routine builds pointer UCWs are unasised; and therore need to be for group of addresses 10-17. The End UCW Pool +1 (valu 02 CO
the Current Pointer value 9080) are read and compared inequality indicates that pool space is available. The Current Pointer is moved into B 010 , thereby establishing UCW assignment for the addresses 10-17 to the UCWs in locations 9080, 9090, 90A0, . . . 90EO, 90FO. The Current Pointer is updated by +8 to 9088 , becoming the Next Available Group pointer.

Example 2: SIO on device 111. Build UCW Pointer address B010. The pointer was set to 9080 in example 1 ; thus bit $6=0$, meaning that UCW is assigned, proceed with channel operation.

Example 3: SIO on device 101. This gives Pointer address BOOO 0002 ( $B 6=1$ ) indicates that UCWs have not been assigned to this group. Repeat test to see whether UCWs are available and then ead current pointer (9088). Store 9088 in channel 1 UCW pointer BOOO. This establishes UCW assignment for devices $00-07$ in locations 9088, 9098, .. 90E8, 90F8. The current pointer is now updated by +78 to 9100 , the Next Available Group.

Example 4: SIO on device 153. Pointer address $=$ B012. Unassigned, available. Read Current Pointer (9100) and store in able at B012. This assigns UCWS to the even doublewords in the group ( $9100,9110,9120, \ldots 9160,9170$ ). The Current Pointer is updated to 9108 (Next Available Group).

Example 5: SIO on device 123. Pointer address $=$ B020. Store Current Pointer (9108) in B020, this assigns UCWs to the odd doublewords; that is, $9108,9118,9128,+\ldots 9168,9178$. The current pointer is updated to 9180 , next available group.

Example 6: SIO on device 10C. Pointer address $=$ B008. Read Current Pointer-change it from 9180 to 9100 (b Be address bit $4=1$ ). Set pointer value 9100 in $B 008$, and updat pointer to 9188 .

We have assigned two pointer table entries the same value: 9100. This does not cause duplicate assignment of areas in control storage with the same UCW. The method of interpreting device addresses prevents this from happening. Consider the two addresses 53 and $0 C$ that apparently are being pointed to the same UCW area.

Case 1: Device address 53. From the GSOP microroutine;

| GD $=$ | 1001 | 0001 | 0000 | 0000 | GW3=Device Address |
| ---: | ---: | ---: | ---: | ---: | ---: |
| GD3=GW3XH,OE,GD3 | 0011 | 0000 | $=0101 \quad 0011$ |  |  |
| 1001 | 0001 | 0011 | 0000 | XH $=0011 \quad 0000$ |  |
| 9 | 1 | 3 | $0=$ Correct UCW address |  |  |

Case 2: Operation with device address $0 C$. Refer again to the GSOP microroutine;
GD=
$1001000100000000 \quad$ GW3 $=00001100$ GD3=GW3XH
$11000000 \mathrm{XH}=11000000$ 1001000111000000
$9 \quad 1$ C $0=$ Correct UCW address


## Example

UCW Assignment for device 10 on channel 1
Device Address = $\begin{array}{llllllll}0 & 0 & 0 & 1 & 0 & 0 & 0 & 0\end{array}$

X3, OR, K07 $\quad$| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 1 | 0 | 1 | 1 |  |

Bits $45=00 \quad$| 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

X3, A, K38
Read Channel Adr 00001100000
Build $X 2$ and $X 3-X 2=0, O E$, KBO
Pointer Address $=$

Read Pointer
RDH R CS, $X$ R2 R3

B7DCC

Read End and Current Pointer
RDW RDC, D8 (FFD8)

Compare
RO, OE, R2
R1, OE, R3
ZBus $\neq 0$, Therefore S2 $=1 \quad$ Move $R$ To $Y$

Store pointer value $(Y=9080)$ in address at $X$ (B010)
R3 B4 $=0$ UCW set is even - perform update
of value in R3

$$
\begin{array}{llllllll} 
& & \text { R3 } & & 0 & 0 \\
1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 \\
\hline
\end{array}
$$ $\frac{1000}{10001000}=$ Next available group

Store address of next available group in FFDA
FFDA $=9088$

Assignment of unshared UCWS is performed for a complete device address group by the GSOP routine at selection time for the first successful SIO to any device of the group.
When the microroutine determines that the channel is unloaded, it set poll control and begins the UCW initialization procedure. The master DCC control byte is read first to determine whether DCC master DCC if $n$, DCC is for mine
$\qquad$
nd the DCC latch is set.
The device address bits are manipulated to build the low-order he high-order byte. The address; the channel address determines he high-order byte. The pointer is read and tested to determine
whether a UCW has been assigned to this group. If so, the channel whether a UCW has been assigned to this group. If so, the chan
operation proceeds. If not assigned, and DCC is allowed, the address group requires UCW assignment.
The End UCW Pool, and Current UCW Pointer values are read and compared to determine whether UCWs are available for assignment; if not, the routine ends and sets condition code 3. If UCWs are available, the assignment continues. The Current/ Next Available UCW pointer address in FFDA is moved and stored in the pointer table at $B X X X$ (the address that was generated from the channel/device address). The current UCW address is updated as required and becomes the next available UCW address for the next group assignment. A mark bit is set to indicate UCW assigned, and the channel operation continues.

## STORE/LOAD UCW TRAPS

A significant factor in block-multiplexer channel operation is the Atoring and loading of lock-multiplexer channel ope This is the Command Chaining. The general philosophy is similar to byte multiplexer channel operation. The store UCW and load UCW operations are performed by microprogram trap in the GSLD routine.

After trapping to the GSLD routine, the state of operational-in determines whether to take the store or the load routine. The store UCW routine is taken when the DCC latch is on, the channel is loaded, and operational-in drops. This may be between channel end and device-end on a command chaining channel, or after ending status.
The UCW is stored in the UCW pool at the address that was assigned during the SIO of this device or another device in the same address group. The channel is active during the store routine. The store UCW routine stores all pertinent information for the channel operation in the control-storage area assigned. The channel is then freed for other operations. If the chann fried latch was previouly When the device requir
When the device requires service, request-in is raised. If the channel is busy, request-in is ignored and will be repeated at the selection is performed. Select-out is set, address-in occurs, and address is latched in the GR register. The channel responds with command-out The control unit responds with status-in, and a load UCW trap is requested. The UCW pointer address is developed from the channel/device address. Because operational in is up, the load UCW routine is performed. The UCW is loaded into local storage. The command chaining latch is set, also channel loaded and channel active, and the routine returns from the trap.
The CC latch requests a chaining trap in GSTR to handle command chaining. From this point, operation is essentially the same as for selector channel until ending time.
At ending status time (assume CE status, no chaining), the routine traps to GSES to handle status and put it in the interrupt buffer (if available) and turn on the interrupt latch. DCC latch, channel loaded, and Op-In down requests GSLD trap again to
store the UCW. The UCW is stored with CC reset and interruptio store the UCW. The UCW is stored with CC reset and interruptio pending on. Wih status and address in the interrupt buffer, PU ontrol GICM, GSIN and GSS hande the interrupt and CPU control, GICM, GSIN and GSSS handle the interrupt and store the CSW.

$H=$ Set/Reset by Hardware
$\mathrm{M}=$ Set/Reset by Microprogram
MH = Function of Microprogram and Hardware



2. Adr in does not match adr out
3. Select-in on initial seln.
4. Short Ctrl-unit busy seq.
5. Status-in with intrp. condition.
5. Status-in with intrp. con
6. Disconnect-in received
7. Command retry signal




## Chapter 9. Optional Features




| No Operation | . | . | . | . | . | . | . | . |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

The 1401/1440/1460 and 1410/7010 Compatibility Features for the Model 145 consist entirely of microprogram instruction Emulator programs provided for the Model 145 use these Compatibility Feature microroutines in conjunction with simulation routines, the Model 145 instruction set, and the OS supervisor an data-management routines to emulate the 1400/7010 serie operations.
two compatibility features are available:

- 1401/1440/1460 Compatibility. This feature permits the system to execute $1401 / 1460$ and 1440 instructions.
- $1401 / 1440 / 1460,1410 / 1710$ Compatibility. This feature 1401/1440/1460, 1410/1710 Compatibility. This featu

This section describes the characteristics of the 1401/1440/ 460, 1410/7010 feature, because it is capable of performing the functions of both features, depending on the emulator program that is in use at the time. Two emulator programs are provided for the two unique compatibility operations. Differences in storage requirements, common region assignment, etc. are indicated as necessary for the two features.
For ease in discussing the various combinations of features, the term 1400 refers to $1401 / 1440 / 1460$ operations, and the term 1410 refers to $1410 / 7010$ operations. 1400/1410 refers to the ombined feature.
The operations performed by this feature (via microprogram es are:

- 1400/1410 Op-code fetching and decoding, address translation, indexing, and error checking.
- $1400 / 1410$ arithmetic operations, including Modify Address fo 400 but excluding Multiply and Divide.
- Comparisons
- $1400 / 1410$ Branch if Character Equal (BCE), Branch if Bit Equal (BBE), and Branch if Wordmark or Zone Equal (BWE). The 1400 also handles unconditional branches and store addres registers.
- CPU data moves.
- Data handling on input/output operations
- 1400/1410 address verification (BIFLAG)

The compatibility feature fetches and analyzes each 1400 instruction. It executes some instructions directly; for others, it passes control to the emulator program, which emulates the instruction and returns control to the compatibility feature.

The Integrated Emulator Program uses a special emulator instruction for performing the operations of the 1401/1410 compatibility features. This special instruction has a six-byte format. The first byte is always EA. The second byte designate heeped for tdress and gened. The renaining bytes are used as Emulator Instruction section for details
1400 ser
imulated 1400/1410 main storage by tha) are stored in the Program as a special 8 -bit internal code. The bits of the interna code are weighted for 1400/1410 representation as shown.

$$
\begin{array}{lllllllllll}
\text { Internal Code bit } & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\text { 1400/1410 Weight } & 8 & 4 & 2 & 1 & \text { B } & \text { A WM } & 0 \\
{ }^{*} \text { Bit } 7 \text { on is an error. }
\end{array}
$$

The exchange of information between the integrated emulator program and the 1400/1410 Compatibility feature is accomplished through the defined use of general registers and a section of main storage referred to as the common region.

## StORAGE ALLOCATIONS

The emulator program designates certain required Model 145 facilities. Segments of main storage are assigned, but they have address flexibility that can be under control of the operating system. General registers are given assignment by the emulator program. The microprogram routines reside in control storage.

## Main Storage

Segments of main storage are assigned for

- The emulator routines, consisting of simulation routines and the emulator Op codes DIL, BDIL, ANUM, COMP, MCPU, MIO and BIFLAG. The amount of main storage required depends on the options chosen when the emulator is generated. The common region area varies depending on whether the 1400 or the $1400 / 1410$ feature is present.
- Data-management routines. The control program and the number and type of input/output units that are in use affect the storage requirement.
- Buffers: Main storage required for buffers for unit-record equipment, tape units, and disk units depends on the number and types of units being emulated.

| 1401/1440/1460 | PARTITION OR REGION | 1410/7010 |
| :---: | :---: | :---: |
| 2 K to 10 K | Data-Management Routines | 2 K to 10 K |
|  | Buffers and Control Blocks |  |
|  | Available Storage |  |
| 2 K to 16 K 1401 Systems 2 K to 16 K 1440 Systems 8K to 16K 1460 Systems | Simulated 1400/7010 Storage (size of system being emulated) | 10K to 80 K 1410 Systems 40 K to 100 K 7010 Systems |
| Approximately 20 K to 34 K | Emulator Routines (including common region) | Approximately 22.5 K to 44 K |

## Local Storage

eneral registers 2 through 7 are used to simulate 1400 registers as base addresses that point to emulator facilities; and as work registers, control byte, and other control information for the operation of the feature.

Control Storage
Control storage contains the compatibility sequences HAUM, HBVW, HCOM, HICY HIND HIOA HMCP HMIO, HMOD HOPD HOUT, and HZAS. The number of words required is approximately 1200 for the 1400 , and 1450 for the 1410

|  |  | GENERAL REGISTERS BYTE USAGE |  |  |
| :---: | :---: | :---: | :---: | :---: |
| GR | BYTE 0 | BYTE 1 | BYTE 2 | BYTE 3 |
| 2 | MICROPROGRAM WORK REGISTER |  |  |  |
| 3 | zeros | $\begin{array}{ll}\text { COMMON REGION } \\ \text { Base Address } & \\ B_{2} \text { ddd }\end{array}$ |  |  |
| 4 | VALID ADDRESS* | BAR | -ADDRESS REGISTER |  |
| 5 | VALID ADDRESS* | AAR | -ADDRESS REGISTER |  |
| 6 | $\begin{gathered} \text { DIL } \\ \text { COUNT } \dagger \end{gathered}$ |  | INSTRUCTION ADDRESS REGISTER |  |
| 7 | CONTROL BYTE | LINK REGISTER |  |  |
| * BYTE ZERO = VALID ADDRESS <br> BYTE NONZERO = INVALID ADDRESS <br> $\dagger 1400$ - BIT 7 SHOULD ALWAYS BE 0 <br> 1410 - BIT 7 INDICATES INTERRUPT PENDING |  |  |  |  |

## Common Region

The elements of the common region are listed by word/byte in the following chart. The Hex Addr column is the displacement of is word from the DIL pointer ( $\mathrm{B} 1_{\text {ddd }}$ or $\mathrm{B}^{2}$ ddd). The pointer

| $\begin{gathered} \text { Number } \\ \text { of } \\ \text { Words } \end{gathered}$ | Hex <br> Addr <br> Byte(s) | Use/Contents |
| :---: | :---: | :---: |
| 1A. 8 | -20 | 8 words of working storage for microprogram use |
| 1. | $\mathrm{B}^{2}$ ddd 0 $1,2,3$ | D-modifier <br> Current IAR if an I/O Op having instruction length of greater than 4. If a CPU Op, bytes $1,2=0$; byte 3 = instruction length/switches. |
| 2. 1 | $\begin{array}{ll} 04 & 0 \\ 1,2,3 \end{array}$ | Zeros <br> Minimum boundary of target CPU |
| 3. | $\begin{array}{ll}08 & 0 \\ & 1,2,3\end{array}$ | Zeros <br> Maximum boundary of target CPU |
| 4. | $\begin{array}{ll} \text { oc } \quad 0 \\ 1,2,3 \end{array}$ | Zeros <br> Storage wrap address |
| 5. | $\begin{array}{ll}10 & 0 \\ & 1,2,3\end{array}$ | CPU indicator <br> DIL Interrupt address |
| 6. | $14 \quad \begin{array}{ll} 14 \\ \text { 1,2,3 } \end{array}$ | Zeros <br> DIL restart address |
| 7. | $\begin{array}{ll}18 & 0 \\ 1,2,3\end{array}$ | Zeros <br> BDIL restart address |
| 8. | $\text { 1c } \quad \begin{aligned} & 0 \\ & 1,2,3 \end{aligned}$ | Zeros <br> Address error address |
| 9. | $\begin{array}{ll} 20 & 0 \\ 1,2,3 \end{array}$ | Zeros <br> 1400 U I/O Op-code address (Not used in 1410) |
| 10. | $\begin{array}{ll} 24 & 0 \\ 1,2,3 \end{array}$ | Zeros <br> 1410 Control Address Register (CAR) |
| 11. | $28 \quad \begin{array}{ll}0 \\ 1,2,3\end{array}$ | Zeros <br> 1400 unusual instruction format address or 1410 invalid instruction format address |
| 12. | $\begin{array}{ll} 2 c & 0 \\ & 1,2,3 \end{array}$ | Zeros <br> 1400 move or load I/O Op-code address or <br> 1410 Interrupt handling address |
| 13. | $30 \quad \begin{array}{ll}0 \\ 1,2,3\end{array}$ | Zeros <br> Address pointer to a collating sequence table |
| 14. 64 | $\times 00$ | Internal code to EBCDIC conversion table |
| 15. 64 | x00 | EBCDIC to internal code conversion table |
| 16. 64 | $\mathrm{B}^{1} \mathrm{ddd}$ | 1400/1410 Op-code table |
| 17. 64 | 100 | 1400 hundreds address table or 1410 ten thousands address table |
| 18. 64 | 200 | 1400 tens address table or 1410 thousands address table |
| 19. 64 | 300 | 1400 units address table or 1410 hundreds address table |


| $\begin{aligned} & \text { Number } \\ & \text { of } \\ & \text { Words } \end{aligned}$ | Hex <br> Addr Byte(s) | Use/Contents |
| :---: | :---: | :---: |
| 20. 64 | 400 | 1410 tens address table |
| 21. 64 | 500 | 1410 units address table |
| 22. 4 | 400 | 1400 index table. Note displacement or |
| 16 | 600 | 1410 index table. Note displacement |

1A. Eight words of working storage are reserved for microprogramming. These words are accessed by the microprogram through a negative displacement from the $\mathrm{B}^{2}$ ddd operand of the DIL instruction. The purpose of the eight words is for hardware retry and the interruptibility of long operations. These words provide the microprogram with storage space for re-entrant hardware routines.

1. Byte O-DMOD: The d-modifier associated with the current 1400/1410 instruction.
Bytes 1,2,3-CURRENTIAR: When the microprogram detects a valid-length $1 / \mathrm{O}$ operation with an X -control field, these three bytes contain the address of the I/O instruction

When I/O operations are not encountered, bytes 1 and 2 are set to zeros, and byte 3 is used as an instruction-length counter, and switches as follows.
For 1400
Byte Length Indicator Instruction Bits: $\quad \begin{array}{lllllllll}0 & 1 & 2 & 3 & 4 & 5 & 6 & 7\end{array} \quad$ Length $\begin{array}{llllllll}0 & 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & & 0 & 0 & 0\end{array}$ 1 $\begin{array}{llllllll}0 & 0 & 1 & 0 & 0 & 0 & 0 & 1 \\ 0 & 0 & 1 & 1 & 0 & 0 & 0 & 0\end{array}$ $\begin{array}{llllllll}0 & 0 & 1 & 1 & 0 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 & 0 & 1 & 0 & 0\end{array}$ $\begin{array}{llllllll}0 & 1 & 0 & 1 & 0 & 1 & 0 & 0 \\ 0 & 1 & 0 & 1\end{array}$ $\begin{array}{llllllll}0 & 1 & 1 & 0 & 0 & 1 & 0 & 0\end{array}$ $\begin{array}{llllllll}0 & 1 & 1 & 0 & 0 & 1 & 0 & 0 \\ 0 & 1 & 1 & 1 & 0 & 1 & 1 & 0\end{array}$ $\begin{array}{lllllllll}0 & 1 & 1 & 1 & 0 & & 1 & 1 \\ 1 & 0 & 0 & 0 & 0 & & 1 & 1\end{array}$
Note: If instruction length is greater tha 8 , becomes FF.

## Indicator Bits: <br> 5 on $=$ Complete $A$-address

6 on $=$ Complete B-address
7 on $=\mathrm{d}$-modifier for instruction lengths of 2,5 , and 8 For 1410
Byte Length Indicator Instruction $\begin{array}{llll}1 & 2 & 4 & 5\end{array}$ renth $\begin{array}{llllllll}0 & 0 & 0 & 1 & 0 & 0 & 0 & 0\end{array}$ $\begin{array}{lllllll}0 & 1 & 1 & 0 & 0 & 0 & 1\end{array}$ $\begin{array}{llllllll}0 & 0 & 1 & 1 & 0 & 0 & 0 & 0\end{array}$ $\begin{array}{llllllll}0 & 1 & 0 & 0 & 0 & 0 & 0 & 0\end{array}$ $\begin{array}{lllllllll}0 & 1 & 0 & 1 & 0 & 0 & 0 & 0\end{array}$ $\begin{array}{llllllll}0 & 1 & 1 & 0 & 0 & 1 & 0 & 0\end{array}$ $\begin{array}{llllllll}0 & 1 & 1 & 1 & 0 & 1 & 0 & 1\end{array}$ 1000000100 $\begin{array}{llllllll}1 & 0 & 0 & 1 & 0 & 1 & 0 & 0 \\ 1 & 0 & 1 & 0 & 0 & 1 & 0 & 0\end{array}$ $\begin{array}{llllllll}1 & 0 & 1 & 1 & 0 & 1 & 1 & 0\end{array}$ $\begin{array}{llllllll}1 & 0 & 1 & 1 & 0 & 1 & 1 & 0 \\ 1 & 1 & 0 & 0 & 0 & 1 & 1 & 1\end{array}$

Indicator Bits:
5 on = Complete A-address
6 on = Complete B-addres
7 on $=\mathrm{d}$-modifier for instruction lengths of 2,7 , and 12 Note: The dual use of these bytes is stressed and 7 kept in mind. The length and indicator bits are always set except for the following conditions.

- An I/O Op-code with an I/O X-control field, and having an instruction length greater than four, is detected. In this case, bytes 1,2 , and 3 are an absolute binary address of the I/O Op-code.
- When the control byte of an Op-code table entry is $X^{\prime} 00^{\circ}$

When an unusual condition is encountered while decoding the operation code.
2. Byte 0: Zeros

Bytes 1, 2, and 3: - Minimum Boundary of Target CPU: This is the address of simulated $1400 / 1410$ storage location 0 . It is also the relocation factor for target storage.
3. Byte O: Zeros.

Bytes 1, 2, and 3: - Maximum Boundary of Target CPU: This is the address of the last effective storage location of the target CPU.
4. Byte O: Zeros

Bytes 1, 2, and 3 - Storage Wrap Address: This is the storage wrap address for 1400/1410 indexing. It contains up to 16,000 in binary plus the relocation factor for the 1400 , and up to 100,000 in binary plus the relocation factor for the 1410.
5. Byte O-CPU Indicators: This byte is used as a CPU
compare indicator, as follows.
Bit 0 Zero balance (1410 only).
Bit 1 Low
Bit 3 Equal
Bit 4 Divide overflow (1410 only).
Bit 5 Arithmetic overflow
Bit 6 Not used
Bit 7 Not used.
Bytes 1,2,3-DIL Interrupt Address: A DIL count is kept in bits 0.6 of byte 0 in GPR 6 . The DIL count is decrement by one for each DIL instruction issued by the emulator by one for each DIL instruction issued by the emulator program. When the DIL count goes to zero, the address kept
here is loaded into the current PSW to branch to an emulatorprogram subroutine that handles time dependencies. If the DIL count is initially zero, it is assumed that no interrupt is contemplated.
6. Byte 0: Zeros.

Bytes 1, 2, and 3-DIL Restart Address: Contains the address of a single DIL instruction. This is used by the microprogram to restart DIL when a system interrupt is taken after a 1400/1410 B, V, or W Op-code execution, or after a 1400 O or H Op-code execution.
7. Byte 0: Zeros

Bytes 1, 2, and 3-BDIL Restart Address: Contains the address of a single branch DIL.
8. Byte 0: Zeros

Bytes 1, 2, and 3 - Address Error: Contains the binary address of an emulator program subroutine to handle addresses that constitute an address reference outside of target storage.
9. Byte O: Zeros.

Bytes 1, 2, and 3-1400 U I/O Op-Codes: Contains an address of an emulator program to be inserted in the current PSW when the 1400 instruction contains an $X$-control field, that is, a 1400 U\%xxd instructions. (Not used for 1410.)
10. Byte 0: Zeros

Bytes 1, 2, and 3: Contains the binary address of the 1410 control address register. (Not used for 1400 )
11. Byte O: Zeros

Bytes 1, 2, and 3 - Invalid Format Address: Contains the address of an emulator-program subroutine to which the compatibility feature links when

1. A wordmark is missing from an Op-code, or
2. An invalid instruction format is detected.
3. Byte O: Zeros.

Bytes 1,2,3(1400)-1400 Move or Load I/O Op-Code: Bytes 1, 2,3 (1400)- 1400 Move or Load 1,0 op-Code: the 1400 move I/O or load I/O operation.
Bytes 1,2,3(1410)-1410 Interrupt: These bytes contain Bytes $1,2,311410)-1410$ interrupt: These bytes contain
the subroutine address that handles the 1410 interruptions, if permitted within 1410 DIL operations.
13. Byte 0: Zeros

Bytes 1, 2, and 3: Contains the binary address of a collating sequence table ( 1410 only).
14. 64-Word Internal Code to EBCDIC Conversion Table: This table is used by the emulator program to convert internal code to EBCDIC (see Table on page 9-7).
15. 64-Word EBCDIC to Internal Code Conversion Table: Used by the emulator program to convert EBCDIC to Internal Code (see Table 1).
16. 64-Word Op-Code Table: The first word of this table is at th address specified by $\mathrm{B}{ }^{1}$ ddd of the DIL or BDIL instruction. It is arranged so that the 1400/1410 Op-code in Internal Code minus 2 (resets the wordmark bit) plus the $B 1_{\text {ddd }}$ portion of

DIL equals the correct table entry for that Op-code. The table must be on a 256 -byte boundary (last eight bits of address are zeros). Each word of the table is

Byte $0=$ control byte.
Bytes 1, 2, $3=$ subroutine address to simulate Op code with the exceptions of $1400 \mathrm{~V}, \mathrm{~W}, \mathrm{Q}$, and H Op codes and $1410 \mathrm{~B}, \mathrm{~V}$, and W Op codes
21. 64-Word Address Conversion Tables: These tables are used to translate 1400/1410 addresses (in internal code) to a Model 145 binary address that includes the relocation factor. See "Conversion of 1400/1410 Addresses" within the DIL description
22. 4-Word Index Table (1400): When 1400 is specified, this table is displaced $\times 400$ from $B$ ddd. The last three words correspond to the 1400 index registers. The contents of each word represent the address of the units position of a 1400 index register with the relocation factor included. The first word contains the minimum 1400 address (in binary) plus the relocation factor.
16-Word Index Table (1410): When 1410 is specified, this table is displaced $x^{\prime} 600^{\prime}$ from B ddd. The last fifteen words correspond to the 1410 index registers. The contents of each word represent the address of the units position of a 1410 index register with the relocation factor included. The first word contains the minimum 1410 address (in binary) plus the relocation factor.


| M/L(\% Un |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (B)R | Read a Card without/with Word Marks |  | R/RW | Units Position of $X$ Control Field Specifies Pocket Selection, if any |  |
| M/L\% 20 )(B) $\mathbf{W}$ | Write a Line without//ithWord Separator Characters |  | w/ww |  |  |
| M/L(\%22)(B)W | Write Word Marks without/ with Word Separator Characters |  | wм/wmw |  |  |
| M/L(\%4n)(B)W | Punch Card without/with word marks |  | P/PW | Units Position of $\mathrm{X}-\mathrm{Ctr}$ Field Specifies Pocket Sel |  |
| M/L(\%TO)(B)R | Read Console Printer/LoadRead Console Printer |  | RCP/RCPW |  |  |
| м/L\%то)(B) $\mathbf{W}$ | Write Console Printer/LoadWrite Console Printer |  | WCP/WCPW |  |  |
| U(\%Un)d | Unit Control |  |  | See Table V for d.char |  |
| M/L(\% Un\XB)R | Read Tape without/with Word Marks |  | RT/RTW | See d-characterNotes Notes |  |
| M/L(\%Un)(B)W | Write Tape without/with Word Marks |  | WT/WTW |  |  |
| M/L\% FO)(B)R/W | Seek Disk |  | SD |  |  |
| M/L\% FIXB]R | Read Disk Single Record |  | RD/RDW |  |  |
| M/L $/$ \% FiXB) ${ }^{\text {/ }}$ | Witie Disk Single Recordwith outh with word marks |  | wd/wow |  |  |
|  | Read Disk Full Track without/with word marks |  | RDT/RDTW |  |  |
| M/L(\% F2)(B)W | Write Disk Full Track without/with word marks |  | WDT/WDTW |  |  |
| M/L\%\% F \XB) W | $\begin{aligned} & \text { Write Disk Check with } \\ & \text { Wut//with word marks } \\ & \text { out } \end{aligned}$ |  | WDC/wDCw |  |  |
| M $\%$ F F $)$ W | Write Address |  | -- |  |  |
| Kd | Stacker Select and Feed |  | SSF | See Table VI for d-character |  |
| Fd | Control Carriage |  | cc | See Table VII for d.character |  |
|  | CHARACTERATION AT d FOR | operation |  | MNEMONIC |  |
| CHARACTER AT d FOR |  |  |  |  |  |
| $\stackrel{\text { TABLE }}{1}$ | Blank | Unconditional |  | B |  |
|  | @ | Carriage Channel 9 |  | BC9 |  |
|  |  | Carriage Overflow (Channel 12) |  | ${ }^{\text {BCV }}$ |  |
|  | 1 | Compare Unequal |  | в |  |
|  | 5 | Compare Equal ( $B=A$ ) |  | BE |  |
|  | T | Compare Low ( $B<A$ ) |  | BL |  |
|  | v | Compare High ( $B>A$ ) |  |  |  |
|  | w |  |  | ${ }^{\text {BH }}$ |  |
|  |  | Zero Balance Divide Overflow |  |  |  |
|  | Z | Arithmetic Overflow |  | $\frac{\mathrm{BDV}}{\mathrm{BAV}}$ |  |
|  |  | Branch Inquiry |  | BNQ |  |
|  | 1 | Overlap In Process on Channel 1 |  | BOL 1 |  |
|  | ${ }_{2}$ | Overlap In Process on Channel 2 |  | BOL 2 |  |
|  |  | Printer Carriage Bu |  | BPB |  |
| $\stackrel{\text { TABLE }}{ }$ | 1-8it |  |  | BNR 1 or 2 |  |
|  | 2.Bit | $\left\lvert\, \begin{aligned} & 1 / 0 \text { Not Ready } \\ & \hline \text { 1/O Channel Busy } \end{aligned}\right.$ |  | $\frac{\text { BCB } 1 \text { or } 2}{}$ |  |
|  | ${ }_{8}^{4-\mathrm{Bit}} \mathrm{Bit}$ | 1/O Data Check |  |  |  |
|  |  | 1/O Condition |  | BEF 1 or 2 |  |
|  | $\begin{aligned} & \text { A-Bit } \\ & \text { B-Bit } \end{aligned}$ | 1/O No Transfer |  | BNTI or 2 |  |
|  |  | 1/O Wrong Length Record |  |  |  |
|  | 表 | Any $1 /$ O Channel Status Indicator ONRead Back Check (write disk check) |  | $\frac{\text { BA } 1 \text { or } 2}{\text { BRC } 1 \text { or } 2}$ |  |
|  |  |  |  |  |  |
| TABLEIII | , | Word Mark |  | BW |  |
|  | $\begin{aligned} & 2, B, K, 5 \\ & 3, C, C, T \end{aligned}$ | Zone <br> Word Mark or Zone |  | $\begin{aligned} & \text { BZN } \\ & \text { BWZ } \end{aligned}$ |  |



## table IV <br> table

## CHARACTER AT d FOR



- Control field notes:

Channel and ovortas:-mode by char in hundreds position of x -ctr
field. \%-Ch 1 , non-overlap; @-Ch 1 , overlap; $\square-\mathrm{Ch} 2$, non-over lap; *-Ch 2, overlap. ${ }_{B}^{B}$ for $U$ in tens position of $X$.
d.Character notes:
d.hharacter for Write Tape to end of storage is $x_{\text {; }}$ mnemonic
WTE. WTE.
d.character for Read Tape to end of storage or IRG is $s$;
monic is RTG. (These operations cannot be overlapped.)
MNEMONIC NOTES:
Overlap memenic for all applicable input.output codes is alpho
betic O which follows the standard mnemonic.

| OPERATION CODES |  |
| :---: | :---: |
| 1 | Read |
| 2 | Print |
| 3 | Prim-Read |
| 4 | Pumeh |
| 5 | Reald Punch |
| 6 | Print-Punch |
| 7 | Print-Real-Punch |
| 8 | Real Relcase |
| 9 | Punch Retease |
| A | Ald |
| B | Branch |
| C | C:ompare |
| D | Move Digit |
| E | Edit |
| F | Form Control |
| H | Store B Star |
| K | Starker Select |
| L | L.oad |
| M | Move |
| N | No $\mathrm{Op}_{\mathrm{p}}$ |
| P | Move Record |
| Q | Store A Star |
| s | Sultract |
| U | Unit Control |
| v | Branch - WM or Zone |
| w | Branch - Bit Equal |
| x | Move - Insert Zeros |
| Y | Move Zone |
| z | Move Zero Suppress |
|  | Stop |
| $\square$ | Clear Wordmark |
| 1 | clear Storage Set Wordmark |
| \% | ${ }_{\substack{\text { Set Wordmark } \\ \text { Divide }}}^{\text {a }}$ |
| \# | Modify Address |
| (1) | Multiply |
| ? | Zero and Add |
| ! | Zero and Subtract |

## d MODIFIERS

CHAPACTEPS FOR ㅍIId

```
d-Charact
    Unconditional
    Carriage Channel #9
    "Last Card" Switth (Sense Switch A)
        Sense Switch B*
        Sense Swith C**
        Sense Switch D*
        Sense Switch E*
        Sense Switch (;*
        MEnd of Reel ****
        Tape Transmission
        Reader Emror if I/O Check Stop Switch is off**
        Puuch Error if 1/O Check Stop Switch is off**
        Printer Busy (print storage feature)*
        Print Error if 1/O Check Stop Switch is of/**
        Unequal Compare ( }B\not=A
        Unequal Compare (B
        Inquiry Reques*
        Printer Carriage Busy (print storage feature)*
        Equal Compare ( }B=A\mathrm{ )*
        low Compare (B>A)*
        Read-Write Parity Check or Read-Back
        Mead.Write Par:
        Wrong-Len,th Record
        Wrong-L.enyth Record*
        Unequal-Address Compare*
        Any Disk-Unit Error Condition
        Any Disk.U
        c
*.Special feature.
*Conditions rested are reset by a BRANCH IF INDI.
```

d CHARACTERS FOR BRANCH
IF WORDMARK OR ZONE
vilibbibd
d-Character
Condition
Wordmark
No zone (No-A, No.B-bit)
12\%-rone (AB-litit)
12.-zone (AB-lits)

Kero-zone ( $A$, No-B-hit
Bither a wordmark, or no zone
Bither a wordmark, or 12-zone
Either a wordmark, or 11-zone
Either a wordmark, or zero-zone
d CHARACTERS FOR FORM CONTROL
Fd

| d | Inmediate skip to | d | Skip after print to |
| :---: | :---: | :---: | :---: |
| 1 | Channel | A | Channel |
| 2 | Channel | в | Channel |
| 3 | Channel 3 | c | Channel |
| 4 | Channel 4 | D | Channel |
| 5 | Channel | E | Channel |
| 6 | Channel | F | Channel |
| 7 | Channel | ( | Channel |
| 8 | Channel 8 | H | Channel |
| 9 | Channel 9 | I | Channel |
| 0 | Channel 10 | ? | Channel 10 |
| \# | Channel 11 |  | Channel 11 |
| (1) | Channel 12 | $\square$ | Channel 12 |
| d | Immediate space | d | After print-space |
| J | 1 space | / | 1 space |
| K | 2 spaces | S | 2 spaces |
| L. | 3 spaces | T | 3 spaces |

## 1400/1410 COMPATIBILITY FEATURE INSTRUCTION EA

 1400/1410 compatibility feature instruction is six bytes long The first byte is the Op-code EA. The second byte designates th tion to be performe. The Ter bytes are useddescribed under each function.

The functions are
1st $\quad$ 2nd
Byte Byte Mnem

EA 00 DIL
Do Interpretive Loop
Function: 1400/1410 Op-code
fetching, indexing, address conversion, and some branching.
EA 01 BDIL Branch DIL
$\begin{array}{lll}\text { EA } 04 \text { ANUM } & \begin{array}{l}\text { Add Numeric } \\ \\ \end{array} & \text { Function: 1400/1410 arithmetic }\end{array}$ perations except multiply and divide.
Compare
Function: 1400/1410 compares, ow order to high.
08 MCPU
Move Data in CPU
Function: 1400/1410 data moves
that are internal to the target storage
EA 09 MIO
Move Data for Input/Output
Function: Data is moved to simulated 1400/1410 storage from Model 145 buffer area, and vice versa
EA OC BIFLAG Branch Invalid Flag
Function: Branches to an error
routine if an invalid address is indicated.

## DIL And BDIL - Do Interpretive Loop

Instruction formats are
DIL
EA $00 \quad B^{1}$ ddd $\quad B^{2}$ ddd

BDIL
FA 01 $\quad \mathrm{B}^{1}{ }^{1} \mathrm{ddd} \quad \mathrm{B}^{2}$ ddd
$\mathrm{B}^{1}$ ddd contains the base address of the Op code Table.
$\mathrm{B}^{2}$ ddd contains the base address of the first word in the common region.
$B 1$ and $B^{2}$ are GPR 3 , the common region base register.
A. Branch DIL takes the address in the IAR (GPR 6) and stores it in the BAR (GPR 4) in case the branched-to instruction is a Store B-Address Register; then it takes the branched-to address in the AAR (GPR 5) and puts it in the 1400/1410 IAR (GPR 6). BDIL then branches to the DIL microprogram entry.

## B. Normal DIL

. DIL count (Byte 0-GPR 6): When decremented to zero, the DIL interrupt address (word 5 of the common region) is put into the current PSW. This causes routing to a software subroutine for handling time dependencies. If the initia DIL count is zero, it is assumed that no interruptions are contemplated and that DIL count is not being used.
2. Op-code verification: Checks the $1400 / 1410$ operation code for a wordmark bit (bit $6=1$ ). If the wordmark is missing, the 1400 unusual-instruction-format address or the 1410 invalid-format address (word 11 of the common
region) is used to branch to an invalid-format routine.
3. Routing: The Op-code table is arranged so that the proper index into the table is obtained through the following procedure: (1) subtract 2 from the fetched 1400/1410 Op-code (reset the wordmark bit); (2) add the result to he B lddd operand of the DIL instruction. The word at this calculated address contains the address of a software mal $1400 / 1410$ Op code, 10 Op code

1400/1410
the software routine
The format of the word fetched from the Op-code table is:
$\qquad$
CTL: Control Byte
The Control Byte bit significance is shown in the Control Byte Chart.
XXX: 24-bit address of the subroutine that is to simulate given operation code: (Note: V, W, Q, and H Op-codes do not contain a subroutine address.)

## CONTROL BYTE CHART (1400 and 1410)

## 1400 Control Byte Chart

Bits $0,100 \quad$ Not M, L, Q, U, operation codes
01 Q operation code
1 O 1 or L operation code
$\begin{array}{llll}\text { Bit } & 2 & 1 & \text { Address double operation code }\end{array}$
$\begin{array}{lll}\text { Bit } & 3 & 1 \\ \text { B operation code }\end{array}$
$\begin{array}{llll}\text { Bit } & 4 & 1 & \text { Clear storage or set wordmark operation }\end{array}$ code
$\begin{array}{ll} & 0 \\ \text { Exit immediate to software routine }\end{array}$
$\begin{array}{llll}\text { Bit } & 6 & 1 & \text { High-speed execution of current operation }\end{array}$ code
7001410 (error)
1400

1410 Control Byte Chart
Bits 0, 100 Normal CPU op
1 I I/O operation without X -control field
$11 \mathrm{M}, \mathrm{L}, \mathrm{U}$ operation
$\begin{array}{llll}\text { Bit } & 2 & 1 & \text { Address double operation code }\end{array}$
$\begin{array}{llll}\text { Bit } & 3 & 1 & \text { Op code can have a } B \text {-address }\end{array}$
$\begin{array}{llll}\text { Bit } & 4 & 1 & \text { Op code can have a } \mathrm{B} \text {-address }\end{array}$
$\begin{array}{llll}\text { Bit } & 5 & 0 & \text { Exit immediate to software routine }\end{array}$
Bit $6 \quad 1$ High-speed execution of current operation code
$\begin{array}{llll}\text { Bit } & 7 & 0 & 1410\end{array}$
11400 (error)
4. Conversion of Addresses: Conversion of address characters from internal code to an equivalent binary value is accomplished with address-decoding tables. There is a separate table for each 1400/1410 address position (hundreds, tens, and units for 1400 address) (ten thousands, thousands, hundreds, tens, and units for 1410). Each table consists of 64 words ( 256 bytes) starting on a 256 -byte boundary, zeros in the last eight bits. The first byte in the table h table has an address in which the last eight bits correspod to a possible internal code configuration if all bits of the internal code were used (eight bits equal 256 combations). Because bit 6 of the internal code is always zero for 1400/ 1410 address fields (no wordmarks) and bit 7 is always zero, any combination of internal-code bits is located in the table on a word boundary (last two bits of the address are zero) and offers 64 combinations (six bits equal 64 combinations). Each word in the table has the following format.
Byte 0: Value byte - this byte contains information to determine:

Which index word to select (tens table only for 1400; hundreds and tens tables for 1410).
b. When an invid character is used to index the tabla (all tables)
c. When the indexing character has a zone combination that will cause an invalid address (hundreds and units tabler 1400; ten thousands, thousands, and units tables for 1410).
Bytes 1-3: These bytes contain the binary value of the 1400/1410 address character according to its function (ten thousands, thousands, hundreds, tens, or units). The $f$ the ten thousands table for 1410.
To select the correct corresponding binary value, the micro program inserts the internal-coded 1400/1410 address character as the last eight bits of the base address of the proper address-decoding table. The high-order addressdecoding table ${ }^{1}$ tdd table) Each successive table is located at multiples of 100 hex. These tables are generated by the Integrated Emulator Program according to the system being emulated, When 1400 is specified, only the hundreds, tens, and units tables are used. When 1410 is specified, all five tables are used.
The final 1400/1410 address is the summation of the
binary values extracted from the address-decoding tables.
5. $1400 \mathrm{I} / \mathrm{O}$ Detection: DIL performs X -control field decoding on the A -field of the 1400 instruction as defined in conjunction with the CTL byte from the Op-code table.
a. For an M or L operation code with an X -control field, he 2 C is added to the $\mathrm{B}^{2}$ operand of the DIL instruction and the word at that location fetched. The address in that word is placed in the current PSW.
b. For a $U$ operation code with an X-control field, hex 20 is added to the $B^{2}$ operand of the DIL instruction and the word at that location fetched. The address in that word is placed in the current PSW.
c. For an $M, L$, or $U$ operation code without an $X$-control field, the address fetched from the Op-code table for $M$,

5 A. A valid $1400 / 410 / 0$.control field places the address of the 1,2 , and DIL instruction).
D.Modifier Char
d-modifier, place the modifier in the common region. Store it in the $\mathrm{B}^{2}$ ddd field +0 of the DIL instruction.
7. Exit
a. Normal Exit: set up the DMOD and the CURRENTIAR or INSTR LENGTH/SWITCHES in the common region (first word) as per the definition.
b. No Exit: high-speed implementation for the following 1400/1410 instructions.

- Branch Character Equal
- Branch Bit Equal
- Branch if Wordmark or Zone
- Branch Unconditional ( 1400 only)
- Store A-Register ( 1400 only)
- Store B-Register ( 1400 only)

DIL in these cases performs the appropriate test for a microcode branch to Branch DIL microcode if the result of the test is true. Otherwise, it branches to the DIL
microcode entry point in microcode. Store A- or Store B-Register operations branch to the DIL microcode entry
8. Interruptibility: DIL is interruptible at the start of DIL.

DIL is also interruptible at the end of a high-speed execution Interruptibility is periodically checked during microcode execution.
Condition Code: The condition code remains unchanged.

## ANUM - Add Numeric

This instruction does the 1400/1410 decimal-add or subtract operations. It uses a control byte that assists the microprogram in the implementation of its several running states. This instruction is interruptible
ANUM
EA $04 \quad$ B1ddd $\quad$ B2ad
The low eight bits of the $\mathrm{B} 1_{\text {ddd }}$ effective address are interpreted to
be $\mathrm{R}^{1} \mathrm{R}^{2}$.
R 1 contains the units address of the destination field.
$\mathrm{R}^{2}$ contains the units address of the source field
$\mathrm{B}^{2}$ ddd is the address of the control byte, which is defined a
follows:
$x_{0}=1410$ Add
$x_{1}=1400$ Add
$x_{2}=1410$ Subtrac
$X_{3}=1400$ Subtract
X5 1400 Zero and Add
X6 $=1410$ Zero and Add
$X_{6}=1400$ Zero and Subtract
X9 $=1400$ Zero and Subtract
XBDF (bit 7 on) Default to $\mathrm{X9}$
ANUM, upon completion, set/resets the 1410 zero balance status indicator and sets the $1400 / 1410$ overflow indicator, if appropriate.
ANUM executes from arithmetic low order to high order, (high memory address to low address). Certain cases of subtract may require a recomplement cycle. This must start at the initial $\mathrm{R}^{1}$ address.
Interruptibility is maintained for all running states. Retry is a function of the microprogram technique. Upon completion, the
, $R^{2}$ GRs will be decremented by the number of bytes processed
ign control. The sign of a factor is determined by the combination of zone bits in the units position of the fields specified by the instruction being executed
Condition Code: The condition code remains unchanged.

## COMP - Compar

This instruction performs the 1400/1410 compare function. COMP
$\qquad$
EA $05 \quad$ B $1_{\text {ddd }} \quad$ B2ddd
The low eight bits of the B 1 ddd effective address are interpreted to be $\mathrm{R}^{1} \mathrm{R}^{2}$.
$R^{1}$ and $R^{2}$ contain the units addresses of the fields to be compared.

1. Execution is from high address to low address (low-order data position to high-order data position)
2. It stops on the first wordmark encountered in either field (bit $6=1$ of the current byte).
3. It sets the bits of the CPU indicator (word 5 of the common region) according to the compare results.
4. Interruptible as on long move.

Registers at end:
$\mathrm{R}^{1}$ and $\mathrm{R}^{2}$ are decremented by the field length.
Condition Code: The condition code setting at the end of the compare is one of the following.
$01=R^{2}$ wordmark stopped the compare.
$10=R 1$ wordmark stopped the compare.
$11=R 1$ and $R^{2}$ wordmarks occurred simultaneously and stopped the compare.

## MCPU - Move Data in CPU

This instruction does the 1400/1410 CPU data moves. The value of the control byte pointed to by the MCPU instruction causes proper execution of the current move operation.
MCPU
EA $08 \quad$ B 1 ddd $\quad B^{2}$ ddd

The low eight bits of the $B^{1}$ ddd effective address are interpreted to be $\mathrm{R}^{1} \mathrm{R}^{2}$
ains the
$\mathrm{R}^{2}$ contains the address of the source field.
${ }^{3} 2^{\text {ddd }}$ is the address of the control byte that controls the move.

## Execution

1. The bits of the MCPU control byte are weighted the same as the internal code ( 8421 B A 00 ). The status of the control-byte bits controls the operation as follows.
A. Move direction:

8 off Move is right to left
B. Data Transfer:

4, 2, 1 off
No data transferred; scan for wordmarks,
recordmarks, or groupmark-wordmarks. Transfer the numeric portion of the data field. Transfer the zone portion of the data field Transfer the wordmarks from the A-field to
thansfer the wordmarks from the A
t. Stop conditions on a right-to-left move (8-bit off): $B$ and $A$ off Transfer or scan only one storage position. $\begin{array}{ll}\text { B off, } & \text { Transfer or scan to A-field wordmark. }\end{array}$ A on
B on,
$B$ and $A$ on Transfer or scan to $B$-field wordmark.
$\begin{array}{ll}\text { B and } A \text { on } & \text { Stop transfer or scan at either } A \text {-field or } B \text { - } \\ \text { field wordmark. }\end{array}$ field wordmark
D. Stop conditions on a left-to-right move (8-bit on)
$B$ and $A$ off Stop transter or scan at first wordmark sensed in either field.
$B$ off,
A on Stop transfer or scan at A-field recordmark
A on
$B$
$A$
A off Transfer or scan to A-field groupmark-wordmark.
B and A on Stop transfer or scan on either an A-field
record mark or A-field groupmark-wordmark. Model 145 system.
Model 145 system.
commands for the MCPU control-byte settings shown as follows.


On Output: The translated character has bit 1 forced to 0 before it is moved into the buffer.
When bit $4=1$ (even parity):
On Input: If buffer character bit $1=0$, substitute an asterisk
On Input: If buffer character bit $1=0$, substitute an as
in internal code) and set invalid-data condition code.
internal code.
On Output: No change to characters - data bit 1 should be 1 after translation.
110 A disk load-mode operation. No translation is equired
$\begin{array}{lll}1 & 1 & 1\end{array}$ A disk load-mode operation, but
On Input: Translate from EBCDIC to internal code.
On Output: Translate from internal code to EbCDIC.
Bit $5=0 \quad$ Output to the Model 145 buffer area from 1400

145 buffer area
Bit $6=0 \quad$ Do not area. stop at end of 1400/1410 storage or if count is stop a
Bit $6=1 \quad$ Stop on groupmark-wordmark. Always stop at Bit 7 end of $1400 / 1410$ storage or if count is zero. Bit $7 \quad$ Must be on for 1400, must be off for 1410.
Validity Checking Data
Invalid data must be sent to the $1400 / 1410$ CPU as an asterisk (in internal code) by hardware. It will be handled at the logic level. Word Separators
During load-mode tape handling, because movement is under the byte-count control of Rc, it is clearly possible to be working on a byte-count control of Rc, it is clearly possible to be working on a
wordmarked character in $1400 / 1410$ storage or a word separator wordmarked character the buffer, and have the count go to zero after transmitting a word-separator character to the buffer. In this case, the microcode sets the condition code as described in the Condition Code section, and the problem of handling this situation is delegated to software. Rc After a MIO
At the start of an MIO, Rc is used as a counting register; in 1400 operations, the register has bytes 0 and 1 set to zero and bytes 2 and 3 are used fog a ter has bytes 0 and 1 set to zero and bytes byte 0 set to zero and bytes 1,2 and 3 are used for a count. This is a requirement of the Op-code function. At the conclusion of the operation, byte 0 of Rc has the following bit settings. Byte $0=00000000$ Count went to zero; no stop condition
Byte $0=00100000 \begin{aligned} & \text { satisfied. } \\ & \text { Groupmark-wordmark encountered and }\end{aligned}$ caused the stop.
Byte $0=00010000$ End of 1400/1410 storage was
encountered and caused the stop
instruction.

Bytes 2 and 3 contain the residual count (1400). Bytes 1, 2, and 3 contain the residual count (1410).
Note: Invalid lengths are not checked in the microcode.
Condition Codes
$\mathrm{CC}=00$
Normal ending of MIO.
$\mathrm{CC}=01 \quad$ Word-separator or wordmark problem encountered on last character of the count.
nvalid data encountered (cannot occur on output). Word-separator or wordmark problem and
invalid data detected during the MIO operation.

## BIFLAG - Branch on Invalid Flag

This instruction tests $\mathrm{R}^{1}$ and $\mathrm{R}^{2}$ to see whether an addressing flag (invalid $1400 / 1410$ address) exists in either register specified by R1 or R2. The instruction form is:
BIFLAG
EA OC $\quad B^{1}{ }^{1}$ ddd $\quad B^{2} 2_{d d d}$
The low eight bits of the $B 1_{\text {ddd }}$ effective address are interpreted to be $\mathrm{R}^{1} \mathrm{R}^{2}$
R1 any general register. Normally it is the $1400 / 1410$ BAR $\mathrm{R}^{2}$ any general register. Normally it is the $1400 / 1410$ AAR. ${ }^{2}{ }^{2}$ ddd is the base displacement address of the $1400 / 1410$ common region.

## Execution

$\mathrm{R}^{1}$ and $\mathrm{R}^{2}$ are checked to see whether any bits are on in byte 0 of the registers. If any are on, a branch to the address-error routin is taken through the 1400/1410 common-region word. If no bits are on in byte 0 of either R1 or R2, processing continues at the next sequential System/370 address.
Condition Code
Unchanged.

## RROGRAM DEBUGGING INFORMATION

1. System/370 interruptions
a. System/370 Op-Code Check caused if the EA Op code is not installed on the system, or if an invalid secondary System/370 Addressing or Protr
b. System/370 Addressing or Protection Check caused by an invalid $\mathrm{B}^{2}$ ddd address for the system. This check is also caused by a violation of the protection key, or if R1 and/or $\mathrm{R}^{2}$ contains an invalid address with respect to the system or its protection key. c. System/370 Specific bytes are encountered.
a. Register 2 must be zero upon issuance of this operation, or unpredictable results can occur.
b. Register 3 must point to the hardware common region, or unpredictable results can occur.
c. 1400/1410 Address Error or Storage Wrap can be caused by a flag set on in byte 0 of either R1 or R2. This indicates an error in either the 1400/1410 program or the addressconversion table. Storage wrap is caused by encountering an $X^{\prime} O 3^{\prime}$ at either the high or low end of the target storage area. $R^{1}$ and $R^{2}$ are unchanged. GP register 2 may be non 2er
Operation Exception if EA is encountered in RI Mode.

## OPERATION

The Direct Control feature in System/370 provides a means of communicating between two CPUs , or between a CPU and external devices, It is intended primarily for transmission of control information. A CPU communicates with external devices by using the external-interruption mechanism and the write direct and read direct instructions. A byte of information and control signals are exchanged over the direct control interface lines.

## Write Direct

The write direct instruction is used to place information on the direct control bus-out (dir-out) lines, and read direct is used to take information from the direct control bus-in (dir-in) lines. The write direct instruction causes the byte of information (8 bits) at the location designated by its operand address to be placed as static signals on the dir-out lines.
Write Direct


These signals may be changed at varying intervals by repeating the write direct instruction or they may be allowed to remain an indefinite period. No parity is presented with these eight bits of control information. The write direct instruciton also causes the eight bits, contained in bit positions 8 -15 of the instruction, to be ines. Again no parity is presented. At the same time, a ninth and milar puse is sentout on writeout line. The leading edge of ese timing pulses coincides (within skew limitations) with the ading edge of the write-out pulse, and the write-out pulse overlaps the change of the signal on the dir-out lines.
The timing signals and the write-out signal may be used to alert equipment to which data is to be sent. When communicating with another CPU, the timing pulses are used to cause an external signal interruption at the receiving CPU; the write-out pulse is used to ensure the validity of the control information.

## Read Direc

The read direct instruction causes the information appearing on the eight dir-in lines to be placed as eight bits in the tin storage designated by the operand address (provided the hold in signal is absent).
Read Direct


Information on the dir-in lines may not be valid while the hold-in signal is active. No parity is transmitted with the control information

Prior to accepting the control information, the read direct instruction causes the eight bits in positions 8-15 of the instruction to be sent out as eight timing pulses on the timing signal bus-out (sig-out) lines. At the same time, a ninth and similar pulse is sent out on the read-out line. The leading edges of the timing pulses and the read-out pulse must coincide within the skew limitations. The function of the hold-in signal is to allow the external device to inhit (hold up) the read operation und currs a dad operation while information on the dir-in lines is changing and the fore invalid. When communicating between CPUs, the write-out pulse of the sending CPU is received as the hold in signal at the receiving CPU and thereby prevents the reading of invalid information by the receiving CPU.
Devices connected to the CPU should be designed to respond quickly to the CPUs read-out signal by dropping (deactivating) the hold-in line. Note that hold-in overlaps the period when information is changing on the dir-in lines. Refer to the timing chart (signals originating outside the CPU), page 9-20. Therefore, time is allowed to complete a data-sending operation should the external device have one in progress.

Direct Control Interface, CPU to CPU

| $\begin{array}{\|c\|c\|} \hline \mathrm{CPU} \end{array}$ | Direct Control Bus-Out 0 | Direct Control Bus-In 0 | CPU |
| :---: | :---: | :---: | :---: |
|  | Direct Control Bus-Out 7 | $\}^{8 \text { Lines }}$ Direct Control Bus-In 7 |  |
|  | Write-Out | Hold-In |  |
|  | Read-Out | Read-In |  |
|  | Timing Signal Bus-Out 0 | External Signal Bus-In 0 |  |
|  | Timing Signal Bus-Out 7 | 8 Lines $_{\text {External }}$ Signal Bus-ln 7 |  |
|  | Direct Control Bus-In 0 | Direct Control Bus-Out 0 |  |
|  | Direct Control Bus-In 7 | 8 Lines Direct Control Bus-Out 7 |  |
|  | Hold-In | Write-Out |  |
|  | Read-In | Read-Out |  |
|  | External Signal Bus-In 0 | Timing Signal Bus-Out 0 |  |
|  | External Signal Bus-In 7 | Timing Signal Bus-Out 7 |  |

Direct Control Interface, CPU to External Device


## DEFINITIONS OF INTERFACE LINES

 the down-level is the inactive level.

## Direct Control Bus-Out

The direct control bus-out is a set of eight lines from a CPU to the external equipment. The external equipment could be another CPU: in which case, direct control bus-out is connected to direct control bus-in of the other CPU,
Data on the direct control bus-out is placed only during the execution of the write direct instruction. The data on the lines represents the byte at the location designated by the operand daress of the last write direct instruction. The data placed on he drect control bus-out remains valid until intentionally changed, as for example, at the execution of the next write direct. The by 100 nanoseconds, that is, data already on the dir-out lines is for at least 100 nat is, data already the rise of the write-out pulse to it up-level and new data is valid at least 100 nanoseconds before the fall of the write-out pulse below its up-level.

## Write-Out

Write-out is a line from the CPU to external equipment. The external equipment could be another CPU; in which case, the write-out line is connected to the hold-in line of the other CPU. The function of the write-out line is to signal the external equipment when the CPU is placing data on the dir-out lines, and to indicate that the data is, therefore, presently invalid. The is valid. The up-level of the write-out pulse overlaps the transition of any signal on direct control bus-out by a minimum of 100 moneconds, and the leading edge of the write-out signal mut coincide with the leading edge of the pulses on the timing signal bus-out (within skew limitations)

## Read-Out

Read-out is a line that connects the CPU to the external equipment. The external equipment could be another CPU; in which case, the read-out line is terminated, but serves no function.
The purpose of the read-out line is to provide a means of signaling the external equipment that a read direct is being executed and that the external equipment must provide valid data on the direct control bus-in, as indicated by the down-level of

Within skew limitations, the leading edge of the read-out signal must coincide with the leading edge of the pulses on the timing signal bus-out.

## Timing Signal Bus-Out

Timing signal bus-out is a set of eight lines from the CPU to the external equipment. The external equipment could be another CPU; in which case, the timing signal bus-out is connected to the external signal bus-in of the other CPU. The sig-out- 0 and sig-outlines are terminated, but serve no purpose. That is, the sig-out-0 and sig-out-1 lines of a CPU are usable with external devices but are terminated as sig-in-0 and sig-in-1 in a receiving CPU.

The hold-in signal can occur at any time; it does not have to be synchronized with the read-out pulse. (It may occur before, during,

## Read-In

Read-in provides no function except as a termination for the read out line in the CPU to CPU configuration.

During a read direct or a write direct, the eight bits contained in the instruction (positions $8-15$ ) are sent out as eight timing pulses on the eight sig-out lines. The leading edge of the timing pulses must coincide, within skew limitations, with the leading edge of either the write-out or the read-out signal.
When the timing signal bus-out is connected to external signal bus-in of another CPU, the timing pulses on positions 2.7 cause an external

Direct Control Bus-In
The direct control bus-in is a set of eight lines from the external equipment to the CPU. The external equipment could be another CPU, in which case, the direct control bus-in connects to the direct control bus-out of the other CPU
The data appearing on the direct control bus-in are read by the in the location instruction. The CPU reads the direct control bus-in only when he direct control bus-in information is valid and after the read he direct control bus-in information is valid and after the read-out pise occurs. The data already on the bus is valid for at least valid at least 100 nanoseconds before hold-in falls below its up-level. When executing read direct, sampling oi the hold line to determe validity of the data shall not start until completion of he read-out pulse. Sampling of the direct control bus-in shall the read-out and hold-in lines are at a down-level.

Hold-In
Hold-in is a line from the external equipment to the CPU. The external equipment could be another CPU, in which case, the hold-in line is connected to the write-out line of the other CPU The purpose of the hold-in signal is to prevent the CPU from reading the data from the direct control bus-in until such data is vald, or until the external device has replaced the information on direct control bus-in with current data.
The hold-in signal shall be in the hold position (up-levell) for a least 100 nanoseconds on either side of any signal transition on direct control bus-in; i.e., hold-in must be at an up-level for at least 00 nanoseconds before data is invalid, and must remain up control bus-in.
The hold-in signal must have a minimum up-level duration of 500 nanoseconds and, when at the down level, must remain for mintur duration of 500 nanoseconds. Refer to the timin
After
read direct, the CPU senses for a down-level of the hold-in line so that reading of the direct control bus-in can be made, completin the instruction. Because the CPU will hang-up waiting for hold-in to drop, devices connected to the CPU should be designed to respond quickly to the CPUs read-out signal by dropping (deactivating the hold-in line. If the delay between the termination of read-out with the computer program can occur.

## External Signal Bus-In

Eight lines, sig-in-0 through sig-in-7, make up the external signal bus-in. Six of these lines provide access to the computer's external interruption mechanism. Two lines, sig-in- 0 and sig-in-1, are terminated in the CPU but serve no other function. The extern equipment could be another CPU; in which case, the external ignal bus-in connects to the timing sigal bus-out of the other CPU.
The purpose of the external signals bus is to provide a path to the xternal-interruption mechanism of the CPU. The external interruption can occur only after the current instruction is completed and when system mask bit 7 is a one. The interruption causes the dernal old PSW to be stored at location 24 and an external new PSW to be fetched from location 88. As a result of an external interruption, the external signals are placed in bit locations $26-31$ of he external old PSW.
The external signal requests (pulses) may occur at any time and have no relation to the timing of other signals on the direct contro trace.
The requests are preserved until honored by the CPU. All pending requests are presented simultaneously when an external terruption occurs. Each request is presented only once. When several requests from one source are made before the interruption is taken, only one interruption occurs. (Engineering Note: If constant up-level, for any reason, appears on the external signa bus-in, it must no result in CPU hang-up.)
Because of possible skew between pulses, the CPU cannot uarantee that simultaneous pulses (requests) will be recognized sur. Skew may cause simultaneous requests to appear as

## Signal Duration

DURATION (IN NS)

| NAME |  |  |  |
| :---: | :---: | :---: | :---: |
|  | MIN. <br> SIGNAL | MAX. SIGNAL* | MIN. LEVEL |
| Write-Out | 500 | 1,000 | 500 |
| Read-Out | 500 | 1,000 | 500 |
| Timing Signal (Sig-Out) | 500 | 1,000 | 500 |
| External Signal (Sig-1n) | 500 | 1,000 | 500 |
| Hold-In | 500 | None | 500 |
| sured at up-leve. |  |  |  |

*Measured at up-level.
Note: Transition of any signal originating in the CPU may not exceed 200 nanoseconds. Refer to timing chart (Signal Originating
Within the CPU), page $9-19$.

## DIRECT CONTROL EXTERNAL WORD

The direct control external word (DC at address 17) provides th Cmmunications line between the microprogram and the direct ntrol feature.
This word contains the direct control bus-out register (DCBO) the direct control bus-in register (DCBI), the direct control iming-signal bus-out register (TSBO), and the direct contro hold-in register (DCHI).

Signals Originating Outside the CPU

## Direct Control Bus-I (External Data, 8 Bit

 (Static Signals)
## Hold-In

 (Nold-In(Not Necessarily a Puls External Signal Bus-In External Signal
(Up to 6 Lines)
(Pulse)

## Name

Direct-control bus-out a destination)

Time-signal bus-out used as a destination)


No minimum transition duration specified
Minimum is 500 ns, no maximum specified
Overlap of hold-in to start of change A, 100 ns ( min )
No maximum specified
No maximum specified
Minimum duration 500 n
Maximum, including transition, 1000 ns

Direct-control bus-in (may not be used as

Direct-control hold-in not used (may not be

Example: CPU-1 sends one byte to CPU-2. CPU-1 was directed by the write direct instruction to move a byte of data from main storage to the DCBO and signal CPU-2 by an external interrupt hat tue data was avalle
Cred by an external interrupt, and by analyzing the cause of the interrupt determined that it must do a read direct placed it in main storage of CPU-2.

## DATA FLOW AND CONTROLS FOR DIRECT CONTROL



Refer to Diagram 1-38 in the 3145 Maintenance
iagrams $M$

## TIMINGS FOR DIRECT CONTROL

Microcode Flow Chart for Write and Read Direct

Register Contents from 1 -cycle for Write Op:
$s=0 p-$ Code
$\mathrm{S}_{3}=12$ (Immd. Byte)
$\mathrm{Y} 3=$ Data
$\mathrm{V}=$ Main-storage addr.

Register Contents from I-cycle Register Cont
for Read Op:
$s=O p-$-Code
$U 3=12$ (Immd. Byte)
$\mathrm{U3}=12$ (1mmd. Byte)
$\mathrm{V}=$ Mainstorage addr.


```
REMEMBER

\section*{INTRODUCTION}

The channel-to-channel adapter (CTCA) transfers data between a System/370 Model 145 channel and another channel in either System/370 or System/360 to as channel \(X\) and channel \(Y\). The CTCA resides in and is powered by the channel \(X\) system.
The primary application of the CTCA is to transfer data between main storage of two processing systems. The adapter may also be used to connect two channels of the same system for relocation of ks of main-storage data.
The adapter has an X -side and a Y -side that connect as control Units to channel X and channel Y . Each side communicates with its channel on tag lines in the same manner as any other I/O control unit.

\section*{DATA FLOW}

The data path through the adapter is nine bits wide; an eight-bit byte plus parity. Entry is from the channel bus-out lines, and exit is to the channel bus-in lines. Notice that the Y -side of the adapter is identical to the \(X\)-side. The logic and data path are the same if \(X\) and \(Y\) are reversed. For uniformity, the descriptions and diagrams are in terms of channel \(X\).

\section*{Input}

Channel \(X\) places three kinds of information on its bus-out lines during the interface sequence
. At address-out time, the address of the \(X\)-side of the adapte goes to the address compare X circuit.
. At command-out time, the command byte goes to the command register
3. At service-out time, the data byte goes to data buffer \(Y\).

\section*{Output}

D ata buffer \(Y\) is the output buffer for the data byte transferred from channel \(X\) to channel \(Y\). The buffer also sends four othe kinds of information to channel \(Y\) on the bus-in \(Y\) lines:
1. Address \(X\), the address plugged on the card, is sent at addres in time.
2. The command register output is sent in response to 'sense command byte'.
. The status byte is sent at status-in time
The sense byte is sent in response to 'sense adapter status'.

\section*{OPERATIONAL CHARACTERISTICS}

Two channels communicate through the CTCA using pairs of operations. For example, a read command from channel \(X\) will be handled by a write command from channel Y . The adapter responds to the channels with status information that allows

\section*{COMMANDS}

The CTCA decodes and uses eleven commands. Bit positions 4-7 indicate the basic operation, and positions \(0-3\) indicate the
modification code. This code expands the basic operation and provides modification bits for the programmer to use, In the commands listed below, \(\mathrm{X}=\) don't care, and \(\mathrm{M}=\) modifier.

Command
Test I/O Write
Write end-of-file
Read
No-operation Control
Sense adapter statu
Modified No-Op
(Enable Compt)
Sense command by Read Backward

Bus-Out Bit Positions
\(\begin{array}{lllllll}1 & 2 & 3 & 4 & 5 & 6 & 7\end{array}\)
\(\begin{array}{lllllllll}X & X & X & X & 0 & 0 & 0 & 0\end{array}\) \(\begin{array}{llllllll}0 & M & M & M & M & M & 0 & 1\end{array}\) \(\begin{array}{llllllll}1 & X & X & X & X & X & 0 & 1 \\ M & M & M & M & M & M & 1 & 0\end{array}\) \(\begin{array}{llllllll}M & M & M & M & M & M & 1 & 0 \\ 0 & X & X & X & X & 0 & 1 & 1\end{array}\) \(\begin{array}{llllllll}0 & X & X & X & X & 0 & 1 & 1\end{array}\) \(\begin{array}{cccccccc}0 & X & X & X & & 1 \\ \mathrm{M} & \mathrm{X} & \mathrm{X} & \mathrm{M} & \mathrm{M} & 1 & 1 & 1 \\ \mathrm{X} & \mathrm{X} & \mathrm{O} & 0 & 1 & 0 & 0\end{array}\)
\(\begin{array}{llllllll}1 & 1 & \times & \times & 0 & 1 & 1\end{array}\) \(\begin{array}{llllllll}1 & 1 & X & X & X & 0 & 1 & 1 \\ 0 & 1 & X & X & X & 0 & 1 & 1\end{array}\) \(\begin{array}{lllllllll}0 & 1 & X & X & X & 0 & 1 & 1 \\ X & X & X & 1 & 0 & 1 & 0 & 0\end{array}\) M M M M 11100

\section*{Control Command}

The control command as used in the CTCA is always an immediate command. This means that channel-end status will be sent to the channel during the initial selection sequence, thus freeing the channel during the Start I/O operation. A Sense Command byte must be issued by the non-initiating channel to free the adapter of the control and return it to the idle state. A control from channel X may be busy-rejected because Y had previously issued a command.

\section*{Control Issued to an Idle Adapter}

Channel X initiated the control. The complete command byte will be set into the \(X\)-command register, and Channel-End will be sent with initial status, thus freeing channel \(X\). A control immediate latch will be set in the \(X\)-side and an Attention-Interrupt will be presented to channel Y . Channel Y , when free, can accept the attention as defined by the IBM System/ 360 Principles of Operation. To free the adapter, a Sense Command Byte command must be ssued by channel Y . At the termination of the Sense Command Byte from channel \(Y\), a Device-End for channel \(X\) is generated

\section*{Control to a Busy Adapter}

A control issued by channel \(X\) will receive busy status for the following reasons:
1. A previously issued control by \(X\) has not been cleared. This response will be the busy bit alone.
2. A previously issued control by channel \(X\) was cleared with a channel \(Y\) Sense Command Byte, but before the Device-End End Thiswill be X. Tich
3. The control is issued by \(X\) after \(Y\) has issued a command. The response will be Busy and Attention. The Attention after bein presented will no longer bring up the Request-In tag and try to interrupt the CPU; but if any other command such as control were issued, the response will still be Busy and Attention

\section*{Control to a "Not Ready" Adapte}

A control from channel X to the adapter with the Y -side not read will receive Unit Check.


\section*{Sense Adapter Status}

This command is used to interrogate the condition of the adapter determine the cause of a unit check. No change is made at the dapter by the execution of this command. The Unit-Check status bte is sent as data to the channel. Channel-End and Device-End er esented as the final status. Any outstanding status other tha nit Check is presented to the channel as initial status, and the aper disconnects after initial solection. This command rece Busy response if there was an outstanding control at the adapter.

\section*{ense Adapter Status Bit}

The following is an explanation of what the combination of bits indicates.
All bits OFF indicate that the other side is ready. This is the normal condition.
Bit 1 ON (Intervention Required) and bit 7 OFF (Halt I/O or Sel Rst) indicate that the other side is not ready due to a tem reset on that side.
. Bits 1 and 7 both ON indicate that the other side is not ready due to a Halt \(\mathrm{I} / \mathrm{O}\) or Selective Reset.
. Bit 3 ON (equipment check) indicates that a hardware failure has occurred on this side of the adapter. Bits \(0,4,5\), and 6 must be interrogated to determine whether the other side of the dapter was also in error. If they are all zero, this indicates that the side doing the sense had the only error.
5. Bit 2 ON (Buffer Data Check) indicates that the data buffer used on this side of the adapter has detected bad parity. The peration is not stopped, but a unit check is presented with the final status.

\section*{Sense Command Byte}

The sense command byte command is used by one system to examine the command byte of the other system. If the adapte is idle when the sense is performed, the data byte will be all zeros. For the data byte to contain the command byte of the other system, the following commands were issued by the other channel.
Channel Y Previously Issued
Adapter Idle
Control
Read Backward
Read

\section*{Sense Data}
\(\begin{array}{llllllll}0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0\end{array}\)
\(\begin{array}{llllllll}0 & 0 & 0 & 0 & 0 & 0 & 0 & 0\end{array}\)

\(\times \times \times \times 1100\)


The only exception is when channel \(X\) issues a sense command byte to the adapter before a previous control from channel \(X\) has been cleared. If the control has not been answered by a sense from channel \(Y\), then the sense would receive a busy response. If he X control had been answered, but the Device-End had not been cepted or had been stacked by channel \(\mathbf{~ , ~ t h e ~ s o t h ~ B u s y ~ a n d ~ D e v i c e - E n d ~ i n ~ t h e ~ i n i t i a l ~ s t a t s ~ b y t e . ~ T h i s ~}\) clears the Device End

\section*{Read or Read Backward}
he CTCA does not recognize the difference between a read and read-backward command. In both cases, the primary function of he adapter is to transmit data bytes to the initiating channel. It is he function of the channel to place the data bytes in main storag in the correct order

\section*{Read to an Idle Adapter}

When a Read or Read Backward command is issued to an idle adapter, the issuing channel receives an all zero initial status, and then is held up until the other channel responds with a Write. An Attention is immediately set up to signal the nonissuing channe , Y - d is ense Cond Byte command Sense Command Byte command.
If a previous Write command had been issued by the \(Y\)-channel before the Read, the Attention on the \(X\)-side is reset and both perations are performed. A Service-In requests a byte of data from the writing \((\mathrm{Y})\) channel, and it is passed through the adapter oo the \(X\)-channel. The operation continues until either channel responds with a Stop (Cmd-O to Srv-I). Upon receiving the Stop, a status containing channel-end is presented to both channels. If either channel is chaining, the acceptance of the status by both channels frees the adapter.

\section*{Read to a Busy Adapter}

There are three responses to a Read issued by a channel X .
1. If a previously issued \(X\)-control command has not been cleared (the X -control command still valid), the adapter responds to initial selection with a Busy status.
2. If there is outstanding status information stored in the \(X\)-side of he adapter, the response is Busy plus the status. This status could be Channel-End and Device-End from a previous operation was stopped with a Halt I/O, or Device-End from a previous \((X)\) sense command byte that had not been accepted by the channel; or a Device-End produced by the Y -side going from the ot-ready to ready state.
Busy and Attention status is the response to an X -read command, a channel Y had previously issued a Read, Read Backward, or ontrol.

If the Attention had not been previously accepted by channel \(X\), the Read command clears it as an interruption condition, although it still appears as a response to another Read, until the previously issued command by channel \(Y\) is satisfied. \(A(Y)\) Write is satisfied only by an \(X\)-read, and a \(Y\)-control is satisfied only by an \(X\)-Sense command.

\section*{Read When EOF was Issued}

If the \(X\)-adapter side End of File has been set by a previously issued Y -Write End of File command, the X-Read is rejected an the Unit-Exception bit is presented in the initial status byte

\section*{Write}

The Write command in the CTCA accepts data from the Writing (initiating) channel and transmits the data to the Reading (noninitiating) channel. A Write command might be issued to either an idle or a busy adapter. In either case, the response is the same for a read command
解 X . Write, both operations are performed. Channel \(X\) receives a zero status in Service-In requests a data byte from channel \(X\) and transmits it to channel \(Y\) This operation continues until either channel signals Stop. If the operation is stopped by the reading channel, one Stop. I the operation is stopped by he reading chanel, on writing channel.

\section*{Write End-of-File}

The Write EOF command is used to signal a Read or Read Backward on the other side of the adapter when no more data is to be sent. This command is especially useful in trying to stop an operation where individual writes are being issued to chained reads. The Write EOF sets an EOF latch in the other side of the adapter that indicates that no more data will be given and that the Read
When channel \(X\) issues a Write EOF, a pending Read on channel Y receives Channel-End, Device-End, and Unit Exception, ending status. This occurs before any data has been transferred but after zero initial status is sent to the channel. If the Write EOF were issued before the Read, and initial status was presented, the UnitException bit would be presented alone and the Read command would be rejected.
The Write EOF is treated on the writing side as a No-Op, in that Channel-End and Device-End are returned in the initial selection status and the adapter is available for more commands.
Because a Write EOF is only meant to terminate a Read (or Read Backward, the Read is issued on the other
never indicated and is lost.
If after a Write EOF is issued, another command such as control is given on the same channel and before a Read is issued an the is given on the same channel and before a Read is issued on
other channel, the attention interrupt condition will be kept pending until after the Unit Exception is sent in response to a Read command.
commands are issued by channel \(X\),

Command only, The first Read command receives a Unit Exception A Halt \(I / O\), or a Selective or System Reset on either side of the adapter resets the EOF condition.

\section*{No Operatio}

No operation command in the CTCA is always a command immediate. The contents of the adapter latches are not affected if this command is isu to an ar is busy or has an outstanding status is the same as that stated for the read command

\section*{Test I/O}

A Test I/O command in the CTCA may be used by the programmer to determine the status of the adapter any time the channel is free. The status received indicated the condition of the adapter as follows
Zero status indicates that the adapter is idle,
A Busy bit indicates that the control unit is busy with an \(X\)
control command that has not been cleared.
If the Y -channel had previously issued a Read, Read Backward Write, or Control that was still in the adapter, and an X-test I/O command is issued, the adapter responds with Attention status. A Device-End status response to an \(X\)-Test I/O indicates that the previously issued \(X\)-control has been cleared or that the other side went from Not-Ready to Ready state. This clears the Device-End status.
A Channel-End and Device-End response indicates that a previously issued command was stopped by a Halt I/O. Any of the previously discussed status conditions presented to the channel as Interruption have the same meaning

\section*{Sense Byte}

The Halt I/O condition (Interface Disconnect) stops the adapter data transfer and makes the adapter not-ready. When the CTCA
recognizes the Halt I/O condition, its response to the halting channel is immediate. The adapter drops all \(n\)-Tags lines, sets Channel-End waits for a chance to send the status to the chanel If the , a wait for and Chanel-End Device-End and Unit Check, If this channel does a hannel-End, Device-End and Unit Check. If this channel does a Sense Adapter Status command to ascertain the cause of the Unit
Check, it will receive a data byte with bits 1 and 7 on. Bit 1 ON indicates Intervention Required (adapter is not ready). Bit 7 ON indicates that a Halt I/O or Selective Reset caused the not-ready condition.

\section*{System or Selective Reset}

A System or Selective reset is handled like a Halt I/O except that no Channel-End or Device-End is sent to the issuing channel. When the adapter is powered up, both the X - and Y -side receive an
automatic reset.
A System or Selective Reset causes the adapter to become not ready. In order to make the adapter ready again, it is necessary to放位 a Read, Read Backward, Write, Write End-of-File, Control, or No-Operation to the adapter. For example, if channel \(X\) issues a System Reset, the \(X\)-side is not ready until channel \(X\) issues one of the commands previously stated. The \(Y\)-channel has all of its commands except Sense Adapter Status rejected with Unit Check as long as the \(X\)-side remains not ready. When an \(X\)-command makes the \(X\)-side ready, a Device-End interruption occurs on the Y -channel, indicating that the adapter is ready.
and
 peady Device-End. When the , header has a pending or stacked Device-End a saved ready Device-End interrupt, and the Adapter made not-ready, the saved Device-End is reset and only the ending or stacked Device-End interrupt occurs. The state of X -adapter side ready latch has no effect on commands issued by channel \(X\). The \(X\)-ready latch affects only channel \(Y\)-commands.

\section*{Status Byte}

Each side of the adapter has a status-byte register where six of the eight available status bits are stored. The status bits appear on bus-in to the channel as follows:
\begin{tabular}{cl} 
Bus-in Bit Position & \multicolumn{1}{c}{ Status } \\
0 & Attention \\
1 & Not Used \\
2 & Not Used \\
3 & Busy \\
4 & Channel-End \\
5 & Device-End \\
6 & Unit Check
\end{tabular}

The CTCA uses seven sense bits to indicate to the channel the cause of a unit check presented in the status byte. Each side of the adapter stores its own sense byte. The bits aper on bus in

\section*{Bus-in Bit Position Sense Indication}

Unused
Intervention required
Buffer data check (other side of adapter)
Equipment check
Selection check (other side of adapter)
Control sequence check (othe side of adapter)
Status generation check (othe side of adapter)
Had Halt I/O or selective reset

Intervention Required: The intervention-required bit is turned on if the other side of the adapter is not-ready because of one of the ollowing three conditions:
1. System Reset
. Selective Reset
Buffer Data Check: This bit indicates that bad parity was detected at the output of the data buffer that feeds the bus-in interface for the other side of the adapter. This indicator is operative only during data service.

Equipment Check: This bit indicates that this side of the adapter has experienced a hardware-error condition. There are five error conditions that can occur on either side of the adapter:
Command register parity check
2. Command decode erro
3. Selection check
4. Invalid sequence check
5. Status generation check

These error indications are available to the field engineer via the console display on the host CPU.

Selection Check: Selection Check is used to indicate that there has been a failure in the adapter selection logic. A check is indicated if the adapter is selected and the select-out tag has been propagated at the same time.

Invalid Sequence Check: This bit will be on if the Control Sequence atches ene latches are used to control the interface In-Tags and other adapter timings.

Status Generation Check: This bit is turned on when an invalid status is generated. The fact that the status was incorrect is determined with the use of parity-predict logic for the status byte.

Halt I/O or Selective Reset: This bit is turned on when a Halt 1/O (Interface Disconnect) or System or Selective Reset has been issued on the other side of the adapter.

\section*{SPEED}

Data bytes are transferred in burst mode at the speed of the slower channel. The operational-in line of the adapter is held up from th time of selection until end status, forcing burst-mode operation.

\section*{ADDRESSING}

The CTCA has two eight-bit addresses. One address for each side of the adapter is plugged by the customer engineer at the time of installation.

\section*{SELECTION}

To select the adapter, channel X places an address byte on bus-ou at address-out time. The address byte must match the X -side plugged address. The plugged address is then returned to the channel at address-in time

\section*{COMPATIBILITY}

The System/370 CTCA has expanded functions that are no available on the System/360 channel-to-channel adapter. The new adapter can use System/360 adapter programs by inhibiting or modifying the expanded functions.
The following are affected.
1. The Write EOF command becomes a Write command
2. The Sense Adapter Status command becomes the Sense Command Byte command. Sense bits are not presented to the channel.
3. The Unit Check and Unit Exception status bits are inhibited
4. The Ready latches for both sides of the adapter are forced on and are not allowed to reset. The mode of operation is selected by a Modified No-Op command issued by either channel as follows.
To enable compatibility, the command is 01 XXX 011 ; for expanded function, the command is \(11 \times \times \times 011\).
X -aide power-on reset places the adapter in compatibility mode.

\section*{ONLINE OFFLINE MODES}

The CTCA has an I/O interface switch located on the operator' console of the \(X\) (host) system. This switch allows CTCA to be logically removed from the X -and Y -systems. When the adapter has been removed (disabled), it will be unavailable to both the \(X\) and Y -sides. An unavailable adapter will not respond to its addres An indis is IV INF is offline This indicator is lit only if the following conditions are stifie. \(b\) in satisfied on both sides of the adapter at the same time.
1. Neither interface is operating with a channel (both Op-In tags are down).
2. Neither interface is chaining commands.
3. Neither interface has pending or stacked status of any type.
4. Neither adapter side has a control command outstanding.

With the I/O interface switch in the DISABLE position and all of the four conditions (items 1-4) satisfied simultaneously, the indicator is active, indicating that the adapter is then unavailable to the \(X\) and Y -systems. The adapter remains in this condition until the switch is moved to the ENABLE RESET position

\section*{I/O INTERFACE ISOLATION}

CA has added circuits to allow the power to be turned and on without disturbing the operation of the \(Y\)-channel. This allows maintenance of the host (X) system and the CTCA without disturbing the operation of the (Y) system.

\section*{ect Out Bypas}
ecause the adapter receives its power from channel \(X\), it is necessary to propagate the channel \(X\) select-out tag when power is off. A select-out bypass circuit is provided to enable
channel \(Y\) to operate with other control units when power is off on channel X .
Some degree of flexibility in assigning priority to both sides of the adapter is accomplished by allowing the select-out and selectin tag lines to be interçhanged. A jumper arrangement is provided to allow the service representative to accomplish the interchange. The X -side of the adapter goes to tailgates and therefore can be placed in any position on the interface, but it must always be connected to one of the channels of the host system.

\section*{Power On-Off Sequence}

In order to ensure proper isolation, the host ( X ) system must supply the following hardware and controls when powering up or down:
An I/O interface switch.
2. An I/O INFC DSBLD indicator
3. Automatic control of the power sequencing of the +6 volts supply used for the interface driver circuits. This is to eliminate transients on the signal lines
4. A relay-controlled pick for the ground side of the 6 -volt circuit for the select-out bypass relay. The sequencing of the functions in items 3 and 4 is accomplished as follows,
To.turn off power, proceed as follows.
1. Send operator messages to both systems, specifying removal of the adapter from use.
2. Move the I/O interface switch to the DISABLE position.
3. Wait for the I/O IFF
3. Wait for the I/O INFC DSBLD indicator (green) to light.
4. Press the power-off push button.

The reverse of the previous procedur is used for power-on.
. Press the power-on push button.
M
Move the ENABLE position. The /O
Adapter is not ready, but it is available to the program.

\section*{DISPLAYS}

The CTCA uses two external registers, one for each side of the adapter for display in the host CPU. The format of these words is shown here:

Bit Position
O - Command check
1 - Intervention required
2 - Buffer check
3 - Equipment check
4 - Selection check
6 - Status Generation check
7 - HIO or selective reset
8 - Ready latch
9 - Select propagate
10 - Side selected
11 - Sequence counter 1
12 - Sequence counter 2
13 - Sequence counter 3
14 - Sequence counter 4
16 - Disconnect
17 - Status parity bit predict
18 - Attention latch
19 - Busy bit
20 - Channel-End
21 - Device-End
23 - Unit exception
24 - Stack status latch
25 - Write command
26 - Read command
27 - Control command
Sens
End Fife command
30 - Spare
31 - Enable compatibility ( X side)
The \(X\)-side uses external register 11 (CTCAX). The \(Y\)-side uses xternal register 13 (CTCAY).

\section*{PROGRAMMING NOTES}
he following information explains operations that are peculiar to the adapter.

\section*{Initial Program Load (IPL)}

During the initial program loading operation, a system reset pulse recedes the selection of the adapter. This causes the adapter to ecome not-ready, and any outstanding operation on the other side the adapter is terminated with Channel-End and Device-End sent a Read or Write, and Device-End sent to a Control command.
 side went from not-ready to ready, and then Attention status ill be presented because of the IPL Read Command. The Y-side of the adapter must respond with a Write command after the Ready Device-End is accepted (in order to complete the IPL).

\section*{Command Chaining}

Command chaining may be performed by channel \(X\) and channel and/or both simultaneously; however, it must be remembered hat all operations performed by the CTCA occur in pairs.
herefore, an illogical sequence of commands may send a status of Busy and Attention to the last channel issuing a command. For xample, if both channels are chaining and a read command is issued by channel \(Y\) followed by a control from channel \(X\), channel \(X\) will receive an Attention that will cause channel \(X\) to disconnect from the adapter. Chann is \(Y\) remains conected to the adapter Write Fit F , in this ond do有 to a chain of control commands. When \(X\) is in Write, Read, or chained control command to the adapter, the Busy condition remains active until a correct response is receis from channel Y or until either channel issues a Halt I/O or Reset.

\section*{Halt I/O}

The Halt I/O instruction always causes a Channel-End and Device End to be sent to the channel that issued the halt, on/y if initial tatus was accepted before the adapter was halted. The channeland Device-End status will be sent to the channel as an interruption or in response to a Test or Start I/O instruction.

\section*{Attention}

If the adapter has a pending attention interruption, a Test I/O will lear the attention as an interruption condition although it will not set the attention status bit. Any subsequent Test I/O will receive ttention until a match between the channel command occurs; for example, a Write on one channel to a Read on the other. When device has the attention bit on in the status byte and receives tart \(\mathrm{I} / \mathrm{O}\), the attention bit will be reset if a match occurs, and the dapter will execute the operation. Under the same condition, if mismatch occurs, the Start I/O will receive a condition code of 0 the Busy and Attention bits stored in the unit status position of the CSW.

\section*{Wrong Length Record}

A Wrong Length Record indication can occur under the following four conditions at the end of the operation:
\begin{tabular}{lcc}
\begin{tabular}{ll} 
Read on Channel \(X\) to \\
Write on Channel \(Y\)
\end{tabular} & \begin{tabular}{l} 
Wrong Length Record Indicated on \\
Channel \(X\)
\end{tabular} & Channel \(Y\) \\
1. \(X\) Count equal to \(Y\) & & \\
\begin{tabular}{ll} 
count.
\end{tabular} & No & Yes \\
\begin{tabular}{ll} 
2. \(X\) count greater than \(Y\) & Yes \\
3. \(X\) count less than \(Y\) \\
4. \(X\) count equal to \(Y\) \\
count less 1
\end{tabular} & Yes & Yes \\
& Yes & Yes \\
\hline
\end{tabular}

\section*{SUPPRESS DATA}

The Suppress-Out tag is used in the CTCA to keep the channel from being overrun during data-chaining operations. It is also used any time a particular channel needs to stop the operation to llow servicing of one of its other channels. The CTCA will not quest service (Service-In tag) fro annel while its Suppress ut tag is up.

\section*{UNCTIONAL UNITS}

The CTCA functional packaging allows a complete logical function to be performed by one MST card. Five of the cards are for the \(X\)-side of the adapter, and each has an exact counterpart on the \(Y\). side. Interchanging \(X\) and \(Y\) on the line and block names adapt hese diagrams to the Y -side

\section*{Address Compare and Data Flow X}
- The card location is B-B2R2. The ALDs are XX001, XX011, XX021-051.

Five functions shown on the diagram (CTCA Data Flow and Operation) page \(9-25\) are packaged on this card. They are address \(X\), address compare \(X\), data buffer \(Y\), command register \(X\), and command decoder X .
For channel \(X\) to select the adapter, the bus-out \(X\) at address-out time must compare with the plugged address \(X\). Plugged address \(X\) is sent to the data buffer \(X\) at address-in time.
Bus-out has three kinds of information; each is identified and selected at the correct time by the channel out-tags.
The command register accepts bus-out by address-out.
Data buffer \(Y\) accepts bus-out at service-out time.
data byte, and the Y -side address. The two-way selector gates the output of the three-way selector and the input B bus-in lines. Input B is the sense byte or the status byte.
The eleven commands from channel \(X\) are decoded from the \(X\) command register output into nine adapter commands. Read Backward is interpreted as the read command.
The output of the command register and command decoder are checked for parity; either one in error turns on X command check The command register output generates a new parity bit that goes to the \(Y\)-data buffer with bits \(0-7\). The output of the dat buffer is parity-checked; an error causes a buffer data check.

\section*{Selection and Reset X}
- The card location is B-B1T4; the ALDs are XX601-621.

Selection: The channel must address the adapter, and then send select-out and receive operational-in to establish correct selection. The channel \(X\) hold-out and select-out tags set the select-out atch.
Successful address compare allows 'address matched X ' to reset the select propagate latch. The select-out latch may then set the \(x\)-side selected latch.

1 X which generates the operational. in tag.
Reset: Power-on reset causes both sides of the adapter to receive automatic reset.
The suppress-out tag and the operational-out tag control system reset and selective-reset latches.

\section*{Sequence and Control \(X\)}
- The card location is B-B1S2, and the ALDs are XX401-451.

Interface tags and adapter commands enter this card to generate he gates and controls needed to transfer data through the adapter.

\section*{Locations}

Disable and
Compatibility
Compatib
Latches
B-B1L5 XX281 8861
\begin{tabular}{|l|}
\hline Interface \\
Receivers and \\
Drivers \\
\hline
\end{tabular}

B-B1L2 XX251 8862

Priority, Mode
Selection, and
\begin{tabular}{l}
\(\begin{array}{l}\text { Selection, and } \\
\text { Bypass }\end{array}\) \\
\hline
\end{tabular}
B-B1L2 \(\times \times 2018857\)

Suppress Data Lths
\(81 L 4 \times 2718864\)

Sequence: A series of latches from sequence 1 to sequence 5 allows the adapter to keep in step with the channels.
Control: The decoded commands, sequence latches, and interface ags set a series of latches that control data transfer.
The gate selector selects the sense byte, data byte, command
byte, and status byte.
'Start data service sequence' or 'sense command or status' sets he first byte latch before the go latch is set.
'Bus-in set' is activated for each kind of byte set into the data uffer. Notice that control lines from both sides of the adapter generate the 'bus-in set' pulse.
The adapter check register is set by buffer check, sequence heck, and status check errors.

\section*{Disable and Compatibility}
- The card location is B-B1L5, The ALD is XX281.
isable: The I/O interface switch on the console lets channel operate when channel X is powered up or down. The 'set disable atch' line is controlled by the switch. Other input lines prevent etting the latch in the middle of an operation.
Compatibility: System/360 channel-to-channel programs can be sed if the CTCA is in compatibility mode. The compatibility latch must be reset to allow compatibility. Bit 0 of the modified No-Op command provides the set and reset of the latch.

\section*{Select Priority, Mode Selection, and Bypas}
- The card location is B-B1L2; the ALDs are XX201-211

Select Priority: Each side of the adapter may be logically on selectout or select-in. The chart shows plugging for high or low priority for both sides.
\begin{tabular}{lcc} 
& High Priority & Low Priority \\
Y-side & BC-BB & BC-CC \\
& BA-CA & BA-BB \\
X-side & CB-CC & CB-CA \\
& CG-CH & CG-BG \\
& AG-BG & AG-AH \\
& BH-AH & BH-CH
\end{tabular}

Mode Selection: Data-in mode is selected by plugging DE to DD.
Select-out Bypass: With power off, the relay is normal, allowing he channel \(Y\) select-out line to take the following path: pin \(B C\) to in BB, through the normally closed relay point, through the Do R to pin CB , to pin \(C C\) and select-out \(\operatorname{tag} Y\)

Status, Sense, and Input B Bus-in X
- Card location B-B102.

ALD XX301-321, XX325-345

This card analyzes the condition of the \(X\)-side of the adapter to generate the six status bits and three of the eight sense bits. The other five sense bits are generated with the function they represen on the other side of the adapter
The circuits shown on ALD X \(\times 301-321\) include
Status Bits
0 Attention
\(4 \quad \begin{array}{ll}\text { Busy } \\ \text { Channel-end }\end{array}\)
5 Device-end
6 Unit check
7 Unit exception

\section*{Sense Bits}

1 Intervention required
3 Equipment check
Halt I/O or selective reset
Input B Bus-in: Status and sense bits 1, 3-6, and parity are selected by 'gate status \(X\) ' and 'gate sense byte \(X\) ' to become part of the input \(B\) bus-in \(\%\) ' byte that goes to the \(Y\)-data buffer. The remaining hree bits of the 'input \(B\) bus-in \(X\) ' are selected on the address compare and data flow card.

\section*{elect Priority, Mode Selection, and Bypass}


\section*{CONTENTS}

\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Share Request Controls. . . . .} \\
\hline & Write or Search Operations Read Operation \\
\hline \multicolumn{2}{|l|}{IFA Share Cycle Controls} \\
\hline \multicolumn{2}{|l|}{Index Controls} \\
\hline \multicolumn{2}{|l|}{Module Selection} \\
\hline \multicolumn{2}{|l|}{Theory of Operation . .} \\
\hline \multicolumn{2}{|l|}{Diagram Legend .} \\
\hline \multicolumn{2}{|l|}{Basic IFA Operations} \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{No-Op Mini-Op
Read Data Mini-Op . . . . . . . .}} \\
\hline & \\
\hline \multicolumn{2}{|l|}{Write Data Mini-Op . . . . .} \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Write Gap Mini-Op}} \\
\hline & \\
\hline \multicolumn{2}{|l|}{Basic Data Command Execution} \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\begin{tabular}{l}
Initial Selection, Start I/O \\
CCW Entry and Decode
\end{tabular}}} \\
\hline & \\
\hline \multicolumn{2}{|l|}{Sense Command} \\
\hline \multicolumn{2}{|l|}{\multirow[t]{3}{*}{\begin{tabular}{l}
Sense Bytes . \\
Sense Bit Error Condition \\
Sense Command, SIO-CC
\end{tabular}}} \\
\hline & \\
\hline & \\
\hline \multicolumn{2}{|l|}{Control Commands . .} \\
\hline \multicolumn{2}{|l|}{\multirow[t]{4}{*}{\begin{tabular}{l}
Set File Mask, High Trap--CC \\
Seek Commands, SIO--CC \\
Recalibrate, SIO--CC \\
Space Count Command, CC--CC
\end{tabular}}} \\
\hline & \\
\hline & \\
\hline & \\
\hline \multicolumn{2}{|l|}{Write Commands} \\
\hline \multicolumn{2}{|l|}{\multirow[t]{3}{*}{\begin{tabular}{l}
Write HA, CC--Write RO \\
Write Data, Search ID--CC \\
Write CKD, Search ID--C--Format End
\end{tabular}}} \\
\hline & \\
\hline & \\
\hline \multicolumn{2}{|l|}{Read Commands} \\
\hline \multicolumn{2}{|l|}{\multirow[t]{3}{*}{\begin{tabular}{l}
Read HA, SIO-CC. \\
Read Data, Read Data--CC \\
Load IPL Operation (Read IPL)
\end{tabular}}} \\
\hline & \\
\hline & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline 10.28 & Search Commands & -69 \\
\hline -28 & Search ID Equal, SIO--Equal Match & 10.71 \\
\hline 10-29 & Search Key, Search Key-No Match & -72 \\
\hline 10.30 & Search KD (Scan), Sch KD--Eq Match & 10.73 \\
\hline 10-32 & Trap and Ending Operations & 10.74 \\
\hline 10-33 & Trap Routines & 10.74 \\
\hline 10.34 & Ending Sequence & 10.74 \\
\hline 10-34 & Ending Sequence Flow Chart & 10.76 \\
\hline & Index Trap to Advance Head & \(10-77\) \\
\hline -35 & Error Trap Sequence & - 10-78 \\
\hline 10-36 & IFA Interrupt Routine & - 10.80 \\
\hline -37 & IFA Test I/O Operation. & 10.82 \\
\hline 8 & IFA Halt I/O or Device Operation & 10.8 \\
\hline 10-40 & Maintenance Features & 10.86 \\
\hline 10-41 & CE Panel & 10.86 \\
\hline 10-42 & Lights and Switches & \\
\hline 10-45 & Inline Diagnostics & 10.8 \\
\hline 10-46 & Error Condition Indications & 10.87 \\
\hline 10-46 & Diagnostic Test Decode & 10-88 \\
\hline 10-47 & Diagnostic Chaining Test (8 or C). & 10-88 \\
\hline 10-48 & Cylinder Address Register (CAR) Test (7) & 10-89 \\
\hline -50 & Disk Speed Diagnostic Test (3) & \\
\hline 10-51 & Read/Write Diagnostic Tests. & . 10-92 \\
\hline 10-52 & Seek Diagnostic Tests. & 10-94 \\
\hline 10-54 & Error Trap Sequence & \\
\hline & IFA Power Supplies \& Interface & 10-9 \\
\hline & Power Supplies & 10.97 \\
\hline 10-59 & Adjustments. & 10 \\
\hline 10-60 & IBM 2319-A01 Interface & \\
\hline 10-63 & AC Cable & 10-98 \\
\hline 10-64 & Simplex Cables & - 10-98 \\
\hline 10-65 & IFA Mixer Board DC Cable & 10-98 \\
\hline 0.66 & R/W Coax and Selected Cable & \\
\hline
\end{tabular}


\section*{DIAGRAM LIST}
\begin{tabular}{lc} 
Diagram Name & Page \\
IFA Facility Configurations & \(10-2\) \\
Cylinder Concept & \(10-4\) \\
IFA Composite Data Flow & \(10-5\) \\
Track Format & \(10-6\) \\
Home Address Field & \(10-6\) \\
& \\
Track Descriptor Record (RO) & \(10-6\) \\
Data Records (R1 through Rn) & \(10-7\) \\
Command Codes & \(10-8\) \\
Data Flow Index & \(10-10\) \\
External Word and Bit Assignments for IFA & \(10-11\) \\
& \\
Diagnostic Address FAT External Bit Assign & \(10-11\) \\
IFA Local Storage Assignments & \(10-12\) \\
IFA Control Storage Assignments & \(10-12\) \\
Set/Reset Controls for IFA & \(10-13\) \\
Variable Frequency Oscillator & \(10-14\) \\
& \\
VFO Timing Chart & \(10-14\) \\
Zero's Detector Adjustment & \(10-15\) \\
Gate Generator Adjustment No. 1 & \(10-15\) \\
Gate Generator Adjustment No. 2 & \(10-15\) \\
Delay Line Adjustment & \(10-15\) \\
Zero Detect Logic & \(10-16\) \\
VFO Zeros Clocking & \(10-16\) \\
Address Mark Detect Logic & \(10-17\) \\
Address Mark Detection Timing & \(10-17\) \\
IFA Control Unit Clock & \(10-18\) \\
Clock Logic & \\
Bit Ring Logic & \(10-18\) \\
Bit Ring Timing & \(10-19\) \\
Write Data Generation & \(10-19\) \\
Op Register Entry and Decode & \(10-20\) \\
& \(10-21\) \\
Byte Count Entry and Decode & \(10-22\) \\
Serial/Deserial (SERDES) & \(10-23\) \\
&
\end{tabular}
\begin{tabular}{lc} 
Diagram Name & Page \\
SERDES Output and Write Data & \(10-23\) \\
Cyclic Check System Logic & \(10-24\) \\
Compare Circuits & \(10-26\) \\
& \\
Read/Write Gate Controls & \(10-27\) \\
Data Request Controls & \(10-28\) \\
Data Transfer Clock & \(10-28\) \\
Read Share Cycle & \(10-28\) \\
Write or Search Share Cycle & \(10-28\) \\
Share Request Data Gates & \(10-29\) \\
Share Cycle Logic for IFA & \(10-30\) \\
C-Register Forced Bits for IFA Share Cycles & \(10-30\) \\
Share Cycle Clock & \(10-31\) \\
Share Cycle Timing Chart & \(10-31\) \\
Index Control Logic & \(10-32\) \\
Index Control Timing Chart & \(10-32\) \\
Disk Storage Module Select Circuits & \(10-33\) \\
Module Selection for Data & \(10-33\) \\
& \\
No-Op Mini-Op Flow & \(10-36\) \\
Read-Data Mini-Op Flow & \(10-37\) \\
Write-Data Mini-Op Flow & \(10-38\) \\
Write-Gap Mini-Op Flow & \(10-39\) \\
Control Command Execution & \(10-40\) \\
& \\
Data Command Execution & \(10-41\) \\
Initial Selection Flow & \(10-42\) \\
CCW Entry and Decode Flow & \(10-45\) \\
Sense Bytes & \(10-46\) \\
Sense Bit Error Conditions & \(10-47\) \\
Sense Command Flow & \(10-48\) \\
File Mask Decode and Algorithm & 10 \\
Six Byte Seek Address & \(10-50\) \\
Set Fite Mask Command Flow & \(10-50\) \\
Seek Commands Flow & \(10-51\) \\
Recalibrate Command Flow & \(10-52\) \\
& \(10-54\) \\
& \\
\hline
\end{tabular}
\begin{tabular}{ll} 
Diagram Name & Page \\
Space Count Command Flow & \(10-55\) \\
Write Op Data Flow & \(10-57\) \\
Write HA Command Flow & \(10-58\) \\
Write Data Command Flow & \(10-59\) \\
Write CKD Command Flow & \(10-60\) \\
& \\
Read Op Data Flow & \(10-63\) \\
Read HA Command Flow & \(10-64\) \\
Read Data Command Flow & \(10-65\) \\
Load IPL Operation Flow & \(10-66\) \\
Search Op Data Flow & \(10-69\) \\
Record Identifier & \(10-69\) \\
Search ID Equal Command Flow & \(10-71\) \\
Search Key Command Flow & \(10-72\) \\
Search KD (Scan) Command Flow & \(10-73\) \\
IFA Extended Logout Assignments & \(10-75\) \\
Ending Sequence Flow & \(10-76\) \\
Index Trap to Advance Head Flow & \(10-77\) \\
Error Trap Sequence Flow & \(10-78\) \\
IFA Interrupt Routine Flow & \(10-80\) \\
IFA Test I/O Operation Flow & \(10-82\) \\
IFA Halt I/O or Device Operation Flow & \(10-84\) \\
2319-A01 CE Panel & \(10-86\) \\
Error Condition Indications & \(10-87\) \\
Diagnostic Test Decode Flow & \(10-88\) \\
Cylinder Address Register (CAR) Test Flow & \(10-89\) \\
Disk Speed Diagnostic Test Flow & \(10-90\) \\
Diagnostic Unsafe Condition Test Flow & \(10-91\) \\
Read and Write Diagnostic Tests Flow & \(10-92\) \\
Seek Diagnostic Tests Flow & \(10-94\) \\
Error Trap Sequence (Diag) Flow & \(10-96\) \\
IFA Power Supplies & \(10-97\) \\
IFA/2319-A01 Interface & \(10-98\) \\
&
\end{tabular}

\section*{general description}
- The Integrated File Adapter (IFA) feature connects from three to eight IBM 2319-type disk drives to the System/370 Model 145.
- The IFA feature is assigned exclusive use of the channel-1 address and functions as both channel and control unit for the files.
Data transfer takes place one byte at a time on a share-cycle basis the same as with selector channels (non buffered).
The initiation of operations and the initiation of each step of the file sequence require the use of the CPU controls and microprogramming.

The Integrated File Adapter (IFA) feature for the System/370 Model 145 provides the means to attach and control three to eight disk storage drives of the IBM 2314 type. The IFA takes the place of the normal channel control unit. The adapter perates with an IBM 2319-A1 containing the first three disk torage drives.
The primary control for the IFA is contained in the CPU, where it can make use of the CPU hardware and microprogram f reading and writing the file records and for other periods of control when the microprogram is not required. The 2319-A1 contains the read clocking circuits, the write oscillator, and the storage module switching for up to eight files. The disk storage drives operate in the same manner as the 2314 system connected to a selector channel. The record format is identical, and operation requires the same programming systems.
The interface to the disk drives is identical to that used between he disk drives and the 2314-A. When more than the three disk rives contained in the 2319-A1 are required for the system, the additional drives can be made up from any combination of the following, not to exceed a total of eight:
\begin{tabular}{ll} 
1. IBM 2312 & 1 Drive \\
2. IBM 2318 & 2 Drives \\
3. IIM 2319-A2 & 3 Drives \\
4. IBM 2313 & 4 Drives
\end{tabular}

The IFA feature functions both as the disk storage control unit and the channel control in the system. This combination liminates the need for channel interface controls, and thus, rovides rapid access to the files. When the IFA is included in he 145 , the selector channel 1 addressing and \(t\) space is assigned o selector channel 4. A 145 system with the IFA feature can only have selector channels 2 and 3 .

The IFA feature posts a Channel ID in main storage word 168 of 00 A 0060 . The first half byte indicates a selector channel. Th A identifies the IFA to the program. The low-order byte (60) dicates a maximum log of 96 bytes.
The IFA control unit provides the necessary controls for reading and writing the file records. In addition, it provides the controls for the seek function that places the heads into position to read or write the desired track on the file. The IFA can handle all of the basic control commands used by the 2314 without two-channel witch.
The IFA control unit consists of one board of MST logic ocated in the normal channel-1 position and an SLT board in the el The IFA does not use the channeis Th IFA
sing the O instructions and a channel operation information for the file operation is stored in the CPU, Operating mmands are precesed by microprorams stored in the CPU control storage. The microprogram starts the operation by developing the appropriate information for a portion of the sequence and issues a mini-op to the control-unit hardware. While the hardware is performing the mini-op, the microprogram stores link address and returns to CPU operation. When the hardware inishes that portion of the sequence, it requests a trap to return to the microprogram link address to continue the operation.


An operation may require several of these transfers between the microprogram and hardware to complete a command.
Data movement during the hardware control periods is performed y requesting a selector channel share-cycle for each byte. The CPU or other channel operations have use of the CPU hardware and microprogram for other operations when time is not require by the IFA controls either for setup or data transfer. The file peration should never overrun during normal operation because f the assigned priorities.

\section*{DATA STORAGE}
- Data is written on the surfaces of an IBM 2316 Disk Pack with specific address locations.
- Data is written serially by bit on the file tracks with the clock bits written alternately.
- The CPU byte parity bits are dropped, and a four-byte cycliccheck is developed and written with each record field.

The 2319-A1 Disk Storage Facility uses the 2316 Disk Pack for its storage media. Each pack has twenty recording surfaces on which data records can be written. Each disk surface has 203 oncentric tracks on which data can be recorded. (Only 200 tracks are normally active.) Twenty read/write heads are arranged on ach disk drive access to simultaneously align with the same numbered track of their respective disk surface. These twenty racks are referred to as a cylinder for addressing (seek location). The cylinder number and the head number define a specific track. or multi-track operations, all wenty tra vailable with sequential head switching
at is serially by byte and serially bit bits used to wite the berd. Th Iternating with the data bits. This allows a synchronized clok developed during subsequent read operations. The clock bits form a continuous pattern that defines data cells on the track. he data 1 -bits are written midway between associated clock bits s discrete spots. Nothing is written in the data cell for the data -bits. The eight bits of the successive bytes are written as a continuous pattern without separation or extra bits for markers. The parity bits contained in the CPU data bytes being written are dropped in favor of a two-byte cyclic-code, a byte of file identification, and byte of bit count for the field. These four bytes are written following each field on the track. When subsequently reading the data from the track, the code and count are again developed and compared with those previously written to verify the data. A parity bit generator develops a parity bit for each byte being read to send with the byte when entering the CPU

\section*{BASIC IFA DATA FLOW}
- Data from main storage is buffered by byte and then serialized by bit to write on the selected file
- Data read from the selected file is deserialized and buffered by byte before entering the CPU and main storage.
- Control and data information are transferred from the CP to the IFA feature through external registers.
- Control and data information from the IFA feature to the CPU use external registers and some direct control lines.
- For search operations, data from main storage is buffered by byte and then serialized to compare with the data reading from the selected file.

The data flow diagram shows the data paths and the major ontrol elements of the contro unit of the IFA feature. The xternal bus-in (EBI) lines are used to transfer both data and control information from the CPU to the IFA external registers. he information comes from either main/control storage or from the ALU output. These bytes are set into appropriate external egisters for use by the IFA control unit.
Both data and control information entering the CPU from the IFA external registers use the external bus-out (EBO). The information enters the CPU A-register, from which it is either stored in the main/control storage or is used within the CPU paths betwe the CPU and the external registers.
Within the IFA ferure, inform
arterna
 o the SERDES, The high and low count registers (FCH, FCL) ransfer to the byte counter, and the file-op register (FOP) transfers to the mini-op register (MOP).
The data byte in the SERDES is serialized and gated to the selected file, the compare circuits, and the cyclic-check circuits depending on the operation to be performed. This path is used by the write and search operations. For read operations, the data from the selected file enters the SERDES, where it is deserialized The completed byte transfers to the file-data register (FDR) from which it is transferrred to CPU storage. For search operations, the data being read: from the selected file feeds the compare circuits and is not deserialized. This sequence repeats for each byte until all of the data is transferred. The request to move data makes use of the selector-channel share-cycle controls.


\section*{TRACK FORMAT}

- Data is written in tracks on the disk surface, and the track is formatted into one or more records.
- The track formatting is done with a group of initial write or formatting commands.
- Gaps are written between records and fields of the track to provide time for control-unit operation.

The track is the smallest addressable unit on the file. The track may, however, have several records that can be read out selectively through programming. The starting point for all tracks on the file is from a fixed index point. The first recorded area on each track following the index point is the home-address field that defines the address of the track. This is followed by record-O that normally contains a track descriptor record used in IBM programming systems. Following
 depending on the length of the records. The idemifiers, the data, and Tre gaps must total no more than 7294 bytes.
structure for a specific job. When recorded data and key fields are rewritten, they are written within the structure of the track formatting. The gaps between the record fields may vary slightly because of subsequent speed variations of either the write oscillator or the disk drive speed. This is one of the reasons for using gaps between records and between record fields. The second reason for the gaps is to allow time for the control unit to change the controls between fields. What is initially defined as a simple gap is actually made up of two or three sections adjoined.

\section*{Home-Address Field}
- The address of the track is written as the home-address field of each track.
- The home-address field contains a flag byte that defines the track conditions.

Each track has a written field at the beginning that defines the track address and the track condition. This area is available to the program with the write- HA, the read-HA, and the search-HA commands. The home address is normally written after a 73 -byte gap from the index point. In cases of a defect at the start of the track, this gap is increased to 778 bytes. The basic gap allows for differences in index-point-to-head relationship in different drives and time to advance and reselect the head when required. All but the last eight bytes of the gap are written with FF-bytes. The remaining eight bytes of the gap are written with synchronizing and identification information for the following field. The area includes four 00-bytes

and one FF-byte for VFO clock synchronization followed by two address-mark bytes and the sync byte to synchronize the bit ring. The sync byte of \(O D\) identifies the home-address field.
The record portion of the home-address field contains five bytes of data followed by the 4 -byte cyclic-check information. The data bytes are identified as follows:

Flag 1 byte
This byte indicates the track condition. Bits 0 through 5 are zeros (not used). Bit 6 indicates a defective track. Bit 7 indicates an alternate track.

Contain the cylinder address of the track (First byte always zero.)
Head 2 bytes
Contain the head address of the track. (First byte always zero.)

\section*{Record Zero (R0)}
- Record zero is used in the IBM programming systems as a descriptor defining the recorded area.
- RO can be used to store application data in other systems.
- RO contains provisions for count, key, and data fields the same as other records. (The key field is normally omitted.)
- The record length is defined by the length values formatted in the count field.

Index


Record ID:

\({ }^{\text {Address }}\) Key area may not be present
Track Descriptor Record (RO)

Record zero (RO) is the first information record on the track. It is normally used as a track descriptor record in IBM programming systems. In this case this record contains the identifier of the last record on the track and the number of bytes remaining unused on the track. If the track is defective, RO contains the address of the alternate track. When the programming system does not require RO for this purpose, it can be used as the first data record on the track. Ro contains the same three fields as the subsequent record

Fold The inera Count Field: The interrecord gap between the home-address field and the count field of R0 contains 43 bytes. This gap is made up of the post-record gap of the HA field, the interrecord skew compensation, and the VFO/AM sync area. The first two por
tions of the gap ( 35 bytes) are written with FF-bytes. The tions of the gap ( 35 bytes) are written with FF-bytes. The
VFO/AM area contains four 00-bytes, one FF-byte, two AM bytes, and the \(O B\) sync byte to identify the \(R O\) count field.
The count field contains nine bytes of data followed by the four-byte cyclic-check information. The data bytes are identified as follows:

1 byte
This byte is written by the control unit and is the same as the home-address field flag byte.

Cylinder 2 bytes Contain the cylinder address of the track.
Head 2 bytes Contain the head address of the track.
Record 1 byte Contains the track record number (0 for RO).

Key \(L \quad 1\) byte \(\quad\) Contains the length of the key field as a byte count.

Data L 2 bytes Contain the length of the data field as a byte count.

The cylinder, head, and record number portion of the count field compose the identifier (ID) used to locate a specific record with the search-ID command.

Key Field: The key field contains the number of bytes specified by the key length ( \(K L\) ) byte in the count field ( 255 bytes maximum) followed by the four-byte cyclic-check information If the key length in the count field is zero, no key field is written and no space is allowed for the field or its associated gap.
When the key field is written, a gap of 41 bytes is written between the cyclic-check of the count field and the key count field, interfield skew compensation and the VFO counc in first two portions of the ( 33 bytes) are written with FF-bytes. The VFO/AM area contains four OO-bytes one FF-byte, two AM-bytes and the OA sync by to identify the key field. to identify the key field
The key-field informa
he key-field information comes from the system storage identifier portion of the This information may be an store catalog for the record. A search on the key field may be used to identify or locate the data-field information.

Data Field: The data field contains the number of bytes specified by the two data length (DL) bytes of the count field followed by the four-byte cyclic-check information. If the data length in the count field is zero, this record is the end of file indicator and no data or its associated gap is written.
A gap of 41 bytes is written between the previous field and the data field. This gap is made up of the post-record gap of the previous field, the interfield skew compensation, and the VFO/AM sync area. The first two portions of the gap ( 33 bytes) are written with FF-bytes. The VFO/AM area contains four 00 -bytes, one FF-byte, two AM-bytes, and the 09 sync byte to identify the data field.
The data information comes from the system storage during a write operation. This area contains the actual record being stored, and its content is based on the application. Information read from inform


\section*{Records R1 Through Rn}
- Records R1 through Rn on a track are numbered in ascending sequence and separated by interrecord gaps.
- Interrecord gaps are formatted with greater length, as the records become longer, to accommodate greater variables during rewrite.
- The count field contains the record number and track addresses along with the field lengths.
- The key fields and data fields of all records have the same specifications as RO.

Records R 1 through Rn on a track contain the application information. Their format except for the count-field sync byte and flag are identical to that of Ro. The number of records that can be written on a track is a function of the size of the records. The track accommodates a total of 7294 bytes following the normal RO record. This byte count includes the count fields and all gaps in addition to the key information and data information to be written. Each pair of records is separated y an interrecord gap that is variable in length to allow for sk in rewriting due to speed variations. The option for the ke field is the same as for RO.

Count Field: The interrecord gap written between records has a minimum of 43 bytes. The gap is increased when the combined key-field and data-field length of the previous record exceeds eight bytes. The longer gap is to allow for the greater skew from speed variations that can occur with the longer record. The gap is increased by a factor of .04 total gap is made up of the post-record gap of the previous record, the interrecord skew compensation, and the VFO/AN sync area. The first two portions of the gap ( \(35+\) variable

*Key area may not be present

\section*{Data Records}
bytes) are written with FF-bytes. The VFO/AM area contains four 00-bytes, one FF-byte, two AM-bytes, and the OE sync byte to identify a normal count field (not RO).
The count field of records R1 through Rn differs from the count field of RO in the extension of the use of the flag bits. This byte is written by the control unit as follows.

Bit-0 This bit is set to 1 for all odd-numbered records, and to 0 for all even-numbered records, to aid in missing record detection.

Bit-1 This bit is set to 1 for all segments of overflow records except the last. The bit is set to 0 for the last segment and for all non-overflow records.

Bits 2-5 Not used (set to 0).
Bit-6 Written the same as in the home-address flag. Bit-7 Written the same as in the home-address flag.

The remainder of the count field is identifical to that of RO.

Key and Data Fields: The key-field and the data-field formats and gaps for R1 through Rn are the same as those described for RO。 The key field may be used or not at the user's option. When the KL byte of the count field is set to zero, the key field and the associated gaps are not written. When the DL bytes of the no data field is written.

\section*{Transfer-in-Channel (TIC) Command}
- The transfer-in-channel command branches the command chain sequence to a non-sequential address.
- When used with the status-modifier indicator from a successful search, the command is skipped.

The transfer-in-channel (TIC) command provides a means o branching in the command chain. The command is not functional in the file control or in the file but is in effect interpreted by the channel controls. The CCWs are normally taken from sequential addresses starting with the address the data address specified in the CCW replaces the current CCW address and is used to enter the next CCW immediately. The new address can be a previous address to cause one or more of the commands to be repeated. It can also be used to unconditionally branch to a disconnected group of CCWs.
In the file sequence, the TIC command is used to repeat a search sequence until the search argument in main storage is satisfied. A successful search results in the setting of the status-modifier bit that in turn causes the skip of one CCW address. In this case the TIC command is skipped to allow advance to the following read or write command.
The first command of a chained command sequence cannot be the TIC command. The TIC command cannot branch to another TIC command in sequence. In either case the chained command sequence is ended with a command sequence error posted.

\section*{MINI-OP CONTROL}
- The CCW commands are converted into one or more mini op codes that execute the operation.
- Mini-ops are sent to the file-control hardware along with a count value and a sync byte as required
- The value of the count is always twenty greater than the length of the field including the cyclic check to allow trap time.
- The mini-op byte provides the basic operation along with modifiers to effect the desired conditions.
The CCW commands are interpreted by the microroutines to determine the operation to be performed. The data commands that involve reading or writing data on the disk file are encoded into one or more mini-op codes that are sent one at a time to the file control unit. The mini-ops are developed one at a time based on the current command and the previous-op algorithm. When the file control completes a mini-op, a trap is requested to obtain the next mini-op.
When the series of mini-ops to execute one command are completed, the microroutine obtains the next CCW and the operation is continued with the min-ops devered or new command- Thain sequence may include no-op mini-ops to effect time-out conditions in the sequence.
Each mini-op, when sent to the file control, has a count value to define the number of bytes to be counted. The read-data and write-data mini-ops are also supplied with an appropriate sync byte for the operation. In a read operation the sync byte is compared with the byte being read to identify the field. For the write sequence, the sync byte is written just ahead of the new data. With the exception of a no-op mini-op with a count of zero used to effect a file-control reset, the count value sent to the file control is always greater than twenty. In the cases of the read-data and write-data mini-ops, the count value is the sum of the field length, the four-byte cyclic-check, and the twenty-byte post-field gap. The write-gap mini-op has a count equal to the number of bytes to be written.

The mini-op is executed as specified by the code and the modifiers while the count value is being decremented with each cy.cle of the bit ring. The ring may be driven by either the read clock or the write clock. When the count has decremented to twenty-four for a data operation, the controls are changed to handle the four-byte cyclic-check. At 'decode 20 ', a trap is equested for the next mini-op, and the post-field gap is in ber value before the coun is signaled.
over
The mini-op codes for IFA operation are set into the FOP xternal from the external bus-in during the microprogram rap routine. When the execution of the previous operation 'count 0 gate' condition the new mini-g is transferred into the MOP register for execution. This sequence is repeated until all of the commands in the chain have been executed.
he bits of the operation registers are defined as follows:
Bit 0 Op Code (Read
Bit 2 Address Mark (Omit)
Bit 3 Search
Bit 3 Search
Bit 4 Scan
Bit 5 Index Start
Bit 6 Format
Bit 7 Skip
MINI-OP CODES
The two high-order bits of the mini-op define the operation code to the file hardware.
(00) No-Op: This mini-op is issued with a count to effect a time-out. It is issued without a count to effect a file control reset.
01) Write Data: This mini-op is issued along with a count to effect the writing of a field. The sync byte supplied define
the field.
(10) Read Data: This mini-op is issued along with a count to effect the reading of a field. The sync byte supplied defines the field.
(11) Write Gap: This mini-op is issued along with a count to write the gap preceding a write-data operation. The sync byte ending the gap is supplied with the following write data mini-op.

\section*{MINI-OP MODIFIERS}

The low-order six bits of the mini-op are used as modifiers to the basic mini-op code.

Bit 2 Address Mark (Omit): This bit is used with the write-gap mini-op to block the address mark when the erase command is executed. The bit is also set with the read-data mini-op to block the data-check controls when the space-count command is executed.

Bit 3 Search: This bit is used with the read-data mini-op to execute the search-key and search-KD commands. The search bit gates the compare latches for serial data compar ing. The bit is not set for search-HA and search-ID commands because the comparing is performed in the CPU
Bit 4 Scan: This bit is used with the read-data mini-op to perform the search-KD (scan) commands. The scan bit gates the scan mask byte (FF) that block the compare for that byte. The search bit must also be set to gate the comparing.

Bit 5 Index Start: This bit is used to instruct the hardware to wait for the index pulse before starting this mini-op. For example: When the write-HA command is executed the 'index start' bit in the write-gap mini-op starts the writing following the index point. In the case of a read

HA command, the bit is set with the no-op mini-op to initiate the reading at the appropriate point.
Bit 6 Format: This bit is used with the write-gap and write-data mini-ops to indicate the formatting sequence. The presence of the bit causes the write controls to remain set at the end of the field because the entire track is being written

Bit 7 Skip: This bit is used with the read-data mini-op to allow clocking over the field without transferring the data. For example: When a write-data command after a search-ID command is performed, the key field must be accurately clocked-through to find the starting point for the data operation.

\section*{STATUS AND SENSE INDICATIONS}
- Conditions that occur during the execution of an instruction emmand-sequence arerorted as channel status and sense information.
- The status information is set into the CSW at the end of the operation.
- The sense information remains stored in the IFA and requires a sense command to store it in main storage.

All status conditions in the IFA are associated with a specific device address except the control unit end (CUE). The CUE device address except the contro unit end (i) centing status is leared when any of the attached disk drives are addressed excep hen a contingent connection exists. The final status for an peration appears as two eight-bit bytes in the channel status ord (CSW). When chaining commands, each command in ffect returns a status, but it does not enter the CSW unles the conditions require a termination of the ineration. A normal channel-end (CE) and device-end (DE) indication without ny check indications allows the chaining to continue. Any check indications that appear in the CSW bytes occurred on the last command that was attempted.

\section*{FUNCTIONAL UNITS}

\section*{IFA DATA FLOW INDEX}

The IFA control unit contained in part in the 3145 and in part in the attached 2319-A01 is divided into functional units in this section of the manual to aid in understanding. The control-unit section of the IFA composite data flow has been subdivided to show these areas. There are a few areas that do not lend themselves to a functional area discussion. In most cases the parts associated with other areas are included in that area. The externals and othe major storage assignments are included as an extension of this heading to allow easy association in the following functional-un discussions.

The following reference list defines the heading names for the indicated functional units:
\begin{tabular}{ll} 
A & Cyclic-Check Controls \\
B & Data-Transfer Controls \\
\hline C & Compare Circuits \\
\hline D & Write-Clock/Data Generation \\
E & Field-Count Controls \\
\hline F & Operation Registers \\
G & IFA Set/Reset Functions \\
H & Share-Request Controls \\
& Share-Cycle Controls \\
I & IFA Clock and Bit Ring \\
J & Address-Mark Detection \\
K & Index Controls \\
L & Data Module Switch \\
M & Variable Frequency Oscillator
\end{tabular}

\section*{IFA EXTERNAL ASSIGNMENTS}

The IFA external registers are used to transfer information between the IFA hardware and the CPU. The transfer of information to and from these registers follows the same paths as for other externals. Entry to the registers is from EBI lines from the CPU. The register are read out over the EBO bus to the CPU
Four of these external words are the normal assignments for channel 1 , and the fifth word is normally assigned to channel 4 Their mnemonic names have been changed slightly to reflect the IFA.

Word 26 byte 3 (FAT external) has in addition to its normal gated attention assignment, a multiple use in diagnostic mode. The normal FAT information is blocked and seven different bytes can be gated o read out as address \(26-3\). These diagnostic bytes are gated by etting the binary address of the desired byte in bits 5, 6, and 7
of the FBO external while in diagnostic mode.
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{Diagnostic Address 0} & \multicolumn{2}{|l|}{Diagnostic Address 1} & \multicolumn{2}{|l|}{Diagnostic Address 2} \\
\hline 0 & No-Op & 0 & Counter Pos 128 & 0 & Count 0 Gate \\
\hline 1 & Read Data Op & 1 & Counter Pos 64 & 1 & Count Decode 1 \\
\hline 2 & Write Data Op & 2 & Counter Pos 32 & & Count Decode 2 \\
\hline 3 & Write Gap Op & 3 & Counter Pos 16 & & Count Decode 3 \\
\hline 4 & Compare Read Data & 4 & Counter Pos 8 & & Count Decode 7 \\
\hline 5 & Read Buffer 0 & 5 & Counter Pos 4 & 5 & BCA Time \\
\hline 6 & Read Buffer 7 & & Counter Pos 2 & 6 & Data Gate \\
\hline & Serial Data & & Counter Pos 1 & & Orientation Latch \\
\hline \multicolumn{2}{|l|}{Diagnostic Address 3} & \multicolumn{2}{|l|}{Diagnostic Address 4} & \multicolumn{2}{|l|}{Diagnostic Address 5} \\
\hline 0 & Count Decode 20 & 0 & Read Gate & 0 & Bit Ring 3 \\
\hline 1 & Count Decode 21 & 1 & Write Gate & 1 & CC Register Pos 0 \\
\hline 2 & Count Decode 22 & 2 & Wr Clock Gate & 2 & CC Register Pos 15 \\
\hline 3 & Count Decode 23 & 3 & Standard Index & 3 & BCA Position 1 \\
\hline 4 & Count Decode 24 & 4 & Block Clock Bits & 4 & BCA Position 128 \\
\hline 5 & 5 Count Decode 25 & & Serialized Data & 5 & Address Mark 1 \\
\hline 6 & 6 Count Decode 26 & 6 & Write Sync Gate & 6 & Read Sync Gate \\
\hline & 7 Count Decode 15 & & Write Zero & & Head Condition \\
\hline \multicolumn{6}{|l|}{Diagnostic Address 6} \\
\hline \multicolumn{6}{|c|}{IFA High Trap Req} \\
\hline \multicolumn{6}{|c|}{IFA Low Trap Req} \\
\hline \multicolumn{6}{|c|}{Force Trap Bit-4} \\
\hline \multicolumn{6}{|l|}{3 Force Trap Bit-5} \\
\hline \multicolumn{6}{|l|}{4 Error Timeout} \\
\hline \multicolumn{6}{|l|}{5 Control Tag A} \\
\hline \multirow[t]{2}{*}{} & Spare & & & & \\
\hline & Spare & & & & \\
\hline
\end{tabular}

\# Diagnostic Address bytes are also gated to the FAT external. Mini- head control gates are transmitted in this byte but are not displayed.

\section*{FA Local-Storage Assignments}

The IFA has eight local-storage words assigned for its use. These are the four words normally assigned to channel 1 and the four words normally assigned to channel 4 . These words function as he operating UCW area for operating with main storage and for operating with control storage. The remainder of the words are used for work areas. Four bytes of the work area have bit assignments. The local-storage assignment chart defines the word use and the bit assignments of the four bytes
\begin{tabular}{|c|c|c|c|c|c|}
\hline Word & Word & & Word Assign & ments & \\
\hline Addr & Name & Byte-0 & Byte-1 & Byte-2 & Byte-3 \\
\hline 28 & FD & Protect Key & \multicolumn{3}{|c|}{Main Storage Data Address} \\
\hline 29 & FC & Flag & CCW Op & Main Stora & rge Count \\
\hline 2A & FM & Protect Key & \multicolumn{3}{|c|}{CCW Address} \\
\hline 2B & FM & Unit Address & Prev Op Algm & File Mask Algm & Byte Read Area \\
\hline 2 C & FA & Cylinder No & Head Number & \multicolumn{2}{|l|}{Control Storage Addres} \\
\hline 2D & FB & & & \multicolumn{2}{|l|}{Control Storage Count} \\
\hline 2E & FS & Work Area (R) & Work Area (KL) & Work Area (DL) & Work Area (DL) \\
\hline 2F & FL & \multicolumn{4}{|c|}{Mini-Op Link Word} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{8}{|l|}{BYTE DETAIL} \\
\hline FCO & Flag & FC1 & ccw Op & FW1 & Prev Op Algm & FW2 & File Mask Algm \\
\hline 0 & Chain Data & 0 & Multi-Track & 0 & Rd or Sch HA & 0 & Inh Set FM \\
\hline 1 & Com Chain & 1 & Search Hi & 1 & Wr or Sch HA & 1 & Allow Wr HA, RO \\
\hline 2 & SLI & 2 & Search Eq & 2 & Allow Wr Data & 2 & Inh Wr Count \\
\hline 3 & Skip & 3 & Count & 3 & Allow Wr KD & 3 & Inh Wr K and D \\
\hline 4 & PCI & 4 & Key & 4 & Allow Wr CKD & 4 & Inh Seek, Recal \\
\hline 5 & Zero & 5 & Data & 5 & Search ID & 5 & Inh Seek Cyl \\
\hline 6 & Cyl Overflow & 6 & Read & 6 & Search Key & 6 & Inh Seek Head \\
\hline 7 & Zero & 7 & Write/Search & 7 & Rd Cor Sch ID & 7 & Index Passed \\
\hline
\end{tabular}

IFA Local Storage Assignments

\section*{IFA Control-Storage Assignments}

The IFA makes use of twelve words of control storage to retain operating information. Four words starting with address F900 ar used to save logout and operating information for the interrupt peration (interrupt buffer). Four words starting with address FFAB are used for work area, CAW backup, IFA identification, and the first four sense bytes. Four words starting with address FFFO are used for the read/write area for the home address and the count fields. The last word is used as an overflow link word for return information in record-overflow operations. The IFA has exclusive use of these words.
\begin{tabular}{|c|c|c|c|c|}
\hline Word & \multicolumn{4}{|c|}{Word Assignments} \\
\hline Addr & Byte-0 & Byte-1 & Byte-2 & Byte-3 \\
\hline F900 & \multicolumn{4}{|c|}{FTAG Register Save Area} \\
\hline F904 & \multicolumn{4}{|c|}{Interrupt Buffer} \\
\hline F908 & \multicolumn{4}{|c|}{Interrupt Buffer} \\
\hline F90C & \multicolumn{4}{|c|}{Interrupt Buffer} \\
\hline FFAO & & & \multicolumn{2}{|l|}{Index Trap Link for FL} \\
\hline FFA4 & \multicolumn{4}{|c|}{1-Cycles CAW Backup} \\
\hline FFA8 & & FF85 Save Area & cu \#- Drive \# & CU \#-Max Dr \# \\
\hline FFAC & Sense-0 & Sense-1 & Sense-2 & Sense-3 \\
\hline FFFO & Bit 0=Seek Dir & & Head Save Area & Flag \\
\hline FFF4 & Cylinder No. & Cylinder No. & Head No. & Head No. \\
\hline FFF8 & Record No. & Key Length & Data Length & Data Length \\
\hline FFFC & \multicolumn{4}{|c|}{Record Overflow Link Word} \\
\hline
\end{tabular}

FA Control Storage Assignments

\section*{IFA GA Set/Reset Functions}

The IFA has a group of set/reset functions under control of the microutine GA-address. These controls work the same as the set/reset controls for selector channel and with the same addressing The selection of the control group is made by setting the IFA channel gate (GA, OR, 10). With any other channel gate, the selector-channel functions are set. The terms set and reset define the \(O R\) and \(A\) - logic functions used in their control. Either function can be used to set or reset a control function.
\begin{tabular}{|c|c|c|c|c|}
\hline h & Set GAL & Reset GAL & Set GAH & Reset GAH \\
\hline K Field & GA, OR, Oh & GA, A- O Oh & GA, OR, ho & GA, A-, ho \\
\hline \[
\begin{aligned}
& 1 \\
& 2 \\
& 3 \\
& 4 \\
& 5
\end{aligned}
\] & Set Inc Length Set Prog Check Set Prot Check Set Chan Ctrl Chk Set Allow Restart & \begin{tabular}{l}
Reset FCS \\
Reset PCI \\
Rst Trap Req \\
Rst CCW 0 \& WLR \\
Rst Low Prior Req
\end{tabular} & \begin{tabular}{l}
Set IFA Chan Gate Set Channel 2 Gate Set Channel 3 Gate \\
Set Write CIk Gate
\end{tabular} & \begin{tabular}{l}
Rst Command Overrun \\
Machine Reset \\
Rst Orientation Lch
\end{tabular} \\
\hline \[
\begin{aligned}
& 6 \\
& 7 \\
& 8 \\
& 9 \\
& \text { A }
\end{aligned}
\] & Set Trap Taken Set Contingent Con Set Allow D/A Set Chan Busy Set Intrp Latch & \begin{tabular}{l}
Chain End Reset Rst Contingent Con \\
Reset Chan Busy Rst Intrp Latch
\end{tabular} & Set CS-CR, In Lchs Set CS-CR, Out Lchs Set MS-CR, In Lchs Set MS-CR, Out Lchs Set Control Pulse & Rst Cnt Rdy, In, Out Set Halt I/O Set CE End-Op SS Diag Index Diag Raw Data Pulse \\
\hline \[
\begin{aligned}
& \mathrm{B} \\
& \mathrm{C} \\
& \mathrm{D} \\
& \mathrm{E} \\
& \mathrm{~F}
\end{aligned}
\] & \begin{tabular}{l}
Set CUB \\
Set Block CE Mode Set Low Prior Req Set IFA Inh Traps
\end{tabular} & Reset CUB Rst Block CE Mode Rst H/L Comp, CC Er Rst IFA Inh Traps & Diag Read Data Diag Clk Gap Sense Diag Data Gap Sen Set Data Field Lch & Set Diag Read Gate Bit Ring Advance Set Diag Mode Latch Rst Diag Mode Latch \\
\hline
\end{tabular}

Set/Reset Controls For IFA

Raw Data

Error Signal NWNWNWNWNM
Ramp Gen Output

Clock/Data Gate
Gate Gen Output
Delayed Data
Separated Data
Ones Reset Ramp
Ones Reset
Zeros Count Ramp Zeros Count

\section*{} -


VFO Trigger: After the VFO has been synchronized and has been operating in a single-frequency area, the output of the VFO is gated to drive a binary trigger. Starting the trigger from the reset position with a pulse that has been defined as a clock bit defines the set output of the trigger as clock-bit time, and a used to gate the bits of the 'raw read data' line into separt clock and data bits.

Gate Generator: To provide a definite gating period for the data bits being sampled from the raw-read-data line, a gate signal is developed that lies centered within the VFO trigger data gate. This sample gate is developed from the ramp output of the VFO with appropriate delay and singleshot circuits.

Read Data Delay and Singleshot: The gating developed to sampl and separate the bits of the raw-read-data input have been delayed in their development. In order to sample a clock or
data bit with the developed gates, the raw data must be delayed. An adjustable delay line provides the means to delay the bits until they fall within the established gates. The delayed input is fed through a singleshot to shape the incoming bits to be gated.

Separated Clock/Data: The separated-clock bits are obtained from the delayed raw-da. her the delayed raw-data input by gating with the clock-gate output of the VFO trigger. The separated-data biss a Ob triger and output of the gate generator.

Gap Sensor: Two signals are developed in the gap sensor that are used to determine the presence of the address-mark bytes and the sync byte during the search-AM routine. The separatedclock bit line is sampled to find a period of greater than 1.6 us . without a clock bit. A time-out defines the five missing clock bits of the address-mark byte and develops the clock-gap-sense
line to signal the search routine. The separated-data bit line is sampled to find a period of greater than 1.4 us. without a data bit. A time-out defines the four missing data bits of the sync byte and develops the data-gap-sense line to signal the search he bit ring to start advancing with the next clock bit.

Zeros Detector: The raw-read-data line is sampled separately by the zeros detector to develop two lines that are needed in the early part of the search-AM routine to determine when to sync the VFO. The zero detector can differentiate between singeand double-frequency recording. An output is developed on the 'zeros count' line for each clock bit that is not followed by a data bit (single frequency). The 'zeros count' pulses are counted for a period of nine bits to allow the VFO time to synchronize before setting the VFO trigger. If a data (one) bit is detected (double frequency), the ones-reset line is developed to stop the count. The reset line is held with a trigger that remains set until the next zero is detected.

\section*{VFO Adjustment Procedures}
1. This procedure uses the write oscillator for adjusting the VFO.
2. The 2319 dc voltages should be checked before these adjustments
are made. See the " 2319 Installation Instructions," Section E.
3. All oscilloscope probes must be X 10 and the scope grounded.
4. All adjustments and test points are in the 2319 frame A1.
5. Use IFA microdiagnostic routine SBAO to operate the system.

Write Oscillator: The write oscillator, located in the 2319 frame, is used as a reference for adjusting the VFO. Measured at 01A\(100+15\) nanoseconds. The pulse cycle must measure \(200 \pm 10\) nanoseconds.

Read Gate Singleshot: Externally sync scope on '-read gate A' A3D7D12 and observe A3D7D04. Adjust the potentiometer on the A3D7 card so that the plus level sweep occurs within \(5 \pm 0.2\) microseconds.

Error Detector: With the file control in the reset condition, place the negative or common lead of a dc voltmeter ( 20,000 ohms/ volt with an isolated ground) on pin A3J4J07. With the positive voltmeter lead on pin A 3 J 4 J 04 , adjust the 200 -ohm potentiometer on the A3J4 card for \(1 \pm 0.05\) volts.

\section*{Zero Detector:}
1. Add jumper between pins A3L4B02 and A3K6D12. Add jumper from pin A3H6D 10 to pin A3D6D02.
2. Externally sync the scope on ' + zeros count' at pin A3H4B04 and set sweep to \(50 \mathrm{~ns} / \mathrm{cm}\) and vertical sensitivity to \(2 \mathrm{v} / \mathrm{cm}\).
3. Observe the scope in alternate sweep mode with the 'zeros count' line at pin A3G6B03 and the 'zeros count ramp' at pin A3H4B05.
4. Adjust the 10 K -ohm potentiometer on the A 3 H 4 card to obtain the relationship shown in the diagram.


Note: Measured from the \(10 \%\) point of
the Zeros count line rise time to
40 mf rom the oo point of the Zero Count Ramp fly-back time.

Zeros Detector Adjustment

\section*{Ramp Generator:}
1. Before this adjustment is made, the error-detector and the zeros-detector adjustments must be correct.
2. Internally sync the scope and monitor the '+VFO trigger' at pin A3F4B09. Adjust the \(1000-\mathrm{ohm}\) potentiometer on the A3F4 card for a pulse width of \(200 \pm 25\) nanoseconds.
3. Externally sync the scope on the 'VFO gate' at pin A3F4BO3, set the scope main sweep at 2 us/cm and set the vertical sensitivity to \(0.1 \mathrm{~V} / \mathrm{cm}\).
4. Monitor the 'error signal' at pin A 3 J 4 B 08 and adjust the 1000 -ohm potentiometer on the A3F4 card for minimum error signal.


Minimum Error Signal
5. When this is done, the VFO nominal frequency is equal to the system nominal frequency. Verify the adjustment by rechecking step 2 and if incorrect, repeat steps 2 through 5 .

Data Separator: The data separator is a function of the proper timing between the output of the 'gate generator' and the raw data delayed by the delay line. After the initial adjustme eade PEO e made the ramp-generator and error-detector cards must be properly adjusted.

\section*{Gate Generator:}
1. Externally sync the scope main sweep on ' +VFO trigger' at pin A3F4B09 and observe the 'VFO trigger' at pin A3G4B05 (use B probe). Adjust the vertical sensitivity so that the signal covers \(4 \pm 0.2 \mathrm{~cm}\) and adjust the sweep so that the negative swing of the trigger covers \(10 \pm 0.1 \mathrm{~cm}\) as shown in the diagram

2. Without changing the scope sweep setting, monitor the gate generator' at pin A3G4J06. Adjust the vertical sensitivity so that the signal covers \(4 \pm 0.2 \mathrm{~cm}\). Adjust the bottom potentiometer of the A3G4 card until the leading edge of esign Then odiust the tep potentiometer on the same ard until the signal covers \(6.8 \pm 0.1 \mathrm{~cm}\) reference as shown on the diagram


Gate Generator Adjustment No. 2

\section*{Data Delay Line}
1. Program the delay line at A3L5 for 40 nanoseconds. This is in initial adjustment.
2. Without changing the sweep setting of the scope, observe in algebraic add mode the output of the 'gate generator' at pin A3G4J06 (use probe A) and delayed data at pin A3G4G05 (use probe B). Invert the data input and set the vertical sensitivity so that the signal covers \(4 \pm 0.2 \mathrm{~cm}\).
3. Select the correct delay taps on the A3L5 card to obtain the relationship shown in the diagram. The scope sweep calibration should be about \(20 \mathrm{~ns} / \mathrm{cm}\).
4. Remove all jumpers added for the VFO adjustment.


- The VFO/AM area is used to synchronize the hardware controls to the written information field.
- The four parts of the VFO/AM area must be identified before the data field can be read.
- If any part of the VFO/AM area is not recognized, the sequence is normally restarted.
- If the nardware controls have been oriented, reading the wrong sync byte sets the data-check error.
The address mark is used with the sync byte to synchronize the clocking controls with the written field data. The clocking controls are stopped after each field during a read operation. VFO/AM rea is started at random. The entering data from the addressed track of the selected file may be from a data area, a gap area, or from an VFO/AM area. The search for VFO/AM area, after the file has been oriented, is started just ahead of the VFO/AM area.
The sequence of the eight bytes in the VFO/AM area is:
1. Four bytes of ' 00 '.
2. One byte of ' FF '.
3. Two bytes of address mark.
4. One sync byte.

To locate appropriate information, the search must identify each of the four areas. The search involves starting and synchronizing the variable frequency oscillator (VFO) and then synchronizing the bit ring. The sync byte being read is compared with the byte presented by the microprogram.

00 Bytes: After setting the 'read gate', the sequence starts by searching for nine consecutive data-bit zero levels (single frequency recording). This identifies clock bits to synchronize the start of the VFO. The zeros are counted by advancing the bit ring with the zeros-detect pulse from the VFO controls. The count of nine requires that the bit ring advance beyond its full cycle. A 'seventh zero' latch is set at \(B R-2\) to indicate the end of the first pass. An eighth zero' latch is used to indicate that the sequence of eight has zero latch is used to indicate that the sequence of eight has
been found. The ninth zero is detected within the VFO circuits in the 2319 to ensure accurate setting of the 'VF gate' latch. With the 'eighth zero' latch set, the next 'zeros detect' pulse sets the 'condition VFO gate' to allow the 'VFO gate' to set with the next 'raw data' pulse.

If the sequence of nine zeros is broken, the presence of a data 1 -bit resets the bit ring to restart the 0 -bit search. When the nine zero bits have counted, the next bit read sets the 'VFO gate' latch. The fall of the bit being read sets the 'VFO sync gate' latch. The output of the 'VFO gate' latch releases the VFO oscilator and the reset clamp on the VFO gate' latch output gates the 'raw read data' input to the error-detector circuit and to the data-separation totes,
The byte counter is set to a value of eigh after the zero bytes ( 9 zeros) are identified The output of the VFO drives the bit ring in the normal manner to decrement the count. The remainder of the sequence must be completed within the eight-byte timing, or the sequence is restarted. The output of the 'VFO restart gate' latch gates the counter output to the restart controls.

FF Byte: The byte of 'FF' provides double-frequency recording to establish the clocking frequency before enter ing the address-mark bytes. The error-detector circuit adjusts the error signal level to obtain synchronism between the input data and the VFO. The gap sensor can now detec a missing bit condition of either clock or data bits. No actual test is made for an FF-byte.



VFO Zeros Clocking

AM Bytes: The two bytes of address mark each have five missing clock bits. The 'clock gap sense' circuit has a timeout of about three periods. If a clock bit occurs within this period, the time-out is restarted. When the time-out latch is set if the count decode is 3 . The second time-out condition causes the 'address mark 1 ' latch to reset and the 'address mark 2 ' latch to set if the count decode is 2 . When the 'clock gap sense' signal occurs without the count decode-1 or -2 , the AM triggers are not set and the search is restarted. If for any reason a third time-out condition occurs, the 'address mark 1' latch would set cogain and the next data gap sense causes a restart. The output of the 'address mark 1' latch blocks the recognition of the sync byte if other than two address marks are recognized.

Sync Byte: The sync byte following the second address mark byte has four missing data bits. The data-gap sense has a time-out of about three periods. If a data bit occurs within this period, the time-out is restarted. When the time-out condition occurs, the sync byte has been detected. The bit ring (reset to BR-3) is advanced to BR-4 with the next data pulse. Five sync bytes allow identification of all fields: 1. \(\mathrm{OD}=\) Home Address
2. \(\mathrm{OB}=\mathrm{RO}\) Count Field
3. \(O E=R n\) Count Field
4. \(\mathrm{OA}=\) All Key Fields
5. 09 = All Data Fields

The last three bits of the sync byte are compared with the low-order three bits of the sync byte in the SERDES. If they compare, the field is read for the data operation. When the sync bytes differ, the address-mark search is reinitiated if th file is not oriented. When the file has been oriented, the wrong sync byte indicates that a field has been missed and results in setting the data-check indication

\section*{RESTART CONDITIONS}

Failure to recognize each part of the VFO/AM area in sequence causes the search sequence to be restarted. The restart conditions include the following:
1. Failure to find nine (9) sequential zero-bits.
2. Recognition of only one address-mark byte
3. Address-mark bytes occurring during the wrong byte coun decode.
4. Wrong sync byte when the hardware controls are no oriented
5. AM-search time-out (byte count \(=0\) )

When a restart condition occurs, the master VFO restar signal is developed. This signal resets all of the search sequence latches, the byte counter, and the compare circuits. The search is reinitiated, starting with the zero bits after the reset line falls.


Address Mark Detection

- The clock and bit ring control data gating for both read and write operations.
- The clock is driven from the write oscillator for write operations and from the VFO oscillator for read operations.
- The bit ring is advanced by a pulse developed in the clock circuit.
- When the bit ring is not in use, it is reset to the bit-3 position.

The timing control for file operation contains a clock circuit for bit control and a bit ring circuit for byte control. The same circuits are used for both read and write operations. During write operations, the clock is driven from the fixed-frequency write oscillator. For read. operations the 'standard VFO oscillator signal, synchronized to the incoming data, drive the clock. Either the write oscillator or the 'standard VFO oscillator' is driving the clock during all periods that the control unit is oriented except the VFO synchronization. The clock is also driven during No-Op time-outs with the write oscillator. The bit ring is advanced by a pulse developed from the clock output. Each cycle of the bit ring represents a byte period, and its output advances the byte counter. The clock (driven by the write oscillator), bit ring, and the byte counter are also used for time-outs.

\section*{Clock}

The write-oscillator and standard-VFO-oscillator lines used to drive the clock are double-frequency drives. The clock consists of a delay circuit to produce a 'delta clock' pulse and the 'bit ring advance' latch to provide single-frequency drive. Five pulses are developed by gating the clock input with these two signals. The clock outputs are designated DO, D1, D2, D3, and D4. The hepur re used in combination with bitring output to control equential functions required for bit and byte handling


IFA Control Unit Clock


The ring consists of eight triggers connected to set one at a time in sequence. The rising output of the 'bit ring advance' latch in the clock circuit drives the ring. The ring is reset to the BR-3 position and started by advancing to the BR-4 position when the data-gap of the sync byte is read. The ring has advanced to the BR-O position by the time the first data bit is read or written. BR-O position by the time the first data bit is read or written.
The ring makes one cycle for each data byte. The bit ring is also used to count the nine zeros at the start of the address-mark search. During the search the ring is advanced with the 'zeros detect' signal.


- The double-frequency output of the write oscillator drives the write trigger for single-frequency outputs to define the clock and data bits.
- The write-trigger signals are blocked by the not-data or contro lines for the zero-bit level.
- The developed clock and data signals are OR'ed to develop the write signal gated to the selected module.

The output of the write oscillator is used to develop the writedata information fed to the selected file-module. The doublefrequency output of the write oscillator drives a binary-connected write trigger with the fall of the pulse to develop two singlefrequency output gates. These outputs are used to gate the next scillator pulse as the clock or data pulse to be written. The zer level of the clock or d
The clock pulses are blocked only during the five bit-times of each of the two address-mark bytes. For this purpose, the block-解 lock latch is set at 'bit ring 1 ' during count decode 2 ' and bytes.
The data pulses are blocked by the zero-bit level of the serialdata line or the output of the cyclic-code register (position 15) The data pulses are also blocked to write the 00 -bytes of the VFO area. For the FF-bytes written in the gap areas, no blocking is developed, and thus, all bits are written.
The output of the clock-pulse gate and the output of the datapulse gate are OR'ed to develop the write-data output. This utput is gated by the write-gate signal to feed the selected file module. When the write-gate signal is down, the output to the file-module is held in the up-level to allow use of the signal coax for read-data input.


\section*{OPERATION REGISTERS}

- The external FOP register is used to buffer the mini-op byte until it is required by the hardware.
- The mini-op transfers to the MOP register when the byte count has been reduced to zero.
- The bit count of the MOP register is tested for out-of-parity conditions that set the bus-out parity indication.

The mini-op codes for IFA operation are set into the FOP external from the external bus-in during the microprogram trap routine. When the execution of the previous operation ransferred into the MOP register for execution. This sequenc is repeated until all of the commands in the chain have been executed.

The bits of the operation registers are defined as follows:
Bit-0 Op Code (Read)
1 Op Code (Write)
2 Address Mark (Omit)
3 Search
5 Index Start
6 Format
Skip

\section*{mini-op codes}

The two high-order bits of the mini-op define the operation code to the file hardware
(00) No-Op:This mini-op is issued with a count to effect a tim out.
- It is issued without a count to effect a file-control reset.
(01) Write Data: This mini-op is issued along with a count to effect the writing of a field. The sync byte supplied defines the field.
(10) Read Data: This mini-op is issued along with a count to effect the reading of a field. The sync byte supplied defines the field.
(11) Write Gap: This mini-op is issued along with a count to write the gap preceding a write-data operation. The gap ends by writing the address mark and the sync byte. The sync byte ending the gap is supplied with the following write-data mini-op.
MINI-OP MODIFIERS
The low-order six bits of the mini-op are used as modifiers to the basic mini-op code.

Bit-2 Address Mark (Omit): This bit is used with the writegap mini-op to block the address mark when the erase command is executed. The bit is also set with the read space-count command the data-che

Bit-3 Search: This bit is used with the read-data mini-op to execute the search-key and search-KD commands. The search bit gates the compare latches for serial-data comparing. The bit is not set for search-HA and search-ID commands because the comparing is performed in the CPU

Bit-4 Scan: This bit is used with the read-data mini-op to perform the search-KD (scan) commands. The scan bit gates the scan mask-byte (FF) that blocks the compare for that byte. The search bit must also be set to gate the comparing.

Bit-5 Index Start: This bit is used to instruct the hardware to wait for the index pulse before starting this mini-op. For wals whe the write HA command is executed, the index-start bit in the write-gap mini-op starts the writing following the index point. In the case of a read-HA command the bit is set with the no-op mini-op to initiate the reading at the appropriate point.

Bit-6 Format: This bit is used in conjunction with the write-gap and write-data mini-ops to indicate the formatting sequence. The presence of the bit causes the write controls to remain set at the end of the field because the entire track is being written.

Bit-7 Skip: This bit is used with the read-data mini-op to allow clocking over the field without transferring the data. For example: when a write-data command is performed after a search-ID command, the key field must be accurately clockedthrough to find the starting point for the data operation.

\section*{FOP REGISTER}

The file-operation (FOP) register is byte 3 of the FBAK (external word 20) that is loaded from the external bus-in, It serves as a buffer for the mini-op code in the IFA. The register may be read out to the external bus-out for diagnostic purposes. The register contains nine latches. The parity bit is retained and tested with the parity of the MOP register. The FOP register remains set until the next time it is loaded except for reset by the 'machine reset' line.

\section*{MOP REGISTER}

The mini-operation (MOP) register consists of eight latches that control the hardware operation. The FOP register byte is tran ferred directly into the MOP register during the 'count 0 decode' time. Bit 0 (read) and bit 1 (write) are decoded to develop the no-op, read-data, write-data, and write-gap operation lines. The remaining six modifier bits are used without decoding to control their respective functions. The outputs of the eight latches are used to generate a parity bit that is tested with the parity bit of the FOP register to ensure that the transfer was correct. The register has a forced reset during the index trap when th resulting no-op code causes a time-out in the index gap.

- Byte counts are used to define the operation through each mini-op.
- The count values are loaded into FCH and FCL externals by the microprogram trap routine.
- The count values are set into the counter in complement and advanced to \(F F F F=0\).
- The counter output is decoded to define functional times within the operation.

The length count (number of bytes) of each field is defined to the hardware by the microprogram when the mini-op is issued. The count value includes the byte count, the four cyclic-check bytes, and the post-record gap as required. A write-gap mini-op has a count equal to the length of the gap. The count value included with the no-op mini-op defines the length of a time-out period A 16 -bit count value is set into the \(F C H\) and \(F C L\) registers from the external bus-in during an IFA trap. The new count value is transferred to the byte counter when the previous value in the counter has been decremented to zero. The new mini-op is entered at the same time. The counter outputs are decoded to effect operating functions at their specified times.

\section*{COUNT EXTERNALS}

The count value for a mini-op operation is transferred from the CPU in byte 1 (FCH) and byte 2 (FCL) of external word 20 (FBAK). Eighteen latches store the sixteen bits of the binary The external addressing The cors arposes through is made through the external addressing controls.

The output of the byte counter is decoded to identify the end of the data area, the cyclic-check area, and bytes of the addres mark area. Because the count value is set in complement, the decode must be made on the complement values. 'Count decode 0' is recognized when the counter positions are all set to the 1 -bit level. No decode is made until the counter value reaches 26 . At the end of this byte, a gate last request latch is set to stop the share-cycle data requests for write and search operations. The
decode 25 ' performs a similar function by setting the 'end data field latch for read operations. Decodes 24 through 21 gate the cyclic-check operation. 'Decode 20' sets the trap request for a new mini-op. The 'decode 15 ' turns off the 'erase gate' at e end of a write operation. Decodes 7 and 3 through 0 gate the ddress-mark bytes. A counter decode of 1 with the trap still ans ins onerrun condition. The decode \(0^{\circ}\) aso sets a count 0 gate. latch to initiate the transfer of the mini-op and the count for the next operation.


BYTE COUNTER
ny operation that is exec in the byte counter. The 16 -bit count is entered in parallel from he FCH and FCL externals setting the count value in complemen BR-0-DO time. Ther is advanced (count decremented) at each nd to eight for timing the address-mark search ll counter triggers are fed to a count decode to the actiput during gap areas and the cyclic-check area. The gate actions reset at 'count decode 0 ' and at index point when enter is always during an operation. It is also reset following a succesful address-mark search.


Byte Count Entry and Decode

\section*{DATA-TRANSFER CONTROLS}

- Write and search data enters the FDR and transfers to the SERDES to be serialized.
- Read data deserializes in the SERDES and transfers to the FDR to enter the CPU.
- The serialized data-bit count is tested against the parity bits being stripped to detect error conditions.

Write or search data enters the IFA through the file data register (FDR) from the external bus-in during an IFA share cycle. At BR-O-DO, the data byte is parallel-transferred to the SERDES register to be serialized for file transfer. The level of bit is bits to ensure valid transfer
Read data (not search) enters the IFA from the file and is deserialized in the SERDES register. At BR-7-D3 when a byte has been assembled, the data is transferred to the file data register (FDR). The data in the FDR is transferred to the CPU on the external bus-out during a share cycle. A parity generator on the SERDES register parallel output develops a parity bit for the byte as it enters the FDR.

\section*{FILE DATA REGISTER}

The file data register (FDR) is an external capable of both input and output and is addressed as byte 3 of word 23 (FTAG). The register consists of nine latches for the eight data bits and the parity bit. The latches can be set from either the external bus-in or the SERDES. The data is read from the latches to either the SERDES or the external bus-out. The set, reset, and transfer of FDR data is a function of the share-request controls, and thei operation is detailed under "Share Request Controls. The share-request controls contain an 'FDR full' latch to indicate when the data is ready.

SERIAL/DESERIAL (SERDES) REGISTER
The SERDES consists of eight triggers connected for serial-shift and parallel entry. Only the eight data bits are entered into the register latches. A ninth latch in the parity check circuits is used to retain the parity bit. Serial data enters the register at position 7 gated by the advance pulse. Serial data leaving the register from position 0 is set into an output trigger to provide a one-bit buffer while the next byte is entered. Data bytes are parallel-entered into the register from the FDR at BR-O-DO on write and search operations. The bits serial to the write generation circuits to write or the compare circuits for search (scan) operations. On read operations, the data bytes are paralleltransferred to the FDR at BR-7-D3 time. The parallel register outputs are used to decode the FF-byte (non-compare mask) on
file-scan operations and to develop parity bits on read operations. file-scan operations and to develop parity biss on read -perations count-decode- 22 indicates no BCA. The three low-order bit positions of the SERDES are scanned into the compare circuit with bit ring 5, 6, and 7 for sync-byte compare. The SERDES register is advanced at D1-time for either read or write operations. The register is not reset during data transfer for either read or write operations.

DATA-PARITY CONTROL
The parity bits of the data bytes coming from the CPU are stripped before writing on the file. To replace the parity bits, the IFA develops the cyclic-check information that is written at the end of the field. Two checks are made within the IFA to ensure that the data has been transferred correctly and that the cyclic code is correct. The first check is on the SERDES operation; the odd/even count of the bits leaving the register : is compared with the parity bit for each byte. This check sets bit 3 (SERDES Check) in the FSB external. The second check is made by comparing the odd/even count of the bits in the cyclic-code register with the odd/even count of the FDR parity bits of the record field. This check sets bit 0 (CC Hardware Check) in the FSB external. During read operations, the parity bits develope from BR-7-D4.


Serder
Serdes Bit 6
Serdes Bit 5
Serdes Bit 4
Serdes Bit 3
Serdes Bit 2
Serdes Bit 1 Serdes Bit 0 Serdes Ouput
Write Trigger
Oscillator
DF Write Data


Serdes Output and Write Data

- A cyclic code and a bit count are developed during the writing of each field and then written following the field.
- During read operations, the cyclic-code and bit-count values are again developed and compared with the written values.
- An indicator byte is included in the cyclic-check to identify the writing control unit and file module.
- The operation of the cyclic-code register is checked after each write byte to ensure that the bit combination agrees with the count of entry parity bits.

The cyclic-check controls include the cyclic-code register, the gating for the indicator byte, and the bit-count byte. The fourbyte cyclic-check area following each record field is calculated and written during write operations. When a record field is read, the data bytes are used to calculate the cyclic code and the bit count to compare with the written values. The cyclic-code bytes are written by serially shifting the register while feeding the bits to the serial-data line. The indicator byte and the bit-count byte (BCA bytes) are set into the cyclic-code register and serially shifted to write in the same manner. During read operations, the register is again used to serialize the calculated values but th output feeds an OE logic compare with the entry bytes.

\section*{CYCLIC-CODE REGISTER}

The cyclic-code register consists of sixteen triggers connected a a shift register. The input trigger is position 0 , and the output trigger is position 15. The normal data entry for the register is through an exclusive-or circuit into position 0 . During data entry the output of position 15 is fed to the second input of the OR logic circuit to binary-add the bits without carry. Th regist triggers are reset to he zero state at he start of each feld. The uhic
The bitcount by is in a
register positions 15 through 8 . The identifier is entered into the cyclic-code register positions 7 through 0 in complement. Both BCA bytes are written from position 15 in complement. The indicator byte writes true value, and the bit count writes complement value.

The cyclic-code register is gated to enter the bits starting with the first byte of data in the field and ending with the last byte of the field. The two-byte calculated cyclic code is serially gated from position 15 to write or compare during count-decode 24 and 23. At the start of count-decode 22, the indicator and the bit-count bytes are set into the register. These bytes are serialized by the register to write (or compare bit count) during count decode 22 and 21.

BCA INDICATOR BYTE
The information in the indicator byte comes from two 4-position latch registers. Bits 0 through 3 contain the control-unit address used by the program to effect the write operation. This information is set into four latches by setting the number into the four high-order bits of the FBO and raising the set-CUA tag (bit 4 of FTO). Bits 4 through 7 of the byte contain the number of the physical file module addressed by the write operation. This number is the same as that stored for the low-order four bits on sense byte 4. The value is taken from the module-selected decode in the FMOD-L external that was returned by the selected module over the file interface. The full byte is set into the cyclic code register (positions 15 through \(8{ }^{\prime}\). to write true during 'count decode 22'.

\section*{BCA BIT-COUNT BYTE}

The bit counter consists of eight binary-connected triggers. Data bits being written or read, starting with the sync byte through the first byte of the cyclic code, are serially gated to the coun The carry from the high-order position of the counter is los ( 255 max) The true value of the counter is parale used to positions 7 through 0 of the cyclic-code register at the start of count decode 22. The value serializes in complement to the 'serial data' line during count-decode 21 to either write or compare.



Master Reset
Cyclic-Check Logic

During count decode 24,23 , and 21 of read and search operations, the cyclic-code register (pos 15) reads out serially to one side of an OE logic compare in complement. The other side of the OE logic compare is fed serially with the cyclic code and bit count being entered on the 'compare read data' line. The values being read are also in complement because they were written in complement. The output of the OE logic sets the data check latch if any bit position fails to compare. The data check latch also sets for a wrong sync byte when oriented and for a detected index while reading. Sense byte 0 bit 4 indicates the data-check condition when the unit-check status is indicated. e data check occurred during the reading of a count field, the sense byte 1 bit 0 is also set.

\section*{CYCLIC-CODE HARDWARE CHECK}

The cyclic-code hardware check operates only on read and write operations. The check operates onis on rad and during en the of of of processed The odd even count of the bits in the revister is compared with the odd/even count of the data-parity bits to that point of the record.
To understand the logic of this checking circuit, it is necessary to understand the resulting bit count in the register. The first byte read into the register binary-adds to zero in the OE logic and enters the \(0-7\) portion of the register with an odd/even count exactly the same as the first byte. The second byte does the register.

For the third byte of data, the \(8-15\) portion of the register is serially fed (pos 15) to the OE logic with the data to binary-add into the 0.7 portion of the register. The odd/even count of the bits at the output of the OE logic is always equal to the odd/ even bit count of the two factors entering the logic. The total count of bits in the OE logic output varies with the bit relationship the bits in the entry factors. The total odd/even relationship for even count of the parity bits of the data bytes entered.
To combine the count of both halves of the register, a second OE logic is used to binary-add these two factors with the output entering a binary trigger for the odd/even count. Because the check must be made following the entry of the new data byte, the odd/even count must include that byte. The output of the OE logic feeding position 0 of the cyclic-code register has the information that serials into the 0.7 portion of the register enclic or byta. , of these two fored into 8 second OE logic for the total odd/even count
The parity bit entering the FDR register with the data byte during a write operation and the developed SERDES parity bit for a read operation are counted by the parity-bit binary trigger. The odd/even binary trigger counting the output is tested agains the parity-bit binary trigger at the end of each byte. The odd/ even trigger is then reset at the end of the byte and set again for the next byte. The parity-bit trigger continues its odd/even count until the end of the field. A difference causes the 'cC解 (sense byt 4). An eror is also reported as an equipment check (sense byte 0 bit-3).
- CPU data and data being read from the file record are compared to determine a high, low, or equal condition.
- The microroutine determines the resulting action for the specified command.
- The file-scan operation allows blocking the compare circuits when an FF-byte mask is presented in the CPU data.

During search and scan operations, data is read from the appropriate field of a file record and compared with data from CPU storage. The CPU data is handled as write information and is serialized by the SERDES to the serial-data line. The 'standard read data' pulses are delayed one bit time by buffering with the 'compare read data latch to align them with the serial-data pulses,
craits a \({ }^{\prime}\) ' f the 'read sync gate' signal and is reset with the fall of the 'CC 're' signal to define the field. The output of the 'compare gate' trigeser gates the set of the compare latches. The two data sources trigger gates the set of the compare latches. The two data sources
are fed bit by bit to the set gates of the 'compare high' and 'compare low' latches with one signal inverted. When the bits match, neither compare gate is conditioned. A mismatch of bits causes the appropriate gate to be satisfied, setting the latch.
If either latch is set, indicating a detected mismatch, the input gating for both latches is blocked for the remainder of the compare The outputs of the 'compare high' and the 'compare low' latches are fed to the CPU for action by the microprogram.
The scan operation differs in that a detected FF-byte in the CPU data entered into the SERDES causes the compare gates to be blocked for the byte.
The compare circuits are also used to compare sync bytes during reading operations. The low-order three bits of the specified sync byte are gated from the SERDES with the bit ing. These three bits are compared with the last three serial data bits of the file sync byte. The equal-compare output
must exist before the field can be read.


\section*{READ/WRITE CONTROLS}
- The control unit raises the read, write, and erase bits on the file-bus-out (FBO) to control the selected file reading and writing.
- Gate latches are set by the operation and timing to control both the file and the control-unit operation.
- The 'write clock gate' selects the write clock and deselects the The 'write clock gate' selects the write clock and deselects the
read VFO during write operations and all control-unit clocking operations.

The IFA control unit has four latches that provide gating to control the read and write functions.
1. Write clock gate latch
2. Write gate latch
3. Erase gate latch
. Read gate latch
These gate latches are set by the appropriate mini-op code and the timing to start the operation. The outputs of the 'read gate' the 'write gate', and the 'erase gate' latches raise the respective the 'write gate', and the 'erase gate latches raise the respective bits along with the control-tag line gate the respective head and amplifier controls to read or write. These bits in the FBO are changed without dropping the control-tag line.

Write Clock Gate Latch
This latch controls the drive selection of the IFA clock. When the latch is set, the clock is driven by the write oscillator and is used for all write functions, clock-through operations and timeouts. When the latch is reset, the IFA clock is driven by the VFO circuits if operating. The normal set for the latch occurs at 'count decode 20 ' of a read operation because the last twenty bytes (gap) are clocked through. If a write operation follows, the latch remains set for the write operation. When a read function follows, the latch is reset when the count reaches zero. The latch set can be forced by the microroutine and at index time.

Write Gate Latch
This latch controls the write circuits in the selected file and the control unit. The latch is set when the write-gap mini-op is set with a count of zero. It also sets at index time if the index-start bit is in the mini-op. The latch normally resets when the 'count decode \(20^{\prime}\) point is reached and it is not a format operation. If it is a format operation, the 'write gate' is not reset until the index point. A command-overrun condition immediately forces the reset of the 'write gate' latch.

\section*{Erase Gate Latch}

This latch controls the erase head circuits in the selected file. The latch is set under the same conditions as the 'write gate' latch in all cases. The latch normally resets at 'count decode 15 ' if it is not a format operation. For a format sequence, the 'erase gate' must remain set with the 'write gate' until the index point. The 'selected index' signal resets the 'erase gate' latch. A commandoverrun condition forces the reset after the count has reached the decode 20 point. In all cases the 'erase gate' resets about five bytes after the 'write gate' to ensure proper track parameters.

Read Gate Latch
This latch controls the read circuits in both the selected file and the control unit. The latch is normally set with the read-data mini-op at the count zero point to allow the VFO and address-mark search It also sets at a count of zero when the index point is detected with the index-start bit in the mini-op. The latch can be forced by the microroutine. It is normally reset at the 'count decode 20 ' time. The reset is forced with the detection of the index point and fo an error-restart condition.


Read/Write Gate Controls

\section*{SHARE REQUEST CONTROLS}

- An IFA share request is developed after the FDR has been loaded during input operations or unloaded during output operations.
- The completion of the serial operation of a byte by the SERDES sets the data-request latch
- If the count has not reached zero and no error conditions have occurred, the output of the data-request latch initiates the share-request sequence.

The IFA initiates a share request to the CPU when it has moved a byte of data to the file data register (FDR) on an input (read) operation or removed the byte of data from the FDR on an output (write) operation. The count-ready signal must be present to indicate that there is available CCW count for the transfer. Each time it mo sets the 'count ready' lansh for ither and a count ontrol sorag ath with ith Trol storage along with the input or output latch. request' latch. The output level of the 'FDR full' latch and the setting of the input/output latches develop the share-request sign setting of the input/output latches develop the share-request signal. CCW count has been reduced to zero, the 'count ready' latch is reset to block further share requests.

\section*{Write or Search Operations}
- The data-request latch is set when a byte has been serialized.
- The byte in the FDR is transferred into the SERDES, and the share-request signal is developed.

During a write or search operation, the advance to the BR-O-DO time indicates that the previous data byte has finished serializing and that the new byte in the FDR must be transferred. The 'data request' latch is set if no blocking or error conditions have developed. For a write or search operation, the 'FDR full' latch 'data request honored' latch sets immediately, and the output -resets the 'data request' latch The latch cutput also gates the transfer of the FDR data to the SERDES. After a delay of 14 the FDR is reset and the 'FDR full' latch is reset for the next transfer. With the 'FDR full' latch reset and the output latch se the share-request signal is developed if the 'count ready' latch is still set. The reset output of the 'FDR full' latch gates the reset of the 'data request honored' latch, removing the interlock that blocks the next request. The 'FDR full' latch is set during the share-cycle after the new data byte has been loaded into the FDR register.


Share Cycle 1 Share Cycle 2
\(\begin{array}{llllll}\text { O.T } & \text { 1-T } & 2-T & 0-T & 1-T & 2-T\end{array}\)
Data Reg Latch Data Reg Hnrd_
 Read Share Cycle

Share Cycle 1 Share Cycle


Write or Search Share Cycle

\section*{Read Operation}
- The 'data request' latch is set when a byte has been deserialized.
- The byte is transferred to the FDR, and the share-request signal is developed.
For the read operation, the BR-7-D3 time indicates that a data byte has been deserialized and is ready to be transferred to the . transfer the SERDES to the FDR After a delay of 14 ns , the 'FDR full' latch is set The combination of the 'data réquest' signal and the 'FDR full' signal sets the 'data request honored' latch. The the 'FDR full signal sets the 'data request honored' latch. The latch and blocks a second transfer until the latch is reset. With the 'FDR full' latch set and the input latch set, the share-request signa is developed if the 'count ready' latch is still set. The 'FDR full' latch resets during the share cycle after the new byte is set into the FDR. The reset output of the 'FDR full' latch gates the reset of the 'data request honored' latch removing the interlock that block the next request


Share-Request Data Gates
- All data is transferred with the selector-channel sharecycle controls.
- The IFA transfers data one byte at a time the same as the non-buffered selector channel.
- In cases of share-cycle contention, channel 2 has first priority followed by the IFA and then channel 3.
- The honored share-cycle request initiates a timing sequence for the transfer.
- A share-cycle storage word is forced into the C -register to effect the transfer.
- The two share cycles follow the pattern of the basic storage word with address and count update.
All IFA data transfers are made using the selector-channel sharecycle controls. The current microroutine is stopped for the two control-word cycles (a storage word) for each data transfer All IFA data transfers are made using the selector-channel share cycle controls. The current microroutine is stopped for the two control-word cycles (a storage word) for each data transfer. An IFA data transfer is for one byte the same as for the nonbuffered channel. The share-cycle transfer makes use of a special storage word that is forced into the C -register and localstorage address gates by the file controls. During the two cycles, the data is moved into or from storage, the data address in load storage is incremented by one, and the count in local storage is decremented by one. The current control-word address is hel in the N2 and N3 registers and returned to the M2 and M3 registers during the last half of the second share cycle to con
tinue the operation. tinue the operation.

The IFA requests a share cycle when a byte deserialized by the SERDES register moves to the file-data register (FDR) during a read operation. For write and search operations, the request is made when the previous byte in the file-data register moves
into the SERDES register to be serialized.
the IFA, contention may occur in their share-cycle requests. the IFA, contention may occur in their share-cycle requests
Channel 2 is assigned first priority in case of simultaneous requests (at sample time). The normal channel priorities for channels 1 and 2 are reversed by gating the IFA to the channel-2 circuits and channel 2 to the channel- 1 circuits with an IFAinstalled line. At the output of the priority.circuits, the tw channels are reversed back to obtain the correct addressing controls. The IFA, being second in order, has priority over channel 3. A second request for the IFA or channel already taking a share cycle is blocked for one cycle to ensure reset of the request signal. Once a channel has taken a share cycle, it cannot again request until all of the other channels have had a chạce.

\begin{tabular}{|c|c|c|c|c|}
\hline Operation & \[
\begin{gathered}
c 0 \\
01234567
\end{gathered}
\] & \[
\begin{gathered}
C 1 \\
01234567
\end{gathered}
\] & \[
\begin{gathered}
\text { C2 } \\
01234567
\end{gathered}
\] & \[
\begin{gathered}
\text { C3 } \\
01234567
\end{gathered}
\] \\
\hline Output & 01100000 & 10111000 & 0x00yYoo & 00001000 \\
\hline Input & 01101000 & 10111000 & 0x00yYoo & 00001000 \\
\hline Skip & 01101000 & 10110100 & 0x00yrio & 00001000 \\
\hline
\end{tabular}

\footnotetext{
\(x=1\) for Control Storag
\(Y=1\) for Main Storage
}

C-Register Forced Bits For IFA Share Cycles

When the IFA or a selector channel has a share request, the timing latch and the share-request latch for the channel are set (IFA sets channel 2 ) except when the channel is already taking a share cycle or is interlocked by lower-priority requests. Any one of the share-request latches being set initiates the sharecycle sequence. The share-cycle clock is started at 1 -time of the following cycle except when that cycle is the first cycle of a storage word. The clock is started by setting the 'selector share request CPU' latch. At the following 0 -time, the 'share \(B\) cycle' latch is set to define the first of the share-storage cycles. The timing chart shows the relations of the clock outputs and the major control signals.
With the rise of the 'selector share request CPU' signal, the highest-priority channel having its share-request latch set has its share-cycle latch set. The output of the share-cycle hen gates the appropriate addresses and contros for the CPU' signal developed from the share-latch output blocks the previously addressed control word on the SDBO from entering the C-register and early decodes. At the same time, a storage word for the share cycle is forced into the C-register. The word for the share cycle is forced into the C-register. The forced through, gating with the channel share-cycle line and are not entered into the C -register. The channel command lines gate the appropriate bits into the C -register for the input, output, or skip control and the direction of the address update. During the first share cycle, the encoded local-storage address containing the data address of the IFA is gated. The data address is set into the \(M\)-register for the storage addressing. The address is then incremented by one and destined back to the originating local-storage address. Depending on the direction of the data movement, the appropriate file-data register and storage gates are set. The data follows the normal data paths either from fle function, the data move 1 SOB. h he cas of the read function, the second share cycle.
During the second share cycle, the encoded local-storage address is incremented by one for the address of the count value of the IFA. The count is decremented by one and destined back to the originating local-storage address.
A share request for a channel can be initiated during the second share cycle to follow immediately. No CPU cycle occurs between the second share cycle of the IFA sequence and the first share cycle of the channel sequence. The interlock that ensures that the channel share request is reset allows one CPU cycle to occur between share cycles for the IFA when no channel request has been made. The third and fourth sharecycle lines from the clock are used for second-cycle destining and retry controls. The IFA share latch is reset at ' 1 time delay of the second share cycle after the local-storage access for the count.


\section*{INDEX CONTROLS}
- All records on the disk file are referenced to a common inde point.
- Only the index signal of the selected module is returned to the control unit.
- The index signal causes a sequence of timed pulses to be generated for control.
- By forcing the high-priority (H3) trap, the microprogram is signaled for appropriate action.

The index point indicates that the file disk pack is at the starting position for all tracks. Several operations either must start at the index point; or if reading into the index point, a special sequence must be performed. As a result, a series of index pulses are developed following the sensing of the index point. They occur only when a head has been selected ereading or writing Before the index sinal from the
sequence, the 'allow 'line selected file can initiate the sequence, the 'allow index' latch must be set. During the bit is set and the control-tag line is raised. At the same time, a value is set into the byte counter for a time-out to allow head selection. When the count is reduced to one, the 'allow head condition' latch is set. At count zero, the 'head condition' latch is set. If the 'selected index' signal is down at this point in time, the 'allow index' latch is set to gate the pulse when it occurs. I the 'selected index' signal is raised at the time of head selection, the 'allow index' latch is not set until the pulse falls. This ensures that a full index pulse is available for the index sequence When either the 'selected index' signal occurs or the 'diagnostic index' latch is set, the index sequence is initiated. The sequenc is blocked if an error time-out is in progress. The gated index signal provides the gate for the development of the index sequenc \(1 . \mathrm{c}\) orientation latch and the bit ring are also reset The gext writeoscillator pulse occurring 200 nanoseconds later resets the '200 ns index' trigger and sets the 'delta 200 ns index' triges The output of this trigger provides a gate for the write/erase latches and sets the 'write clock gate' latch. It also provides the gate to set error conditions resulting from the index point. If the track is to be written, the write/erase gates are set immediately. The 'gate index' latch is set to block a repetition of the sequence, and the 'standard index' latch is set. When the third write oscillator pulse occurs, the 'delta 200 ns index' trigger is reset. The 'standard index' atch is reset at the next bit-ring-7 time, ending the basic index sequence.
If the index-start bit was not set in the mini-op, the 'standard index' signal resets the MOP and the counter, and forces a count of 26 for an index time-out. When the count is reduced to 20 , a request is made for a high-priority trap with the 'index trap' latch set. The microprogram index-trap routine determines if multi-track or overflow-record flags are set to require a head advance. If the head advance is required, the head is advanced
and the new head is selected with the normal head-selection time-out. After the head is selected, the home-address field is entered with a forced read-data operation. The original read-data information is stored until the HA entry is completed. The original read-data information is then returned to the FBAK Whes, and the operation is continued.
operation is sex-start bit is included in the mini-op, the operation is started with the 'standard index' signal by transferring
he count into the counter. The write gap begins by setting the write gate' and the 'erase gate' and writes the FF-bytes of the dex gap. The read-data operation begins by searching for the VFO and address mark for the home-address field.
A write operation that encounters the index point while
writing results in posting the track-overrun sense (Byte-1 Bit-1). \(A\) read operation that encounters the index point while reading a field results in posting the data-check sense (Byte-0 Bit-4)

Oscillator
Allow Head Condition
Head Condition Allow Index Selected Index 200 ns Index Delta 200 ns Index Gate Index Standard Index Index Trap
Index-Control Timing Chart



The IFA can operate with only one disk storage module at a time. The interface lines must be switched from one module to another as required by the program. The programmed address defines the file module to be selected. The selected module gates itself to the interface lines except for the file-data coax. The data switching is performed within the module-select circuits physically located in e 2319-AO1 for all eight possible modules,
Because the disk drives each have a module selection plug, the selection depends on the location of the module plug for the program that is entered into FMOD-U external feeds the module. program that is entered into FMOD-U external feeds the module-
selected interface lines to the disk storage modules. The module selected interface lines to the disk storage modules. The module
with the indicated plug brings up the module-selected line for its with the indicated plug brings up the module-selected line for its
physical address. Within the module, this line gates the controls physical address. Within the module, this ine gates the contr
to the interface. The selected line on the interface gates the data-read and write circuits to the data coax of the selected module. The module-selected line is also encoded and set into the FMOD-L external for use by the IFA.
The file-data coax serves for both read and write operations. The level of the line is normally in the logic-1 level held by the module load resistors when not in use. When writing, the control unit gates the line to the logic-0 level, blocking its use by the module read circuits. The line is taken to the logic-1 level for each bit to be written by the 'write data and write gate' line. For reading, the module gates the file-data coax to the logic-0 level to block its use by the control-unit. The line is taken to the logic-1 level for each bit entering for the raw-data line. The file-data coax lines to unselected lines are held at the logic-1 level by the module load resistors.


Disk Storage Module Select Circuits

\section*{THEORY of OPERATION}

\section*{DIAGRAM LEGEND}

The standard flow-chart convention has been modified slightly for the diagrams in this chapter for ease of explanation. Each chart is accompanied by a text description that covers the operation in greater detail.
The flow-chart diagrams are designed to show the normal of the operation with no errors. The basic command operations do not have branch conditions detailed. The start-1/0, hat-1/O, test-1/O, error-trap, ending, and interrupt operations hav he major branching conditions detailed. The branch condition
not shown branch out to set appropriate status and result in
ending the operation either through the error-trap or the ending routine.
A 'Test for Condition A' indicates that the condition specified must exist for normal operation. A ' Test not Condition \(\mathrm{B}^{\prime}\) indicates that the condition is not present. When both condition a branch are cailed, a diamond block is shown in normal convention.

\section*{BASIC IFA OPERATIONS}
- The initial selection sequence provides the status testing and the controls to start a file operation from the program.
- The routine starts by decoding the channel-1 (IFA) address and entering the CAW in the channel controls.
The IFA routine first determines that the control-unit and module addresses are valid for the system.

After determining that the addressed file module is not busy, he status indicators are reset before allowing the operation.
The sense information from the previous operation is reset, and the new information is set into the registers

The SIO operation enters a routine to enter the first CCW with he command.
- After determining that the command is valid, the operation stores the information in local storage for execution.
- The command code is decoded, and the operation is routed to he appropriate routine for processing

All IFA operations are initiated with channel instrucitons. The channel -1 address designates that the instruction is destined for the IFA control unit. After decoding the I/O instruction in the GAIC routine, the operation advances to the GLAA routine to read in the CAW and to decode he channel for execution. Th Doutine to perform the initial selection for the IFA operation. The routines up to this point are the same as those for any cha operation,
The GPAA routine first tests for valid control-unit. Tests are made to determine whether the channel is busy or is waiting for an interrupt. A start-1/O instruction cannot be initiated under the conditions, but a test-l/O instruction can be performed. The instrution is decoded to determine the path to be followed. The Anstruction is considered first.
test is made for the contingent-connection condition that indicates that the control unit has a unit-check status pending. Further tests are made for unselected status and control-unit end before the module is selected. During the module selection, the control-unit address (CUA) is inserted for use on write operations. Tests are now made for unsafe conditions and for possible seek or attention conditions at the file. If conditions indicate that the operation can proceed, he routhe is

The command is read from the first CCW and tested for a
possible no-op or restore command that should not clear the previous sense information. Otherwise, the sense information is set to zero to start the new operation. The P-register is set for file operation, the CAW is set into FM, and the unit address is set or ode is se to 011, and the routine is branched to the BPBA routine to start the operation.
The GPBA and BPBB routines enter the first CCW and decode the command to determine the appropriate routine to continue the operation. The first CCW word is entered into local-storage FD. register, and the command in the 0 -byte is tested for the TIC command. If the first command of a command chain is the TIC command, it is an invalid sequence and the program-check status command, it is an invalid sequence and the program-check status
is set. The second CCW word is read in, if the command is other than a TIC, and entered into local-storage FC-register. The command and the storage key are moved to their appropriate operating positions in local storage, and the S -register is set to zero.
The entry being considered valid, the command is decoded by testing two bits at a time until the combination defines either command group or indicates an invalid command to set the command-reject status. Four command groups and three

\section*{dividual commands are defined to be branched to thei} ppropriate routines:

\section*{1. Control}
2. Write
3. Read
. Search
4. Search
6. Read IPL

GPBE routin
GPBE routine
GPBD routine
GPBC routine
GPBK routine and GPBD routin

\section*{The command-reject conditions are branched to the file} error (GPCA) routine for handling.
The GPBA routine is also entered during trap routines to obtain the next CCW to continue the operation. If the statusmodifier bit is set, the CCW address is advanced by eight to skip the following command (TIC). The next command is tested for TIC, and if present, its address is entered as the next CCW address and tested for doubleword boundary. At this time, the routine reaches the SIO entry point, and the operation follows he same sequence. If the previous command contained the data with the assumption that it is the same.

\section*{\begin{tabular}{|l|l|l|l|l|l|}
\hline 0 & 0 & 0 & 0 & 0 & \(\times\)
\end{tabular}\(|\)\begin{tabular}{c}
0 \\
\hline
\end{tabular} \\ 01234567}

The no-op mini-op is used to effect time delays during hardware operation by setting an appropriate count value. The delay count are greater than 20 and cause the usual trap request when the ount is decremented to 20 . If the mini-op is issued with a count value of zero, a hardware reset is forced. The mini-op is used for head-select delay, index-gap delay, and the recalibrate setup time Fout.
For normal time delays and for the hardware reset, no bits are set in the mini-op. When the delay is to start after the index point the index-start modifier is added to the mini-op.
Entry of the no-op mini-op may occur in a high trap, a low trap or during an initial selection. The conditions for initial selection or during an initial selection. The conditions for initial selection and the count are loaded during the trap that initiates the operation No data is transferred to either read or write by the no-op mini-op. The next mini-op to be performed in the sequence is loaded during the trap at count-decode 20 . The next mini-op actually starts when the count has decremented to zero.

Microprogram
IFA Hardware
Disk Drive
Notes


\section*{Read Data Mini-Op \\ \begin{tabular}{|l|l|l|l|l|l|l|}
\hline 1 & 0 & \(x\) & \(x\) & \(x\) & \(x\) & 0 \\
\hline 0 & 1 & \\
\hline 0 & 1 & 2 & 3 & 4 & 5 & 6 \\
\hline
\end{tabular}}

The read-data mini-op is used to read any defined record field. This includes the home-address, count, key, and data fields as defined in the track and record format. The read-data mini-op is issued to enter a field for search and scan commands. The mini-op is also used by the program for entry of track information and to clock-through fields when oriented.
For a straight read operation, only the read bit (bit 0 ) is set in the mini-op. Modifiers are added to obtain special controls as follows: Bit 2 Addrs Mak
Bit 2 Address Mark
Bit 3 Search
Bit 4 Scan
Bit 5 Index Start
Bit 7 Skip

Data Che
Gates Compare.
Bit 4 Scan \(\quad\) Gates Compare Mask.
\(\begin{array}{ll}\text { Bit } 5 \text { Index Start } & \text { Starts Read at Index. } \\ \text { Bit } 7 \text { Skip } & \text { Blocks Data Request. }\end{array}\)

The serial data on the disk drive is read by the selected head and transferred to the IFA SERDES to deserialize by byte. The assembled byte is transferred to either the control storage or main torage area designated with a selector channel share cycle.
During the post-record gap (last 20 count) the microprogram bads the hardware registers with the mini-op, the required count, the appropriate sync byte, and the data-flow gates. Before reading the field, the VFO clock must be synchronized with the written rack and then the bit ring must be synchronized with the byte defined data. When this is completed, the data is transferred. During the reading of the data, the cyclic code and bit count are computed to compare with the values written with the record field. If the cyclic-check bytes do not compare, the transferred data contains an error that is signaled by the data-check indicator
\begin{tabular}{|c|c|c|c|}
\hline Microprogram & IFA Hardware & Disk Drive & Notes \\
\hline A Set High Trap Trap Honored & Count Decode 20 & & Count advanced with write clock. \\
\hline Devel Next Mini-op & Set FOP & & \\
\hline Devel Count ( \(L+25\) ) & Set FCH-FCL & & \\
\hline Devel Sync Byte & Set Byte in FDR & & \\
\hline Devel Data Flow Gates & Set CS or MS Gating & & \\
\hline & Set Data Flow In & & \\
\hline Set Count Ready & Move FDR to SERDES & & \\
\hline End High Trap & & & If count reaches 1 with high trap set; cmd-overrun is set \\
\hline \multirow[t]{14}{*}{B} & Count Decode 0 & & \\
\hline & Set MOP from FOP & & \\
\hline & Raise Read Gate & Read Amps Gated & \\
\hline & Drop Write Clock Gate & & \\
\hline & Reset Bit-Ring (3) & & \\
\hline & Advance Bit-Ring & Read Zero Data Bit & Bit-Ring used to count \\
\hline & Advance Bit-Ring & Read Zero Data Bit & 9 consecutive zeros. \\
\hline & //1 & //1 & Zcro Detect advs ring. \\
\hline & Advance Bit-Ring & Read Zero Data Bit & If a one-bit is read, \\
\hline & Bit-Ring \(=9\) zeros & & the count restarts. \\
\hline & Set VFO Gate Latch & & \\
\hline & Block Osc Trigger & & Gates VFO full pulse. \\
\hline & Set VFO Sync Gate & & \\
\hline & Force Counter to 8 & & Defines search time-0. \\
\hline \multirow[t]{4}{*}{C} & Devel VFO Output & Read a Bit & \\
\hline & Reset Block Osc Trig & & VFO now drives clock. \\
\hline & Syncs VFO to Read Data & Read FF Byte & \\
\hline & Release Gap Detectors & & \\
\hline \multirow[t]{4}{*}{D} & Sense Clock Gap & Read AM Byte & \\
\hline & Set AM-1 Trig & & \\
\hline & Sense Clock Gap & Read AM Byte & If 1 or 3 AM bytes are \\
\hline & Set AM-2, Rst AM-1 & & detected, sch restarts. \\
\hline
\end{tabular}


READ DATA MINI-OP (Read Count, Read Key, Read Data, or Read HA)


\section*{\begin{tabular}{|l|l|l|l|l|l|l}
\hline 0 & 1 & 0 & 0 & 0 & 0 & \(\times 1\) \\
\hline
\end{tabular}}

The write-data mini-op is used to write any defined record field This includes the home-address, count, key, and data fields as defined in the track and record format. The write-data mini-op writes only the actual data field defined except during formatting, when the 20 -byte post-record gap is also written.
For an update write operation, only the write bit (bit 1 ) is set in the mini-op. For a format write operation, the format bit (bit 6 is added to hold the write circuits active through the post-record gap.
The data from either the control-storage or the main-storage area designated is transferred byte by byte with a selector-channel area designated is transferred byte by byte with a selector-channe SERDES to write on the disk drive
During the last 20 bytes of the previous write-gap operation, the microprogram loads the hardware registers with the write-data mini-op, the required count, the appropriate sync byte, and the data-flow gates. Before performing the write-data operation, the write-gap operation including the writing of the sync byte must be completed.

When the gap is completed, the data is transferred. During the Witing of the data, the cyclic code and the bit count are computed be the end of the data record. Checks are the computed cyclic code to set the data check and CC-hardware-check indicators. For an update write operation the write-gate is dropped after writing the BCA bytes (count-decode20). The erase gate is dropped at count-decode 15. These gates are not dropped for a format-write operation, and the writing continues with forced FF bytes.

BC D E


Dec-0
Dec-24
Write Count, Write Kev, Write Data, or Write HA


\section*{\begin{tabular}{|l|l|l|l|l|l|l|}
\hline 1 & 1 & \(\times\) & 0 & 0 & \(\times\) & \(x\)
\end{tabular}\(|\)}

The write-gap mini-op is used to write the gap area just prior to lefined data area. This includes the home-address, count, key, and data fields as defined by the track and record format. The length the gap written varies with the associated data field to which it scoupled. The gap preceding key and data fields has a length of 21 bytes. The home-address field follows a 73 -byte index gap. The ap that precedes a count field is 23 bytes plus a variable length at allows for data skew in the previous record. The last eight bytes of all gaps contain the VFO and sync areas.
For the normal update write, the write-gap mini-op contains ly the read bit (bit 0 ) and the write bit (bit 1). Modifiers are added to obtain controls as follows:
```

Bit 2 Address Mark
Bit 5 Index Star
Bit 6 Format
Blocks writing AM
Indicates format write sequence.

```

For the write-gap operation, no data is transferred from storage. ge gap contains FF-bytes, 00-bytes, and AM-bytes that are forced in the IFA hardware. The sync-byte written as the last byte operation.
During the post-record gap (last 20 count), the microprogram loads the hardware registers with the mini-op and the count for he operation. The write-gap operation is started when the previous count reduces to zero. The write and erase gates are set at this point except when they are already set from a previous ormat-write operation.
The write gate allows both the clock and data bits to write an FF-byte if no blocking circuit is activated. The 00 -bytes are developed by blocking the data bits. The address-mark bytes ar developed by blocking the appropriate clock bits. The erase command sets the address-mark modifier in the mini-op to dines the surn defines the sequence of the bytes.
At count-decode 20, a trap is taken to enter the associated entered to write during the count-decode-0 time of the write-gap peration. The write and erase gates remain set through the following write-data operation.


WRITE GAP MINI-OP
\begin{tabular}{|c|c|c|c|}
\hline Microprogram & IFA Hardware & Disk Drive & Notes \\
\hline C Set High Trap Trap Honored & Count Decode 20 & \multirow[t]{7}{*}{Write FF-Byte on File} & FF-Bytes Continue to write on file. \\
\hline Devel Next Op \& Count & Set FOP, FCH, FCL Regs & & \\
\hline Devel Sync Byte & Set Byte in FDR & & Sync byte writes as \\
\hline Devel Data Flow Gates & Set Data Flow Gates & & last write-gap byte. \\
\hline Set Count Ready & Move FDR to SERDES & & \\
\hline \multirow[t]{4}{*}{End High Trap} & & & If count reaches 1 \\
\hline & & & with high trap set, cmd-overrun is set. \\
\hline & Count Decode 8 & \multirow[t]{2}{*}{Write FF-Byte on File} & \\
\hline & Decrement Count & & \\
\hline \multirow[t]{9}{*}{D} & Count Decode 7 & & \\
\hline & Set Wr Zero (BIk Data) & \multirow[t]{2}{*}{Write 00-Byte on File} & \multirow[t]{8}{*}{With the data bits blocked only the clock are written.} \\
\hline & Decrement Count & & \\
\hline & & Write 00-Byte on File & \\
\hline & Decrement Count & & \\
\hline & & \multirow[t]{2}{*}{Write 00-Byte on File} & \\
\hline & Decrement Count & & \\
\hline & & \multirow[t]{2}{*}{Write 00-Byte on File} & \\
\hline & Decrement Count & & \\
\hline \multirow[t]{8}{*}{E} & Decode Count 3 & \multirow{4}{*}{Write FF-Byte on File} & \\
\hline & Reset Write Zero & & \\
\hline & Decrement Count & & \\
\hline & Count Decode 2 & & \\
\hline & Block 5 Count Bits & Write AM-Byte on File & \multirow[t]{4}{*}{If AM modifier is set FF is written for AM.} \\
\hline & Decrement Count & & \\
\hline & Clock 5 Count Bits & \multirow[t]{2}{*}{Write AM-Byte on File} & \\
\hline & Decrement Count & & \\
\hline \multirow[t]{5}{*}{\(F\)} & Count Decode 0 & & \\
\hline & Set Write Sync Gate & & \\
\hline & Set Bit Count Time & & \\
\hline & Gate SERDES to Write & & Sync byte entered into \\
\hline & Serialize from SERDES & Write Sync Byte & FDR by write-data op. \\
\hline
\end{tabular}

\section*{Basic Control Command Execution}
- Control commands are executed with the file disoriented and with the low-priority trap
- The no-op command is processed immediately if it occurs during he înitial selection
- Each of the control commands is handled with an assigned portion of the GPBK routine
If another command is not chained, the operation branches to the ending routine to store status.

Control commands are processed with the GPBK routine after isorienting the file. The control commands are decoded in the GPBB routine, and with the exception of the space-count command are branched to the GPBK routine where the final decode is performed. When the control command is decoded as a no-op command and the entry is through the initial sequence, the ending status is presented and the operation returns to the GPBA routin or the next CCW.
If a control command enters the GPBK routine through eithe he high trap or the initial sequence, the initializing controls are set and a request for low trap is initiated. IFA is disys hig the cannot be disoriented until the index point is passed.
When the low-trap request can be honored, the operation is resumed with the final decoding of the command. Each of the control commands has a routine for handling the operation within the GPBK routine. At the completion of the selected routine, the operation is tested for possible error conditions. If no error exists, a test is made for the CC flag to determine whether the command is chained. When the command is chained, the operation returns to the GPBA routine for the next CCW. The low trap is not ended until the new CCW has entered its first mini-op into the contro nit. If the command-chain flag was not present or an error xisted, the operation is branched to the GPCG routine to store status and to end the operation.


\section*{Basic Data Command Execution}
- Data commands are executed by sequentially setting the appropriate mini-ops
- The mini-op information is entered into the control unit during a high trap.
- When the control unit finishes a mini-op, a request is made fo another high trap to enter a new mini-op
- At the end of a command execution, the command-chain flag returns the operation for another CCW command.
- If another command is not chained, the operation branches to the ending routine to store status

Data commands are processed with a sequence of mini-ops to control the operation. The command is decoded in the GPBB routine and branched to the appropriate routine for execution The execution routine provides additional decoding to define fields or special modifiers for the operation. The routine provide tests for sequence requirements and file-mask conditions to determine whether the operation can be executed. For some operations, the physical position or orientation of the record equires variations in the operation sequence. After the starting point is determined for the operation, the first step of the execution is selected.
A link address is set and the operation is branched to the GPBH routine to set information into the control unit. This information includes the mini-op, the count, and the sync byte; it also includes setting the appropriate gates for the operation. When the controls are set, the operation is suspended unti the conrol unit has mial te try is through the trap routine the trap and ad CP he enry to ind routine. When the control unit detects th
When the control unit detects that the count has been reduced High-trap enigh-try is request is set for the next mini-op information. link address and return the operation to the data-sequence routine. After appropriate tests, a new link address is stored and the operation branched to the GPBH routine to set the mini-o information into the control unit. After entering the information, the trap is ended. This sequence is repeated until the command has been executed.
With the final entry through the high trap into the data-sequence routine, a further test is made for the command-chain bit. When it is present, the operation returns to the GPBA routine to enter another command. After decoding for the appropriate data-sequence routine, the operation branches to the indicated routine. The high rap routine is not ended until the information has been sent he control unit for the first sep of he new command. If the GPCG routine to wer nat a GPCG routine to store tatus and to and the operation.


\section*{IITIAL SELECTION,START I/O}

The channel Start I/O instruction is used to initiate all disk-file operations through the IFA. The IFA has been assigned the channel- 1 address to the program. When the channel routines detect the channel-1 address, they branch the operation to the IFA. The AW carries the normal CCW address to effect the operation. The IFA first determines the status of the control unit and the addressed drive for operation. If they are ready for , instead an interrupt is pending, the control unit is busy, or the control-unit address is nvalid, the operation is ended with the condition code set to 1,2 , or 3 respectively The initial selection routine continues by testing for CUE status, first command ense, and unselected status on the file interface lines. The addressed module is then selected to test for status conditions. If none of these conditions exist, the initial selection outine branches to the CCW entry and decode routine.
The status or error conditions result in ending the initial selection routine after posting CC 1 status and storing the CSW.

\section*{A Operation and Channel Decode}
- The start I/O instruction is entered during the normal I-cycles
- The instruction is decoded as channel operation and branched to the channel routine.
- The CAW is entered and tested for validity.
- A decode of channel-1 branches the operation to the IFA routine.
- Tests are made for valid control-unit address, the interrupt latch, and the channel-busy latch to determine the routine to follow.
- A valid CU address and no INT or CHB condition is requit
nitial selection.



D Test First Command
- The first command is tested for a possible no-op or restore command that retains the old sense information.
- Zero sense bytes when the command is an active operation.


\section*{I Reset Gated Attention}
- Set read gate on bus-out and pulse th control tag line to reset the module attention.
- Set busy and DE status.


B Test for Error Conditions.
- A test is made for the erase-to-index from the previous operation.
- If the CUE status is pending, the routine is branched to the CC-1 ending.
- A test is made of the first command specified to determine whether it is the sense command.
- A test is made for any unselected status conditions indicating an equip. ment failur
- If none of these conditions exist, the operations is allowed to continue with the initial selection.

Test Selected Status
- The addressed module is selected to tes for its operation conditions.
- The status lines are tested to branch any unusual conditions to the CC- -1 ending.
- The 'gated attention' line is tested to determine whether the attention latch set in the module.
- If none of the status conditions or the gated-attention are present the initial sequence routine is continued.


Reset Registers for CCW Entry
- The CCW address from the CAW is entered into local storage as the current CCW address.
- The operating registers are set to zero to start the operation with the first command.
- The retry code is set to code 001, indicating a successful initial selection

F Test for Access Busy
- If the device address is valid, the CU address is set into the device-identifier register.
- After selecting the module, a test is made to determine whether the access is busy.
- When the access is not busy, the routine returns to the initial selection ending

G Set Busy Status
- A busy access causes the routine to branch to the CC-1 ending to store CSW.


\section*{Reset CUE Indicator}
- Set CUE and busy status to indicat the condition to the program.
- Reset the control-unit busy and contingent-connection latches.

\section*{Set Sense for Unselected Status}
- Set unselected-status and equipment check sense bits to indicate the condition.
- Set the unit-check status bit
- Store sense information in control storage.
- Set CU and device address in contro storage for reference.

K Store CSW, End CC-
- Set PCI status if the first CCW contained the PCI flag.
- Set log indication for not primary interrupt.
- Store channel and device status in CSW.
- If either channel-control check or the interface-control check status bits are set, the extended log is posted. (See "IFA Interrupt Routine.")
- The channel-busy latch is reset, and the module is deselected.
- The CC-1 indication is set, and the operation is returned to 1 -cycles.
 Test not Con-con
Test not HIO/HDEV Test not TiO
Set CUE, Busy Status
Rst CUB \& Con-
Test for SIO

\begin{tabular}{|l|l|}
\hline PAA & STCSW4 \\
\hline
\end{tabular}
Set Log not Pri Intp Save FTAG in IB (F900)
Test not TIO Test not Tio
Store Dev Stat,MS 44 \begin{tabular}{l} 
Asm CPU Det \& Chan Er \\
Store Chan Stat, MS 45 \\
\hline
\end{tabular} Zero Log 180,181,183 Test not Chan Ctri Ck est not Intf Ctrl Ck Rst Interface Check RTN Q ; Add 4

\section*{A FOURS}

GLAA \(\quad\) CNDCDE Set Cond Code 1
Set P-reg 3-bit Test not H5 Trap
RTN LNK (I-Cy)
-

The channel-busy and interrupt conditions that were tested early in the initial selectio Rutine are branched to set the CC-2 indication and return the operation to 1 -cycles. The only operating difference for the two conditions is that the channel-busy indicator is set for the CHB condition.
When it is determined that the instruction control-unit address does not agree with that assigned to the IFA, the operation is ended after posting CC-3. If a device address is presented that is invalid, the operation ends with the \(\mathrm{CC}-1\) posted and the unit-check and intervention-required conditions posted.

\section*{L Set Channel Busy Indicator}
- The channel-busy indicator is set to show that the operation found the CHB latch set.

\section*{M Reset Channel Busy Indicator}
- The channel-busy indicator is reset show that the operation found the CHB latch reset.
\(\mathbf{N}_{\text {Busy, End CC-2 }}\)
- Reset the 'inhibit traps' latch before setting the ending condition.
- The CC-2 indication is set, and the operation is returned to 1 -cycles.

0 Invalid Address, End CC-3
- Reset the inhibit traps latch befor ending the routine
- The CC-3 indication is set, and the operation is returned to 1 -cycles.


\section*{CCW Entry and Decode}

The CCW entry and decode routine is used to enter new CCW as it is required for processing the operation. The CCW entry outine can be entered under four conditions. These include th initial selection, a CC entry with status modifier, a CC entry whout staus mod with a te next CCW is entered and first tested for the TIC command. If the TIC is allowed, another command is entered from the TIC'ed to address (a second TIC is not allowed). The DC entry is exited after storing the new count and data address.
Initial selection and CC entries decode the new command to branch the operation to the appropriate routine for processing The read-IPL and sense commands are routed to the control routine for secondary decoding.

\section*{A Skip TIC Command}
- When entering with the statusmodifier bit set, the CCW address is advanced by eight (one CCW).

B Test Next Command for TIC
- Enter the next command from the current CCW address
- A test is made for the TIC command are the data address of the CCW.
- If the first command entered is not a TIC, the routine is branched to retain the information.

\section*{C Enter Next Command}
- Entry at this point is either from initial selection or a TIC'ed-to condition.

- Test for not a TIC command in th new entry, because a TIC at these
points is not allowed.
- Store the count and data address in local storage for processing.
- Test for previous CD flag to branch the CD entry.

D Advance Link Address
- A CD entry left its processing routine through a branch and link function
- Four is added to the link address to re-enter the routine at the next step.


\section*{E Mask and Decode Command}
- The four conditions of bits 6 and 7 f the command code define the initial decode.
- The sense branch after being tested for validity is branched to the control-op routine for processing.

- The control branch is furthe decoded for the space-count own routine.


\section*{SENSE COMMAND}
- The sense command reads up to six bytes of sense information stored in the file control into the specified address in main storage.
- The command can be executed only after the operating command sequence is completed or ended because the sense information is stored in the ending routine.

The sense command provides the means of reading the operationdeveloped sense information into CPU main storage. The data address of the command specifies the starting main-storage address for entry of the sense information. The normal count for the sense command is six bytes. TheSLI flag must be set on if any other count value is used. The sense command is normally issued by th supervisor program in its analysis of the status conditions. The contents of the sense bytes are defined under "Status and Sense Indications."
The sense information is not stored until the operating sequence is completed or ended through some error condition. This mean hat he inform has been completed. The cone sense information contains an indiator that causes the unit-check status, If the contingent-connection indicator is set, the microroutine does not allow operation with a different file module. The sense command can be processed on the previously selected module only.
The sense command operation is more fully detailed under "Sense Command" in the following pages.
\begin{tabular}{|c|c|c|c|c|}
\hline & Byte 0 & Byte 1 & Byte 2 & Byte 3 \\
\hline Bit 0 & Command Reject & Data Check in Count Field & Unsafe & Re \\
\hline Bit 1 & Intervention Required & Track Overrun & & On \\
\hline Bit 2 & Bus-Out Parity & End-of Cylinder & Serdes & Unsafe \\
\hline Bit 3 & Equipment Check & Invalid Sequence & \begin{tabular}{l}
Selected \\
Status
\end{tabular} & Write Current Sense \\
\hline Bit 4 & Data Check & No Record Found & Cyclic-Code Check & Pack Chang \\
\hline Bit 5 & Overrun & File Protected & Unselected File Status & End-of Cylinder \\
\hline Bit 6 & Track Cond Check & Missing Address Marker & & Multi-Module Select \\
\hline Bit 7 & Seek Check & Overflow incomplete & & \begin{tabular}{l}
Seek \\
Incomplete
\end{tabular} \\
\hline
\end{tabular}
vie 4. Physical File Address (See Text)

\section*{Sense Bytes}
- 'Six sense bytes are provided to report the file conditions to the program.
- Sense information defines conditions occurring in the control unit and the disk drive reported in the status.
The file control has provisions to transfer six bytes of information during the execution of the sense command. These bytes contain the details of conditions indicated in the status bytes along with other information that may be required for recovery from an error condition. Those conditions that are a direct expansion of the status set the uni-check status bit when first four bytes. That of sense bytes shows the information in the first four

SENSE BYTE-0
Bit-0 Command Reject: This bit indicates that the command presented cannot be performed. The command may be invalid orits information invald. The sequ A protected conditions may in additional sense bit may define the reason for the rejection.

Bit-1 Intervention Required: This bit indicates that the addressed disk file is not connected or for some reason is not ready.

Bit-2 Bus-Out Parity: This bit indicates that a data-parity error was detected during the transfer of information from the CPU to the IFA. The check is made in the IFA.

Bit-3 Equipment Check: This bit indicates that an unusual condition was detected in the control unit or the disk file. The condition is defined by bits in sense byte 2 .

Bit-4 Data Check: This bit indicates that an error was detected in the data coming from the file by the cyclic-code or BCA information. Reading into index and a wrong sync byte when oriented also set the data-check bit. An error in a count field also sets byte 1 bit 0 . The bit is not set for clock-through fields.

Bit 5 Overrun: This bit indicates that the CPU did not respond to either a share-cycle or a trap request in time to execute the command properly.

Bit-6 Track Condition: This bit indicates that an operation was attempted on a track that was flagged as defective. In multi-track operation, switching to a defective track or switching from an alternate track also sets the bit.

Bit-7 Seek Check: This bit indicates that the file was unable to complete the seek sequence. The address may be incorrect or it may be a hardware failure. It may also occur as the result of multi-track switching if a head-compare check is detected.

SENSE BYTE 1
Bit-0 Data Check in Count Field: This bit indicates that the indicated data-check (byte 0, bit 4) was detected while reading the count field. The error was detected by the cyclic-code or BCA checks.

Bit-1 Track Overrun: This bit indicates that a write operation was not completed by the time the index point was detected.

Bit-2 End of Cylinder: This bit indicates that the file has advanced beyond the last address of the cylinder on a multi-track operation before the end of the commandchain sequence.
Bit-3 Invalid Sequence: This bit indicates that the sequence of commands (CCWs) has violated the accepted practice. The 'command reject' (byte 0 , bit 0 ) is also set.

Bit-4 No Record Found: This bit indicates that the index point has been passed twice without finding the record on a single-track operation. It is also set with the 'missing address mark' (byte 1, bit 6) when the HA or RO field cannot be found.

Bit-5 File Protected: This bit indicates that the file-mask provisions are violated by the command. This includes basically the seek and write commands, but it also includes multi-track operations if the head seek is inhibited.

Bit-6 Missing Address Mark: This bit indicates that two successive count fields read had the same sequence flag (bit 0 ). The intervening address mark was missed. The bit is set with 'no record found' (byte 1, bit 4) if the HA or RO fields cannot be found.

Bit-7 Overflow Incomplete: This bit indicates that a record overflow operation has been stopped. The track condition (byte 0 , bit 6 ) is also set when the overflow wa to a defective track or from an 'semae (rite ' Th 0 bit 7), or 'end of cylinder' (byte 1 bit 2 ) indicators are st when the respotive conditions cause the stop.

SENSE BYTE 2
iit-0 Unsafe: This bit indicates that an unsafe operating con dition was detected in the file. These conditions include simultaneous read and write controls, multiple-head selection, and write/erase driver control failure.

\section*{Bit-1: Reserved}

Bit-2 SERDES Check: This bit indicates that a bit has either been lost or gained when the parallel-transferred data from the CPU lost or gained when the parallel-transter

Bit. 3 Selected Status: This bit indicates that the microprogram decode of the selected file status has yielded contradictory results.

Bit-4 Cyclic-Code Check: This bit indicates that a malfunction in the operation of the cyclic-code checking hardware has been detected.

Bit-5 Unselected Status: This bit indicates that one of the file status lines is active without any of the files being selected. This indicates a malfunction of either the status or selection controls.

\section*{Bit-6: Reserved}

Bit-7: Reserved

SENSE BYTE 3
These bits present the level of the selected file interface lines.

\section*{Bit-o Ready}

Bit-1 On Line
Bit-2 Unsafe
Bit-3 Write Current Sense
Bit-4 Pack Change
Bit-5 End of Cylinder

\section*{Bit-6 Multi-Module Select}

\section*{Bit-7 Seek Incomplete}

\section*{SENSE BYTE 4}

The bits of byte 4 identify the physical disk drive assigned to the given address. Only the four low-order bits are assigned. The same four bits are written as the low order of the BCA ind cator byte at the end of each field
\begin{tabular}{cc} 
Bits 01234567 & Physical Drive \\
00000000 & A \\
00000001 & B \\
00000010 & C \\
00000011 & D \\
00000100 & E \\
00000101 & F \\
00000110 & G \\
00000111 & H \\
00001111 & Module not defined
\end{tabular}

Note: Module not defined occurs when the identifier plug for the given address has not been inserted.

\section*{SENSE BYTE 5}

This byte is zero at all times except when an 'overflow incomplete (byte 1 , bit 7 ) occurs.

1234567 Hex Interrupted Condition
00000110 A read command was in progress.
00000101 A write command was in progress.
0010010125 A search-KD-equal was in progress, and the record is equal to this point.
\(0100010145 \quad\) A search-KD-high was in progress, and the record is equal to this point.
\(01100101 \quad 65\) A search-KD-high or -equal was in progress, and the record is equal to this point.
0101010155 A search-KD (any type) was in progress, and the record at this point is low. A search-KD-equal was in progress, and the record is unequal.
The status-modifier must not be set for the ending.
0111010175 A search-KD-high or search-KD-high/ equal was in progress, and the record to this point is high.
The status modifier must be set for the ending.

\section*{SENSE BIT ERROR CONDITIONS}

The sense bit error condition chart shows the common sense display of bytes 0 and 1 . The bits in the remaining bytes carry display of bytes 0 and 1 . The bits in the remaining bytes carry their individual definition and may occur with these displays. display sequence with byte 0 , bit 0 shown first.
\begin{tabular}{|c|c|c|}
\hline Sense Indication & Explanation & Error \\
\hline Byte 0, BO Command Reject Byte 0, B7 Seek Check Byte 1, B7 Overflow Inc. Byte 1, B3 Invalid Seq Byte 1, B5 File Protected & \begin{tabular}{l}
The IFA has received an invalid command code. An invalid seek address was received by the IFA. Overflow has been attempted, either to a defective track or from an alternate track. \\
The IFA has received an invalid sequence of commands. A command that violates the file mask has been issued.
\end{tabular} & \begin{tabular}{l}
Program \\
Program \\
Program \\
Program \\
Program
\end{tabular} \\
\hline Byte 0, B1 Intervention Req & \begin{tabular}{l}
The specified file is not "on line" and ready. \\
The specified file is not available.
\end{tabular} & \begin{tabular}{l}
Equipment \\
Equipment
\end{tabular} \\
\hline \begin{tabular}{l}
Byte 0, B3 Equipment Check \\
Byte 2, BO Unsafe
\end{tabular} & An unusual condition has been detected. (The condition is indicated in sense byte 2.) A File malfunction has been detected. & \begin{tabular}{l}
Equipment \\
Equipment
\end{tabular} \\
\hline \begin{tabular}{l}
Byte 0, B4 Data Check \\
Byte 1, BO Data Chk Cnt
\end{tabular} & \begin{tabular}{l}
A data error has been detected by the cyclic-check during the reading of the file record. \\
Wrong sync byte detected with the control oriented. \\
Read operation read into index. \\
The data error occurred while reading a count field.
\end{tabular} & \begin{tabular}{l}
Equipment \\
Equipment \\
Equipment \\
Equipment
\end{tabular} \\
\hline Byte 0, B5 Overrun & The CPU did not respond to either a share request or a trap request in time to execute the command. & Equipment \\
\hline Byte 0, B6 Track Condition & \begin{tabular}{l}
An operation other than HA or RO was attempted on a defective flagged ( \(\mathrm{B} 6=1\) ) track. \\
A multiple track operation has attempted to switch to the next track from an alternate track.
\end{tabular} & \begin{tabular}{l}
Program \\
Program
\end{tabular} \\
\hline \begin{tabular}{l}
Byte 0, B7 Seek Check \\
Byte 1, B7 Overflow Inc
\end{tabular} & \begin{tabular}{l}
A seek operation is incomplete because of hardware failure. \\
Home address did not compare on multiple track operation head switch. \\
Home address did not compare on an overflow operation head switch.
\end{tabular} & \begin{tabular}{l}
Equipment \\
Equipment
\end{tabular} \\
\hline Byte 1, B1 Track Overrun & Writing was not completed by the time the index point was detected. & Program \\
\hline Byte 1, B2 End of Cylinder & An end of cylinder condition was reached before satisfying the CCW chain in a multiple track operation. & Program \\
\hline Byte 1, B4 No Record Found Byte 1, B6 Miss Addr Mark & \begin{tabular}{l}
Two index points were detected on a single track without finding a match condition. \\
The HA or RO field could not be found.
\end{tabular} & \begin{tabular}{l}
Program \\
Equipment
\end{tabular} \\
\hline Byte 1, B5 File Protect Byte 1, B7 Overflow Inc & \begin{tabular}{l}
A multiple track operation violates the seek mask. \\
An overflow operation violates the seek mask.
\end{tabular} & \begin{tabular}{l}
Program \\
Program
\end{tabular} \\
\hline Byte 1, B6 Miss Addr Mark & Two successive count fields had equal flag bit 0 settings indicating a skipped record. & Equipment \\
\hline
\end{tabular}

Sense Bit Error Conditions

\section*{Sense Command}

IO-CC
The sense command provides the means of transferring the six bytes of developed sense information to main storage. The sense information contains the error conditions that resulted from the last operation. The sense command is normally the first command of a chain issued by an error-correction routine It cannot be the last command of a data sequence because the sense information is not posted until the ending routine. It is assumed for this diagram that the operation originates with the SIO instruction and ends chained to the next command.
The sense command is decoded as a control command. The initial selection or high-trap sequence entering the command is ended, and a low-priority trap requested to process. If the control unit had been previously oriented with the disk file, the orientation controls are reset.
The sense command stores the sense information at the designated data address of the command. This information has been retained in control storage and external registers by the control unit.

\section*{A Enter and Decode Command}
- The command is entered by the GPBA routine after entry from the SIO initiation
- The sense command is decoded as a contro command, causing a branch to the GPBK routine.
- The control-unit orientation is ended if the operation enters from a command-chain sequence (except when the format bit was set in the previous operation).

B End High Trap or Initial Selection
- Entry from the SIO initiation or the highpriority trap results in requesting a low. priority trap for processing.
- The initial selection entry ends the SIO instruction and returns to l-cycles after posting CC-0.
- An entry from the high trap to enter the command results in ending the trap and returning to the link address.


WAIT FOR LO TRAP WAIT FOR LO TRAP


C \({ }_{\text {Move Sense Information, IFA to Data }}\) Address.
- Sense bytes \(0,1,2\), and 5 are entered from control storage
- Sense byte 3 is the disk-file status as indicated by the FDS external
- Sense byte 4 contains the addressed module number as stored in the lower portion of FMOD.
- The six sense bytes can be stored in The six sense bytes can be stored in
different locations by a sequence of commands with the chain-data flag.
- A partial transfer of the sense information can be made if the SLI flag is set.

bal lotrap BALLO TRAP
Rst Ctrl Tag \(\& \mathrm{Hd}\) Sel Test for H 6 Trap
Set P -reg 95 Set P-reg 95 Test not No.Op Cmd Decode Sense Command
Enter Sense, CS (FFAC) \begin{tabular}{|l|l|}
\hline GPBK & STOREB \\
\hline
\end{tabular} Test not Skip Bit
Store Sense Byte-0 Store Sense Byte-0
Test not CCW-O/CD Test Cntr not Exit Test count for Byte-1
Move Sense Byte-1 Adv Byte Counter
\begin{tabular}{|l|l|}
\hline GPBK & SKIPCK \\
\hline
\end{tabular}
\(\frac{\text { Store Sense Byte-1 }}{\text { GPBK }}\) Store Sense Byte-1
Test not CCW-0/CD Test Cntr not Exit Test count for Byte-2 Move Sense Byte-2
Ady Byte Connter
\begin{tabular}{|l|l|}
\hline GPBK & SKIPCK \\
\hline
\end{tabular} Store Sense Byte-2 Test not CCW-O/C Test Cntr not Exit Test count for Byte-3
Move FDS for Byte-3 Adv Byte Counter
\begin{tabular}{|c|c|c|c|c|}
\hline & Byte 0 & Byte 1 & Byte 2 & Byte 3 \\
\hline Bit 0 & \begin{tabular}{l}
Command \\
Reject
\end{tabular} & Data Check in Count Field & Unsa & Ready \\
\hline Bit 1 & Intervention Required & Track Overrun & & On Line \\
\hline Bit 2 & Bus-Out Parity & End-of Cylinder & Serdes Check & Unsafe \\
\hline Bit 3 & Equipment Check & Invalid Sequence & Selected Status & Write Current Sense \\
\hline Bit 4 & Data Check & No Record Found & Cyclic-Code Check & Pack Chan \\
\hline Bit 5 & Overrun & File Protected & Unselected File Status & End-of Cylinder \\
\hline 6 & Track Cond Check & Missing Address & & Multi-Module Select \\
\hline Bit 7 & Seek Check. & Overflow Incomplete & & \begin{tabular}{l}
Seek \\
Incomplete
\end{tabular} \\
\hline
\end{tabular}

Byte 4: Physical File Address (See Text)
Byte 5: Record Overflow Codes (See Text) Sense Bytes

Test for Errors and Chain
- The CPU machine-check circuits detect transfer errors and branch the routine to the IFA controls for ending.
- The CC flag is tested to determine whether another command should be entered or the operation should be ended.


\section*{}

There is a Reader's Comment Form
at the back of this publication
以)

\section*{CONTROL COMMANDS}
- Control commands are used to initiate a function sequence and to set the file mask; no data transfer is made to/from the file.

The seek and recalibrate commands position the selected file access and select the head.
- The file mask inhibits all or a portion of the seek and write commands to protect the written file.
- The space-count command allows recovery of data fields of the record when the count field is defective
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Command Codes} & \multicolumn{2}{|l|}{Single Track} & \multicolumn{2}{|l|}{Multi-Track} \\
\hline & Hex & Binary & Hex & Binary \\
\hline \multicolumn{5}{|l|}{Control,} \\
\hline No Operation & 03 & 00000011 & -- & \\
\hline *Set File Mask & 1 F & 00011111 & -- & \\
\hline Restore (2321 Cmd) & 17 & 00010111 & & \\
\hline *Recalibrate & 13 & 00010011 & & \\
\hline *Seek & 07 & 00000111 & - & \\
\hline Seek Cylinder & OB & 00001011 & -- & \\
\hline Seek Head & 1B & 00011011 & -- & \\
\hline *Space Count & & 00001111 & & \\
\hline
\end{tabular}

The control commands perform a number of non-data functions hat with the exception of the seek commands have little in ommon with each other. All except the space-count command disorient the file-control timing relation with the disk file. Although hese commands do not involve the transfer of file data, some of hem do require one or more bytes of information from main storage to augment the command. This information is transferred during the initiating microroutine except for the case of the space count command.

No Operation (No-Op) command performs no actual function Oecause it disorients the file-control timing, the command can
Bertion used to skip a record when it is placed between a search and ead command. Is same condion causes a malfurction m fowing the or Als in equence indication The mo information to or from main storage. Except when the -index function is in progress, the no-op command is performed as a command immediate operation.

Set File Mask command is used to insert the one-byte file mask that defines the permissive write and seek functions that may be performed. Without inserting the file mask, all seek commands and write commands except the write-HA and write-RO commands may be executed. The mask may be inserted at the start of the command sequence or at some later point. It should not be set between related data commands, because the file timing is disoriented. The set-file-mask command must not be *These commands are more completely detailed on the following pages.


File Mask Set
r 80
Allow Write HA or RO
nhibit Write Count
Inhibit Write Count
Inhibit Write Key or Data \(\qquad\)
ile Mas Decode and Algorithm
set twice within a command sequence or the invalid sequence indicator is set. The data address of the command is for the onebyte mask. The file-mask chart shows the bit assignments for th mask byte and the algorithm set in local storage.

Restore (2321) command is not used for the IFA operation, but the command is not rejected. The reaction to the command by the control unit is the same as for the no-op command. The performed as a command immediate.
*Recalibrate command causes the selected file access arm in the 2319 to seek to cylinder 000 . The head and cylinder addresse for the file are set to zero for subsequent operations. The recalibrate command does not follow the sequence used for the normal seek operations. The command defines the new address without additional information bytes from main storage. If seeks are inhibited by the file mask, the recalibrate command cannot be executed.
*Seek command causes the selected file access arm in the 2319 to move to a new cylinder location and to set a new head selection. The do a address diagram defines the content of the address bytes, Bytes \(0,1,2\) and 4 are not required to address the 2319 files, but they must be set to zero to conform with other file systems. The file control compares the new cylinder address to the address presented by the selected file as its current address. From these figures, the direction and the amount of movement is determined and supplied to the selected file. The new
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multicolumn{2}{|c|}{BIN} & \multicolumn{2}{|r|}{cyl} & \multicolumn{2}{|c|}{HD} \\
\hline & Byte 0 & Byte 1 & Byte 2 & Byte 3 & Byte 4 & Byte 5 \\
\hline Binary & 00000000 & 00000000 & 00000000 & \[
\begin{array}{|c}
00000000 \\
\text { to } \\
1100
\end{array}
\] & 00000000 & \begin{tabular}{l}
00000000
to \\
00010011
\end{tabular} \\
\hline Hexadecimal & 00 & 00 & 00 & 00 to CA & 00 & 00 to 13 \\
\hline Decimal & 00 & 00 & 00 & 00 to 202 & 00 & 00 to 19 \\
\hline
\end{tabular}

Six Byte Seek Address
address is then set into the selected file cylinder addres register (CAR). The head address specified by the file address is also sent to the selected file without testing the old address. If full seeks are inhibited by the file mask, the seek command cannot be executed.

Seek-Cylinder command for the IFA is exactly the same as the full seek command. This command does not use the two high order bytes (Bin) of the file address and is required for selection in some file systems. The high-order bytes are still tested for a valid address (zeros). For the IFA, the file mask is interpreted to allow full-seek or cylinder-seek for either condition.

Seek-Head command causes the selected file in the 2319 to change its head selection without moving the access arm. The four high-order bytes of the file address are not used, but they must be a valid IFA file address. The new head address is se into the selected file head address register without changing the cylinder-address register. If head seeks are inhibited by the file mask, the seak head command cannot be executed.
*Space-Count command is used as an aid in recovering information from a defective track. If a poor read area is detected in the count field of a record, it is possible to retrieve the key and data fields by using the space-count command. The command attempts to identify the count-field location but does not enter the information or post an error. The data address of the command command defines three bytes in main storage to be used as the key length and the data length in reading the record. The defective record is usually located through a search on the previous record.

\section*{et File Mask, High Trap - CC}
he set-file-mask command provides the means of entering a mask byte tha defines the allowable write and seek commands to be processed. The entered mask applies for the remainder of the chaining sequence. The mask is reset at he end of the chaining sequence. The mask can be set at any point in the equence, but it can not be changed with another mask command. In the reset status, all seeks are allowed and all write operations except write-HA and write-RO. It is assumed for this diagram that the set-file-mask command is the first in the sequence and that it is chained to another command.
The set-fuel-mask command is decoded as a control command. The initial selection or high-priority trap sequence entering the command is ended and a ow-priority trap requested to process. If the control unit had previously bee riented with the disk file, the orientation controls are reset.
The mask is entered from the specified data address and decoded. Th ssigned bits are translated into an algorithm as shown in the chart. The lgorithm is stored in local storage register FW2 for use.

\section*{A Enter Command and Decode}
- The command is entered by the GPBA routine with entry from either the SIO initiation or chaining.
- The set-file-mask command is decoded as a control command, causing a branc to the GPBK routine.
- The control-unit orientation is ended if the operation enters from a commandchain sequence (except when the forma bit was set in the previous operation).

B End High Trap or Initial Selection
- Entry from the SIO initiation or the high-priority trap results in requestin low-priority trap for processing.
- The initial selection entry ends the SIO instruction and returns to I -cycles after posting CC-0.
- An entry from the high trap to enter th command results in ending the trap and returning to the link address.
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|r|}{start} \\
\hline GPBA & ccordc \\
\hline \multicolumn{2}{|r|}{Enter CCW Decode Cmd B6, B7} \\
\hline GPbB & OPDCOD 11 \\
\hline \multicolumn{2}{|r|}{Decode Control Cmds} \\
\hline GPBK & FMTCK \\
\hline \multicolumn{2}{|r|}{Rst Index passed Rst Prev Op Alg Test not Format bit Rst Ctri Tag \& Hd Sel Test for H3 Trap Rst Hi Trap Lch Set Chain-End Rst Set Lo Trap Lch RTN HI TRAP} \\
\hline \multicolumn{2}{|r|}{WAIT FOR LO TRAP} \\
\hline GPBK & \(\angle A D D R=D 480\) \\
\hline \[
\begin{aligned}
& \mathrm{BA} \\
& \mathrm{RA} \\
& \mathrm{Rs} \\
& \mathrm{Te} \\
& \mathrm{Set} \\
& \mathrm{Te} \\
& \mathrm{De}
\end{aligned}
\] & RAP g \& Hd Sel 6 Trap o-Op e Mask Op \\
\hline
\end{tabular}


File Mask Set Allow Write HA or RO Inhibit Write Count
Inhibit Write Key or Data Inhibit Write K

C Enter Mask Byte and Set
- The mask byte is entered from the data address and tested for zeros in bits 2, 5, 6 and 7
- Bits 0 and 1 are decoded to set the write algorithm.
- Bits 3 and 4 are decoded to set the seek algorithm.

\section*{D Test for Errors and Chain}
- The command flags are tested for the appropriate bits to allow continuing the operation.
- If the CC flag is present, the next command


\section*{Seak Commands, SIO - CC}
he seek commands provide the means of moving the access mechanism of the selected module from its existing position to the address designated. At the same time, a new head may be selected. The three seek commands are handled by the same microroutine. The resulting operation follows one of two pattern efined by whether the access arm is moved. A seek command may be issued t any point in the command sequence, but the type of seek specified must be allowed by the file mask. It is assumed for this diagram that the seek command soriginated by the SIO instruction and ends chained to the next command. The seek commands are decoded as control commands. The initial selection or the high-trap sequence entering the command is ended, and a low priority trap is requested to process. If the control unit had b
ented with the disk file, the orientation controls are resel
.ind dess designated by arm is th s the head address to be selected. The remainder of the bytes must be zeros

\section*{A Enter Command and Decode}
- The command is entered by the GPBA routine after the entry from the SIO initiation

The seek commands are decoded as control commands, causing a branch to the GPBK routine
- The control-mmit orientation is ended if the operation enters from a command-chain sequence (except when the format bit was set in the previous operation).

\section*{B End High Trap or Initial Selection}
- Entry from the SIO initiation or the high priority trap results in requesting a low. priority trap for processing.
- The initial selection entry ends the SIO instruction and returns to I -cycles after posting CC-0
- An entry from the high trap to enter the command results in ending the trap and returning to the link address.
start
 Decode Control Ops \begin{tabular}{|l|l|}
\hline GPBK & FMTCK \\
\hline
\end{tabular} Rst Index passed Rst Prev Op Alg Test not Format bit Kst CtrI Tag \& Hd Sel
Test not IFA Trap Test not Nooop Cmd Rst Syso 86 (SIO) Set Lo Trap Lch Set P -reg \(=92\)
Test not IPL

wait for lo trap


\begin{tabular}{|l|c|c|c|c|c|c|}
\cline { 2 - 7 } \multicolumn{1}{c|}{} & \multicolumn{2}{c|}{ BIN } & \multicolumn{2}{c|}{ CYL } & \multicolumn{2}{c|}{ HD } \\
\cline { 2 - 7 } \multicolumn{1}{c|}{} & Byte 0 & Byte 1 & Byte 2 & Byte 3 & Byte 4 & Byte 5 \\
\hline Binary & 00000000 & 00000000 & 00000000 & \begin{tabular}{l}
00000000 \\
to \\
1100 1010
\end{tabular} & 00000000 & \begin{tabular}{c}
00000000 \\
to \\
00010011
\end{tabular} \\
\hline Hexadecimal & 00 & 00 & 00 & 00 to CA & 00 & 00 to 13 \\
\hline Decimal & 00 & 00 & 00 & 00 to 202 & 00 & 00 to 19 \\
\hline
\end{tabular}

F Reset Attention and Test
- The module attention is reset by setting the read-gate bit on the bus and pulsing the control-tag line.
- The seek incomplete indicator is tested to determine that the operation was completed by the module.

G Reset Bus-Out and Test Chain
- The file bus-out register is cleared before. the operation is ended.
- If the CC flag is present, the operation enters the next command: otherwise, the operation is ended.


\section*{C Enter Seek Address}
- The six bytes of the seek address are entered one byte at a time and tested.
- Bytes \(0,1,2\), and 4 are tested for zeros.
- Byte 3 containing the cylinder address is tested for validity (less than 203).
- A further test of an invalid address is made to determine whether it is 255 used to force a seek incomplete.
- Byte 5 containing the head address is tested for validity (less than 20)
 Decode Cntr for byte Test Byte-2 for zer Set Retry Code oo
Adv Loop Cntr by Adv Loop Cntr by
Test not CCW-0/CD

V

D Enter Cylinder Addresses to Comput ifference
- The selected module CAR register is entered for the old cylinder address.
- A difference of zero or a head seek command is branched after setting th head register to the specified address.
- Set module cylinder address register and time out for set.
- No access movement takes place when the cylinder address is not changed.
- A backward seek difference is complemented. A forward seek difference send a direction indicator to the module with the head address.
\(\mathbf{E}_{\text {Set Module Registers and Seek Start }}\)
- Set difference register and time out for set.
- Set seek-start on bus and pulse contro tag.
- Wait for module to raise the gated attention signal when the seek is completed.


\section*{Recalibrate, SIO - CC}

The recalibrate command is used to return the access mechanism to cylinder 000 when it has been determined that the file is not reading the cylinder specified by the previous seek. In normal operation the recalibrate command is the first of a chaining sequence, but this is not a requirement. If a set-filemask command is issued before the recalibrate command, the mask must permit cylinder seeks. It is assumed for this diagram that the operation originates with the SIO instruction and ends chained to the next command. The recalibrate command is decoded as a control command. The initial selection or high-trap sequence entering the command is ended, and a lowpriority trap is requested to process. If the control had been previously oriented with the disk file, the orientation controls are reset.
No seek address is required with the recalibrate command because the return to zero implies the address. The head and cylinder address registers are reset to indicate the zero addresses. The attention line is raised by the selected module in the same manner as for the normal seek operation.

\section*{A Enter and Decode Command}
- The command is entered by the GPBA routine after entry from the SIO intiation.
- The recalibrate command is decoded as a control command, causing a branch to the GPBK routine.
- The control-unit orientation is ended if the operation enters from a chainommand sequence (except when the format bit was set in the previous operation)

B End High Trap or Initial Selection
- Entry from the SIO initiation or the high priority trap results in requesting a lowpriority trap for processing.
- The initial selection entry ends the SIO instruction and returns to I -cycles after posting CC-O.
- An entry from the high trap for a new command results in ending the trap and returning to the link address.


C Initiate Return-to-000
- The decoded recalibrate command tests the file mask to determine whether full seeks are permitted
- The return-to-000 bit is set on the bus, and the control tag line is pulsed
- A no-op mini-op with a count for 16 control delay.
- The write-clock gate is set to advance the counter.


\section*{D Reset Controls}
- Following the recalibrat time-out, the bus-out and tag lines are cleared.
- The 'chain end reset' line is raised to reset the control-unit latches before the operation is continued.
- Tests are made for the appropriate command flags to continue the operation.
- The control operation waits for the gated attention response from the addressed module before continuing.

E Reset Attention and Test Chain
- The module attention is reset by settin the read-gate bit on the bus, and the control tag line is pulsed
- The seek-incomplete indicator is tested to determine that the operation was completed by the module.
- If the CC flag is present, the operation enters the next command; otherwise, the operation is ended.


Space Count Command, CC - CC
The space-count command provides the means of salvaging data from records that have developed a defect in the count field. While processing the command th KL and DL information is entered from the data address specified in main storage. The key and data-field information can then be read in the usual manner with the appropriate command chained
The space-count command is normally issued chained from a previous command to orient the control unit. When chained to a search-ID, the space count command applies to the following record. If the space-count command is issued when the head is not selected, the command selects the head and orients the control unit to the index point. When followed by a second spacecount command, the operation applies to RO
The routine for the space-count command is similar to that of the read-count command except that the AM and skip modifiers are set in the mini-op. Following the dummy read operation, the KL and DL information is entered from main storage.

A Enter Command and Decode
- The space-count command normally enters chained from a previous command
- The space-count command is decoded first as a control command and then is branched to a special routine.

B Setup to Read-Count Field
- Test not previous write operation and set the file-mask to inhibit all write commands.
- The read-data mini-op with the AM and skip modifiers is set to clock-through the count field.
- The control-storage address and count information for entry of the count field.
- The \(O E\) sync byte is entered to identify the count field.
- The read data into control-storage gating is set for the operation.
- The flag BO is inverted to show the correct odd/even indication.


C Enter KL and DL Information
- The KL and DL information is entered into control storage from the data address specified by the CCW.
- The command flags are tested for the appropriate bits to continue the operation.

- Set select-head bit on the bus-out and raise the control tag line.
- Set count of 22 for selection time-out
- The write-clock gate is raised to control the countdown.

E Set Wait for Index
- Set the no-op mini-op with the inde modifier to locate the index point.
- The orientation latch is reset, and a count of 27 is entered for the delay.

F- Set Indicators
- The index-passed latch is set to indicate starting at the beginning of the track.
- The flag byte is zeroed because the first record is RO.
- The command flags are tested for appropriate bits to allow continuing the operation.

G Test for Errors and Chain
- The CPU machine-check circuits detect transfer errors and branch the routine to the IFA controls for ending.
- When the CC flag is present, the next command is entered


\section*{WRITE COMMANDS}
- Write commands divide into track-formatting commands and data-updating commands.
- Format commands are used in a sequence to create the initial track record format.
- The data-updating commands write new field information within the formatted record.
- The erase command in effect destroys the data of a written record because the area is rewritten without address marks.
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Command Codes} & \multicolumn{2}{|l|}{Single Track} & \multicolumn{3}{|l|}{Multi-Track} \\
\hline & Hex & Binary & Hex & Bina & \\
\hline Write & & & \(\cdots\) & \(\cdots\) & \\
\hline *Home Address & 19 & 00011001 & --- & \(\cdots\) & \(\cdots\) \\
\hline Record Zero & 15 & 00010101 & --- & \(\cdots\) & \(\cdots\) \\
\hline *Count/Key/Data & 1 D & 00011101 & --- & \(\cdots\) & \(\cdots\) \\
\hline Special CKD & 01 & 00000001 & -- & \(\cdots\) & \(\cdots\) \\
\hline Erase & 11 & 00010001 & --- & \(\cdots\) & \(\cdots\) \\
\hline *Data & 05 & 00000101 & ---- & \(\cdots\) & \(\cdots\) \\
\hline Key and Data & OD & 00001101 & ---- & \(\cdots\) & \(\cdots\) \\
\hline
\end{tabular}

All of the write commands, including the erase command, move information from main or control storage to write on the specified area of the track record. The write information for home-address and count fields is transferred as a block to control storage and then written from there. Because the write operations destroy any previously written information, the file control requires a chaining sequence that defines the track and eore wring. The write information for home-address and count fields is transferred as a block to control storage and then written from there. Because the write operations destroy any previously written information, the file control requires a chaining sequence that defines the track and record The first fing. The write commands divide into two groups. format frave commands in the list represent one group used epesent the second The last wo commands in the list poting A write operation tarts in for for 20 byte A wid through the post-record of the current field when two consecutive fields are written, the write controls remain set.
The format write commands are used to define the content and capacity of records on a track. Writing the count field defines the number of bytes that can be stored in the key field, if used, and the data field. Until the track format is changed, each field can accommodate only data records of the length defined by the count field. If the suppress-lengthindication flag is set, a shorter length field can be written bu the file control fills the remainder of the record with zeros and the cyclic-check bytes are written at the end of the defined field. Following a format write command, the remainder of the track is erased unless another format write command is chained.
*These commands are more completely detailed on the following pages.

During all write operations, information from main storage enters the IFA FDR register over the EBI using share cycles As required, the data byte is transferred from the FDR to SERDES and a share-cycle request refills the FDR. The bytes are serialized by the SERDES to feed the write-data generation circuits, where it is gated by is fed to the 2319 where the module switching gates the selected fite co ax to carry the information to tile circuits. The special bytes used in the associated gile write developed in the write-data generation circuits.

*Write Home Address (HA) command writes a new home-addres field on the track after locating the index point. This is a track-formatting command. This is the only write command that can be written without a previous search command or ntinuing write sequence. It does require a previous of the file mask to allow writing the home-address field.

Write Record Zero (R0) command writes the count, key, and data fields of the track descriptor record. This is a trackformatting command. This command requires either previous write-HA command or a successful search-HA command to execute. A file mask that allows the write-RO record must have been previously set.
*Write Count, Key, and Data (CKD) command writes the ful record area for records R1 through Rn. This is a track formatting command. The key and data fields can be writte with this command during formatting, or the count field he key and data fields are written with zeros supplied by he control unit, The key field can be omitted if the key henth is set to zero in the written count field When a data length is set to zero in the count field, that record defines the end-of-file to the system. This command must be chained from either a successful search-ID-equal, a write-RO, or another write-CKD command. In the case of the successful search, the read-data or the read-KD command can occur between the search and the write commands. The write-CKD command must be allowed by the file mask in order to execute.

Write Special CKD command is identical to the normal write-CKD command except that the overflow-record flag (bit ) is set in the flag byte. The special write command axcept the last. In subsequent read and search operations, the overflow-record flag bit indicates that another segment of the record follows on the next track. The command sequence required to execute is the same as for the write CKD command. The file mask must allow the write-CKD command.

Erase command is used to remove record information after a track-overflow condition. The operation is the same a with the write-CKD command except that no address a the a for the write CKD coment The file control remains busy during the erase comm
*Write-Data command writes the data field of the record with new information from main storage. The remainder of the track is not changed. The data length specified in the written
 his command requires that a successful search equal command of either the identifier or the key field precede the write operation. The file mask must allow writing the field.

Write Key and Data (KD) command writes both the key and the data fields of the record with new information from main storage. The count field of the record is not changed. The key and data field lengths written in the count field indicate the number of bytes that can be written in each field. If the key length is zero, only the data field is written. If \(\mathrm{DL}=0\), the EOF indicator is set and no data is written. This command requires a successful search-ID-equal precede the write operation The file mask must allow writing the key and data fields.

\section*{Write HA, CC - Write RO}

The write-HA command is a format command used to write the identifying address at the start of the track. The command writes the 65 -byte ( 753 bytes if long gap is written) index gap (FF bytes), the pre-record and VFO area, the five-byte home address, the check bytes, and the 20 -byte post-record gap ( \(F\) bytes). The write-HA command must be preceded by the set file mask to allow writing the area. The command must be followed by the write-R0 command, or the remainder of the track is erased (written with zeros). It is assumed for this diagram that the write-HA command is entered through command chaining after the mask is set to allow. The command ends with a ha to Tha
the file mask If alowed, the hed first be selected to rogainst signts The routine then sets the write gap sequence with the index bit set that the control unit is oriented and writing starts following index detection. The home-address data is transferred from the data address specified to th home-address area in control storage. The address information is needed for subsequent control. The actual writing of the address is from control storage.

- A count of \(30(5+25)\) is entered with the write-data-format mini-op.

A Enter Write-HA Command After a Set File-Mask Command.
- The write-HA operation must be allowed by the file mask or an invalid quence is reported.
- The control unit is not oriented when the operation starts because the head is not selected.
- The head-select bit is set on the bus, and the control tag line is raised

head select delay

B. Set Write-Gap Controls to Start After Index
- A count of 73 is set for writing the index gap and the VFO area.
- The write-gap mini-op is used with the index and format bits set.
- The start of the operation waits until The index is detected, and then writes the gap with FF bytes followed by th VFO.
- The sync-byte is not entered until the write-data controls are set.

Set Write-Data Controls for the Home Address Field
- The home-address field information is transferred from main storage to control storage before writing
- The OD sync byte is entered before the completion of the gap operation.

- The read data from control-storage gat is used during the writing of the homeaddress field.
- The twenty bytes of the post-record-gap area are written with FF-bytes at the end.

Test for Command Chaining
- Test command flags for the appropriat bits to allow continuing the operation.
- If the CC flag is present, the next command is entered.
- When the CC flag is not present, the operation is ended with the erase-tondex sequence as shown in the write CKD operation


Write Data, Search ID - CC
The write-data command provides the means to update the information stored in the data field of a record. The command writes the interfield gap the VFO area, the data information, the check bytes, and the 20 -byte post the VFO area, the data information, the check bytes, and the 20 -byte post search-ID-equal or search-key-equal to identify the record. Writing is also allowed in pre-identified sequences (a write-data command following a writedata command). The write-data command must be allowed by the file mask, or the operation ends in an invalid sequence. There are no requirements for additional commands to be chained to the write-data command. It is assumed for this diagram that a successful search-ID-equal was performed and that the write command is command-chained to the next command.
The write-data command is decoded as a write command and tested to determine whether it is allowed. The operation starts to write gap immediately following the post-record gap of the previous key field, or the count field if he key field is not used
is transferred from the specified main-storage address.

STAR
A Enter Write-Data Command After a Successful Search-ID
- When orientation is from the search-ID, the key field, if present, must be clocked through.

The write-data operation must be allowe by both the file mask and the previousop algorithm.

B
et Clock-Through Key Field Controls
- The key field is clocked with the read data-skip mini-op.
- A count of KL plus 25 is entered, and a sync byte of \(0 A\) is set.
- The store data in main-storage gating is set, but no data is transferred.


\section*{Set Controls for Writing the Interfiel} Gap (Data)
- A count of 21 is set to write the fixed interfield gap.
- The first thirteen bytes are written with FF-bytes followed by the eight-byte VFO area.
- The write-gap mini-op is set to write the gap.
- The sync byte is not entered until the write-data controls are set.


WRITE GAP (DATA)



D Set Controls for Writing the Data Field
- The 09 sync byte is entered before the completion of the write-gap operation.
- A count of DL plus 25 is entered along with the with the write-data mini-op.
- The read data from main-storage gating is used during the writing of the data
- The twenty bytes of post-record gap area are written with FF -bytes at the end.

E
Test for Errors and Chain
- The CPU machine-check circuits detect transfer errors and branch the routine to the IFA controls for ending.
- The CC command flag is tested to determine whether another command should be entered or the operation should be ended


\section*{Write CKD Search ID - CD - Format End}

The write-CKD command is a format command used to initially write a defined record on the track. The command writes the gaps, the VFO areas, the record information, and he check bytes for the count, key, and data fields. The write CKD command must be preceded by the write-RO, anothe Write-CKD, or a successulu search file mask. The command must be followed by another write-CKD, or or the remainder the track is erased (written with zeros) It is assumed
or this diagram that a successful search-ID-equal preceded
and that the write-CKD command was the last in the sequence.
he operation contains a chain-data sequence and the format
ending.

The write-CKD command is decoded a a write command but it must be allowed by the file mask and the previous-op algorithm. The operation starts to write gap immediately following the post-record gap.
The count-field data is transferred from main storage to control storage and is written from control storage. The key data-lid is storage addresses.

\(00 / 00|00| 00 \mid\) FF \(/\) AM \(\mid\) AM \(\mid 0 E\)
vFo

\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline\(F\) & \(C\) & \(C\) & \(H\) & \(H\) & \(R\) & \(K L\) & \(D L\) \\
\hline
\end{tabular}
count

C. Set Clock-Through Data-Field Controls
- The data field is clocked with the read-data-kkip mini-op.
- A count of DL plus 25 is entered and a sync byte of 09 is set.
- The store data in main-storage gate is set, but no data is transferred.

Det Controls for Writing the Inter-record Gap (Gap-3)
- An amount equal to \(4.3 \%\) of the KL and DL counts in the previous record is added to the fixed 21 -byte count for entry. Var Gap Computatio
Expand to 11 tim
Add 24 to 11 tim Drop Byte-3 (Div by 256
- The write-gap-format mini-op is set to write the gap.
- The gap is written with FF-bytes except for the last eight bytes containing the vFo.
- The sync byte is not entered until the write-data controls are set.

Eet Controls for Writing the Count Field
- The count-field information is transferred from main storage to control storage before writing.
- The 0 E sync byte is entered before the completion of the gap operation.
- A count of \(34(9+25)\) is entered with the write-data-format mini-op.
- The read data from control-storage gate is used during the writing of the count field.
- The twenty bytes of the post-record gap area are written with FF-bytes at the end.


H
Set Controls for Writing the Key Field
- The \(O A\) sync byte is entered before the completion of the write-gap operation.
- A count of KL plus 25 is entered along with the write-data-format mini-op.
- The read data from main-storage gat is used during the writing of the key field.
- The twenty bytes of the post-record gap area are written with FF -bytes at the end.

1 Set Controls for Writing the Inter-field Gap (Data)
- A count of 21 is set to write the fixed interfield gap.
- The first thirteen bytes are written with FF-bytes followed by the eight-byte VFO area.
- The write-gap-format mini-op is set to write the gap.
- The sync byte is not entered until the write-data controls are set

Set Controls for Writing the Data Field
- The 09 sync byte is entered before the completion of the write-gap operation.
- A count of DL plus 25 is entered along with the write-data-format mini-op.
- The read data from main-storage gate is used during the writing of the data field.
- The twenty bytes of the post-record gap area are written with FF-bytes at the


\section*{REMEMBER}

There is a Reader's Comment Form at the back of.this publication.

\section*{READ COMMANDS}
- Read commands transfer information read from the selected file into main storage.
- Read commands can be performed on either a single-track basis or on a multi-track basis.
- The read-IPL command forces a recalibrate operation before starting to read data from R1 of the track.
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Command Codes} & \multicolumn{2}{|l|}{Single Track} & \multicolumn{2}{|l|}{Multi-Track} \\
\hline & Hex & Binary & Hex & Binary \\
\hline Read, & & & & \\
\hline Home Address & 1A & 00011010 & 9A & 10011010 \\
\hline Count & 12 & 00010010 & 92 & 10010010 \\
\hline *Data & 06 & 00000110 & 86 & 10000110 \\
\hline Key and Data & OE & 00001110 & 8 E & 10001110 \\
\hline Count/Key/Data & 1 E & 00010110 & 9 E & 10011110 \\
\hline Record Zero & 16 & 00010110 & 96 & 10010110 \\
\hline IPL & 02 & 00000010 & & \\
\hline
\end{tabular}

All of the read commands, with the exception of the read-IPL, are similar. They cause information read from a specified area of the the previous data. Read commands do not require a previacing successful search to eqecute but a search is desirable to ens reading the correct record. Read operations start with the eight byte VFO/AM area to sync the clock and read through the cyclic check bytes. When two consecutive fields are read, each field is treated separately with the controls reset after each field. Read commands can be performed on either single-track or multi-track basis. In the latter case, when successive records are read through command chaining, the control unit advances to the next sequential head each time the index point is passed. This allows reading all of the records from the start to the end of a cylinder without interruption. Bit-0 of the command byte controls the multi-track function. A seek operation must be performed before the multi-track operation to ensure that the correct starting head number is in local storage. The read commands are not inhibited by the file mask.
During all read operations the information read is sensed by the read amplifiers and fed over the selected file co-ax to the module switch. The read information is gated to the raw-data line and fed to he VFO circuits, where the data bits are removed from the acking to drive the control unit The data bits are deserialized by CRERES into by Whe a byte is complet, it is transerred from the SERDES to the FDR and a share cycle request is made During the share cycle, the byte is transferred from the FDR over the EBO to the CPU storage. The home-address and count fields enter the control storage, and the key and data fields go into main storage.
*These commands are more completely detailed on the following pages.

*Read-Home-Address (HA) command reads the home-address field from the track after waiting for the index point. The information goes to control storage to be available to the control-unit and then is transferred to main storage as a block. No search operation is required to execute.
Read Count command reads the count field of the next record into control storage to make it available to the control-unit. The information is then transferred to main storage as a block. No previous search is required, but the operation should be record The RO count field cannot be read with this command.
*Read-Data command reads the data field following a successful search or from the next record, depending on the sequence. A search or from the next record, depending on the sequence. A reading the correct data field. The data field for RO can be obtained with this command if the search-ID-equal command is used to locate the record. If \(\mathrm{DL}=0\), the EOF indicator is set

Read Key and Data (KD) command reads the key and data fields of the same record or the next record into main storage. To read the same record, the file must be oriented following the count field (search-ID). No previous search is required but should be used when a specific record is required. The key and data fields for RO can be obtained with this command if the search-ID-equal command is used to locate the record. If the key length is zero, only the data field is read by the command. If \(D L=0\), the EOF indicator is set.
Read Count, Key, and Data (CKD) command reads the next full Read Count, Key, and Data (CKD) command reads the next full
record from the track and stores the information in main storage. A previous search is not required, but using the search T-equal command for the previous record ensures the correct If the ey lenth is zero, only the cound data fields are transferred. If DL \(=0\), the EOF indicator is set.

Read Record Zero (RO) command reads the full Ro record from the track after locating the index point. The information is transferred to main storage. No previous search is required. If \(D L=0\), the EOF indicator is set.

Read IPL command is used to read the first record from the selected file (cylinder 000, head 00 ) into main storage to star he program load sequence. This command can be used in a start-I/O sequence when the program requires. The command is forced from the console load key when the file address is specified. The file controls initiate a recalibrate command to move the access arm to cylinder 000 and head 00 . When th access an is ready, he fle concol forces the read-dat
OF indictor was
OF indicator is set.
Twenty-four bytes of data are transferred to the first twentyfour positions of main storage. In this information are the PSW file. Subsequent commands of read the reading of data from th file. Subsequent commands of read data enter the remaining is removed to allow ending the sequence.

\section*{Read HA, SIO-CC}
the read-HA command provides a means of entering the present track address into main storage. The command requires no special command sequence. The control-unit is reoriented at the index point before reading. A common usa
for the command is to orient the control unit at index before a search解 quence. is a The red HA comm is decoded as
 selected, the selection becomes the first step of the operation. After waiting index point, the VFO is synchronized and the address-mark and sync byte are detected before the field is read.
The home-address field information is read into control storage during the read operation. At the end of the field, the information is transferred from control storage to the specified data address in main storage

A Enter the Read-HA Command as the First Command of a Chaining Sequence
- Entering as the first command, the control unit is not oriented and the head is not selected.
- The read-HA command does not require consideration of either the file mask or the previous-op algorithm.

B Set Head-Select Controls
- Set select-head bit on the bus and raise the control tag line
- Set a count of 22 for a selection time. out.
- The write-clock gate is raised to contro the countdown.



Wait for index


BAL HI TRAP
RTN FL.Add 4


Set Wait for Index
- A no-op mini-op is set with the index hold modifier to wait for the index point.
- A count of 27 is set to time a delay into the index gap.
- The index-passed latch and the orientation latch are reset.

D
Set Controls for Reading the Home Address Field
- Set up the control-storage address and count for entry of the home address.
- Set the read-data mini-op without modifiers and a count of 30 for the operation.
- The \(O D\) sync byte is entered to identify the field.
- The read data into control-storage gating is set for the operation
- Counter is forced to 8 for AM search.

E Test for No Errors and Enter Home Address into Main Storage
- Test for good track and no transfer errors
- Transfer the home-address information into main storage if the command ski flag is not set.
\(\boldsymbol{F}_{\text {Test for Errors and Chain }}\)
- The CPU machine-check circuits detect transfer errors and branch the routine to the IFA controls for ending.
- The command flags are tested for appropriate bits to allow continuing the operation.
- If the CC flag is set, the next command is entered.


\section*{Read Data, Read Data - CC}
he read-data command provides the means of entering the informatian ecorded on the data field of the record. No specific command sequence is required for this command, but it is desirable to have identification of the record position before reading. It is assumed for this diagram that a sequence of read-data commands is being performed. The orientation is from the previous data field.
The read-data command is decoded as a read command. With the track oriented at the end of the previous data field, the count field must be read for the field-length information and then the key field, if present, must be field, the controls are set to read the data field of the next record
The data-field information is entered into the specified data address excep when the command skip flag is set.

A Enter the Read-Data Command Followin Previous Read-Data Command
- When the command follows another read data command, the control unit is oriented at the end of the data field.
- The read-data command does not require consideration of either the fil mask or the previous-op algorithm.

Set Read Count Field into Control Storage
- Set up control-storage address and count for entry of the count field.
- Set read-data mini-op without modifiers and a count of 34 for the operation.
- The \(O E\) sync byte is entered to identify the field.
- The read data into control-storage gating is set for the operation.
- Counter forced to 8 for AM search.
 GPBH
 Set OE Sync byte
Set Read Data O Set Read Data Op
Set CS Addr FFF3 Set CS count 9 Set count \(34(9+25)\) Rst Count Ready Rst CCW-O/WLR L Load Sync Byte
Rst Hi/Lo/CC Err L Set CS, Cnt Rdy, In Set Cs, Cnt Rdy, In
RTN HI TRAP; Rst Lch


Skip Key Field Controls
- The flag and length information read from the count field is entered into local storage
- Testing the key length for zero determines that the record has no key field.
- A partial setup is made for a skip-key sequence before the length is tested.


Test not End-of File Set Read
BAL FL

D
Controls for Reading the Data Field
- Set read-data mini-op without modifier and a count of DL plus 25 for th operation
- The 09 sync byte is entered to identify the field.
- The read data into main-storage gating is set for the operation.


145 TM 10-65

VFO


G Reset Gated Attention
- Set read-gate on bus-out and pulse the control tag line to reset module attention latch.
[C Enter First CCW
- Enter first CCW word and test that it is not the TIC command.
- Enter second CCW word and store both words in local storage
- Decode read-IPL command and branch the operation to the control-op routine for the recalibrate sequence.

\begin{tabular}{|l|l|}
\hline & \\
\hline GPBA & FRMSIO \\
\hline Enter 1st CCW Word \\
Test not TIC Cmd \\
Set Ind ifrev CD \\
Enter 2nd CCW Word \\
Move Cmd to LS \\
Set Key for Data Addr \\
Test not Prog Ck \\
Test not Prev CD Ind \\
\hline
\end{tabular}
\begin{tabular}{|l|l|}
\hline GPBB & CCWEND 00 \\
\hline \begin{tabular}{|l|}
\hline Mask for Search Op \\
Decode RCd CTd (B6,B7) \\
Test not Sch Op Bits \\
Test for Read IPL
\end{tabular} \\
\hline
\end{tabular}
- Test the seek-incomplete indicator to determine that the recal was completed
- Force the CC flag into the register to continue the operation.

H Set Head-Select Control
- Set head-select bit on the bus and raise the control tag line.
- Set count of 22 for selection time-out using the write clock
Rst Index Passed Rst Prev Op Alg Test not Format Bit
Rst CtrI Tags \& Bus Rst Ctrl Tags \& Bus Test not H3/H6 Trap
Test not Noop Cmd Rst Syso 66 (SIO) Set Lo Trap Lch
Set Lo
Set P -reg \(=92\)

- Wait for module to respond with its attention signal
F Reset Recalibrate Controls
- Drop control tag line and reset the control unit with chain-end-reset.


B Perform Initial Selection
- Tests are made for valid control-unit address, the interrupt latch, and the channel-busy latch to determine whethe ormed
- A test is made to determine that the erase-to-index from a previous operation is not in progress.
- A test is made of the first command to determine that it is not the sense command and the sense registers are reset.
- A test is made for any unselected status conditions indicating equipment failure.
The addressed module is selected to The addressed module is selected to
determine whether there is any selected status to prevent operation.
- Set the P-register for IFA operation and zero the operating registers.


GPAA Move CAW to Cs
Set Syso B6 (SIO) Rst CPU CK Register
Enter CU \& Drives Num Enter CU \& Drives Num
Test not Test Chan Test for Val CU Num


E. Set Controls for Recalibrate Operation
- Test file mask to determine that the recalibrate is allowed
- Set return-to-000 on bus-out and time-out for 4 usec.
- Raise control tag line and set recalibrate time-out for 16 msecs

the read-IPL is initiated by a start-1/ to 1 -cycles.


Wait for lo trap


Rst Ctri Tags \& Bu Rst Ctrl Tags \& Bu
Test for H 6 Trap Set P -reg \(=95\)
Decode Rd IPL (recal)
Test File Mask for Sk

wait recal timeout GPBH \(\mid A D D R=D 128\) BAL HI TRAP

Set Wait for Index Control
- The no-op mini-op is set with the index hold modifier to wait for the index point.
- A count of 27 is set for a delay after index detection.

J Set Controls for Reading the Count Field of Record 1
- The operation is transferred to the readop routine as a read-data command.
- The count field of record 1 must be located and read for the length information
- The control-storage address and count are set to enter the count-field information.
- The \(O E\) sync byte is set to identify the count field.
- The read-data mini-op is set without modifiers along with a count of 34 .
- The read data into control-storage gating is used to enter the information
- Counter is forced to 8 for AM search.
\(\mathbf{K}\) Set Controls to Skip-Through the Key Field
- Enter count-field information into local storage for processing.
- The key field may not be present, but it is not stored because this is not a key peration.
- The read-data mini-op is set with the AM and skip modifiers to skip-through the key field.
- If no key field is present, the mini-op is not used.

ALHITRADOR=D128 BAL HITRAP

\begin{tabular}{l|l|}
\hline \multicolumn{1}{|c|}{ GPBD } & GETSYC 00 \\
\hline \multicolumn{1}{|c|}{ BAL FL } \\
\hline \multicolumn{1}{|c|}{} \\
\hline
\end{tabular}

READ COUNT FIELD \(\mathrm{GPBH} \quad 1 \quad \mathrm{ADDR}=\mathrm{D} 128\) BAL HITRAP


> \begin{tabular}{l|l} \hline GPBH & SKPKEY \\ \hline \multicolumn{2}{|c|}{ Set RdDataAM, Kkip Op } \\ Rst Count Ready \\ Test for No KL \\ RTN FL; Add 4 \end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline ABC & D E & F & G H I & J & & & & & & & & & & & & & & & & & & & & & & & & & K & & & & & & L & & & & & 1 NO \\
\hline FIELD & \[
\begin{array}{r}
\text { DA } \\
\text { DATAl }
\end{array}
\] & & \begin{tabular}{l}
GAP \\
track end
\end{tabular} & \(\Delta\) & GAP & & & \({ }_{\text {A }}\) & & \({ }_{\text {PGG }}\) & AP.3 & & CATA & & PRG & P-2 & Vfo & - & & PRG & FAP-2 & VFO & DATA & C \({ }_{\text {c }}\) & \(\mathrm{PRG}^{\text {G }}\) & AP.3 & VFo & CATA & & PRG & GAP.2 & VFO & ¢ATA & & PRG & AP.2 & VFO & DA & & gap \\
\hline bytes & DL & 4 & Variable & index & 65 & 8 & & & 4 & 20 & V & 8 & 9 & 4 & 20 & 13 & 8 & KL & 4 & 20 & 13 & 8 & DL & 4 & 20 & v & 8 & 9 & 4 & 20 & 13 & 8 & KL & 4 & 20 & 13 & 8 & DL & 4 & 20 \\
\hline & & & &  & & & & &  & & & & . & & & A S & & & & & & & & & & &  & &  & & & & -OA & ync & & & & -09 & Sync & \\
\hline & & & 00 & \(0_{0} 00 \mid\) FF & AM|AM & & & c & c) H & H & & 100 & 00 00 & F & A \({ }^{\text {A }}\) & & & & & & & 00 & 00100 & 00 & FF/A & M A & & FFC & H & [ \(\mathrm{H}_{\text {R }}\) & KL & DL| & & & & & & & & \\
\hline
\end{tabular}
L. Set Controls for Reading the Data Field
- Set the read-data mini-op without modifiers for the operation
- The 09 sync byte is set to identify the data field.
- The DL (24) plus 25 is set into the counter for the transfer.
- The read data into main-storage gating is used to enter the 24 bytes starting at address 0000 .
- Counter is forced to 8 for \(A M\) search.

\section*{M Test For Errors and Chain}
- The CPU machine-check circuits detect transfer errors and branch the routine to the IFA controls for ending
- The command flags are tested for the appropriate bits to allow continuing the operation.
- Because the CC flag was forced during the read-IPL routine, the next CCW is entered from address 0008.
- The load-IPL operation continues by processing chained CCWs until the chain is broken before ending.
 CCORDC Enter Next CCW

N Test Error Conditions for Ending
- The previous information in the status and sense registers is cleared
- The channel-end and device-end status bits are set.
- The status conditions of the disk file are tested, and appropriate sense bits are set.
- The control-unit error conditions are tested, and appropriate sense bits are set.
- The sense information is stored, and th required status bits are set for the ending

\begin{tabular}{l|l|}
\hline GPCG & ENTRY1 10 \\
\hline
\end{tabular} Zero Sense Registers
Zero Device Status
Set CE \& DE Status Sero CE \& DE Status
Test for On-Line Test for On-Line
Test not Unsafe
Test not Multi-Module Test not CC Error Test not S/D Error Test not EOC
Test not Seek-Inc
Test not Trk Overru Test not Mot Mis-Addr-Mrk Test not Bus-O Parity Test not Data Check


The P-register is adjusted for CPU operation.
- After setting the PSW entry address to 0000 , the new PSW is entered
- The PSW factors are tested and positioned as the current PSW before returning the operation to the 1 -cycles routine.


\section*{SEARCH COMMANDS}
- Search commands compare main-storage data with data read from a track to locate a specified matching condition.
- The search commands can be performed on a single-track or a multi-track basis.
- Only a search equal command that is not truncated allows subsequent writing of information
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Command Codes} & \multicolumn{2}{|l|}{Single Track} & \multicolumn{2}{|l|}{Multi-Track} \\
\hline & Hex & Binary & Hex & Binary \\
\hline Search, & & & & \\
\hline Home Addr Equal & 39 & 00111001 & B9 & 10111001 \\
\hline *Identifier Equal & 31 & 00110001 & B1 & 10110001 \\
\hline Identifier High & 51 & 01010001 & D1 & 11010001 \\
\hline Ident Equal/High & 71 & 01110001 & F1 & 11110001 \\
\hline *Key Equal & 29 & 00101001 & A9 & 10101001 \\
\hline Key High & 49 & 01001001 & C9 & 11001001 \\
\hline Key Equal/High & 69 & 01101001 & E9 & 11101001 \\
\hline
\end{tabular}

Search commands fall into two groups. The search equal group is used for positive identification of an area and is required for all writing sequences and some reading sequences. The search high nd search high/equal groups are normally used for table lookup perations. This group cannot be used to locate for a writing quence. Both groups of commands perform the same function specified address in main storage. The output condition of the compare unit sets the status-modifier bit as an indicator when the result matches the command type. The search commands are not inhibited by the file mask
The normal command-chain sequence for a search operation is he appropriate search command followed by a TIC-8 command and then the read or write command to be executed. The search command is performed; and if the match condition does not occur, he TIC-8 command is read to re-execute the search command. This continues until the status-modifier bit is set, indicating that the match has been made. The status-modifier bit causes the TIC-8 the read or write - so is the read or write
ands can be performed on a single-track basis or on basis. For a single-track search, all records on the match. If no match is found, the In multi-track after passing the index point twice.
ntrol unit advances the head selection to the next sequentia head and continues the search. If no match is found, the search continues through the last track of the cylinder before ending the operation. Bit 0 of the command byte defines the multi-track unction. A seek operation must be performed before the multitrack operation to ensure that the correct head number is in local storage. If the full first track is to be searched, either a read-HA or read-R0 command should precede the search.
*These commands are more completely detailed on the following pages.


A normal search is for the full area of the field specified. A short or truncated search may be performed by using a smaller CCW count and the SLI flag set on. If that portion of the record meets the requirements, the status-modifier bit is set. No write commands can be performed after a short search.
During search operations with key and data fields, two data paths are present to provide the two sets of information to the compare circuits. The CPU and the main data paths of the IFA are set up for a write operation. Information from CPU main Torage from the FDR and a request is made for another share cycle The SERDES serializes the byte bit-by-bit to feed one side of the SERDES serializes the byte bit-by-bit to feed one side of the the second path, information is being read serially from the selected file to feed the other side of the compare circuits and the cyclic-check circuits (it does not feed the SERDES). The comparison is made bit by bit as the information is entering.
Search operations on the home-address field and the count-field identifier are compared in the CPU ALU and do not use the IFA compare circuits. The information from the selected file is entered into control storage using a normal read operation. The comparison is performed following the full field entry.

Search Home Address (HA) Equal command compares the home address as read from the track with data from the specified address area of main storage. In this case the track information enters control storage and is compared to main storage by the CPU ALU. An equal compare sets the status-modifier bit.


Count Area

Search Identifier (ID) Equal command compares the five bytes of the record count field that represent the identifier with the specified data address area in main storage. In this case the rack information enters control storage and is compared to tatus-modifier bit.

Search ID High command compares the five-byte track record identifier with the data from the specified area of main storage. The information is read into control storage and compared by he CPU. If the value of the track record identifier is greater than the value in storage, the status-modifier bit is set.

Search ID Equal or High command compares the five-byte track record identifier with the data from the specified area of main storage. The information is read into control storage and compared by the CPU. If the value of the track record identifier is equal to or greater than the value in storage, the statusmodifier bit is set.
*Search Key Equal command compares the key field being read from the track record with the data from the specified address of main storage. The information is compared by the IFA me circuits. An equal compare sets the status modifia bit.

Search Key High command compares the key field being read from the record track with the data from the specified address rea in main storage. The information is compared by the IFA compare circuits. If the value of the track key field is greater than the value in storage, the status-modifier bit is set

Search Key Equal or High command compares the key field from the track with the data from the specified address area in main storage. The information is compared by the IFA compare circuits. If the value of the track key field is either equal to or greater than the value in storage, the status-modifier bit is set.

\section*{Scan Command}

The scan commands are selective search commands.
- An FF-byte stored in any position of the search argument in main storage suspends the compare for that byte of the record.
The scan commands can be chained in either single-track or multi-track mode for operation
\begin{tabular}{|l|l|ll|l|l|}
\hline & \multicolumn{2}{|l|}{ Somand Codes } & \multicolumn{2}{|l|}{ Single Track } & \multicolumn{2}{l|}{ Multi-Track } \\
\cline { 2 - 5 } Command & Hex & Binary & Hex & Binary \\
\hline Search (Scan), & & & & & \\
* Key/Data Equal & 2D & 0010 & 1101 & AD & 10101101 \\
Key/Data High & 4D & 0100 & 1101 & CD & 11001101 \\
Key/Data Eq/High & 6D & 0110 & 1101 & ED & 11101101 \\
\hline
\end{tabular}

The scan commands provide a means of selectively searching file records. Instead of requiring that all bytes of a record match the stored argument, the scan commands allow selective by tes to be matched. When any byte of the search argument is set to FF, th IFA suspends the compare for that byte. The scan commands extend the search from the key field through the data field. The search is of the data field only, when no key field is written. If \(\mathrm{DL}=0\), the EOF indicator is set and the data is not compared. The scan function provides three commands that can be used for either single-track or multi-track operation. These command re normally chained in the same manner as the normal search search until the desired record is found. The status-modifier bit is presented when the selected bytes of the record match the masked argument as defined by the command. A short or truncated search is also possible with the scan commands by setting the CCW count to the lower number of bytes. For the single-track scan commands, all records on the addressed track can be read for the match. If no match is found the operation is ended after passing the index point twice. For multi-track scan operations, the records on the addressed as been detected the control-unit advances the head selection the next sequential head and continues the search. The operation

\section*{ontinuing Scan Command}
- Continuing scan commands allow restarting interrupted record overflow operations.
- These commands are originated from sense byte 5 when the operation is interrupted.
- The continuing command defines the original command or the status-modifier setting if the final condition has been determined.
\begin{tabular}{|l|l|ll|l|l|}
\hline & \multicolumn{3}{|l|}{ Single Track } & \multicolumn{2}{l|}{ Multi-Track } \\
\cline { 2 - 6 } Command Codes & Hex & Binary & & Hex & Binary \\
\hline Continue Scan, & & & & & \\
Search Equal & 25 & 0010 & 0101 & A5 & 10100101 \\
Search High & 45 & 0100 & 0101 & C5 & 11000101 \\
Search Equal/High & 65 & 0110 & 0101 & E5 & 11100101 \\
Not Status Mod & 55 & 0101 & 0101 & D5 & 11010101 \\
Set Status Mod & 35 & 0011 & 0101 & B5 & 10110101 \\
or & 75 & 0111 & 0101 & F5 & 11110101 \\
\hline
\end{tabular}
continues and the heads are switched with each passing of the index point until the match is found or the end-of-cylinder condition is reached. A seek operation must be performed before e multi-track sequence so that the correct head number is in local storage. Either a read-HA or a read-RO command should precede the scan-search to ensure a search of all the records on the first track.

Search Key and Data Equal command compares the scan argument in main storage with the information read from the key and data fields of the current record. An equal compare indication by the IFA compare circuits sets the status-modifier bit.

Search Key and Data High command compares the scan argumen in main storage with the information read from the key and data fields of the current record. If the value of the track record is greater than the argument in main storage, the status modifier bit is set.
Search Key and Data Equal or High command compares the scan argument in main storage with the information read from the ey and data fields of the current record. If the value of the main storage, the status-modifier bit is set.

When the scan commands are issued for long records written in the record-overflow mode, the CCW count is for a record on two or more tracks. If the record execution is interrupted for any reason, the operation is halted to allow the program to correct the condition. The normal reason for this interruption is the detection of a defective or alternate track following head switching. The contro unit stores the indication of the initiating command and the match condition reached in sense byte 5 . From this information, aperat seak to the , ppropriate track
The conditions that must be defined when the scan-search is interrupted are:
1. The original command condition of high or equal if the match has not been decided.
2. The final setting for the status-modifier bit if the match has been decided.
For example, if during an equal search the first segment was high, the continuing command says do not set the status-modifier bit. If the first segment had ended with an equal condition, the search. equal continuing command is given.

Continue, Search Equal command calls for a continuance of the ontinue, Search Equal command calls for a continuance of the
scan-search-equal command from the point that the operation was interrupted. The match condition has not yet been decided The the of fier bit is if the reander of compares with the argument.

Continue, Search High command calls for continuance of the scan-search-high command from the point that the operation scan-search-high command from the point that the operation
was interrupted. The match condition has not been decided. The remainder of the record is compared in the normal manner. The status-modifier bit is set if the remainder of the record is greater than the argument.

Continue, Search High/Equal command calls for continuance of the scan-search-high/equal command from the point that the operation was interrupted. The match condition has not been decided. The remainder of the record is compared in the norma manner. The status-modifier bit is set if the remainder of the record is either equal to or greater than the argument.
Continue, Do Not Set Status Modifier command calls for continuance of any scan-search command from the point that the operation was interrupted. The match condition has been determined as a mismatch and the status-modifier bit is not to be set for the ending status. The operation is

Continue, Set Status Modifier command calls for continuance of any scan-search command from the point that the operation was interrupted. The match condition has been determined as a match, and the status-modifier bit is to be set for the ending conditions develop.

These commands are more completely detailed on the following pages.

\section*{Search ID Equal, SIO - Equal Match}

The search-ID-equal command provides the means of locating a specified record on the track or cylinder. The command does not require a specific command sequence to perform, but it is normally followed by the TIC command. When the search ends in a match, the TIC command that follows is skipped and the second following command is performed. If the match does not occur, the is coired to causes with searst commard the reat on the nextrecord. It hould be chained from the read-HA command The search-ID-high and the sarch-ID-high/equal commands are performed in the same manner but with different match conditions. (A write operation can follow only the searchequal command.) It is assumed for this diagram that the search-ID-equal command is the first in a command sequence and that the operation ends in match.
The search-ID command is decoded as a search command. Because this is the first command, the head must be selected. (The control unit is not oriented.) Orientation occurs when the first count field is identified. In the case of a second search, the key- and data fields are not clocked-through, and the count field is located in the same manner as for the first search. If the search results match the command requirements, the status-modifier bit is set to cause the
ext command to be skipped (TIC).
The count-field information is entered into control storage in the same manner as for a read-count field operation. Following the entry, the IFA enters the information from the specified data address in main storage for comparison. The compare operation is performed in the CPU ALU. The main storage information is not retained for subsequent searches.

A Enter the Search-ID Equal Command as the First Command
- When the search command is the first command of the sequence, the head must be selected.
- The search-ID command does not require consideration of either the file mask or the previous-op algorithm.


VFO

\section*{}

COUNT
- Set the read-data mini-op without modifiers and a count of 34 for the operation.
- The OE sync byte is entered to identify the field.
- The read data into control storage gating is set for the operation.

Counter is forced to 8 for AM search.

B
Set Select-Head Controls
- Set select-head bit on bus and raise the control tag line.
- Set count of 22 for selection time-out.
- The write-clock gate is raised to contro the countdown.

C Set Controls for Reading a Count Field
- Set up the control-storage address and count for entry of the count field.

pbh select delay
BAL HI TRAP
 \begin{tabular}{|l|l|}
\hline PaC & HEADSL O1 \\
\hline Set OE Sync Byte
\end{tabular} Set OE Sync Byte
Set Prev Op Alg BAL FL

Dest for No Errors and Compare with Identifier From Main Storage
- Test for good track and no transfer errors.
- Enter identifier information from main storage one byte at a time.
- Compare with identifier read from fil using the CPU ALU.
- Set status-modifier bit if ALU compar matches conditions specified by the command
E. Test for Errors and Chain
- The CPU machine-check circuits detect transfer errors and branch the routine to the IFA controls for ending.
- The command flags are tested for appropriate bits to allow continuing the operation.
- If the CC flag is set, the next command is entered.

read count field

PBH \(|\)\begin{tabular}{ll} 
ADDR \(=D 12\) \\
\hline BAL \\
\hline
\end{tabular} BAL HI TRAP
RTN FL: Add 4
 Test for no Errors Test for Sch ID O Test for CCW-0 Get Flag Byte (CS)
Enter Cyl/Hd into LS Test 1st Rec/not MAM Save Flag Byte (LS) Enter R,KL,DL (LS)


Ent Ms CyI Byts, Comp Ent MS Hd Byts, Comp Test for CCW. 0 Test for No Error Test Op-Eq \& Comp-Eq Test not Ofl Rec/D Set Prev Op Alg
Set Status Modifier Test not CD Flag Test for CC/not SLI Test not IL
Test for Status Mod


\section*{Search Key, Search Key - No Match}
searchey commands provide a means of identifying a record from the ssociated key information. The commands may be used to locate the record in the manner of the search-ID commands, or they may be used for positive entification in random storage systems. The search-key commands are normally followed by the TIC command. The search-key command may pecify equal, high, or high/equal matches for the compare. When the search match, the TIC command that follows is skipped and TIC command command is entered. If the match does causes the search command to repeat on the next record. If it is desired to tart the search with the first record of the track, the seald be chained from read-HA command. It is assumed for this diagram that search-key command followed an unseccessful search-key command and that the present search did not result in a match.
The search-key commands are decoded as search commands. Because a previous search command was performed, the head is selected. The count field for the next record must be read in to obtain the length information. This is followed by the search-key operation. If the search results in a match, the status-modifier bit is set to cause the next command to be skipped (TIC). For the search-key operation, the key-field information being read enters one side of the compare unit as a read operation. The information from the specified data address in main storage enters the SERDES and is serialized to feed the other side of the compare unit. The key-field information read abs inmalio from in to the white check.
- The data field is clocked with the read data-AM-skip mini-op.
- The operation is the same as the clockthrough operation except that a data check condition cannot occur.
- A count of DL plus 25 is entered and a sync byte of 09 is set.
- The store data in main storage gating is set, but no data is transferred.

C Set Controls for Reading a Count Field
- Set up control-storage address and count for entry of the count field.
- Set the read-data mini-op without modifiers and a count of 34 for the operation.
- The OE sync byte is entered to identify the field
- The read data into control-storage gating is set for the operation.


D Set Controls for Searching the Key Field
- Transfer the count-field flags and length to local storage for the operation.
- Set the read-data mini-op with the search modifier along with a count of KL plus 25
- The OD sync byte is entered to dientify the field.
- The read data from main-storage gating is set for the operation.
- The search argument is transferred from main storage to SERDES and serialized.
- The serialized argument is compared with the key-field information being read.

\section*{E Test for Compare, Errors, and Chain}
- Set the status-modifier bit if the compar output matches the conditions specified by the command.
- The CPU machine-check circuits detect transfer errors and branch the routin to the IFA controls for the ending.
- The command flags are tested for appropriate bits to allow continuing the operation
- If the CC flag is set the next command is entered.


Set Rd-Data, Sch Op Test for K-field
Rst Count Read Rst CCW-O/WLR Lchs Load OA Sync byte Rst Hi/Lo/CC Err L
Set count KL +25 Test for Sch/Scan Op Set MS, Cnt Rdy, Out RTN HI TRAP; Rst Lc

BAL HITRAP 4
\begin{tabular}{|l|l|}
\hline GPBC & KEYSCH 10 \\
\hline
\end{tabular} Test Hi/Lo bits (Lo) Test for Ccw-0 Test not CD Flag Test for CC/not SL
Test not Status Mod
Test not Status Mod


Enter Next ccw

END

\section*{Search KD (Scan), Sch KD - Eq Match}
he search-KD (scan) commands provide the means of selective searching specific portions of records for defined information. The commands differ from the conventional search key in that when the stored argument contains an FF-byte that position is not compared. The normal command sequence for locating and identifying the record is read-count, search KD, and TIC-16. The identifier for the record to be scanned is stored for use when the match occurs. The search-KD command may specify equal, high, or high/equal matches or the compare. When the search (scan) ends in a match, the TIC command hat follows is skipped and the second following command is entered. If the match does not occur, the TIC command causes the read-count and the searc D com mands to be repeated for the next record. It is assumed for this erch-KD Command This causes the read-count operation to oceur with , urrent command
The search KD (scan) commands are decoded as search commands. Because previous command was executed, the head is selected. The count field must be read to obtain the length information. This is followed by the search-KD operation that includes first the key field; then the data field. The mini-op scan modifier is set along with the search modifier to recognize the FF-bytes. If the search results in a match, the status-modifier bit is set to cause the next command to be skipped (TIC),
For the search-KD operation, the key-and data-field information being read enters one side of the compare unit except during the bytes indicated by the F-bytes. The information from the specified data address in main storage enter the SERDES and is serialized to feed the other side of the compare unit. The entire key- and data-field information read also enters the cyclic-code and th bit-count registers to perform the data checks. The information from main storage has the normal write checks.

A \(_{\text {Enter the Search-KD Command After }}\) Previous Search
- Because the search is not the first data command, the head has been selected.
- The search-KD command does not require consideration of either the file mask or the previous-op algorithm.



B Set Controls for Reading the Count Field
- Set up control-storage address and count for entry of the count field.
- Set read-data mini-op without modifiers and a count of 34 for the operation
- The 0 E sync byte is entered to identify the field.
- The read data into control-storage gating is set for the operation.

\begin{tabular}{|l|r|}
\hline GPBH & \\
\hline
\end{tabular} Set Rd-Dat/Sch/Scn Op
Test + Kor Key Fiedd Test for Key Field
Rst Count Ready Rst CCW-O/WLR Lchs Load OA Sync Byte Rst Hi/Lo/CC Err Lchs Set Count to \(K L+25\)
Test for Sch/Scan Op Tet Ms, Cnt Rdy, Out RTN HI TRAP; Rst La

D Set Controls for Searching the Data Field
- Set the read-data mini-op with the search and scan modifiers along with a count of \(D\) plus 25 .
- The 09 sync byte is intered to identify the field.
- The read data from main-storage gating is set for the operation.
- Counter is forced to 8 for AM search.
- The search argument is transferred from main storage to the SERDES and serialized
- The serialized argument is compared with the data-field information being read (FF bytes are not compared).

C Set Controls for Searching the Key Field
- Transfer the count-field flags and length to local storage for the operation.
- Set the read-data mini-op with the search and scan modifiers along with a count of KL plus 25.
- The \(O C\) sync byte is entered to identify the field.
- The read data from main-storage gating is set for the operation.
- Counter is forced to 8 for AM search.
- The search argument is transferred from main storage to the SERDES and serialized.
- The serialized argument is compared with the key-field information being read (FF bytes are not compared).


\section*{TRAP AND ENDING OPERATIONS}

FA operating sequences use a group of trap routines to allow trapping into CPU operations and to end the operations. These are discussed under a common heading because of the direct relation between the error-trap routine and the ending.

\section*{Trap Routines}
- Trap routines allow the hardware to request CPU (IFA) time to process a condition encountered.
- An honored trap request interrupts the current operation to process the trap routine.
- When the routine is completed, the CPU returns to the interrupted operation.

The trap routines, when requested through hardware conditions, are allowed to interrupt the existing operation as soon as the operation priority permits. The address of the next step of the existing microroutine is stored as a link for return. The trap controls insert the address of the sequence for the requested trap. When the trap sequence is completed, the link address is entered to resume the interrupted sequence.
The IFA has six trap routines that can be requested by hardware conditions. Four of the traps are of high priority, using the H3 indicator for trap control. This priority is below the machinecheck trap but above all other channel traps. Two of the traps are of lower priority, using the H6 indicator that allows interruption by other channel traps. The following chart shows the traps, their priority, and the starting address of the trap microroutine
Gated Attention Trap
H3 D120 GPBK
*Index Trap
H3 D124 GPCE
Mini-Op (High) Trap
*error Trap
Control (Low) Tr
H3 D12C GPCG
H3 D12C GPCG
H6 D480 GPBK
ted Attention Trap is requested when the selected file has completed a seek operation and has responded with its attention signal. The trap routine responds by forcing the attention to reset and then proceeds with the next chained command.
*/ndex Trap is requested when the index point is encountered during an operation without the index-start op-bit being set. If data is transferring, this represents an overrun and must b handled by the trap routine In cases where data is not transferring, the indicators are tested to deteris 0 the head should be advanced and the operation continued on
* These traps are more completely detailed on the following pages. The remainder of the traps appear within other flow charts in this section
the next track. When the head is not advanced, a test is made for a previous index trap, indicating that the record is not on the track. The indicators are set, and the operation is branched to the ending routine.
Mini-Op (High) Trap is set at the count-decode-20 time for each mini-op performed unless an error developed. This routine immediately enters the link stored in the FL-register to resume the command operation in progress. The trap is ended when the operation has loaded the next mini-op information and stored a new return link.

Error Trap is set at count-decode-20 time if an error condition has developed in the mini-op processing. When the error-trap sets, the mini-op trap is not set. The error indicators are set before allowing the operation to branch either back to the command operation or to the ending routine.

Control (Low) Trap is requested by the microroutine when a control command is processed. When the previous operation is completed, the file controls are disoriented; thus the high priority is not needed. The trap ends after the control command
is initiated. is initiated.
Diagnostic Trap is set when the CE panel switches (2319) are set to perform inline diagnostics. The customer's program mus not be using the IFA at the time. The trap ends after the diagnostic operation specified has been initiated.

\section*{Ending Sequence}
- The ending sequence tests for error conditions to develop the appropriate sense and status bytes.
- Ending during initial selection causes the status to store in the CSW.
- After initial selection, the status is stored in the interrupt buffer until interrupt.

The ending sequence provides the housekeeping to record the result of the operation and to reset the necessary controls. The entry to the routine can be as the result of detected error conditions or it can be the result of completion of the programmed sequence. In either case the routine tests for all error conditions and stores the appropriate sense and status bytes. During initial selection, the status is stored in the CSW. When the operation is no longer in initial selection, the status is stored in the CSW. When the operation is no longer in initial selection, the status is stored in the interrupt buffer, starting at control-storage address F904 for access by the this routine if the oprion is ill in intial selection the bout ark permits. The following sections the isfor logout mask permits. The following sections show the information

\section*{Sense Bytes}
- The sense information is stored in control storage for access by the sense command.

The first four bytes of sense information are stored at control storage address FFAC, from which the information is transferred by the sense command. This section contains only a chart of the our sense bytes. The detail of these bytes is discussed under "Sense Command."
\begin{tabular}{|c|c|c|c|c|}
\hline & Byte 0 & Byte 1 & Byte 2 & Byte 3 \\
\hline Bit0 & Command Reject & \begin{tabular}{l}
Data Check \\
In Count \\
Field
\end{tabular} & Unsafe & Ready \\
\hline Bit 1 & Intervention Required & Track Overrun & & On Line \\
\hline Bit2 & Bus Out Parity & End of Cylinder & Serdes Check & Unsafe \\
\hline Bit3 & Equipment Check & Invalid Sequence & Selected Status & Write Current Sense \\
\hline Bit 4 & Data Check & No Record Found & Cyclic-Code Check & Pack Change \\
\hline Bit5 & Overrun & File Protected & Unselected File Status & End of Cylinder \\
\hline Bit6 & Track Cond Check & Missing Address Marker & & Multi-Module Select \\
\hline Bit7 & Seek Check & Overflow Incomplete & & Seek Incomplete \\
\hline
\end{tabular}

\section*{Status Bytes}
- Bits 32 through 39 of the CSW define the unit status.
- Bits 40 through 47 of the CSW define the channel status.

The status bits carry the standard System/360 channel designations, but in some cases are redefined for the IFA operation. The CSW bit numbers are shown after the bit name.

Unit-Status Byte
Bit OAttention (CSW-32) - This bit is not used for IFA/2319A operations.

Bit 1 Status Modifier (CSW-33) - This bit is set as the result of a successful search-command operation to indicate that the condition has been found. The status-modifier bit is also se with the busy status (bit-3) to indicate control-unit-busy.

Bit 2 Control Unit End (CSW-34) - This bit is set if the contro unit-busy has been presented and the condition has ended. The control-unit-end bit is also set with the unit-check status (bit 6) when a check condition occurs after the device end.

Bit 3 Busy (CSW-35) - This bit presented alone in an initial status indicates that the device is busy. The busy bit is also presented with the status modifier (bit 1 ) to indicate that the control unit is busy with an erase sequence.

Bit 4 Channel End (CSW-36) - This bit is set at the end of the channel operation of each command.

Bit 5 Device End (CSW-37) - This bit is set with the channel-end bit for most commands. The device-end bit is set later whe the access mechanism is ready after a seek or recalibrate command. Device-end is also presented when an attached driv goes from not-ready to ready condition.

Bit 6 Unit Check (CSW-38) - This bit indicates that an error condition has been detected in the program or in the file hardware. These conditions are defined by the sense bytes stored by the control unit. The sense information is available to the program through the sense command. If the unit-check bit is not set, it may be assumed that no significant sense information is stored.

Bit 7 Unit Exception (CSW-39) - This bit indicates that an end-of file condition has been detected for any data operation excep ead-count, write-CKD, search-key, or search-ID command The unit-exception bit is also set for a data length of zero.

\section*{Channel Status Byte}

Bit O Program Controlled Interrupt (CSW-40) - This bit indicates that the interrupt posting in the CSW was caused by the PCI flag in the CCW.
Bit 1 Incorrect Length (CSW-41) - This bit indicates that the CCW count and the file record length did not agree and that the SLI flag was not set in the CCW.

Bit 2 Program Check (CSW-42) - This bit indicates that some address, coding, or sequence in the program is not correct for the defined operation. The operation and chaining are suppressed

Bit 3 Protection Check (CSW-43) - This bit indicates that the storage protect key was violated for storage access during a file share-cycle. The condition is detected by the CPU circuits but is referred to the IFA for posting. The operation and chaining are suppressed.

Bit 4 Channel Data Check (CSW-44) - This bit is set to indicate a bus parity error during IFA share-cycles.

Bit 5 Channel Control Check (CSW-45) - This bit indicates that the CPU detected an error other than storage protect or storage
wrap during a file share-cycle. The condition is detected by the CPU circuits but is referred to the IFA for posting. The operation and chaining are suppressed.

Bit 6 Interface Control Check (CSW-46) - This bit indicates that a mini-op command condition existed during the operation.

Bit 7 Chaining Check (CSW-47) - This bit is not set by the IFA. Extended Logout
- The IFA stores its logout in the same area as the selector channels.
- The conditions for extended logout storage by the IFA are the same as for a selector channel.

The IFA stores an extended logout either as part of the CC-1 ending routine in initial selection or as part of the interrupthandling routine when conditions require. No extended logout is stored unless either the channel-control or the interfacecontrol check status bits are set. The logout must also be allowed by the logout mask (CR14 bit 2), and there must be space to store the full logout
The IFA logout is stored in the same area as the selector-channe logout starting at the address designated by the IOEL pointer
 at stored A short logout (10 words) is stod for IFA check conditions only. A long logout ( 19 words) is stored if the CPU machine-check conditions also exist. Byte 0 of word 1 defines the valid \(\log\) as a byte count.
\begin{tabular}{|c|c|c|c|c|}
\hline & Byte 0 & Byte 1 & Byte 2 & Byte 3 \\
\hline Word 1 & Log Length & FCH & FCL & FOP \\
\hline Word 2 & FFL & FCS & FST & FGL \\
\hline Word 3 & FTO & FTI & FBO & FDR \\
\hline Word 4 & \multicolumn{4}{|c|}{MCKA (Ext 07)} \\
\hline Word 5 & \multicolumn{4}{|c|}{MCKB (Ext 06)} \\
\hline Word 6 & \multicolumn{4}{|c|}{FDRL} \\
\hline Word 7 & \multicolumn{4}{|c|}{FD (LS 28)} \\
\hline Word 8 & \multicolumn{4}{|c|}{FC (LS 29)} \\
\hline Word 9 & \multicolumn{4}{|c|}{FM (LS 2A)} \\
\hline Word 10 & \multicolumn{4}{|c|}{FW (LS 2B)} \\
\hline Word 11 & \multicolumn{4}{|c|}{Retry Counts (CS F800)} \\
\hline Word 12 & \multicolumn{4}{|c|}{Retry Register 1 (CS F804)} \\
\hline Word 13 & \multicolumn{4}{|c|}{Retry Register 2 (CS F808)} \\
\hline Word 14 & \multicolumn{4}{|c|}{Retry Register 3 (CS F80C)} \\
\hline Word 15 & \multicolumn{4}{|c|}{Retry Register 4 (CS F810)} \\
\hline Word 16 & \multicolumn{4}{|c|}{Control Word (CS F814)} \\
\hline Word 17 & \multicolumn{4}{|c|}{System Register (CS F818)} \\
\hline Word 18 & \multicolumn{4}{|c|}{1 Register (CS F81C)} \\
\hline Word 19 & \multicolumn{4}{|c|}{U Register (CS F820)} \\
\hline
\end{tabular}

IFA Extended Logout Assignments

\section*{Ending Sequence Flow Chart}

Entry to the ending sequence is from two normal points in operation. When no errors occur in the operation or when the errors are of a programming ere is a hardware-detected error resulting in an error trap, the operation ees to the ending routine if no functions are required from the operating outine. These conditions are discussed under the "Error Trap Sequence." Two ending conditions exist depending on the entry condition. An initial selection entry returns to l-cycles, and a trap entry ends the trap.
The ending sequence tests the file status and error conditions to set the propriate sense and status indicators. For the initial selection entry, the tatus is stored in the CSW and the operation is ended with the CC-1 posted. Atrap entry sets the interrupt latch and stores information in the interrup buffer. In both cases the module is deselected and the controls are reset.


\section*{A Test for Error Conditions}
- The previous information in the sense and status registers is cleared.
- The channel-end and device-end status bits are set.
- The status conditions of the disk file are tested, and the appropriate sense bits are set.
- The control-unit error indicators are tested, and appropriate sense bits are set
- Store sense information and set required status for ending conditions.
- The routine branches between a trap entry and an initial selection entry,


Det Interrupt Buffer and End Trap
- The interrupt latch is set to cause an interrupt to store and handle the CSW conditions.
- The UCW information in local storage is stored in the interrupt buffer in control storage
- The module is deselected, and the control unit is reset.


When the index point is encountered without the index-hold modifier being set in the mini-op, the hardware forces a no-op mini-op with a count of 27 . When that count reaches 20 the index trap is set instead of the normal high trap. The index trap can result in one of three routines:
1. A normal single-track operation without head advance
2. A multi-track operation to advance the head.
3. A record-overflow operation to advance the head.

The latter two routines are similar in operation and differ from the first in the head advance. In all cases, except when the command is to read either the HA or RO field, the home-address field is read into control storage. If the head has been advanced, the new head address is compared to ensure that the next track is being read. The previous mini-op and count are re-entered to continue the operation.
For this diagram, the multi-track advance head routine is shown. The operation starts with the honoring of the index trap and ends with the return from the high trap following the HA entry.

 FF Bytes
\(\qquad\)

\section*{A Index-Trap Entry}
- The entry conditions are tested to determine that the trap is required.
- The FOP, the counter, and the sync byte of the current operation are saved in control storage

\section*{B] Advance-Head Controls}

Test to determine that the multi-track (or overflow) operation was in process.
- Drop the head selection and determine that the present head address is less than 19.
- Test the file mask for previous seek and that the head seek is allowed.
- Set the head-advance bit on the bus and time out for the advance.
- Raise the head-select line and test for possible end-of-cylinder indication.


D Test for Correct Head Switching
- The overflow-record and single-track routines are branched at this point.
Set the Controls to Enter the HA Field
- Set control-storage address and count for entry of the HA field.
- The \(O D\) sync byte is entered to identify the field.
- The read data into control-storage gating is set for the operation.


The flag byte is tested for a possible defective track
- The old head address plus 1 is compared with that read from the HA field

Set the Controls for the Previous Operatio
- Set control-storage address and count for Setry of the count field.
- Restore FOP and count control storage.
- The OB sync byte is entered to identify the RO record-count field.

The read data into con
- The return from the high trap ends the index-trap sequence to advance the head.


\section*{Error Trap Sequence}
error trap is initiated by the hardware when one of the following errors is tected during hardware operation:

Multimolut seted
Wrong sync MOP parity check Command overrun
Data overrun IFA channel error IFA channel Missing address mar Loss of on-line
Write track overrun
Write current error
SERDES check
CC hardware error
The error trap occurs in place of the normal high trap when the count has reduced to 20 . The error-trap routine can end in one of three routines depend ing on conditions. If an erase-to-index sequence is in progress, the routine tores the UCW in the interrupt buffer and ends the operation and the trap. When no erase-to-index is in progress, the operation and the check conditions re tested to determine the routine. Most conditions branch to the start of th normal ending sequence to post the sense and the status before ending the operation. Control-storage operations and write commands without errors ar eturned to

\section*{A Enter Index Trap}

The error trap is a high-trap level with an address of D12C.
- A test is made to determine that the aperation is not in CE mode.
- The routine is branched into two paths depending on the presence of the erase-to-index indicator.

\section*{B Store UCW in IB}

The contingent-connection latch is set if there is a unit-check condition.
- After the erase gate falls, the FTAG register is saved for logout.
- The current UCW information is stored in the interrupt buffer in control storage

\section*{C Reset and End Operation}
- The bus-out lines are cleared, and the file tag lines are reset.
- The module is deselected, and the control unit is reset.
- The H 3 bit is reset, and the operation is returned to the trapped-into operation.


\section*{Test Hard Error Condition}
- The hard errors unsafe, not on-line, and multi-module status are tested in the FDS register.
- The data check is tested in the FSD register and the command overrun is tested in the FGT register.
- The hard error test branches the write pperations a direct ending and a return to the processing routine.


Page 10-79

D Decode and Entry Conditions
The contingent-connection latch is set to indicate the condition.
- The command is tested for a writ operation that requires a test for hard errors.
- The storage entry is tested to determine whether main or control storage was being used.
- Control-storage read operations are further tested for check conditions and for HA operations.

All conditions except a data-only error on an HA operation reset the chaining flags before continuing


F Branch to Ending Sequenc
- Read operations, search operations, and write operations with hard errors are branched directly to the ending routine

G Reset Chaining Indicators
- CC flag indicator in the FFL external is reset.
- The CC and CD flags in local storage FC0 are reset to end the chaining

\section*{H. Return to Trap Operation}
- A count of 4 is added to the link address stored before ending the last trap.
- The operation returns to the point in the processing routine that would have been entered by the high trap.


The IFA interrupt routine handles the interrupt requests intiated by the IFA and disk files. The operation is similar to the interrupt-handling routine for selector channels. Entry to the routine occurs when the CPU honors a request of the IFA through a test of channel requests.
The interrupt routine tests for the type of interrupt (primary, CUE, PCI, and GA) to determine the path through the routine. The previous ending routine has posted the sense and status conditions in control-storage buffers. For the PCI interrupt, the information is still active in local storage. The status information is updated as required and stored in the CSW in main storage. The machine independent log is stored, and then the routine returns to the channe routines to interchange the PSWs.
If either the channel-control or interface-control check conditions are posted the IFA routine posts the machine independent log area along with the CPU log if differences exist.

A Decode Channel 1 IFA
- When the I-cycles routine detects an interrupt request, it is decoded for the appropriate device.
- The IFA request decodes as channel 1 and is branched to the IFA GPAA routine for processing.
- The appropriate P -register and SYSO information is posted for the operation.
- Tests are made of the primary, PCI, and CUE indicators to determine the path.


 Buffe
Buffer in the interrupt buffer is en information for update.
- The interrupt latch and the PCI latch are reset.

F Develop CSW Information
- The CSW words are assembled from the FM and FC registers.
- The PCI status bit is entered to show the type of interrupt.

J. Extended Log Setup
- Compare CPU log with IFA log to determine whether CPU \(\log\) needs to be posted.
- Test log pointer to determine whether space is allowed in main storage for required words.

\section*{K Store Extended Log}
- The link address in the Q-register is saved in the X -register to make the O -register available.
- The IFA externals and local-storage registers are stored first.
- If the byte count has not reduced to zero, the CPU stored log is written to the end of the byte count.


B Find Module with Gated Attention
- If none of the interrupt conditions tested are present, the gated attention condition axists.
- The FAT register is tested to find the module that the gated attention applies.
- After selecting the indicated module the seek-incomplete indicator is tested
- If no seek incomplete exists, the DE status is posted.

C Set Seek-Incomplete Sense and Status
- The DE and unit-check status are posted along with the seek-check sense
- The sense word is stored in control storage, and the contingent-connection latch is set to indicate.

\section*{D Reset Gated Attentio}
- The read gate is set on bus-out, and the control tag line is pulsed to reset the GA
- The module is deselected, and the CU and device addresses are stored in local storage.



Store CSW Words
- Enter CPU-detected errors and channel errors into the CSW status.
- Store the resulting CSW words into the CSW in main storage.
- Test for possible channel/interface control status that requires posting the log

\section*{G Set Control-Unit End Statu}
- The control-unit end status is entered to show the type of interrupt.
- Move unit address into FW register.

H Test for Logout Requirements
- Post machine independent log information.
- Test log mask bit to determine whether logout is allowed.
- When set to stop after log, the log is posted starting at MS 512 without reference to the logout mask or the IOEL pointer.

\(\mathbf{N}\) Test for Other Interrupts
- Adjust new PSW to masking conditions before continuing.
- Test and set system mask conditions.
- Enter I-cycle link address from new PSW.
- Test for possible other interrupt request.


TesI/O (TIO) instruction is used to determine the operating conditions f the file and controls. At the end of the operation, the routine sets one of he four condition codes as its indication.
CC-0
Available for use
CSW has been stored
CC-2 Control unit working.

The TIO instruction is entered in the I-cycles routine and decoded as an I/O operation. The operation branches to the channel routine for channel decode. A decode of channel 1 is branched to the IFA GPAA routine. The TIO nstruction does not use the CAW information
The flow chart shows the major branching for the four ending conditions. The detection of error conditions causes further branching as indicated in the comments.

\section*{A Decode and Setup}
- The TIO instruction is read during I-cycles and decoded as an I/O operation.
- The channel controls decode the channel-1 address as IFA and branch the operation to the GPAA routine.
- The CAW is entered by the routine, but the information is not used
- The control-unit and module addresses are entered and tested for validity.
- The control-unit validity, the interrupt latch, and the channel-busy latch determine the initial branching.


C Set and Store CSW
- CC-1 is set when an interrupt is pending for the addressed module; the CSW is stored by the routine.
- The previously assembled CSW information is entered from the interrupt buffer in control storage.
- The CPU-detected errors and the channel status information are added to the CSW before storing in main storage.
- The presence of either the channel or interface control-check status or the interface control-check status or the
contingent-connection indicator causes the logout ot be stored.
- After the sequence is completed, the operation is ended with the setting of \(\mathrm{C}-1\) and returning to I -cycles.

\begin{tabular}{|l|l|}
\hline GPAA & DAEQU. 10 \\
\hline
\end{tabular}
Rst Sys0 B6 (SIO)
    Test not H5 Trap
RTN LNK (I-Cy)

Est Not Operable Ending
- CC-3 is set when an invalid control-unit address is used.
- An invalid or inoperable module address results in posting \(\mathrm{CC}-1\).


E Test for No Error Condition
- CC-0 is set when the routine finds no pending conditions and the control unit and the addressed module are operable.
- The module address is tested, and the appropriate UCW information is developed.
- The module is selected, and the status byte is tested to determine whether the file module is ready.
- If any status condition is present, the operation is branched to the CC-2 ending.

Tests are made for contingent-connectio (con-con) and the control-unit-end onditions that indicate that the control unit is still busy.
- The module is deselected and the CC-O dication is posted if no status conditions exist.


D Test and Set Busy Ending
- CC-2 is set when the control unit is busy \(\mathrm{CC}-2\) is set when the control unit is busy
as the result of the previous IFA operation.
- The CC-2 indication is posted if no
error conditions are detected.


\section*{FA HALT I/O OR DEVICE OPERATION}

The channel Halt I/O instruction is used to program-stop a started
operation on the IFA. This instruction has two forms to permit
stopping either all IFA operation (HIO) or stopping an addressed device (HDEV). When either form of the instruction is given with a channel-1 address, the operation is routed to the IFA for handling. The routine takes four major branches, depending on address validity, channel busy, and interrupt-pending conditions. The pending conditions must apply to the addressed device when that form of the instruction is used. The operation ends by setting one of the four condition codes with the following meaning:

CC-0 Interrupt Pending
CC-1 CSW Stored for Addressed Device
CC-2 A Burst Operation was Terminated
cC-3 Not Operational (Invalid address)

A Operation and Channel Decode
- The halt \(1 / O\) instruction is entered during the normal I-cycles.
- The instruction is decoded as a channel operation and is branched to the channel routine.
- The CAW is entered and tested as a normal function, but the information is not used.
- The decode of channel 1 branches the operation to the IFA routine.
- Tests are made for invalid CU address, the interrupt latch, and the channel-busy latch to determine the routine to follow.
- A valid CU address without either the interrupt or channel-busy latches forms a fourth path


\(\mathbf{G}_{\text {Te }}\)
est for HIO/HDEV Operations
- Tests are made for other possible operations because this is a common initial-selection routine.


D Test Error Condition, End CC-0
- Before the operation is ended, SIO indicator is reset and the inhibit traps latch is reset.
- The operation returns to the selector channel routine to set the condition code 0 .
- After setting the P-register, the routine returns to I -cycles using the stored link address

\section*{G Test HDEV with Addr Equal or HIO}
- A channel-busy condition is tested for an address-equal condition
- The HDEV operation with the address unequal is ended as an interrupt pending
- An HIO operation results in ending a burst operating condition before ending
- The HDEV operation with an equal address results in ending after posting the CSW.

\section*{H Test Error Conditions, End CC-}
- A HDEV operation branches to store the CsW.
- If it is not an HDEV, the operation branches to end the routine as a burst op termination.
- The SIO indicator is reset, and the inhibit trap latch is reset before branching to the selector-channel routine to set condition code 2.

- After setting the P-register, the routin returns to \(I\)-cycles using the stored link address.

B Test for Error and Status Conditions
- Tests are made for operating conditions to set appropriate indicators and to determine the ending condition code
- The control-unit-end status condition determines whether the gated-attention andition should be tested.
- The contingent-connection condition branches the operation to store the CSW after setting the CUB latch.
- The HDEV operation without gatedattention condition branches to store he CSW.
- The HIO operation and gated-attentio conditions branch to the interrupt pending ending.


\section*{E Set CUB Status}
- With the contingent-connection condition set, both the control-unit busy status bit and the latch are set.
- After ensuring that the operation is the HIO/HDEV, the routine branches to set the CSW.
F Store CSW, End CC-1
- The previous channel status is rese before entering the new status.
- The FTAG information is stored in contro storage for possible logout.
- The device status developed is stored in main-storage address 44
- The channel status developed is stored in main:storage address 45 .
- The independent log area is zeroed.
- The extended logout is executed if either the channel-control or interface-control check status was posted
- The channel-busy latch is reset, and th module is deselected.
- The SIO indicator is reset, and the inhibit trap latch is reset before branching to the selector-channel routine to set condition code 1.
- After setting the \(P\)-register, the routine returns to I -cycles, using the stored link address.


I Invalid Address, End CC-3
- An invalid control-unit address causes the operation to branch to a nonoperational ending
- The SIO indicator is reset, and the inhibit-traps latch is reset before branching to the selector-channel routine to set ondition code 3.
- After setting the P -register, the routine returns to \(1-\) cycles using the stored link address.

\section*{MAINTENANCE FEATURES}

\section*{CE PANEL}

A CE panel for IFA operation is provided under the rear cover of the 2319-A01 box. The controls and indicators function with the inline diagnostic tests included in the IFA microroutines. The tests are used to operate the logic and hardware of a disk-storage intended to test the IFA control-unit operation.
The normal use for the CE panel is when a fault has been indicated in a module during customer operation. After switching his work to another file module, the problem module can be serviced online while the customer continues his operation. The "spare" module identifier plug and either the CE disk pack or an unused formatted disk pack are installed. A test is selected with the test-select switch and the desired head or cylinder selection made on the switches. When the allow-CE-mode switch is set to the ON position, the selected test will be performed when the IFA control unit is not busy. A complete test is performed, and Detais of inline iranostic tests er in under "Inline Diagnostics" and in microroutine GPDO
If no error Dccurs during the test the test is repeated dela of 200 microseconds or when the control is is a in busv. When an error is detected during the test, the repeat is take unless the error-disable switch is set to ON. Error conditions are displayed in the error-display indicators on the CE panel for analysis. The meaning of the display is detailed in this manua under "Inline Diagnostics" and in microroutine GPDO. When the error-disable switch is \(O N\), error-display indicators are reset and the test is repeated to allow observation
The allow-CE-mode and error-disable switches should be set to the OFF position when the CE panel is not in use.

\section*{Lights and Switches}

Error Display: This group of eight lamps are the indicators for th FED external register. The microroutine sets the FED latches for the error indication when an error stops the test. The lamps remain lit until the operation is taken out of CE mode or th test is repeated.

CE Mode: This lamp is lighted when the IFA has honored the tes request and remains lit until the test is complete.

CE Error: This lamp lights when the test stops with an error indication set in the error display. The lamp remains lit until the FED latches are reset.

Probe: This lamp is lighted when the probe latch is set from the wired conditions existing in the disk-file logic. The lamp remains lit until the lamp test switch is operated.

Allow CE Mode: This switch is used to place the IFA in CE mode to perform the inline diagnostic tests. The switch should be in the OFF position when tests are not being performed.

Error Disable: This switch disables the error-stop control when an error is detected during a test. When the switch is in the ON position, the test is repeated following a delay time-out or when the IFA is not busy. The switch should be in the OFF position when tests are not being performed.

Lamp Test: This is a spring-return switch used to test the indicato lamps on the CE panel. Operating the switch also resets the probe latch and turns off the probe lamp when released.

Test Select: This is a sixteen-position rotary switch used to enter the number of the inline diagnostic test to be performed. The switch should not normally be turned during a test, but th test number is read in and stored by the microroutin

Head Select/Cylinder Select: These two rotary switches are used to set values into the FHC external register. The value set is treated as a head selection or cylinder selection as required by the specified test. The value set should be valid for its use in the test.

Sync: This is an output jack that supplies a sync pulse for an oscilloscope during test operations. The sync pulse originates in the IFA area of the CPU and provides a timing related to the test start.


2319-A01 CE Pane

\section*{vLINE DIAGNOSTICS}
- The IFA has microroutines that operate with the CE panel on the 2319-A01.
- Tests can be initiated from the CE panel to be performed on a specified drive during normal customer operation.
- These tests check the hardware and control of the disk-drive unit and not the IFA control.

The test selected repeats until an error occurs and then stops with the error indicated on the CE panel
The error stop can be bypassed to allow observation of the error under repeat conditions.

The inline diagnostics provided for the IFA allow troubleshooting defective disk drive while the customer continues to operate the system. The defective drive must have the "spare" module identifier plug inserted in order to perform the inline diagnostics. A CE disk pack or a formatted scratch disk pack (with home addresses written) should be installed on the disk drive to prevent damage to the customer's records. The diagnostics are performed by setting the switches on the IFA CE control panel at the rear of the 2319-A01 frame. When the customer's program is not using the IFA and there are no pending conditions, the diagnostic controls can take over the control unit. diagnostic test to be performed. All sixteen positions of the switch ers have been assigned to some tests to make decoding simpler.
\begin{tabular}{cl} 
Select & \multicolumn{1}{c}{ Test } \\
0 & Read Single Track \\
1 & Restore Seek \\
2 & Write Single Track \\
3 & Disk Speed \\
4 & Read Full Cylinder \\
5 & Restore Seek \\
6 & Write Full Cylinder \\
7 & Cylinder Address Register \\
8 & Chaining Test \\
9 & Forward-Backward Seek \\
A & Write Single Track \\
B & Sequential Seek \\
C & Chaining Test \\
D & Backward-Forward Seek \\
E & Write Full Cylinder \\
F & Unsafe Condition
\end{tabular}

The specified test is performed once by the diagnostic controls, and then a 200 -millisecond time-out is taken to allow the customer's program to regain control. The test is repeated at the end of the time-out if the IFA control unit is not busy. The diagnostic operation normally stops with errors indicated on the panel. The error indications can be disabled to allow scoping or other observation of the operating conditions.
\begin{tabular}{|c|c|c|c|c|c|}
\hline & GENERAL STATUS INDICATIONS & & UNSAFE TEST INDICATIONS & & SPECIAL CONDITION INDICATIONS \\
\hline HEX & Indication & HEX & INDICATION & HEX & indication \\
\hline \multirow[t]{8}{*}{21
to
3 F} & \multirow[t]{8}{*}{\begin{tabular}{l}
Drive Read/Write Failure. \\
Bit-0 \(=0\) \\
Bit-1 \(=0\) \\
Bit-2 \(=1\) \\
Bit-3 Write Current Failure. Bit-4 Data Check Occurred. Bit-5 Missing Address Mark. Bit-6 High Compare Detected. Bit-7 Low Compare Detected.
\end{tabular}} & -06 & Unsafe indicator set. & 01 & No Record Found. \\
\hline & & -07 & EOC indicator set. & 02 & Return to Head 00 Failed. \\
\hline & & OA & Both unsafe and EOC set. & \$2 & Failed to detect index at maximum interval. \\
\hline & & A1 & Failed to set EOC with advance to head-20. & & (Test 3) \\
\hline & & B- & Force multiple head select ( \(\mathrm{Y} 4+\mathrm{Y} 8\) ). & 04 & Return to Cylinder 000 Failed. \\
\hline & & C- & Force read and erase gates. & \({ }^{4}\) & Index pulses occurring to close together. (Test 3) \\
\hline & & D- & Force write gate without erase gate. & 08 & Seek 2nd Pass Failed ( Dif not \(=\mathrm{Sw}\) ) \\
\hline & & E- & Force erase gate and seek start. & 98 & Index pulses occurring too far apart. (Test 3) CAR failed to restore to original address. (Test 7) \\
\hline \multirow[t]{3}{*}{\[
\begin{aligned}
& 41 \\
& \text { to } \\
& 7 F
\end{aligned}
\]} & \multirow[t]{9}{*}{\begin{tabular}{l}
Control Unit failure. \\
Bit- \(0=0\) \\
Bit-1 \(=1\) \\
Bit-2 Channel Data or Control Check. \\
Bit-3 Data or Command Overrun. \\
Bit-4 Cyclic Code Hardware Error. \\
Bit-5 Write Track Overrun. \\
Bit-6 Bus-Out Parity Error. \\
Bit-7 Serializer/Deserializer Error.
\end{tabular}} & -2 & Failed to reset Unsafe at index (with head- & 09 & CAR failed to reset to 00. \\
\hline & & & tag and bus-out 1). & OA & CAR failed to load to FF. \\
\hline & & -4 & Failed to set Unsafe indicator. & OB & CAR failed to load to value in CE head/cylinder \\
\hline \multirow{6}{*}{7F} & & & Unsafe set at entry of force test. & & switches. \\
\hline & & & & & Seek Fwd/Bkwd Diff of Sw Failed. \\
\hline & & & & ¢ & Index trap occurred before head conditioning. \\
\hline & & & & & (Test 3) \\
\hline & & & & OE & Write Test not Allowed (Def/Alt) \\
\hline & & & & OF & Head Selected not Equal to Switches. \\
\hline \multirow[t]{7}{*}{\[
\begin{aligned}
& 81 \\
& \text { to } \\
& \mathrm{FF}
\end{aligned}
\]} & \multirow[t]{2}{*}{Disk status displayed. Bit-0 \(=1\)} & & & 10 & No module selected. \\
\hline & & & & 11 & Machine check during inline. \\
\hline & Bit-1 Off Line & & & 13 & An RO key field was detached. \\
\hline & Bit-2 Unsafe. & & & FF & Gated attention failed to reset. \\
\hline & Bit-3 Busy. & & & 03 & SEEK INTIATED BUT NO GTD.AT. IN 210 ATS \\
\hline & Bit-5 EOC detected. & & & 05 & FAILED TO DETEO Busy au Pbue \\
\hline & Bit-6 Multi-module selected. Bit-7 Seek incomplete. & & & 06 & \\
\hline
\end{tabular}

Error Condition Indications

It is desirable to follow a sequence of tests as defined by the diagnostic test chart to ensure that the error indications are no taken out of context. The error indicators are keyed to the tes . Thed, and thus the lights indicate only the error ations are defined in the Error-Condition Indications chart.

Error Condition Indications
When the test sequence is allowed to stop with an error, the eight error-indicator lights on the 2319-A01 CE panel can be read as tw hex digits that define the error. If the test sequence is not stopped The The indications shown as special conditions in the chart have apply to the unsafe condition test only but do not include all of the indications that could exist. All of the tests may report with the general indications for file-status conditions. The general indications are divided into three groups that can be identified the two high-order bit indicators.
\begin{tabular}{|c|c|}
\hline No. & Test Operation \\
\hline 7 & Cylinder Address Register Test \\
\hline 3 & Disk Speed Test \\
\hline 0 & Read Single Track Test \\
\hline 4 & Read Full Cylinder Test \\
\hline F & Unsafe Condition Test \\
\hline 2, A & Write Single Track Test \\
\hline 6, E & Write Full Cylinder Test \\
\hline 1,5 & Restore Seek Test \\
\hline \multirow[t]{2}{*}{8 8,} & CHALNEO TEST \\
\hline & ded Inline Test Sequence \\
\hline
\end{tabular}

GPDO inline Routines

\section*{Diagnostic Test Decode}

The inline diagnostic test is initiated by inserting the "spare" plug the file module to be tested setting the CE panel select swith and then setting the allow-CE-mode switch to the ON position. The test can start as soon as the IFA control unit is not busy.
The initiating conditions request a diagnostic low-priority trap perform the operation. The routine selects the spare module and resets the registers for the test. If no module is selected, the routine posts an error indication of 10 and goes to the ending. With a module selected, its file status is entered and tested. Any statu results in posting the status as the error indicator and ending the operation. When no error or status is detected, the test selection is entered and decoded to branch the operation to the appropriate outine.
The error-ending condition resets the registers and operating atches. The module is deselected, and the operation returns from rap. The 200 ms delay is set to block the next request.

\section*{Diagnostic Chaining Test (8 or C)}

The chaining test allows performing four of the diagnostic inline ests in sequence to obtain an overall performance indication. Th routine first performs the unsafe test followed by the CAR test, the write full cylinder test, and the seek restore test. The address witches on the CE panel are set for the desired test cylinder. Th est error stops following any portion hat contans a detected error.


PDDO ADSKCK

Rst Registers Test not Chaining Test Rst Tags and Bus-O Deselect Module
Rst Cnt Ready Set CE Wait Time SS Set Chain End Rst Rst Inhibit Traps RTN form Trap -

\section*{Cylinder Address Register (CAR) Test (7)}

The CAR test checks the ability of the cylinder address register in the disk file to set and reset. The existing address in the
register is read in and stored. The first test sets an address of register is read in and stored. The first test sets an address of 00 into the CAR and then reads the entry back for test. The second test sets an address of FF into the CAR and then reads ack to est. back to compre with the switches. The final test returns the oigiol walue to the CAR and the reats the compare with the stored value.


The disk speed test times the period between successive index pulses to determine if the speed is within tolerance. The specified tolerance for disk speed places the index pulses 24.5 specified
to 25.5 milliseconds apart. After conditioning the head, a count equal to 25.5 milliseconds is set with the no-op mini-op. Unless the speed is very slow, the index trap should occur before the mini-op trap. The next test is made with a count for 24.5 milliseconds set. Unless the speed is high, the mini-op trap occurs before the index point is reached. A third test is made with a count for 1 millisecond. If the index trap occurs before the mini-op trap, the speed is within tolerance.


\section*{Diagnostic Unsafe-Condition Test (F)}

The unsafe-condition test provides a sequence of forced tests hat cause the disk file unsafe indicators to set and reset. When n error is detected, the test operation is ended with the sequence number and the error condition in the indicators. Alternate heads are conditioned in sequence with a test for unsafe and end-of-cylinder indications. Error conditions ar ported if any drive lines are affected. This test posts error indications of 06 for unsafe, 07 for EOC, and OA for both conditions.
Following head selection sequence, the head advance is forced gain to determine that the end-of-cylinder indication operates. A failure to set the EOC indicator gives an error ndication of hex-A1.
Subsequent tests force the unsafe indication with combinations \(f\) two heads selected, read and erase gates, write and not erase有 wors are mof for the unsafe condition before the test, fter the forced test, and after a forced reset. Hex-A through hex-E the high-order four bits define the force unsafe test. Bits 4 through 6 of the error indication define the unsafe test found in error.



\title{
FA Maintenance Features \(\quad 10-92\)
}

\section*{Read/Write Diagnostic Test}

\section*{READ SINGLE TRACK TEST (0)}

When performing the read test single track, the operation repeats using the head selection set in the address switches for the track. The head is selected and, after waiting for index, the home address field is read into control storage. A st is made to ensure that the track is not flagged defective before proceeding with the reading of record-0.
The count field is read into control storage to obtain the field length of the data field. The data field is read with the skip bit set because there is no storage area assigned. The test provides a check on the reading controls and the cyclic-check circuits. An error trap is initiated fur any errors detected during the transfer. The following error indications are set in the trap sequence.

READ FULL CYLINDER TEST (4)
When performing the read test full track, the head address hat was stored in the previous operation is used. The operation is the same as for the single track test except that before ending the stored address is advanced by plus-1. With each repeat of he test, a new head is used for each test. The head advance ontinues with each test until it reaches 20 , then the stored value is set to 00 . Thus, if the test is allowed to continue, it reads all of the tracks in the cylinder and then repeats. If trouble is detected in the full cyllnder test with a ock orer trap is initiated for any errors te ring the transfor. The following error indications are set in the trap sequence.

WRITE SINGLE TRACK TEST (2 OR A)
When performing the write test single track, the operation eats using the head selection set in the address switches for e track. The head is selected and after waiting for index the home address field for the track is read into control orage. A test is made to ensure that the track is not flagged defective or alternate before proceeding with th writing.
The record-0 count field gap is written followed by the coun ield information set into control storage. This information contains the cylinder and head addresses from the home address followed with record-0 and the length information. A data length count of 6144 was entered to write nearly a full rack. After writing a data field gap, the operation continues writing the data field from control storage starting at the ow order and continuing for 6144 bytes. The remainder o the track is erased to index as a format write sequence.




To prove the writing operation, a read operation follows covering the home address, count field, and the data field. The information of the data field is only tested by the cyclic-check in the same manner as for the normal read test. An error trap is initiated for any errors detected during the transfer. The following error indications are set in the trap sequence.

WRITE FULL CYLINDER TEST (6 OR E)
When performing the write test full cylinder, the head address that was stored in the previous operation is used. The operation is the same as for single track except that before ending, the stored address is advanced by plus- 1 . With each repeat of the test, a new head is used for each test. The head advance continues with each test until it reaches 20 , then the stored value is set to 00 . Thus, if the test is allowed to continue it reads all of the tracks in the cylinder and then repeats. If trouble is detected in the full cylinder test with a specific head, the condition may be repeated using the single track test. An error trap is initiated for any errors detected during the transfer. The following error indications are set in the trap sequence.


Page \(10-92\)


Page 10.92

\section*{Seek Diagnostic Tests}

Restore seek test (1 or 5)
The restore seek test provides a means of returning the access mechanism to cylinder 000 followed by a seek to the cylinder address set in the address switches. The test provides the mean of moving the access arm into position for subsequent read or write tests. A test is made after each movement by reading the home address of the aligned track and comparing with the expected address.

FORWARD SEEK TEST (9)

\section*{BACKWARD SEEK TEST (D)}

Two seek tests are provided to allow performing the operations at the extremes of addressing. The first test (9) executes a plus difference seek and follows it with an equal minus difference seek. The second test (D) executes the minus seek first and fol wws with the plus seek. After each seek, the home address for these tests the address switches are used for cylinder difference. The value entered is used for both plus and mi fovenents. Care must be taken never to set a difference minus movements. Care must be taken never to set a differenc greater than the number of cylinders remaining in that
direction. If the value is greater, the access will go to a crash stop.

SEQUENTIAL SEEK TEST (B)
The sequential seek test causes the access to advance one track at a time. One test cycle advances the access twice if no error occurs on the first advance. The direction FFF bit0 The conua bentinue in the direction of the indicato until cyl-000 or cyl-255 is reached then the indicator is reversed to continue the test. After each seek the home address is read to determine if the seek reached the computed cylinder number The address switches are not used for the sequential seek test. The one difference is set by the microroutine and the CAR register is updated for each operation.





\section*{Error Trap Sequence}

When either a read or write test is performed, the normal error conditions are set and result in setting the error trap at count-20 This condition can occur following any field processed. The normal rror trap entry is branched to the inline diagnostic routine GPD1. The routine first tests the FDS external for any disk file status conditions. If any disk status condition exists, the FDS information is set into the FED register to display the error. The busy-bit is moved to B 3 and Bit-O is set to 1 to indicate disk status.
If no disk status is posted, the control unit status conditions in external FSB and FCS are tested. If any control unit status exists, he assembled information is set into the FED register to display error. Bi What
Wen neither disk status nor control unit status conditions exist he routine tests read/write status conditions exist, the routine ts assumed that if no other status was set, a read/write condition xists. The assembed information is set into the FED register exists. The assembled information is set into the FED register to indicate the read/write status. After posting the status, the routine ends the test with the determines if the test sequence is halted.


\section*{POWER SUPPLIES}

All power for the IFA and the associated disk drives is supplied
by the 3145 . No additional line connections are used.
The IFA logic on the A-gate is supplied by the CPU power supplies for that gate. Power originates from the motor-generator set at \(208 \mathrm{~V}, 400 \mathrm{~Hz}, 3\) phase AC. CB- 2 and CP- 101 control the ac power to \(T R-101\) that reduces the voltage and rectifies it to dc. This dc output is then regulated by Reg-101 to produce -1.25 \(\checkmark\) and 3.0 V is to解
disk drives are 3145 power frame and one supply in the CPU frame. These supplies are designated as follows:
Volts

\section*{Supply}
\(-3.0 \quad\) TR-1 Reg-1 from 400 Hz .
\(+3.0 \quad\) TR. 1 Reg- 2 from 400 Hz
TR-1 Reg-3 from 400 Hz
+36 TR-1 Reg-5 from 40
+12 TR-108 from \(50 / 60 \mathrm{~Hz}\). (CPU)
The four regulators for the first four voltages are located under a cover at the upper rear of the 3145 power frame. The input power is controlled by CB-5 and CP- 1 from the 400 Hz supply. They are transformed and rectified by TR-1 located to the left of the regulator cabinet. These are standard Mid-Pack regulators that have transistor voltage regulation and a circuit breaker ove current protection. Their outputs feed the mixer board to the right of the supplies to feed the DB-jacks for A +36 volt supply located to the left of
A also goes to the mixer board to feed the IFA connectors. The +36 The +12 volt supply that feeds tho IFA jek to the 2310 mixer board comes from TR-108. This supply is located on the left side of the CPU frame behind the console and feeds the CPU mixer board. Initial regulation of this supply is provided by a ferroresonant transformer. Final regulation is by an amplifier card on a 16 V output. The TR-108 supply also feeds the 7.25 ac voltage to the 2319-A01 CE panel through the IFA jack. The voltage levels of the TR-108 are set for CPU requirements. The \(50 / 60 \mathrm{~Hz}\) input power is controlled by CB-4, CB-3, K27, and F102.
During the power-ON sequence, all of the IFA dc power supplie are turned ON during sequence 1 . The 3 phase ac power is also applied to the disk drives through the J63 jack on the end of the power cable. During the I/O start sequence the 'sequence pick' line is raised to allow the disk drives start in sequence through their own controls.
During a power-OFF sequence, the 'controlled ground' line opening causes the disk files to unload their heads and remove the access mechanism from between the disks. Unt the access arm

CPU power-OFF sequence can not remove power from the disk drives until all units have dropped the 'heads extended' line remains UP.

\section*{Adjustments}

The four dc Mid-Pack supplies for the disk files and the 2319-A01 are individually adjustable to the requirements of the IFA facility. Each regulator has a small knurled knob that controls the voltage potering the voltag levels at the disk drive On TS 4 or TS 5
 Manual.

TR 2

regulator cabinet
Motor Generator Below
Connector


IFA DC Power Supplies

\section*{BM 2319-A01 INTERFAC}
be physically butted to the left side of the 145 power frame. Any additional disk drive boxes are placed side by side butted against the left side of the 2319-A01. All abling between the power frame and the 2319-A01 and its asociated disk drives is routed within the box area. Each of the cables is pre-connected at one end in the appropriate box and
shipped with that unit. The other ends of these cables are plugged into an alotted areas in the other box.
These cables can be traced by use of CPU ALD pages WF102 WF111, WF 121, and WF122. The 2319-A01 connections are shown on ALD WFOO2

\section*{AC Cable}

A 208 V ., \(50 / 60 \mathrm{~Hz}, 3\) phase cable originates in the ac distribution of the 3145 power frame and terminates in the J63 jack. The J63 jack connects to the ac connector cable in the 2319-A01 where it feeds the TS-1 blocks at both sides of the box. A jack is provided at the left side of the box to plug the cable for the next box, if used. When multiple disk drive boxes are used, each box plugs into the one to its right and provides connection for the box to the left.
Simplex Cables
Each of the disk drives has a simplex cable that originates in either a TS-4 or a TS-5 block in the associated box. These cables plug into the assigned jack located at the upper left rear of the power frame and labeled DBA through BDH. Each cable is plugged into cable carries the de power to the logic board of the respective disk driv. These cables also carry \(\mathrm{P} / \mathrm{W}\) coax ad he select module line between the DB-jacks and the drive logic.

\section*{IFA Mixer Board DC Cable}

A cable originating at the 2319-A01 mixer board (A-A3) is plugged into the jack labeled IFA located above the DBA jack at the rear of the jack labeled FA located above the DBA jack at mixer board and special signals used to control the power sequence

\section*{R/W Coax and Selected Cable}

This cable originates at the DB-jacks at the upper left end of the power frame and connect to the 2319-A01 mixer board (A-A3). It carries the \(R / W\) coax line and the selected module line from each DB-jack to the mixer board.

\section*{IFA Multiplex Cable}

This cable originates in the IFA logic (CPU A-B1) and plugs into the 2319-A01 mixer board (A-A3). The cable carries the normal disk drive multiplex lines to the mixer board from which they are The IFA multirt drive and jumpered to the remaining drive and the read (IFA) and write clock lines to the mixer board These lines are all converted to SLT logic level of the 2319-A01 The multiplex lines to the drives must be terminated at the output the last box.


\footnotetext{
IFA to 2319-A1 Interface
}
\begin{tabular}{|c|}
\hline General Information--Stages 1 and 2 \\
\hline Safety \\
\hline Power Supplies \\
\hline Power Wiring Diagrams and Component Labeling \\
\hline Cooling. . \\
\hline Maintenance Concepts \\
\hline Motor Generator, Stages 1 and 2 \\
\hline Motor Generator \\
\hline Drive Motor \\
\hline 400 Hz Generator \\
\hline AC Exciter . . \\
\hline Motor Generator Regulator \\
\hline Overvoltage \\
\hline Motor Generator Enclosure \\
\hline Electrical Component Locations \\
\hline Electrical Components-Power Frame, Stage 1 \\
\hline Electrical Components-Power Frame, Stage 2 \\
\hline Primary Power Box--Internal Components, Stages 1 and 2 \\
\hline Electrical Components--CPU Frame, Stage 1 \\
\hline Electrical Components-CPU Frame, Stage 2 \\
\hline Power Distribution, Stage 1 \\
\hline AC Outputs \\
\hline Convenience Outlets \\
\hline Blowers \\
\hline Power Conversion \\
\hline Power Distribution, Stage 2. \\
\hline AC Outputs \\
\hline Convenience Outlets \\
\hline Blowers \\
\hline Power Conversion \\
\hline CPU Power Conversion and Distribution, Stage 1 \\
\hline CPU Power Conversion and Distribution, Stage 2 \\
\hline Power Frame Power Conversion and Distribution, Stage 1 \\
\hline Power Frame Power Conversion and Distribution, Stage 2 \\
\hline Control and Indicators \\
\hline CE Panel, Stage 1. \\
\hline CPU Console (Power Control Switches), Stages 1 and 2 \\
\hline CE Panel, Stage 2. \\
\hline Power Sequencing \\
\hline Power-On Sequence, Stage 1 \\
\hline Power-On Sequence, Stage 2 \\
\hline Power Sequence and Control Circuitry, Stages 1 and 2 (Part 1 of 2) \\
\hline
\end{tabular}

11-3 Power Sequence and Control Circuitry, Stages 1 and 2 (Part 2 of 2)
Power-Off Sequence, Stages 1 and 2
Emergency Power-Off (EPO), Stages 1 and 2
Power-Off Resulting from a Power Check, Stages 1 and 2.
Protection and Checking Circuits
Undervoltage Sensing System, Stage 1
Undervoltage Sensing System, Stage 2
Overcurrent, Overvoltage Detection, Stage 1
Power-Supply Response to Overvoltage/Overcurrent
Conditions, Stage 1
Overcurrent, Overvoltage Detection, Stage 2
Power-Supply Response to Overvoltage/Overcurrent
Conditions, Stage 2
Thermal Sensing, Stage 1
Thermal Locations, Stage 1
Thermal Sensing, Stage 2
Thermal Locations, Stage 2
Power Service Checks
oltage Measurements and Adjustments, Stage 1
CPU DC Outputs for B-Gate Main-Storage Logic, Stage 1 CPU DC Outputs for \(A\) and \(B\)-Gates Stage 1 Voltage Measurements and Adjustments, Stage 2 CPU DC Outputs for B-Gate Main-Storage Logic, Stage 2 CPU DC Outputs for \(A\) Gate Stas 2
Power-Frame Requlators, Stage 1
T/R Special DC Power Requirements, Stage 1
11-11 Console-File Voltages (Supplied by Power Frame),
11-11 Console 1 and 2
IFA Voltages (Supplied by Power Frame), Stages 1 and 2 Power-Frame Regulators, Stage 2
T/R Special DC Power Requirements, Stage 2
Printer-Keyboard Voltages (Suppled by Po \(2 \cdot\)
11-13 Stages 1 and 2
Tor Regulator Overvoltage Adjustment Stages 1 and 2
Motor Generator Output Voltage Adjustment, Stages 1 and 2

11-15 Regulators, Stages 1 and 2
11-16 Regulator Removal and Replacemen
11-16 Dual-Level Supplies (Regulators 101, 102, 104, 105, 107, 11-17 and 109), Stage 1

Dual-Level Supplies (Regulator 103), Stage 1
11-20 Single-Level Supply (Regulator 106 and 108), Stage
11-20 Regulator Card Replacement, Stage 1 Active Cap Adjustment Procedure (Regulators 110, 111
22 112), Stage 2

\section*{REMEMBER}

There is a Reader's Comment Form at the back of this publication.

\section*{SAFETY}

Safety cannot be overemphasized. To ensure your personal safety and the safety of co-workers, make it a practice to observe safety precautions at all times. You should be familiar with the general safety practices and procedures for performing artificial respiration outlined in IBM Form 229-1264
partially regulated dc voltage is converted to a particular dc Tage, and at a specific amperage.
The regulated dc from the dc (output of the power conversion) is distributed to the cards and boards through cables.

\section*{POWER SUPPLIES}

The main types of regulators used with the Model 145 are:
- Middle-power package (Mid-Pac) regulators.
- Monolithic system technology (MST) regulators
- Phase-control rectifiers.

Some regulators and associated components are used only with certain integrated I/O attachments. Where possible, these components are specified in feature groups and are installed only when the associated features are installed. A complete list of all power components and their function is contained on logic pages YE050 through YE055. Information concerning the regulators is in Power Supplies, SLT, ASLT, MST, Field Engineering TheoryMaintenance manual, SY22-2799. The power-supply manual does not cover the MG; therefore, a brief description of the MG used in Mol 145 is provided
- Two kinds of power supplies are in the Model 145. The earliest is Stage 1 ; the latest is Stage 2. In the Stage 2 power package, seven MST-type dual supplies have replaced two phase-control dual regulators.

\section*{POWER WIRING DIAGRAMS and COMPONENT} LABELING
The Model 145 power wiring diagrams are prefixed with YE and are assigned as follows.
- YE001-YE099 show references for component location charts, machine layout, timing charts, table of contents, etc.
YE100- YE199 are the primary power and ac distribution diagrams.
- YE200-YE299 are the sequencing and control diagrams.
- YE300-YE399 are the regulators and dc distribution diagrams.
To identify power components and the frame at which they are located, the components within each frame are identified in this manner:
\begin{tabular}{lc} 
FRAME & COMPONENT ID \\
PF & \(001-099\) \\
CPU & \(101-199\) \\
MSF (if installed) & \(201-299\) \\
Power Unit (if installed) & \(x \times x-x \times x\)
\end{tabular}

The components (relays and contactors) are usually labeled in the order in which each becomes active during the power-on sequencing. For example, K1 would normally pick first, and K20 would be the twentieth relay to pick during the power-on sequence.

NOTE: Power to the logic boards within the CPU is now distributed by laminar buses, instead of flat wire buses, previously used in Stage 1 machines.

\section*{COOLING}

Cooling in the system is achieved by blowers mounted below the T/Rs and logic gates, and above the phase-control regulators. The T/Rs and logic gates, and above the phase-control regulators. The
blowers are supplied from a 208 V ac, 60 Hz source. The blowers in the \(200 / 235 / 408 \mathrm{~V} 50 \mathrm{~Hz}\) systems are powered through an auto transformer. Thermal sensors are installed above the logic gates, regulators, and T/Rs to detect an overtemperature condition. An overtemperature condition initiates a power-off sequence.

\section*{MAINTENANCE CONCEPTS}

The Model 145 power system can detect failure in the power system and can protect itself and the CPU from failure that could cause permanent machine damage Depending on the severity, malfunctions manifest themselves by either preventing the advance of the power-on sequence of by turning off the system and energizing an indicator to locate the malfunction. Control and indicators help to isolate a malfunction accurately and rapidly. The indicators are located on the CE maintenance panel.

NOTE: Use ALDs YE and YD for Stage 1 power package. Use ALDs YB and YA for Stage 2 power package.

\section*{MOTOR GENERATOR, STAGES 1 AND 2}

\section*{MOTOR GENERATOR}

The brushless motor generator (MG) is the primary power source for the 3145 and is housed as a unit within the power frame in its orn acoustic enclosure. The MG consists of four essential parts:
(1) drive motor
(2) 400 Hz generator
(3) exciter
(4) MG voltage regulator

The motor, 400 Hz generator, and exciter are contained in a ingle housing with their respective rotors mounted on one shaft that is supported by a ball bearing at each end. The shaft rotates from power derived from the drive motor. The MG voltage egulator, which is mounted remotely within the enclosure so exciter field and the generator output.

\section*{Drive Motor}

The drive motor is a two-pole, low-slip, induction motor designed either for 50 Hz or 60 Hz . The motor can operate from a range of input voltages through proper field-winding interconnections hown on YE170. When the motor is started from standstill, the nitial inrush current may reach a value equal to six times the normal full load value. This surge can last for about two seconds but diminishes to the operating current of about 20.60 amperes when the motor reaches full speed. The generator load is always moved until the motor comes up to speed and also before the motor is shut off. Failure to observe this procedure may have an adverse effect on the amount of residual magnetism in the excit field. Successful generator buildup depends entirely on the presence of some residual magnetism in the exciter field core. Loss of residual magnetism may require flashing the exciter fita
with a dc source to enable a subsequent generator buildup.

\section*{400 Hz Generator}

The \(395-415 \mathrm{~Hz}\) generators ( 50 Hz and 60 Hz inputs) are basically alike, having 14 poles on the rotating dc field of the generator for the 60 Hz units, and 16 poles for the 50 Hz units. The generator is designed for 3 -phase output at 208 V rms nominal. The generator armature (stator winding) has three coils
a WYE configuration with the neutral (or common) lead
ought out to the terminal board TB2-4 (see logic, page YE170) The voltage from any phase to neutral is equal to 120 V rms minal. The generator output is controlled so that the output (if et at 208 V ) remains at \(208 \mathrm{~V}+1 \%\) under a variety of input ower and load conditions. Control is accomplished through the exciter by the MG voltage regulator.

\section*{AC Excite}

The exciter is a low-power ac generator that supplies the varying dc field current required by the generator. The armature (rotor) of the exciter generates about \(20 \mathrm{~V}, 3\)-phase, 60 Hz ac in a WYE configuration. This voltage is half-wave, rectified by three diodes \(m\) mounted on the rotating shaft to supply a varying pulsating dc current to the generator field. The degree of variation is controlled by the exciter's dc field strength (stator); the current to this field is supplied and controlled by a MG voltage regulator.

\section*{Motor Generator Regulato}

A MG voltage regulator supplies and controls the dc to the exciter field. Initial voltage setting can by \(+10 \%\) of the rated generator utput voltage with regulation maintained at \(+1 \%\) of the set value. The most common setting is 208 V . The basic regulation action is divided into three steps; (1) sample the output voltage, (2) compare the sample voltage with a fixed reference and determine the magnitude and direction of error, and (3) cause a current-controlling device to change the exciter field in a direction so as to reduce the error to zero.
More than one type of regulator (see YE180) is available; however, the principal function of each is the same. The regulato epends upon the type of MG. A simplified drawing of the MG G regulato perates as follows.

The stepdown rectifier samples the voltages at the generato rmature and establishes an rms value.

The voltage divider network establishes a fixed value (over th Zener diode), and a voltage representing the rms value. The ixed value be varied by the voltage-adiust potentiometer The fixed voltage and the voltage representing the rms value are compared by the voltage compare circuit.
The voltage from the compare circuit is amplified to drive a power transistor.
d. The output from the power transistor varies the current through the field exciter. This field affects the indicato voltage of the generator

The generator should build up to its rated voltage without need for any external power source provided that sufficient magnetism is present in the exciter field.

\section*{Overvoltage}

The MG regulator is also provided with an overvoltage circuit that monitors the generator output voltage. Detection of an overvoltage causes the generator voltage to decrease to a safe level and provides an indication to the overvoltage detect circuit. MG regulator overvoltage conditions cause a power-down situation and are indicated by an MG check and a power check. (MG overvoltage is detected by the action of relay K60 (YE180) and
its contents (YE072) error to zero.) The MG regulator contains circuit breaker (CB1) that protects against damage due to an overcurrent condition within the regulator

\section*{Motor Generator Enclosure}

The MG enclosure not only reduces generator noise but also provides a calculated path for airflow to prevent excessive hea buildup within the MG set. The enclosure also provides some radio interference attenuation besides keeping the MG in a relatively clean environment and protecting it from the hazards of exposed power connections.

\section*{ELECTRICAL COMPONENT LOCATIONS}

ELECTRICAL COMPONENTS--POWER FRAME, STAGE 1


\section*{ELECTRICAL COMPONENT LOCATIONS (Continued)}

\section*{ELECTRICAL COMPONENTS--POWER FRAME, STAGE 2}

\begin{tabular}{|l|l|}
\hline RELAY & \multicolumn{1}{|c|}{ FUNCTION } \\
\hline K1 & Phase Rotation (MG) \\
K2 & Phase Rotation (3046 MG if installed) \\
K4 & EPO Control \\
K16 & MG Power Contactor \\
K26 & 400 Hz Contactor \\
K27 & AC Contactor \\
*K29 & 60 Hz 3210 Power Control \\
K30 & Blower CtrI Contactor \\
*K33 & 24V 2nd Seq. Control \\
K53 & Console File AC \\
\hline \multicolumn{2}{|c|}{ *Relays K29 and K33 are mounted on the inside } \\
of primary box door. \\
\hline
\end{tabular}
\begin{tabular}{|c|l|}
\hline TB & \multicolumn{1}{|c|}{ FUNCTION } \\
\hline 7 & Conv Outlets Dist \\
8 & Primary Pwr DC Dist. \\
11 & Primary Pwr. AC Dist \\
& to PF \\
14 & DC Control Voltage Dist. \\
15 & Phase Rotation TB \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline CB & FUNCTION \\
\hline 1 & Mainline CB \\
4 & Mainline CB \\
\hline
\end{tabular}


\section*{ELECTRICAL COMPONENTS--CPU FRAME, Stage 1}


\section*{ELECTRICAL COMPONENTS--CPU FRAME, Stage 2}

TR Pacs and Regulators: The TR Pacs and their associated regulators for the CPU logic gates. The circuit protectors that protect the


The Model 145 power frame receives primary power input of \(200 / 208 / 230 \mathrm{~V} \mathrm{ac}, 60 \mathrm{~Hz}\) or \(200 / 220 / 235 \mathrm{~V}\) ac volts, \(380 / 408 \mathrm{~V}\) \(200 / 208 / 230 \mathrm{Vac}, 60 \mathrm{~Hz}\) or \(200 / 220 / 235 \mathrm{~V}\) ac volts, \(380 / 408 \mathrm{~V}\)
ac, 50 Hz . Input distribution is three-phase and ground for 60 Hz ; three-phase, neutral (for usage only), and ground for 50 Hz operation.
Power is routed from the customer ac service to a filter net work (YE110). Each ac feed capacitor in the filter network has a resistor connected to ground. These resistors bleed off any charge remaining on the capacitors when the ac service is disconnected. Mainline circuit breakers for this system are CB 1 and CB4.
After all circuit breakers are closed, initial turn-on brings:
1. AC voltage via fuses F3 and F4 to transformer TR3, which provides 24 V dc to the power control circuit, 12 V ac to the undervoltage detect circuits, and 7.25 V to the sequence indicator lamps. The 24 V dc is first routed to the system emerging power off (EPO) circuit via n/o contacts of K1 (and K3 if the 3046 is installed). If the EPO switch is closed and phase rotation to the MG is correct, relay K4 picks.
2. AC voltage to the convenience outlets. For 60 Hz systems, it is routed via fuses 1 and 2 to stepdown transformer TR5, which supplies 115 V ac (for input voltage of 208 V and 230 V ) to the convenience outlets. For \(200 \mathrm{~V}, 60 \mathrm{~Hz}\) systems, transform TR5 supplies 100 V ac to the convenience outlets.
For Hz systems, the convenience outlet voltage is 220,235 ,
380 , 408 (by 380, or 408 (by Data-WYE) switching.
Further power distribution does not occur until one of the power switches is activated.
An auto transformer is provided for 200 V 50 or 60 Hz ; and \(235 / 40850 \mathrm{~Hz}\) inputs. Taps are provided on the transformer to obtain 220 V output for the various input line voltages.

\section*{AC OUTPUTS}

\section*{Convenience Outlet}

Four duplex convenience outlets are provided with the system: CPU (2) and PF (2). For domestic machines, the outlets provide 115 V ac, 60 Hz single-phase at a maximum of 15 amperes total for all outlets whose power is supplied by TR5. For World Trade, the outlets can provide either 100V ac, 60 Hz single-phase at a maximum of 15 amperes; or 200 V \(220 \mathrm{~V}, 235 \mathrm{~V}, 50 \mathrm{~Hz}\), at a maximum of 8 amperes. These currents are totals for all outlets.

\section*{Blowers}

The system is cooled by blowers that require: \(208 / 230 \mathrm{~V}\) 60 Hz ; or \(220 \mathrm{~V}, 50 \mathrm{~Hz}\) power
- The CPU uses two blowers for cooling the regulator stack, one for the phase-controlled regulator stack, three for the A-gate, six for the B -gate, and one for the mixer board. - The power frame uses: one blower motor for the regulator stack.
 regulators.
- Phase-controlled regulators: Used to convert 400 Hz input regulated dc output power for the monolithic storage devices.

\section*{POWER DISTRIBUTION, STAGE 2}

The Model 145 power frame receives primary power input of \(200 / 208 / 230 \mathrm{~V}\) ac, 60 Hz or \(200 / 220 / 235 \mathrm{~V}\) ac volts, \(380 / 408 \mathrm{~V}\) ac, 50 Hz . Input distribution is three-phase and ground for 60 Hz ; three-phase, neutral (for usage only), and ground for 50 Hz operation.

Power is routed from the customer ac service to a filter net work (YE110). Each ac feed capacitor in the filter network has a resistor connected to ground. These resistors bleed off any charge remaining on the capacitors when the ac service is disconnected. Mainline circuit breakers for this system ar CB1 and CB4.
After all circuit breakers are closed, initial turn-on brings: AC voltage via fuses F3 and F4 to transformer TR3, which provides 24 V dc to the power control circuit, 12 V ac to the undervoltage detect circuits, and 7.25 V to the sequence indicator lamps. The 24 V dc is first routed to the system emerging power off (EPO) circuit via n/o contacts of K1 (and K3 if the 3046 is installed). If the EPO switch is closed and phase rotation to the MG is correct, relay K4 picks.
2. AC voltage to the convenience outlets. For 60 Hz systems, it is routed via fuses 1 and 2 to stepdown transformer TR5, which supplies 115 V ac (for input voltage of 208 V and 230 V ) to the convenience outlets. For \(200 \mathrm{~V}, 60 \mathrm{~Hz}\) systems, transform TR5 supplies 100 V ac to the convenience outlets.
For Hz systems, the convenience outlet voltage is 220,235 , 380, or 408 (by Data-WYE) switching.
Further power distribution does not occur until one of the power switches is activated.
An auto transformer is provided for 200 V 50 or 60 Hz ; and \(235 / 40850 \mathrm{~Hz}\) inputs. Taps are provided on the transformer to obtain 220 V output for the various input line voltages.

\section*{AC OUTPUTS}

\section*{Convenience Outlet}

Four duplex convenience outlets are provided with the system: CPU (2) and PF (2). For domestic machines, the outlets provide 115 V ac, 60 Hz single-phase at a maximum of 15 amperes total for all outlets whose power is supplied by TR5. For World Trade, the outlets can provide either 100 V ac, 60 Hz single-phase at a maximum of 15 amperes; or 200 V \(220 \mathrm{~V}, 235 \mathrm{~V}, 50 \mathrm{~Hz}\), at a maximum of 8 amperes. These currents are totals for all outlets.

\section*{Blowers}

The system is cooled by blowers that require: 208/230V 60 Hz ; or \(220 \mathrm{~V}, 50 \mathrm{~Hz}\) power
The CPU uses two blowers for cooling the regulator stack, six for the phase-controlled regulator stacks, three for the A-gate, six for the B -gate.
- The power frame uses: one blower motor for the regulator stack.


\section*{CPU POWER CONVERSION AND DISTRIBUTION, STAGE 1}

Notes:
1. Three-phase input to the CPU is controlled by circuit breaker CB2.
2. Single-phase power is applied to transformers TR104 TR106, and TR108. The input to TR104, TR105, and TR106 is protected by circuit protector CP104, and th
3. The input to TR101, TR102, and TR103 is protected by its own circuit protector. The output form each ac/dc module provides inputs to regulators via circuit protectors. the logic gates.
4. Voltage sense circuits detect the loss of each dc logic voltage Failure of any regulator causes the system to power-down.
5. If CB1, CB3, CB4, or CB7 trip:
a. Reset the CB
b. Wait four minutes before pressing the power-on key

board assembly location chart


\section*{Notes}
. Three-phase input to the CPU is controlled by circuit breaker CB2
2. The output from each ac/dc module provides inputs to regulators via the circuit protectors.
3. Voltage sense circuits detect the loss of each dc logic voltage. Failure of any regulator causes the system to power-down.
4. If CB1, CB3, CB4, or CB7 trip
a. Reset the CB.

Wait four minutes before pressing the power-on key


\section*{POWER FRAME POWER CONVERSION and DISTRIBUTION, STAGE 1}

\footnotetext{
Notes:
1. Three-phase power to TR1 and transformer TR2 is controlled by circuit breaker CB5. TR1 and TR2 are used exclusivley for the IFA feature. The input to each TR is protected by a circuit protector. The output from TR1 provides an input to four regulators. The regulator outputs and the output from TR2 supply dc voltages to the IFA distribution board DB1-DB11.
2. Circuit breaker CB1 controls the single-phase input to transformers TR3 (control transformer), TR4 (W/T auto transformer), and TR5 (convenience outlet transformer). The input to TR4 is also controlled by contacts of CPO relay K4.
4. Failure of the 24 V dc output from TR3 causes a random hutdown of the entire system.
}


\section*{Notes:}
1. Three-phase power to ac-dc module TR1 and transformer TR2 is controlled by a circuit breaker CB5. TR1 and TR2 are used exclusively for the IFA feature. The output to each TR is protected by a circuit protector. The output from TR1 provides an input to four regulators. The regulator outputs and the out put from TR2 supply dc voltages to the IFA distribution board DB1-DB11.
2. Circuit breaker CB1 controls the single-phase input to transformers TR3 (control transformer), TR4 (WTC auto transformer) and TR5 (con former). The input to TR4 is also controlled by contacts of CPO relay K4.
4. Failure of the 24 V dc output from TR3 causes a random shutdown of the entire system.


\begin{tabular}{|c|c|c|}
\hline SWITCHES & Label & FUNCTION \\
\hline CE 1 & POWER ON & Performs the same function as the console power-on key (initiates a power-on sequence). \\
\hline \multirow[t]{3}{*}{CE 2} & CK RESET & This is a momentary position of switch CE2 that resets the power check circuits (picks K12). The power check circuits must be reset after each power malfunction before power can be reapplied to the system. \\
\hline & ERROR OVERRIDE & Bypasses all malfunctions that cause a power-check condition by providing a return path for relay, K12. The power-check conditions bypassed are: thermal trip, undervoltage detect, CB trip, and MG check. This position of CE2 switch can be used as a trouble shooting aid by enabling power turn-on under a power check condition. By using the error override capability along with CE6 switch (REG TEST position) when a CB trip is apparent, maintenance personnel can monitor the regulator sequence lights and find which regulator(s) are not supplying proper output voltages. When the switch is at ERROR OVERRIDE, the CE panel power check light is lit and the console POWER check light is lit to indicate that a CE switch is at a test mode position. \\
\hline & NORMAL & Allows the power check circuits to function in their normal manner. CE2 switch should be maintained at this position during normal running operations. \\
\hline \multirow[t]{3}{*}{CE 3} & BLOWER OFF & Enables turning off the blowers prematurely after a power-down sequence has been started. (The blowers normally operate for five minutes after powering-down the system.) \\
\hline & MG HOLD & Keeps the MG set running after the system has been powered down. (Bypasses the system power-off switch control over the MG set.) \\
\hline & MG PWR OFF CONTROLLED & Allows the MG to be turned off with the system when the power-off switch is activated. \\
\hline \multirow[t]{2}{*}{CE 4} & NORMAL & Allows the power-on switches to control system power in the regular manner. CE4 switch must be at NORMAL in order for the system to operate. \\
\hline & POWER OFF & Performs the same function as the console powerOoff key (intitiates a power-off sequence Diasables the operation of both the console power-on and CE panel power-on switches. Anytime the CE 4 switch is at POWER OFF; the console power check light is lit. This switch can be used to prevent power from being applied to the system while it is being serviced. \\
\hline \multirow[t]{3}{*}{CE 5} & I/O HOLD & Allows the 24 V dc control to the \(\mathrm{I} / \mathrm{O}\) units to be maintained after the system is pawered-down. Anytime CE5 switch is at I/O HOLD, the CE panel power check light is lit and the console power light is turned on. \\
\hline & NORMAL & Allows the I/O devices turn-on procedure to function under control of the system power-on operation. CE5 switch should be kept at NORMAL for all regular operations. \\
\hline & I/O OFF & Inhibits the turn-on of \(\mathrm{I} / \mathrm{O}\) devices over the channel. Anytime CE5 is at \(\mathrm{I} / \mathrm{O}\) OFF, the power-on complete light does not light. If CE5 is switched to I/O OFF after power-on is complete, the channel I/Os will drop and the power-on complete light will turn off. To bring the I/Os up again, press POWER OFF; then POWER ON. \\
\hline \multirow[t]{3}{*}{CE 6} & LAMP TEST & Causes all CE panel lights to glow. The CE6 switch can be operated to LAMP TEST at any time without affecting system operation. \\
\hline & REG TEST & Provides a means for checking all regulators outputs by means of the regulator sequencing lights. If a CB power check is indicated, one can use the CE2 switch in the ERROR OVERRIDE position along with REG TEST and detect the regulator(s) that are not providing the indicated output. (Associated regulator indicator is off.) \\
\hline & NORMAL & Provides no function. CE6 switch should be kept at NORMAL during all regular system operations. \\
\hline
\end{tabular}

\section*{CPU CONSOLE (POWER CONTROL SWITCHES),} STAGES 1 AND 2
There are three switches on the CPU console that are associated with power control: Emergency Pull switch, Power On key, and Power Off key.
1. Emergency Pull Switch (located on the upper right-hand section).
Pulling this switch causes all system power to be removed within two seconds. However, primary power is present at both the entry and exit terminals of CB1, CB3, CB4, CB7, TR3, and TR4 (when auto transformer is used). Voltage is also present at the inputs to relays \(\mathrm{K} 4, \mathrm{~K} 16, \mathrm{~K} 27\), and K 30 .
2. Power On Key (located on the lower left-hand section). The power on key, when pressed, initiates a power-on sequence for the CPU and on-line I/O units. The key turns red when pressed; and white when the power-on sequence is complete. The time required for a power-on sequence is
3. Power Off Key (located on the lower left-hand section). The power off key, when pressed, removes power to the CPU and online I/O units. Main- and control-storage information is lost.
If power-supply failure or overtemperature condition occurs while the system is operating, a power-off sequence is initiated. After a power fault is corrected, press the power off key, or the check reset switch on either the CE panel or the CPU console.


\section*{POWER SEQUENCING}

\section*{OWER-ON SEQUENCE, Stage 1}

Before the power-on sequence can start, the EPO switch must be in the non-operated state so that the EPO relay can pick.
input power to the motor generator must have the proper phase rotation.
- Voltage, current and temperature indications must be normal, power sequence to all I/O channel related devices must be mplete, and the voltage sense circuits must sense the correct voltage, before power-on sequence is complete.

For the following discussion, refer to the power-on flow on logic page YE011, the power-on sequence and timing chart (YE070), and the power sequencing and control illustration. With mainline power applied to the processing unit, but before the power-on ey is pressed, three-phase input is routed through a phase detec ircuit (YE111), and 208 V ac is applied via fuses F 3 and F 4 to ransformer TR3 that supplies: 24 V dc via n/o contacts of CP8, 2 V dc via fuse F 10 and 7.25 V ac via fuse F 11 , to the central sequencing and control circuits. The 24 V dc is first routed to the emergency power-off (EPO) circuit. To energize the EPO control elay K4, two conditions must be satisfied; the EPO switch must be closed, and the three-phase input to the motor generator(s) must have proper phase orientation. If the input phase to the correct, phase rotation relay K1 is energized. (If the 3046 Power Unit is connected to the system, a second relay 33 is used
 akes sure that, whenever the 3046 is connected to the Model 145 , the system will power up only when the main input source each unit is connected in accordance with the installation planning data.

Note: Whenever the 3046 power unit is connected to the Model 45, certain interface control lines between the units directly affect system power. These interface control lines
1. Assure that the 3046 motor generator rotation is correct.
2. Interlock the 3046 with the system EPO circuits.
3. Interlock the 3046 line cord with the line cord in the Mode 145 power frame. If either cord is removed from the outlet or if the mainline circuit breaker in either frame is turned off, th entire system is turned off.
4. Provide an interface from the 3046 MG overvoltage and overheat detection circuits to the undervoltage board, located in the Model 145 power frame. If either or both of these conditions are detected, the entire system is turned off.
5. In order to reduce in-rush current, make sure that the 3046 is powered-up about 15 seconds after the generator within the Model 145 power frame has been powered.

From the contacts of \(K 4,208 \mathrm{~V}\) ac is routed to the step dow ransformer TR5 when connected to a 60 Hz source, which provides 115 V ac to the convenience outlets located on each frame. For a 50 Hz source, the voltage is routed directly to the convenience outlets as shown on logic page YE120. Because 24 V dc is present, all I/O EPO relays (K5 through K9) pick (if installed) and signal to the attached \(1 / O\) control units that no EPO condition exists. The MG check relay K 11 also picks at this ime.
Before the power supplies can be sequenced on, power check elay K12 must be picked, which occurs if no power fault OVERRIDE. TO initiote the system 2 tow ERROR th mast be NORMAL and the poquence, CE4 CPU console or the CE panel must be activated. Pressing the ower-on key picks power-on relay K14. As soon as the K14 ontacts transfer, MG start control relay K15 is picked and 24 dc is supplied to time-delay relay K20. A set of N/O contacts of 15 allow MG main power relay K16 to pick. The contacts of K16 are the mainline contactors that allow power to be applied to the MG set. Time-delay relay K20, which has a power-on delay f about 10 seconds, allows the MG to come up to speed under a no-load condition. The remaining power sequencing is as follows:
1. After the 10 -second time-out of K 20 , its \(\mathrm{n} / \mathrm{o}\) contacts
complete the circuit for MG hold relay K21. (A set of K21 to MG HOLD, to keep the MG running even after the system is sequenced down.)
2. Relay K22 ( 400 Hz power control) is energized through K21 n/o contacts.
3. Relay \(\mathrm{K} 26(400 \mathrm{~Hz}\) contactor) , which controls the MG output, is picked through K22 \(\mathrm{n} / \mathrm{o}\) and \(\mathrm{K} 16 \mathrm{n} / \mathrm{o}\) contacts. The contactors of this relay allow \(208 \mathrm{~V} \mathrm{ac}, 400 \mathrm{~Hz}\), to pass to the 400 Hz transformer/rectifiers that supply the dc input oltage to the series regulators and also allow the 208 V 400 Hz , to pass to the phase-controlled regulators.
4. Relay K27 (AC contactor) is picked through K \(26 \mathrm{n} / \mathrm{o}\) contacts (YE110). With K27 picked, power is distributed as follows
- Heads extended relay K28 picks through n/o contacts of K15, K14, and K12, preventing a complete power shutdown and possible damage to the disk pack EXTENDED light, located on the CE panel, will always be lit whenever K28 is energized.
- Relay K 29 ( 60 Hz Citation power control) is picked, allowing power to be applied to the 3210 and 3215 (if installed).
- Power is applied to transformer TR108 which supplies: 41 V ac for the metering circuits, 7.25 V ac to the console indicator lamps, and 12 V dc to the CPU mixer board.
- 208 V ac is provided for the IFA
5. Relay K30 (blower control contactor) is picked, providing ac power to all blowers.
6. After the MG output is distributed to the regulators and TR packs, first sequence detect relay K31 picks only when all of the following reach 70 per cent of their rated current.

CPU FRAME
POWER FRAME
1.25V and 3 V Reg
\(\begin{array}{ll}101 & 105 \\ 102 & 107 \\ 104 & 108\end{array}\)
\(2 V\) Regs
10, 111, 112
TR108
(12V, 36V, 41V)
Mid-Pack Reg
Reg 1 (-3V)
Reg \(2(+3 \mathrm{~V})\)
Reg \(3(-36 \mathrm{~V})\)
Reg 5 ( +6 V )
MAIN
StORAGE FRAME
(If installed)
2 V Reg
204
206
7. Second sequence relay K32 picks after K31 picks and only when all of the following reach 70 per cent of their rated current.

CPU FRAME
Reg 103 (1.25V and 3V) Reg 106 (7V)
Reg 108 ( 6 V )

\section*{MAIN}

STORAGE FRAME (If installed) Reg 201 ( 1.25 V and 3 V )
8. Relay K34 picks through \(\mathrm{K} 20 \mathrm{n} / \mathrm{o}, \mathrm{K} 28 \mathrm{n} / \mathrm{o}, \mathrm{K} 14 \mathrm{n} / \mathrm{o}\), and \(\mathrm{K} 12 \mathrm{n} / \mathrm{o}\) contacts. After the relay contacts transfer, K 34 i held in a picked state through its own n/o contacts. The picking of this relay also enables a signal that allows the. sensing of the phase-controlled rectifier outputs. The undervoltage detection circuit to the power check relay, and causes K20 to drop.
9. Relay K 33 ( 24 V 2 nd sequence control) picks through \(\mathrm{n} / \mathrm{o}\) contacts of K31,K32,n/c contacts of the CB auxiliary contacts, and \(\mathrm{n} / \mathrm{c}\) contacts of K 14 and K12. With relay K33 picked, 24 V dc is routed to the 3215 (if installed).
10. The attached \(I / O\) devices are now provided with 24 V dc control voltage. A maximum of five I/O control groups can be installed, to control a maximum of 40 control units. There are five 10 stepper swiches. If all are set \(K 12\) n/o and K 34 n/O to the home position, resetting th sitch is witch is done by pressing the power-off key.)
11. For each installed I/O group, there is an associated I/O group power control relay (K38 through K42) and a stepper switch \(\mathrm{I} / \mathrm{O}\) group relay (K44 through K48). The 24 V dc control voltage is sequenced to the I/O control units through a stepper-switch action, commencing with I/O group one (relay
K44 picks). After the K44 picks). After the stepper switch for I/O group one is complete (switch returns to home), the sequence is repeated until all connected I/O groups receive their 24 V dc control voltage, (see ALDs YE200 and YE290)
12. When the last device receives its 24 V dc control voltage, relay K151 (power reset) is picked, causing the power-on key white backlight to turn on, indicating that the power-on sequence is complete.

\section*{POWER-ON SEQUENCE, Stage 2}
- Before the power-on sequence can start, the EPO switch mus be in the non-operated state so that the EPO relay can pick.
- Input power to the motor generator must have the proper phase orientation.
- Voltage, current, and temperature indicators must be normal power sequence to all \(1 / O\) channel-related devices must be complete, and the voltage sense circuits must sense the correct voltage, before power-on sequence is complete.

Refer to the power-on flow on logic page YB011, the power-on sequence and timing chart (YB070), and the power sequencing and control (Page 11-22). With mainline power applied to the processing unit, but befcre the power-on key is pressed, threease input is routed through a phase detect circuir (V) TR3 that supplies: 24 V dc via n/o contacts of CP8, 12 V dc via fuse F 10 and 7.25 V ac via fuse F 11 , to the central sequencing and control curcuits. The 24 V dc is first routed to the emergency power-off (EPO) circuit. To energize the EPO control relay K4, two conditions must be satisfied: the EPO switch must be closed, and the three-phase input to the motor generator (s) must have proper phase orientation. If the input phase to the MG is correct, phase rotation relay K1 is energized. (If the 3046 power unit is connected to the system, a second relay K2 is used to assure proper phase relationship for the MG in the 3046.) The contacts of and \(K 2\) are cone in seres. This 145 , the stem will power up only when the main input source to unit is connected in accordance with the installation planning data.

Note: Whenever the 3046 power unit is connected to the Model 145, there are certain interface control lines between the units that directly affect system power. These interface control lines:
1. Assure that the 3046 motor generator rotation is correct. 2. Interlock the 3046 with the system EPO circuits.
3. Interlock the 3046 line cord with the line cord in the Model 145 power frame. If either cord is removed from the outlet or if the mainline circuit breaker in either frame is turned off, the entire system is turned off.
4. Provide an interface from the 3046 MG overvoltage and overheat detection circuits to the undervoltage board, located in the Model 145 power frame. If either or both of these
5. In order to reduce in-rush current, make sure that the 3046 is powered-up about 15 seconds after the generator within the Model 145 power frame has been powered.

From the contacts of \(\mathrm{K} 4,208 \mathrm{~V}\) ac is routed to the stepdown transformer TR5 when connected to a 60 Hz source, which provides 115 V ac to the convenience outlets located on each frame. For a 50 Hz source, the voltage is routed directly to the convenience outlets as shown on logic page YB120. Because 24 V dc is present, all I/O EPO relays (K5 through K9) pick (if installed) and signal to the attached I/O control units that no EPO condition exists. The MG check relay K11 also picks at this time.
time.
Before the power supplies can be sequenced on, power check relay K12 must be picked, which occurs if no power fault is sensed, or by positioning CE switch 2 to the ERROR
OVERRIDE. To initiate the system power-on sequence, CE4 switch must be at NORMAL, and the power-on switch on either
 transfer, MG start control relay K15 is picked and 24 V dc is supplied to time-delay relay K20 A set of \(n\) o contacts of K15 allows MG main power relay K16 to pick. The contacts of K16 are the mainline contactors that allow power to be applied to the MG set. Time-delay relay K20 has a power-on delay of about 10 seconds to allow the MG to come up to speed under a no load condition. The remaining power sequencing is:
1. After the 15 second time-out of K 20 , its \(\mathrm{n} / \mathrm{o}\) contacts complete the circuit for MG hold relay K21. ( A set of K21 contacts are used in conjunction with CE3 switch, positioned to MG HOLD, to keep the MG running even after the system is sequenced-down.)
2. Relay \(\mathrm{K} 22(400 \mathrm{~Hz}\) power control) is energized through K 21 \(\mathrm{n} / \mathrm{o}\) contacts.
3. Relay K26 ( 400 Hz contactor), which controls the MG output, is picked through \(\mathrm{K} 22 \mathrm{n} / \mathrm{o}\) and \(\mathrm{K} 16 \mathrm{n} / \mathrm{o}\) contacts. The contactors of this relay allow 208 V ac, 400 Hz , to pass to the 400 Hz transformer/rectifiers that supply the dc input 400 Hz to pass to the phase-controlled regulators.
4. Relay K27 (AC contactor) is picked through K26 n/o contacts (YB110). With K27 picked, power is distributed as follows.
- Heads-extended relay K28 picks through n/o contacts of K15, K14, and K12, preventing a complete powe shutdown and possible damage to the disk packs light located on the CE panel will always be lit whenever K28 is energized.
- Relay K29 ( 60 Hz citation power control) is picked, - Relay \(K 29\) ( 60 Hz citation powng power to be applied to the 3210 and 3215 (if installed).
- Power is applied to transformer TR408, which supplies: 41 V ac for the metering circuits, 7.25 V ac to the console indicator lamps, and 12 V dc to the CPU mixer board.
- 208 V ac, is provided for the IFA
5. Relay K30 (blower control contactor) is picked, providing ac power to all blowers.
6. After the MG output is distributed to the regulators and TR packs, sequence detect relay K31 picks only when all of the following reach 70 percent of their rated current.

CPU FRAME
POWER FRAME
Mid-Pack Reg Reg 1 (-3V) Reg \(2(+3 \mathrm{~V}\) ) Reg \(3(-36 \mathrm{~V})\) Reg 5 (+6V)

MAIN
Storage frame
(If installed)
2 V Reg
\(20 \operatorname{Reg}\)
206

207
208
\(2 V\) Regs
405, 406, 407
TR408
(12V, 36V, 41V)
7. Second sequence relay K32 picks after K31 picks and only when all of the following reach 70 percent of their rated current.

CPU FRAME
MAIN storage frame (If installed)
Reg 402 (7V)
Reg 201 (1.25V and 3 V )
Reg 202 (7V)
8. Relay K 34 picks through \(\mathrm{K} 20 \mathrm{n} / \mathrm{o}, \mathrm{K} 28 \mathrm{n} / \mathrm{o}, \mathrm{K} 14 \mathrm{n} / \mathrm{o}\), and \(\mathrm{K} 12 \mathrm{n} / \mathrm{o}\) contacts. After the relay contacts transfer, K34 is held in a picked state through its own \(\mathrm{n} / \mathrm{o}\) contacts. Picking this relay also enables a signal that allows the sensing of the phase-controlled rectifier outputs. Transfer of K34 n/c contacts removes the bypass for the undervoltage detection circuit to the power check relay and causes K20 to drop.
9. Relay K 33 ( 24 V 2 nd sequence control) picks through \(\mathrm{n} / \mathrm{o}\) contacts of \(K 31, K 32, n / \mathrm{c}\) contacts of the CB auxiliary ontacts, and \(\mathrm{n} / \mathrm{c}\) contacts of K 14 and K 12 . With relay K 33 picked, 24 V dc is routed to the 3215 (if installed).
10. The attached \(\mathrm{I} / \mathrm{O}\) devices are now provided with 24 V dc control voltage. A maximum of five I/O control groups can ee installed, to control a maximum of 40 control units. home position, relay K35 (I/O power hold) picks through \(\mathrm{K} 12 \mathrm{n} / \mathrm{o}\) and \(\mathrm{K} 34 \mathrm{n} / \mathrm{o}\) contacts. (If any I/O stepper switch is tot at the home position, resetting the switch is done by pressing the power-off key.)
11. For each installed \(\mathrm{I} / \mathrm{O}\) group, there is an associated \(\mathrm{I} / \mathrm{O}\) group power control relay (K38 through K42) and a stepper switch / O group relay (K44 through K48). The 24 V dc control voltage is sequenced to the I/O control units through a stepper-switch action, commencing with I/O group one (relay K44 picks). After the stepper switch for I/O group one is complete (switch returns to home), the sequence is repeated until all connected I/O groups receive their 24 V dc control oltage, (see logics YB200 and YB290).
12. When the last device receives its 24 V dc control voltage, relay K151 (power reset) is picked, causing the power-on key white backlight to turn on, indicating that the power-on sequence is complete.



System power is turned off in varying ways, depending upon the power-off reason.
Power can be turned off from the console (power-off key or EPO switch), from the CE panel (CE1 switch), or by one of everal system protection devices (overcurrent, overvoltage, ow voltage sense, over temperature).

NORMAL POWER-OFF SEQUENCE

Refer to the power-off timing chart (YE071) and the power-off low chart (YEO15) during the following discussion.

Note: After the power-off sequence, the 24 V dc power contro voltage and convenience outlet voltages are still available.

Pressing the power-off key breaks the circuit to relay K 14 to start the power-off sequence. Activating the power-off key als breaks the paths to relays \(K 28\) (if all disk heads are retracted), K34, K35, K38 hrough K42, and disconects the 2 K dc system source to the \(1 / \mathrm{O}\) confrols. Droppisy of easing the white lamp in mterupts the return for he perer-on come light on the CE panel is also turned off. Relay K14 n/ contacts 16 and 17 , which are in series with K31 lo contacts 18 and 19 , interrupt the remote start line to egutor \(108(+6 \mathrm{~V})\). This action removes excitation from regulator 108; and when the regulator output drops to approximately 1.2 V , sequence 2 detect relay K 32 is dropped. The transfer of relay K \(32 \mathrm{n} / \mathrm{o}\) contacts now causes relay K33 ( 24 V second sequence control) to drop, removing the 24 V dc control to the CPU printer/keyboard. The return of \(K 32 \mathrm{n} / \mathrm{c}\) contacts starts relay K20 for a five-minute time-out. This action allows the blowers to continue to operate after the power-down sequence is complete to allow adequate cooling for the system components. The remaining power is sequenced off as follows.
1. If all head assemblies in the attached disk-storage devices are retracted, relay K15 (MG start control) and relay K28 (heads extended) are dropped via \(K 32 \mathrm{n} / \mathrm{o}\) contacts. The heads must be retracted before the disk-storage device drive motors are stopped because the heads depend on surface air movement for proper head-to-disk distance. Further power-down sequencing is halted until relay K28 and relay K15 are dropped. If relay K28 remains on, n/o contacts of K28 cause relay K20 to pick prematurely. With K20 and K28 picked at the same time, one leg to the power check SLT card is opened causing relay \(K 12\) (power check) to pick. This action causes the power-on key red backlight and the CE panel power check light to come on.
2. After K 15 drops, relay K 21 (MG hold) and relay \(\mathrm{K} 22(400 \mathrm{~Hz}\) power control) are dropped due to \(\mathrm{n} / \mathrm{o}\) contacts of K32. If CE3 switch is at MG HOLD, relay K21 is maintained energized, and its n/o contacts keep relay K16 picked. This allows you to keep the MG set running even after the normal power-down sequence has been completed.
3. 400 Hz power control relay K 16 , whose contactors allow power to be applied to the MG, and 400 Hz contactor relay removing power to all system power supplies.
4. Relay K31 (sequence 1 detect) is dropped because of the voltage loss to the power supplies.
5. Relay K27 (AC contactor) is dropped due to K26 \(\mathrm{n} / \mathrm{o}\) contacts, removing power from transformer TR108, console file, and the ac voltage to the WTC 3210
6. Relay K 29 is de-energized, removing the 115 V ac from the 3210 motors.
7. After five minutes have elapsed since voltage has been applied to K20, this relay picks. K20 n/c contacts interrupt the 24 V dc to relay K30 causing it to drop. When K30 drops, all system blowers are turned off.

All system power has now been removed except for primary ac input power, convenience outlet power, and power to transformer TR3. TR 3 provides the 24 V dc EPO power, 12 V to he undervoltage detect logic, and 7.25 V to the sequence indicator lamps.

\section*{EMERGENCY POWER-OFF (EPO), Stages 1 and 2}
- Pulling the EPO switch removes all system ac and dc power.
- When pulled, the EPO switch latches in the OUT position and must be restored by a service representative.
- When two processing units are tied together, power for both systems can be removed by operation of either console EPO pull switch.

Operating the EPO pull switch on the console opens the circuit to relay K4 (YE200). When relay K4 drops, all convenience outlet power drops, and all the 24 V control voltage is removed, causing all control relays to drop. Thus all power is removed from the system except for the voltage at both the entry and exit terminals of CB1, CB3, CB4, CB7, TR3, and TR4 (when the auto transformer is used). Voltage is also present at the inputs to relays K4, K16, K27, and K30

The EPO pull switch is a two-pole switch. The second pole is connected to J41. A second system, when connected to J41, is controlled by this second switch pole. Likewise, this system is controlled by a second pole on the EPO switch of a second system. The second switch pole is connected in series with the first system EPO switch via J41.
When the EPO pull switch has been operated, a mechanical latch holds the switch in the transferred position. This mechanical latch must be restored by a service representative who must gain access to the rear of the console panel. If the switch has been pulled, learn the reason and repair; then reset the switch. Once the EPO switch is restored, power can be turned on by doing a power check reset and pressing the system power-on key.

\section*{POWER-OFF RESULTING FROM a POWER CHECK,} Stages 1 and 2

In the event of a power check (malfunction within the power or cooling system) a normal power-down sequence is initiated. Four conditions can cause a power check
1. Overvoltage/overcurrent
2. Undervoltage.
3. High temperature within the system frames, sensed by thermal devices.
4. Motor generator fault condition.

Whenever any one of these conditions is sensed, relay K12 (power check) is turned off. A set of \(\mathrm{n} / \mathrm{o}\) contacts of relay K12 are in series with the power-off switch; so, whenever K12 is turned off, a normal power-off sequence occurs. All power faults are indicated on the CE panel. By monitoring the lights, location. To assist in isolating a power failure the CE panel is equipped with a switch (CE2) By plaing the CE2 swith ERROR OVERRIDE, all power fault circuits to relay K12 are bypassed, keeping this relay picked. Using the ERROR OVERRIDE position of CE2 switch along with CE6 switch (REG TEST position), one can observe the regulator lights to find which regulator is turned off.
Whenever power is sequenced off as a result of a power-check condition, the system power-off key must be pressed before the system can be restarted.


Protection and checking circuits are provided in this system to prevent equipment damage and to simplify maintenance. During ormal system operation, the protection circuits operate in
onjunction with the control circuits to apply power sequentially o the system. In the event of a malfunction (such as overvoltage, or thermal), the protection circuits initiate a sequential power-down operation
Checking circuits allow detection of a circuit that is functioning marginally, before it becomes a failure.

\section*{UNDERVOLTAGE SENSING SYSTEM, STAGE 1}

A voltage sensing system determines that all dc voltages are on and are supplying at least a certain minimum output.
- Failure in any dc supply causes power to be sequenced off and the power check light on the console and the CE panel to be turned on.

A special voltage sensing system monitors the output of all logic ower supplies to determine that these supplies are on, and are supplying at least a certain minimum output. This system consists fan undervoltage detect card mounted on a small gate on the front-left side of the power frame, and two relays (K31 and K32) ond on the relay sequence board that
The logic supplies are divided into two groups: sequence 1 group, whose outputs are sensed by relay K 31 ; and sequence 2 group, whose outputs are sensed by relay K32. Loss of any sensed voltage below the required minimum in either group causes the respective relay to drop (YE220). The transfer of K3 or K32 relay points causes one input to the fault detection AND circuit to open power check relay K12. Relay K 14 de-energizes, which is the start of the power-down sequence. The console power check light and the CE panel power check light come on, is RROR OVERRIDE, An CEG witch to REG TEST, T
 lighted tamp represents a faulty regulator output. After the lighted lamp represents a faulty regulator output. After the To restore power after the fault is corrected, press the power-off key to reset the power check circuits. Then pressing power on causes a normal power-on sequence.


\section*{PROTECTION AND CHECKING CIRCUITS (CONTINUED)}

Protection and checking circuits are provided in this system to prevent equipment damage and to simplify maintenance. During ormal system operation, the protection circuits operate in the system. In the event of a malfunction (such as overvoltaly thermall, the protection circuits initiate a sequential powerdow operation.
Checking circuits allow detection of a circuit that is functioning marginally, before it becomes a failure.

\section*{UNDERVOLTAGE SENSING SYSTEM, Stage 2}
- A voltage sensing system determines that all dc voltages are on and are supplying at least a certain minimum output.
- Failure in any dc supply causes power to be sequenced off and the power check light on the console and the CE panel to be turned on.

A special voltage sensing system monitors the output of all logic power supplies to determine that these supplies are on, and are upplying at least a certain minimum output. This system consist of an undervoltage detect card mounted on a small gate on the front-left side of the power frame, and two relays (K31 and K32) ge detect card. (See YE016).
The logic supplies are divided into two groups: sequence 1 roup, whose outputs are sensed by relay K 31 , and sequence 2 group, whose outputs are sensed by relay K32. Loss of any sensed voltage below the required minimum in either group causes the respective relay to drop (YE220). The transfer of K31 or K32 relay points causes one input to the fault detection AND circuit to open power check relay K12. Relay K 14 de-energizes, which is the start of the power-down sequence. The console power check light and the CE panel power check light come on, but neither the red nor the white power-on light is on. To find RROR OVERRIDE, HCEG with REGTEST. TU and manitor the lighted lamp represents a falty regulator output. After the fault is detected, return all CE switches to their normal position. To restore power after the fault is corrected, press the power-of key to reset the power check circuits. Then pressing power on causes a normal power-on sequence.

\section*{OVERCURRENT, OVERVOLTAGE DETECTION,} Stage 1
- Regulators used on this system have protection circuits tha disable the regulator either by shorting the input (SCR circuit) or by an internal electronic shutoff circuit.
- Either protection device causes the system to power-down.

The MST regulators (101-109) are protected with an electronic shutoff circuit, and in some cases by an additional axe (SCR) circuit that disables the regulator for overvoltage/overcurrent conditions. The electronic shutoff circuit protects the regulator from short-duration current spikes whose amplitude is grea than the circuit breaker rating. The loss of voltage from a regulator due to an electronic shutoff is detected by the system undervoltage detect circuit. The axe (SCR) circuit, usually on the circuit breaker.

The Mid-Pac power supply (1, 2, 3,5) is disabled for overvol tage/overcurrent conditions by removing the input bulk voltage by tripping the associated circuit breaker. An overvoltag fired SCR progidas a 1,2 , and 5 causes an SCR to fre. The regulator, causing excessive current drain. No overvoltage protection exists for regulator 3 .
The phase-control regulators are protected for overvoltage conditions by circuit protector CP103. Overvoltage is sensed at conditions by circuit protector CP103. Overvoltage is sensed at
the regulator outputs. An overvoltage condition fires an SCR that is connected to one pole of a three-pole circuit breaker. This pole contains a trip coil, causing CP103 to open. The trip coil is mechanically linked to the remaining two poles. The phasecontrol regulators are not internally protected against overcurrent. Overcurrent protection is provided by the primary input circuit protector for each regulator (CP105, 106, 107) When a power fault is present as a result of an overvoltage/ overcurrent condition, an input to the fault detection AND circuit is opened, turning off power check relay K12. Relay K12 drops power-on relay K14, which starts the power-down sequence. The console power check light and the CE panel power check light come on, but neither the red nor the white power-on light is on.
If the regulator is shut down as a result of a CB trip, the C TRIP light and the light representing the frame at which the regulator is located illuminate. If the regulator output is turned off by placing CE2 swith ERROR OVERRIDE. CEE switch PEG TEST pea powsence of a lighted lamp represents a faulty regulator output. The CE switches must be positioned to their normal position before the system is placed back into operation.
To restore power, correct the error condition and, if tripped, reset the CB only when power is off. Pressing the console power-off key or operating one of the check reset switches resets the power check circuits. Normal power-on can now be accomplished by pressing the power-on key.

POWER-SUPPLY RESPONSE to OVERVOLTAGE/ OVERCURRENT CONDITIONS, Stage 1
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Regulator} & \multirow[b]{2}{*}{Part No.} & \multirow[b]{2}{*}{Voltage} & \multicolumn{2}{|l|}{Power Response to OV/OC Condition (See Note 1)} \\
\hline & & & o/v & o/c \\
\hline 1 & 5762000 & -3V & A & A \\
\hline 2 & 5762000 & +3V & A & A \\
\hline 3 & 5762320 & -36V & None & A \\
\hline 5 & 5761710 & +6V & A & A \\
\hline \multirow[t]{2}{*}{102} & \multirow[t]{2}{*}{2557550} & 1.25 V & C & A or B \\
\hline & & -3V & \(A\) (axe) & A or B \\
\hline \multirow[t]{2}{*}{101} & \multirow[t]{2}{*}{5797470} & 1.25 V & B & A or B \\
\hline & & -3V & A & A or B \\
\hline \multirow[t]{2}{*}{103} & \multirow[t]{2}{*}{25727730} & 1.25 V & C & \(A\) or \(B\) \\
\hline & & -3V & \(A\) (axe) & \(A\) or B \\
\hline \multirow[t]{2}{*}{104} & \multirow[t]{2}{*}{5797470} & 1.25 V & B & \(A\) or \(B\) \\
\hline & & -3V & A & A or B \\
\hline \multirow[t]{2}{*}{105} & \multirow[t]{2}{*}{2557550} & 1.25 V & C & A or B \\
\hline & & -3V & A(axe) & A or B \\
\hline 106 & 2572740 & 7V & A(axe) & \(A\) or \(B\) \\
\hline \multirow[t]{2}{*}{107} & \multirow[t]{2}{*}{2557550} & 1.25 V & C & \(A\) or B \\
\hline & & -3V & A(axe) & \(A\) or B \\
\hline 108 & 2557470 & 6 V & A (axe) & \(A\) or \(B\) \\
\hline \multirow[t]{2}{*}{109} & \multirow[t]{2}{*}{5797470} & 1.25 V & B & \(A\) or \(B\) \\
\hline & & -3V & A & A or B \\
\hline 110 & 2572750 & 2 V & A & A \\
\hline 111 & 2572750 & 2 V & A & A \\
\hline
\end{tabular}

Note 1: Definitions of Power Supply Response to OC/OV Conditions
A- Regulator disabled by bulk circuit breaker
B- Regulator disabled by electronic shutoff
\(A\) or \(B-C B\) trips when current is above \(C B\) rating and below rating of electronic shutoff. Electronic shutoff disables regulator when current spikes are of short duration and greater than CB rating
C- \(\quad\) Regulator disabled by bulk circuit breaker and electronic shutoff.
- Regulators used on this system have protection circuits that disable the requlator either by shorting the output (SCR circuit) or by an internal electronic shutoff circuit.
- Either protection device causes the system to power-down and results in a power-check indication.
The MST regulators \((401,402)\) are protected with an electronic shutoff circuit, and by an additional axe (SCR) circuit that disables the regulator for overvoltage/overcurrent conditions. The duration surrent spikes having amplitude greater than the breaker rating. The loss of voltage from a regulator due to an breaker rating. The loss of voltage from a regulator due to an electronic shutoff is detected by the system undervoltage
circuit and results in a power-check indication. The Mid-Pac power supply \((1,2,3,5)\) is disabled for overvoltage/overcurrent conditions by removing the input bulk voltage by tripping the associated circuit breaker. An overvoltage condition in regulators 1,2 and 5 causes an SCR to fire. The fired SCR provides a shorted load as the output from the regulator, causing excessive current drain. No overvoltage protection exists for regulator 3.
Phase-control regulators 403 and 404 are protected by circuit protector CP406 for overvoltage conditions.
Phase-control regulators 405, 406, 407 are protected for overvoltage by CP403. Overvoltage is sensed at the regulator outputs. An overvoltage condition fires an SCR that is connected to one pole of a three-pole circuit breaker. This pole contain trip coil, causing CP403 or CP406 to open. The trip coil is mechanically linked to the remaining two poles. The pha control regulators are not internally protected against input circuit protcurrent protection is provided by a primary When a power fault is present a a result of an evilult overcurrent condition, an input to the fault-detection AND circuit is opened, turning off power check relay K12. Relay K12 turns off the power-on relay K14, which starts the power-down sequence. The console power check light and the CE panel power check light come on, but neither the red nor the white power-on light is on.
If the regulator is shut down as a result of a CB trip, the CB TRIP light and the light representing the frame at which the regulator is located illuminate. If the regulator output is turned off by the electronic shutoff, you can find which regulator turned off by placing CE2 switch at ERROR OVERRIDE, CE6 switch at REG TEST, restoring power to the system by pressing the power-on key, and monitoring the regulator sequence lights. The absence of a lighted lamp represents a faulty regulator output. The CE switches must be positioned to their normal position efore the system is placed back into operation.
To restore power, correct the error condition and reset the CB (if tripped). Pressing the console power-off key resets the orrch circuls. Nomal pow con by pressing the power-on key.

POWER-SUPPLY RESPONSE to OVERVOLTAGE
OVERCURRENT CONDITIONS, Stage 2
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Regulator} & \multirow[b]{2}{*}{Part No.} & \multirow[b]{2}{*}{\[
\begin{gathered}
\text { Voltage } \\
\text { Level }
\end{gathered}
\]} & \multicolumn{2}{|l|}{Power Response to OV/OC Condition (See Note 1)} \\
\hline & & & o/v & 0/C \\
\hline 1 & 5762000 & -3V & A & A \\
\hline 2 & 5762000 & +3V & A & A \\
\hline 3 & 5762320 & -36V & None & A \\
\hline 5 & 5761710 & \(+6 \mathrm{~V}\) & A & A \\
\hline 403 & 2610400 & 1.25 V & A & A \\
\hline & & -3V & A & A \\
\hline 404 & 2610400 & 1.25 V & A & A \\
\hline & & -3v & A & A \\
\hline 402 & 2572740 & 7V & B & B \\
\hline 401 & 2557470 & 6 V & B & B \\
\hline 405 & 2572750 & 2 V & A & A \\
\hline 406 & 2610410 & 2 V & A & A \\
\hline 407 & 2610410 & 2 V & A & A \\
\hline \multicolumn{5}{|l|}{\multirow[t]{2}{*}{\begin{tabular}{l}
Note 1: Definitions of Power-Supply Response to OC/OV Conditions \\
A: Regulator disabled by bulk circuit breaker \\
B: Regulator disabled by electronic shutoff
\end{tabular}}} \\
\hline & & & & \\
\hline
\end{tabular}

\section*{THERMAL SENSING, Stage}
er orate protection in both the CPU and the power frames. An overtemperature condition causes an associated overtemperature switch to transfer open. With a thermal swith open, relay 12 (power is dropped and a power-off sequence is initiated. A thermal con Thion is indicated by the When a thermal condition exists, check whether there is proper flow of air through the area (fans are running, filters are clean and not obstructed, and the exhaust area is not blocked). If the airflow is proper, locate and replace the component that is over heating. Also check the accuracy of the sensing elements; one may have changed the point at which it opens. To restore power after a thermal trip, the condition causing the thermal must be corrected, and the power-off key must be pressed in order to rese the power-check circuit.
Following is a list of the thermal locations and their hightemperature limits.

\section*{THERMAL}

LOCATION PF-Above Mid-Pac regulators (1)
MG enclosure(1) CPU-Top of B-gate(3) CPU-Top of A-gate (3 CPU Regulator stack assembly (4)
CPU-Phase-control
blower assembly (1)
temperature limits FAHRENHEIT CENTIGRADE
\(155^{\circ} \quad 68^{\circ}\)
\(180^{\circ}\)
\(155^{\circ}\)
\(134^{\circ}\)
\(180^{\circ}\)
\(82^{\circ}\)
\(68^{\circ}\)
\(68^{\circ}\)
\(82^{\circ}\)
\(82^{\circ}\)

\section*{THERMAL SENSING, STAGE 2}

Thermal sensing switches provide overtemperature protection in causes an associated overtemperature switch to transfer open. With a thermal switch open, relay K12 (power check) is turned off and a power-off sequence is initiated. A thermal condition is indica y the ilm . CPU pow lights. When ar therm
 fons are running, filters are cean and not obstructed, and the xhaust area is not blocked), If the airflow is proper, locate and replace the component that is overheating. Also check the accuracy of the sensing elements; one may have changed the point at which it opens. To restore power after a thermal trip, the condition causing the thermal must be corrected, and the power-off key must be pressed in order to reset the power-check circuit.
Following is a list of the thermal locations and their high temperature limits.

\section*{THERMAL}

LOCATION
PF-Above Mid-Pac
regulators (1)
MG enclosure(1)
CPU-Top of B-gate(3) CPU-Top of A-gate(3) CPU Regulator stack assembly (2)
CPU-Phase-control
CPU-Phase-control
blower assembly(2)
temperature limits AHRENHEIT CENTIGRAD \(155^{\circ} \quad 68^{\circ}\)
\(55^{\circ} \quad 68^{\circ}\)
\(134^{\circ} \quad 56^{\circ}\)
\(180^{\circ} \quad 82^{\circ}\)
\(180^{\circ}\) \(82^{\circ}\)


\section*{POWER SERVICE CHECKS}

When checking power, it is presumed that the primary power is within \(\pm 10\) percent of the voltage specified on the voltage plate, and that the room temperature and relative humidity is within the specified tolerances.
Before making changes, resistance measurements, or
replacements, be sure that all power is off and that all capacitors are fully discharged; do not rely on bleeder resistors. Remember that normal power-off does not turn off the convenience outlet power, EPO power, or power to transformer TR3. Set CBI and CB4 (and CB2 in the 3046-if installed) off or turn off the primary wall power switch for both the 3145 and 3046 to remove these voltages.

\section*{VOLTAGE MEASUREMENTS and ADJUSTMENTS,}

\section*{Stage 1}

This section contains tables of the dc voltages supplied within the system, test points at which the voltages can be monitored, and any applicable adjustment procedure. The tables provided are:
A CPU dc outputs for B-gate main-storage logic.

A CPU DC Outputs for B-Gate Main Storage, Stage 1
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Regulator & \[
\begin{aligned}
& \text { Logic } \\
& \text { Page }
\end{aligned}
\] & Rating & Nominal Volt Setting (Note 1) & \multicolumn{2}{|l|}{\begin{tabular}{l}
Test Point \\
(For Voltage Setting)
\end{tabular}} & *Tolerance Range at any Storage Board K2 Socket \\
\hline 103 & YE300 & 1.25 V @ 69A & \(+1.294 \pm 1 \mathrm{mv}\) & TB102-11 & TB102-12 & 1.222 to 1.305 \\
\hline & & -3V @ 69A & \(-3.087 \pm 2 \mathrm{mv}\) & TB102-7 & TB102-8 & -2.928 to -3.127 \\
\hline 106 & YE300 & +7V @ 70A & \(+7.063 \pm 5 \mathrm{mv}\) & TB102-13 & TB102-14 & 6.776 to 7.280 \\
\hline 110 & YE302 & +2V @ 250A & Note 2 & A2/A4 bo & B04 to D08 & 2.077 to 2.218 \\
\hline 111 & YE302 & +2V @ 250A & Note 2 & B2/B4 bo & 304 to D08 & 2.077 to 2.218 \\
\hline 112 & YE302 & +2V @ 250 & Note 2 & C2/C4 & 304 to D & 2.077 to 2.21 \\
\hline
\end{tabular}
*Tolerance range includes the dc voltage measured with a digital voltmeter (Digitec 251-1 or equivalent), plus the ac ripple measured with an oscilloscope. The ac ripple measurement is valid only when the pulse width at \(50 \%\) amplitude exceeds 20 nanoseconds.
NOTE 1: Set all voltages with storage in standby mode (not addressed).
NOTE 2: +2 Volt Setting
a. Measure +2 V level on upper and lower storage boards ( \(\mathrm{A}, \mathrm{B}\), or C ) at designated test-point location.
b. Determine the average for the two voltage readings. The result should be from 2.168 to 2.172 volts.
c. If the average reading exceeds 2.172 volts, slightly decrease the voltage at the regulator (use lower potentiometer on regularo card--R110-R112). If the average reading is less than 2.168 volts, slightly increase regulator voltage.
d. Repeat Steps \(b\) and \(c\) until the voltage falls into the desired range.
\({ }^{\dagger}\) Trademark of United Systems Corporation
\({ }^{\dagger}\) Made by Weston Instrument Division of Daystrom Inc.,
Daystrom Inc.

B CPU DC OUTPUTS for A- and B-GATES; Stage 1
B. CPU dc outputs for \(A\) - and \(B\)-gates.

CPower frame regulators.
D \(\mathrm{T} / \mathrm{R}\) special power requirements.
E Console-file voltages (supplied by power frame).
F IFA voltages (supplied by power frame).
G Printer/keyboard voltages (supplied by power frame).
阴 MG Regulator Adjustment.
I Motor generator output voltage adjustment.
Set all regulated voltages within the specified tolerances at the designated locations. With a digital voltmeter DIGITEC \({ }^{\dagger}\) 251-1 or equivalent, make all dc voltage measurements and adjustments that apply to CPU logic boards. Turn on the digital voltmeter for wenty minutes before taking any voltage measurements. For all AC voltage measurements, you can use a Weston \({ }^{\dagger \dagger} 904\) or equivalent.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Regulato} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { Logic } \\
& \text { Page } \\
& \hline
\end{aligned}
\]} & \multirow[t]{2}{*}{Rating} & \multirow[t]{2}{*}{Nominal
Volt Setting} & \multicolumn{6}{|c|}{Test Point (For Voltage Setting} & \multirow[t]{2}{*}{*Tolerance Range at any Board Pin} \\
\hline & & & & Gate & Brd & Socket & Pin & Gnd & Featur & \\
\hline \multirow[t]{2}{*}{102} & \multirow[t]{2}{*}{YE310} & +1.25V @ 69 & Note 1 & A & B1 & M4 & D03 & D08 & Basic & +1.212 to 1.278 V \\
\hline & & -3V @ 69A & Note 1 & A & B1 & M4 & B06 & D08 & Basic & . \({ }^{\text {a }}\). 10 V to -3.090V \\
\hline \multirow[t]{2}{*}{101} & \multirow[t]{2}{*}{YE310} & +1.25 V @ 69A & Note & A & B3 & M4 & D03 & D08 & Basic & +1.212 V to 1.287 V \\
\hline & & -3V @ 69A & Note 1 & A & B3 & M4 & B06 & D08 & Basic & -2.910 V to -3.090V \\
\hline \multirow[t]{2}{*}{104} & \multirow[t]{2}{*}{YE300} & +1.25V @ 69A & Note & A & B2 & M4 & D03 & D08 & Basic & +1.212 V to 1.287 V \\
\hline & & -3V @ 69A & Note & A & B2 & M4 & B06 & D08 & Basic & -2.910 V to -3.090V \\
\hline \multirow[t]{2}{*}{107} & \multirow[t]{2}{*}{YE301} & +1.25V @ 69A & Note & A & B4 & M4 & D03 & D08 & Basic & 1.212 V to 1.287 V \\
\hline & & -3V @ 69A & Note & A & B4 & M4 & B06 & D08 & Basic & .910V to -3.090V \\
\hline 108 & YE300 & +6V @12A & \(6.000 \mathrm{~V} \pm 6\) & A & & TB101 & 5(+) & 6(-) & Basic & 5.982 V to 6.018 V \\
\hline \multirow[t]{2}{*}{109} & \multirow[t]{2}{*}{YE303} & +1.25V @ 69 & Note 1 & , & A1 & M4 & D03 & D08 & SX4, CH-CH & +1.212 V to 1.287 V \\
\hline & & -3V @ 69A & Note 1 & B & A2 & M4 & B06 & D08 & SX4,CH-CH & -2.910 V to 3.090V \\
\hline \multirow[t]{2}{*}{105} & YE300 & +1.25 V @ 69A & Note 1 & B & B3 & M4 & D03 & D08 & Basic & +1.212 to +1.287 \\
\hline & YE300 & -3V @ 69A & Note 1 & - & B3 & M4 & B06 & D08 & Basic & -2.910 to -3.090 \\
\hline
\end{tabular}
*Located on hinge side of A -gate. To gain access to TB101, open both A - and B -gates.
*Tolerance range includes the dc voltage measured with a digital voltmeter (DIGITEC 252-2 or
equivalent), plus the ac ripple measured with an oscilloscope.

Note 1: 1.25V AND 3.00 V MEASUREMENT AND ADJUSTMENT PROCEDURE
he nominal value for the 1.25 V and 3.00 V regulators ( \(101,102,105\), and 109 ) is \(1.250 \mathrm{~V} \pm 2 \mathrm{mv}\) and \(3.000 \pm 3 \mathrm{mv}\), respectively. The measured dc level at each board must be within \(\pm 12 \mathrm{mv}\) for the 1.25 regulator, and \(\pm 30 \mathrm{mv}\) for the -3.00 V regulator. To comply with these requirements, do the following for each regulator.
1. Connect digital voltmeter to the regulator test points listed in the table.
2. Adjust associate regulator card located on the supply regulator, to the nominal value(s)
\((1.250 \mathrm{~V} \pm 2 \mathrm{mv}\) and \(-3 \mathrm{~V} \pm 3 \mathrm{mv})\).
3. Measure dc differential as follows:
a. Measure center of boards \(A, B\), and \(C\) at proper row location.

A Board A (row) L4D03; D08 Grd (1.25V) (VA)
A (row) L4B06; D08 Grd (-3V) (VA)
B Board B (row) L4D03; D08 Grd (1.25V) (VB)
B (row) L4B06; D08 Grd (-3V) (VB)
C Board C (row) L4D03; D08 Grd (1.25V) (VC)
C (row) L4B06; D08 Grd (-3V) (VC)
4. Determine the difference between \(V B\) and \(V A\), and \(B V\) and \(V C\), for both the \(1.25 V\) and \(-3 V\) outputs.
4. Determine the difference between \(V B\) and \(V A\), and \(B V\) and \(V C\), for both the 1.25 V and \(-3 V\) outputs.
5. If the differential between \(V B\) and \(V A\), or \(B V\) and \(V C\), exceed 12 mv for the 1.25 V regulator or 30 mV for the -3.00 V regulator, proceed with step 6 . If the difference is within the allowable tolerance, proceed to Step 10 .
6. Determine voltage setting on board B for both the 1.25 V and 3 V by using the following formula
\[
\mathrm{VB}^{1}=\mathrm{VNOM}+\frac{\text { VDIFF }}{2}
\]
where: \(V B^{1}=A d j u s t e d\) nominal voltage setting at Board \(B\)
VNOM \(=1.250 \mathrm{~V}\) or -3.000 V
VDIFF = VB-VA or VB-VC, whichever is greater.
Note: Observe the polarities at VA, VB, VC, VDIFF, and VNOM while solving equation to assure a correct voltage setting.
7. Connect digital voltmeter to test points located at Board \(B\)
8. Adjust regualtor for both the 1.25 V and -3 V to the \(\mathrm{VB}^{1}\) value determined for each voltage level
9. Repeat Steps 3 through 5
10. Disconnect test equipment, secure the CPU gates, and close the cover over
the voltage regulator cards.

\section*{POWER SERVICE CHECKS (Continued)}

It is presumed that the primary power is within \(\pm 10\) percent of the voltage specified on the voltage plate, and that the room temperaur and relative humidity is within the specified
terances.
Before making changes, resistance measurements, or
replacements, be sure that all power is off and that all capacitors are fully discharged; do not rely on bleeder resistors. Remember that normal power-off does not turn off the convenience outlet power, EPO power, or power to transformer TR3. Set CB4 and CB1 off or turn off the primary wall power switch to remove these voltage

\section*{VOLTAGE MEASUREMENTS and}

\section*{ADJUSTMENTS, Stage 2}

This section contains tables of the dc voltages supplied within the system, test points at which the voltages can be monitored and any applicable adjustment procedure. The tables provided are:
A CPU dc outputs for B-gate main-storage logic.

B CPU dc outputs for A-gate.
C Power frame regulators.
D T/R special power requirements.
E Console-file voltages (supplied by power frame)
F IFA voltages (supplied by power frame).
G Printer/keyboard voltages (supplied by power frame)
H MG regulator adjustment.
I Motor generator output voltage adjustment.

Set all regulated voltages within the specified tolerances at th designated locations. With a digital voltmeter (DIGITEC 251-1 equivalent), make all dc voltage measurements and adjustments that apply to CPU logic boards. Turn on the digital voltmeter fo twenty minutes before taking any voltage measurements. For all ac voltage measurements, you can use a Weston 904 or equivalent.

A CPU DC OUTPUTS for B-GATE MAIN-STORAGE LOGIC, Stage 2
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Regulator & \[
\begin{aligned}
& \text { Logic } \\
& \text { Page }
\end{aligned}
\] & Rating & Nominal Voltage Setting (Note 1 & \multicolumn{2}{|l|}{Test Point Ifor Voltage Setting)} & *Tolerance Range at K2 socket on any storage board & *Tolerance Range at any Logic board \\
\hline 402 & Yв303 & 7V @ 70A & \(7.063 \pm 5 \mathrm{mv}\) & TB402-13 & TB402-14 & 6.776 to 7.280 & NA \\
\hline 404 & YB303 & 1.25 V @250A & \(1.294 \pm 1 \mathrm{mv}\) & TB-402.9 & TB402-10 & 1.222 to 1.305 & 1.212 to 1.287 \\
\hline 404 & Yв303 & -3V @250A & \(-3.087 \pm 2 \mathrm{mv}\) & TB402-7 & TB402-8 & -2.928 to -3.127 & 2.910 to 3.090 \\
\hline 405 & Yв302 & 2V @ 250A & Note 2 & A2/A4 board & K4B04 to D08 & 2.077 to 2.218 & NA \\
\hline 406 & Yв302 & 2V @ 290A & Note 2 & B2/B4 board & K4B04 to D08 & 2.077 to 2.218 & NA \\
\hline 407 & Yв302 & 2V @ 290A & Note 2 & C2/C4 boa & K4B04 to D08 & 2.077 to 2.218 & NA \\
\hline
\end{tabular}
*Tolerance ranges include supply drift, power supply noise, system differentials, and ac variations due to load changes. AC variations with pulse widths less than 20 ns at \(50 \%\) of the peak amplitude are ignored on all memory boards. Supplies must be adjusted to setting tolerance but are allowed to drift \(1 \%\), at the
test point.
Note: CP406 may trip on a U/V condition of regulators 405, 406, 407.
Note 1: Set all voltages with with storage in standby mode (not addressed).
Note 2: +2 V setting.
A. Measure +2 V level on upper and lower storage boards ( \(\mathrm{A}, \mathrm{B}\), or C ) at designated test point location.
B. Determine the average for the two voltage readings. The result should be from 2.168 to 2.172 volts.
C. If the average reading exceeds 2.172 volts, slightly decrease the voltage at the regulator (via voltage-adjust potentiometer). If average reading is less than 2.168 V , slightly increases the regulator voltage
Repeat Step B and C until the voltage falls into desired range.

B CPU DC OUTPUTS for A-GATE, Stage 2
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Regulator & \[
\begin{aligned}
& \text { Logic } \\
& \text { Page }
\end{aligned}
\] & Rating & Nominal Voltage Setting & \multicolumn{2}{|l|}{\begin{tabular}{l}
Test Point (for Voltage \\
(+) lead \\
(-) lead
\end{tabular}} & *Tolerance Range at any board pin \\
\hline 403 & Y8301 & 6V @ 12A & \(6.000 \pm 6 \mathrm{mv}\) & TB401-5 & TB401-6 & 5.760 to 6.240 V \\
\hline 403 & Yв301 & 1.25V @ 250A & \(1.283 \pm 1 \mathrm{mv}\) & tBA1-C1 & tBA1-b1 & 1.212 to 1.287 V \\
\hline 403 & Yв301 & -3V @ 250A & \(3.061 \pm 2 \mathrm{mv}\) & TBA1-A1 & TBA1-B1 & -2.910 to 3.090V \\
\hline
\end{tabular}
*Tolerance range includes the dc voltage measured with a digital voltmeter (DIGITEC
251-1 or equivalent), plus the AC ripple measured with an oscilloscope. Supplies must be adjusted to setting tolerance but are allowed to drift \(1 \%\), at the test point ( 6 V supply has \(2 \%\) drift).

\section*{C power-frame regulators, Stage 1}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Regulator} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { Logic } \\
& \text { Page } \\
& \hline
\end{aligned}
\]} & \multirow[t]{2}{*}{Rating} & \multirow[t]{2}{*}{Nominal Volt Setting} & \multicolumn{2}{|l|}{Test Point} & \multirow[t]{2}{*}{Tolerance Range at Board Pins} & \multirow[t]{2}{*}{Feature} \\
\hline & & & & Plus & Gnd & & \\
\hline 1 & YE310 & -3V @ 20A & \(-3.000 \mathrm{~V} \pm 3 \mathrm{mv}\) & DB9-9 & DB6-9 & -2.88 V to -3.12V & IFA \\
\hline 2 & YE310 & +3V @ 20A & \(+3.000 \mathrm{~V} \pm 3 \mathrm{mv}\) & DB4-9 & DB8-9 & 2.88 V to 3.12V & IFA \\
\hline 3 & YE310 & -36V @ 2A & \(-36 \mathrm{~V} \pm 36 \mathrm{mv}\) & DE11-9 & DB6-9 & 34.36 V to 37.44 V & IFA \\
\hline 5 & YE310 & +6V @ 16A & \(+6.000 \mathrm{~V} \pm 6 \mathrm{mv}\) & DB7.9 & BB8-9 & 4.76 V to 6.24 V & IFA \\
\hline
\end{tabular}

\section*{© T/R SPECIAL DC POWER REQUIREMENTS, Stage 1}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{T/R} & \multirow[t]{2}{*}{Logic Page} & \multirow[t]{2}{*}{Rating} & \multirow[t]{2}{*}{Nominal Volt Setting} & \multicolumn{2}{|l|}{Test Point (Power Frame)} & \multirow[t]{2}{*}{Tolerance at Board Pins} & \multirow[t]{2}{*}{Feature} \\
\hline & & & & Plus & Gnd & & \\
\hline 2 & YE310 & 36V @ 12A & Not Adjustable & DB1-9 & DB2-9 & 32.40 V to 39.60 V & IFA \\
\hline *3 & YE130 & 24V @ 11A & Not Adjustable & TB14-7 & TB14-8 & 21.60 V to 26.40 V & Basic \\
\hline & & 12V @ 3A & Not Adjustable & C3(+) & C3(-) & 10.80 V to 13.20 V & Basic \\
\hline *108 & YE155 & 12 V @ 2.5 A & \(12.0 \mathrm{~V} \pm 12 \mathrm{mv}\) & TB14-11 & TB14-11 & 10.80 V to 13.30 V & Basic \\
\hline \multicolumn{8}{|l|}{NOTE: *Test points for TR3 and TR108 are located in the primary power compartment.} \\
\hline
\end{tabular}

\section*{CONSOLE-FILE VOLTAGES (SUPPLIED by}

\section*{E POWER FRAME) Stages 1 and}

To measure voltage to the console file, place the diagnostic console file control rotary switch to CE MODE. For voltage locations on Theory-Maintenance Manual, IBM 23FD Disk Drive, SY26-4175.
(Measure voltages with DIGITEC 251-1 or equivalent).
Cable Connector: J62
PIN voltage
\(5 \quad+24 \mathrm{Vdc}\)
424 V Return
\(2 \quad-3 \mathrm{Vdc}\)
\(6 \quad-3 V\) Return
\(\begin{array}{ll}1 & +6 \mathrm{~V} \mathrm{dc} \\ 3 & +6 \mathrm{~V} \text { Retur }\end{array}\)
NOTE: There is no adjustment for ac or dc voltages to the console file.

\section*{IFA VOLTAGES (SUPPLIED by POWER FRAME)}

\section*{Stages 1 and 2}
(Measure ac voltages with Weston 904 or equivalent).
Cable Connector: DRA through DRH
\begin{tabular}{cl} 
PIN & VOLTAGE \\
2 & -3 V \\
3 & -3 V Return \\
\(13 \& 14\) & +3 V \\
\(3 \& 4\) & +3 V Return \\
15 & -36 V \\
3 & -36 V Return \\
1 & +6 V \\
\(3 \& 4\) & +6 V Return \\
\(19 \& 20\) & +36 V \\
\(10 \& 11\) & +36 V Return
\end{tabular}

Cable Connector: J63

\section*{vOLTAGE}
\(1-3 \quad 208 / 230 \mathrm{~V} \mathrm{ac}, 60 \mathrm{~Hz}, 3\)-Phase ( \(220 / 380 \mathrm{~V} \mathrm{ac}, 50 \mathrm{~Hz}, 3\) - J hase) Frame Grd W/T Neutra

C power-frame regulators Stage 2
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Regulator} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \hline \text { Logic } \\
& \text { Page }
\end{aligned}
\]} & \multirow[b]{2}{*}{Rati} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { Nominal } \\
& \text { Volt Setting }
\end{aligned}
\]} & \multicolumn{2}{|l|}{Test Point} & \multirow[t]{2}{*}{Tolerance Range at Board Pins} & \multirow[t]{2}{*}{Feature} \\
\hline & & & & Plus & Gnd & & \\
\hline 1 & YB310 & -3V @ 20A & \(-3.000 \mathrm{~V} \pm 3 \mathrm{mv}\) & DB9-9 & DB6-9 & -2.88 V to -3.12V & FA \\
\hline 2 & YB310 & +3V @20A & \(+3.000 \mathrm{~V} \pm 3 \mathrm{mv}\) & DB4-9 & DB8-9 & 2.88 V to 3.12 V & IFA \\
\hline 3 & YB310 & -36V @ 2A & \(-36 \mathrm{~V} \pm 36 \mathrm{mv}\) & DE11-9 & DB6-9 & 34.36 V to 37.44 V & IFA \\
\hline 5 & Yв31 & +6V @ & \(+6.000 \mathrm{~V} \pm 6\) & DB & BB & 76V to 6.24 & IFA \\
\hline
\end{tabular}

\section*{Dt/r special dc power requirements, Stage 2}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{T/R} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { Logic } \\
& \text { Page }
\end{aligned}
\]} & \multirow[t]{2}{*}{Rating} & \multirow[t]{2}{*}{Nominal Volt Setting} & \multicolumn{2}{|l|}{Test Point (Power Frame)} & \multirow[t]{2}{*}{Tolerance at Board Pins} & \multirow[t]{2}{*}{Feature} \\
\hline & & & & Plus & Gnd & & \\
\hline 2 & YE310 & 36V @ 12A & Not Adjustable & DB1-9 & DB2-9 & 32.40 V to 39.60 V & IFA \\
\hline *3 & YE130 & 24V @ 11A & Not Adjustable & TB14-7 & TB14-8 & 21.60 V to 26.40 V & Basic \\
\hline & & 12V @ 3A & Not Adjustable & C3(+) & C3(-) & 10.80 V to 13.20 V & Basic \\
\hline *408 & YE155 & 12 V @ 2.5 A & \(12.0 \mathrm{~V} \pm 12 \mathrm{mv}\) & TB14-11 & TB14-11 & 10.80 V to 13.30 V & Basic \\
\hline \multicolumn{8}{|l|}{NOTE: *Test points for TR3 and TR408 are located in the primary power compartment.} \\
\hline
\end{tabular}

\section*{PRINTER-KEYBOARD VOLTAGES (SUPPLIED \\ tages 1 and 2}
(Measure ac voltages with Weston 904 or equivalent).
3210 Mode 1
Cable Connector: J60
PIN Voltages
\(1 \& 2115 \mathrm{~V}\) ac \(60 \mathrm{~Hz}(220 \mathrm{~V}\) ac, \(50 \mathrm{~Hz})\)
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|l|}{3215 Printer} & \multicolumn{2}{|l|}{3215 Printer} \\
\hline \multicolumn{2}{|l|}{Cable Connector: J1} & \multicolumn{2}{|l|}{Keyboard Power} \\
\hline PINS & voltage & Cab & Connector \\
\hline PINS & VOLTAGE & PIN & VOLTAG \\
\hline 1 & +24V & R & +6V \\
\hline 2 & 24 V RETURN & T & 24 V RET \\
\hline 3 & +24V & u & 6 V RET \\
\hline 4 & 24 V RETURN & v & -3V RET \\
\hline 8 & -3V & w & +24V \\
\hline 9 & +6V & x & -3V \\
\hline 10 & 6 V \& -3V RETURN & & \\
\hline 11 & +6V & & \\
\hline 12 & 6 V RETURN & & \\
\hline
\end{tabular}

Note: There is no adjustment for ac or dc voltages
to the printer/keyboard(s).

\section*{MOTOR GENERATOR REGULATOR OVER- \\ VOLTAGE ADJUSTMENT, Stages 1 and 2}

NOTES:
1. Apply power to the CPU a minimum of 30 minutes before performing this adjustment.
2. Plug digital voltmeter into receptacle on power frame and allow at least a 20 -minute warm up time.
1. Open the covers on left side of CPU frame
2. Open the covers on power frame and remove MG regulator cover
3. Connect a Weston 904 (or equivalent) to any two input lines on the phase-control regulator input terminal block.
4. Bring up system power.
5. Place digital voltmeter (DIGITEC-Model 251A/251-1 or equivalent) alongside of the power frame so that the voltage reading can be observed while adjusting the MG voltageadjust potentiometer.
6. Connect banana leads from MG meter converter (Part 2637491) to input terminals (Lo-Hi) on digital voltmeter.
7. Plug \(208 \mathrm{~V}, 3\)-phase, 400 Hz input plug from MG meter converter to receptacle labeled MG TEST POINT on MG voltage tester adapter. (The adapter is on the upper right side of the CPU frame.) Wait a minimum of five minutes to allow
the conversion
8. Check the digital voltmeter calibration pins' zero settings. Make any required adjustments and report checks.
9. Set digital voltmeter range to 10 V .
10. Adjust MG voltage-adjust potentiometer until the DIGITEC meter reading is within the voltage range specified on the MG meter converter.
11. Adjust the Weston 904 to 208 V ac, by needle-zero adjusting screw on face of meter. You have now calibrated your ac meter.
2. Turn off MG power.
13. Disconnect Weston 904 from phase-control regulator input terminal block.
14. Turn O/V ADJ (overvoltage trip) control fully clockwise.
15. Set CB2 and CB5 off. This disconnects the MG output.
16. Position the CE switch No. 2 to ERROR OVERRIDE; and CE switch No. 3 to MG HOLD
7. Connect the Weston 904 to input terminals of \(K-26\), located within primary power box for phase-to-phase measurements.
18. Apply ac power to motor generator.
19. Record the voltage reading on the Weston 904 at this time.
20. Advance VOLT ADJ control so that phase-to-phase voltage reads 220 V ac
21. Slowly turn the O/V ADJ counterclockwise until relay K-60 contacts open. At this point, system will power-down.
22. Remove power from MG to reset \(\mathrm{K}-60\). Allow two to three minutes for the \(O / V\) circuit to reset
23. Turn VOLT ADJ control about four to five turn counterclockwise.
24. Apply \(A C\) power to motor generator.
25. With VOLT ADJ control, adjust MG output for the value recorded in Step 19 (measured at K-26 input terminals.)
26. Power down.
27. Set CB2 and CB5 on, and restore CE switch 2 to NORMAL, and CE switch 3 to MG PWR OFF controlled.
28. Remove voltmeter leads from K-26 terminals; re-zero meter.
29. Perform motor generator output voltage adjustment.

\section*{MOTOR GENERATOR OUTPUT VOLTAGE}

\section*{ADJUSTMENTS}

NOTE: Apply power to the CPU for a minimum of 30 minutes before performing this adjustment.
1. Open the covers on the left side of CPU Frame.
2. Open the covers on the power frame and remove the MG regulator cover.
3. Place digital voltmeter (DIGITEC model 251A/251-1 or equivalent) alongside of power frame so that the voltage from the voltmeter can be observed while you adjust the MG voltage-adjust potentiometer.
4. Connect banana leads from MG Meter converter (part 2637491) to input terminal (Lo-Hi) on digital voltmeter.
5. Plug 208V, 3 -phase, 400 Hz input plug from MG meter converter to receptacle labeled MG TEST POINT on MG voltage tester adapter. (The adapter is located on upper righ side of CPU Frame.) Wait a minimum of five minutes to allow conversion circuits to stabilize
6. Plug the digital voltmeter into the receptacle on the powe frame and allow at least a five-minute warm-up time.
7. Check digital voltmeter calibration and zero settings. Mak any required adjustments and repeat check.
8. Set digital voltmeter range to 10 V .
9. Compare the voltage reading on the voltmeter with the dc voltage stamped on the MG meter converter.
10. If the measured voltage is within the voltage tolerance specified, proceed to Step 15. If the measured voltage is not within the voltage tolerance specified, proceed with Step 11
11. Adjust the MG voltage-adjust potentiometer until the digita voltmeter reading is within the voltage range specified on th MG meter converter. If the MG output voltage is adjusted within the voltage range specified, proceed to Step 15. If th MG output voltage cannot be adjusted within the voltage range specified, proceed with Step 12
12. Check fuses in MG voltage tester adapter. If any of the fuses are blown, replace and repeat Steps 9 through 11. If the fuses are not blown, continue with Step 13.
13. Connect Weston 904 or equivalent to any two input lines on the phase-control regulator input terminal block.
14. Monitor the Weston 904 and vary the MG voltage-adjust 208 V is measured on the Weston voltmeter, 208 V . If meter converter or the digital voltmeter is eut of tole MG and requires calibration. Proceed to \(S\) tep 15 for termination of test. If 208 V is not measured on the Weston 904 voltmeter, a problem may exist in the MG regulator. Refer to MG troubleshooting guide.
15. Disconnect the plug from the MG voltage tester adapter, disconnect remaining test equipment from system, and secure all doors.

There are various kinds of regulators used on the Model 145 that rectify and regulate the input voltage to a particular dc voltage at the needed amperage for distribution.
If possible, limit maintenance to the following.
1. Card replacement.
. Output-voltage adjustment.
3. Cleaning and checking for loose connections.
4. Airflow checks.

Be sure that all power is off and that capacitors are fully discharged; do not rely on the bleeder resistors. Following is a suggested sequence to use when a voltage egulator is causing a problem.
1. Replace the overcurrent and regulator cards.
2. Check for proper bias on the voltage regulator.
3. Check for proper connections of remote sensing.
4. Check input voltage.
5. Make sure that all terminals are tight.
6. Replace the voltage regulator.

\section*{UAL-LEVEL SUPPLIED (REGULATORS 101}

\section*{02, 104, 105, 107, and 109), Stage}
1. All power on the frame must be off before a supply can be removed. Press power-off key and open circuit breakers CB and CB4 and CB2 within the 3046 (if installed)
. Open the covers on left side of CPU frame.
3. Remove \(T\)-shaped plastic retainer from above and below the supply.
4. Remove voltage leads from E1 through E4, E7 through E14, and E15. Make sure that you mark the leads for proper reconnection.
5. Slide out the supply.
6. To replace the supply, insert the base of the supply into mounted channels and slide the supply into place.
Reconnect leads that have been removed in Step 4 and replac plastic retainers.
Close CB1 and CB4 and turn on the power.
9. Check the output voltages for the changed supply and adjust if necessary. (See the voltage measurement charts.)

\section*{UUAL-LEVEL SUPPLIES (REGULATOR 103), Stage}
1. All power on the frame must be off before a supply can be removed. Press power-off key and open circuit breaker CB and CB4.
2. Open the covers on left side of CPU frame
3. Remove \(T\)-shaped plastic retainers from above and below upply.
4. Remove voltage leads from E1 through E4, E7 through E11, \(E 13\), and \(E 15\). Make sure that you mark the leads for proper reconnection.
5. Remove wires from TB1, 3 and 4
6. Slide out the supply.
7. To replace the supply, insert base of the supply into the mounted channels and slide the supply into place.
8. Reconnect leads that have been removed in Steps 4 and 5 and replace plastic retainers.
9. Close CB1 and CB4, and turn on the power
10. Check the output voltage for the supply and adjust if necessary. (See voltage measurement charts.)

\section*{SINGLE-LEVEL SUPPLY (REGULATOR 106} and 108), Stage 1
the same as that for the dual level supelies except for the removal
of the voltage leads. Therefore, follow the procedure for the dual-level supply but replace Step 4 with the following
4. Remove voltage leads from E1 through E4, E9, E10, E12 through E14.

Phase-Control Regulators (Regulators 110, 111, 112)

\section*{Replaceable Parts (Field) Regulators 110, 111, 112}
1. Control card
2. Control assembly
3. Entire supply

Replacement of Control Assembly (Regulators 110, 111, 112)
1. Remove cover (over control card).
2. Remove two mounting screws on front of supply, one above TB1 and one below E14.
3. Remove cabling from TB1 and slip-ons from rear of supply.
4. Retain SLT control card.
5. Install SLT control card in new control assembly.
6. Install control assembly and secure with mounting screw
7. Check the active cap adjustment and readjust if necessary

Replacement of Control Card (Regulators 110, 111, 112
1. Loosen two screws and remove the card cover.
2. Open the card retainer.
3. Replace card
4. See "Active Cap Adjust Procedure."

Replacement of Entire Supply (Regulators \(\mathbf{1 1 0 , 1 1 1 , 1 1 2 )}\)
1. Remove the cabling to and from the supply.
2. Remove four mounting screws.
3. Install the new supply
4. Attach cables.
5. Adjust output voltage.

REGULATOR CARD REPLACEMENT, Stage 1
1. To replace a card within a regulator, press the power-off key and remove power to the regulator. This may be done by turning off power to the entire system (open CB1 and CB4) or by turning off power to the one supply (by opening the input circuit protector for the supply). See Power Conversion and Distribution charts for regulators and its associated circuit protector.
2. Open the cover of the frame in which the regulator is located

Release the card and retainer (if applicable) and remove with card puller remove the card from the regulator
4. Insert new card.
5. If complete power was turned off, close CB1 and CB4 and bring power back up using one of the power-on switches.
6. If power was turned off only to the power supply, close the input circuit protector.
7. If the CE panel power check light is on, press the power-off key on the control console, or the check reset on the console or CE panel.
8. Turn on the power by using one of the power-on switches.
9. Check the voltage controlled by the replaced card and adjust if necessary. (See the voltage measurement charts.)

\section*{MID-PAC REGULATORS (REGULATORS 1 ,}

\section*{2, 3, and 5), Stages 1 and 2}
1. All power on the frame must be dropped before a supply can be removed. Press power-off key and open the circuit breaker CB1 and CB4.
2. Open covers at back side of power frame
3. Remove screws (two) above and below regulator, and remove plastic shield.
4. Remove wires from TB1-1 through 9, and mark.
5. Slide the regulator out and replace with a new unit.
6. Reconnect the lead removed in Step 4
. Replace the plastic shield and secure the regulator to channel with two screws removed in Step 3.
. Close CB1 and CB4, and turn on the power
9. Check the output voltage from the changed regulator and make any necessary adjustments. (See voltage measurement charts.)

\section*{ACTIVE CAP ADJUSTMENT PROCEDURE} (REGULATORS 110-112), Stage 1
1. Adjust \(E\) out of supply to nominal
2. Attach digital voltmeter ( + ) lead to TP4 (see sketch) and (-) lead to E9. Meter should read \(200 \mathrm{mv}+6 \mathrm{mv}\); if not remove adhesive from active cap pot on SLT card and readjust.
3. To prevent accidental readiustment of the active cap apply Epoxy, part 483002 to potentiometer.
4. Adjust output to nominal. (Refer to illustration at right.)


\section*{REGULATOR REMOVAL AND}

\section*{REPLACEMENT, Stage 2}

\section*{HASE-CONTROL REGULATORS (REGULATORS}

405, 406, 407), Stage 2
REPLACEABLE PARTS (FIELD)
(REGULATORS 405-407)
1. Control card
2. Control assembly
3. Entire supply

Replacement of Control Assembly (Regulators 405-407
1. Remove cover (over control card)

Remove two mounting screws on the front of the supply, one above TB1 and one below E14.
. Remove cabling from TB1 and slip-ons from rear of supply
4. Retain SLT control card.
. Install SLT control card in new control assembly.
6. Install control assembly and secure with mounting screws.
7. Check active cap adjustment and readjust if neccessary.

\section*{Replacement of Control Card (Regulators 405-407}
. Loosen two screws and remove the card cover.
2. Open card retainer.
. Replace card.
. See "Active Cap Adjust Procedure."

\section*{Replacement of Entire Supply (Regulator 405)}

Remove the cabling to and from supply.
Remove four mounting screws.
3. Install new supply.
. Attach cables
5. Adjust output voltage.
4. The new supply is wired for high current (165-290A) output. If the machine has 12 K memory installed, the supply must be ewired for low current output (90-175A). (See "Current Tap Adjust Procedure"; Page 11-36.)

\section*{Replacement of Regulator 407}
1. Same procedure as for regulator 406 entire replacement.
2. The new supply is wired for high current (165-290A) output. If the machine 208 K menory, the installed suply mut. rewired for low current output (90-175A). (See "Procedure to Change Current Taps.")

\section*{Active Cap Adjustment Procedure (Regulator} 405-407), Stage 2
1. Adjust \(E\) out of supply to nominal
2. Attach digital voltmeter ( + ) lead to TP4 and \((-)\) lead to E9 Meter should read \(200 \mathrm{mv} \pm 6 \mathrm{mv}\); if not remove adhesive from ative cap pot on SLT card and readjust.
3. To prevent accidental readjustment of the active cap, apply RTV 3.45 selastic adhesive (Part 2557523) to potentiometer 4. Adjust output to nominal


\section*{PHASE-CONTROL REGULATOR DUALS}

\section*{REGULATORS 403 and 404), Stage 2}

\section*{Replacement Parts}
. Control card
2. Control assembly
3. Entire supply

\section*{Replacement of Control Assembly}
1. Remove wiring from TS1 and slip-ons from rear of supply.
2. Remove and save control card.
3. Remove four mounting screws from control assembly and remove.
4. Replace with new control assembly and replace control card.
5. Adjust output voltage if necessary

\section*{Replacement of Control Card, Stage 2}
. Remove (2) screws retaining plastic cover over control card
2. Remove card and replace.
. Check output voltage and adjust if necessary

\section*{Replacement of Regulator 403}
1. Remove four mounting screws on front of supply
. Remove wiring to front and back of supply.
. Remove supply and replace.
4. Attach cables removed in Step 1.
5. Adjust supply output voltage if necessary

\section*{Replacement of Regulator 404}
1. Follow steps 11 A through C
2. The replacement supply is wired for high current output (130A-260A). The supply must be rewired for low current output ( \(60-190 \mathrm{~A}\) ). See the procedure for changing current tops.
3. Attach cables removed in Step A.

Check the output voltage setting and readjust if required

REGULATOR 404 HIGH AND LOW OUTPUT
CURRENT TAPS, STAGE 2
A. Regulator 404 should always be wired for low current output 0-190A).
1. Remove four screws securing the large plastic cover over the front of supply.
Locate TB4 mounted inside regulator
3. Locate cable wiring between TB1 and TB4 inside the supply. It is the leads of this cable that are to be moved
4. Move leads as follows

TB4-2 move to TB4-1 TB4.5 move to TB4-4 TB4.8 move to TB4-7
5. Reinstall the large plastic cover
6. Install label, Part 2631505, over old label on large plastic cover. With a black marking pen indicate the current range of supply to be (60A-190A)
7. Check the output voltage of supply and adjust if required.

REGULATORS 406 AND 407 HIGH AND LOW OUTPUT CURRENT TAPS, STAGE 2
A. Regulator 406 is wired for high current output except when a 112 K memory is installed
B. Regulator 407 is wired for high current output except when a 208K memory is installed.
1. To change the supply to a low current output, use same steps as for regulator 404
2. Install label, Part 2631505, over old label on large plastic cover. With black marking pen, indicate the current range of supply to be wired for (90A-175A).
3. Check the output voltage of supply and adjust if required.

OTE: Regulators 404, 406, and 407 current taps (see ALD YB309).

\section*{Replacement of Entire Supply (Regulator 406)}
1. Remove cabling

Remove four mounting screws.
3. Install new supply

\section*{Regulators 401 and 402 Card Replacement, Stage 2}
1. To replace a card within a regulator, press the power-off key
2. Open the cover of the frame in which the regulator is located.
3. Release the card and retainer (if applicable), and with a card puller remove the card from the regulator.
4. Insert a new card.
5. If the CE panel power check light is on, press the power-off key on the control console, or the CHECK RESET on the CE panel.
6. Press POWER ON.
7. Readjust the voltage controlled by the replaced card. (See "Voltage Measurements and Adjustments.")

\section*{SINGLE-LEVEL SUPPLIES (REGULATORS}

401 and 402)
. All power on the frame must be turned off before a supply can be removed. Press the power-off key and open the circuit breakers CB1 and CB4 and CB2 within the 3046 (if installed).
2. Open the covers on the left side of the CPU frame
3. Remove the \(T\)-shaped plastic retainer from above and below the supply.
4. Remove the voltage leads from E1 through E4, E9, E10, E12 through E14. Make sure that you mark the leads for proper reconnection
5. Slide out the supply
6. To replace the supply, insert the base of the supply into the mounted channels and slide the supply into place.
7. Reconnect leads that have been removed in Step 4 and replace the plastic retainers.
8. Close CB1 and CB4 and turn on the power
9. Check the output voltages for the changed supply and adjust if necessary. (See the voltage measurement charts.)
1. Remove all power to the system by opening the circuit breakers CB1 and CB4
2. Open the cover on the left side of the CPU frame.
3. Remove wires from:
a. TB1-1 and mark
. TB2-1, 2, and 3 and mark
c. E2 and mark
4. Open the covers and gates \(A\) and \(B\) on the right side of CPU frame
5. Remove back panel located behind \(\mathrm{ac} / \mathrm{dc}\) modules (uppe right hand side of frame).
6. Remove two leads from E1 and E2 and mark.
7. Slide ac/dc module out on left side of CPU frame and replace with new unit.
8. Reconnect leads that have been removed in Steps 3 and 6.
9. Replace back panel located behind the ac/dc module, and close gates and covers.
10. Close CB1 and CB4 and bring up power.

\section*{BLOWERS and FILTERS}

Blowers and filters are located as follows:
\begin{tabular}{ll} 
Location & Blower Assembly \\
CPU-A Gate & \(3 \mathrm{w} / \mathrm{filters}\) \\
CPU-B Gate & 3 w/filters \\
CPU Regulator Stack & \(2-\) no filter \\
CPU Phase Ctl Reg & \(1-\) no filter \\
CPU F Gate (mixer board) & \(1 \mathrm{w} /\) filter \\
PF Mid Pac Reg Stack & \(1 \mathrm{w} / \mathrm{filter}\)
\end{tabular}

The blower assemblies require no lubrication. Inspect periodically for noisy operation or other malfunctions and replace when found defective. Inspect filters for dirt and replace when dirty.

CPU BLOWER ASSEMBLY and FILTER REMOVAL and REPLACEMENT, Stage 1

\section*{Blower Assembly}
1. Open the cover on the right side of the CPU frame and release the gate.
2. From the pin side of the gate, disconnect the electrica connector
3. From the card side of gate, remove two screws on each end of blower.
4. Secure blower with one hand (hold bottom of blower) and remove center screw.
5. Tilt blower down slightly, and pull toward you.

To replace blower, reverse the removal procedure.

\section*{Filter}

The filter is located at the bottom of the blower housing and is removed from the card side of gate
1. Place the thumb of each hand through the finger cutouts, provided in the housing, against the filter
2. With equal pressure, push filter toward the pin side of the gate until clear of housing.
3. Pivot the filter down and pull toward you
4. To replace the filter, reverse the removal procedure.

CPU REGULATOR STACK BLOWER ASSEMBLY REMOVAL and REPLACEMENT, Stage 1
1. Open the cover on the left side of the CPU frame.
2. Disconnect the electrical connector located at front center of housing.
3. Remove two screws on the right side of the blower housing
4. Lift from right side of blower housing to disengage housing from slot, and lift out.

To replace the blower, reverse the removal procedure

\section*{CPU PHASE-CONTROL REGULATOR BLOWER} REMOVAL and REPLACEMENT, Stage 1
1. Open the cover on the left side of the CPU frame
2. Disconnect the electrical connector located at the front-left corner.
3. Disconnect the thermal leads from the blower at the knife connector.
4. Remove four screws holding the blower assembly to the frame (one screw is located at each corner).
5. Lift the blower assembly out of CPU frame

To replace the blower, reverse the removal procedure

\section*{CPU F-GATE (MIXER BOARD) BLOWER} ASSEMBLY and FILTER REMOVAL and REPLACEMENT, Stage 1

\section*{Blower Assembly}

NOTE. The blower assembly is secured to frame via a can action-type latch.
1. Open the cover on the right side of the CPU frame and release the gate latch. Pull the gates away from frame.
2. Disconnect the electrical connector located on opposite side of latch.
3. Release the latch and pull out the blower assembly and away from latch

\section*{Filter}

NOTE: The filter fits into a channel on one end of the blowe housing and is secured by a bullet-type catch. To remove
1. Place finger in cutout at each side of the housing.
2. Pull filter straight down until the housing is cleared
3. To replace, push filter up into housing until the bullet-type catch secures filter.

POWER FRAME MID-PAC REGULATOR STACK BLOWER and FILTER REMOVAL and

\section*{REPLACEMENT, Stage 1}

\section*{Blower Assembly}
1. Open the cover on the back side of the power frame.
2. Disconnect electrical connection located at the center of blower assembly.
3. Loosen four mounting screws (two on each side of assembly) that secure blower to the center panel
4. Support the blower so that it cannot drop on the frame and remove the four mounting screws.

To replace, reverse the removal procedure.

\section*{Filter}

Remove the filter by first disconnecting the electrical connection at the center of the blower assembly and then sliding the filter out away from the assembly.

\section*{MOTOR GENERATOR REMOVAL and} REPLACEMENT, Stages 1 and 2
1. Remove all power to the system.
2. Open the cover on the back side of power frame
3. Remove two bolts on each side of MG that secure the MG enclosure to the power frame.
4. Back the MG enclosure from power frame until the power cables become accessible.
5. Remove safety cover from cable connectors,
6. Remove three -400 Hz input cables, three- \(50 / 60 \mathrm{~Hz}\) cables, and 1 frame ground cable. Mark all cables.
7. Remove two wires from the overvoltage detect input terminals, and two wires from the overtemperature terminals.
. Back MG away from power frame and replace with new MG unit.
9. Replace wires and cables removed in Steps 6 and 7 .
10. Replace safety cover over cable connectors and slide MG enclosure back into power frame.
11. Align MG channel with power frame and secure MG with bolts removed in Step 3
2. Return power to system.

NOTE: If power does not cycle up after five seconds, check MG input leads for proper plus rotation. (Relay K1 will not pick if phase rotation is incorrect.) If relay \(K 1\) is not energized, revers the phasing to MG.
3. Perform the motor-generator-output-voltage adjustmen
1. Press the power-off key.

Remove all power to system by opening circuit breakers CB1 and CB4
3. Open the cover on the left side of CPU frame.
4. Remove wires from:
a. TB2-1, 2, and 3 and mark
b. E2 and mark.
5. Open covers and gates \(A\) and \(B\) on the right side of CPU frame.

\section*{BLOWERS and FILTERS}
\begin{tabular}{ll} 
Blowers and filters are located as follows. \\
& \\
Location & Blower Assembly \\
CPU A-Gate & \(3 \mathrm{w} /\) filters \\
CPU B-Gate & 3 w filters \\
CPU Regulator Stack & 1 w fitter \\
CPU 2V Phase CtI Reg & \(1-\) no filter \\
PF Mid-Pac Reg Stack & \(1 \mathrm{w} /\) filter \\
CPU Dual Phase CR Stack & \(1-\) no filter
\end{tabular}
al Phase CR Stack 1-no filter
The blower assemblies require no lubrication. Inspect them for noisy operation or other malfunctions and replace when found defective. Inspect filters for dirt and replace when dirty.

\section*{CPU GATE BLOWER ASSEMBLY and FILTER REMOVAL and REPALCEMENT, Stage 2}

\section*{Blower Assembly}
1. Open the cover on the right side of the CPU frame and release the gate.
2. From the pin side of the gate, disconnect the electrical connector.
3. From the card side of the gate, remove screws on each end of blower.
4. Secure the blower with one hand (hold bottom of blower) and remove center screw.
5. Tilt the blower down slightly, and pull toward you.

To replace blower, reverse the removal procedure
6. Remove the back panel located behind ac/dc modules (upper right-hand side of frame).
7. Remove two leads from E1 and E2, and mark.
8. Slide ac/dc module out on left side of CPU frame and replace with new unit.
9. Reconnect leads that have been removed in Steps 3 and 6.
10. Replace the back panel located behind the ac/dc module and close gates and covers.
11. Close CB1 and CB4, and bring power up.

\section*{Filter}

The filter is located at the bottom of the blower housing and is removed from the card side of gate.
1. Place the thumb of each hand through the finger cutouts, provided in the housing, against the filter.
2. With equal pressure, push the filter toward the pin side of the gate until clear of housing
3. Pivot the filter down and pull toward you.
4. To replace filter, reverse the removal procedure.

CPU REGULATOR STACK BLOWER ASSEMBLY REMOVAL and REPLACEMENT (UNDER REGULATORS 401 and 402), Stage 2
1. Open the cover on left side of CPU frame
2. Disconnect electrical connector located at the front center of housing.
3. Remove screws on each end of blower housing
4. Follow Steps 4 and 5 of CPU Blower and Filter Removal and Replacement procedure.

To replace the blower, reverse the removal procedure

CPU PHASE-CONTROL REGULATOR BLOWER

\section*{REMOVAL and REPLACEMENT (OVER}

REGULATORS 403 and 405), Stage 2
. Open cover on left side of CPU frame.
2. Disconnect two electrical connectors located on front of blower.
3. Disconnect the thermal leads from the blower at the knife connector.
Remove two screws holding the blower assembly to the frame
5. Lift the blower assembly out of CPU frame.
o replace blower, reverse the removal procedure.

POWER FRAME MIDPAC REGUALTOR STACK BLOWER and REMOVAL and REPLACEMENT, Stage 2

\section*{Blower Assembly}

Open the cover on the back side of power frame.
2. Disconnect the electrical connection located at the center of blower assembly.
3. Loosen four mounting screws (two on each side of assembly) that secure blower to center panel
4. Support blower so that it cannot drop on frame, and pull it toward you.

To replace, reverse the removal procedure.

\section*{Filter}

Same procedure as CPU Gate Blower Filter Replacement.

Peventive maintenance for the Model 145 power section consist f scheduled equipment checks and adjustments.
Equipment checks and adjustments involve general care and ppearance, mechanical inspection, and electrical checks and djustments. Repair of chipped paint, checking for cracked or djustments. Repair of chipped paint, checking for cracked or items should be performed as deferred maintenance.
Preventive maintenance for the power section involves the
following.
Filters and blowers: Check that each blower motor or fan is unning. Examine filters for accumulation of dust. Replace dirty filters (schedule every 26 weeks).
Lamp test: All lamps on the CE panel light when CE No. 6 switch is positioned to LAMP TEST. Lamp test for the CE panel can be done anytime the system is on.
Visual inspection and cleaning: Visual inspection of the power assemblies, power supply modules, heat sinks, capacitors (check vent plugs), harness wiring and cables, terminal boards (charred boards or loose connections), relay and contactor contacts burned or pitted), and safety covers (missing or damaged). Cleaning of the machine is best done with a brush and a vacuum aid filters, If the air filters will not pass light fter being and air filters. If the air filters will not pass light after being ane

\section*{MOTOR GENERATOR PREVENTIVE MAINTENANCE} The preventive maintenance schedule provides a checkout routine keep the MG set performance at original specification. Some of tese procedures permit aniticipation of failure, thus providing mple warning for replacement planning
\begin{tabular}{|c|c|c|}
\hline \multicolumn{3}{|r|}{MOtor generator preventive maintenance-power off} \\
\hline \multicolumn{3}{|r|}{\begin{tabular}{l}
WARNING \\
Remove all power before making these service checks. With light check rotor for no motion.
\end{tabular}} \\
\hline Frequency (Months) & Item & Procedure \\
\hline 12 & Lubrication & \begin{tabular}{l}
Lubricate with IBM 20 grease, part 17397, using the following procedure. \\
1. Remove drain plugs at bottom of bearing housing at each end of MG. \\
2. Force grease at each fitting until excess appears at drain opening. \\
3. Replace drain plugs and grease-fitting protection. CAUTION \\
Use IBM 20 synthesized grease or equivalent. A lower-temperature grease may melt and flow into the motor, causing a short circuit and fire. Too frequent lubrication, or lubrication while the unit is moving, may destroy both the bearing and the grease seal. Once the seal has been fractured, lubricant will leak through to the winding and cause premature failure. Do not check and relubricate the MG set during installation. The manufacturer lubricates the bearings with a metered charge of grease that should last for 52 weeks of threeshift operation. Becuase the metered charge of grease may not fill the cavity, no grease may appear on the relief plug.
\end{tabular} \\
\hline 3 for first year;every & Cleaning & Clean dirt and obstructions in the airflow path, preferably with a vacuum cleaner. \\
\hline 6 thereafter & Electrical connections & \begin{tabular}{l}
Check the electrical connections as follows. \\
1. Check all terminals, grounds, etc; for loose electric connections. Tighten all terminals as needed. \\
2. Check for loose crimps on wire terminals and tighten as needed. \\
3. Check for charred or molten insulation on wires; exposing the conductors. Apply tape to protect the conductor. Order new cable(s) for replacement on next inspection.
\end{tabular} \\
\hline & Grease fitting Shock mounts & Check for dripping grease at two end bearings. Rock MG by hand on shock mounts. Tighten any loose mechanical parts. \\
\hline
\end{tabular}

The MG troubleshooting guide exclusively applies to the MG set (including the MG regulator). Use the guide only after the powe problem has been identified as an MG-set problem. Complete phase-to-phase line voltages must be present at the motor
terminal block at power-on time.
Before proceeding to use the troubleshooting guides, perform
the Power Off Preventive Maintenance routine.
\begin{tabular}{|c|c|c|}
\hline \multicolumn{3}{|l|}{MG GENERATOR AND REGULATOR FAULT-ISOLATION AIDS (MG previously checked to assure normal operating speed)} \\
\hline \multicolumn{3}{|l|}{TROUBLE: ZERO VOLTAGE AT ANY PHASE-TO-PHASE AT GEN OUTPUT TB2} \\
\hline Probable Cause Loss of residual magnetism & Isolation Procedure Connect VOM to 400 Hz output TB2. Apply ac power to motor. VOM registers zero volts. & \begin{tabular}{l}
Remedy \\
Flash field winding as follows: Apply 6 V dc, momentarily to the field. Make sure that the plus ( + ) side is connected to TB3 of the regulator terminal board. (Have a 10 -ohm resistor in series with the 6 V dc source) or 24 V dc with suitable resistor.
\end{tabular} \\
\hline Two or more open circuits to generator armature, or all three diodes to generator rotor. & Remove all power, and the output leads from generator at TB2. Make resistance check of generator windings. & If evidence of internal open circuit, replace MG set. \\
\hline \multicolumn{3}{|l|}{TROUBLE: LOW OUTPUT VOLTAGE (LESS THAN 30V)} \\
\hline Probable Cause & Isolation Procedure & ,Remedy \\
\hline CB1 tripped & Reset CB1; CB1 opens second time. & Replace regulator. \\
\hline Regulator & Check generator output voltage at TB2. If voltage exceeds the over voltage trip setting (about 225V) trouble is in regulator. & Replace regulator. \\
\hline Regulator-0.V. trip circuit 2 K & Disconnect cable \(\mathrm{T} \dagger \& \mathrm{~T} 3\) at regulator. Monitor 2 K point ( \(\mathrm{N} / \mathrm{C}\) ) If output voltage comes up to over 208 and then drops back raise overvoltage setting to maximum and check generator output at TB2. If O.V. trips at any setting, check overvoltage setting by raising generator output via voltageadjust potentiometer until K2 picks. Repeat until desired overvoltage setting is ovtained. & Replace regulator. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline \multicolumn{3}{|l|}{MG GENERATOR AND REGULATOR FAULT-ISOLATION AIDS (MG previously checked to assure normal operating speed)} \\
\hline \multicolumn{3}{|l|}{TROUBLE: LOW OUTPUT VOLTAGE (LESS THAN 30V)} \\
\hline Probable Cause Regulator (cont) & \begin{tabular}{l}
Isolation Procedure \\
If O.V. relay trips regardless of the overvoltage setting, trouble is in regulator.
\end{tabular} & \begin{tabular}{l}
Remedy \\
Replace regulator.
\end{tabular} \\
\hline Loss of residual magnetism & \begin{tabular}{l}
Check generator output voltage at TB2 if voltage is less than 15. This may be insufficient to enable generator buildup. \\
(See ALD YE180) or YB180.
\end{tabular} & Flash field winding using a 6 V battery. Make sure the plus \((+)\) side is connected to TB3-1. (Have a 10 -ohm resistor in series with 6 V dc source). Connect minus ( - ) side to TB3-2. \\
\hline Shorted diode or open in exciter & If voltage does not rise above 30 after flashing the field winding, trouble is in exciter field or other internal windings on rotor. & Replace MG. \\
\hline \multicolumn{3}{|l|}{TROUBLE: GENERATOR OUTPUT GOES BEYOND 260 V} \\
\hline Probable Cause Regulator and O.V. circuit failure. & \begin{tabular}{l}
Isolation Procedure \\
Adjust voltage potentiometer overvoltage potentiometer to minimum setting. If voltage still soars beyond 208, trouble is in regulator.
\end{tabular} & Remedy Replace regulator. \\
\hline \multicolumn{3}{|l|}{TROUBLE: UNSTABLE OUTPUT VOLTAGE (WITH OR WITHOUT LOAD)} \\
\hline \begin{tabular}{l}
Probable Cause Regulator \\
Regulator
\end{tabular} & \begin{tabular}{l}
Isolation Procedure \\
Vary the Volt-Adjust Potentiometer to determine whether any voltage control can be achieved. (Varying the voltage-adjust control sometimes will clean the potentiometer and re-establish good control.) As load is applied, trouble is in regulator.
\end{tabular} & \begin{tabular}{l}
Remedy \\
Replace regulator at earliest opportunity. \\
Replace regulator
\end{tabular} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline \multicolumn{3}{|l|}{MG GENERATOR AND REGULATOR FAULT-ISOLATION AIDS (MG previously checked to assure normal operating speed)} \\
\hline \multicolumn{3}{|l|}{TROUBLE: EXCESSIVE Mg heating (AIR PASSAGES CLEAR)} \\
\hline Probable Cause Excessive current drawn by motor MG not overloaded. & \begin{tabular}{l}
Isolation Procedure \\
Check current at each leg of motor (TB1). Current for 16 KW at \(208 \mathrm{~V} / 60 \mathrm{~Hz}\) for example should read approximately 23 amperes. At no load, motor currents are not necessarily balanced. At medium to full load, the currents are approximately equal and are stated on nameplate.
\end{tabular} & \begin{tabular}{l}
Remedy \\
Replace MG
\end{tabular} \\
\hline Shorted turns on generator & Measure phase-to-phase generator voltages. The voltages must balance within two percent. An unbalance that exceeds two per cent may indicate possible shorted turns in generator armature windings. & Replace MG \\
\hline Overload of MG & Check MG max current on nameplate. Measure generator output current with clamp-on armature. (That is, circuit breakers may not trip). & \begin{tabular}{l}
Reduce to rated load. \\
Faulty CBs
\end{tabular} \\
\hline \multicolumn{3}{|l|}{TROUBLE: HIGH EXCITER FIELD VOLTAGE} \\
\hline Probable Cause Open diode on rotor & \begin{tabular}{l}
Isolation Procedure \\
Measure voltage at exciter field TB3. If voltage reading is significantly beyond 12 , only two phases are supplying current to generator field.
\end{tabular} & Replace MG at earliest opportunity. \\
\hline
\end{tabular}


\begin{tabular}{|c|c|}
\hline troduction & 12-2 \\
\hline Software Recovery Logic & 12-2 \\
\hline Hardware Recovery Logic & 12-3 \\
\hline Recording Modes & 12.5 \\
\hline Error Check and Correction (ECC) & 12-7 \\
\hline Machine Checks and Error Retry & 12-8 \\
\hline Retry Operation & 12.9 \\
\hline Microprogram Instruction Retry & 12-9 \\
\hline Channel Retry & 12-9 \\
\hline Command Retry & \(12-9\) \\
\hline Retry Hardware & 12-10 \\
\hline Retry and Backup Registers & 12-10 \\
\hline Retry Counter & 12-11 \\
\hline Retry Microroutine & 12.12 \\
\hline Retry Timings & 12-14 \\
\hline Errors During Retry & \\
\hline Machine-Check Interruptions & 12-16 \\
\hline Hard Machine Check & 12.16 \\
\hline Soft Machine Check . & 12.16 \\
\hline Machine-Check Logout & 12-17 \\
\hline Machine-Check Control Registers & 12-17 \\
\hline Control Register 14 Control Register 15 & \[
\begin{aligned}
& 12-17 \\
& 12-17
\end{aligned}
\] \\
\hline Logout Areas & 12-18 \\
\hline CPU-Independent Logout & 12-1 \\
\hline CPU-Dependent Logout . & 2-1 \\
\hline CPU Identification & 12-19 \\
\hline Channel Identification & \\
\hline Channel-Dependent Logouts & \\
\hline Summary of the Extended Machine-Check & \\
\hline Handling Feature & \\
\hline Stop After Log & 12-22 \\
\hline Software Recovery & \\
\hline Recovery Management Support (RMS) for OS MFT and MVT & \[
23
\] \\
\hline Machine-Check Handler Channel-Check Handler & \\
\hline Recovery Management Support (RMS) for DOS & 12-24 \\
\hline Machine-Check Analysis and Recording . Channel-Check Handler & \[
\begin{aligned}
& 12-24 \\
& 12-24
\end{aligned}
\] \\
\hline Error Recovery Procedures (ERPs)--OS and DOS & , \\
\hline Statistical Data Recorder (SDR) and Outboard Recorder (OBR)-OS and DOS & \\
\hline Environment Recording, Edit, and Print (EREP)-- & \\
\hline OS and DOS & 12 \\
\hline I/O RMS for OS & 12-2 \\
\hline Advanced Checkpoint/Restart and Warm Start & \\
\hline Facilities for OS . & 12-26 \\
\hline Checkpoint/Restart Facilities for DOS . & 12-26 \\
\hline
\end{tabular}

The System/360 Model 145 incorporates several types of erro detection and correction mechanisms, to provide optimum machine availability to the customer. These mechanism include: single-bit storage error correction (ECC), machinecheck error retry, machine-check error interrupts, and software recovery.
Single-bit storage errors are detected and corrected by the Error Check and Correction (ECC) logic. Single ECC error re not normally presented to the system control program. Double or excessive single ECC errors are considered a machine check
- Machine-check errors initiate a hardware retry (except when CHECK CONTROL is in NO RETRY or DISABLE), which repeats the failing operation. Up to eight complete retries, nd up to 255 retry traps are allowed. If the retry operation is unretryable (for example, clock sync check), a machineheck interrupt is presented to the system control progra.
Machine-check interruptions are used to notify the system control program that an uncorrected machine error has ccurred, or to log corrected intermittent failures. If the urrent PSW bit 13 equals 1 , an old PSW is stored at location 8 , containing the information necessary for the system ontrol program to perform a software recovery if desired additional eight bytes of data are stored at location 232 MCIC, pages 12-18) for system control programmer's use.
- Software recovery consists of the Recovery Management Support (RMS) package contained in OS and DOS. Th RMS program analyzes the machine-check interruption ode (Main Storage Loc. 232) and determines whether the failing operation can be reconstructed or must be terminated It also stored the logout information on the SYS1LOGREC disk pack for further analysis by maintenance personnel.




\section*{RECORDING MODES}
- The mode register (Ext. word 08 byte 0 ) is used to determine the action to be taken for single-bit storage errors.
- The mode register is set by the diagnose command (83-BDDD).
- Operator commands to alter the mode register are incorporated under OS and DOS

MODE Register (External Address 08)
Bit 0 Hard Stop Latch-Control Register 14 Bit 0
, Bit 1 Enable I-Cycle and Adr/Adj Ctrl and Expanded
Bit 2 Enable Hardware Retry
Bit 3 Full Recording Mode for Single-Bit Failures in Main Storage
Bit 4 Full Recording Mode for Single-Bit Failures in Control Storage
Bit 5 Threshold Mode for Single-Bit Failures in ..... Control Storage
Bit 6 Reserved
Bit 7 Reserved
The diagnose instruction (83--BDDD) sets the mode register to determine what action is to be taken when a single-bit storage error occurs. The mode register is also set by a power-on reset or system reset. Mode register bits 3,4 , and 5 determine the mode the system is in:
When the system is in record mode for either main or contro storage, intermittent single-bit errors result in a machine-check interruption. Solid single-bit storage failures do not result in a machine-check interruption.
When the system is in threshold mode, both solid and intermittent single-bit corrections in control storage are counted by a hardware counter. If the counter reaches 256 before it is reset by a pulse generated from the Time-of-Day Clock, a machine-check interruption is taken. This reset pulse occur aproximately every two milliseconds.
\begin{tabular}{|c|c|c|c|c|}
\hline Table 1 & Control-Storage Mode & Main-Storage Mode & \[
\begin{aligned}
& \hline \text { CR } 14 \\
& \text { Bit } 4
\end{aligned}
\] & \[
\begin{gathered}
\text { PSW } \\
\text { Bit } 13
\end{gathered}
\] \\
\hline Initialized by Pwr On Reset or System Reset with Enable Clear & Threshold & Quiet & 0 & 0 \\
\hline Initialized by System Reset \(\pm\) & Threshold & Quiet & No Change & No Change \\
\hline Initialized by Recovery Management Support (RMS) & No Change & No Change & 1 & 1 \\
\hline Hardware Threshold count exceeded for Control Storage & Set to QUIET by hardware. Operator message presented by RMS and a record Logged to SYS1. LOGREC & No Change & No Change & No Change \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline \begin{tabular}{l}
Table 2 \\
Instruction Format (83--BDDD)
\end{tabular} & Control-Storage Mode & Main-Storage Mode & \[
\begin{aligned}
& \text { CR } 14 \\
& \text { Bit } 4
\end{aligned}
\] & \[
\begin{gathered}
\text { PSW } \\
\text { Bit } 13
\end{gathered}
\] \\
\hline MODE ECC, RECORD, MAIN B+D=000008 & No Change & Record & No Change & No Change \\
\hline MODE ECC, QUIET, MAIN B+D=00000C & No Change & Quiet & No Change & No Change \\
\hline MODE ECC, RECORD, CONT B+D=000010 & Record & No Change & No Change & No Change \\
\hline MODE ECC, OUIET, CONT B+D=000018 & Quiet & No Change & No Change & No Change \\
\hline MODE ECC, THRHOLD, CONT B+D=000014 & Threshold & No Change & No Change & No Change \\
\hline
\end{tabular}

Table 1 outlines the modes of taking machine-check interrup tions for recovery reports without taking into account the operator mode commands.
Table 2 outlines how the mode commands affect the modes of taking machine-check interruptions for recovery reports. Note that in record mode for main and control storage, only intermittent single-bit failures result in a machine-check interruption control) to see whether the single-bit failure is solid or intermittent, if the failure is solid, the machine returns to processing instructions and no machine-check interruption is taken,

For details of ECC circuits, refer to Chapter 3, Main and Control Storage.
- Error-Check and Correction circuitry for main and control storage automatically corrects single-bit errors.
- Double-bit errors are detected and cause a machine check (MCKB byte 2 bit 5 ).
- The hardware retry procedure is not executed for single ECC errors.
- In control storage, a store is done to attempt to put corrected data back in storage; however, in main storage no store of corrected data is made.
When a single-bit error occurs, the ECC hardware presents corrected data to the CPU. In control storage, one machine cycle of degradation results; a restore is done by the ECC hard ware in an attempt to correct the bad bit in control storage. In main storage no degradation results from a single-bit failure; no ttempt at restore is done. This action is taken regardless of he settings of the mode register bits 3,4 , and 5 . These bits解 tion taken for single-bit failures,
The operating values of these bits are:

\section*{45}

X 01 Every single-bit failure in control storage is counted in a counter (external word 00 byte 2 ECNT) If 256 errors occur within two milliseconds, the retry registers are fozen and the thd of the current macroinstruction a soft machine interruption is initiated.
X 10 When a single-bit failure in control storage occurs, the retry registers are frozen, containing the needed information to refetch the control word. At the end of the current macroinstruction, a special microprogram is entered and the control-storage location is again accessed. If no single-bit failure occurs, the error is considered to be intermittent and a soft machine-check interruption is initiated.
\(1 \times \times\) When a single-bit failure in main storage occurs, the retry registers are frozen, containing the needed information to refetch this main-storage location. At the end of the current macroinstruction a special microprogram is entered and a restore is attempted by fetching the failing location and then storing back the same data: A second fetch is done; and if no single-bit failure occurs, the error is considered to be intermittent, and a soft machine-check interruption is initiated.

- Any error detected within 3145 hardware circuits causes a bit to be set in the machine-check registers (MCKA, MCKB).
- A bit being on in the machine-check register (except MCKB2 bit 6-7 and MCKB3 bit 0-7) activates the line 'any machine 'heck', which causes a trap to the retry microroutine GHRT).
- After a retry trap occurs, the microroutine determines the type of error that has occurred (Type 1,2, or 3). If the error is a Type 1,2 , LS compare, or it error, the hardware esror is a Type 3 it is unretryable and a hard machin check interrupt is initiated.
A flow chart of the retry microroutine is on page 12-12. When a machine malfunction occurs in the Model 145, the operation is retried by hardware and microprogram, in an attemp proded to as machine-check conditions. The retry is always fecuted except when the nature of the error is such that recova dead inpossibl Ifor CHECK CONTROL is set to NO RETRY.)
When a retry results in a correct operation, the condition is considered a soft machine check and is reported as a recovery report if CR14 bit 4 and PSW bit \(13=11\). This information is stored for later use by the service representative.
When the machine-check condition is uncorrectable or when the retry does not result in proper operation, the condition is considered a hard machine check and the incident is reported as a damage report. The internal damage condition results in a machine-check interruption if the machine-check mask bit (PSW bit 13) is set to one. Operation under these conditions is described under "Machine Check Interruptions," page 12-16. After a machine-check interrupt has occurred, the system program tries to recover from, or repair, the condition through programming. The sequence of the operation and the possible
 ffect an alternate method of operation.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline BIT & мскао & мСКА1 & мска2 & & мсказ & \\
\hline 0 & LSA Source Address Check & ACB Register Parity Check 2 & ALU2 HalfSum Check & 2 & Ext Destine X Comp Chec & 3 \\
\hline 1 & LSB Source Address Ch & LS Compare Check & ALU3 Halfsum Check & 2 & Ext Destine \(Y\) Comp Check & 3 \\
\hline 2 & LSA Destine Address Check 2 & Flush-Through Check & ALU Logical Check & 2 & Ext Source Y Check & 1 \\
\hline 3 & LSB Destine Address Check & H-Register Parity Check & B-Register Shift Check & 2 & Ext Control Asmbl Parity & 1 \\
\hline 4 & Destine Byte Control Check 3 & & A-Register Parity Check & 1 & Interval Time Parity Check & 3 \\
\hline 5 & LSA, B Destine Address Comp 3 & P-Register Parity Check & B-Register Parity Check & 1 & S-Register Dup Check & 2 \\
\hline 6 & LS Control Asmblr Check & T-Register Parity Check & Z-Register Parity Check & 2 & Time-of-Day Clock Check & 3 \\
\hline 7 & C-Register Parity Check & L-Register Parity Check & D-Register Parity Check & 2 & Control Stg Address Check & 2 \\
\hline
\end{tabular}

These indicators are shown in position 8 of the upper roller.
\begin{tabular}{|c|c|c|c|c|c|}
\hline BIT & мскво & & мскв1 & мскв2 & мсквз \\
\hline 0 & Storage Address Check & 1-2 & M-Register Comp Check A 1 & 1 -Cycle Hardware & CT Error Correction - \\
\hline 1 & SDBI Parity Check & 2 & M-Register Comp Check B 1 & Double ECC ErrorsDC 2 & C32 Data Bit Corrected \({ }^{-}\) \\
\hline 2 & SDBO Parity Check & 2 & M-Register Comp Check C 1 & Control-Line Parity Check 2 & C16 Data Bit Corrected \\
\hline 3 & Store Parity Check & 2 & M-Register Comp Check D 1 & ECC Busy Check & C8 Data Bit Corrected \\
\hline 4 & Spare & & Addr X-Late No Match 2 & ECC Hardware Check & C4 Data Bit Corrected - \\
\hline 5 & Store Protect Parity Check & 2 & Addr X-Late Multi Match 2 & Double ECC Error & C2 Data Bit Corrected - \\
\hline 6 & Clock Sync Check A & 3 & Addr X-Late LRU Invalid 2 & Single ECC Error Correct & C1 Data Bit Corrected \\
\hline 7 & Clock Sync Check B & 3 & Any Machine Check \(\checkmark\) & Single Data Bit Correct & CO Data Bit Corrected \\
\hline
\end{tabular}

These indicators are located in the System Checks portion of the console. The indicators on the console are grouped into
functional areas, not as they appear in МСКB. МСКB is an external register and can be displayed by setting address 06 in
switches \(F, G\) and STORAGE SELECT to EXT REGS.

If the machine is operated with CHECK control in HARDSTOP the following timings apply.
Type 1 - Clock stops in same cycle.


Note: In this type of error, pressing START once loads MRTY with he failing microword addres

Type 2 Clock stops in the following cycle.


MRTY nasbean load wirl

FTC (Flush-Through Check), LS Comp (Local Store Compare) ck stops two cycles later.


MRTY has been loaded with the failing microword address
Type 3 errors: These are uncorrectable errors. The retry hardware
cannot attempt to reconstruct and repeat the failing microword.

\section*{RETRY OPERATION}

\section*{Microprogram Instruction Retry}

The ability to recover from most intermittent failures is provided by retry techniques. CPU retry is done by microprogram outines that save the source data before it is altered by the eration. When an error is detected, a microprogram routin eturns the CPU to the beginning of the operation (or to a oint during the operation that was executed correctly), and he operation is repeated
The retry routine is entered through the retry priority operation Thap). The retry priority operation occurs when any machin leck occurs if the retry counter is not full, retries are not asked off, and system register byte 2 bit 6 (indicates stop word error) is off. Depending upon the nature of the error and the word type, the error may be detected during execution of the failing microprogram word (Type 1), during execution of the following word (Type 2), or may be detectable but uncorrect ble (Type 3),
The information necessary to retry an error is retained in ckup registers that contain the contents (at the time the error occurred) of:
A-register or B -register (whichever was used as the destination).
- SPTL register
- M2- and M3-registers
- H -register
- External and local-storage destination latches (six bits fo \(X\) and \(Y\)-addressing plus 1 bit for expanded local storage.
- Retry flag register (bit 0 on for storage word cycle 2 ; bit 1 on or error Type 1; bit 2 on for error Type 2; bit 3 on for error ype 3 ; bit 4 on if the destination was an external, or off if destination was a local-storage location; bit 5 on for a storage word; bit 6 on for a trap 2; bit 7 on for an unretryable error). A return to the microprogram word to which the check is attributed occurs, and by use of information in backup registers, hat microprogram word is retried. Up to 8 retries are ttempted. If the retry operation is successful, a machine-check interruption may be performed to notify the supervisor that a machine-check occurred. This occurs if the PSW machine-check it and the recovery report mask bit (CR 14 bit 4 ) allows the terruption.
During the machine-check-interruption microprogram routine he logout information is moved from control storage to main解 supervisor routines can determine the caus or error. Action is then dependent upon the supervisor program.
An unsuccessful retry procedure results in a machine-check interruption, unless the machine-check bit in the PSW prevent

\section*{Channel Retry}

This feature has been implemented to ensure that most failing channel operations can be retried by error-handling routines, Both a limited and an extended channel logout are implemented When a channel error or a CPU error associated with a channel operation occurs, the channel status word (CSW) and a new extended channel status word (ECSW) are stored in the fixed lower storage area ( \(1 / 0\) communications area) during the I/O interrupt. The ECSW, or limited channel logout data, provides additional, more exacting status information about the channel failure. This data is formatted by the Channel Check Handler (CCH) routine and passed to a device-dependent error-recovery routine to be used in the retry of the failing \(1 / O\) operation. For a detailed description of Channel Retry, refer to Chapter 8 , Channels.

\section*{Command Retry}

Command retry is a control-unit-initiated procedure between the hannel and the control unit. (Not all control units have this capability.) No I/O interruption is required. The number of retries is device-dependent. For a detailed description of Command Retry, refer to Chapter 8, Channels.

\section*{RETRY HARDWARE}

When an error is detected because of a machine malfunction in the system, instead of repeating the whole macroinstruction concerned, only the microword in error is repeated, and the operation is continued from that point. Hardware backup registers are used to provide the backup system status informa tion needed to perform the retry.
In general, the backup registers contain system status information pertaining to the machine cycle preceding the Cin process. Each register contains one word (four bytes) backup registers are updated to reflect the status of the machine When a machine malfunction occurs, the registers are blocked (prevented from changing) and thus contain the status (prevented from changing) and thus contain the status
information of the system just before the microword in error. Upon detecting the malfunction, the machine traps to the retry microroutine ( \(\mathrm{H} 1=1\) trap ADDR D200). In the retry routine, the information in the hardware retry registers is used to refresh the machine, after which the microword in error is re-executed.

\section*{Retry and Backup Register}

Because of differences in the kinds of errors that may occur, two levels of backup registers are required for some of the information. The retry registers are set to the information for the cycle before the one being executed. The backup
registers are set to the current cycle information.
Unless blocked, each register is updated every machine cycle. At 45-72 time, the retry registers are set with the information for the cycle immediately preceding the one in process. At 90-117 time, the backup registers are set with the information for the cycle in process, Each register retains the information until the new information (next cycle) is set or, in the case of a detected malfunction, until the retry trap has been taken and the block is rem age 12-14).
ABRTY, SPTLB, HMRTY, and CPURTY registers enter the data flow through the external assembler. When the failure, they will contain the blocked because of a detecter microprogram. The information in the registers is as follows.

ABRTY
This register contains the source data read into the \(A\) - or \(B\) register during the microword in error. If the word type was \(A=A / B\), it contains the \(A\) source data; if the word type was \(B=A / B\), it contains the \(B\) source data.


SPTLB
This register contains the contents of SPTL immediately prior to starting the microword in error.
\begin{tabular}{|c|c|c|c|}
\hline Byte 0 & 1 & 2 & 3 \\
\hline s & P & T & L \\
\hline SRTY & PRTY & RTY & LRTY \\
\hline
\end{tabular}


HMRTY
Byte 1 of this register contains the contents of the H -register immediately prior to starting the microword in error. Bytes
2 and 3 contain the address of the microword in error.

(MRTY2)


CPURTY
This register contains various information relative to the operation being performed. The information contained is described in the following paragraphs.


YYTDST (Byte 0): Bits 0-3 of BYTDST are spares. Bits 4-7 of BYTDST contain the destination byte lines for the microword in error. These lines tell which bytes of the destination register (local storage or external) specified in the error cycle were changed

RTYFLG (byte 1): This register contains information about the malfunction and is used to support the retry microprogram
Bit 0 (storage 2 cycle): This bit is set when the system malfunction is attributed to the second cycle of a storage icroword. These bits are turn on by hardware latche (MCKA or MCKB registers).
Bit 1 (Type 1 error): A Type 1 error is a system malfunction that is detected in the same cycle that initiated the opera tion in error. The error is detected early enough so that the normal destination of the word in error is blocked Thus the source data is not refreshed by the microprogram.
Bit 2 (Type 2 error): A Type 2 error is a system malfunction that is detected in the next cycle after the cycle that initiated the operation in error.

Bit 3 (Type 3 error): A Type 3 error is a system malfunction that cannot be corrected by the retry microprogram.
Bit 4 (external or local-storage destination): This bit is set to one if an external register was being destined by the microword in error. It is zero if a local-storage location was being destined by the microword in error

Bit 5 (storage word): This bit is set to one if the system malfunction is attributed to a storage microword.
Bit 6 (stop word): This bit is set to one when the system malfunction is attributed to a Trap 2 Cycle.

LSDST (byte 2): This byte contains the address of the localtorage location that was the destination in the microword h error. This byte has meaning only if bit 4 of RTYFLG is zero. The format of the bits in the register correspond to the format of the direct address in the word-move microword.
Bit 0: Zero.
Bits 1-3: These bits define the local storage \(Y\)-lines, Bits 4-6: These bits define the local-storage \(X\)-lines.
Bit 7: One expanded local storage.
EXTDST (byte 3): This byte contains the address of the extern register that was the destination in the microword in error This byte has meaning only if bit 4 of RTYFLG is one. The format of the bits in this register corresponds to the format dress in the word-move microword

Bit 0: One
Bits 1-3: These bits define the external Y -lines Bits 4-6: These bits define the external \(X\)-lines, Bit 7: Zero.

\section*{Retry Counter}
- The retry counter is an eight-position hardware counter that
is used to regulate the number of retry traps that are allowed
- The counter is set to FF when the microprogram returns to I-cycles, and is advanced by 1 for each priority 1 trap that occurs. (Note: The first retry causes a double-advance pulse,
- If the error is solid enough to occur 256 times during one
machine instruction, on the 256 th time a trap is taken to the GHEC (machine check) microroutine.
- The counter is stored at external location 00 byte 3 (RCNT).


\section*{Retry Microroutine}



\section*{RETRY TIMINGS}

During normal operation, the retry registers save information from the previous cycle to allow retry of a failing control word. Also,
retry flag bits are set to determine destination (local storage or
external) in the event of error
In the contro-word example shown, \(R=Q, D F\) (Word Move-
Version 0 ), the contents of local-storage Q -register are read out to the B -register. The contents of local-storage R -register are read out to the A -register and also gated to the AB-retry. The original contents of the destination address ( R -register) must be saved in case of error.
The example shows an error occurring during the readout of the A-source data as indicated by A-LS XY Check (Type 1 Error). The next control word is read out and executed, however, the The nex cycle beome a trap 1 cycle. The normal destination
of the contents of Z register to the local-storage \(R\)-register is blocked. Also, the setting of the retry registers is blocked to retain information pertaining to the word in error. However, SPTL retry contains values relating to the control word prior to th one in error. This is necessary in case the control word in error used SPTL to generate source or destination addresses.


\section*{Errors During Retry}

Machine-Language Instructions


\section*{TRAP ADDRESSES}

D200 The microprogram traps to this address when the first error is recognized. The retry and machine-check egisters are frozen, and their contents stored in contro torage. The microword is again performed. If the roblem is circumvented, it returns to the normal microprogram routine
The microprogram traps to this address if another error occurs during the store routine of a previous error. . 200 , hidentical microprogram steps as the rout This is doe in aselate at ont with the original microprogram (noise burst).

D208 The microprogram traps to this address if anothe error occurs during the investigation of the stored etry data. The routine operates with the information contained in the retry registers,
D20C
gram traps to this address if another rror occurs after the store routine but before the
 the same as the D208 traps.
ote: A hardware counter keeps track of the number of trap taken within a given machine-language instruction. After 256 ttempts, a machine-check trap occurs to prevent the machine from continuously retrying an error.

\section*{MACHINE-CHECK INTERRUPTIONS}
- Machine-check interruptions are used to notify the system control program that a machine error has occurred.
- A soft machine check indicates that the error has been retried and corrected.
- A hard machine check indicates that the error was unretryable or that the number of retries exceeded the retry count.
- Information needed to perform a software recovery log to main storage starting at location 232 .

\section*{HARD MACHINE CHECK}

A hard machine-check condition results in a machine-check interruption, only when both PSW bit 13, and the associated subclass mask bit (control Reg 14 bits 4-7) are set to one. The PSW reflecting the point of interruption is stored in location 48
as the old PSW and information needed for performing the soft ware recovery is stored beginning at main-storage location 232. This information includes all control registers, general registers, floating-point registers, region code, the failing storage address, and the machine-check interruption code (MCIC) consisting of eight bytes. In addition, when allowed by the Machine Check Extended Log (MCEL) mask bit (CR 14, bit 1) the machine dependent extended logout occurs starting at the address indicated by the machine-check log pointer (control register 15, bits 8 through 31).
The interrupt terminates execution of the current instruction and eliminates the program and supervisor-call instructions that would occur as a result of the instruction. The extent and accuracy of the resulting action depends on the nature of the mafunction. Normally the old PSW is stored, and the machin pardind 1 ins nction, such as an interruption or a timer update, the sequer is not completed. is not completed.
If the machine-check bit (PSW bit 13) is set to zero, a hard machine-check condition does not result in a machine-check interruption. The subsequent action depends on the setting of the hard stop bit (control register 14, bit 0 ) as follows.
1. When the hard stop bit is set to zero, the machine-check condition is accumulated and processing continues at the point of error.
2. When the hard stop bit is set to one, processing stops immediately and the CPU enters the hard stop state.
A soft machine-check condition never causes the CPU to enter a hard stop state.

\section*{SOFT MACHINE CHECK}

A soft machine-check condition results in a machine-check interruption only when both PSW bit 13, and the associated subclass mask bit (control Reg 14 bits 4-7) are set to one. Soft machine-check interruptions do not terminate the current instruction. Such interrupts are delayed until the current instruction comes to a normal ending and any associated program or supervisor-call interruptions have been taken. Program or supervisor-call interruptions are never ignored or eliminated by soft machine-check interruption. When a soft machine heck condition is caused by a system function, the for ondition is dected during execution of the interuption procedure of a pevious for or hard mine check, the soft condition detected is not accumulated.
Machine checks that occur in a Wait state or instruction step are handled the same way that they are handled in a Run state An equipment malfunction detected while the CPU is in the stopped state causes a pending machine-check condition. If the malfunction affects an I/O operation that is being executed with the CPU in the stopped state, the condition is either (1) accumulated as a pending machine-check condition or (2) indicated in the status information associated with the termination of the I/O operation.
\begin{tabular}{|c|c|c|}
\hline Mask Bit(s) & Interrupt Type and Cause & Machine Check \\
\hline PSW 13 and \(\mathrm{R}^{*}\) & \begin{tabular}{l}
System Recovery \\
- CPU error corrected by retry \\
- Intermittent single-bit processor or controlstorage error corrected.
\end{tabular} & Soft \\
\hline PSW 13 and \(E\) ** & Interval Timer Damage & Hard * \\
\hline \begin{tabular}{l}
PSW 13 \\
and E **
\end{tabular} & Time of Day Clock Damage & Hard * \\
\hline PSW 13 & \begin{tabular}{l}
System Damage \\
- Irreparable hardware malfunction.
\end{tabular} & Hard \\
\hline PSW 13 & \begin{tabular}{l}
Instruction Processing Damage One of the following occurs during instruction execution: \\
- Unretryable CPU error. \\
- Uncorrectable CPU error. \\
- Multiple-bit processor or control storage error. \\
Storage-protect key failure.
\end{tabular} & Hard \\
\hline
\end{tabular}
* Occurs after current instruction is completed.
\({ }^{* *}\) R \(=\) Control Reg. 14 bit 4
\(\mathrm{E}=\) Control Reg. 14 bit 6

\section*{MACHINE-CHECK LOGOUT}
- Storing information into main storage as a result of a machine error is referred to as a machine-check logout. When a machine-check logout occurs during the machine-check interruption, it is called synchronous. The Model 145 performs only synchronous logouts. (Note: System/370's perform asynchronous logouts as well as synchronous.)
Machine-check logout is stored at the location specified by control register 15 (system reset to 512 decimal).

\section*{MACHINE-CHECK CONTROL REGISTERS}
- Two registers are provided to control machine-check logouts. Control Registers 14 and 15).
- The registers reside in the F4 module of control storage. Control registers can be displayed on the PRKB by the mnemonic DC.
- Two instructions are provided: Load Control and Store Control. Load Control moves control information from main storage to the control registers, Store Control moves control information from the control registers to main storage. The registers are also set by system reset
- On a machine-check logout, the registers are stored in the control-register save area (Location 448-512)

\section*{Control Register 14}

Control register 14 contains mask bits that specify the onditions that will cause machine-check interruptions. It so contains mask bits to control the conditions under which a logout may occur. Bits 3 and 10 to 31 are reserved


HS (Hard Stop)
Bit 0 controls the system action taken when a hard machine check ccurs during the machine-check microroutine, or when PSW bit 13 is off. If the hard stop bit is on, the machine comes to a hard stop. If the bit is off, the machine will continue to run The hard stop bit is set on by system reset.

SM (Synchronous Machine-Check Extended Logout Mask) it 1 , if on, allows extended logout information to be placed into the main-storage location specified by control register 15. If the it is off, no extended logout takes place. The SM bit is set on by system reset.

IM (Input/Output Extended Logout Mask)
Bit 2, if on, allows channel logout into the \(1 / O\) extended logout area as part of an \(\mathrm{I} / \mathrm{O}\) interruption. When bit 2 is off, \(\mathrm{I} / \mathrm{O}\) extended logouts cannot occur. The IM bit is set to zero by
system reset.
Bit 3 is reserved.
RM (Recovery Report Mask)
Bit 4, if on, allows a soft machine-check interruption to occur after the first retry of a hardware error or after a single ECC error in record mode. If the bit is off, no interruption occurs The RM bit is set off by system reset.

CM (Configuration Report Mask)
Bit 5 is set off by system reset and is not used on the Model 145.
EM (External Damage Report Mask)
Bit 6 , if on, allows a hard machine-check interruption at the end of the current instruction if interval timer damage, time-of-day clock damage, or external damage occurs. If this bit is off, no interruption occurs. The EM bit is set on by system reset.

WM (Warning Mask)
Bit 7 is set off by system reset and is not used on the Model 145.
AM (Asynchronous Machine-Check Logout Mask)
Bit 8 is set off by system reset and is not used on the Model 145 .
FM (Asynchronous Fixed Logout Mask)
Bit 9 is set off by system reset and is not used on the Model 145 Bits 10-31 are reserved.

\section*{Control Register 15}

Bits \(8-28\) of control register 15 , with three low-order zeros appended, specify the starting location of the machine-check extended logout area. Bits 0-7 and \(29-31\) are reserved. The contents of control register 15 are set to 512 (decimal) by System Reset



\section*{LOGOUT AREAS}

\section*{CPU-Independent Logout}

Locations 232-511 of main storage are reserved for logout. A
logout to this area occurs when any type of machine-check
interruption is taken.
\(C^{2}\)

Machine-Check Interruption Cod
Programming systems support of machine checks is enhanced by the additional information given to the programmer by Machine Check Interruption Code (MCIC).

\section*{A}

Machine-Check Interruption Code



32
48
Note: Bits 0-8 Subclass
Bits 14-15 Time of Interruption Occurrenc
Bits 16-18 Storage Error Type
Bits 20-31 Machine-Check Code Validity Bits
These bits are not used on the Model 145

\section*{SUBCLASS}

Bits \(0-8\) identify the machine-check conditions causing the interruption. At least one bit will be stored as a "one" in the subclass field. When multiple errors have occurred, several bits may be set to one.
SD (System Damage): Bit 0, when one, indicates that interruptions may have been lost, or that damage has occurred that cannot be isolated to one or more of the less severe machinecheck damage subclasses (EX clock sync check).
PD (Instruction Processing Damage): Bit 1, when one, indicates that a malfunction has been detected that may have caused incorrect resutls in the processing of instructions. SR (System Recovery): Bit 2, when one, indicates that errors were detected but have been successfully corrected or circumvented without loss of system integrity. The indication of system recovery does not imply storage logical validity, or that the fields stored as a result of the machine-check interruption are valid.
TD (Timer Damage): Bit 3, when one, indicates that damage has occurred to the timer or to location 80.
CD (Time-of-Day Clock Den ind when one indes hat damage has occurred the-of-day clock.

The Model 145 does not set the
rnal damage bit.
(Automatic Configuration): The Model 145 does not set W (Warning): Tiguration bit.
W (Warning): The Model 145 does not set the warning bit.

TIME OF INTERRUPTION OCCURRENCE
Bits 14 and 15 of the machine-check interruption code indicate when the interruption occurred in relation to the error
\(B\) (Backup): Bit 14, when one, indicates that the point of interruption is at a hardware checkpoint before the point of error. This bit is set only when retry is unsuccessful. When the backup bit is one, a valid instruction address stored in the machine-check old PSW points to the instruction in which the error occurred. If the backup bit is zero, a valid instruction
IA (Instruction Address Validity): Bit 23, when one, indicates that the instruction address in the old PSW accurately reflects the point in the instruction sequence at which the interruption occurred. If the backup bit is one, a valid instruction address points to an instruction in error. If the backup bit is zero, a valid instruction address points to an instruction following the

\section*{FA (Failing-Storage Address Valid): Bit 24 when one, indicates}
that the failing-storage address is valid.
RC (Region Code Valid): Bit 25 indicates that a valid region code has been stored
FP (Floating-Point Registers Valid): Bit 27, when one, indicates that the contents in the floating-point register save area accurately reflect the state of the floating-point registers at the interruption point.
GR (General Registers Valid): Bit 28, when one, indicates that the contents stored in the general register save area accurately rect the state of the general registers at the CR (Control Regis
CR (Control Registers Valid): Bit 29, when one, indicates that the contents stored in the control register save area accurately reflect the state of the control registers at the interruption point extended logout information was correctly stored.

ST (Storage Logical Validity): Bit 31, when one, indicates that the contents of those storage locations that are modified by the instruction processing stream contain the correct information relative to the point of interruption.

MACHINE-CHECK EXTENDED LOGOUT LENGTH Bits 48 -63 of the machine-check interruption code indicate the ength in bytes of the information stored in the extended logut area starting at the location specified by the machin check extended logout pointer. When no extended logout ha occurred, this field is set to zero.
address points to an instruction beyond the error
D (Delayed): Bit 15, when one, indicates that some or all of the information stored as a result of the interruption was delayed in being reported because the CPU was disabled for

STORAGE ERROR TYPE
Bits 16-18 of the machine-check interruption code are used to indicate errors that occurred in main storage or in a key in storage as a result of requests. The failing-storage address field when indicated as valid, identifies the area in storage found to be in error. The portion of the system affected by the storage or protection error is indicated in the subclass field of the or protection error is indicated in the subclass field of the
machine-check interruption code. Storage or protection errors that occur on prefetched or unused data are not indicated. SE (Storage Error Uncorrected): Bit 16, when one, indicates that a reference to storage caused or resulted in, the detection of damaged data that could not be corrected.
SC (Storage Error Corrected): Bit 17, when one, indicates that a reference to storage caused, or resulted in, the detection of an error that was corrected.
KE (Key in Storage Error Uncorrected): Bit 18, when one, indicates that a reference to a key in storage caused or resulted in the detection of an uncorrectable error in the key in storage. The keys in storage are not checked for errors during storage references when the PSW key or channel key referring to
storage is all zeros.

MACHINE-CHECK CODE VALIDITY BITS
Bits 20-31 of the machine-check interruption code are validity bits. With the exception of the storage logical validity bit (bit 30 ), each bit indicates the validity of a particular field bit is dur it indicates that theck interruption. When a validity the the origas stored When the bit is zero, one or more of the th follong ondition may have occure the ainal was ins the were detected during the storing of the information, ors none only part of the information was stored. Even though the only part of the information was stored. Even though the possible, to ensure that both the information store and the original register contents will have good parity and thus reduce the possibility of triggering additional errors.
WP (PSW MWP Validity): Bit 20, when one, indicates that bits 12-15 of the machine-check old PSW are valid.
MS (PSW Masks and Key Validity): Bit 21, when one indicates that all PSW bits other than interruption code, ILC, MWP, instruction address, condition code, and program mask of the machine-check old PSW are valid.
PM (Program Mask and Condition Code Validity): Bit 22, when one, indicates that the program mask and condition code in the machine-check old PSW are valid.

B

The machine-check extended interruption information consists of five fields, which are stored at machine-check interruption time. Each of these fields has a validity bit associated with it in the machine-check interruption code. If for any reason the machin cannot store one of these fields or cannot store the field validity, the associated validity bit is set to zero.
Failing-Storage Address: When a storage error uncorrected, storage error corrected, or key-in storage error uncorrected has been indicated, the failing-storage address is stored in bits \(8-31\) zero. In the case of storage errors, the failing-storage address may point to any address within the ECC block. For key-in storage error uncorrected, the failing-storage address may point to any address within the 2048 -byte block of storage associated to any the key in storage that is in error \(y\)-in storage that is in error
Region Code: The word at location 252 contains information that more specifically defines the location of the error

Bytes 0-1 Control-storage address
When: in threshold mode).
2. Control-storage double-bit failure

Byte 2 ECC syndrome bits
When:
1. Control-storage single-bit failure (this byte no logged in threshold mode).
2. Main-storage single-bit failure

Byte 3
Bits \(0-3\) not used
Bit \(4=1\) control-storage double-bit failure.
Bit 5=1 Interruption due to control-storage threshold limit being exceeded (bit 7 of this byte should also be 1 )
Bit 6=1 Intermittent single-bit failure in control or main storage.
Bit \(7=0\) Main-storage intermittent single-bit failure (in conjunction with bit 6).
Bit \(7=1\) Control-storage intermittent single-bit failure (in conjunction with bit 6).

\section*{C}

REGISTER SAVE AREA
On all machine-check interruptions, the addressable registers are saved sequentially in storage. Floating-point registers \(0,2,4\), an 6 are stored starting at location 352 , general registers \(0-15\) ar stored starting at location 384, and control registers 0-15 are stored starting at location 448. Locations assigned to contro registers that are not implemented are set to zero.

CPU-Dependent Logou
The model-dependent CPU extended-logout area begins at the address specified in control register 15 , which is set by the hardware to decimal location \(512^{*}\) by an IPL or on a system reset. The length of this extended-logout area on the Model 145 is 192 bytes. A logout to the extended area occurs for all kinds of machine-check interrupts if allowed by the Synchronous MachineCheck Extended Logout Mask (MCEL-Control Register 14, bit 1).
*Dec \(512=\) Hex 200 SEE \& R C \(/ 5\)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{6}{|c|}{Model 145 Machine Dependent Log} \\
\hline Word Name & Byte 0 & Byte 1 & Byte 2 & Byte 3 & Original Location \\
\hline Retry Counts & \multicolumn{4}{|l|}{Note 1} & CS FF84 \\
\hline MCKA & MCKAO & МСКА1 & MCKA2 & MCKA3 & EXT 07 \\
\hline МСкв & мскво & мскв1 & MCKB2 & МСкв3 & EXT 06 \\
\hline ABRTY & ABRTYO & ABRTY1 & ABRTY2 & ABRTY3 & EXT 18 \\
\hline SPTLB & SRTY & PRTY & TRTY & LRTY & EXT 19 \\
\hline HMRTY & & HRTY & MRTY2 & MRTY3 & EXT 1A \\
\hline CPURTY & BYTDST & RTYFLG & LSDST & EXTDST & EXT 18 \\
\hline Control & \multicolumn{5}{|c|}{(Control Word in Error)} \\
\hline SYSREG & SYSO & SYS1 & SYS2 & H-REG & EXT 05 \\
\hline I-REG & KEY REG & \multicolumn{3}{|c|}{Instruction Counter} & EXP LS 50 \\
\hline U-REG & ILC:CG:Mask & \multicolumn{3}{|r|}{AMWP: Op Code Immed Byte} & EXP LS 53 \\
\hline W-REG & \multicolumn{4}{|r|}{(First Operand Address)} & EXP LS 52 \\
\hline V-REG & \multicolumn{4}{|r|}{(Second Operand Address)} & EXP LS 51 \\
\hline X-REG & \multicolumn{4}{|c|}{(CPU Working Area)} & LS 11 \\
\hline R-REG & \multicolumn{4}{|c|}{(CPU Working Area)} & LS 15 \\
\hline Y-REG & \multicolumn{4}{|c|}{(CPU Working Area)} & LS 16 \\
\hline Q-REG & \multicolumn{4}{|c|}{(CPU Working Area)} & LS 17 \\
\hline IBU-REG & \multicolumn{4}{|l|}{} & EXP LS 54 \\
\hline TR-REG & \multicolumn{4}{|l|}{} & EXP LS 55 \\
\hline (Spare) & \multicolumn{5}{|l|}{} \\
\hline SN-Reg & \multicolumn{5}{|r|}{ExP LS 78} \\
\hline PN-REG & \multicolumn{4}{|l|}{} & EXP LS 79 \\
\hline WK-REG & \multicolumn{4}{|c|}{\multirow[b]{2}{*}{(Adjustment Factor)}} & EXP LS 7A \\
\hline DM-REG & & & & & LS 3A \\
\hline RW-REG & \multicolumn{4}{|l|}{} & LS 38 \\
\hline CPU-REG & \multicolumn{4}{|c|}{(Address Adjustment Working)} & \\
\hline PSWCTL-REG & & & MSKA & MSKB & EXT 10 \\
\hline
\end{tabular}

\section*{PUU Identification}

The instruction STORE CPU ID specifies the identity of the CPU and the amount of storage that must be allocated for the machine-check extended logout.

STORE CPU ID


Information identifying the CPU is stored in the eight-byte field designated by the operand address. The instruction STOR CPU ID is executed only in the supervisor state.
The format of the information is as follows:
\begin{tabular}{|l|lll|}
\hline RESERVED & CPU SERIAL NUMBER & \\
\hline 0 & 78 & \\
\hline 0
\end{tabular}
\[
\begin{array}{l|l|}
\text { CPU MODEL NUMBER } & \text { 「NAXIMUM MCEL LENGTH } \\
\hline 32 & 4748
\end{array}
\]

\section*{Bits \(0-7\) are reserved and are set to zeros.}

Bits 8-31 contain the CPU serial number stored in packed decimal format.
Bits 32-47 contain the CPU model number identification stored in packed decimal format. (0145).
Bits \(48-63\) contain the length in bytes of the longest machine-check extended logout that can be stored by the machine. \((00 \mathrm{CO})\).

\section*{Channel Identification}

The instruction STORE CHANNEL ID specifies the identity of the designated channel.

STORE CHANNEL ID
STIDC \(D_{1}\left(B_{1}\right)\)


Information identifying the addressed channel is stored in the four-byte field at location 168. The instruction STORE CHANNEL ID is executed only when the CPU is in the supervisor state. Bit positions \(16-23\) of the sum formed by the addition of the contents of register \(\mathrm{B}_{1}\) and the contents of the \(\mathrm{D}_{1}\) field dentify the channel to which the instrust The format of the information stored at location 168


Bits 0.3 identify the channel type. When a channel can operat as more than one type, the code stored identifies the channel type at the time the instruction is executed. The following codes are assigned.

0000 Selector
0001 Byte Multiplex
Bits 4 lock Multiplex
Bits 4-15 identify the model.
Note: On Model 145, IFA stores 00A
Bits 16-31 contain the length in bytes of the longest IOEL that can be stored by the channel during an \(1 / O\) interruption. If the channel never stores logout information using the IOEL field is set to zero.
Note: (16-31) is 0060 for all channels.

\section*{Channel-Dependent Logouts}

The channel logs are located at the address designated by the I/O extended logout pointer in storage location 172.* A logou this area is allowed if the \(1 / \mathrm{O}\) extended logout mask (control egister 14 bit 2 ) is one. The length of the channel logout are 96 bytes. If the pointer is set such that any part of the log would be out of storage, no part of the log is stored.
The channel attempts to log anytime a CSW is stored with an interface-control check or a channel-control check. The logging is, therefore, done both at I/O interruption time and CC1 time to an I/O instruction under control of CR14 bit 2. A channel
error does not cause a machine-check interrupt.
Channel logs are lost under the following circumstances:
CR 14 bit 2 is set to zero.
2. The IOEL pointer is pointing outside the limits of storage.
3. A second channel error occurs before the first is cleared. In this case, the first log is preserved.
4. A machine-check log is pending or a machine check occurs before the I/O log is cleared. In this case, the first ten log words are valid, but the fourteen CPU words that may be appended will be taken by the machine check.
Words 4 and 5 contain the machine-check registers that give the status of the processor error-detection circuitry. Words 11 hrough 19 are the processor registers that are stored in case
unsuccessful microretry in the channel.
If the check control switch is set to the Stop After Log position, ignore the I/OEL Pointer (Loc 172) and store into 256.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{7}{|c|}{MPX Channel Machine Dependent Log} \\
\hline Word Name & Byte 0 & Byte 1 & Byte 2 & Byte 3 & Original Location & \\
\hline MA & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\[
\begin{array}{|c|c|}
\hline \text { Note 1 } & \text { Unit Addr } \\
\hline \text { Int. Buffer }
\end{array}
\]}} & \multicolumn{2}{|l|}{UCW Address} & LS 18 & \multirow[t]{11}{*}{} \\
\hline & & & & & & \\
\hline MBS & & Status & Seq No. & & LS 19 & \\
\hline MC & Key & \multicolumn{2}{|r|}{Next CCW Addr} & & LS 18 & \\
\hline MCKA & MCKAO & MCKA1 & MCKA2 & MCKA3 & EXT 07 & \\
\hline МСКВ & MCKBо & MCKB1 & MCKB2 & МСКвЗ & EXT 06 & \\
\hline MPX & мто & MTI & MBI & MBO & EXT OE & \\
\hline DOC & TI & TA & TT & TE & EXT OF & \\
\hline MD & & & Catalog No. & W & Ls IC & \\
\hline MF & Flags, Ops & UCWICHAN & \multicolumn{2}{|r|}{Count} & LS ID & \\
\hline \multicolumn{6}{|l|}{(Spare)} & \\
\hline Retry Counts & Note 2 & & & & CS FF84 & \multirow{14}{*}{CPU} \\
\hline ABRTY & ABRTYO & ABRTY 1 & ABRTY2 & ABRTY3 & EXT 18 & \\
\hline SPTLB & PRTY & DRTY & TRTY & LRTY & EXT 19 & \\
\hline HMRTY & & HRTY & MRTY2 & MRTY3 & EXT 1A & \\
\hline CPURTY & BYTDST & RTYFLG & LSDST & EXTDST & EXT 18 & \\
\hline Control Word & \multicolumn{2}{|l|}{(Control Word in Error)} & & & & \\
\hline SYS REG & SYSo & SYS1 & SYS2 & H-REG & Ext 05 & \\
\hline I Reg & KEY REG & \multicolumn{2}{|l|}{Instruction Counter} & & EXP LS 50 & \\
\hline U Reg & ILC,CC: Prask & AMWP & Op Code & Immed Byte & EXP LS 53 & \\
\hline \multicolumn{6}{|l|}{(Spare)} & \\
\hline (Spare) & & & & & & \\
\hline (Spare) & & & & & & \\
\hline (Spare) & & & & & & \\
\hline (Spare) & & & & & & \\
\hline
\end{tabular}

Note 1 MA-REG
Byte 0
it \(0=1\) MPX Log Valid
Bit \(0=0 \mathrm{MPX}\) Log Invalid
Note 2 Retry Counts
yte 0
Bits 0-3 Zero
Retry Attempts for Current Instruction
yte 1 and 2 Zeros
Byte 3 Number of Instructions Retried

\section*{Catalog Numbers}

\section*{01 No Op-in timeou}

02 Statusin time-out
\(\begin{array}{ll}03 & \text { No Addr-in time-out } \\ 04 & \text { Addr. in bad parity/no addr. match }\end{array}\)
\(\begin{array}{ll}05 & \text { Addr. in bad parity/n } \\ 05 & \text { No status-in time-out }\end{array}\)
06 Op-in time-out
07 Bad parity status-in
08 Op-in failed to fall in data loop
09 Disconnect-in during Init, selection
OA Bad parity on status (not initial)
OB Service-in but expected status-in
\(\begin{array}{ll}13 & \text { No Addr-in or Sel-in on share request } \\ 1 \mathrm{C} & \text { False share request from Doc }\end{array}\)
\(\begin{array}{ll}\text { 1C } & \text { False share request fro } \\ 2 \mathrm{~F} & \text { Sel-in during chaining }\end{array}\)

\section*{Stop After Log ID for SEREP}

Interruption code in old Mck. PSW \(=1450=\) multiplex.
(145F-CPU)
Log present and CPU check ligh
1/O Log Start Addresses
Stop after log - MS 100 (Hex) or IOEL pointer = MS AD-AF.


Note 1
FBAK Byte \(0=28\) Only IFA Log Valid
Note 2
try Counts
Bits 0-3 Zero
Bits 47 Retry Attempts for Current Instruction
Bytes 1 and 2 Zeros
Byte 3 Number of Instructions Retried


Note 1
GBS
Byte \(0=28\) Only SX Log Valid Byte \(0=4 C\) SX and CPU Log Valid
Note 2
Retry Counts
Byte 0 \(\begin{array}{ll}\text { Byte 0 } \\ \text { Bits } 0-3 & \text { Zero }\end{array}\)
Bits 4.7 Retry Attempts for Current Instruction
Bytes 1 and 2
Byte 3 \(\begin{aligned} & \text { Zeros } \\ & \text { Number of Instructions Retried }\end{aligned}\)

\section*{Catalog Numbers}
\(\begin{array}{ll}00 & \text { Indeterminate } \\ 01 & \text { Automatic selection failed }\end{array}\)
\(\begin{array}{ll}01 & \text { Automatic selection fat } \\ 02 & \text { Halt stop will not set }\end{array}\)
\(\begin{array}{lll}02 & \text { Halt stop will not set } \\ 03 & \text { Microcode select failed on halt }\end{array}\)
\(\begin{array}{ll}04 & \text { Interface disconnect fail } \\ 05 & \text { Selective rsset feic }\end{array}\)
\(\begin{array}{ll}05 & \text { Selective reset failed } \\ 06 & \text { Address miscompare on selection }\end{array}\)
\(\begin{array}{ll}06 & \text { Address } \\ 07 & \text { Unused }\end{array}\)
\(\begin{array}{ll}08 & \text { Poll control will not set } \\ 09 & \end{array}\)
\(\begin{array}{ll}09 & \text { Address parity error } \\ \text { 0A } & \text { Disconnect-in received }\end{array}\)
OB Hard set of poll control failed
OC Poll control failed on Halt \(1 / 0\)
Stop After Log ID For SEREP
Interruption Code in old MCK PSW
\(1451=s \times 1\)
\(145=s \times 2\)
\(1452=s \times 2\)
\(1453=s \times 3\)
\(1454=\) SX4
Log Present, SX-check and CPU checklight
1/O Log Start Addross:
Stop After Log : MS 100 (Hex) Or IOELPointer: MS AD-AF

Following is a summary of the major extensions and changes to
machine-check handling architecture of the System/360.
An I/O extended logout pointer is defined at location Hex AC (Decimal 172)
2. An eight-byte machine-check interruption code is defined a location 232.
3. Additional fields are defined that are stored as an extension to the machine-check interruption code.
a. A four-byte field at location 248 to indicate the address of failing storage or failing key in storage.
b. A four-byte field at location 252 is allocated for modeldependent indication of the physical location of the error
A 32-byte field is defined at location 352 in which the floating-point registers are automatically saved during a machine-check interruption.

\section*{STOP AFTER LOG}

The System/370 does some error logging that is not done by the System \(/ 360\). When programs written for the System \(/ 360\) are sed on the System \(/ 370\), an error log may overlay either the instructions or data of System \(/ 360\)
The Stop After Log mode of operation avoids this situation by topping the system after logging takes place. In this mode of peration, the customer has the full capabilities of the retry mechanism to correct errors, but is not exposed to erroneous
 top After Log mode (under control of the Stop After Log switch) is not needed for running System/370 programs. CPU errors are handled the same in the Stop After Log position as in the Process position of the check control switch. This mean hat machine-check interruptions and logging are done under control of the current PSW and control-register settings. The sequence of events for taking the machine-check interruption is:
1. Put machine-dependent log in main storage at MCEL pointer under control of control register 14 bit 1 . After the log is finished, the log present indicator on the console is turned on. 2. Store machine check old PSW.
d. A 64 -byte field is defined at location 384 in which the general registers are automaticaly saved during a machin check interruption.
e. A 64 -byte field is defined at location 448 in which the control registers are automatically saved during a machine check interruption.
4. A 96 -byte field starting at location 256 is reserved as a fixed logout area.
5. No logout occurs in locations beyond 511 unless so designated by the machine-check extended logout pointer. Control register 15 is assigned as the machine-check extended logout pointer. The contents of the register are set to 512 upon reset.
6. Nine bits are assigned in control register 14 for error-recovery control.
7. A new instruction, STORE CPU ID, is introduced. The instruction causes model identification to be stored at the designated storage location.
3. Store machine-independent log and machine-check interruption de (also the failing storage address and region code if appropriate)
4. Load machine check new PSW.
5. Enter check stop state.

To distinguish between a machine-check interruption and an I/O stop, a coded halfword is stored in the machine-check old PSW interruption code (hex locations 32 and 33). The cod values are:

\section*{1450 Channel 0 \\ 1451 Channel 1 \\ 1452 Channel 2 \\ 1453 Channel 3 \\ \(\begin{array}{ll}1454 & \text { Chann } \\ 145 \mathrm{~F} & \text { CPU }\end{array}\)}

Note that the interruption code is the only portion of the machine-check old PSW that is stored in the case of I/O stops. Because System Reset sets the control registers to prevent th extended channel logging, the log would not normally be available
or analysis when running old (System/360) programs. The Stop After Log switch overrides the control switch and allows xtended channel logging
Stop After Log causes the following action regardless of the The IOEL ,
The ECSW is address of the fixed hannel log is stored at hex 100 . Both the ECSW and exted channel log are always available when running in Stop After Log channel log are always available when running in Stop Afta identify the failing channel. The system then stops with at least one red light and the log pending indication.
In Stop After Log mode, the I/O old PSW, the channel status word, and the I/O address are not stored. All information necessary to construct the CSW and I/O address is present in the extended channel log. When a channel error occurs, the Stop After Log may take place immediately, even though hannel interruptions are masked off.
Results are unpredictable if the system is switched to Stop After Log mode between the time an error occurs and the error is cleared.

The machine-check interruption furnishes a means of reporting equipment malfunction and certain external distrubances, and supplies the program with the information about the location and the nature of the cause. In some cases, depending on the nature of the malfunction, the system may either take correcting action or circumvent the failing components.

\section*{RECOVERY MANAGEMENT SUPPORT (RMS) FOR} OS MFT AND MVT

The two RMS routines, machine-check handler ( MCH ) to handla machine-check interruptions and channel check handler (CCH) to handle certain channel errors are included in MFT and MVT control programs generated for the Model 145.
The two primary objectives of RMS are (1) to reduce the number of system terminations that result from machine malfunction
 system operations to continue whenever possible and by the recording of system status for both transient (corrected) and permanent (uncorrected) hardware errors.

\section*{Machine-Check Handler}

After IPL of a control program containing Model 145 RMS routines, the recovery mask bit (CR 14, Bit 4 ) is enabled to permit recording of CPU retry corrections, quiet mode is established for single-bit processor storage corrections, threshold mode is established for single-bit control-storage corrections, and external interruptions are enabled as are CPU and I/O extended logouts. MCH receives control after the occurrence of both soft and hard machine-check interruptions.

SOFT MACHINE CHECKS
When a system recovery soft machine check occurs to indicate a successful CPU retry, MCH formats a recovery report record to be written in the system error recording data set SYS1. LOGREC This record contains pertinent information about the error, including the data in the fixed logout area, an indication of the program involved in the error, the date, and the time of day. MCH schedules the writing of the recovery report record and informs the operator that a soft machine check has occurred.
MCH supports an operator mode command that can be used to enable interruptions after intermittent single-bit error corrections. The operator can establish full recording mode for intermittent single-bit processor and/or control-storage ECC corrections. These corrected errors will then be recorded, and the operator will be notied. The operator can also re-estabish quiet mode for pro.
corrections. (The operator is notified when a switch from threshold to quiet mode is made for control-storage corrections.)
A capability for the operator to switch to quiet mode for
successful CPU retries is not provided, as is discussed for the DOS MCAR routine; thus, recording always occurs for these errors. The operator also is informed of the occurrence of a time-of-daylock damage or an interval-timer damage machine-check interuption. Error recording is performed, after which the system placed in a wat sifit

HARD MACHINE CHECKS
When an instruction processing damage hard machine check occurs (uncorrectable or unretryable CPU error, double ECC error, or storage-protection key failure), MCH determines whether the error error or a storage-protection key failure.
The program damage assessment and repair (PDAR) routine of MCH can repair damaged control program storage areas by loading a new copy of the affected module if the module is marked efreshable (it has been written in a read-only manner that allows reloading of the module at any time without altering execution results). Only damaged refreshable modules residing in the control program nucleus, the link pack area, or an SYC transient area are refreshed, if possible. Processing program modules are not
efreshed. PDAR also attempts to repair storage-protection keys. If PDAR cannot correct the error or if the error is an uncorrectable type, PDAR attempts to identify the task associated with the error so that the task can be terminated abnormally. A damage repor ecord that contains both the fixed and CPU extended-logout area data, the recovery action taken, the program identification, the date, and the time of day, is prepared and logged. System operation continues if the error is corrected or if the error task associated with an uncorrectable error can be identified and erminated. System operation halts, and a re-IPL is required if the error involves control storage (a double-bit error), if an uncorrectable error damages a portion of the control program, or herror canot be associal wh Whan
her ine occurs, programmed tate after a logout and termination pros the system in a wai MCH for the Model 145 contains model-dependent routines and will not execute correctly on System/360 models or anothe System/370 model.

\section*{Channel-Check Handler}

CCH receives control after a channel error causes an I/O interruption. CCH formats both an error information block (containing the limited channel logout data) for use by an ERP
routine and a CCH error record for recoding in SYS1.LOGREC The latter contains status information from the logout area, the ECSW, program identification, date, and time of day If CCH determines that operating system integrity has been impaired by the channel error, control is given to MCH for error recording, and system operations are terminated. Otherwise, the error information block and error record are passed to the appropriate device-dependent error-recovery procedu (ERP) that logs the error record and retries the failing I/O operation, using status information from the error information If the error is deemed permanent (uncorrectable), another error record is prepared and recorded by the outboard recorder routine (OBR), and the task involved is abnormally terminated (unless I/O RMS or a user-written permanent error-handling routine is present). The operator is informed of the abnormal termination, and system operation continues.
he CCH routine is structured in a manner that makes it model-independent. A channel/model-independent module resides in the operating system nucleus. The required channeldependent modules for the Model 145 included in the operatin system at system generation time are loaded during the IPL procedure. The nucleus initialization program (NIP), using channel configuration data specified by the user at system generation time and the STORE CHANNEL ID instruction, determines the types of channels present in the system. OS for or MP/65 system

\section*{RECOVERY MANAGEMENT SUPPORT (RMS) FOR} DOS

Machine-check analysis and recording (MCAR), channel-check handler (CCH) routines, and the I/O error-recording routines OBR and SDR will be included in a DOS supervisor generated for Model 145

\section*{Machine-Check Analysis and Recording}

After IPL of a control program containing Model 145 RMS routines, mask bits are enabled and control-register values are se discussed for OS MCH.
When a system recovery soft machine check occurs to indicate a successful CPU retry, an environment record (recovery report) containing pertinent status information from the fixed area, recovery action, program identification, data, and time of day is constructed by MCAR and written in the environmenta recording data set (ERDS), whose symbolic unit name is SYSREC (corresponding to the SYS1.LOGREC recording data set of OS). The operator is informed that a soft machine check has occurred Before relinquishing CPU control, MCAR determines whether (nonrecording) mode should be made for CPU retry recoveries, Quiet mode is established by MCAR (the system recovery mask bit is disabled) if the number of CPU retry corrections that occur during system operation exceeds the established error-count threshold value for these corrections. The IBM-supplied thres value in the program can be altered during system generation or by the operator mode command during system operation. The operator is informed of any mode switch made by MCAR and can switch back to recording mode any time thereafter. Quiet mode can be used to prevent SYSREC from being filled with CPU recovery reports when a large number of transient errors are occurring.
As described for the OS MCH routine, MCAR also supports an operator mode command to permit the operator to enable interruptions after single-bit intermittent processor and control storage corrections so that these errors can be logged.

An interruption because of an error in the time-of-day clock or interval timer causes error recording to occur, and system
an Instruction Processing Damage hard machine check occurs (uncorrectable or unretryable CPU error, double-bit storage error, or storage protection key error) during the exe cution of supervisor (or any privileged) code, the system is placed in a hard wait state after an attempt is made to prepare and record a damage report record. MCAR does not attempt to refresh damaged supervisor code. The occurrence of an Instruction Processing Damage interruption during processing program after error recording occurs. occurs.
MCAR performs repair procedures if a storage-protection key ure or multiple-bit proccurs in rect is by moving a double binar zes anes into the then ones into the area.
A hard machine check interruption results in an attempt to record the error, followed by system termination (a taken after a hard machine check occurs, including whether or not error recording was successful.

\section*{Channel-Check Handler}

CCH receives control after a channel error occurs. It records the error in SYSREC and passes the ECSW and other pertinent status information to the appropriate I/O error-recovery routine (ERP) unless analysis of the error indicates that system operation cannot continue (the error involved SYSRES, for example). If the ERP can correct the error, operations continue. If a permanent channel error exists, CCH records the error and cancels the partition affected. The operator is notified. System termination occurs, (1) if a hard channel error occurs during the access of program phases or critical data contained on SYSRES, (2) if two channels are damaged at the same time, or (3) if more than four channel error are outstanding concurrently.
The recovery support provided by the MCAR and CCH routine represents an extension of the facilities provided by the optional and which does not contain any repair

RROR-RECOVERY PROCEDURES (ERPS)--OS ND DOS
hese device-dependent error routines are a standard part of the ontrol program generated for any OS or DOS environment. OS ERPs are modified to accept and use limited channel logout ECSW data formatted by the CCH routine after a channel error. The ECSW provided by the DOS CCH routine is handled by a set of ompletely new CCH ERP routines.
OS ERP routines written for the 3211 Printer, the 3330 facility, nd the 2305 facility include support of the larger number of sense RP routines for the 3211 Printer also support these sense bytes. When a channel or an I/O device error occurs on a Model 145 , When a channel or an I/O device error occurs on a Model 145, If the error is corrected, operations continue normally. If the error cannot be corrected (it is permanent), error recording occurs. If I/O RMS or a user-written permanent error-handling routine is not present, the affected OS or DOS task is abnormally terminated. The operator is notified of permanent I/O errors.

STATISTICAL DATA RECORDER (SDR) AND OUTBOARD RECORDER (OBR)-.OS AND DOS BR and SDR routines are included in all OS control programs. and SDR routines are included in DOS supervisor Trated for a Model 145.
These processing of error conditions. The SDR routine is requested re maintained in the resident control programe for ach I/O device in the system configuration. SDR record these statistics in the appropriate SDR summary record for that device contained in the error log data set (SYS1.LOGREC for OS, SYSREC for DOS). This ensures recording of temporary I/O device error data. The OBR routine of OS records both temporary and permanent channel errors (handled by the CCH outine in DOS) and writes an outboard record containing pertinent status data whenever a permanent error occurs for a device. SDR is also executed to write accumulated statistics or that device when a permanent error occurs.


NVIRONMENT RECORDING, EDIT, AND PRINT PROGRAM (EREP)-.OS AND DOS

OS EREP is a standard system utility that can be initiated as a job step via standard job control statements at any time. It contains model-dependent routines and will be extended to handle the status records written by System/370 OS RMS routines. It performs the following
1. Edits and prints all error records contained in SYS1. LOGREC These records have been constructed and written by MCH, \(\mathrm{CCH}, \mathrm{OBR}\), and SDR routines.
2. Accumulates a history of specified record types from SYS1.LOGREC by creating or updating an accumulation data set.
3. Edits and prints a summary of selected records from SYS1 LOGREC or an accumulation data set.
The currently available EREP routine of DOS is a specialpurpose utility that can be initiated as a job step via job control tatements in the input stream or by an operator command ntered via the console. Its function is to edit and print all be extended to handle all status records written by DOS Model 145 recovery routines (MCAR, CCH, OBR, SDR) and will be included in all DOS operating systems generated for the Model 145. Modifications to the current EREP will enable it to perform the three functions previously discussed.

\section*{I/O RMS FOR OS}
/O RMS routines are optional, model-independent routines supported in MFT and MVT environments. These reconfiguration procedures attempt to minimize the number of abnormal job terminations and unscheduled system halts that ccur because of errors on channels or I/O devices.
The alternate path retry (APR) rou the provides for the retry fire, if one is availabe, when an uncorrectable channel ror occurs. Thus APR if present, is entered from a entered from a exist after retry procedures have been attempted. If the I/O error is corrected using the alternate channel path, operations continue. If a permanent error still exists, the task is abnormally terminated unless the dynamic device reconfiguration routine is present. A malfunctioning channel path can be varied offline by the operator if necessary.
The dynamic device reconfiguration (DDR) routine permits the operator to move a demountable volume from one device o another of the same type when a permanent hardware error occurs and provides repositioning of the volume so that the failing I/O operation can be retried. A volume can also be demounted so that device cleaning procedures can be performed and it can then be remounted on the same device. The DDR and unit record equipment. DDR is entered from a devicedependent ERP after a permanent channel or device error occurs on a demountable device. Task termination occurs f the error cannot be corrected and a user-written permanent error-handling routine is not present.
I/O RMS is not included in DOS support that handles only channel paths for tape-unit switching, and does not provide dynamic I/O device allocation by the supervisor.

\section*{DVANCED CHECKPOINT/RESTART AND WARM} TART FACILITIES FOR OS

If the RMS and I/O RMS routines fail in their attempt to correct a hardware error and the error is one that causes program or system termination, the automatically provided advanced checkpoint/restart and warm start faciilities of OS
 nyster operaton. The automatic restart facky can be used to cause terminated programs to be rescheduled immediately toutrabision or heir job control, so that a min operiz in and is requred. The operatormust ainorize all automatic job step restarts. Fa permanett dice con be varied offline. This ensures allocatio f a different device when the program step is reinitiated The warm start facilities of the control program provide automatic saving of SYSIN and SYSOUT data sets and input and output work queues so that processed work is not lost when a system termination occurs. The operator is informed when a system termination occurs. The operator is informed
of the status of jobs in execution when the system terminated and these jobs should be restarted automatically from the beginning or from a checkpoint if the type of processing involved permits such a restart. System design should include planned restart procedures for unscheduled terminations of individual programs and the system.

\section*{CHECKPOINT/RESTART FACILITIES FOR DOS}

Programs terminated because of an I/O device or channel error or as a result of a system termination can be restarted from a checkpoint or from the beginning of the Job step if their job ontrol is resubmitted with the appropriate restart control tatem the shaded. Malfunctioning \(1 / O\) devices can be remo rent devices of the same type can be assiora and their job control or by the operator. Warm start facilities are not required because DOS does not build work queues. (DOS power, that builds input and output queues, does provide warm start facility.)

\section*{CHAPTER 13. DIAGNOSTIC HARDWARE}


Microdiagnostics (micros) are loaded from the console file The micros are in two groups: basics and extendeds. The besics must be loaded first to ensure that the basic data paths are functional. The extendeds follow the basics and are executed under a micromonitor control program. When the micros are loaded into control storage, the a SI/O, TI/O loop to an I/O device could not be executed while the micros are loaded in control storage.
The microdiagnostic servicing handbook (part 2641601 Program I. D. MIC1-*) contains all the necessary information on run procedures for the basics and extended diagnostics. It contains a fault dictionary of fault-locating data for the basics and has the card part-number reference list and multiple card-usage reference list. These reference lists are used with the fault-locating information obtained from the basics or extended diagnostics.
This section of the manual covers the diagnostic hardware used in the Model 145

\section*{BASIC TESTS}

Load the basic disk. (Use the data flow chart to follow this
description.) Errors turn on the diagnostic stop light.
The path from the console file to the C -register is checked first. The sequence of testing is
Check the console-file attachment hardware and the consolefile commands.
Check that the C -register can be loaded properly.
Check the basic word types, using a minimum of CPU circuitry. Check that local storage can be addressed and loaded properly.
All of these tests are executed directly from the console
file. That is, the C-register is loaded directly from the console
file and executed one word at a time.


After the basic CPU data paths have been checked, small microprograms are loaded into local storage and executed in LSCS mode (local store, control store mode). Control words are read from the disk and loaded into A local storage. Diagnostic hardware forces A Local Storage to act as control torage. In LSCS mode a control word is read out of local storage, loaded into the C register and executed. The CPU is tested more intensively with control words operating at normal machine speeds, except that a dummy cycle occurs after each word is executed. This dummy cycle is necessary to allow normal destination of local storage to occur in the next cycle. Operation is:

Execute control words A, B, C


The Phase 21 storage and the ECC board are tested in LSC mode. First the addressing lines are checked, then the microprogram attempts to find one error-free doubleword in main storage. Once this doubleword is located, the ECC board can be checked out. Then control storage is scanned for double errors. Single ECC errors are not checked until later.

Now that control storage has been checked out, the micro program can be loaded into control storage and executed in the normal manner.
The SDBO path to the C-register is checked first.
Address lines from SDBO to local storage are checked.
Word types 4-7 (read and store words) are checked.
The last area to check before the extended tests can be loaded is the console PRT/KBD(s) and its native attachment Once this area is tested, and any failures are corrected, the extended diagnostics can be loaded and communications between the service representative and the micromonitor be via the console PRT/KBD.

\section*{EXTENDED TESTS}
the extended tests at EC 128657 or above occupy four disks. This is subject to change on future EC levels. The micro(isk ( S located on the first disk (EX1) and the fourt halt cating data to be effective. All errors are printed out on the console PRT/KBD. The sequence of testing is:
The external registers and the machine-check register
I-cycles and address-adjustment hardware

\section*{Multiplex channel}

Disk 1 (*EX1)
Trapping and priority controls, \(\square\) Disk 2 (*EX2)
Selector channels group 2
Storage protect
Retry hardware
\(\begin{array}{ll}\text { Interval timer and TOD clock._ Disk } 3 \text { (*EX3) } \\ \text { Manual tests. } & \\ \end{array}\)
Disk 3 (*EX3)
Disk 4 (*SAO)

All of these tests are andernatically and require
no operator intervention except for the manual and IFA
ests. The manual tests are run only if requested by the operator.
MDO: Console PRT/KBD-Checks out the keyboard functions.

MEO: I/O Exerciser-allows service representative to exercis tapes, printers, readers, and punches on either multiplexo or selector channels.
MAO: CPU Console-Checks out all the switch functions on the console.
MBO: Storage Analysis-Checks the Phase 21 main storage for ingle and double ECC errors; checks control storage for single ECC errors

Notes 1: All basic tests begin with the letter B All extended tests begin with the letter E . All manual tests begin with the letter All IFA tests begin with the letter \(S\).
2: Usually the first test of a group contains a description and useful data about the section under est. For example: EGA0-(Priority Controls) equences ust


\section*{BAB5 ROUTINE (EXAMPLE)}

The BAB5 routine is an example of troubleshooting problems
in the console-file mode of operation. (Use the listing on page \(13-5\) to follow this description.)
The first thing to do when a stop occurs is to use the fault dictionary (section 7 ) and the card part-number reference list (section 8) in the microdiagnostic servicing handbook to locate he failing card indicated by the stop word. If the failing card annot be located by using the fault dictionary and reference list, for the instructions of section 2.0 .3 for using the micro diagnostic listing to determine the failure. The following examples illustrate how to use the listings when the failure is detected but
not located. A test description of the microcode is in every
routine.
************************************************************************
*** TEST BAB5 VALIDATE WORD MOVE VERSION 1 MASK CONTROLS. FLUSH ZEROES \& ONES THRU ALU 2 \& ALU3, TRUE ADD. VALIDATE Z-REG INPUT BYTE GATING
* DESCRIPTION *

SUBTEST 1 - -
SPTL REGISTERS ARE INITIALIZED WITH ONES. THE WORD MOVE VERSION 1 WORD IS USED TO MOVE A BYT OF ZEROS TO ONE OF THE FOUR REGS - S, P,T, OR L. THE OTHER THREE REGS ARE TESTED FOR INES AND THE DESTINATION REG TESTED FOR ZEROS. THIS PROCEDURE IS REPEATED FOR EACH REGISTER. IN EACH WMRD MOV A BRANCH HIGH AND LOW DECODE IS TESTED.

NOTE - WHEN BYTE 2 IS MOVED TO THE T REG, THE DATA PATH IS THRU ALUZ. THIS IS THE FIRST USAGE pf aluz. The true binary add operation is pepFORMED. BYTE 3 IS MOVED THRU ALU3 TO THE L REG.

This is the track/sector address: \(\mathrm{T} / \mathrm{S}=01-2\). The 0 A to the
left of sequence No. 0049 is the Hex conversion of the track/sector address.
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{3}{|r|}{Track} & & \multicolumn{2}{|l|}{Sector} \\
\hline 0 & 12 & 23 & 4 & 5 & 6 \\
\hline 0 & 0 & 00 & 1 & 0 & 1 \\
\hline
\end{tabular}

B CNT: The CNT stands for the byte-counter value. For example, if the byte-counter value set in switches \(\mathrm{C}, \mathrm{D}\) was 51 , the console file would execute from the 'BAL NOREG P=10' word up through counter value to 56 , the next time the console-file start bush is pressed the console file would execute from the 'BAL NOPE P=10' up through and including the word SPTL = NOREG, S 1 ; therefore, the byte counter can be used to single-cycle through a microprogram written in the console-file mode format. A complete description of the byte-counter operation is in Chapter 5 following the write-up on the read and recycle positions on the diagnostic/file control switch.
C The first word read from the file is 'BAL NO REG \(\mathrm{P}=\mathrm{K} 10^{\prime}\) '. The file command that causes this to happen is a 70 command; the mnemonic for this command is \(C=L R, X\) which states "load the C-register from the console-file data register and execute the Chapter 6. If the byte counter was used to stop after this comman (SW'sC \(\mathrm{D}=06\) ) the C -register contents would be 20901000 When it is determined which word causes the failure to occur copy the failing word from the listing and put it in the switches A-H and use the 'Execute Control Word' position of the diagnostic/file control switch to troubleshoot the problem

D Let us assume that there is a problem on the machine and that T-register, bit 5 cannot be set on. Seq. No. 60 should set the T -register to all ones ( \(\mathrm{T}=\mathrm{T}, \mathrm{OR}, \mathrm{KFF}\) ). The T -register is tested fo all ones at Seq. No. 65 ( \(\mathrm{F}, \mathrm{BH}, \mathrm{BL}, \mathrm{T}\) )

The console-file command 7F--C=LR, X111 states "load the C-register from the console-file data register, execute the C-register, and do a compare of M -register byte 3 bits \(3,4,5\)." If a no-compare occurs, turn on the diagnostic stop indicator and stop executing from the console file.

The best way to troubleshoot this problem is to use the byte counter to stop at a CNT of 1A to see whether the T-register was set properly. If it was not, put the word 88 C8FF00 in the switches and use the Execute Control Word function. If the T-register was set properly, advance the byte-counter value while解 to observe the T-register, bit
E The last two console-file commands
\[
\begin{aligned}
& 05 \mathrm{STP}=\mathrm{S}-\mathrm{DUP} \\
& 14 \mathrm{STP}=\mathrm{M} \text {-DUP }
\end{aligned}
\]
\[
14 \mathrm{STP}=\mathrm{M}-\mathrm{DUP}
\]

These commands turn on the diagnostic stop indicator if either an S -register or an M -register duplicate check occurs.


\section*{BEA6 ROUTINE (EXAMPLE}

The BEA6 routine is an example of troubleshooting problems in LSCS mode (local store, control store mode). Always swap the indicated MST card(s) before proceeding into the listing
to analyze the failure.
This is the test description of BEA6.

2kyk
*** TEST BEA6 VALIdATE THE ABILITY to CREATE AND propagate A CARRY CONDITION.
* DESCRIPTION *

VALIDATE THE ABILITY TO GENERATE A CARRY FROM BYTE 2 TO BYTE 1 ON A FULLWORD ADD IPERATION


A This test starts at track/sector \(=08-5\). Set switches \(A, B\) to 5 to start reading or recycling this test.

B The first thing that must be done is to load A L.S. with subtests from the disk. The Format = LOC STG is an instruction given to micro and \(\mathrm{C}=\mathrm{LR}\), loads the C -register with the microword
SOO=CFDR SF. (The microword is not executed now) The next command C1-LR X LS01-lods four byte (00 00 OF FF) from the consolefile data register (CFDR) into \(L S\). 01 under control of the microword in the C-register. The words that follow are loaded into L.S. in the same manner. The L.S. address is supplied by the disk command byte. (This command byte is shown on the listings.)


\footnotetext{
The C -register controls loading L.S. with the of the command register.
}
C. Now that the entire microprogram has been loaded into L.S. Nore control instructions must be read from the disk. Before execution of the microprogram in local storage can begin, diagnostic controls must be turned on and LSCS mode must be established. This is done in Seq. Nos. 0146-0148. At Seq. No. 0149, a branch word is executed to address 00 Fo This word transfers control to Seq. No. 0024, and execution f the microprogram in L.S. begins.

D For convenience when troubleshooting, both the \(M\)-register value and the L.S. address are shown in the listing.

\section*{Example:}

ADDR
M/LS For single-cycle operation or address matching, the M-register byte 3 value would be stepped.

0/3C
18/06
A4/29 To display the local-storage value, set \(3 \mathrm{C}, 06\), or 29 in switches F,G.
Remember that a dummy cycle occurs after each word is executed.

E Assume that a failure occurred and that L.S. 00 byte 1 was not qual to zero. The diagnostic stop would be turned on and th machine would stop at Seq. No. 043 with the C-register \(=\) 04000011 and the M -register \(=00 \mathrm{AO}\). The diagnostic stop was forced because of word executed at Seq. No. 147. DIAG=0,OE, K90 Stop On Z-Reg not zero. A scope loop is set up by simply pressing the start push button. The sequence number of the scope loop are:

Seq. 0043 xecuted again. The diagnostic stop cycles from Seq. 0025 through Seq 0030.
f
The last command from the file on this sector is a file wait This command is executed just before entering LSCS mode. If failure occurs in test BEA6, the console-file display would indicate 46.

The last subtest executed in BEA6 would reset file wait, and reading from the disk would begin again at track/sector 08-6.


\section*{EGE7 ROUTINE (EXAMPLE)}

The extended tests are loaded from the console file into control storage and executed from control storage. The micromonitor controls the operation of each extended test much like DMA4 or DMA8 controlled sections when testing a 360 System. Errors are indicated by a printout on the console PRT/KBD.

\section*{A *EGE7 \\ D4 80 D4 D40000}

Actual
Exror
xpected
able Ne
RH03-
RH031 AM2
The error shows that byte \(5, \mathrm{H}\)-register bit 6 was not set properly. Always swap the indicated MST card(s) first. Use the card part number reference list in the Microdiagnostic Servicing Handbook to locate the part number and location of the failing card. Use the Multiple Card-Usage Reference List to see whether the indicated card(s) is swappable within the machine. If a tri-lead cable net is involved, the logic page and net ID is given for reference. Test EGE7 checks IFA Trap Request.
B. Seq. No. 0031: This Bal LS3C \(\mathrm{P}=\mathrm{K} 12\) is used to tell the micromonitor where the test starts. The actual test begins with Seq. No. 0035 when the feature plug card is checked to see whether the IFA feature is installed. (Misplug of the feature cards could result in false errors.)
C. Seq. No. 0037 through 0056 are not performing any diagnostic testing. These microsteps are initializing the IFA circuits only and turning on the diagnostic controls that are necessary to and turning on the diagnostic controls that are necessary to
force a trap. The actual test is done by branching to the common routine (EGAO) at Seq. No. 0058. In the common routine, EGAO, the results are generated and stored away in L.S. The best troubleshooting method is to find out where in the common routine the result was stored away and work backward

D The fault-record information is used only by the micro programmer. This information is interpreted by the micromonitor It will eventually be removed from the listing.

NOTES:
1. If the expected results equal the actual results and asterisks still appear in the error row, this means the parity bit did not match.
2. Not all extended tests use a common routine. If there is common routine used, it is always the first routine in a section.
3. If there is no fault-locating data in a test, the machine does not stop after the error printout. Read section 3 of the not stop after the error printout. Read section 3 of the
4. MCKA=NOREG, SF--This microword resets both machinecheck \(A\) - and machine-check \(B\)-registers.
5. Selector-channel tests are EJXX-SX1; EKXX-SX2; ELXX-SX3 EMXX-SX4. The second letter identifies which channel is being tested. Use microroutines labeled EJXX when using the microlisting. There are no microroutines labeled EK, EL or EM.
6. Tests ENXX are common tests to all selector channels.
\(\qquad\) NEXT

NEXI SEQUENCE
NEXT LABEL STAT STATEMENT

COMMENTS
* EXPECTED RESULT *

AYTE 1 SHCULD BE 14 - ADJR BYTE 2 IF TRAP 2 CYCLE A BYTE 2 SHCULD BE 80 - ADDR BYTE 3 OF TRAP 2 CYCLE BYTE 3 SHOULN RE D 4 - ADIR BYT.E 2 OF TRAP 3 CYCLE PYTE 4 SHOULD RE D4 - ADDR RYTE 2 OF TRAP 4 CYCLE RYTE 5 SHCULT BE O2-H PEEG AFTER TRAP BYTF 6 SHCULD BE 00 - MCKB1 AFTER TRAP

\begin{tabular}{|c|c|c|c|c|}
\hline & 0035,0034 & LINK BR S7 & B BAL LS3C P=K12 & \begin{tabular}{l}
*LINK TEST START ADDR L3C 0 RR EXEC THIS TEST \\
1 BR Gח TO NEXT TEST
\end{tabular} \\
\hline \multirow[t]{3}{*}{EGE8} & 0029 & START & S-NMREGO & GO TC Mext TEST S=0 E01 \\
\hline & 0036,0037 & FEATRR B4 & FEAT2 & BR ON IFA INSTALLED E02 \\
\hline & & 8,0,1 & RTN! LS3A & 0 BR G \({ }^{\text {T }}\) M MONITOR L3A \\
\hline \multirow[t]{13}{*}{C} & & & \(\mathrm{P}=0,0 \mathrm{E}, \mathrm{K} 95\) & *LS28 THRU LS2F DIR E04 EX20 THRU EX3F \\
\hline & & & GA, חR, K10 & SET IFA CHANNEL GATE \\
\hline & & & GA,A-,K30 & ISSUE MACHINE RESET \\
\hline & & & GA, A-, KOE & SET ALLOW IFA TRAPS DUMMY CYCLE \\
\hline & & & & DUMMY CYCLE \\
\hline & & & & DUMMY CYCLE \\
\hline & & & FPAK-NIPEG, S7 & RST BACKUP OP AND CNT E2O E01 \\
\hline & & & GA,OR,KOD & *SET LON PRIORITY SPF REOUEST LATCH \\
\hline & & & \(\mathrm{P}=0, \mathrm{OE}, \mathrm{K} 12\) & *LS10 THRU LS17 DIR E04 EXOO THRU EXO7 \\
\hline & & & LS171,A-,K04 & *SET DIAG GRP 1 MSK L17 BLQCK RESET OF CPU TRAP RENUEST 8 \\
\hline & & & DIAG-LS17,S0 & *DIAG GRP 1 TO ABRTY E18 L17 \\
\hline & & & DIAGO=0,0E,K18 & *SET DIAG GRD 1 GATE EO2 AND SUPPRESS TRAPS \\
\hline & & & LS160=0 & *GEnerate invalide lig STG ADDR. (OOFFFFFF) \\
\hline EgAO & 0389 & CR0011 & & *BR TO COMMON RTNE REO GENERATINN RDIN \\
\hline
\end{tabular}

D ***
FAULT REC ORD

\author{
XPGM 'C006' \\ XPGM' \({ }^{\prime} 8^{\prime}\) \\ XPGM 'D480D4D402'
}

KEY-CO,CARDS-0,RESULT-6 ZER MASK-F8 CONDENSED EXPF.CTED RSLT
*TN TEST START ADRD RR EXEC THIS TEST 1 BR GO TO NEXT TEST BR ON IFA INSTALLED E02 O BR Gח TI MONITOR L3A EX20 THRU EX3F SET IFA CHANNEL GATE ISSUE MACHINE RESET SET ALLOW IFA TRAPS DUMMY CYCLE DUMMY CYCLE
RST BACKUP OP AND CNT E20 E01
SET LOW PRICRITY SPF
*LS10 THRU LS17 DIP E04
EXOO THRU EXOT
*SET DIAG GRP 1 MSK L17 BLGCK RESET DF CPU *DIAG GRP 1 TO ABRTY E18 L17 *SET DIAG GRP 1 GATE EO2 AND SUPPRESS TRAPS STG ADDR. (OOFFFFFF) RE \(\cap\) GENERATION RDIW


DIAG1


\section*{\(\xrightarrow{ } \rightarrow \begin{aligned} & \text { Selector Channel Check Indicator } \\ & \text { (bit 4) } \\ & \text { Selector Channel } \\ & \text { Red Light on Console }\end{aligned}\)}

Note: The status of the Diag Key
is displayed in bit 7 of DIAG1.

Note: Use these two pages as reference drawings for the material that follows.


\section*{DIAGNOSTIC KEY}

The diagnostic key is the master gate to the diagnostic
circuitry. The diagnostic functions are active only when the iagnostic key is on.
The diagnostic key is set by a branch word (word type 1 using the OR function and having C2 bit \(0=1\).

SYSO,OR,K01 SDK (set the diagnostic key)
The diagnostic key is reset with the A-function of the ranch word.

P,A-,KFF RDK (reset the diagnostic key) Besides a set and reset to the diagnostic key, the two word are also performed.
The status of the diagnostic key can be displayed in the external word DIAG 1 bit 7, (external address 02).

\section*{diAGNOSTIC REGISTERS}

DIAG 0 and DIAG 1 are the one-byte registers that control the diagnostic lines in the machine.
These registers are set directly from the C -register K -field

The functions of the diagnostic register bits are not active unless the diagnostic key is set.
The diagnostic capabilities are further expanded by using an external register called ABRTY ( \(A, B\) retry). The ABRTY register, external address 18 , is normally used by the System/370 microprogram for error-recovery purposes. When control storage is loaded with the microdiagnostics, error recovery and microinstruction retry are not needed, Loading and control of ABRTY will biagnostic purposes. All diagnostic hardware used in the system, is illustrated in 3145 Processing Unit Maintenance Diagrams, SY24-3580.

\section*{DIAG 0 Register (Refer to Page 13-10)}

\section*{diag}
function
Multifunction Bit
Force Z-Reg Parity Bits
Suppress all Traps
Diagnostic Group Gate
iagnostic Group Gate 2
Diagnostic Group Gate 3
Diagnostic Group Gate Delayed Pulse

\section*{Bit \(0 \quad Z \neq 0\) or Preserve Bad Parity}

This bit provides two functions:
1. Stop if the \(Z\)-register output is not zero \((Z \neq 0)\). If the \(Z\) register output is not zero, the CPU clock is stopped, the console-file stop latch is set and the diagnostic stop indicator is turned on.
Microprogram example: (Note: In all examples, assume that the Diag key is on.)
DIAGO \(=0,0 \mathrm{E}, \mathrm{K} 80\)
T=0,OE,K02 \(\mathrm{T}=0,0 \mathrm{E}, \mathrm{K} 02\) LSOO \(=\) NOREG
LSOO \(=0+K 02\) \(\mathrm{LSOO}=0+\mathrm{K} 02\)
S 12 Z

Put 02 in the \(T\)-register
Clear LSOO
Add 02 to LSOO
When the resulto \(T \quad\) Check Reśults
02 and the OE against the T-regis. L. 00 byte 3 should be \(=\) register byte 3 to be 00 . If the \(Z\) the CPU would stop with the next sequential word in the C register and the diagnostic stop indicator would be on,


CPU Diagnostic Hardware

The status set conditions of S12 or \(\mathbf{7 2 4}\) before the stop condition becomes active.

Byte Operation: Only byte 3 of the \(\mathbf{Z}\) bus in checked for zeros.
Fullword All four bytes of the \(Z\) bus must be all
Operation:
2. Preserve Bad Parity

The other function of this bit allows the transfer of data with bad parity from an external register to L.S. with bad parity from an external register to L.S.
Normally when data is transferred through the AL the parity (if it is bad) is corrected and sent to the destination register in good parity. This diagnostic function allows bad parity to be shipped to the destination register.

\section*{Microprogram example: (Checks MCKA parity bits)}

DIAGO=0,OE,K80 Set preserve Bad Parity
MCKA \(=\) NOREG, SF Reset the Machine Check Reg.
Parity bits shou ld be on.
Preserve bad parity.
LS182=MCKA2,
OE, O ABCK
\(\begin{array}{ll}\text { LS183 } 18 \mathrm{MCKA}, \mathrm{OE}, & \begin{array}{l}\text { parity. } \\ \text { Transfer byte 3. Preserve bad }\end{array}\end{array}\)
O ABCK parity
Now the result stored away in LS18 can be compared against expected results. If the parity in MCKA (machine check A-register) was not correct, the diagnostic printout would indicate an error.
\(m\) example shows both word types that low the Preserve Bad Parity to occur
0 and 1 directly fro. This word-move word transfers bytes 0 and 1 directly from the B -register to the Z -register; thus, bad parity is maintained. Bytes 2 and 3 of a word-move word go through ALU 2 and 3 and generate good parity coming out of the ALU. Therefore, to preserve bad parity on bytes 2 and 3 , a different word type is required.

The other word type is the arithmetic 10 word with
ABCK (A, B Check) specified, LS182=MCKA2, OE, \(O\) ABCK
When \(A B C K\) is specified, \(S 4\) is set if the \(A\) source has bad
parity, and \(\mathrm{S5}\) is set if the B source has bad parity.


AL117-137

\section*{Bit 1 Multifunction Bi}

As the name implies, this bit is used for several different functions depending on the microdiagnostic program in operation.
1. Allow multiple machine-check setting. During normal operation of the machine (System/370 microprogram), the detection of a machine check between 135 time and the end of the cycle suppresses the setting of any more machine-check bits. This suppression becomes active at 0 time of the next cycle and remians active until the machine-check register is reset. This is necessary so that the System/370 microprogram can attempt to retry th first error that occurred.
For diagnostic purposes, it is sometimes necessary to time DIAG 0 bit 1 provides this fuction by blow time. DIAG 0 bit 1 provides this function by blocking
the suppression of machine-check settings.

\title{
Machine Check
}


> The multifunction bit does not allow the block mach chk set latch
> to set, therefore, the Mach Chk set gate is always active.
2. The multifunction bit is used by the 1 -cycle extended test (EDXX) to disable the normal operation of the 1 -cycle controls. (Refer to Maintenance Diagrams, page 1-70, Coordinate A-2.)
It prevents a set/reset pulse to the control register except during a storage- 1 cycle. This gives the microprogrammer positive control of the control-register
functions.
It blocks the normal turn-on of the generate address and generate controls latches. This allows other diagnostic lines to set these
diagnostic tests.
Along with group gate 3 byte 0 bit 0 , it allows a diagnostic control of setting the I -buffers, the U -Reg, and Op and Immediate Byte Regs.
Extended diagnostic test EDAO gives a comprehensive write-up and timing chart of the 1 -cycle diagnostic controls. A detailed explanation of the diagnostic group gate 3 functions follows later in this chapter.

If S 4 condition is met, the output of the Z -Reg parity bits are inverted. Byte 3 of the \(Z\)-Reg is transferred to L. S. 182 in bad parity. The next word in the example transfers MCKA3 to LS183 in the same manner, preserving bad parity.
3. Another function of the multifunction bit is to allow a freeze on the storage address. This is used primarily by the priority tests (EGXX) and the I-cycles tests (EDXX).


Normal operation is to transfer the M-register to the SAR (Storage Address Register) and to the MB-Register. This diagnostic control allows the \(M\)-Register to be gated only to the MB-register and not to SAR. The address in SAR is forced to X010. The microword read out at X010 stores away the address sent to the MB-Register for evaluation. Therefore, forced addresses, such as trap addresses, can be checked out without losing contro of the microprogram. An example is given with the explanation of the group gate 3 byte 3 bit 4 line (diagnostic control SAR).

\section*{Bit 2 Force Z-Register Parity Bit}

This bit forces all the \(Z\)-register parity bits to be on by ORing a 1 into the \(Z\)-register parity bit latches.
Microprogram example
LS113=0,OE,KAD Load L.S. 11 byte 3 to AD DIAGO=0,OE,K20 LS11=LS11,SF

Clear MCKA, B
LS \(11=000000 \mathrm{AD}\) Byte 3 has bad parity and should cause Z-Register, D-register checks. Save the machine-check register.
K00

Z - and D -Checks should be on.
This example checks the ability of \(Z\)-register and \(D\)-register parity checking circuits and the error latches in the machine check register (MCKA).

Bit 3 Suppress All Traps
This bit performs several functions:
1. It prevents the trap 1 latch from coming on and, consequently suppresses all traps. Problems in the trapping and priority area would cause the microprogram to lose control by gating an incorrect address into the M -register. The Suppress All Traps is set by every diagnostic test up until
the trap, and priority diagnostic test is started (extended test EGAO), thereby preventing false traps from causing problems in the earlier tests.
2. It degates the Any Machine Check Or signal (Maintenance Diagrams 1-30 D3). This allows the machine-check registers to be set but prevents the machine from a hardstop condition even if the check stop switch is in Hardstop.
3. It kills the Block Destination signal. During normal machine operation, if an error occurs, destination gating is blocked so that possible bad data is not stored away in local storage or an external register. In diagnostic mode, it is often error condition. The Suppross All Traps allows destination control lines to remain active.
4. It blocks the cancel function in the Phase 21 storage Normal operation blocks writing in Phase 21 storage rorae wit possibla storage with possible bad data.

All Traps function is also active when the console-file power is on and the file wait latch is off (used by the basic tests).

Bits 4, 5, 6 Diagnostic Group Gates 1, 2, and 3 These three Diag 0 bits cause the data bit(s) stored in the ABRTY register to perform some diagnostic function. Microprogram example: Using group gate 2 byte 0 , Force S-register Dup Checks A.
A. LS07 \(=0-\mathrm{K} 01+1 \quad\) Store FFFFFFFF in LS 07 \(\begin{array}{ll}\text { B. LSO70,A-, K80 } & \text { Force S-Reg DUP (duplicate) Check A }\end{array}\) C. DIAG=LS07,S0 Set diagnostic mask in ABRTY C. DIAG=LSO, SO Set diagnostic mask in
. DTAG0=0,0e, 04 Kurn group gate 2
(Reference to page 13-11) 3-11.
Word A stores all F's in L. S. 07. Word B resets L. S. 07 byte 0 bit 0 . These two instructions perform the setup load ABRTY. The output of ABRTY uses negative logic, load ABRTY. The output of ABRTY uses negative logic. C is a special word-move word with a source of zero ( SO ). This statement causes the setup register LS07 (which = 7FFFFFFF), to be gated to the \(A\)-Reg. The \(S O\) is the specia decode that freezes the \(A\)-Reg data into the ABRTY Reg. When this microword is completed, ABRTY is loaded with 7FFFFFFF. ABRTY is held with this data until another DIAG \(=X X, S 0\) or the diagnostic key is reset. Word D turns on group gate 2 and the diagnostic function, Force \(S\)-Reg Dup Check \(A\), is active.


Normally, ABRTY is loaded every cycle from either the A-
Reg or the B-Reg. The special word-move word with a
destination of DIAG and a Mask of 0 blocks the set/reset
destination of DIAG and a Mask of 0 blocks the set/reset
pulse to the ABRTY Reg so that the ABRTY Reg is held pulse to the ABRTY Reg so that the ABRTY Reg is held
frozen. (Refer to Maintenance Diagrams \(1-35\).) Bit 0
frozen. (Refer to Maintenance Diagrams 1-35.) Bit 0

\section*{Check.}

The group gates are turned off by resetting DIAGO bits 4 5, 6. Group gate 1 is also reset by the trap- 2 cycle latch. Note: Externals addresses 19 (SPTLB), 1A (HMRTY), 1 B (CPURTY) cannot be displayed when ABRTY is frozen If these locations are displayed, the contents of ABRTY will be displayed instead.

\section*{Bit 7 Diagnostic Group Gate Delayed Pulse}

This bit delays the conditioning of the group gates for two cycles and allows the group gate to be active for one cycle only.


Microprogram example: (Expanding on the previous amples
A. LS07=0-K01+1 Store FFFFFFFF in LS 07
B. LS070,A-, K80 Force S-Reg Dup check A
C. DIAG=LS07,S0 Set diagnostic mask in ABRTY
D. DIAGO \(=0,0 \mathrm{E}, \mathrm{K} 05\) Turn on group gate 2 and group gate delayed. delayed.
Set \(S\) to all ones
Error is forced in this cycle
Save results. S-Reg Dup check should be set ir МСКАЗ.
. (Dummy wo
H. LS18=MCKA3,

OE,K00

Microwords \(A, B, C\) set up ABRTY as explained in the previous example. Word \(D\) turns on group gate 2 and also the oup gate delayed function. Three cycles later, during e S-Reg Dup Check should be in the machine check Reg.


Word E makes sure that the machine-check registers are reset. Word \(F\) sets the \(S\)-Reg to all ones so that when one of de duplicate circuits is compared in the next cycle, an er ring \(G\) is of the Reglicate circuits is blocked and the error gets turned on. Word \(H\) saves the machine. teck Reg to compare agant expected results. The S-Reg duplicate check latch should be on

Note: There is one exception for the group gate delayed pulse. Group gate 3 byte 0 bits 1,2,3 are diagnostic functions used in the 1 -cycles 0 to 0 time, but instead, operates on a one-half cycle earlier basis. This necessitates generating an early delayed pulse.

\(\vdash\) Generate Error-†
I-cycles diagnostic controls are set up one cycle early so that the actual error can occur on the third or normal delayed

\section*{function word.}

\section*{DIAG 1 Register (Refer to Page 13-10)}

DIAG 1 Bit Function
Selector-channel force trap bit 4
Selector-chanel for bit
Selector-channel 4 priority request (H4
request)
H3 trap request
Selector-channel check indicator
Spare
Diagnostic key (display only)
The function of the diagnostic lines in DIAG 1 is to allow The function or prity tests to check out the selector allow the trap and priority tests to check out the selector channel
and IFA trap circuits in the CPU. The priority tests (EGXX) and IFA trap circuits in the CPU. The priority tests (EGXX) are run before the selector-channel tests. No selector-channel
circuits have been tested yet. The diagnostics need some way to generate the trap and priority request lines from the channel. Because none of the basic channel hardware has been tested, normal trap request signals from the channel circuits cannot be used. DIAG 1 provides the necessary diagnostic lines to enable the CPU trap and priority circuits to be checked.
In addition to this, when the selector-channel and IFA tests are run, it is not necessary to check out the trap functions again; the force trap bits and request lines are also gated to the external assembler for DIAG 1. It is necessary only to read out DIAG 1 to check the channel trap lines.

\section*{Bits 0 and 1: Selector-channel Force Trap Bits 4 and 5}

\section*{These lines force trap address byte 3 bits 4 and 5 on, which}
eventually gate to \(M\)-Reg byte 3 bits 4 and 5 .
Microprogram Example (EGB9)
DIAG \(1=0, \mathrm{OE}, \mathrm{KDO}\) Set H 3 request for D12X
Set force bit \(4 \quad\) XXX8
Set force bit 5 XXX4
(The microprogram branches to the common routine, which removes the Suppress All Trap function so that the forced M-Reg address can be tested.)
The actual forced \(M\)-Reg address is D12C. The D12 is a result of turning on the H 3 request. The C is a result of forcing bits 4 and 5 on.

Bit 2: Selector-Channel 4 trap priority request (H4 Request)
a. If the IFA feature is not installed, this bit will be used for a selector channel 4 request.
b. If the IFA feature is installed, this bit will be used for selector channel 2 and 3 requests.
The purpose of this bit is to turn on the priority 4 request latch to establish a trapping priority for the selector channel

Bit 3
H3 Request
a. If the IFA feature is not installed, this bit is used for channels 1,2 , and 3 requests.
b. If the IFA feature is installed, this bit is used for IFA request.
latch.
Bit 4: Selector Channels 1, 2, 3, 4 Check
The selector channel check red light on the console is not part of the machine-check A - or B -registers. When the selector-channel diagnostics force an error, they need to determine whether an error really occurred. The error line, besides being gated to the indicator driver, is also sent to DIAG 1 bit 4 . DIAG 1 can be read out and analyzed by the diagnostic.

Bits 5 and 6: Spares
These bits are spares; there are no latches in the DIAG 1 reg for these positions.

\section*{Bit 7: Diagnostic Key}

The diagnostic key can be displayed via this position. The key can be turned on only by the word type 1 - SDK (set diagnostic key). It cannot be turned on by destining to DIAG 1 Bit 7. Because bit 7 is not used in generating the parity bit, DIAG1 should contain bad (even) parity.

\section*{ABRTY GROUP 1}

The bits in this group are active when:
A. The diagnostic key is on.
B. DIAGO bit 4, Diagnostic Group Gate 1 is on

ABRTY is loaded and frozen with the microstatement
DIAG \(=L S X X, S 0\). A group bit is active when it is a zero
(inverted).
ABRTY Group Gate 1, Byte 0


Activated by Group Gate 1
Note: A zero bit is an active line.

The bits in byte zero are primarily used by the trap and priority tests (EGXX) to test the trapping circuits. They are used to force, by microprogram, traps that would
normally only be forced by a manual operation.
Microprogram example: (EGB6)
The diagnostic key was turned on by micromonitor.
A. LS170,A-,K80 *Set Diag Grp 1 mask L17 force Sys reset trap
B. DIAGO=0,OE, *Set Diag Grp 1 gate E02

K19 and Grp gate delay
C. DIAG=LS17,S0 *Diag Grp 1 to ABRTY E18 L17
D. LS \(170,0 \mathrm{R}, \mathrm{K} 80\) *Res DIAG Grp 1 mask L1
force Sys Res trap
Sys Res Lth will be set in next Cyc.
E. (Branch word) \({ }^{*} \mathrm{Br}\) to common Rtne diagnostic trap Local storage addresses 16 and 17 are always set to ones ABRTY So in byte 0 causes the Force System Reset Trap to become active when statement \(C\) (DIAG \(=\) LS17 SO) is issued. ABRT gets loaded with 7FFFFFFFF. (Statement B turns on the controls, Group Gate 1 , necessary to force the system reset trap.) In word C, ABRTY is held frozen because of the special decoding of this word-move word. The destination is DIAG, and the mask is zero. Microword D restores LS17 to all ones because this LS location will be used again by the common routine. The next microword (E) branches to the common routine (EGAO). It is during this word ( \(E\) ) that the system reset latch is turned on by the diagnostic hardware. In the common routine, the Suppress All Traps function is lifted and allows the system reset trap address (D30C) to be forced into the M-register.

After the common routine is executed, the actual results
should equal the expected results.
If there is an error and card swapping fails to resolve the problem, it will be necessary to analyze the failure using the common routine (EGAO).

ABRTY Group Gate 1, Byte 1


\section*{Bit 1: Block Console File Trap Inhibit}


This bit is used only by the early machines (M21/C40s).
When executing the basic tests from the console file, errors are blocked from stopping the machine and traps are prevented by the 'CF trap inhibit' line. The priorities test (EGXX) on \(\mathrm{M} 21 / \mathrm{C} 40\) machines checks out the trap mechanism while ading from the console file. This necessitates a diagnostic locking function to disable the 'CF trap inhibit' line so fle. file.

Service hint for priorities tests on \(\mathrm{M} 2 \mathrm{I} / \mathrm{C} 40\) machines By opening the console-file door (make the CF not ready) while single-cycling through the common routine (EGAO), it is possible to observe the forced trap address in the M-Reg.

\section*{Bit 2: Allow External Interrupt Register Set}

The EXTINT register, external address 12, byte 0 , cannot be used as the destination register of a microword. This diagnostic function allows data to be gated from EB (external bus-in) to the EXTINT Reg.

\section*{Bit 3: Force Word-Move Stop}

This bit is used to check the alter/display trap request. Normal operation of the alter/display function of the console PR-KB requires the cycling of a word-move stop word (38000008) This is normally accomplished by pressing the STOP push button. To prevent manual intervention while running diagnostic hardware.

LS170,A-, K40 Force the Alter/Display Trap LS171,A-, K10 Force Word-Move Stop Condition DIAG \(=\) LS 17, SO Load ABRTY
DIAGO=0,OE,K18 Turn on Group Gate 1 and Suppress all Traps
Branch to the common routin
In the common routine, the suppress all traps line is lifted and the forced alter/display trap address (D840) is checked out.

\section*{it 4: Start Switch Rese}

This diagnostic bit is used to help generate a trap request 9 ,
in normal operation, a request 9 is turned on as a result of
he Scan Storage or Load Storage switch positions of the
iagnostic/File Control switch. When the System/370
icroprogram is in control storage and the start push
scans or loads storage.
sans or loads storage.
unction, the start push button mut be simulate


Microprogram Example:
S170,A-,K01 Set Up Force Load Storage Trap
S171,A-K08 Set Up Force Start Switch Reset DIAG=LS17,So Load ABRTY
DIAGO \(=0,0 \mathrm{E}, \mathrm{K} 08\) Turn On Group Gate
A trap to D384 should occur during the next cycle.

\section*{it 5: Block Reset CPU Low}

An address check, a storage-protect violation, or an address-adjustment trap request brings up the CPU low request, which turns on the request 8 priority latch. In ormal System/370 operation, these latches are active or only one cycle and rely on request 8 priority latch to for only one cycle and rely on request 8 priority latch to o hold the CPU trap low request on so that the priority latches can be checked properly.


The Block Reset CPU low line prevents the normal reset to the CPU low request latches. Now, when a diagnostic test resets the priority request latches after a trap- 1 cycle,
the request 8 latch turns on again.

\section*{Bit 6: Spare}

Bit 7: Force local-storage address check
This diagnostic line is used to force LS A\&B Source and
Destination Checks. It is used by the Machine-Check
Register Diagnostic section (ECXX) to verify that the machine-
check register can be set and read properly.


\section*{ABRTY Group Gate 1, Byte 2}


Bit 0 : Simulate interval timer and TOD enable set switches
This bit simulates the interval timer switch and the Time of Day Clock Enable switch.
This diagnostic bit enables the Interval Timer and TOD Clock routine ( \(E Y X X\) ) to run without any manual inter vention. The console switches for the interval timer and the TOD clock do not have to be on to run the EY tests.


\section*{Bit 1: MPX (Multiplex) Diagnostic Control}

This line allows checking of the MPX bus-out and tags-in signals. The multiplex channel tests ( \(E F X X\) ) check the multiplex channel controls and the bus and tag lines up to the interface
drivers.


This diagnostic line gates the bus-out lines back through the tags-in lines. The normal tags-in and bus-in lines are degated by this control, allowing a positive control on the ignals coming to the channel from a control unit. If the control-unit problem is forcing a bit on, it does not affect the MPX channel microdiagnostics.

\section*{Bit 2: Spare}

Bit 3: Force Time-of-Day (TOD) Clock Error
This bit forces the TOD Clock error latch to come on and set machine-check Reg A byte 3 bit 6 . After the machine heck Reg bit is set, it resets the TOD Clock error latch. his diagnostic control is used in the machine Reg tests ECXX) and the timer test (EYXX). (Reference Maintenance Diagram 1-39.)

Bit 4: Diagnostic Parity (Phase 21 Diagnostic Control) This bit is used to help analyze the ECC board hardware and the Phase 21 storage. It provides two diagnostic functions.
On a normal write operation, 32 bits are sent to storage rom the CPU and combined with 32 bits from the addressed word and sent to the write generator. The write generator stores the 64 data bits and generates eight ECC check bits.


On a normal read operation, data is read from storage and new check bits are generated in the read generator. These new check bits are compared with the check bits read from storage. If a single error is detected, the bit in error is inverted before it is sent to the CPU.
Diagnostic parity mode was designed so that check bits could be written and read from the Phase 21 storage using a minimum of circuitry. In diagnostic parity mode, the four paitu sito strage by has thert eight check bits, each parity bit must be used to write are eight check bits, each parity bit must be used to write bits.
Parity for byte \(0-\) Writes check bits \(\mathrm{CO}, \mathrm{C} 4\)
Parity for byte 1 -Writes check bits \(C 2, C T\)
Parity for byte \(2-\) Writes check bits C8, C1
Parity for bye \(2-\) Writes check bits C8, C16
Parity for byte 3-Writes check bits C1, C32
The other function of diagnostic parity mode is to send the check bits read from storage directly to the machineheck register B (МСКВ) byte 3 . This allows reading the check bits with a minimum of circuitry.

In diagnostic parity mode, an inversion of the parity bits takes place


\section*{If the parity bit is on going to storage, it will be off when it}

The circuits look something like this


If the parity bit going to the ECC board is a \(1(+)\), it will
be written into the Phase 21 array as a \(1(+)\), read out as a \(1(+)\). But the output And OR will be deconditioned and the MCKB byte 3 bit 7 latch will not get set.

This bit is used by the basic tests (BGAX). In test BGA3,
the microprogram stores various patterns to verify that
the eight check bits can be written and read properly.
The first pattern is an all-zero word


Bit 5: Diagnostic Ripple (Phase 21 Diagnostic Control)
This bit is used by the storage diagnostics (BGAX) to check
the error-correction circuitry of the ECC board.


In Diagnostic Ripple Mode, the check bits from the write generator are blocked from entering the Phase 21 array,
Thus, the check bits in the array are held frozen while
the data bits change. This arrangement is used to force
ECC correction to take place.
Microprogram Example:

Set up diagnostic parity mode

\begin{tabular}{|l|l}
\hline & \\
\(\begin{array}{l}\text { Store a doubleword of } \\
\text { FFFFFFFFFFFFFFFFE}\end{array}\) & \(\begin{array}{l}\text { Note: } \\
\text { Storing all F's in the phase } 21\end{array}\)
\end{tabular}
FFFFFFFFFFFFFFFE
because of ripple mode)
The check bits should be
\(\begin{array}{cccccc} & \text { C1 } & \text { C1 } & \text { C2 } & \text { C4 } & \text { C8 } \\ 1 & 0 & \text { C16 } & \text { C32 }\end{array}\)
\(\begin{array}{lllllll}1 & 0 & 0 & 0 & 0 & 0 & 0\end{array}\)
Storing all F 's in the phase 21
causes the ECC check bits CO through
Ct to be all 1 's.
Bit 63 is off, the
indicate that it should be on

```

Compare results

```
Single ECC error-results should equal
FFFFFFF
    FFFFFFFF

Repeat test changing the last byte to
FD to check bit 62 correction.

\section*{Continue altering pattern to check}
each bit.


This byte is active if any group gate bit in DIAGO is on.

Bits 0, 1, 2: Spares

\section*{Bit 3: Reset the Process Stop Latch}


The process stop latch is interrogated by the micromonitor It can be set by the instruction step switch or the stop key. Both of these switches can be used to request the micromonitor option to Cycle Each Test. A third way of setting the process stop latch is by setting the address-compare control switch to the STOP position. When a match on address contents occurs, the process stop latch will be set. The diagnostic function resets the process stop latch so tha the manual intervention of pressing the start key can be eliminated.
This function is also used extensively by the console manual tests (MAXX).
```

REMEMBER
There is a Reader's Comment Form
at the back of this publication.

```

\section*{Bit 4: Diagnostic Control SAR}

This bit is used primarily by the 1 -cycles tests (EDXX) and the priorities tests (EGXX).
If the wrong address is gated to SAR (Storage Address
Register), the microprogram could branch to an invalid
area and lose control. This diagnostic function allows the microprogram to retain control of the machine during checking for failures in the address-generation circuit
trap addresses and I-cycles generated addresses).
Two latches are activated by the 'diagnostic control SAR'
line. Note that the multifunction bit (DIAGO, bit 1) must be on.


The diagnostic block address blocks the set/reset pulse to SAR bits 6-16. They will remain as they were in the last cycle for as long as the block address latch is on. The diagnostic reset address resets SAR bits 1 through 5 to hex 10.

Microprogram Example:
M-Reg
SAR
C-Reg = Word in Cycle
Diagnostic Functions
Multifunction bit
Diag reset address
Diag block address
Suppress all traps
Group gate 1
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline EOEO & D300 & D318 & D31C & D320 & E024 & xxxx \\
\hline eoeo & E010 & E018 & E01C & E020 & E024 & xxxx \\
\hline 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline & & & & & & \\
\hline & & & & & & ) \\
\hline & & & & & & 1 \\
\hline & & & & & & \\
\hline & & & & & & \\
\hline & Trap 1 & \[
{ }_{4}
\] & Trap 3 & Trap 4 & & \\
\hline
\end{tabular}

MICROPROGRAM: Diag Control SAR is on, Set IC trap is pending (D300) cycle
1. E034 DIAGO=0,OE,K48 Allow trapping, turn on group Gate 1 set
2. EOE4 (dummy word) This should be the trap-1 cycle
3. E010 LS1D=RTY,SC Save MB2, MB3 from the trap- 1 cycle
4. E018 LS1E=RTY, S8 Save MB2 from the trap-2 cycle
5. E01C LS1F=RTY,S8 Save MB2 from the trap-3 cycle
6. EO2O (branch word) Module switch to EOXX so that the M-Reg Module switch to EOXX so that
and \(N\)-buffer reg are realigned
7. EO24 DIAGO=0,OE,K10 Set suppress traps and reset the multifunction bit

Explanation of the Timing Chart and the Microprogram:
Cycle 1: Suppress All Traps is lifted to allow a trap to occur The multifunction bit is turned on; this activates the \(D\) he multifunction bit is turned on; this activates the Diag
Cycle 2: This is the Trap-1 cycle. The trap address is gated into the M-Reg. However, the SAR latches are held to 010 because of the diagnostic controls.
Cycle 3: This is the Trap-2 cycle. The contents of E010 are read out and placed into the C-Reg (LS1D=RTY,SC). By now, the MB-Reg should be set to D300. The trap address of D300 will be stored away in LS1D. Also, the gate from M3 to SAR is opened (because Diag Reset Ad rep 2 latch resets group gate 1 to deactivate the diano Set IC Trap request.)

Cycle 4 \& 5: These are the trap-3 and -4 cycles. Again, save the forced module address of D3 by storing the MB2Reg into LS
Cycle 6: This cycle sets the M-Reg back in sync with SAR
by executing a branch word with a module of EO.
Cycle 7: Reset the multifunction bit and turn off the Diag block address latch. Branch to compare results.

\section*{Bit 5: Invert Z-Register Parity Bit}

This bit causes the \(Z\)-Reg parity bits to be inverted. Data with bad parity is gated to the destination register. The next time the register with bad parity is gated out, either an A -Reg or a B -Reg check should occur.

\section*{it 6: Block A Local Storage}

This bit is used to block writing into LS A. It does this by blocking the bit gates for each byte.


When a write to LS occurs, LS B is updated to the new value while LS A retains the old data. Flush through Check (FTC) and LS AB compare check circuits are tested by using this diagnostic control.
The micromonitor uses this function to compare expected and actual results from a test. This function allows a compare on all bits including the parity bit.

\section*{Bit 7: Stop on Machine Check}

This bit, along with the 'any machine check OR' signal:
A. Stops the CPU Clock
B. Turns on the Diagnostic Stop light
C. Turns off console-file power

This diagnostic function is used primarily by the Console Manual Tests (MAXX)

The bits in this group are active when:
1. The diagnostic key is on
2. DIAGO bit 5 , Diagnostic Group Gate 2 is on.
3. ABRTY is loaded and frozen when the microstatement,

DIAG \(=\) LSXX SO.
A group bit is active when it is a zero.
All the bits in group 2 check error-detection circuitry
where it is not possible to generate an error by data manipulations.

ABRTY Group Gate 2, Byte 0


Bits 0 and 1: Force S-Register Duplicate Checks A and B
The S-register is duplicated in the machine. S-Register \(A\) is compared against S -Register B in every machine cycle; and if a no-compare exists, an error occurs.


The inputs to the OE circuits should always be exclusive When there is not an exclusive condition on any of the eigh (St, mach ( S -Reg mismatch) is
. Brormin \(S\), it is possible detection circuit failures.

\section*{Bit 2. Force External XY Check}

This line forces the following errors:
1. External destination X-compare-MCKA3 Bit 0
2. External destination Y -compare-MCKA3 Bit 1
3. External source Y -assembler-MCKA3 bit 2


These decode lines are duplicated; an error exists if a mismatch occurs. The force external XY check blocks the output to the compare circuits and forces the
error(s) to occur.
Microprogram Example: (MCKA3 should \(=80\) )
A LS160,A-,K20 Set DIAG mask to force EXT XY
B DIAG=LS16,So check \(\quad\) DIAG mask to ABRTY
C DIAG=0,OE,K55 Set allow multimachine check
Suppress all traps
Group gate 2 and delay function
D MCKA=NOREG,SF Reset machineck Regs
E CPU=LS17,D0 Set up EXT DEST \(\times\) Compar
F BRANCH TO G Dummy word, error occurs in this
cycle
Save MCKA3 for result
G LS180=MCKA3, Save MCKA3 for results OE, 0

Microwords \(\mathrm{A}, \mathrm{B}\), and C set up the diagnostic controls force an External XY check. Word D makes sure the machine-check register is reset. Word E (CPU=LS17,D0) is really a do-nothing word because no data will be moved into external address 08 (CPU), although the addressing lines are still decode. Examining the external address 08,
\(X\) destination decode is ' 1 ' and \(Y\) destination decode is a ' 0 '. Word F is a branch word to next microstatement. is during microword \(F\) that the destination \(X, Y\) lines are active.


The delayed function is also active in cycle \(F\), blocking the decode lines from comparing. Because only 1 X line is active, the \(Y\) lines \(=0\); an external destination \(X\) compare occurs.
The result stored in LS18 byte should be 80 .

\section*{Bit 3: Force Destination Byte Control Check}

The destination byte control lines control which bytes are
stored into LS and the external registers.


The C-Reg decoding determines which byte(s) are to be stored away into LS or the external registers. A bit is set in the destination byte control latches for each byte that is stored. For example, a word-move word LS \(10=\mathrm{LS} 11, \mathrm{SA}\) Byte 0 and byte 2 are moved from LS11 to LS10; therefore destination byte control latches 0 and 2 will be turned on. A parity predict latch will also be turned on to generate odd parity. If odd pa
The force destination byte control diagnostic line inverts he input to the parity predict latch, forcing a parity check to occur. This diagnostic line is effective only on a word ype 3 (word-move word). Reference second level diagram 1-6, E-3.

\section*{Bit 4: Force ALU Logical Check}

ALU logical checks are forced by blocking the B input to ALU 2.


ALU logical operations are one byte operations. The same calculation is performed in both ALUs, and the outputs should compare equal. ALU2 is gated to \(Z\)-Reg bytes 0 and 2 , and ALU3 is gated to bytes 1 and 3 . If the output of the ALUs does not compare, a logical check results. A Z - and D-register check also occur because ALU2 gates to \(Z\)-Reg bytes 0 and 2 .


Ref logic LA011)

\section*{Bit 5: Force LS Source/Destination \(X\) Check}

This bit serves a dual function. First it forces an LS source check by conditioning 2 X drive lines.
By inverting one input of \(P\)-register bit 7 to the \(X\)-decode circuits, two \(X\)-drive lines are forced on. The \(X\)-drive lines to LS A and B are rechecked to see whether one and only one line is active for each LS access. An error will set the LS A and \(B\) source check latches, MCKAO bits 0 and 1 .


With an \(X\)-decode of 2 and a \(Y\)-decode of 1, LS11 is addressed. The diagnostic bit Force Y -Source Check also gates a Y -decode of 000, which addresses LS10.
The other function of this bit is similar to the previous bit, bit 5 . \(A \& B\) destination \(Y\)-lines bits \(5,6,7\) are compared the same as in \(X\) ines. A miscompare results in a check. This diagnostic bit 5 ( A or B destination compare) to be set.

\section*{Bit 7: Force R-Register Shift Check}

A B-register shift check can occur only during an arithmetic right-Shift operation. It is a parity check of the output of the B-byte assembler and a special half-byte parity check of byte bits 4-7. (Refer to the control-word section for a complete description of an arithmetic-shift operation.)


Byte 1 low is gated directly to ALU2 in the first pass. A special parity generator is used to form half-byte parity. This half parity generated in the first pass is compared against the The diagtic ine second pass through the haf byte and should on the half byte
(MCKA2 Bit 3).
(MCKA2 Bit 3)

\section*{ABRTY Group Gate 2, Byte 1}


Note: A zero bit is an active line

\section*{Bit 0: Force Clock-Control Check}

The clock-checking circuit checks that one of the three different clock cycles is active at one time. This diagnostic line forces the checking circuit to have two active at once.


Note: There are three basic clock cycles in the machine. These cycle times are extended by 22.5 -nanosecond delays. However, all logic references still relate to the basic times of 180, 225, and 270.

\section*{Bits 1-6: Force M-Register Duplicate Checks}

Most control and gating lines for the M - and N -registers are
generated twice for checking purposes. The checking is done by
an OE circuit. Both control lines must be on or off. (Refer
o maintenance diagram 1-29).
- мскв 1 \(\qquad\)


The M-register compare checking circuits are composed of our check latches. Any of these check latches turn on the M-reg ompare light on the console. There are many ways to set each of the four latches.
The six diagnostic control lines are used to check the contro and gating lines. Errors are forced by blocking one input to the OE from the duplicate circuits. Each diagnostic bit covers several different control lines.
Bit 1 Force M-Reg Dup Check 1: This diagnostic gate checks the following control lines.

M2 Set Normal Check A
M3 Set Normal Check B
M2 Reset Check
M3 Reset Check D
Bit 2 Force M-Reg Dup Check 2: This diagnostic gate checks the following control lines.

2 Set traps
M3 Set traps Check A, Gate N3 to M3 Check C Gate trap to N 2 Check D

Bit 3: Force M-Reg Dup Check 3: This diagnostic gate checks the following control lines.

\section*{Gate N2 to M2 check \(A\) \\ Gate N2 to M2 check A \\ Gate ADR/ADJ to M2 check \(A\) \\ Gate B2 to M2 check \(A\) \\ Gate check A \\ Coc3 to M3 A \\ Gate B3 to M3 check \(B\) GeaDR/ADJ to M3 check Gate ADR/ADJ to M3 check B Gate N3 to M3 Gate B1 to M1 N3 Bfr Bit-P Set-Reset check D}

Bit 4: Force M-Reg Dup Check 4: This diagnostic checks the following control lines.
M1 Set-Reset
M Bfr set-reset
Gate N2 normal check A
check B
S-reg branch cond. met check C
Bit 5: Force M-Reg Dup Check 5:
Gate N 2 set-reset
Gate N2 Bfr set-reset check D
\(\begin{array}{ll}\text { Gate N2 set-reset } & \text { check A }\end{array}\)
Bit 6: Force M-Reg Dup Check 6: This diagnostic checks th following control lines.
MB Reg reset
check A
\(M\) Reg byte 3 bit 4
check B
M3 bit 5 to SDBO SEL check C
Note: When working in the logics, both names appear-M-Reg Dup check and M -Reg compare check. Both are referring to these errors.

Bit 7: Spare

\section*{ABRTY Group Gate 2 Byte 2}


Each board has its own clock card. The delays on these cards must be synchronized so that 0 time starts at exactly the same ime on each board. The clock sync check assures that all


The clock sync check is performed by sampling the 1 -tim delayed pulse in each board and checking this pulse against iming pulses on the B2 board. (The error latches are on the B2 board.)
\(\begin{array}{lllll}0 & \text { 0.Time } & 90 & \text { 1-Time } & 180\end{array}\)


The diagnostic lines degate the 1 -time delayed clock pulses generating an error at sample time.

\section*{ABRTY GROUP 3}

ABRTY Group 3, Byte 0


This byte is used by the 1 -cycles tests (EDXX) and the address-
adjustment tests (EEXX). It is activated by Group Gate 3. Bits 0,1 and 2 are used by the 1 -cycles controls hardware, and bits \(4,6,7\) control the diagnostic functions of the address-adjustment hardware.

\section*{Early Delay Function}

When the diagnostic delay function (DIAGO bit 7 ) is used by
I-cycles, it must be activated one cycle earlier than normal.
This is because the l-cycles controls do not operate on a 0 -
time to 0 -time basis. The 1 -cycle control register is loaded at 135 time, of the previous cycle.


M=Next Adr
```

Ctrl Reg Loaded

```

1-cycles decoding for word \(B\) begins at 135 time of the previous cycle.

\section*{xample of the early delay function}

Assume that Word A sets the diagnostic delay for the I-cycles controls.
\(\begin{array}{llll}\text { A } & \text { B } & \text { C }\end{array}\)
\(\xrightarrow[\text { Delay }]{\text { Dative }}\)
Example of the normal delay function

Assume that word A sets the diagnostic delay for the other Group Gate bits.

\[
\frac{\text { Delay }}{\text { Active }}
\]

Note that in both cases Word D is the microword affected by the diagnostic delay function.

\section*{Use of the Mulrifunction Bit (DIAGO Bit 1) by \\ I-Cycles Diagnostics}

The multifunction bit is used by the I -cycles tests to perform
the following functions.
1. Blocks DF module recognition.
2. Blocks the generate address line.
3. Blocks the generate controls line.
4. Blocks the normal set to the l-cycles control register.
5. Allows the use of group gate 3 byte 0 bits
6. Allows a special set to the 1 -cycles control register with RDW X DC, YY. The address, YY, goes to the M3-reg. D \(\mathrm{XDC}, \mathrm{YY}\). The address, YY, goes to the M3-reg. Aister. Thed ita held in the I-vcle control until another RDW is executed. Example: RDW W DC, OC The I-cycle control register is set to OC. Subsequent steps of the microprogram can test the l-cycles controls to permit checking the hardware function of the word DFOC.
Notes:
1. Refer to maintenance diagrams \(1-70\) B2,3 for I-cycles diagnostic controls.
2. Do not confuse the control registers in the l-cycles area with the C -register.

\section*{Bit 0 Diagnostic 1-Reg and Buffer Gating}


Refer to Maintenance Diagrams 1-70)
he enable reg control latch is set with group gate 3 byte 0 bit 0
and reset when the multifunction bit (DIAGO Bit 1) is reset
The enable reg control latch has the following functions:
1. It allows the I-backup register (IBU) to be set with the same data that sets the \(I\)-reg when the \(I\)-reg is used as the destination.

Example: VC=0+LS14 (LS14=FFFFFFFF)


The IBU reg gets loaded with the same data as the I-reg.
2. It allows the I-buffers, the U-reg, the Op Reg and the Immediate Byte Reg to be set with the same data that sets the \(V\)-Reg when the \(V\)-Reg is the destination.

Example: VC=0+LS 14 (LS 14=FFFFFFFF)


The diagnostic function allows the data to be flushed from the
External Bus-In (EBI) through I-Buffer 2 to l-Buffer 1, to
Buffer 0 and into the Op and Immediate Byte regs. The Op
and Immediate Byte regs are gated to the \(U\)-reg bytes 2 and 3 .
\(U\) reg, byte 1 , and byte 0 (bits 2-7) are loaded from EBI. Bits 0,1
of the \(U\)-reg will be set from the instruction length decode
circuits.
In this example (loading all \(F\) 's) U-reg, byte 0 , bits 0,1 are號 will indicate an SS Op.


This bit, along with the diagnostic delay function, enables the generate address latch to be active for one cycle,
Normal turn-on to generate address is blocked by the multifunction bit (DIAGO, bit 1).

The purpose of the generate address latch is to enable the cycles control hardware to generate the next address to the M-reg. For example, if the present address was DF24, the generate address latch would cause the next address to be DF28 (Refer to Chapter 2, the l-cycles section, to see "Generate Address Gating and Controls.")


This bit, along with the diagnostic delay function, enables the generate controls latch to be active for one cycle. The norma turn-on is blocked by the multifunction bit (DIAGO, bit 1).
This latch will be used by the 1 -cycles diagnostic to activate the control reg decodes.

An l-cycles microprogram example is on the next page.

This test generates the 1-cycle controls necessary to load the I buffer registers and the Op and Immediate Byte registers. The starting I Address is 0000 , and the Op at that location is
D25A05550AAA.
The l-cycle addresses and their functions executed are: ADDRES FUNCTION
DFOC- Branch load, use I-Reg to address memory and load data to the I buffers 2, 1, 0
DF00- Load Op and Immediate registers with the data from buffer 0 bytes 0 and 1 .


Use Diag Function-Enable Reg Control
Multifunction bit is onput OC in the I-cycle control reg
Set the instruction counter to 000000. The first instruction is fetched from main stg location 0 .

Note: In routine EDAO, the contents of main stg used by the I-cycles tests are shown; that is, PGM 0000-D25A05550 AAD25A

The common routine executes the I-cycles word DFOC


Delay function is active. This word simulates the I-cycles word DFOC
-fetch from main stg using the I Reg
-load the data into the I buffers
Note: I-cycles hardware is enabled for I-cycle only because of the diagnostic controls.

Put 00 in the 1 -cycle control reg
The common routine executes the DF00 word
Delayed function is active. This word simulates the I-cycles word DFOO, a delay word to complete loading the 1 -buffers.

Summary: By using diagnostic hardware, two I -cycles word were simulated, DFOC and DFOO. The next test were simulated, DFOC and DFOO. The next test, Op of D2. DF7C and DF70 are simulated next.

\section*{it 4: Allow Preaddress Assembler (PAA) Hold}

During an address-adjustment trap, the address that caused th rap is held frozen in the PAA.
At the end of the trap routine, the \(M\)-Reg is loaded from the AA (displacement bits) and the Real Address portion of the
S table buff registers.
and priorities tests have not been executed yet, the trapping hardware circuits cannot be used. The
Suppress All Traps function is still activated by DIAGO, Bit 3


The diagnostic line 'Allow PAA Hold' simulates the priority 8 signal from the trapping circuits and holds the PAA frozen. The hold PAA diagnostic function becomes active during a Stg 2 cycle (see test EEB7) RDW LS15 ADJ,I. The contents of the 1 -Reg are held on PAA. Now the address-adjustment tables can be loaded and then verified with the next diagnostic unction.
After the diagnostic test has been completed, the PAA is released by the microword RDH DK CS, WK. This is normally the last word of the address-adjustment trap routine.


\section*{Bit 6: Allow RF Readout}

Normally, when the machine is running, there is no way to xamine the contents of the address-adjustment registers. Only when the CPU clock is stopped is it possible to display
he address-adjustment registers through External Address
2 E , using switch H to determine which Reg to display.
This diagnostic function allows the address-adjustment
Regs to be displayed dynamically through the external address \(2 E\) and read by the microcode.
When a read word with address adjust is specified, the ogical Address registers are scanned. If a match occurs, eorresponding real address is gated to the \(M\)-Reg along ith the displacemen bis from Ihe PAA. No Raperation is to reset the Gate ext cycle.

This diagnostic control blocks the reset until another storage word with address adjust is given. Therefore, the real address is held frozen and can be checked by reading External Reg 2E bytes 2 and 3 ; that is, LS153=ADJT3,OE, 0

Note: Both the Logical address and the Real Address can be displayed manually. With the diagnotic control 'allow RF readout' only the Real Addresses can be read dynamically in External Address 2E.

\section*{Bit 7: Allow Set No Match and Force LRU Invalid}

This bit forces the following errors:
1. No Match (MCKB1 Bit 4)--Caused by the Set Eliminate signal on MT012.
2. LRU Invalid (MCKB1 Bit 6)-Caused by the Force LRU invalid signal on MT014.


\section*{SELECTOR CHANNEL GA DIAGNOSTIC FUNCTIONS}
\begin{tabular}{|c|c|c|}
\hline GA,OR,KOE & Set Diagnostic Mode, Reset Command Out & \\
\hline GA,A-, KOE & Reset Diagnostic Mode & \\
\hline GA,A-, KOD & Diagnostic Service Signal & \\
\hline GA,OR,K80 & Set Diagnostic Block Buffer Clock & GA High/Low Decodes \\
\hline GA,A-,K80 & Reset Diagnostic Block Buffer Clock & \\
\hline GA,A-, K60 & Set BF, BP Pulse, Shift Buffers & \\
\hline GA,OR,K90 & Set Diagnostic Status & \\
\hline GA,A-,K90 & Reset Diagnostic Status & \\
\hline GA,OR,K11 & Set Diagnostic Block Share Cycle Latches & \\
\hline GA,OR,K22 & Reset Diagnostic Block Share Cycle Latches & \\
\hline GA,OR,K33 & Diagnostic Check Reset & \\
\hline GA,OR,K44 & Set Diag Function latch and Reset Expanded LS & GA Straight Decodes \\
\hline GA,OR,KFF & Reset Diagnostic Function latch & \\
\hline GA,OR,K66 & Reset Block MPX Scan latch (Set Diag Trap 1) & \\
\hline GA,OR,K88 & Set Block MPX Scan latch (Block Diag & \\
\hline
\end{tabular}

\section*{SELECTOR-CHANNEL DIAGNOSTIC CONTROLS}

The selector-channel tests use several GA decodes to perform diagnostic functions in the channel. The GA decodes are the channel-set/reset-functions performed in the word type 1

The set/reset source (C-Reg, byte 2, bits 23=11) in word type 1 specifies the use of the GA decodes.
The decodes that follow are active only on the channel being tested. These decodes are called, Set/Reset GAH (high and GAL (low).


GA, OR, KOE - Set Diagnostic Mode, Reset Command Out GA, A-: - Reset Diagnsotic Mode

In order to test the selector-channel responses to incoming lines from the control units, it is necessary to simulate interface lines with diagnostic controls.
The diagnostic mode latch is set and reset with a GAL decod of OE . The diagnostic mode latch degates Op Out, Hold-Out, and Suppress-Out from going to the interface drivers. Diagnostic mode and a GA decode of KOC (GA, OR, KOC) allows a set to the GR Full latch to control the data transfers of the GR Buffers. The diagnostic mode latch set also provides a reset to the commandout latch.


Note:
Use lo
Use lower roller position 5 to display these indicators.
(Refer to Maintenance Diagrams 1-47 A1)


\section*{GA, A-,KOD - Diagnostic Service Signal}
n normal operation, the Service Signal line is made active by ifferent conditions of the Tag-In lines. Service signal allows the t of Command-Out, Service-Out, or Data-Out
Because the normal tag-in signals cannot be used to generate the Brice signal while microdiagnostics are run, a diagnotic serve ignal must be generated.
Other functions of the service signal are:
Provides a conditioning level to set the 'GR full' latch.
2. Provides a reset to the 'buffer position 0 full' latch.
3. Provides a conditioning level to the channel 'data check' latch.

GA, OR, K80-Set Diagnostic Block Buffer Clock

\section*{GA,A-,K80-Reset Diagnostic Block Buffer Clock}


The 'Diagnostic Block Buffer Clock' latch blocks the automatic shifting of data from one buffer reg to another

\section*{GA,A-,K60-Set BF, BP Pulse, Shift Buffers}

Normal operation of the buffers allows data to be shifted through
as many buffers as possible, depending on the buffer controls.


The 'set and BP pulse, shift buffers' is a diagnostic latch that turns on for one cycle and allows one buffer clock cycle. This control enables the microprogram to check every buffer position.

\section*{SELECTOR-CHANNEL MICROPROGRAM EXAMPLE}

THE FIRST PORTION OF THIS TEST WHICH CONSISTS OF THE FACILITIES FOR - LOOPING,RESET OF ATTACHMENT SETTING THE PROPER CHANNEL GATE,ETC, IS LOCATED N TEST - EJAO AND IS LABELED - ALL TESTS START IN TE

* TEST FORM - ROUTIN
* RSLT FORM - NORMAL
* Description *

B DIAG MODE AND DIAG BLK BFR CLK LATCHES BEING ON ALLOW SINGLE CYCLE CONTROL OF THE BUFFER. A DATA PATTERN IS SET INTO GR AND GR FULL IS SET VIA INPUT AND SERV SIG DLY. GBF-BFR FULL BITS AND GBD -BYTE COUNTER ARE GATED TO MONITOR RSLT FIELD. GR FULL IS RESET AND THEN SET AGAIN TO ENABLE FULL BIT PROPAGATION VIA THE DIAGNOSTIC SHIFT - (GA,A-,K60) WHICH ALLOWS 1 SET BF AND 1 SET BP EVERY MICRO INSTRUCTION. THE TEST CONTINUES UNTIL ALL FULL BITS ARE ON - BFO-6 AND GR FULL. GB WILL INDICATE 8 BYTES IN THE BUFFER
* ALD PAGES INVOLVED - GC31X,GC41X,GB213,GC512
* EXPECTED RESULTS *

BYTE 1 SHOULD BE 00
BYTE 2 SHOULD BE 01
BF - BFR FULL BITS
GBD - BFR BYTE CNTR

\section*{Explanation of Microprogram Example}

A Test EJD 5 will run only on a buffered selector channel. The test me \(\mathcal{X}\) indicates that channel one is being tested
EKKXX - indicates that channel 2 is being tested
\(E \operatorname{L} X X\) - indicates that channel 3 is being tested
ests ENXX are common tests to all selector channels
IMPORTANT: All of the selector channel tests in the micro
listings are labeled EJXX. Example: Assume that
a failure occurred on selector channel 3 ; the
console printout would be
S ELD5
Actual Results 0000
Error ID **

\section*{Expected Results}

If fault-locating information fails to resolve the
problem, the microlisting must be used to analyze
the failure. The failing routine in the micro-
listing is EJD5. There is no microroutine labeled ELD5.
The common routine EJAO is used to set up the proper changates and cause the test ID to change when testing switche om one channel to another. This routine also contains descriptive text on all of the LS , and External Channel words.

B A description of the test follows. The ALD pages reference hannel 1 only

\(P=0, O E, K 94\)
\(R D W G D\) DM, O8
\(G R=0, O E, K F F\)
\(G A, A-, K 0 D\)
\(G A, A-, K 60\)
\(P=0, O E, K 93\)
\(L S 180=G B F, O E, O, A B C K\)
\(L S 181=G B D, O E, O, A B C K\)

EL CH L/S AREA
EET INPUT (CCW1) E04 SET FF INTO GR REG. E23 ALLOW DIAG SERV SIG。
*ALLOW BF/BP TO SET GR FULL LATCH.
LS18-1F AND EX20-3F. E04 R E S U L T 1. L18 E21 GBF - ALL BITS OFF. 3 R E S U L L18 E21 TE OF DATA IN BFR(GR FULL IS ON

This note appears at the beginning of each selector-channel (SX) test. Routine EJAO contains all the necessary setup procedure to run this test. To find out what happens in the common routine, go to EJAO and see the full-page note.


Microstep A sets the P-Reg to address the channel LS area. Note the LS and EXT addresses to the right of the microprogram comments, L20, E23, and E21. The actual addresses differ from the listing depending on the channel being tested. For elector channel 2. If selector channel 1 is being used in this outine, the real local-storage address is \(L\) S28 , Use the light , the uper roller, position 1 to determine whid 1 being tested.
Microword B loads Local Storage (L20-SX2), (L24-SX3), LS28-SX1) or (LS2C-SX4) and also sets the channel 'input forward' latch. Step C puts FF into the GR-Reg. Setting the diagnostic Service Signal in step D allows the GR Full Latch to be set with the next microword ( \(E\) ), the diagnostic latch that allows a \(B F / B P\) pulse. Steps \(G\) and \(H\) save the first two results. No data has been shifted into the buffer yet, so GFB Buffer Full bits) should equal 00. GBD (Buffer Byte Counter) hould be equal to 01 because one byte has been transferred into the GR-Reg.

NOTE: Lower roller positions; 5-8 are helpful when troubleshooting channel problems. Be sure to select the right channe on the Storage Select switch.

\section*{GA,OR,K90--Set Diagnostic Status}

GA,A-,K90--Reset Diagnostic Status
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Diagnostic Status} \\
\hline  & \begin{tabular}{l}
- Blocks bus-in parity error \\
- Provides a conditioning to the command retry latch - Allows the bus-in status lines to be checked
\end{tabular} \\
\hline
\end{tabular}

Diagnostic Status blocks bus-in parity errors from generating an interrupt condition in the channel. It also simulates the Mark-In input to the command retry latch.

The primary reason for the diagnostic status latch is to simulate bus-in status signals so that these signals can be verified without using the interface. Buffer position 0 (buffered machine) or GR-Register (nonbuffer) is loaded with the status bit(s). The diagnostic status latch provides the constatus signals that End and Status Modifier, Unit Check Status Modifier, Unit Check is the signal that conditions a command retry operation.


The decodes that follow are active for all channels. These decodes deal primarily with the generation of share cycles and trap requests. (The decodes are called 'set GA, straight decodes'.)

GA,OR,K11--Set Diagnostic Block Share Cycle Latches
GA,OR,K22--Reset Diagnostic Block Share Cycle Latches

(refer to Maintenance Diagrams 1-46 B6)

The diagnostic block share cycle latch blocks the set/reset to the share cycle latches for all channels.
The selector-channel microtests use this line to block the share cycle latches; then the test sets up the conditions to force a share cycle. The GA,OR,K22 resets the blocking function and allows one share cycle to occur. This diagnostic confol permits the microdiagnostic to check the share-cycle controls without losing control of the microprogram.

\section*{GA,OR,K33--Diagnostic Check Reset}

This decode simulates the check reset key on the console and resets all of the channel check control latches. The check latches are reset with this GA decode to prevent the manual intervention of pressing the check reset key.

GA,OR,K44-Set Diagnostic Function Latch and Diagnostic Reset Expanded L.S.

GA, OR,KFF--Reset the Diagnostic Function Latch These two decodes are used to set and reset controls and latches in the Expanded L.S. area used by the selector channels.

\section*{GA, OR , K66--Reset the Block Multiplex UCW Sca Latch Allow Trap Latch SET/RST In Common}

GA OR K88 Set the Block Multiplex UCW Scan Latch Diagnostic Block Trap Latch SET/RST In Common Channel Board

The block-multiplexer UCW Scan Latch is used in diagnostic mode to control the set/reset to the selector-channel trap atches.


By resetting (GA, OR,K66), the block MPX UCW scan latch he selector-channel trap latches are conditioned to turn on When the set block MPX UCW Scan (GA,OR,K88) is issued, he selector-channel trap latches are blocked again. This ontrol enables the microdiagnostic to check out the trap and priority circuits in the channel (Section ENXX).

Ite: The block-multiplexer scan latch is used on ecode allows the block MPX plug card in each channel to be scanned and check the type of devices on the channel.
The plug cards are scanned so that the UCW tables in con-
trol storage can be loaded properly. Because this is the
only function of this GA decode, the diagnostic can make
use of an unused leg of the block multiplex UCW scan latch


4 Print Bypass
5
6
6 Print Bypass
7 Print Instructions


Sense Switches in LS3Bo 0 Print Exp-Act Rsits 1 Loop Test 3 Test ID
3 Test ID
0
1 *EX1 was \(2{ }^{*}\) EX2 was ru 3 *EX3 was run

Diagnostic Local Storage Assignment

Cannot Single-Cycle
Test Search
Last Tes
4 No Loop SSW
5 Feature Test
\(61=\) Read \(0=\) Write
7 Main Storage Print


Flags in LS3B3
4 Already In Test 5
6 Cycle Each Test
7 Retry Flag

Flags in LS3EO
0 No New Lin
1 Retain Overlay
2 Log Failing Test
3 Log Present
4 Extint Bit 1
5 Print Section Message
6 Printer 2 Reset
7 Restart Manuals

\section*{APPENDIX A. MAINTENANCE AIDS}
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Control-Word Bit Charts . . . . . . . . . . . . A-2
Local-Storage Map (370 Microprogram in Control}} \\
\hline & \\
\hline Storage) & A.6 \\
\hline Expanded Local Storage . & A-6 \\
\hline External Assignment Chart & A. 7 \\
\hline 3145 Feature Code Listing & A 8 \\
\hline Logic Reference & A-9, A-10 \\
\hline MST Logic Information. & A-11 \\
\hline Voltage Levels-Scoping Information & A-12 \\
\hline Gate Layout & A-13 \\
\hline Channel Cable Plug Locations & A-13 \\
\hline \multicolumn{2}{|l|}{\multirow[t]{4}{*}{\begin{tabular}{l}
Voltage Distribution. \\
Voltage Location Chart \\
Special Voltage Distribution Chart 01AF1 (Mixer Board) Special Voltage Distribution
\end{tabular}}} \\
\hline & \\
\hline & \\
\hline & \\
\hline Basic Logic Symbology . & A-15,A-16 \\
\hline \multicolumn{2}{|l|}{Documentation Summary} \\
\hline 3145 Related Manuals \& SRLs. System/370 General Group (Microfici & \[
\begin{aligned}
& A-17 \\
& A-17
\end{aligned}
\] \\
\hline New 370 Op Codes & 18 \\
\hline Diagnose Instruction Functions for the Model 145 & A-20 \\
\hline Trap Locations and Routines . & A-21 \\
\hline CPU Maintenance Aids & A-22 \\
\hline \multicolumn{2}{|l|}{Channel Maintenance Aids.} \\
\hline \multicolumn{2}{|l|}{Console-Printer Maintenance Aids} \\
\hline PR-KB Troubleshooting Hints & A-24 \\
\hline \multicolumn{2}{|l|}{Integrated File Adapter (IFA) Maintenance Aids} \\
\hline IFA Latches Logic References . IFA Sense and Status Information & \[
\begin{aligned}
& \text { A-27 } \\
& \text { A-28 }
\end{aligned}
\] \\
\hline \multicolumn{2}{|l|}{370 Microprogram Load (IMPL) .} \\
\hline \multicolumn{2}{|l|}{\multirow[b]{2}{*}{Main- and Control-Storage Maintenance Aids . . . . . A-31}} \\
\hline & \\
\hline \multicolumn{2}{|l|}{MBA Storage Analyzation Test . . . . . . . . . A-31} \\
\hline \multicolumn{2}{|l|}{Plug Card Information . . . . . . . . . . . . . A-32} \\
\hline Block Multiplex Feature Plug Cards & A-32 \\
\hline Microprogram Temporary Fix Plug Card & A-33 \\
\hline Memory Select Plug Card & A-33 \\
\hline Selector-Channel Feature Plug Card & A-33 \\
\hline Standard Clock Cards & A-33 \\
\hline Selector-Channel Feature Plug Card (Early Machine) & A-33 \\
\hline Serial Number, EC and Feature--Plug Card & \\
\hline & \\
\hline
\end{tabular}

Bit Definition of the Branch and Module-Switch Word


\section*{Bit Definition of the Branch and Link or Return Word}



\section*{Bit Definition of the Word-Move (Version 0)}



\section*{Bit definition of the Storage Word (Non-K-Addressable)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{5}{|c|}{co} & \multicolumn{6}{|c|}{C1} & \multicolumn{6}{|c|}{C2} & \multicolumn{7}{|c|}{C3} \\
\hline \begin{tabular}{l|l}
0 & 1 \\
\hline
\end{tabular} & \begin{tabular}{l|l|l|}
2 & 3 & 4 \\
\hline
\end{tabular} & 5 & 6 & 7 & 0 & 1 & 2 & 3 & 4 4 5 & \begin{tabular}{l|l}
6 & 7
\end{tabular} & 0 & 1 & 2 & 3 & 4 5 & \begin{tabular}{l|l}
6 & 7
\end{tabular} & 0 & 1 & 2 & 3 & 4 & \begin{tabular}{l|l}
5 & 6
\end{tabular} & 7 \\
\hline Storage Word & Subform & & \multicolumn{2}{|l|}{Branch High} & & \multicolumn{3}{|l|}{Data Register} & \(K\) or Inc/Dec & \begin{tabular}{l}
Stat \\
Set
\end{tabular} & \multicolumn{4}{|c|}{Address Source} & Modes & \begin{tabular}{l}
Special \\
Stat \\
Set
\end{tabular} & \multicolumn{4}{|c|}{Next Address} & & \multicolumn{2}{|l|}{Branch Low} \\
\hline 01 & \begin{tabular}{l}
000=Read Word 001=Store Word 010=Read Half Wd \(011=\) Store Half Wd 100=Read Byte 101=Store Byte 110=RDWRL/RDMP \\
100=Read Key 101=Store Key \\
Subform for (specialstat set
\end{tabular} & & \multicolumn{2}{|l|}{\(000=0\) 001=1 \(010=51\) \(011=50\) \(100=\) S2 \(101=S 4\)
\(110=S 6\) \(111=\mathrm{M6}\)} & & & & & \[
\begin{aligned}
& \hline 00=\mathrm{K}-\mathrm{Addr} \\
& 01=\text { No Addr } \\
& \quad \text { update } \\
& 10=+ \\
& 11=-
\end{aligned}
\] & \[
\begin{aligned}
& 00=- \\
& 0=52 \\
& 10=545 \\
& 11=26
\end{aligned}
\] & & & & & 00=CS 16 bit
address
\(01=\) MS
\(10=\) ADR ADJ
\(11=\) CPU prot & \[
\begin{aligned}
& \hline 00=- \\
& 010-\bar{A} \\
& 10=T \mathrm{~B} \\
& 11=\text { special } \\
& 00=- \\
& 01=-\mathrm{TH} \\
& 10=- \\
& 11=\text { special }
\end{aligned}
\] &  & & & & \({ }^{0} 0=-.\). & \(000=0\)
\(001=1\)
\(010=20\)
\(011=\) SDC
\(010=53\)
\(100=53\)
\(1010=55\)
\(110=57\)
\(111=\mathrm{M} 7\) & AL(0) \\
\hline
\end{tabular}

Bit Definition of the Storage Word (K-Addressable)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{6}{|c|}{co} & \multicolumn{8}{|c|}{C1} & \multicolumn{8}{|c|}{C2} & \multicolumn{8}{|c|}{C3} \\
\hline \begin{tabular}{l|l|l}
0 & 1 \\
\hline
\end{tabular} & 2 & 3 l & 5 & 6 & 7 & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline \begin{tabular}{l}
Storage \\
Word
\end{tabular} & \multicolumn{2}{|r|}{Subform} & \multicolumn{3}{|c|}{Branch High} & \multicolumn{4}{|c|}{Data Register} & & & K M & & & \multicolumn{3}{|l|}{Address Source} & & \multicolumn{3}{|c|}{K} & \multicolumn{4}{|c|}{Next Address} & & \multicolumn{3}{|c|}{Branch Low} \\
\hline 01 & \multicolumn{2}{|l|}{\(000=\) Read Word 001=Store Word 010=Read Half Wd 011=Store Half Wd 100=Read Byte 101=Store Byte} & \multicolumn{3}{|c|}{\begin{tabular}{l}
\(000=0\) \\
\(001=1\) \\
010=S1 \\
\(011=\) s 0 \\
100=S2 \\
\(101=\) S4 \\
\(110=\) S 6 \\
\(111=\mathrm{M} 6\)
\end{tabular}} & & & & & \multicolumn{4}{|r|}{} & & & & & & & & & & & & & \(0=-\) & & \[
\begin{aligned}
& 000=0 \\
& 001=1 \\
& 010=20 \\
& 011=- \\
& 100=53 \\
& 101=55 \\
& 110=57 \\
& 111=M 7
\end{aligned}
\] & \\
\hline
\end{tabular}

Bit Definition of the Arithmetic Word (Type 10 Byte Version)


\section*{Control-Word Bit Charts (Part 4)}

Bit Definition of the Arithmetic Word (Type 10 Fullword Version)



\section*{Bit Definition of the Arithmetic Word (Indirect Byte Type 10 or 11}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{7}{|c|}{CO} & \multicolumn{9}{|c|}{Cl} & \multicolumn{7}{|c|}{C2} & \multicolumn{8}{|c|}{C3} \\
\hline \begin{tabular}{l|l}
0 & 1
\end{tabular} & 2 & 3 & 4 & 5 & 6 & 7 & 0 & 1 & \(2 \mid 3\) & 3 & 4 & 5 & 6 & 1 & 7 & 0 & 1 & \(2 \mid 3\) & 4 & 5 & 6 & 7 & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline \multirow[t]{2}{*}{Arith Op Form} & \multicolumn{3}{|c|}{\multirow[t]{2}{*}{Form}} & \multicolumn{3}{|r|}{\multirow[t]{2}{*}{Operation or Op/AXHL}} & \multicolumn{6}{|c|}{A Source} & \multicolumn{3}{|c|}{\multirow[t]{2}{*}{Stat Set}} & \multicolumn{5}{|c|}{B Source} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{A/B Hi-Lo}} & \multicolumn{6}{|c|}{\multirow{2}{*}{Next Address}} & \multicolumn{2}{|l|}{\multirow{2}{*}{Branch}} \\
\hline & & & & & & & \multicolumn{4}{|c|}{Word} & & & & & & \multicolumn{3}{|c|}{Word} & & & & & & & & & & & & \\
\hline 10 or 11 & \multicolumn{3}{|l|}{Refer to bit definition for 10 or 11 word} & \multicolumn{3}{|l|}{Refer to bit definition for 10 or 11 word} & \multicolumn{4}{|l|}{\begin{tabular}{l}
Indirect byte addressing is specified by the value 1010 \\
1011 \\
1110 \\
1111
\end{tabular}} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& 00=- \\
& 01=- \\
& 10=+T A \\
& 11=-T A
\end{aligned}
\]} & \multicolumn{3}{|l|}{\[
\begin{aligned}
& 00=- \\
& 0=-1212 \\
& 10=S 45 \\
& 11=Z 6
\end{aligned}
\]} & Indir
is spe
1010
1011
11110
1111 & ct byt ified & ddressing the value & \multicolumn{2}{|r|}{\begin{tabular}{l}
\(00=-\) \\
01=- \\
\(10=+\) TB \\
\(11=\)-TB
\end{tabular}} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { oo=block } \\
& 01=\mathrm{L} \\
& 10=\mathrm{H} \\
& 11=\mathrm{St}
\end{aligned}
\]} & & & & & & & & \[
\begin{aligned}
& 52,53 \\
& 54,55 \\
& 56,57
\end{aligned}
\] \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \[
\begin{array}{|c|}
\hline \text { Word } \\
\text { Name }
\end{array}
\] & \[
\begin{array}{|c|}
\hline \text { LS } \\
\hline \text { Location } \\
\hline
\end{array}
\] & Byte 0 & Byte 1 & Byte 2 & Byte 3 & \[
\begin{aligned}
& X \text { and } Y \\
& \text { Line }
\end{aligned}
\] \\
\hline & 00 & & \multicolumn{2}{|l|}{General Register 0} & & X0 Y0 \\
\hline & 01 & & \multicolumn{2}{|l|}{General Register 1} & & X0Y1 \\
\hline & 02 & & \multicolumn{2}{|l|}{General Register 2} & & XOY2 \\
\hline & 03 & & \multicolumn{2}{|l|}{General Register 3} & & XOY3 \\
\hline & 04 & & \multicolumn{2}{|l|}{General Register 4} & & X0Y4 \\
\hline & 05 & & \multicolumn{2}{|l|}{General Register 5} & & XOY5 \\
\hline & 06 & & \multicolumn{2}{|l|}{General Register 6} & & X0Y6 \\
\hline & 07 & & \multicolumn{2}{|l|}{General Register 7} & & X0Y7 \\
\hline & 08 & & \multicolumn{2}{|l|}{General Register 8} & & X1 Y0 \\
\hline & 09 & & \multicolumn{2}{|l|}{General Register 9} & & X1 Y1 \\
\hline & OA & & \multicolumn{2}{|l|}{General Register A} & & X1 Y2 \\
\hline & OB & & \multicolumn{2}{|l|}{General Register B} & & X1 Y3 \\
\hline & OC & & \multicolumn{2}{|l|}{General Register C} & & X1 Y4 \\
\hline & 0 D & & \multicolumn{2}{|l|}{General Register D} & & X1 Y5 \\
\hline & 0 E & & \multicolumn{2}{|l|}{General Register E} & & X1 Y6 \\
\hline & 0F & & \multicolumn{2}{|l|}{General Register F} & & \(\mathrm{X}_{1} \mathrm{Y} 7\) \\
\hline AX & 10 & & \multicolumn{2}{|l|}{SRTN Temp Link} & & X2Y0 \\
\hline DI & 11 & & \multicolumn{2}{|l|}{Alter/Display Log Link} & & X 2 Y 1 \\
\hline RTX & 12 & & \multicolumn{2}{|l|}{Retry Link} & & \(\mathrm{X}^{2} \mathrm{Y} 2\) \\
\hline DTX & 13 & & \multicolumn{2}{|l|}{Translate Link} & & X2Y3 \\
\hline X & 14 & & Working & & & \(\mathrm{X}^{2} \mathrm{Y} 4\) \\
\hline R & 15 & & Working & & & X2Y5 \\
\hline Y & 16 & & Working & & & X2 Y6 \\
\hline Q & 17 & & Working & & & \(\times 2 \mathrm{Y} 7\) \\
\hline MA & 18 & & & & & \(\times 3 \mathrm{YO}\) \\
\hline MBS & 19 & & & & & X3 Y1 \\
\hline MX & 1A & & & & & X3 Y2 \\
\hline MC & 1B & & & & & X3 Y3 \\
\hline MD & 1 C & & & & & X 3 Y 4 \\
\hline MF & 1D & & & & & X3 Y5 \\
\hline MW & 1E & & & & & X3 Y6 \\
\hline CX & 1F & CPU & Link & Register & & X3Y7 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{6}{*}{SX 2} & Word
Name & IFA
Name & \[
\begin{gathered}
\text { LS } \\
\text { Location }
\end{gathered}
\] & Byte 0 & Byte 1 & Byte 2 & Byte 3 & \[
X \text { and } Y
\]
Line \\
\hline & GD & & 20 & & & & & X 4 YO \\
\hline & GC & & 21 & & & & Count & X 4 Y 1 \\
\hline & GM & & 22 & & \multicolumn{2}{|l|}{Protect CCW Address} & & X 4 Y 2 \\
\hline & GW & & 23 & & & & & X4 Y3 \\
\hline & GD & & 24 & & & & & X4 Y4 \\
\hline \multirow[t]{3}{*}{SX 3} & GC & & 25 & & & & Count & X4Y5 \\
\hline & GM & & 26 & & \multicolumn{2}{|l|}{Protect CCW Address} & & \(\mathrm{X}^{\mathrm{X}} \mathrm{Y} 6\) \\
\hline & GW & & 27. & & & & & X 4 Y 7 \\
\hline \multirow{4}{*}{SX 1} & GD & FD & 28 & & & & & X 5 YO \\
\hline & GC & FC & 29 & & & & Count & X5Y1 \\
\hline & GM & FM & 2 A & & \multicolumn{2}{|l|}{Protect CCW Address} & & X5 Y2 \\
\hline & GW & FW & 2 B & & & & & X5Y3 \\
\hline \multirow{20}{*}{SX 4} & GD & FA & 2 C & & & & & \(\times 5 Y_{4}\) \\
\hline & GC & FB & 2 D & & & & Count & \(\times 5\) Y5 \\
\hline & GM & FS & 2 E & & \multicolumn{2}{|l|}{Protect CCW Address} & & X5 Y6 \\
\hline & GW & FL & 2 F & & & & & \(\times 5\) Y7 \\
\hline & & & 30 & & \multicolumn{3}{|l|}{Floating-Point Register 0} & X 6 YO \\
\hline & & & 31 & & \multicolumn{3}{|l|}{Floating-Point Register 0} & \(\mathrm{X6Y1}\) \\
\hline & & & 32 & & \multicolumn{3}{|l|}{Floating-Point Register 2} & X 6 Y 2 \\
\hline & & & 33 & & \multicolumn{3}{|l|}{Floating-Point Register 2} & \(\times 6 \mathrm{Y} 3\) \\
\hline & & & 34 & & \multicolumn{3}{|l|}{Floating-Point Register 4} & X6Y4 \\
\hline & & & 35 & & \multicolumn{3}{|l|}{Floating-Point Register 4} & X6Y5 \\
\hline & & & 36 & & \multicolumn{3}{|l|}{Floating-Point Register 6} & X6 Y6 \\
\hline & & & 37 & & \multicolumn{3}{|l|}{Floating-Point Register 6} & X6Y7 \\
\hline & SO & & 38 & & & & & X7 Y0 \\
\hline & PM & & 39 & & \multicolumn{3}{|l|}{P.E. Control P.E. Code Group Alter Mask} & X7 Y1 \\
\hline & DM & & 3A & & \multicolumn{2}{|l|}{Adjustment Factor} & & X7Y2 \\
\hline & RW & & 3B & & \multicolumn{3}{|l|}{Address Adjustment Working} & X7 Y3 \\
\hline & DP & & 3 C & & \multicolumn{3}{|l|}{IFA Low-Priority Link} & X7 Y4 \\
\hline & LNK & & 3D & & \multicolumn{2}{|l|}{I-Cycle Link} & & X7Y5 \\
\hline & P4X & & 3 E & & \multicolumn{2}{|l|}{SX-4 Link Register} & & X7Y6 \\
\hline & P3X & & 3 F & & \multicolumn{3}{|l|}{SX-1, 2, 3, Link Register} & X7Y7 \\
\hline
\end{tabular}

Note: Words 28 through \(2 F\) are shown with Selector Channel designations.

\section*{Expanded Local Storage}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline EXPLS & Word Name & Byte 0 & Byte 1 & Byte 2 & Byte 3 & \begin{tabular}{l}
\[
X \text { and } Y
\] \\
Line
\end{tabular} \\
\hline 50 & 1 & Key & & \multicolumn{2}{|l|}{I -Register} & X2 Y0 \\
\hline 51 & V & & & \multicolumn{2}{|l|}{\(V\)-Register} & \(\mathrm{X}^{2 \mathrm{Y} 1}\) \\
\hline 52 & W & & & \multicolumn{2}{|l|}{W-Register} & \(\mathrm{X}^{2 \mathrm{Y} 2}\) \\
\hline 53 & U & & & \multicolumn{2}{|l|}{U-Register} & X2 Y3 \\
\hline 54 & IBU & & & \multicolumn{2}{|l|}{IBU-Register} & \(\mathrm{X}^{2 \mathrm{Y} 4}\) \\
\hline 55 & TR & & & \multicolumn{2}{|l|}{TR-Register} & X2 Y5 \\
\hline 56 & ICS & \multicolumn{3}{|l|}{I-Cycle Control Display} & & X2 Y6 \\
\hline & & \multicolumn{3}{|r|}{57 through 5 F unassigned} & , & \\
\hline 60 & G2DRL & & \multicolumn{3}{|l|}{DATA ADDR ( \(\mathrm{S} \times 2\) )} & X 4 YO \\
\hline 61 & G2DBRL & & \multicolumn{3}{|r|}{BACKUP DATA ADDR} & X4Y1 \\
\hline 62 & & & & & & X4Y2 \\
\hline 63 & & & & & & X4Y3 \\
\hline 64 & G3DRL & & \multicolumn{3}{|r|}{DATA ADDR (SX 3)} & X4Y4 \\
\hline 65 & G3DBRL & & \multicolumn{3}{|r|}{BACKUP DATA ADDR} & X4Y5 \\
\hline 66 & & & & & & X 4 Y 6. \\
\hline 67 & & & & & & X4 Y7 \\
\hline 68 & G1DRL & & \multicolumn{3}{|r|}{DATA ADDR (SX 1)} & X5 Y0 \\
\hline 69 & G1DBRL & & \multicolumn{3}{|r|}{BACKUP DATA ADDR} & X5 Y1 \\
\hline 6 A & & & & & & X5 Y2 \\
\hline 6B & & & & & & X5 Y3 \\
\hline 6 C & G4DRL & & \multicolumn{3}{|r|}{DATA ADDR (SX 4)} & X5 Y4 \\
\hline 6 D & G4DBRL & & \multicolumn{3}{|r|}{BACKUP DATA ADDR} & X5 Y5 \\
\hline 6 E & & & & & & X5 Y6 \\
\hline 6 F & & & & & & X5Y7 \\
\hline & & \multicolumn{4}{|c|}{70 through 77 unassigned} & \\
\hline 78 & SN & & & & & X7 Y0 \\
\hline 79 & PN & & & & & X7Y1 \\
\hline 7A & WK & & \multicolumn{2}{|l|}{Working Register} & & X7Y2 \\
\hline 7 B & NP & PAA byte 1, & Latched & \multicolumn{2}{|l|}{Control Control} & X7Y3 \\
\hline 7 C & DK & & & \multicolumn{2}{|l|}{Real Addr Reg} & X7 Y4 \\
\hline 7 D & SS & & & & & X7 Y5 \\
\hline 7 E & & & & & & X7 Y6 \\
\hline 7F & & & & & & X7Y7 \\
\hline
\end{tabular}

EXTERNAL ASSIGNMENT CHART
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Word Address & \begin{tabular}{l}
Word \\
Name
\end{tabular} & Byte 0 & Byte 1 & Byte 2 & Byte 3 & \[
\begin{array}{|l|l|}
\hline x y \\
\text { Line }
\end{array}
\] \\
\hline 00 & RTY & MB 2 & MB3 & ECNT & RCNT & 00 \\
\hline 01 & NO REG & NOREGO & NOREG1 & NOREG2 & NOREG3 & 01 \\
\hline 02 & DIAG & DIAGO & DIAG1 & FEAT2 & FEAT3 & 02 \\
\hline 03 & XXXXXXXX & XXXXXXXX & XXXXXXXX &  & XXXXXXXX & 03 \\
\hline 04 & SPTL & S-REG & P-REG & T-REG & L-REG & 04 \\
\hline 05 & SYS & SYSO & SYS1 & SYS2 & H-REG & 05 \\
\hline 06 & MCKB & MCKBo & MCKB1 & MCKB2 & MCKB3 & 06 \\
\hline 07 & MCKA & MCKAO & MCKA1 & MCKA2 & MCKA3 & 07 \\
\hline 08 & CPU & MODE & CFDAR & LRUM & MATCH & 10 \\
\hline 09 & CFDR & CFDR & CFDR & CFDR & CFDR & 11 \\
\hline OA & ACB & ACB0 & ACB1 & XXXXXXXX & XXXXXXXX & 12 \\
\hline OB & SW & SWO & SW1 & SW2 & SW3 & 13 \\
\hline 0 C & SPTL & S-REG & P-REG & T-REG & L-REG & 14 \\
\hline OD & SYS & SYSO & SYS1 & SYS2 & H-REG & 15 \\
\hline OE & MPX & MTO & MT1 & MB1 & MBO & 16 \\
\hline OF & DOC & T1. & TA & TT? & TE & 17 \\
\hline 10 & PSWCTL & & & MSKA & MSKB & 20 \\
\hline 11 & CTCAX & CTCAX0 & CTCAX1 & CTCAX2 & CTCAX3 & 21 \\
\hline 12 & MISC & EXTINT & & & & 22 \\
\hline 13 & CTCAY & ctcavo & CTCAY1 & CTCAY2 & CtCAY3 & 23 \\
\hline 14 & SPTL & S-REG & P-REG & T-REG & L-REG & 24 \\
\hline 15 & SYS & SYSO & SYS1 & SYS2 & H-REG & 25 \\
\hline 16 & IN & INTA & INTB & SER2 & SER3 & 26 \\
\hline 17 & DC & DCBO & DCHI & TSBO & DCHI & 27 \\
\hline 18 & ABRTY & ABRTYO & ABRTY1 & ABRTY2 & ABRTY3 & 30 \\
\hline 19 & SPTLB & SRTY & PRTY & TRTY & LRTY & 31 \\
\hline 1A & HMRTY & & HRTY & MRTY2 & MRTY3 & 32 \\
\hline 1B & CPURTY & BYDST & RTYFLG & LSDST & EXTDST & 33 \\
\hline 1 C & SPTL & S-REG & P-REG & T-REG & L-REG & 34 \\
\hline 1D & SYS & SYSO & SYS1 & SYS2 & H-REG & 35 \\
\hline 1 E & PIR & PIRO & PIR1 & PIR2 & PIR3 & 36 \\
\hline 1F & PIRM & PIRMO & PIRM1 & PIRM2 & PIRM3 & 37 \\
\hline
\end{tabular}

I. may not be used as a destination
*Not flush-through-checked
Both MCKA and MCKB are set to zero when MCKA is used as a destination
in a word-move word, with the NOREG as the source.

\section*{3145 FEATURE CODE LISTING}

ACC
CHC Channel to channel
CHMP CHANNEL TO CHANNEL OR 3215 MOD 1
DBNM SEL CHNL 4 BUF OR DIRECT CONTROL AND NO 3215
DCMP DIRECT CONTROL AND MPK
DCN4 DIRECT CONTROL AND NO SEL CHNL 4
DCT DIRECT CONTROL
DC4B DIRECT CONTROL OR SEL CHNL 4 BUFFER
DPK 3210 MODEL 2
DSNM DCT OR SEL CHNL COMMON, NO MPK
MDPK 3215 MOD 1 AND 3210 MOD 2
M 2215 AND NO DIRECT CTRLAND NO SEL CHNL 4 BUF
MNDC 3215 AND NO DIRECT CONTROL
MNSD 3215 NO SEL CHNL 4, NO DIRECT CONTROL
MPK 3215 MODEL 1
NBPF SEL CHNL 1 NO BUFFER AND NO IFA
NCHC NO CHANNEL TO CHANNEL
NDCM NO DIRECT CONTROL AND NO MPK
NDCT NO DIRECT CONTROL
NMPK NO 3215 MOD 1
SELECTOR CHANNEL 1 buFFER NO CHANNEL 2
NSB3 SELECTOR CHANNEL 2 BUFFER NO CHANNEL 3
NSB4 SELECHOR CHA
NSC2 SEL CHNL 1 NO CHNL 4
NSC3 SEL CHNL 2 NO CHNL 3
NSDM NO SX4 AND NO DCT AND NO MPK AND NO CHNL
NSX2 NO SELECTOR CHANNEL 2
NSX3 NO SELECTOR CHANNEL
NSX3 4 NO SELECTOR CHANNEL. 4
NS09 N/128K MAIN-STORAGE FRAME
N4DC NO SX4 AND NO DIRECT CONTROL
SBC WORD BUFFER COMMON
SBN2 SEL CHNL 1 bUF W/O SEL CHNL
SB2F SELECTOR CHANNEL 2 AND INTEGRATED FILE ADAPTER
SB12 SEL CHNL BUFFERED 1 AND 2
SB14 SEL CHNL 1 AND 2 AND 3 AND 4 BUF
SB1 SELECTOR CHANNEL 1 BUFFER
SB2 SELECTOR CHANNEL 2 BUFFER
SB3 SELECTOR CHANNEL 3 BUFFER
SB4 SELECTOR CHANNEL 4 BUFFER
SC1 SELECTOR CHANNEL 1
SC3 SELECTOR CHANNEL 2
SC4 SELECTOR CHANNEL 4
SC12 SEL CHNL 1 AND 2
SC12 SEL CHNL 1 AND 2
SC2F INTEGRATED FILEAD 1 OR INTEGRATED FILE ADAPTER
SDPK 3210 MOD 1 OR MOD 2 APTER SELECTOR CHANNEL 2 NO BUFFER

SFIU SEL CHANL 1 buF AND NO SEL 2, OR SEL CHANL 1 UNBUF, OR IFA WITH SEL CHNL 2 UNBUF
SF2B SEL CHNL 1 CHFL 2 UNBITH SEL OHL 2 BUF WO SEL OHN
SF3b SEL CHNL 1 bUF OR IFA WITH SEL CHNL 2 AND 3 BUF W/O SEL CHNL 4
SF2U SEL CHNL 1 UNB OR IFA WITH SEL CHNL 2 UND W/O SEL CHNL 3
SF3U SEL CHNL 1 UNB OR IFA WITH SEL CHNL 2 AND 3 UNB W/O SEL CHNL
SPK 3210 MODEL 1
INTEGRATED FILE ADAPTER
SUN2 SEL CHNL 1 UNB W/O SEL CHNL
SU14 SEL CHNL 1 AND 2 AND 3 AND 4 UNB
SINB SELECTOR CHANNEL 1 NO BUFFER
S2NB SELECTOR CHANNEL 2 NO BUFFE
S3NB SELECTOR CHANNEL 3 NO BUFFER
S4NB SELECTOR CHANNEL 4 NO BUFFER
S4DC SELECTOR CHANNEL 4 OR DIRECT CONTROL
S4DM SX4 OR DIRECT CONTROL AND MPK
SO4 MAIN STORAGE 112 K
S06 MAIN STORAGE 160 K
S75 MAIN STORAGE 208K
S08 MAIN STORAGE 256K
S09 MAIN STORAGE 384K
S10 MAIN STORAGE 512K
IBN2 SELECTOR CHANNEL 1 bUFFER NO CHANNEL 2
2BN3 SELECTOR CHANNEL 2 BUFFER NO CHANNEL 3
3BN4 SELECTOR CHANNEL 3 bUFFER NO CHANNEL 4
N2 3 CEL CHNL 1 NO CHNL 2
3CN4 SEL CHNL 3 NO CHNL 4
4BDM 3215 AND DIRECT CTRL OR SEL CHNL 4 BUFF
\begin{tabular}{|c|l|}
\hline \multicolumn{2}{|c|}{3145 ALD VERSION CODES } \\
\hline CODE & \multicolumn{1}{|c|}{ FEATURE } \\
\hline 000 & lASIC \\
001 & MATRIX PRINTER (3215) \\
003 & IFA \\
004 & SELECTOR CHANNEL (WORD BUFFER) \\
005 & SELECTOR CHANNEL (NO WORD BUFFER) \\
\hline
\end{tabular}

LIST OF DEVELOPMENT TERMS THAT MAY APPEAR IN THE LOGICS

\section*{Previous}

SPF SYSTEM PRIME FILE
LDF LOAD DIAG FILE

Present
a integrated file adapter
CF CONSOLEFILE
\begin{tabular}{|c|c|}
\hline A BYTE ASM CTRLS & ba011 \\
\hline A BYTE ASM B Entry & BA015 \\
\hline A BYTE ASM BYTE 0 BITS P-7 & BA021-BA022 \\
\hline A BYTE ASM BYTE 1 BITS P-7 & BA023-BA024 \\
\hline A BYTE ASM BYTE 2 BITS P-7 & BA025-BA026 \\
\hline A BYTE ASM BYTE 3 BITS P-7 & BA027-BA028 \\
\hline A BYTE CTRLS S/R & bA013 \\
\hline ACB M REG COMP & MC013 \\
\hline ACB REG BYTE 0 & MC015-MC017 \\
\hline ACB REG BYTE 1 & MC016 \\
\hline ADR.ADJ. Controls & мт011-MT015 \\
\hline ADR ADJ.TO L.S. & мтоз6-Мт037 \\
\hline ADR ADJ MATCH & мT311-MT345 \\
\hline ADR. ADJ Regs 0-8 & MT111-MT134 \\
\hline alu function ctrls & AC011 \\
\hline ALU GATE BA2 \& BA3 HI \& LO TO ALU 2 \& 3 & BK011 \\
\hline ALU BUS BYTE 3 BITS 0-7 & AL113-AL123 \\
\hline ALU BUS BYTE 2 BIT 0.7 & AL133-AL143 \\
\hline ALU HI INPUT ASM CTRLS & BB111 \\
\hline ALU LO INPUT ASM CTRLS & B8121 \\
\hline aLU A SW CTRLS \& ALUS/R & AC014 \\
\hline ALU A SW GATE CTRLS & AC012 \\
\hline ALU A InPUT PARITY GATES & AM011-AM012 \\
\hline ALU 2 A InPut bits 4.7 & AL131-AL132 \\
\hline ALU 2 A INPUT BITS 0-3 & AL141-AL142 \\
\hline ALU 3 A INPUT BITS 4.7 & AL111-AL112 \\
\hline ALU 3 A INPUT BITS 0-3 & AL121-AL122 \\
\hline alu carry-in latches & AM014 \\
\hline ALU CARRY \& COMPL CTRLS & AC013 \\
\hline ALU 16 Bit Carry lookahead & AH015 \\
\hline ALU PARITY PREDICT \& 4 BIT HS CHECK & AL117-AL127 \\
\hline ALU PARITY PREDICT \& 4 BIT HS CHECK & AL137-AL147 \\
\hline alu logical check & AD011 \\
\hline ALU HS ERROR LATCHES & AM013 \\
\hline alu decimal ctrls & AD012 \\
\hline ALU 24 BIT HS TRANSMITS \& CARRIES & AL135-AL145 \\
\hline ALU 34 BIT HS TRANSMITS \& CARRIES & AL115-AL125 \\
\hline ALU3 4 BIT GROUP CARRY COLLECTION FS & AL116-AL126 \\
\hline ALU 24 BIT GROUP CARRY COLLECTION FS & AL136-AL146 \\
\hline A-REG BYTE 0 BITS P-4 & RA111-RA112 \\
\hline A-REG BYTE 0 BITS 5-7 & RA121 \\
\hline A-REG BYTE 1 BITS P-4 & RA122-RA 131 \\
\hline A-REG BYTE 1 BITS 5-7 & RA132 \\
\hline A-REG BYTE 2 BITS P-4 & RA141-RA 162 \\
\hline A-REG BYTE 2 BITS 5-7 & RA151 \\
\hline A-REG BYTE 3 BITS P-4 & RA 152-RA 161 \\
\hline A-REG BYTE 3 BITS 5-7 & RA162 \\
\hline B BYTE ASM CTRLS & BA012 \\
\hline B BYTE CTRLS S/R & BA013 \\
\hline B BYTE ASM 28 INPUT ASM BITS P-7 & BB112-BB123 \\
\hline B BYTE ASM 38 INPUT ASM BITS P-7 & BB113-bB122 \\
\hline BACK UP ASM BYTE 1 BITS P-7 & RR126-RR128 \\
\hline BACK UP ASM BYTE 2 BITS P-7 & RR136-RR138 \\
\hline BACK UP ASM BYTE 3 BITS P-7 & RR146-RR148 \\
\hline BACK UP REG BYTE 0 BITS P-4 & RR116-RR117 \\
\hline BACK UP REG BYTE 1 bits P-7 & RR121-RR123 \\
\hline BACK UP REG BYTE 2 BITS P-7 & RR131-RR133 \\
\hline BACK UP REG BYTE 3 BITS P-7 & RR141-RR143 \\
\hline BASIC ASM BYTE 0 BITS P-7 & G8611-GB612 \\
\hline BASIC ASM BYTE 1 BITS P-7 & G8621-GB622 \\
\hline BASIC ASM BYTE 2 BITS P-7 & G8631-GB632 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline BASIC ASM BYTE 3 BITS P-7 & G8641-GB642 \\
\hline B-REG BYTE 0 BITS P-4 & RA113-RA114 \\
\hline B-REG BYTE 0 BITS 5-7 & RA123 \\
\hline B-REG BYTE 1 BITS P-4 & RA124RA 133 \\
\hline B-REG BYTE 1 BITS 5-7 & RA134 \\
\hline B-REG BYTE 2 BITS P-4 & RA143-RA 144 \\
\hline B-REG BYTE 2 BITS 5-7 & RA153 \\
\hline B-REG BYTE 3 BITS P-4 & RA154RA 163 \\
\hline B-REG BYTE 3 BITS 6-7 & RA164 \\
\hline b SOURCE BRANCH HI decode a & RM211-RM213 \\
\hline b Source branch lo decode a & RM212-RM2 13 \\
\hline b SOURCE BRANCH HI decode b & RM221 \\
\hline b SOURCE bRANCH LO decode b & RM222 \\
\hline BL1 \& BL2 DEC & MT034-MT035 \\
\hline BLOCK 1 COMP TO BL SIZE & мтозз \\
\hline BLOCK 1 \& BLOCK 2 WORK REG & мT021-MT027 \\
\hline BRANCH HI-LO GATING 8 & RM223 \\
\hline branching ctrls & RM042 \\
\hline CF Clock ctrls lights ind & KF042-KF054 \\
\hline CF COMmAND REG CTRLS \& DECODE & KF022-KF026 \\
\hline CF COMMAND REG & KF034 \\
\hline CF DATA REG bYte 0 & KF014 \\
\hline CF DATA REG BYTE 1 & KF015 \\
\hline CF DATA REG BYTE 2 & DK016 \\
\hline CF data reg byte 3 & KF017 \\
\hline CF da compare & KF032 \\
\hline CF DATA CHECK & KF011 \\
\hline CF DISPLAY CHECKS & KF035-KF041 \\
\hline CF DISK AdDr Reg & KF031 \\
\hline CF INTERFACE TO 23FD & Ss011 \\
\hline CF READY \& HEAD CTRLS & KF021 \\
\hline CF TRACK INC DEC CTRLS & KF033 \\
\hline CFSHIFT REG & KF012-KF013 \\
\hline CLOCK START CTRLS OSCILLATOR \& DRIVE & KC021-KC253 \\
\hline CLOCK SYNC CHECK & RE045 \\
\hline CLOCK SYNC GATING & RD023 \\
\hline CONSOLE ADDR COMPARE & PA341-PA351 \\
\hline CONSOLE CPU LAMPS \& DRIVERS & PL141 \\
\hline CONSOLE CPU SYS CHECK & PL142 \\
\hline CONSOLE LDF CHECKS LAMPS \& DRIVERS & PL161-PL162 \\
\hline CONSOLE MATCH CIRCUITS & PM011 \\
\hline CONSOLE PUSH BUTTON \& ROTARY & PA251-PA331 \\
\hline CONSOLE ROLLER SW A REG DISPLAY & PL101-PL132 \\
\hline CONSOLE SW DATA ENTRY A \& B & PA011-PA211 \\
\hline CONSOLE SW DATA ENTRY C \& D & PA021-PA221 \\
\hline CONSOLE SW DATA ENTRYE \& F & PA031-PA231 \\
\hline CONSOLE SW DATA ENTRY G \& H & PA041-PA241 \\
\hline CONSOLE SWITCHES MISC & PA051-PA 101 \\
\hline C-reg assembly & RC112-RC122 \\
\hline C-REG ASSEmbler & RC162-RC172 \\
\hline C-REG ASSEmbler & RC 182-RC192 \\
\hline C-REG ASSEMBLER & RC142-RC152 \\
\hline C-reg assembler & RC132-RC134 \\
\hline C-REG CTRLS \& SDBO & RC091-RC093 \\
\hline C-REG BYTES 0-3 BIT P & RC111 \\
\hline C-REG BYTES \(0-3\) Bit 0 & RC121 \\
\hline C-REG BYTES 0-3 BIT 1 & RC131 \\
\hline C-REG BYTES 0-3 BIT 2 & RC141 \\
\hline C-REG BYTES 0-3 BIT 3 & RC151 \\
\hline C-REG BYTES 0-3 BIT 4 & RC161 \\
\hline C-REG bYtes 0-3 BIT 5 & RC171 \\
\hline C-REG BYTES 0-3 BIT 6 & RC181 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline RC191 & Ext decode bfr \\
\hline DC011-DC012 & ext destination decode \\
\hline DC013-DC014 & EXt destination address lt \\
\hline DC021-DC022 & EXT DEST X DECODE \\
\hline DC023 & EXT dest y decode \\
\hline BK012 & ext feature source decode \\
\hline KD011-KD015 & Ext.interrupt reg \\
\hline PB011-PB015 & EXP EXT ASM BYTE 0 BITS P-2 \\
\hline P8021-P8025 & EXP EXT ASM BYTE 0 BITS 3-6 \\
\hline P8031-P8035 & EXPEXTASM BYTE 0 BIT 7 \\
\hline PB041-PB045 & EXP EXT ASM BYTE 1 BITS P \& 0 \\
\hline RA115-RA116 & EXP EXT ASM BYTE 1 BITS 2.4 \\
\hline RA125 & EXP EXT ASM BYTE 1 BITS 1 \& 5 \\
\hline RA126-RA135 & EXP EXT ASM BYTE 1 BITS 6 \& 7 \\
\hline RA 136 & EXP EXT ASM BYTE 2 BITS P-2 \\
\hline RA145-RA146 & EXP EXT ASM BYTE 2 BITS 3-6 \\
\hline RA155 & EXP EXT ASM BYTE 2 BIT 7 \\
\hline RA156-RA165 & EXP EXT ASM BYTE 3 BITS P \& 0 \\
\hline RA166 & EXP EXT ASM BYTE 3 BITS 2-4 \\
\hline WR071 & EXP EXT ASM BYTE 3 BITS 1 \& 5 \\
\hline JA021-JA 131 & EXP EXT ASM BYTE 3 BITS 6 \& 7 \\
\hline RD021,RD024 & FEATURE BYTES 1 \& 2 \\
\hline RD022 & FTC ERROR BITS P-1 \\
\hline KD111-KD112 & FTCERROR BITS 6-7 \\
\hline WP011-WP012 & FLUSH THRU CHECK ERROR \\
\hline PD012-PD013 & FTC ERROR \(1 \mathrm{~S} / \mathrm{R}\) \\
\hline PDO15 & FTC ERROR 2 \\
\hline PD021-PD022 & FTCERROR 3 \\
\hline PD031-PD121 & FTC ERROR 4 \\
\hline WP011-WP022 & FTCERROR 5 \\
\hline PA361-PA381 & FTC ERROR 6 \\
\hline MT014 & H-REG BITS 0-7 \\
\hline RM812 & h-reg back-up reg \\
\hline RE361-RE362 & H-REG PARITY CHECK \\
\hline BE111-BE121 & 1 BACk-up \\
\hline BE151-BE161 & 1 buFFERS \\
\hline BE 112-bE113 & 1 BUFF CNTLS \\
\hline BE114BE122 & i cyc. control gen. \\
\hline BE123 & PRE-ADDR ASSY \\
\hline BE132 & I-CYCLE CONTROLS \\
\hline BE124 & I-CYCLE ERROR LATCHES \\
\hline BE133 & I Reg \\
\hline BE134 & K ASM BITS 0-7 LATCHES \\
\hline BE142-BE 143 & K ASM FORCE BITS P,5-7 \\
\hline BE146-BE 152 & KEY REG \\
\hline BE153 & L-REG BITS P-7 \\
\hline BE 153-BE 154 & L-reg back-up reg \\
\hline BE162 & LOGICAL ADR. DISP. ASSY \\
\hline BE163 & LRU \\
\hline BE164 & LS Controls \\
\hline RC211-RC212 & LS GATES BYTES 0-3 \\
\hline RC221-RC222 & LS A DEST ADDR LT X \\
\hline RC231-RC232 & LS A DEST ADDR LTY \\
\hline RC241-RC242 & LA A B FAST \(\times\) ADDRESS \\
\hline DE001-DE002 & LA A FAST Y ADDRESS \\
\hline DE003-DE004 & LS A SLOW X ADDR ASM \\
\hline DE005-DE006 & LS A SLOW Y ADDR ASM \\
\hline DE011-DE012 & LS B DEST ADDR LT \(\times\) \\
\hline DE013-DE014 & LS B DEST ADDR LTY \\
\hline DE015-DE016 & LS B FAST Y ADDRESS \\
\hline RM813 & LS B SLOW \(\times\) ADDR ASM \\
\hline RR119-RR129 & LS B SLOW Y ADDR ASM \\
\hline & LS MISC X ADDRESS CTRLS \\
\hline
\end{tabular}

RR139-RR149 DE021-DE023
DE022-DE024 DEE22-D
DEO26 DE025-DE027 DF011-DF016
JA011-JA012 BF112-BF113 BF114-BF 122 BF 123
BF 132 BF \({ }^{\text {BF }} 132\)
BF 123 -BF 124
DF BF 133
BF 134
BF134
BF
BF 1424 -BF 143
BF 144 BF 152 \({ }_{8 F 144} \mathrm{BF} \mathrm{BF}^{2}\)
\begin{tabular}{l} 
BF \\
BF 162 \\
\hline
\end{tabular}
\({ }^{\text {BF }} 153\)-BF 154
BF163
BF 164
RDO51-RDO72
RA125-RA156
RA166
REO25
RA 126 -RA 127
RA 136 -RA 137
RA 146 -R
RA157
RA 167
RH022-RH023
RR125
RH021
RH021
RV111-RV315
RU111-RU128
RU041-RU045 RUO41-RUO45
RUO31-RUO36
RUO51-RU052 RU051-RU
RU053
RU054
RU054
RV11-RV315
BK015 BK015
BK014
RV111-RV315
RL011
RR144
RTO42-
RR144-MT093
MT022-MT216
MT211-MT216
MT211-MT2
MB111-RCO92
LCO11
LA212
LA222
LA211
LA221
LA232
LA121-LA127
LA231
LA241
LA221-LA024
\begin{tabular}{|c|c|}
\hline LS MISC Y ADDRESS CTRLS & LA031-LA034 \\
\hline LS 64×18 MONO BUFFER & LA311-LA347 \\
\hline LS SEL CHAN ADDR FORCE & B8012 \\
\hline LA A B Compare error 1 \& 2 & RA117-RA 127 \\
\hline LS A B COMPARE ERROR 3 \& 4 & RA137-RA 147 \\
\hline LS A B Compare error 5 \& 6 & RA157-RA 167 \\
\hline manual store display & KM011-Kм031 \\
\hline mask a-reg 4 Intro reg & RJ011 \\
\hline MASK B-REG 4 INTRA REG & RJO12 \\
\hline mCK-reg ctrls & RE011-RE015 \\
\hline MCK-REG A BYTE 0 BITS P-7 & RE021-RE022 \\
\hline MCK-REG A BYTE 1 BITS P-7 & RE022-RE024 \\
\hline MCK-REG A BYTE 2 BITS P-7 & RE031-RE033 \\
\hline MCK-REG A BYTE 3 BITS P-7 & RE034-RE036 \\
\hline mCK COUNTER & RE053 \\
\hline MCK-REG B BYTE 0 bits P-7 & RE041,RE045 \\
\hline MCK-REG B BYTE 1 bITS P-7 & RE045,RE046 \\
\hline MCK-REG B BYTE 2 BITS P-7 & RE051,RE053 \\
\hline mCk-REG B BYte 3 & RE052 \\
\hline MEMORY CTRL & MS011-MSO15 \\
\hline m-reg data gates a \& b & RM111-RM114 \\
\hline m-REG dATA GATES A \& B & RM114-RM 124 \\
\hline M-REG SET-RESET CTRLS & RM112-RM113 \\
\hline M-REG SLT-RESET CTRLS & RM122 \\
\hline M-REG LATE SET-RESET CTRLS & RM123 \\
\hline M-REG dup Check asm & RM061-RM064 \\
\hline M-REG DUP CHECK & RD024 \\
\hline mb-REG BYTE 2 BITS P-7 & RM035 \\
\hline MB-REG BYTE 3 BITS P-3 & RM073 \\
\hline M1.REG & MC011-Mc022 \\
\hline M2 REG BYTE 1 CTRL & MC014 \\
\hline M2-REG BACK-UP & RR135 \\
\hline M 3 -REG PRE ASM P-7 & RM021 \\
\hline M2-REG BYTE 2 BITS P-3 & RM031-RM033 \\
\hline M3-REG BYTE 2 BITS 47 & RM032 \\
\hline M3-REG BITS P,0,2 & RM041-RM043 \\
\hline M3-REG BITS 1,3 & RM044 \\
\hline M3-REG BITS 6 -7 & RM052 \\
\hline MR-BITS 45 ASM A & RM214-RM215 \\
\hline M3-BITS 45 ASM B & RM224-RM225 \\
\hline M 3 -REG PARITY GEN \& CHECK & RM065 \\
\hline m 3 -reg back-up & RR145 \\
\hline MPX INTERFACE & WA011 \\
\hline MPX CHANNELTAGS \& REG \& DECODE & FA011-FA151 \\
\hline NO REG BLOCK TO A REG ONLY & \\
\hline N2-REG BYTE 2 BITS P-2 & RM033 \\
\hline N2-REG BYTE 2 BITS 3-7 & RM034 \\
\hline N3-REG BITS P-7 & RM045-RM052 \\
\hline NSP ReG & MT031-MT032 \\
\hline Preg & RP011-RP012 \\
\hline P-reg back-up reg & RP124 \\
\hline p-reg parity prediction & RP015 \\
\hline plug on term & ZA012-zE234 \\
\hline Priority decode & RH013 \\
\hline RETRY BFR & RR021 \\
\hline RETRY COUNTER & RH031 \\
\hline RETRY FLAGS & RR012 \\
\hline RETRY HM BYTE 0 & RR115 \\
\hline retry reg ctrl & RR011-RR012 \\
\hline RETRY CODE CTRLS & G8711-G8713 \\
\hline RETRY-DIAG-ACB ASM BYTE 0 BITS P-3 & BE211-BE212 \\
\hline RETRY-DIAG-ACB ASM BYTE 1 BITS P-7 & BE221-BE222 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline RETRY-DIAG-ACB ASM BYTE 2 BITS P-7 & BE231-BE232 \\
\hline RETRY-DIAG-ACB ASM BYTE 3 BITS P-7 & BE241-BE242 \\
\hline RETRY BACK-UP REG BYTE O BITS P-7 & RR111-RR113 \\
\hline s-branch hi-Lo ASM A & RM216 \\
\hline s-branch hi-Lo Asm b & RM226 \\
\hline s-REG CHECK & RS126 \\
\hline Stega & RS115,RS214 \\
\hline Stegb & RS125,RS221 \\
\hline S-REG BITS 0-3 & RS115-RS 125 \\
\hline S-REG BITS \(2,4,5\) STAT SET COND & RS211-RS221 \\
\hline S-REG BITS 4.7 & RS241-RS224 \\
\hline S-REG SET-RESET CTRL \& CHECK & RS112-RS114 \\
\hline s-REG SET-RESET CTRL & RS122-RS124 \\
\hline s-REG SET-RESET CTRL & RS212-RS222 \\
\hline s-reg operation decode & RS111-RS 121 \\
\hline s-reg back-up reg & RR114 \\
\hline SDBI DRIVER BYTE OEXTERNAL & MB151 \\
\hline SdBi driver byte 1 External & MB161 \\
\hline SDBI DRIVER BYTE 2 EXTERNAL & MB171 \\
\hline Sdbidriver byte 3external & MB181 \\
\hline SDBI DRIVER BYTE 0 INTERNAL & MB111 \\
\hline SDBI DRIVER BYTE 1 INTERNAL & MB121 \\
\hline SDBI DRIVER BYTE 2 Internal & MB131 \\
\hline SDBI DRIVER BYTE 3 INTERNAL & MB141 \\
\hline SDBO PRE ASSEMBLER & RC113-RC123 \\
\hline SDBO PRE ASSEMBLER & RC133-RC143 \\
\hline SDBO PRE ASSEMBLER & RC153-RC163 \\
\hline SDBO PRE ASSEMBLER & RC173-RC183 \\
\hline SDBO PRE ASSEMbler & RC193 \\
\hline sdbo ASSEmbler & RC114-RC124 \\
\hline SDbo ASSEMbLER & RC134-RC144 \\
\hline SDbo ASSEMbler & RC154-RC164 \\
\hline SDbo ASSEMbLER & RC174-RC184 \\
\hline SDBO ASSEMbLER & RC183-RC184 \\
\hline SDBO INTERCEPTOR & RV011-RV015 \\
\hline SP PARITY \& PAA CNTL & RV021-RV024 \\
\hline Storage word decode & DC031-DC032 \\
\hline STP STACK & MS115-MS621 \\
\hline STP X, Y DRIVE \& TIMING & MS111-MS114 \\
\hline SYS REG BYTE 0 & RSO11 \\
\hline SYS Reg byte 1 & RS012 \\
\hline SYS REG bYte 2 & RS013 \\
\hline ta reg doc console & PD011 \\
\hline tt reg doc console & PD014 \\
\hline timer & CH113 \\
\hline timer & CH111-CH112 \\
\hline timer osc drive & CT111 \\
\hline timer decode & PM014 \\
\hline timer Card 2 CTRLS & CH021-CH022 \\
\hline time of day advance ctrls set ctrls & CT111-CT112 \\
\hline TIME OF DAY CLOCK OSCILLATOR \& DELAY & CT011-CT115 \\
\hline TIME OF DAY CLOCK DETECT \& BITS ASM & CT113-CT114 \\
\hline TIME OF DAY HI TO LO BYTE 0 BITS 0-5 & CT211-CT212 \\
\hline TIME OF DAY HITO LO BYTE OBITS 6-7 & CT213 \\
\hline TIME OF DAY HI TO LO BYTE 1 BITS 0-1 & CT213-CT214 \\
\hline TOD SPF ASM GATING BYTE 0 BITS 0-7 & CT214 \\
\hline TOD PARITY PREDICT BYTE 0 & CT214 \\
\hline TOD PARITY PREDICT BYTE 1 & CT225 \\
\hline TOS HIL LO BYTE 1 BITS \(1-5\) & CT221-CT222 \\
\hline TOD HIL LO BYTE 2 BITS 0-1 & CT221-CT223 \\
\hline TOD SPF ASM GATING BYTE 1 BITS 1-7 & CT224 \\
\hline TOD SPF ASM GATING BYTE 2 BITS 1-2 & CT224 \\
\hline TOD CTRS BYTE 2 BITS 4-7 & Ст311-Ст312 \\
\hline TOD CTRS BYTE 3 BITS 1-4 & Ст312-Ст313 \\
\hline TOD CTRS BYTE 3 BITS 5-7 & CT314 \\
\hline TOD ASM BYTE 2,3 PARITY GEN \& GATES & ст315-Ст316 \\
\hline TOD BYTE 3 BITS 3-7 & CT317 \\
\hline T-REG INPUT & RTO11
TR012 \\
\hline
\end{tabular}
\begin{tabular}{|c|}
\hline EG BITS 4 \\
\hline T-REG ASM \& 2 REG ENT \\
\hline T-REG PARITY PREDIC \\
\hline t-reg back-up reg \\
\hline TRAP ADDRESS LT \\
\hline TRAP ADDRESS BYTE 3 BITS 3-4 \\
\hline TRAP ADDRESS BYTE 3 BITS 5-P \\
\hline TRAP CTRL SIGNAL DRIVERS \\
\hline trap cycle lt \\
\hline trap reolt \\
\hline U2 REG, OP \& OPDEC. \\
\hline U3 REG, IMM. BYTE \\
\hline \(\checkmark\) reg \\
\hline W reg \\
\hline Z REG BYTE 0 Bits 0-7 \\
\hline ZREG BYTE 0 \& 2 BiT P \\
\hline Z REG BYTE 1 BITS 0-7 \\
\hline ZREGBYTE 1 \& 3 BIT P \\
\hline Z REG BYTE 2 BITS 0.7 \\
\hline Z REG BYTE 3 BITS 0.7 \\
\hline Z Reg gate ctris \\
\hline Z-reg to areg ctrls \\
\hline z-reg reset \\
\hline z-REG COMBINATIONS EQUAL \\
\hline Storage (SO001-SOO2O) \\
\hline ADR. \& INST. TO STOR \\
\hline data to stor \\
\hline delay line \\
\hline error dec \\
\hline INST.EXIT TO SYS. \\
\hline PARITY OUT GEN \\
\hline read gen \\
\hline SAR \\
\hline SDBI SDBO INT-EXT \\
\hline SDBO INT. \& EXT. \\
\hline SDR \\
\hline SDBO BYTES 0.7 EXT-INT \\
\hline STOR. CLOCK \\
\hline syndrone gen \\
\hline \\
\hline Ite Gen \\
\hline SELECT \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline RT013 & IFA \\
\hline RT014 & ADDR. MARK \\
\hline RP013-RP015 & ADR ADJ. CONTROL \\
\hline RR134 & bCA REG. \\
\hline RH014 & BIT RING \\
\hline RH017 & byte Counter \& decodes \\
\hline RH018 & CC HWD ERR.LAT. \\
\hline \({ }^{\text {RH016 }}\) & CC reg. force \\
\hline RH021 & CC DEC \& CNTL \\
\hline RH012-RH015 & ce TEST SW \\
\hline RU011-RU016 & CE CONTROLS \\
\hline RU021-RU026 & CLOCK PHASE GEN. \\
\hline RV111-RV315 & COMPARE GATE \& DATA \\
\hline RV111-RV315 & CONTROLTAG \\
\hline AL134-AL144 & cyc code reg \\
\hline AL137-AL147 & data \& CMD OVERrun \\
\hline AL114AL124 & data CK \\
\hline AL117-AL127 & diag. assembler \\
\hline AL 134 AL 144 & FCH Reg \\
\hline AL114AL124 & FCL \& Fbo reg \\
\hline ACO15 & FCS REG \\
\hline RA012 & FDR \& FOP REG \\
\hline RA013 & FED REG \\
\hline \multirow[t]{2}{*}{RS213-RS221} & fhc reg \\
\hline & flag reg-ffl \\
\hline SQ600-S0601 & FMOD REG \\
\hline sa700-s0712 & FSB \& FGT PAR. GEN. \\
\hline so311-S0315 & FST REG \\
\hline so290-so292 & GATED ATTENTION \\
\hline s0800-s 0805 & HD COND. \\
\hline S0301-SQ304 & IFA ASSY WD \(20-23\) BYTE 0 \\
\hline S0261-S0262 & IFA ASSY WD 20-23 BYTE 1 \\
\hline SQ401-SQ404 * & IFA ASSY WD 20-23 BYTE 2 \\
\hline s0100-s0805 * & IFA ASSY WD 20-23 BYTE 3 \\
\hline s0900-S0915 & IFA INTERFACE \\
\hline S0202S0248 & Incorrect leng th lat \\
\hline sQ900SO915 & INDEX \\
\hline SQ407-SO410 & MISSING AM LAT. \\
\hline s0271-S0287 & MOD SEL BITS \\
\hline sQ251-s0252 & MOP REG \\
\hline & \begin{tabular}{l}
ORIENTATION LAT \\
RD, WR ERASE GATES
\end{tabular} \\
\hline GF414-G2555 & RESETS \\
\hline G8911-G8951 & Ifa retry code reg \\
\hline GA111-GA511 & SERDES READ BUFFER \\
\hline GB051-GB514 & SHARE CYC. CNTL \\
\hline GD011-GD017 & Share cyc error lat. \\
\hline GC311-GC513 & SLT \& MST CONVERTS \\
\hline \multicolumn{2}{|l|}{WA021} \\
\hline WA031 & \\
\hline WA041 & tag reg - fto \\
\hline WA051 & TRAP CONTROLS \& REQUESTS \\
\hline \multirow[t]{3}{*}{GC611-GC645} & WR. DATA \& MOP ERROR \\
\hline & WRITE CONTROL \\
\hline & WRONG LENGTH RECORD \\
\hline YD311-YD351 YD411-YD431 & 2319 MIXER BD \\
\hline YD441 & CE Panel \\
\hline YD511 & Drive select \\
\hline YD111-YD121 & INTERFACE ENTRY FROM DRIVE \\
\hline YD811 & interface exit to drive \\
\hline YD611-YD612 & Level convert \\
\hline YD711-YD721 & RD-WR COAXSW. \\
\hline YD211-YD251 & VFO \\
\hline \multirow[t]{3}{*}{z2011-z2310} & CHAN TO CHAN ADAPTER FEATURE \\
\hline & DIRECT CONTROL FEATURE \\
\hline & NOTE: SQ Logics in Area \& FTSC O \\
\hline
\end{tabular}


\section*{MST LOGIC INFORMATION}


CLOCK TIMING CHAR


\section*{CLE TIME FOR CONTROL WORD}
02.5 ns Note: Cycle times in the logic pages appear as 180, 225, 270 cycles-
47.5 ns A delay of 22.5 nanoseconds is added to each of these cycles to
29.5 ns obtain the cycle times of 202.5 to 292.5. Two delays are added to
315.0 ns obtain the 315 -cycle time. Refer to the control-word section for
details on cycle times for each word type.

\section*{SPECIAL NOTE}
- Signal lines cannot be tied down to -3V or ground
- Signal lines should not be tied up to +1.2 V directly
- Signal lines can be tied up to +1.2 V through a resistor network located on each board at the following locations.
\begin{tabular}{|c|c|c|c|c|c|}
\hline A1 & K2 B07,B08 & B1 & C4 B07,B08 & C1 & G2 B07,B08 \\
\hline A2 & C4 B07,808 & B2 & M2 B07,B08 & C2 & J2 B07,B08 \\
\hline A3 & С4 B07,B08 & 3 & H4 B07,B08 & C3 & G4 B07,B08 \\
\hline A4 & Q4 B07,B08 & B4 & K2 B07,B08 & C4 & E2 B07,B0 \\
\hline
\end{tabular}

A1 - C4 B07,B08
в3 - V3 в07,B08
C3 - J2 B07,B08

\section*{PULLING CARDS WITH POWER ON}

Most cards in the A \& B gates can be pulled out and extended or
swapped without dropping power. Exceptions to this are
1. Local-storage cards 01A - B4 - M2,P2;01A-C4-B2,C
2. Storage-protect cards - 01A-A1-H4, J4, K4,L4
3. Phase 2I Memory Cards
4. ECC Board cards 01B-A3
5. Memory select card 01A-C1F2

Note:
1. It may be necessary to IMPL after a card is extended or swapped.
2. Board covers should not be left open for an extended period of time.
(Possible false errors or thermal checks)


13

Voltage Locations On Phase 2 I STG Array Boarc
Voltages are applied to EACH card. Each card occupies two connector positions
\(\begin{array}{llll}+7 & \text { G09 } & -3 & \text { B06 } \\ +2 & \text { B04 } & \text { GND } & \text { D08/B13 }\end{array}\)
\(\begin{array}{ll}+2 & \text { B04 } \\ +1.25 & \text { D03 }\end{array}\)

Upper and Lower Row Tri-Lead Locations


MST Board (Wiring Side)
Upper row (1) are pins 11 and 13
Lower row (6) are pins 2 and 4

MST - 2 Module .. Pin Side View

- 3 Volts
\# ground
(1.2 Volts

\section*{VOLTAGE LEVELS-SCOPING INFORMATION}
1. MST voltage swing is approximately +0.4 V to -0.4 V . Depend ing on the load this signal will vary slightly.
2. Scope probes must always be grounded.
3. Lamp driver +2.0 is the up level-+0.3V is the down level.
4. Interface lines +3.0 is the up level -0.0 V is the down level.
5. All lines longer than 12 inches must be terminated (a 90 All lines longer than 12 inches must be terminated (a 90 resistor is used). These resistors may be on an MST card or
may be terminated with a POT (plug on terminator). In may be terminated with a POT (plug on terminator). In asterisk on an input line to a logic page and a note at the bottom of the page.

Example: - 1 time buffered - RT011 BB6* -
APOT is another terminator that plugs into the tri-lead cable. POTS are shown in the ZA and ZB logic pages. Missing POT an be detected by an excessive amount of oscillation on a signal level.

\(0 \mathrm{~V} \xrightarrow[-0.5 \mathrm{~V}]{\square}\)

Note: Missing POTS cause the machine to be very sensitive to noise.
6. Bad levels may appear to come from the external assemblers (BE \& BF logic) because of spare inputs. Spare inputs are left floating. This causes the output to Spear like a level.
ov \(\qquad\) Ground Reference

The output signal should not be gated anywhere during the time the signal does not pass through ground. Also, there should be a note on the logic pages involved.
7. Examples of outputs from correctly operating nets that may look as if they are double-terminated.

ov


The above wave forms are typical outputs of an AO type circuit. The double hump on the negative swing indicates chat two input AND circuits are active.

0.4 V

The above wave form is typical of A dot AND Ckt. With two nets tied together, the positive signal will pull up a negative signal.

8. The following is an example of a double-terminated net output.


\section*{gate layout}
\begin{tabular}{|c|c|c|c|}
\hline & A & B & c \\
\hline 1 & \begin{tabular}{l}
Backup Regs \\
Stg protect \\
TOD Clock \\
Sel Ch (common)
\end{tabular} & Selector Channel 1 or Integrated File Adapter & M, N, MB Regs Traps and Priorities Branch Controls Interval Timer \\
\hline 2 & Selector Channel 2
\[
{ }^{*} \text { SX4 }
\] & \begin{tabular}{l}
External Assemblers \\
Diagnostic Reg
\end{tabular} & \begin{tabular}{l}
A, B, Z, D, Regs ALU \\
FTC Latches \\
A, B Assemblers
\end{tabular} \\
\hline 3 & Selector Channel 3
\[
{ }^{*} \text { SX4 }
\] & External Assemblers & \begin{tabular}{l}
ALU Controls SPTL \\
C Reg Decode Display Assembler
\end{tabular} \\
\hline 4 & \begin{tabular}{l}
Console File \\
MPX Channel \\
System Reg \\
Printer/KBD \\
Manual Controls
\end{tabular} & \begin{tabular}{l}
C Reg SDBO \\
Secondary Ctrl Asm \\
LS 'A' Array Cards
\end{tabular} & \begin{tabular}{l}
LS Controls \\
LS 'B' Array \\
External Addressing Ctrls
\end{tabular} \\
\hline
\end{tabular}

\section*{A• GATE (CARD SIDE)}
*Several cards for Selector Channel 4 are in A2 and A3 boards
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|r|}{A} & B & c \\
\hline 1 & Selector Channel 4 Direct Control & 3215 Printer/Keyboard Channel to Channel & \\
\hline 2 & Phase 21 STG (control Stg. and high main Stg.) & \begin{tabular}{l}
Phase 21 STG \\
(112 or 160K)
\end{tabular} & \begin{tabular}{l}
Phase 21 STG \\
(208 or 256K)
\end{tabular} \\
\hline 3 & ECC & Address-Adjust Circuits I.V.W.U. I.BU, TR Regs. Logical Regs. & \begin{tabular}{l}
Channel Ctris \\
LRU Reg CPU ADDR ADJ CTRLS \\
1-Cycle Ctrl. \\
Op Code and I Buffers
\end{tabular} \\
\hline 4 & \begin{tabular}{l}
Phase 21 STG \\
(Control stg. and high main stg.)
\end{tabular} & \begin{tabular}{l}
Phase 21 STG \\
(112 or 160K)
\end{tabular} & \begin{tabular}{l}
Phase 2I STG \\
(208 or 256K)
\end{tabular} \\
\hline
\end{tabular}
'B' GATE (CARD SIDE)

Console Lamp Drivers Console-File Interface Drivers
Printer/Keyboard
Magnet Drivers \& Lamp Drivers

01F - A1
(Behind Console)

\section*{Under-Over Voltage Detect \\ Power Sequence \\ Relays \\ Thermal/CB Detect \\ Indicator Driver \\ for Power Panel}
(Below CE Power Panel)

\section*{Channel Cable Plug Locations}


DC \(=\) Direct Control
Channel-to-channel feature uses positions
A3, A4, B3, B4, C3, C4, D3, and D4.
Note: Plug the terminator cards shipped in the I/O connector rack
sockets into the appropriate positions in the last control unit on
each channel. Refer to the installation manual for each control unit to
determine the terminator location.

\section*{voltage distribution}

\section*{Voltage Location Chart}
\begin{tabular}{|c|c|c|c|c|}
\hline Regula & ogic Page & Rating & Gate & Boards \\
\hline 101 & YE310 & \[
\begin{aligned}
& +1.25 \mathrm{~V} @ 69 \mathrm{~A} \\
& -3 \mathrm{~V}
\end{aligned}
\] & A & A3, B3, C3 \\
\hline 102 & YE310 & \[
\begin{aligned}
& +1.25 \mathrm{~V} @ 69 \mathrm{~A} \\
& -3 \mathrm{~V}
\end{aligned}
\] & A & A1, B1, C1 \\
\hline 104 & YE300 & \[
\begin{aligned}
& +1.25 \mathrm{~V} @ 69 \mathrm{~A} \\
& -3 \mathrm{~V}
\end{aligned}
\] & A & A2, B2, C2 \\
\hline 107 & YE301 & \[
\begin{aligned}
& +1.25 \mathrm{~V} @ 69 \mathrm{~A} \\
& -3 \mathrm{~V}
\end{aligned}
\] & A & A4, B4, C4 \\
\hline 108 & YE300 & +6V @12A & \multicolumn{2}{|l|}{See Special Voltag Distribution} \\
\hline 109 & YE303 & \[
\begin{aligned}
& +1.25 \mathrm{~V} @ 69 \mathrm{~A} \\
& -3 \mathrm{~V}
\end{aligned}
\] & B & A1, B1, C1 \\
\hline 103 & YE300 & \[
\begin{aligned}
& +1.25 \mathrm{~V} @ 69 \mathrm{~A} \\
& -3 \mathrm{~V}
\end{aligned}
\] & B & A2 \\
\hline 106 & YE300 & +7V @69A & B & A2 \\
\hline 105 & YE300 & +1.25V @89A & B & A3 \\
\hline 110 & YE302 & +2V @250A & B & A2, A4 \\
\hline 111 & YE302 & +2V @ 250 A & B & B2, B4 \\
\hline 112 & YE302 & +2V @250A & B & C2, C4 \\
\hline
\end{tabular}
\begin{tabular}{|r|}
\hline \\
\(\square\) \\
\(\square\) \\
\(\square\) \\
\(\square\) \\
\(\square\) \\
\(\square\) \\
\(\square\)
\end{tabular}

Overcurrent Potentiometer (sealed) Overvoltage Potentionter (sealed)

Voltage Adj Potentiometer 1.25 V Voltage Adj Potentiometer 3.0V


\section*{Overvoltage Adj Potentiometer}


\section*{Usually Sealed}

\section*{Special Voltage Distribution Chart}
\begin{tabular}{|c|c|c|c|c|c|}
\hline & A-Gate & & & B-Gate & \\
\hline \multirow[t]{15}{*}{01A} & A1L1D12 & GND & 018 & A1C6D04 & +6 \\
\hline & A1L1D11 & +6 & & A1C6E03 & GND \\
\hline & A2C1D11 & +6 & & A1C6E04 & +6 \\
\hline & A2C1E12 & GND & & A1T6B04 & +6 \\
\hline & A2C1E11 & +6 & & A1T6A03 & GND \\
\hline & A3C6E04 & +6 & & A1T6A04 & +6 \\
\hline & A3C6E03 & GND & & B1N1D11 & +6 \\
\hline & A3C6D04 & +6 & & B1N1E12 & GND \\
\hline & A4L1D12 & GND & & B1N1E11 & +6 \\
\hline & A4L1D11 & +6 & & B1N6D04 & +6 \\
\hline & B1C1E11 & +6 & & B1N6E03 & GND \\
\hline & B1C1E12 & GND & & B1N6E04 & \(+6\) \\
\hline & B1C1D11 & +6 & & B1C6E03 & GND \\
\hline & B4C1E11 & +6 & \(\downarrow\) & B1C6E04 & \(+6\) \\
\hline & B4C1E12 & GND & & & \\
\hline
\end{tabular}

01AF1 (Mixer Board) Special Voltage Distribution Chart
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{3210.1} & \multicolumn{2}{|c|}{3210-11} & \multicolumn{2}{|l|}{3215} & \multicolumn{2}{|l|}{Console File} & \multicolumn{2}{|l|}{Audible Alarm} \\
\hline Pin & Voltage & Pin & Voltage & Pin & Voltage & Pin & Voltage & Pin & Voltage \\
\hline C2B08 & +6V & D2B08 & \(+6 \mathrm{~V}\) & B7D08 & GND & L2B12 & +24V & K2B08 & +6V \\
\hline С3в08 & +6V & D3B08 & \(+6 \mathrm{~V}\) & B7D13 & +24V & L2D13 & +24V & K3B08 & +6V \\
\hline С4в08 & \(+6 \mathrm{~V}\) & D4808 & \(+6 \mathrm{~V}\) & B7806 & - 3 & M2B12 & 24V Ret & F6B08 & \(+6 \mathrm{~V}\) \\
\hline J2B08 & +6V & C5B08 & \(+6 \mathrm{~V}\) & B7808 & \(+6 \mathrm{~V}\) & & & & \\
\hline J3B08 & +6V & D5B08 & +6 & M7806 & -3 & & & & \\
\hline J6B07 & 24 V Ret & G6B07 & 24 V Ret & & & & & & \\
\hline K6807 & 24 V Ret & H6B07 & 24V Ret & & & & & & \\
\hline L6D02 & +24V & M5D02 & +24V & & & & & & \\
\hline L6D13 & +24V & M5D13 & +24V & & & & & & \\
\hline L6D10 & 24 V Ret & M5D10 & 24 V Ret & & & & & & \\
\hline L6B08 & +12V & M5B08 & +12V & & & & & & \\
\hline
\end{tabular}

\section*{Phase 21 Control Regulator Card}


Sealed Potentiometer
Voltage Adj. Potentiometer

\section*{BASIC LOGIC SYMBOLOGY}

POLARITY-Is indicated by a wedge ( \(\Delta\) ) or no-wedge.
More Negative Voltage \(\quad A \gg\)
More Positive Voltage
ACTIVE LEVEL--Is the line level that conforms to the edge of Alock character for that line


AND--The output of the AND block is active only when all o its inputs are active. The letters in the block are the symbo function. The input may be mixed to any block.


OR-The output of the OR block is active only when one or more of its inputs are active.


NVERTER--The output of the inverter is of opposite potential to the input.


MPLIFIER--The amplifier provides adequate driving energy and an appropriate impedance match to other blocks. The mplitifer output is active only whe in in active. mplifier having input or output of ot at the block.


THRESHOLD--The output of the threshold is active only whe the number of active inputs reaches or exceeds the number specified in the function symbol. (N) - minimum number of ctive inputs required for an active output.


EVEN COUNT.-The output of even count (Even) is active only when an even number (such as \(0,2,4\), and 6 ) of inputs are active.


ODD COUNT--The output of odd count (odd) is active only hen an odd number (such as \(1,2,5\), and 7 ) of inputs are active.


FLIP-FLOP--The flip-flop has two stable states. One of these is the ' 1 ' state or set state: the other is the ' 0 ' state or clear state, The flip-flop block normally has two outputs. A ' 1 ' output and a ' 0 ' output. In the ALD's a line from the upper part of the block represents the ' 1 ' output and a line from the lower part of the block represents the ' 0 ' output A flip-flop can have five types ( \(S, R, J, K\), and \(T\) ) of inputs in different combinations. Inputs \(J\) and \(K\), respectivel act like inputs \(S\) and \(R\) in the flip latch except that simultaneous application of a J set and K reset will complemen the output. The T input complements each output. In the FF example a simultaneous \(\mathrm{S}-\mathrm{R}\) (set-reset) input causes output \(Y\) to follow the set ( + ) and output \(Z\) to follow the reset ( + ). If any other inputs are active during simultaneous \(S\) - \(R\) input, the outputs are undefined.


FIIP FLOP LATCH OR FLIP LATCH--The definition of this device is the same as that given for flip flop except that simultaneous application of active signals at the ' 1 ' input and the ' 0 ' input will cause the ' 1 ' output and ' 0 ' output to both go to the negative polarity or both go to the positive polarity (depending upon the characteristics of the particular circuit ype) for the duration of such simultaneous input application. Complement input is not applicable to this block


POLARITY HOLD--The output of this block will follow the data (CD) line as long as the control line is active. When the control input goes inactive the output remains at whatever polarity it possesses at that moment. The PH block may have a clear input. If so, when the clear input is active the output is nactive.
The output line is toward the top of the block. The data line is the input line toward the top of the block. The contro ine is centered on the input side of the block. The clea

\section*{ine is toward the bottom of the block.}


CONVERTER--The converter block provides the necessary conversion between two types of logic. Voltage mode to current mode, voltage to voltage, etc. An indication of input and output voltage levels, or line types, may be shown in the


INGLESHOT-The output of the singleshot becomes active when the input is active. The output remains in this state or a time characteristic of the particular block. Regardless of the length of the input signal, the singleshot always has the ime duration shown in the title area of the block. If a singleshot has more than one output not of the same duration, he block is labeled or a reference note on the page relates pin numbers to time durations


XCLUSIVE OR--The output of an exclusive OR block is active when only one of its inputs is active.


TIME DELAY--The time delay block delays a signal without distoration of the signal. The time delay symbol must alway be accompanied by the time delay.
Time delays having a delay time for the leading edge of the output that is different from the for the leading edge of are identified by the placement of an ' \(L\) ' for leading and \(A\) ' 1 ' for trailing immediately prior to the separate delay times in the block area. The input polarity at the block must be that associated with the leading edge of the output.


ООТ ВLOCK--A dot block represents an external connection of two or more nets. If one of the nets becomes active, it will force all nets to the active level. Blocks which are connected in this fashion will have a wedge ( ) or a plus ( + ) symbol under their output lines indicating the level of the active dot.

Note: Dot And blocks operate as And's-output is active only when all input nets are active.

\section*{COMPONENT BLOCKS}


EDGE OF BLOCK CHARACTER-An edge of block character alongside an FE ALD (MST) block serves the following functions
E An extender. In combination with a ' \(K\) ' input, shows that additional blocks act as inputs to the first block.
\(K\) At the output of a block, ' \(K\) ' indicates that the line connects to another output. At the output of a block And connected to an ' \(E\) ' output of another block, ' \(K\) ' indicates the nonlogical function of an extender.
\(X\) A nonlogic input or output. The driving circuit to thi input is usually a fixed voltage or bias. An X line does not influence the state of a circuit.

P A positive-going shift or pulse activates the block.
N A negative-going shift or pulse activates the block.
T A test point. Do not confuse this with ' \(T\) ' as an input voltage character


\section*{Voltage Codes}
\begin{tabular}{cc} 
Minimum Up Level (Volts) & Minimum Down Level (Volts) \\
2.5 to 2.1 & 1.9 to 1.5 \\
2.5 to 2.1 & 1.4 to 1.0 \\
1.9 to 1.6 & 1.4 to 1.0 \\
2.0 to 1.6 & 0.9 to 0.6 \\
4.0 to 3.5 & 0.5 to 0.3 \\
2.5 to 2.1 & 0.5 to 0.3 \\
2.0 t 1.6 & 0.5 to 0.3 \\
1.5 to 1.1 & 0.5 to 0.3 \\
0.7 to 0.5 & 0.4 to 0.2 \\
0.3 & -0.3 \\
-1.0 & -1.5
\end{tabular}

\section*{Block Characters}

\section*{C Control line of PH \\ CD Controlled data line of PH}
\(J\) Set line. See flip flop
Keset line. See flip flop
R Reset line
T Complement line. See flip flo
U Unloaded output
\(\times \quad\) Nonlogical line (Exm bias) Indicated off board connection or
labeled load resistor

\section*{DOCUMENTATION SUMMARY}

\section*{3145 Related Manuals \& SRL's \\ (Not Complete)}

FETOM MST Packaging, Tools \& Wiring Change Procedure FETOM Components Circuits
FETOM Power Supplies
3145 Parts Catalog
3345 Parts Catalog
3215 Parts Catalog
3210 Parts Catalog
Selectric I/O-2 Parts Catalog
23FD Integrated Theory/Maint
215 FETMM
3215 Maintenance Analysis Procedures (Order by Part Number Per 3210 Theory/Maintenanc
/Maintenance
3145 MDM Saintenance
A Guide to System \(370 / 14\)
IBM System/370 Model 145 Functional Characteristics IBM System/370 Model 145 Operating Procedures
IBM System/370 Model 145 Installation Information
Physical Planni.
IBM System/370 System Summary
IBM System/370 I/O Configurator
IBM 3210 Console Printer-Keyboard Model 2 Component Description
IBM 3215 Console Printer-Keyboard Model 1 Component Description
Emulating the IBM 1401, 1440, and 1460 on IBM System/370 Models 155 and 145 Using OS/360
Emulating the IBM 1410 and 7010 on IBM System/370 Models 155 and 145 Using OS/360
Emulating the IBM 1410 and 7010 on IBM System/370 Models 155 and 145 Using DOS/360
Emulating the IBM 1401, 1440, and 1460 on IBM System/370
DOS OLTEP

SY22-6739 SY22-2798 Y22-2799 S124.0120
S124.0107
S124.0114 S131-0024 SY26-4154 Sheet) SY24-3559 SY27-0078 SY24-3581 SY24-3580 GY24-3580 GC20-173 GC38-0015 GA22-6976

GA22.700
GA22-700 GA22-700 GA24-355

GA24-3550
GC27-6945
GC27-6946
GC33-2005
GC33-2004 GC24-508

\section*{System/370 General Group (Microfiche}

These manuals will be shipped to each System/370, on microfiche, form MID. (Initial shipment approximately two weeks before machine ship.)
\begin{tabular}{lll}
\multicolumn{1}{c}{ Document } & \begin{tabular}{l} 
Microfiche \\
Form No.
\end{tabular} & \begin{tabular}{l} 
Hard Copy \\
Form No.
\end{tabular} \\
Meters - Parts Catalog & S1B4-0056 & S124-0056 \\
Tools/Test Equipment & S1B3-0330 & S123-0330 \\
Catalog Vol. 1 & & \\
\begin{tabular}{l} 
Tools/Test Equipment \\
Catalog Vol. 2
\end{tabular} & S1B3-0438 & S123-0438 \\
SMS Instruction/Reference Manual & S2B3-6900 & S223-6900 \\
Metering-FETMM & S2B3-2728 & S223-2728 \\
FETOM Components & SYB2-2798 & SY22-2798 \\
Circuits, SLT, SLD, ASLT, MST & & \\
FETOM SLT Packaging, Tools, & SYB2-2800 & SY22-2800 \\
Wiring Change Procedures & & \\
FETOM-Power Supplies & SYB2-2799 & SY22-2799 \\
SLT, SLD, ASLT, MST & & \\
SMS Power Supply 60-Cycle & S2B5-6478 & S225-6478 \\
Transistor-Theory-Application & S2B3-6783 & S223-6783 \\
Transistor-Component Circuits & S2B3-6889 & S223-6889 \\
FETOM MST Packaging & SYB2-6739 & SY22-6739 \\
Tools and Wiring Change Procedure & &
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline operation & MNEMONIC & OP CODE & format & operands & description & Interruption & COND. CODE \\
\hline Compare logical characters under mask & CLM & BD & RS & \[
\begin{aligned}
& \hline \text { R1, M3 } \\
& \text { D2 } \\
& \text { (B2) }
\end{aligned}
\] & Second operand is compared with first operand under mask, (bits 12-15 = bytes 0-3), and result indicated in condition code. & \begin{tabular}{l}
Oper. \\
Prot. \\
Adr.
\end{tabular} & 0 = Selected byte or mask \(=0\) 1, Selected R1 Lo 2, Selected R1 Hi 3, Not used \\
\hline Compare logical long & CLCL & OF & RR & \[
\begin{aligned}
& \text { R1, } \\
& \text { R2 }
\end{aligned}
\] & \begin{tabular}{l}
1st Op compared with 2nd Op. and results indicated in cond. code. Note: R1 \& R2 designate a pair of Regs and must start with an even Reg R1, R2 (8-31) = \\
Start of comp. field \(R 1+1, R 2+1\) (8-31) \(=\) length of comp. field \(R 2+1(0-7)=\) Padding char. R1, R2, R1 + 1 (0-7) = ignored
\end{tabular} & Oper. Prot. Adr. Spec. & 0 , or both fields 0 length 1, 1st op lo 2 , 1st op hi 3, not used \\
\hline \begin{tabular}{l}
Insert Char. \\
Under \\
Mask
\end{tabular} & ICM & BF & RS & \[
\begin{aligned}
& \text { R1, M3, } \\
& \text { D2 } \\
& \text { (B2) }
\end{aligned}
\] & Bytes in contiguous order from 2 nd Op . inserted into 1st Op. under mask, (bits 12-15 = bytes 0-3) in & \begin{tabular}{l}
Oper. \\
Prot. \\
Adr.
\end{tabular} & \begin{tabular}{l}
All \\
0 , inserted \\
B1 \(=0\), or \\
mask is 0 \\
1, 1st bit of \\
field \(=1\) \\
2, 1st bit of \\
field \(=0\) \\
0 , not used
\end{tabular} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline operation & mNEmONIC & OP CODE & format & operands & description & interruption & COND. CODE \\
\hline Load Control & LCTL & B7 & RS & \[
\begin{aligned}
& \hline \text { R1, R3, } \\
& \text { D2 } \\
& \text { (B2) }
\end{aligned}
\] & Control Regs. specified by R1 (start) and R3 (ending) are loaded from location designated by D2 (B2). & \begin{tabular}{l}
Oper \\
Privileged \\
Op. \\
Prot. \\
Adr. \\
Spec.
\end{tabular} & Unchanged \\
\hline Move Long & MVCL & DE & RR & \[
\begin{aligned}
& \text { R1 } \\
& \text { R2 }
\end{aligned}
\] & 2nd Op. is placed in 1st. Op. location Note: Specs. of R1 \& R2 are the same as CLCL inst. & Oper. Prot. Adr. Spec. & 0,1 st \& 2nd Op. count are \(=1,1\) st Op. Cnt. Iow 2, 1st Op. Cnt. hi 3, no movement, destructive overlap \\
\hline Set Clock & SCK & B204 & SI & \[
\begin{aligned}
& \hline \text { D1 } \\
& \text { (B1) }
\end{aligned}
\] & 8-byte field spec. by \(\mathrm{D} 1(\mathrm{~B} 1)\) is placed in the TOD clock ( \(0-51\) bits used) & \begin{tabular}{l}
Oper. \\
Privileged \\
Op. \\
Prot. \\
Adr. \\
Spec.
\end{tabular} & \begin{tabular}{l}
0, C̈lk. valid \\
1, Clk. valid \\
2, not used \\
3, Clk not operational
\end{tabular} \\
\hline Shift and Round & SRP & FO & ss & \begin{tabular}{l}
D1 \\
(L1, \\
B1), \\
D2 \\
(B2), \\
13
\end{tabular} & \begin{tabular}{l}
1st Op. is shifted in the direction and no. of digit positions specified by 2nd Op 1st \(O p\) is rounded by factor 13 on right shifts. \\
Note: \\
D2 + B2 bit 27-31 \\
= no. of shifts \\
Bit \(26=0=\) \\
left shift \\
Bit \(26=1=\) \\
right shift
\end{tabular} & \begin{tabular}{l}
Oper. \\
Prot. \\
Adr. \\
Data \\
Dec. \\
Over- \\
Flow
\end{tabular} & \begin{tabular}{l}
0 , result is 0 \\
1, result <0 \\
2, result >0 \\
3, result \\
overflows
\end{tabular} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline operation & MNEMONIC & OP CODE & FORMAT & operands & description & Interruption & COND. CODE \\
\hline \begin{tabular}{l}
Start I/O Fast \\
Release
\end{tabular} & SIOF & \[
\begin{aligned}
& 9 \mathrm{C}+ \\
& \text { Bit } 15 \\
& =1
\end{aligned}
\] & SI & \[
\begin{aligned}
& \hline \text { D1 } \\
& \text { (B1) }
\end{aligned}
\] & Non-block multiplex mode: Same as SIO. Block-multiplex mode: SIO is started if subchannel, channel are available or in interrupt pending state \& no exceptional condition has been detected & Privileged Op. & \begin{tabular}{l}
\(0,1 / 0\) operation initiated \& channel proceeding with execution \\
1, CSW stored \\
2, Channel or sub-channel busy \\
3, not op.
\end{tabular} \\
\hline Store Channel ID & STIDC & B203 & SI & \[
\begin{aligned}
& \hline \text { D1 } \\
& \text { (B1) }
\end{aligned}
\] & Information identifying the designated channel is stored in 4 byte field at MS 168 0-3 Type 4-15 Channel Model No. 16-31 Max. IOEL Length & Oper. Privileged Op. & \begin{tabular}{l}
0 , ID stored \\
1, CSW \\
stored \\
2, Chan. busy, \\
no store \\
3, not oper.
\end{tabular} \\
\hline \begin{tabular}{l}
Store Char. \\
Under \\
Mask
\end{tabular} & STCM & BE & RS & \[
\begin{aligned}
& \hline \text { R1, M3, } \\
& \text { D2 } \\
& \text { (B2) }
\end{aligned}
\] & 1st Op. bytes, selected by mask (bit 12-15 = bytes \(0-3\) ) are placed in 2nd Op. field in contiguous order. & \begin{tabular}{l}
Oper. \\
Prot. \\
Adr.
\end{tabular} & Unchanged \\
\hline Store Clock & sTCK & B205 & SI & D1
(B1) & Value of T.O.D. clock is stored in 8 byte field designated by D1 (B1) & Oper. Prot. Adr. & \begin{tabular}{l}
0, Clock in set state \\
1, not set state \\
2, error state \\
3, (not valid for \\
3145)
\end{tabular} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline operation & MNEMONIC & OP CODE & format & OPERANDS & description & Interruption & COND. CODE \\
\hline Stored CPU ID & STIDP & B202 & SI & D1
(B1) & CPU data stored in 8-byte field designated by D1 (B1) 0-7 Reserved 8-31 CPU Serial 32-47 CPU Model 48-63 Max. MCEL Length & \begin{tabular}{l}
Oper. \\
Privileged \\
Op. \\
Prot. \\
Adr. \\
Spec.
\end{tabular} & Unchanged \\
\hline Store Control & STCTL & B6 & RS & \[
\begin{aligned}
& \text { R1, R3 } \\
& \text { D2 } \\
& \text { (B2) }
\end{aligned}
\] & Starting Control reg. Spec. by R1 \& ending with control reg. Spec. by R3 are stored at Loc. addressed by D2 (B2). & \begin{tabular}{l}
Oper \\
Privileged \\
Prot. \\
Adr. \\
Spec.
\end{tabular} & Unchanged \\
\hline Halt Device & HDV & 9 E & SI & \[
\begin{aligned}
& \hline \text { D1 } \\
& \text { (B1) }
\end{aligned}
\] & Current I/O Op. of addressed device is terminated. Chaining is broken. (More detail is Sys/370 Prin. of Op.) & Privileged Op. & \begin{tabular}{l}
0, Sub-chan busy with another device or interrupt pending \\
1, CSW Stored \\
2, Chan. Working \\
3, Not \\
Operational
\end{tabular} \\
\hline
\end{tabular}

DIAGNOSE INSTRUCTION FUNCTIONS FOR THE MODEL 145
The specific diagnose functions are designated by the 24 -bit address formed by adding the contents of \(\mathrm{B}^{1}+\mathrm{D}^{1}\). The two low-order bits to hadress are lound sory. The following specific Diagnose Instruction functions have been defined for the Model 145.

\section*{Load Patch Words ( \(\mathrm{B}+\mathrm{D}=000000\) )}

This diagnose function loads patch control words into control storage from main storage. This op code is enabled when the service representative sets a bit in an external register (as yet undefined) by preparing a programmable register (as yet undefined) by preparing a programmable
card. This Op code is disabled after the control words card. This Op code is disabled after the control word
have been successfully patched (condition code 0 ). Thus, there can be only one successful patch per IMPL. If this Op code is issued again, no control words are changed (condition code 3). This diagnose function has the following format: \(\qquad\)
\begin{tabular}{|l|l|l|l|}
\hline 83 & \(R-\) & \(B D\) & \(D D\) \\
\hline
\end{tabular}
The address in general register \(R\) specifies the main-storage location of the patch control words and their addresses. circuitry storage address is forced to a word boundary by in main storage Bytes 2 and 3 of the first word contain the 16 -bit control-storage address where the patch word is to be inserted. The second word contains the actual control word. If byte 0 of the first word is nonzero, the operation is ended: no control word is moved to contro storage.
Module BC of control storage is reserved for adding microprogram changes (adding control words). Any added control words should be assigned to this module.
This diagnose function sets the following condition codes. Patch control words properly loaded.
1 Patch address is outside of control storage.
2 FE pin not plugged (the service representative has not enabled this Op code)
3 Second patch attempt: Op code is now disabled.

PSW Restart (B \(+\mathrm{D}=000004\) )
This diagnose function causes the same action as pressing the PSW restart key on the console.

Main-Storage Full-Recording Mode ( \(B+D=000008\) )
This diagnose function sets the mode register to full-recording
mode for single-bit corrections in main storage. There is
no change to the condition code.
Control-Storage Full-Recording Mode (B \(+\mathrm{D}=\mathbf{0 0 0 0 1 0}\) )
This diagnose function sets the mode register to full-recording mode for single-bit corrections in control storage. Th

\section*{condition code remains unchanged}

\section*{Main-Storage Quiet Mode (B \(+\mathrm{D}=\mathbf{0 0 0 0 0} \mathbf{C}\) )}

This diagnose function sets the mode register to quiet mode for single-bit corrections in main storage. The condition code remains unchanged.

\section*{Control-Storage Threshold Mode ( \(\mathrm{B}+\mathrm{D}=\mathbf{0 0 0 0 1 4}\) )}

This diagnose function is used to set threshold mode for single-error corrections in control storage.

\section*{Control-Storage Quiet Mode (B \(+\mathrm{D}=\mathbf{0 0 0 0 1 8}\) )}

This diagnose function sets the mode register to
quiet mode for single-bit corrections in control storage. The condition code remains unchanged.
\begin{tabular}{|c|c|c|c|}
\hline OPERATION & h-register BIT & \[
\begin{gathered}
\text { TRAP } \\
\text { ADDRESS }
\end{gathered}
\] & Routine \\
\hline Selector share cycles & None & None & \\
\hline Machine check without I/O & Ho & & \\
\hline a. Normal & & D000 & GHEC \\
\hline b. HO is already on & & D004 & GHEC \\
\hline c. One or more machine checks have already occurred (SYSO, Bit 2=1) & & D008 & GHEC \\
\hline d. HO and SYSO Bit 2 are already on & & DOOC & GHEC \\
\hline Machine check with 1/O & HO & -- & \\
\hline a. Normal & & D010 & GHEC \\
\hline b. HO is already on & & D014 & GHEC \\
\hline c. One or more machine checks have already occurred (SYSO, Bit 2=1) & & D018 & GHEC \\
\hline d. HO and SYSO Bit 2 are already on & & D01C & GHEC \\
\hline Retry & H1 & -- & \\
\hline a. Normal & & D200 & GHRT \\
\hline b. H 1 is already on & & D204 & GHRT \\
\hline c. A retry trap operation is in progress (SYSO, Bit 1=1) & & D208 & GHRS \\
\hline d. H1 and SYSO Bit 1 are already on & & D20C & GHRS \\
\hline CPU High & H2 & -- & \\
\hline a. Set IC & & D300 & GKCC \\
\hline b. CA Trap & & D304 & GKCC \\
\hline c. Address Contents & & D308 & GKCC \\
\hline d. System Reset & & D30C & GRST \\
\hline IFA & H3 & -- & \\
\hline a. Mini-Op End & & D128 & GPBH \\
\hline b. Error End & & D12C & GPCG \\
\hline c. Index & & D124 & GPCE \\
\hline d. Gated Attn & & D120 & GPBK \\
\hline Selector Channels 1, 2, 3 No IFA. & H3 & -- & \\
\hline a. Exceptional Status Trap & & D120 & GSES \\
\hline b. Chaining (CC or CD) & & D124 & GSTR \\
\hline c. UCW Handling & & D128 & GSTR \\
\hline d. Unused & & D12C & GSTR \\
\hline Selector Channels 2,3 with IFA & H4 & -- & \\
\hline a. Exceptional Status Trap & & D100 & GSES \\
\hline b. Chaining (CC or CD) & & D104 & GSTR \\
\hline c. UCW Handling & & D108 & GSTR \\
\hline d. Data (unchained) & & D10C & GSTR \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|}
\hline operation & H-REGISTER BIT & \[
\begin{gathered}
\text { TRAP } \\
\text { ADDRESS }
\end{gathered}
\] & routine \\
\hline Multiplexer & H5 & D400 & GMSR \\
\hline IFA & H6 & - - & \\
\hline a. Return Low & & D480 & GPBK \\
\hline b. Unused & & D484 & \\
\hline c. Unused & & D488 & \\
\hline d. Diagnostic & & D48C & GPDO \\
\hline Store/Display & H7 & -- & \\
\hline a. Store/Display & & D840 & GKAD \\
\hline CPU Low without I/O & None & - - & \\
\hline a. Spare & & -- & \\
\hline b. Storage Protect & & D804 & GICM \\
\hline c. Address Check & & D808 & GICM \\
\hline d. Address Adjust Exception & & D80C & GGST \\
\hline CPU Low with I/O & None & -- & \\
\hline a. Spare & & - & \\
\hline b. Storage Protect & & D814 & GMDR \\
\hline c. Address Check & & D818 & GMDR \\
\hline d. Spare & & -- & \\
\hline Scan/Clear & None & -- & \\
\hline a. Scan Storage & & D380 & CSTS \\
\hline b. Clear Storage & & D384 & CSTS \\
\hline Single-Cycle Allow I/O and Soft CA Match & None & DC00 & GKCC \\
\hline
\end{tabular}
\begin{tabular}{|l|l|}
\hline \begin{tabular}{c} 
H-Reg \\
Bit
\end{tabular} & \begin{tabular}{c} 
Blocks Trap Request \\
for H-Reg Bit
\end{tabular} \\
\hline H0 & None \\
H1 & H2, 3, 4, 5, 6, 7 \\
H2 & \(H 2\) \\
H3 & \(H 3,4,5,6\) \\
H4 & H4, 5, 6 \\
H5 & H5,6 \\
H6 & H6 \\
H7 & H7 \\
\hline
\end{tabular}

\section*{PU MAINTENANCE AIDS}
. To prevent 1-cycles prefetch, tie B-B3 G2 D04 to B-B3 V3 B08. (ALD reference page RV023.)
2. To provide a conditioning level to the address-compare match circuits, tie the conditioning level (it must be a minus signal) to A C1 D2 P02.
Add Match Conditioning Level_-_PO2 Addr, Match Sync Hub
\[
\text { ADL PM } 013
\]
3. Pressing the store push button runs the CPU clock for three cycles. Pressing the display push button runs the CPU clock for two cycles. It is possible to single-cycle through these operations by adding a jumper from A-A4 R2 B08 to A-A4 O4 B07 (Ref. Logic KM012).
4. To hardstop the machine while running microdiagnostics (that is, error occurs in a timing loop),
a. Put the check control switch in hardstop.
b. Tie-up a B3 M2 B09 to A-B3 H4 B08
(Ref. Logic RE012-Suppress all traps)
Auto recycle of faring program loop (PSW Restart)
Use the control-word address-trap position on the address-compare switch. (Refer to the console section

Alternate method: Use this method if the switches
are needed to generate an address-compare sync.
1. Find a word in the microlisting where the restar
operation should begin.
2. Build a branch and module switch word to branch to the GGAD routine, statement LNK 04. This
performs a branch to the PSW restart function.
The address should be in the IPL PSW at location 0 .
6. Another method of performing a restart operation is by use of the diagnose instruction. The PSW restart function of this instruction ( 83000004 ) can be stored in the program stream. A write-up on the diagnose instruction is included in this section.
7. To stop on single ECC errors, tie B2N2D07 to B2M2B07 (RE061). To determine which tist is being corrected, perform the following.
a. Turn on the full-recording bits in the mode register (external address 08, byte 0 ). Bit 3 is for mainstorage full recording. Bit 4 is for control-storag full recording. Turn on these bits before running
the failing job.
c. The machine will hardstop when the single ECC
. error occurs. The SNG ECC light will be on.
d. Display MCKB (machine check B), external address 06 , byte 3 , to determine the failing bit.
e. Determine the failing address by using the information from the microlisting and the indicators.

\section*{xamples}
determine the failing bit, total the binary value of the
C bits in MCKB3. Bits 6 and 7 of MCKB2 determin
whether the failing bit is a data bit or a check bit.

MCKB Byte 2 Byte 3

8. To loop the storage scan or storage load function of the diagnostic/console file control switch, refer to th comments in the CSRD routine of the System/370 microlisting (about sequence number 300).
9. When troubleshooting problems with the System/370 microprogram load, be sure to take advantage of the Alter/Display capabilities of the console printer IGKAD Routine)
\begin{tabular}{|l|l|l|l|}
\hline Alter & Display & Address Range & Storage Area \\
\hline AM & DM & 0 Thru 7FFFF & Main Storage \\
\hline AK & DK & 0 Thru 7FFFF & Storage Keys \\
\hline AS & DS & 0 Thru FFFF & Control Storage \\
\hline AL & DL & 00 Thru 7F & Local Storage \\
\hline AC & DC & 0 Thru F & Control Registers \\
\hline AG & DG & 0 Thru F & General Regs \\
\hline AF & DF & \(0,2,4,6\) & Floating-Point Regs \\
\hline AP & DP & \(\ldots\) & Current PSW \\
\hline T & T & & Test \\
\hline
\end{tabular}
*Requires CE Key
NOTES:
. Expanded local storage ( 40 through 7F) can be displayed but not altered.
2. The \(T\) mnemonic can be used to correct mincr mechanical typewriter problems between custome bs without the necessity of loading the microdiagnostic disk. Refer to GKTM routine.
3. When AM/DM is used, it is not necessary to type a six-digit address. Example: To alter main memory location 0-type AMO; then carriage-return.
4. If a mistake is made while typing in data, instead of trying to determine which byte to alter, type in AM the nearest word \& use the space bar to get the orrect byte. Each pressing of the space bar cause the character in storage to be printed

\section*{HANNEL MAINTENANCE AIDS}
1. To use the address-compare switch functions during
an IPL operation (address compares uses switches F, G
H normally used for the IPL address):
a. Method 1--Control address stop in the GMPL routine before the word that moves the switches to the LS Reg (about Sequence No. 33). Put the IPL addres in the switches and single-cycle through untir the witches and return the rate switch to process. Method 2--Change the microprogram in the GMPL routine. Remove the word that reads the switches ( \(\mathrm{R}=\mathrm{SW}, \mathrm{S} 3\) ). Insert in its place RDH R DM, FC (Bit structure is \(5 \times 50 \mathrm{FC} \times \mathrm{XX}\) ).

Next Address
Store the IPL address in main-storage location 00 FC Now the switches \(\mathrm{C}-\mathrm{H}\) are free to use for addres ompare functions. (That is \(00 F \mathrm{FC}=0280\) )

The selector channels gate the following words into the C-Reg for share cycles. The share cycle light stiould be on.

\section*{Operation}

Skip
Buffer No Buffer 40B80C08 60B80C08 48880 C 08 488 C 0 C 08 68BC0C08 48840C08 68B40E08
3. All selector channels share the same microroutines in th 370 microprogram listing. Therefore, the WA1 - WA 2 local storage and external addresses that appear in the far-right column of the microprogram listings may not be . correct. To determine the local-storage and externa addresses for the selector channels, use the maps for
LS and externals in this manual. There are four indicators in the upper roller, Position 1 , to assist you in determining which channel is operating or which one was operated last. The selector-channel routines are GSXX.
Selector Channel Logics
Chan \(1 \quad \mathrm{~GB}\) \& GC
GF \& GG
3 GK \& GL
GA pages are common to all channels.

\section*{CONSOLE-PRINTER MAINTENANCE AIDS}

To change Address of Console Printer
- Patch C. S. (FF60) DC area

Doc Corm's 16 UCW's If Doc Console Address \(=09\) C.S. FF60 \(=00\) E090 0009 E090 2nd Doc Printer \(=1 \mathrm{E}\) C.S. \(\mathrm{FF68}=00 \mathrm{ETEO} 00\) 1E EOEO
To single-cycle alter/display
Refer to KM012 Line name (+ Store Display Single Cycle) Tie this line plus. (Use clock card tie-up point.)
To print single characters continuously, refer to Basi Micro Diag. routine BLAO.
To print single characters from keyboard without altering storage, use alter/display test mode. Refer to routine GKTM.
. To scope keyboard entries, refer to: BLAO (3210), BMAO (3215)

\section*{PR-KB Troubleshooting Hints}

This procedure can be used for both the 3210 and the 321 xcept where noted otherwise.
This procedure is not intended to be a test procedure but assists to statically check out suspected trouble areas without microprogram loaded.
This procedure checks out about \(90 \%\) of the Selectric I/O adapter by sorting the specified data into the Selectric I/O registers. The Selectric I/O has four registers, (T1, TA, TT, and TE). Only two of these registers may be used as destinations (TA and TE), but the TI and TT registers can be checked out by storing specific data in the TA and E registers.
The console PR-KB registers can be selected by setting the bottom roller switch to position 2. Rotary switch H selects A A giser whin H . Dil
3. Set the \(A\) and \(B\) switches to \(O E\). Set the storage select 3. Set the \(A\) and \(B\) switches to OE. Set the storage select switch to display the external registers and store. The
register should contain OE. This prevents the adapter from trapping. Dial roller position 5 , set byte 0 (MTO Reg) to 00 . Return the bottom roller switch to position 2.
A. TA-register check
1. Set switch \(H\) to 1 and the \(A\) and \(B\) switches to 00 and store. TA-register should be reset and the parity bit on.
2. Store each bit individually into the TA-register to check for shorts, opens, and transpositions.
3. Set TA-register to 00 .
1. Set switch \(H\) to 3 , set \(A\) and \(B\) switches to 00 and store. All TE-register bits should be off, and the parity

Store each bit individually into the TE-register
check for shorts, opens, and transpositions.
C. TT register reset check
1. With the PR-KB not ready, set the \(H\) switch to 1 , set the \(A\) and \(B\) switches to 18 and store. The TT register should be 00 or 08 . Bit 4 is the ball side bit nd may be in either state.
Note: Ball side does not apply to 3215 .
2. Set the TA-register to 00, and the TT-register should not change.
D. TT-Register set check
1. Set the rate switch to SINGLE-CYCLE IMMEDIATE STOP. Make the PR-KB ready, press START IA The TT-register bit 1 (operational), bit 5 (end), and The TT-register bit 1 (operational), bit 5 (end), and
bit 6 (console request) should be on. Intervention required light off.

Set TA-register to 08.
TT-register bits 5 and 6 should be off. Set TA register to 00.
2. Press the request key.

Press START.
T-register bit 0 (attention), bit 6 (console request),
and the request pending indicator should be on.
3. Set the TA-register to 08 . TT-register 0 and 6 bit should turn off. Also request-pending indicator should be off.
Set the TA-register to 80, (the proceed indicator
should be on). TT-register should not change.
. Press the END key
ress START
T-register bit 5 (end) and bit 6 (console request) should be on.
et TA-register to 08, TT-register bits 5 and 6 should urn off. Proceed indicator is off,
Set TA-register to 80 .
5. Press the cancel key and start button. TT bit 6 (console request) and TT bit 7 (cancel) should be on Set the TA-register to 08. TT bit 6 and 7 should turn off.
Set the TA-register to 80
6. Press the alter/display key, then the start key, once. The TT-register bit 2 (alter/display bit) should be on. Set H -reg to OF
Set the TA-register to 84. TT-register bit 2 should be off.
Set the TA-register to 00
7. Set the TA-register to 20, TT 6 (console request) should turn on.
Dial bottom roller to position 5 .
Set byte 0 bit 6 (MPX suppress out) on.
Dial roller position 2. TT bit 6 should be off.
Reset MTO bit 6 (MPX suppress out). TT-register bit 6 should be on.
Set TA-register to 00. TT-register bit 6 should be off. 8. Set TA-register to 04. TT-register bit 6 should be on. Set TA-register to 00. TT-register bit 6 should be off.
9. Set TA-register to 40. TT-register bit 6 should be on. Set TA-register to 00. TT-register bit 6 should stay on.
E. Clock circuit and printing check (does not apply to 3215 ) 1. Set the rate switch to PROCESS.

Set TA-register to 50.
Set TE-register to 08. Typewriter should have done a carriage return.
2. Watch the TT-register while storing 01 repeatedly. TT bit 4 (ball side) should be turning on and off.
3. Set TE-register to 02. Typewriter should print an A. (In the event that the ball is in a different case than the one desired, set the TE-register to 01 to shift to the opposite case.) Any character can be printed by storing the proper \(T / R\) code into the \(T E\)-register (See pages 7-6 and 7-7.)
F. Keyboard and TI-register check
1. Set TA-register to 90 .

Press desired key, and its appropriate code will appear in the TI-register. TI-register (modified keyboard) codes are on page 7-7.
Note: EBCDIC characters appear in the TI-register for the 3215 .
G. To operate the second (remote) 3210, turn on bit 3 of sys byte 0 before starting this procedure
\begin{tabular}{|c|c|c|c|}
\hline Character & TI reg. & Character & T1 reg. \\
\hline 1 & 31 & = & F1 \\
\hline 2 & 32 & < & F2 \\
\hline 3 & 33 & ; & F3 \\
\hline 4 & 34 & : & F4 \\
\hline 5 & 35 & \% & F5 \\
\hline 6 & 36 & & F6 \\
\hline 7 & 37 & > & F7 \\
\hline 8 & 38 & * & F8 \\
\hline 9 & 39 & 1 & F9 \\
\hline 0 & 30 & 1 & F0 \\
\hline & 20 & - & E0 \\
\hline \& & 10 & + & DO \\
\hline q & 18 & Q & D8 \\
\hline w & 26 & w & E6 \\
\hline e & 05 & E & C5 \\
\hline r & 19 & R & D9 \\
\hline t & 23 & T & E3 \\
\hline y & 28 & Y & E8 \\
\hline u & 24 & U & E4 \\
\hline \(i\) & 09 & 1 & C9 \\
\hline o & 16 & 0 & D6 \\
\hline p & 17 & p & D7 \\
\hline @ & 3 C & \(\nsim\) & FC \\
\hline a & 01 & A & C1 \\
\hline s & 22 & S & E2 \\
\hline d & 04 & D & C4 \\
\hline \(f\) & 06 & F & c6 \\
\hline g & 07 & G & C7 \\
\hline h & 08 & H & C8 \\
\hline j & 11 & J & D1 \\
\hline k & 12 & K & D2 \\
\hline 1 & 13 & L & D3 \\
\hline \$ & 1 B & 1 & DB \\
\hline \# & 3 B & " & FB \\
\hline z & 29 & z & E9 \\
\hline x & 27 & x & E7 \\
\hline c & 03 & c & с3 \\
\hline \(v\) & 25 & v & E5 \\
\hline b & 02 & B & C2 \\
\hline n & 15 & N & D5 \\
\hline m & 14 & M & D4 \\
\hline , & 2 B & 1 & Eb \\
\hline & ов & \(\neg\) & Св \\
\hline 1. & 21 & \(?\) & E1 \\
\hline Space & 00 & Space & co \\
\hline C/R & 1 C & C/R & DC \\
\hline U/C & CE & L/C & 3 E \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Side 0 & TE reg. & Side 1 & Side 0 & TE reg. & Side 1 \\
\hline a & 02 & A & ) & 82 & 1 \\
\hline 1 & 06 & & - & 86 & \\
\hline e & 12 & E & \(v\) & 92 & v \\
\hline d & 16 & D & u & 96 & u \\
\hline i & 1A & 1 & z & 9 A & z \\
\hline h & 1E & H & y & 9 E & Y \\
\hline c & 22 & C & t & A2 & T \\
\hline b & 26 & B & s & A6 & s \\
\hline g & 32 & G & x & B2 & X \\
\hline f & 36 & F & w & B6 & w \\
\hline 1 & 3E & . & ? & BE & \\
\hline j & 42 & J & \(<\) & C2 & 1 \\
\hline @ & 46 & * & \% & C6 & 0 \\
\hline n & 52 & N & ; & D2 & 5 \\
\hline m & 56 & M & \(\neg\) & D6 & 4 \\
\hline r & 5A & R & + & DA & 9 \\
\hline q & 5 E & 0 & 3 & DE & 8 \\
\hline 1 & 62 & L & \(\underline{L}\) & E2 & 3 \\
\hline k & 66 & K & \& & E6 & 2 \\
\hline p & 72 & P & \(!\) & F2 & 7 \\
\hline - & 76 & 0 & : & F6 & 6 \\
\hline \# & 7E & \$ & " & FE & \(=\) \\
\hline
\end{tabular}

\section*{NTEGRATED FILE ADAPTER (IFA) MAINTENANC IDS}
. a. WARNING: Use STOP position of address-compare control switch if disk files are in operation. If Hard Stop is used and IFA is in a write mode, the data can be incorrectly written. (Customers should be made aware of this also if they use address-compare functions.) b. Online diagnostics should not be running when customer performs an IPL.
c. Online diagnostics affect customer's throughput. Record test results and analyze offline. Use FD test ox whenever possible.
2. To change the control-unit address of IFA (Normally 30): Refer to 370 microprogram, routine GPAA.
Patch control storage (D. C. Area) byte at FFAB
\(F F A B=3 X\)

\section*{3 = Address of 30 \\ \(x=\) Not used (Formerly No. of Physica) attached drives)}
3. Scoping levels seen in IFA and 2319
\(\mathrm{MST}+.5 \mathrm{~V}\) to -.5 V
SLT + 3.0V to 1.0 V or OV
MST to SLT converters
1.5 V t.
Ckts.

Float Lev. (approx.ground) to - 3.0 V
4. ' S ' Service plug part number 2218608
5. To connect CA SYNC (or other IFA line) to 2319 CE Panel Sync Hub: (Temporary procedure)
Attach one end of tri-lead to desired sync point.
Remove plastic housing from the other end of tri-lead and insert in tri-lead at 01A-B1 E1 A11 (WF 111 Probe Line). Be careful not to short signal to ground. \(20^{\prime \prime}\) tri-lead \(=\) P/N \(81768750^{\prime \prime}=817095\) Note: A negative signal sent to the 2319 also turns on the 2319 probe light.
6. To gate the address-compare switch-function (Example: CA match with certain IFA line), refer to console area f manual, address-compare switch (PM 013).
Note: The output can now be used as a sync for 2319 roubles or to use the 2319 probe light as a circuit monitor. (See IFA No. 6.)
7. IFA Microroutines GPAA - GPC IFA Extended Microdiag. SB Series
justment procedure is in SBAO and Chapter 10)
8. IFA retry bits as posted in extended logout.

FGL (Ext 22-3 Bits 5-7)
000 Error occurred while executing a test I/O
001 Set when a drive is selected and before Mini-Op routines are entered from 1 -cycle
010 Set when IFA decodes a valid CCW.
011 Set on every successful share request.
100 Set when IFA CCW not valid
101 Sets when a drive is selected
10 Unused.
11 No other code applies
9. IFA Share Cycle Words (Seen in C-Reg)

Main Stor.Share
\(\begin{array}{llll} & \\ \text { Input } & 68 \text { B8 } & \text { OC } & 08\end{array}\)
Output 60B8 OC 08
Input-Skip 60B8 OE 08
Control Stor.Share
Input 68B8 40.08
\(\begin{array}{llll}\text { Output } & 60 \text { B8 } & 40 & 08 \\ & \end{array}\)
10.File drive head adjustment. Improving scope picture if using online diag's. (Cannot be used if customer is using IFA.)
D D Routine seq. 23 Approx) to branch to next word
Patch Word \(=0 \times 00 \times X X X\)
\(X^{\prime} s=A D R\) of next word.
\begin{tabular}{|c|c|c|c|}
\hline ADDR MARK 1 \& 2 & JL413 & data overrun & JL513 \\
\hline ADDR MARK-MOP REG & JL314 & dcc mode & Јк313 \\
\hline ALLOW BCA CK & JL811 & delta index & JL411 \\
\hline ALLOW FULL OSC. & JL311 & diag data sense & JL513 \\
\hline allow ga dec. & JK513 & DIAG. ERR. REG-FED- & JK312 \\
\hline ALLOW HD COND & JL411 & diag. MOde & JL514 \\
\hline ALLOW index & JL411 & DIAGNOSTIC & JL411 \\
\hline ALLOW RESTART & JL612 & end data field & JL117 \\
\hline allow traps & JL612 & erase gate & JL412 \\
\hline Bit ring latches & JL312 & error restart & JL612 \\
\hline bit count time & JL216 & error time out & JL612 \\
\hline BIT COUNT APP. LATCHES & JL213 & error trap & JL611 \\
\hline block CLK & JL313 & fbo reg & Jк311 \\
\hline byte ctr latches & JL111-4 & fch reg & Јк211 \\
\hline CC DATA & JL216 & fctreg & Јк311 \\
\hline CC HWD ERROR & JL015 & for reg & JK411-2 \\
\hline ccreg. input & JL216 & FDR FULL & JK511 \\
\hline ccreg. latches & JL211-2 & FDR FULL buff & JK416 \\
\hline ccwo & JL117 & FFL PARITY & JK111 \\
\hline cemode & JL514 & FiLE HD-Cyc Lat. & JK216-7 \\
\hline ce trap req. & JL514 & FMOD LATCHES & JK611 \\
\hline Ce-panel sw latches & JL021-2 & FOP Reg & JK411-2 \\
\hline CHAIN CMD & JK111 & FORCE dec O & JL116 \\
\hline chain data & JK111 & Format & JL314 \\
\hline chan data ck & JK212 & gate last reo. & JL414 \\
\hline chan ctrl ck & JK212 & gated attention latches & JL811 \\
\hline CHAN BUSY & JK313 & gate index & JL411 \\
\hline CLK GAP SENSE RESTART & JL413 & GATE BR-O D-O & JL311 \\
\hline cmd overrun & JL513 & gated serial data & JL011 \\
\hline COMP GATE & JL215 & hD Condition & JL411 \\
\hline compare hi & JL215 & hitrap & JL611 \\
\hline compare low & JL215 & IDA & JK111 \\
\hline COMP. RD DATA & JL215 & IfA SHARE 2 & JK511 \\
\hline CONT RD TO INDEX & JL513 & incorrect length & JK513 \\
\hline CONTINGENT CONNECTION & JK513 & index & JL411 \\
\hline CONTROL & JK112 & index start & JL314 \\
\hline CONT. UNIT ADR. BITS & JL216 & index trap & JL611 \\
\hline COUNT O GATE & JL116 & input & JK512 \\
\hline COUNT O SHARE & JK512 & interrupt Cond. buff. & JK416 \\
\hline Cs COUNT RDY & JK512 & interrupt & Jк313 \\
\hline Cs share cyc & JK512 & Late share & JK513 \\
\hline CU Busy & JK313 & Lost on line & JL611 \\
\hline CUA LOAD & JK112 & missing am & JL014 \\
\hline CyC Active & JK512 & MOP PARITY ERR. & JL611 \\
\hline data gate & JL117 & MS COUNT RDY & JK512 \\
\hline data reo & JL117 & MS COUNT RDY BUFF & JK416 \\
\hline data req.honored & JK511 & MULTI-MOD. SEL. & JL511 \\
\hline data field pend & JL513 & NTO OP & JL612 \\
\hline DATACK & JL811 & ON-LINE BUFF & JK118 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{5}{|c|}{Sense Byte 0-3} \\
\hline & Byte 0 & Byte 1 & Byte 2 & Byte 3 \\
\hline Bit 0 & Command Reject & Data Check in Count Field & Unsafe & Ready \\
\hline Bit 1 & Intervention Required & Track Overrun & & On Line \\
\hline Bit 2 & Bus-Out Parity & End-of Cylinder & Serdes Check & Unsafe \\
\hline Bit 3 & Equipment Check & Invalid Sequence & \begin{tabular}{l}
Selected \\
Status
\end{tabular} & Write Current Sense \\
\hline Bit 4 & Data Check & No Record Found & Cyclic-Code Check & Pack Change \\
\hline Bit 5 & Overrun & File Protected & Unselected File Status & End-of Cylinder \\
\hline Bit 6 & Track Cond Check & Missing Address Marker & & \begin{tabular}{l}
Multi-Module \\
Select
\end{tabular} \\
\hline Bit 7 & Seek Check & Overflow Incomplete & & Seek Incomplete \\
\hline
\end{tabular}

\footnotetext{
5: 5. Record Overfow Codes (See Text)
}

\section*{Sense Byte-4}

The bits of byte- 4 identify the physical disk drive assigned to the given address. Only the four low-order bits are assigned. The same four bits are written as the low-order of the BCA indicator byte at the end of each field.

Note: Module not defined occurs when the identifier. plug for
the given address has not been inserted.
\begin{tabular}{cc} 
Bits 01234567 & Physical Drive \\
00000000 & A \\
0000 0001 & B \\
0000 & 0010 \\
0000 & 0011
\end{tabular}

Sense Byte-5
This byte is zero at all times except when an overflow. incomplete (Byte-1, Bit-7) occurs.
\(\left.\begin{array}{llll}0123 & 4567 & \text { Hex } & \begin{array}{l}\text { Interrupted Condition } \\ 0000\end{array} \\ 0000 & 0110 & 06 & \begin{array}{l}\text { A read command was in progress. } \\ \text { A write command was in } \\ \text { progress. } \\ \text { A search-KD-equal was in progress, } \\ \text { and the record is equal to this } \\ \text { point. }\end{array} \\ 0010 & 0101 & 25 & 05 \\ \text { A search-KD-high was in progress, } \\ \text { and the record is to this point. }\end{array}\right\}\)

Unit Status (CSW 32-39)
\begin{tabular}{|c|c|}
\hline Bit 0 & Attention (not used by IFA) \\
\hline Bit 1 & Status modifier \\
\hline Bit 2 & Control-unit end \\
\hline Bit 3 & Busy \\
\hline Bit 4 & Channel-end \\
\hline Bit 5 & Device-end \\
\hline Bit 6 & Unit check \\
\hline Bit 7 & Unit exception \\
\hline \multicolumn{2}{|l|}{Channel Status (CSW 40-47)} \\
\hline Bit 0 & Prog. Control interrupt \\
\hline Bit 1 & Incorrect length \\
\hline Bit 2 & Program check \\
\hline Bit 3 & Protection check \\
\hline Bit 4 & Channel Data Check--This bit is set to indicate a bus parity error during IFA share-cycles \\
\hline Bit 5 & Channel Control Check--This bit indicates that the CPU detected an error other than storageprotect or storage-wrap during a file sharecycle. The condition is detected by the CPU circuits but is referred to the IFA for posting. The operation and chaining are suppressed. \\
\hline Bit 6 & Interface Control Check--This bit indicates that a command overrun condition existed during the operation. \\
\hline Bit 7 & Chaining Check--Not used by IFA \\
\hline
\end{tabular}

Bit 7 Chaining Check--Not used by IFA
*Red light indications if in hard stop.
 move the jumper on the card located in A-A1R2 from a zero to a one. Refer to the write-up in the microprogram section for a complete description of installing a microprogram patch.

EXTERNALS


CHANNELS
\begin{tabular}{|c|c|}
\hline SX1 & \\
\hline Selector 1 & MPX CH BUS \& TAG DURS \\
\hline B1 Board & Are Identical to SX \\
\hline \({ }^{*}\) Clock C4 & DURS See Logic FA111-141 \\
\hline SX2 & \\
\hline Selector 2 A2 Board & \\
\hline *Clock C4 & \\
\hline Sx3 & SX4 Cards Are Identical
To SX 1, 2, 3 But Are \\
\hline Selector 3 & Distributed on two Boards \\
\hline A3 Board & See Multi-usage Ref List \\
\hline \({ }^{*}\) Clock C4 & \\
\hline
\end{tabular}



\section*{MAIN AND CONTROL-STORAGE MAINTENANCE}

AIDS
MBA Storage Analyzation Test
Purpose:
o purge main and control storage of all single-bit cell
ailures.
2. Check diagnostic printout, for MACH SER NUM,E C

LEVEL, STORAGE xxxK.
3. Set system control panel rate switch to single-cycle.
4. Alter control-storage address, \(F_{7}\) FF3 to 00 , using system whs 9 (151)
control-panel rotary switches.
Press start key.
Note: When running MBA tests at or above EC 128658 ,
refer to write-up in Test MBA7 for single-bit detection.

\section*{EXAMPLES:}

A
ERROR:
MBA STORAGE ANALYZATION TEST.
SET SWITCH H TO A 1 TO LOOP AND DEPRESS START
MACH SER NUM 012345 E.C. 05 STORAGE 256K
\begin{tabular}{lcll} 
& GATE & CHASSIS & CARD \\
REPLACE & O1B & C4 & S2 \\
REPLACE & \(01 B\) & B4 & S2 \\
EXCHANGE & \(01 B\) & B4 & R4
\end{tabular}
replace or exchange the above cards and rerun the test.

B NO ERROR:
MBA STORAGE ANALYZATION TEST
SET SWITCH H TO A 1 TO LOOP AND DEPRESS START
MACH SER NUM 012345 E.C. 05 STORAGE 256K

GATE CHASSIS CARD

STORAGE IS IN SPEC

MONITOR MUST BE RELOADED TO CONTINUE AFTER RUNNING THESE STANDALONE TESTS.

\section*{Block Multiplexer－Feature Plug Cards}

Each channel contains a plug card that is scanned at IMPL load time．Information pertaining to the type of devices on each channel is plugged on this card．
The block－multiplexer feature is installed on a 370／145 if the 370 microlisting contains routine GSLD．
IMPORTANT－－This card may need to be plugged by the CE at installation time and also may need to be changed if new I／O devices are added to the channel．
The plug cards are located in the following positions． All selector channels contain the plug even if the Block MPX feature is not installed．）
```

Channel 1-- A - B1S2 (no IFA installed)
Channel 2-- A - A2S2
$\begin{array}{ll}\text { Channel 3-- } & \text { A - A3S2 } \\ \text { Channel 4-- } & \text { A - A2T2 }\end{array}$

```

＊＊Asterisks indicate bits that are used in the example．

Plugging from common to the upper pin causes a logical one to be read．Plugging from common to the lower pin causes a logical zero to be read
Addresses on the channel are blocked into groups of 16. Two bits on the plug card are used with each group of 6 addresses．

Use the following table to determine which bits on th plug card are used with each address group．
\begin{tabular}{|c|l|l|}
\hline Byte & Bits & Device Address \\
\hline \multirow{3}{*}{ Byte 0} & 0,1 & \(00-\mathrm{FF}\) \\
\cline { 2 - 3 } & 2,3 & \(10-1 \mathrm{~F}\) \\
\cline { 2 - 3 } & 4,5 & \(20-2 \mathrm{~F}\) \\
\cline { 2 - 3 } & 6,7 & \(30-3 \mathrm{~F}\) \\
\hline \multirow{4}{*}{ Byte 1} & 0,1 & \(40-4 \mathrm{~F}\) \\
\cline { 2 - 3 } & 2,3 & \(50-5 \mathrm{~F}\) \\
\cline { 2 - 3 } & 4,5 & \(60-6 \mathrm{~F}\) \\
\cline { 2 - 3 } & 6,7 & \(70-7 \mathrm{~F}\) \\
\hline \multirow{4}{*}{ Byte 2} & 0,1 & \(80-8 \mathrm{~F}\) \\
\cline { 2 - 3 } & 2,3 & \(90-9 \mathrm{~F}\) \\
\cline { 2 - 3 } & 4,5 & \(\mathrm{AO} \cdot \mathrm{AF}\) \\
\cline { 2 - 3 } & 6,7 & \(\mathrm{BO}-\mathrm{BF}\) \\
\hline \multirow{3}{*}{ Byte 3} & 0,1 & \(\mathrm{CO}-\mathrm{CF}\) \\
\cline { 2 - 3 } & 2,3 & \(\mathrm{DO} \cdot \mathrm{DF}\) \\
\cline { 2 - 3 } & 4,5 & \(\mathrm{EO}-\mathrm{EF}\) \\
\cline { 2 - 3 } & 6,7 & \(\mathrm{FO}-\mathrm{FF}\) \\
\hline
\end{tabular}

Example
TAPES－－（Addresses－180－184）－ 2803 with 4－2401＇s
DISK－－（Addresses－130－137）－ 3830 with 8－3330＇s
Using the table above and the plug card in A－B1S2 the addresses for tapes would be located in Byte 2 Bits 0,1 ．The addresses for disks would be located in Byte 0

Next，determine how to plug these bits．Use the chart on the next page．Tapes are type \(3 \rightarrow\) byte 2 ．Bits 0 and 1 are plugged 1，1．Disks are type \(1 \longrightarrow\) byte 0 ．bits 6，7 are plugged 1，0．Be sure to plug odd parity for each byte The next page gives a brief description of the different types of devices that can be attached to the block－ multiplexer channel．

The following description tells how to plug the two bits associated with each address group．
The block－multiplexer channel（even though it is a selector channel）operates much like a regular multiplexer channel． That is，many control units can be operating simultaneously． This necessitates the use of UCWs（unit control words）． CWs are located in control storage and contain all th erating（status，chaining information）
Thing（staus，haing is man）．
ust what kind of multiplexer channel．Control units are of three types：

Type 1 Each device in the group requires an unshared UCW
Type 2 Each device in the group shares a UCW
Type 3 Each device in the group operates in selector－ channel mode（block multiplexer not allowed）
The two bits assigned to each group of 16 addresses will be plugged as follows．
00 Continuance of shared UCW－\(T^{\text {Type } 2}\)
01 Shared UCW－————
10 Unshared UCW ——————Type 1
11 Selector－channel Mode 一 一 一－Type 3
The plant plugs all address groups to the 1.1 state （type 3：selector－channel mode）．At installation，it is necessary to change the plug cards if type 1 or type 2 devices are installed on your machine．

The following chart assists in determining what type of device is attached to the block－multiplexer channel．
\begin{tabular}{|c|l|l|}
\hline Type & \multicolumn{1}{|c|}{ Devices } & \multicolumn{1}{c|}{ Description } \\
\hline \hline 1 & 1442,1443 & Readers and Printers \\
1 & \(2821,2540,1403\) & \\
1 & 2501,2520 & \\
1 & 3211 & \\
\hline 3 & \(2841-2311,2303,2321\) & \\
3 & \(2314-2319,2312,2313,2318\) & Disk Files and \\
1 & \(2835-2305\) & Drum Storage \\
1 & 3830,3300 & \\
\hline 3 & 2415 & Tapes \\
3 & \(2803,2401,2402,2420\) & \\
3 & 3420 & Mag．Char．Reader \\
\hline 3 & 1419 & Teleprocessing \\
\hline 3 & 2701 & \\
\hline 3 & 22501 & Displays \\
3 & \(2840-2250 \mathrm{II}\) & \\
3 & \(2848-2260\) & \\
2 & 3270 & \\
\hline
\end{tabular}

Note 1：The channel section of this manual gives a complete description of the block－multiplex channel operation It contains a description of the UCW tables in control STG，the UCW Pool，etc．
Note 2：The 3270 Displays can have more than 16 devics on control unit．All of these devices would share the same UCW．Assume 32 display units with addresses 00 －IF Byte 0 Bits 0,1 would be plugged＇ 01 ＇－shared UCW Byte 0 Bits 2,3 would be plugged＇ 00 ＇－shared UCW

\section*{Microprogram Temporary Fix Plug Card}

A microprogram temporary fix (also called a patch) is a modification to the 370 microprogram. These patches are installed in the field on a as-needed basis. At IMPL time, the microprogram checks whether a patch is required. It does this by examining the TOD low byte 3 bit 3 (Ext Adr 3E) at card location 01A A1 R2. If this bit is plugged to a logical 1 (Bit on), a patch is required.


NOTE: Refer to the microprogram temporary fix procedure for detailed description of installing a patch.

\section*{Memory Select Plug Card}

This card is plugged in O1A-C1F2. The delay in the card is plugged so that the select to control storage occurs 57 ns after 0 umed so that the select to control storage occurs 57 ns after 0 to be adjusted in the field unless the C1F2 is replaced Refer to the adjustment procedure in the storage section of this manual (Logic Ref. MSO11).

\section*{Selector-Channel Feature Plug Card}

The selector-channel feature plug card has been modified to eight different part numbers. It is not necessary to plug this card
\begin{tabular}{cl} 
P/N (EC 135342) & \multicolumn{1}{c}{ Feature Description } \\
5858817 & \(S \times 1\) unbuffered without \(S \times 2\) \\
5858818 & \(S \times 1\) buffered without \(S \times 2\) \\
5859054 & \(S \times 1\) unbuffered or IFA and \(S \times 2\) \\
& and not \(S \times 3\) \\
5859055 & \(S \times 1\) buffered or IFA and \(S \times 2\) and \\
& not \(S \times 3\) \\
5859056 & \(S \times 1\) unbuffered or IFA and \(S \times 2\), \\
& \(S \times 3\) and not \(S \times 4\) \\
5859057 & \(S \times 1\) buffered or IFA and \(S \times 2, S \times 3\) \\
& and not \(S \times 4\) \\
8216246 & \(S \times 1, S \times 2, S \times 3, S \times 4\) unbuffered \\
8216247 & \(S \times 1, S \times 2, S \times 3, S \times 4\) buffered
\end{tabular}

NOTE: Any subsequent engineering changes ( \(E C\) ) may have different part numbers.

\section*{Standard Clock Cards}

A clock card is located in each board. The delay taps are adjusted
so that the clock times match on each board


The delay is plugged to obtain \(0-14 \mathrm{~ns}\) of delay - (Logic KCXXX)
These clock cards are adjusted at the plant. If it is necessary to adjust clock time in the field, refer to the C-Reg and clock section in this manual.

\section*{Selector-Channel Feature Plug Card (Early Machine)}

This card is plugged in 01A-A1U4. It is used to tie line
up or down depending on the particular channel being
installed. It will be necessary to alter this card, only if
a channel upgrade is made in the field (Logic Ref. GA511 and A0006).
Jumpers are installed as follows.
\begin{tabular}{|c|c|c|}
\hline Feature & Installed & Not Installed \\
\hline IFA/SX1 & \[
\begin{aligned}
& \mathrm{BO3} \rightarrow \text { Term. } \\
& \mathrm{BO4} \rightarrow \text { Term. } \\
& \mathrm{B} 13 \rightarrow \text { Term. }
\end{aligned}
\] & \begin{tabular}{l}
\(\mathrm{BO} \rightarrow\) Tie Up \\
B04 \(\rightarrow\) Tie Down \\
\(B 13 \rightarrow\) Tie Down
\end{tabular} \\
\hline sx2 & \begin{tabular}{l}
D11 \(\rightarrow\) Term. \\
D05 \(\rightarrow\) Term \\
B07 \(\rightarrow\) Term.
\end{tabular} & \begin{tabular}{l}
D11 \(\rightarrow\) Tie Up \\
D05 \(\rightarrow\) Tie Down \\
B07 \(\rightarrow\) Tie Down
\end{tabular} \\
\hline sx3 & \[
\begin{aligned}
& \text { B05 } \rightarrow \text { Term. } \\
& \text { B10 } \rightarrow \text { Term. } . \\
& \text { D04 } \rightarrow \text { Term }
\end{aligned}
\] & \begin{tabular}{l}
B05 \(\rightarrow\) Tie Up \\
B10 \(\rightarrow\) Tie Down \\
D04 \(\rightarrow\) Tie Down
\end{tabular} \\
\hline SX4 & \[
\begin{aligned}
& \text { D02 } \rightarrow \text { Term. } . \\
& \text { B12 } \rightarrow \text { Term. } . \\
& \text { B02 } \rightarrow \text { Term. } .
\end{aligned}
\] & \begin{tabular}{l}
D02 \(\rightarrow\) Tie Up \\
\(\mathrm{B} 12 \rightarrow\) Tie Down \\
B02 \(\rightarrow\) Tie Down
\end{tabular} \\
\hline Buffered Channel & D06 \(\rightarrow\) Tie Down & D06 \(\rightarrow\) Tie Up \\
\hline
\end{tabular}

\section*{Serial Number, EC and Feature-Plug Card}
\begin{tabular}{|c|c|c|c|}
\hline P5 & P4 & P3 & P2 \\
\hline 0.3 & \(0-3\) & 0-3 & \multirow{8}{*}{BLANK} \\
\hline Serial No. Byte 2 & EC No. & Feature Byte 2 & \\
\hline 4.7 & 4-7 & 4.7 & \\
\hline Serial No. Byte 2 & EC No. & Feature Byte 2 & \\
\hline 0.3 & 0-3 & 0.3 & \\
\hline Serial No. Byte 3 & Serial No. Byte 1 & Feature Byte 3 & \\
\hline 4.7 & 4-7 & 4.7 & \\
\hline Serial No. Byte 3 & Serial No. Byte 1 & Feature Byte 3 & \\
\hline
\end{tabular}

Notes
1. Cards are located in A-B2P2 through P5. (ALD RD05 to RD072).
2. Feature card B2P3. This card is plugged to identify the features to the microdiagnostic program. It should not be necessary to alter this card in the field unless a
feature is added or removed from the machine.
3. Card is plugged to the Hex value indicated below.
Byte 2 , Bits
\(1=112 \mathrm{~K}\)
Storage Siz
\(4=256 \mathrm{~K}\)
\(1=112 \mathrm{~K}\)
\(2=160 \mathrm{~K}\)
\(4=256 \mathrm{~K}\)
\(5=384 \mathrm{~K}\)
\(3=208 \mathrm{~K}\)
\(6=512 \mathrm{~K}\)
Byte 2Bits 4-7 Channel Information
Bit 4 -IFA
Bits 5 and 6 - Number of Channels (IFA counts as one channel)
\(\begin{array}{ll}00=1 & 10=3 \\ 01=2 & 11=4 \quad \text { Example: Machine with }\end{array}\)
Bit \(7=\) Word Buffer \(\quad\) IFA \& SX2 \& word
buffer (would be plugged B)

Byte 3 Bits 4-7 Misc. Features
Bits 4, 5, 6 Spares
Bit 7 Direct Control
EC
1. EC number. The last two digits of the last EC installed is plugged in B2P4.
2. This card must be updated in the field after an EC
is installed.
3. The 370 microprogram verifies that the disk and the machine are at the same level (otherwise the disk will not load).
4. The serial number byte 1 contains the first two digits of the serial number of the machine. The serial number is also verified when the disk is loaded

\section*{Serial Number Bytes 2 and 3}

Notes:
1. The card in B2-P5 contains the last four digits of the machine serial number. The serial number is verified when the disk is loaded.

\section*{General Notes}
1. Features are located in external Reg 02 bytes 2 and 3 and can be displayed on the console.
2. The EC number and serial number byte 1 are located in external Reg 12 bytes 2 and 3 . After installing an EC,
Serial number bytes 2 and 3 at
located in external Reg 16 and can be displayed on the console.

Wiring of the plug cards and the \(\mathrm{P} / \mathrm{N}\) of the
pre-assembled hex configuration are shown below.
\begin{tabular}{|c|c|c|}
\hline Hex & Wiring & P/N \\
\hline 0 &  & 8193 \\
\hline 1 & ¢ ¢ ¢ ¢ - & 819365 \\
\hline 2 & ¢ ¢ ¢ - ¢ 0 & 819366 \\
\hline 3 & ¢¢ - Q 0 & 819367 \\
\hline 4 &  & 819368 \\
\hline 5 & - ¢ \(2 \cdot 9\) & 819369 \\
\hline 6 & ¢ ¢ \(2 \cdot p\) & 819370 \\
\hline 7 & ¢¢ ¢ ¢ ¢ & 819371 \\
\hline 8 & - ¢ ¢ ¢ & 819372 \\
\hline 9 &  & 819373 \\
\hline A &  & 819374 \\
\hline B & - ¢ ¢ Pb. & 819375 \\
\hline C & - Q ¢ ¢ \(0 \cdot\) & 819376 \\
\hline D & Q \(9 \cdot\) ¢ & 819377 \\
\hline E &  & 819378 \\
\hline F &  & 819379 \\
\hline
\end{tabular}

Byte 3 Bits \(0-3\) Misc. Features Bit 0 Spare
Bit 13215 Matrix Printer
Bit 2 Second Selectric Printer
* Helpful commentary of Routine, Instruction, or Operation.

Decimal Arithmetic
Decimal Multiply and Divide*
Decimal Shift and Round
RR and RX Logical Operations
SS Logical Operations
Long Move and Compare Logical nsert Store and CMP. LOG. Under MASK
SS Move
SS Translates and Edits
FLT PT Arithmetic
FLT PT Divide*
Extended FLT PT Exponent Routine*
Extended FLT PT Arithmetic Start*
LT PT Half*
Floating Point Rounding Loads
FLT PT Multiply and Divide Start* \({ }^{*}\)
Extended FLT PT Multiply Routines*
FLT PT Multiply Start
FLT PT Multiply Loops
FLT PT Signed Loads
FLT Point Store and Convert to Decimal TST Under MSK, Move Char, TST and Set Set System Mask and Load PSW
Diagnose Instruction
(C.S. Patch Informan

B2' Instruction*
Monitor Call Instruction
Set and Store Time of Day Clock
Direct Control (Read/Write Direct)
Store CPU/Channel ID's
Set, Insert Keys, Supervisor Call

Translation TRAP
Translation Exception
Routine For Retry of Storage Words
Routine For Retry of Second Error
Retry Routine
Machine Check Trap Routine*
Machine Check Interruption Handling Log Routine
(Log Buffer MAP
Emulator Interrupts
DRI and RCCW Operation
Machine Check Interrupt Code Routine*
Common Interrupt Routine
BC \& EC MOS RSW Data
Interval Timer Routine
Alter/Display Routine*
(listructions)
Set IC and Console Trass*
Set ic and Console Traps
Doc. Console Test I/O and Int. \({ }^{*}\)
Doc. Console Share Routine*
Alter/Display Expanded Local Storage*

Alter/Display Logical Address Translation Console Printer/Keyboard Test Mode

Multiplex Chain Routine*
Multiplex Channel Unit Control Words
Multiplex Channel Data Routine \({ }^{*}\)
Multiplex General Routine*
Multiplex Channel Log-Out
Main Status Handling Routine Initial Program Load*
Share Trap and IPL
Multiplex CSW Store Routine
I.Cycles-IFA
(UCW MAP - IFA Adr.)
CCW Read Out-IFA
OP Decode-IFA
Search Ops-IFA
Read Ops-lFA
Space Ops-1FA
Space Coun Op-a
Sub-routines-IFA
Error Sets-IFA
Machine Check-IFA
Machine Check-IF
Index Trap-IFA
Error Trap-IFA
IFA CE In-Line Test Entry and Set Up ( 2319 In -line Test Desc.)
IFA CE IN-line Error Posting + Resets IFA CE IN-line Trap Handling Routines Program Event Rec.*

System Reset*
SELR CHNL Error Routine* SELR CHNL Exceptional Status SELR CHNL Halt Routine SELR CHNL Interrupts Block Multiplex UCW Routine* BLKMPX UCW Tables
SELR Channel \(1 / \mathrm{O}\) Os
SELR CHNL Status Store
LR ML Trace 0 Diagnose Ops Trace Buffer Load Routi Trace 1 Diagnose Ops Trace 14 Diagnose Ops
14XX High Speed
14XX High Speed
14XX I Cycles
14XX I Cycles
14 XX Indexing
14XX I/O Address
14XX CPU Move Operations
14XX Move I/O
14XX Modify Address
14XX Op Decode Routine


3145 Processing Unit
Theory-Maintenance

Are you able to find informon in this publication easily
- Are the illustrations adequate, clear, and concise?
- Which of the following are included in your occupational respionsibilitics:

System operating
Programming....
Programming.
Supervising. .
Instructing............
Service representative
Service
Other.
- We would appreciate your comments; please give specific page and line references where appropriate.

3145 Processing Unit Theory-Maintenance
- Are you able to find information in this publication casily?
- Are the illustrations deawte cker and concice?
- Which of the following are included in your occupational responsibilitities?

System operating.
Programming.
Supervising.
Instructing.............................
Service representative.
Other.
- We would appreciate your comments; please give specific page and line references where appropriate

No


Yes
No

\section*{SY24-3581-1}

YOUR COMMENTS, PLEASE . . .
Your answers to the questions on the back of this form, together with your comments,
will help us produce better publications for your use. Each reply will be carefully
reviewed by the persons responsible for writing and publishing this material. All
comments and suggestions become the property of IBM.
Please note: Requests for copies of publications and for assistance in utilizing your
IBM system should be directed to your IBM representative or to the IBM branch
office serving your locality.

\section*{}
postage will be paid by ....

IBM Corporation
IBM Corpora
P.O. Box 6
Endicott, N.Y. 13760


Attention: Product Publications, Dapt. K10

Fold
IBM Corporation
P.O. Box 6
Endicott, N.Y. 13760
IRST CLASS PERMIT NO. 170 ENDICOTT, N.Y

\section*{BUSINESS REPLY MAIL}
NO POSTAGE STAMP NECESSARY IF MAILED IN THE UNITED STATES

\section*{POSTAGE WILL BE PAID BY ....}

Attention: Product Publications, Dept. K10

Fold

\section*{TRM}
international Business Machines Corporation
Data Processing Division
1133 Westchester Avenue, White Plains, New York 10804
(U.S.A. only)

BM World Trade Corporation
21 United Nations Plaza, New York, New York 10017
(International)

\section*{SY24-3581-1}

\section*{YOUR COMMENTS, PLEASE ...}

Your answers to the questions on the back of this form, together with your comments, will help us produce better publications for your use. Each reply will be carefully reviewed by the persons responsible for writing and publishing this material. All comments and suggestions become the property of IBM.

Please note: Requests for copies of publications and for assistance in utilizing your
IBM system should be directed to your IBM representative or to the IBM branch
office serving your locality.

Tisivi
International Business Machines Corporation
Data Processing Dlvision
Data Processing Division
1133 Westchester Avenue, White Plains, New York 10804
1133 Westches
(U.S.A. only)
IBM World Trade Corporation
IBM World Trade Corporation
821 United Nations Plaza, New York, New York 10017

821 United Nat)
(International)```


[^0]:    Refer to 'ACB and M1-Registers' in the 3145
    Refer to 'ACB and M1-Registers' in the 3145
    Frocessing Unit Maintenance Diagrams Manu
    Form compare

