

Systems

**IBM System/370 Model 145
Functional Characteristics**

IBM

Preface

This reference publication is intended for system analysts and programmers who require information about system features, CPU and input/output characteristics, timings, machine instructions, and the functions of integrated and attachable I/O devices.

The reader is assumed to have a working knowledge of the *IBM System/370 Principles of Operation*, GA22-7000, and to have had programming experience with other System/360 or System/370 models.

System operating information is contained in the *Operator's Library: IBM System/370 Model 145 Operating Procedures*, GC38-0015.

This manual is divided into sections to assist you in locating a particular topic.

Introduction--General overview of System/370 Model 145, including discussions of CPU components, and a brief description of integrated attachments and I/O channels.

Console File--Functions of this microprogram-loading device.

Console Printer-Keyboard--Programming and configuration information for the printer-keyboard units.

Features Descriptions - A description of major system features such as OS/DOS Compatibility, the Interval Timer, the Time-of-Day Clock, and the Integrated Storage Control.

System/370 Extended Control--A description of the following System/370 features: the Extended Control feature, including a description of the extended control PSW, Store Status, Program Event Recording, Dynamic Address Translation, Channel Indirect Data Address, and Clock Comparator and CPU Timer.

Integrated File Adapter - Description and characteristics of the disk-storage facility that are recommended for primary program and data residence.

Input/Output Channel Characteristics - Information about the byte-multiplexer, selector, and block-multiplexer channels.

1401/1460, 1440 Emulation Feature and *1401/1460, 1440, and 1410/7010 Emulation Feature* - Descriptions of these features, including the relationship to the required Emulator Programs.

Timings - Detailed timings for internal CPU functions (instruction execution), the printer-keyboard, the byte-multiplexer channel, the selector channels, the block-multiplexer channels, and the integrated file adapter.

CPU Configurator and System Features - A list of standard and available features, feature dependencies, etc.

Fourth Edition (August 1972)

This is a major revision of, and obsoletes, GA24-3557-2 and Technical Newsletter GN24-0482. Minor technical changes have been made throughout this publication. Changes are continually made to the information herein; any changes will be reported in subsequent revisions or Technical Newsletters.

Requests for copies of IBM publications should be made to your IBM representative or the IBM branch office serving your locality.

This manual has been prepared by the IBM Systems Development Division, Product Publications, Dept. K10, P.O. Box 6, Endicott, N.Y. 13760. A form for readers' comments is provided at the back of this publication. If the form has been removed, comments may be sent to the above address. Comments become the property of IBM.

Contents

<p>IBM System/370 Model 145 Functional Characteristics 5</p> <p>System Residence and Maintenance-Storage Requirements 6</p> <p>Central Processing Unit (CPU) 6</p> <p>Error Handling 8</p> <p>Integrated Input/Output Adapters 9</p> <p>Input/Output Channels 9</p> <p>Console File 11</p> <p>Console Printer-Keyboard 12</p> <p>Programming Information for Printer-Keyboard 15</p> <p>Channel Status Byte for Printer-Keyboard 17</p> <p>Status Byte for Printer-Keyboard 18</p> <p>Sense Byte for Printer-Keyboard 19</p> <p>Suggested Restart Procedures for Printer-Keyboard 19</p> <p>Features Descriptions 21</p> <p>Byte-Oriented Operand Feature 21</p> <p>Channel-to-Channel Adapter 21</p> <p>Extended External Masking 22</p> <p>Direct Control 22</p> <p>Floating-Point Feature 22</p> <p>Storage Protection (Store and Fetch) 22</p> <p>OS/DOS Compatibility 22</p> <p>Interval Timer 22</p> <p>Time-of-Day Clock Feature 23</p> <p>Word Buffer 23</p> <p>Integrated Storage Control Feature 23</p> <p>System/370 Extended Control 26</p> <p>Extended Control Feature 26</p> <p>Store Status 26</p> <p>Program Event Recording 28</p> <p>Dynamic Address Translation 28</p> <p>Channel Indirect Data Address 29</p> <p>Clock Comparator and CPU Timer 29</p>	<p>Integrated File Adapter (IFA) 30</p> <p>IFA Characteristics 30</p> <p>Disk-Storage Characteristics 30</p> <p>IFA Operation 31</p> <p>IFA Features 32</p> <p>Input/Output Channel Characteristics 33</p> <p>Standard I/O Interface 33</p> <p>Input/Output Interruptions 34</p> <p>Byte-Multiplexer Channel 34</p> <p>Selector Channels 37</p> <p>Block-Multiplexer Channels 38</p> <p>1401/1460, 1440 Emulation Feature; 1401/1460, 1440, and 1410/7010 Emulation Feature 40</p> <p>Emulator Programming Support 40</p> <p>Timings 41</p> <p>Instruction Timings 41</p> <p>Console Printer-Keyboard Instruction Timings 47</p> <p>Byte-Multiplexer Channel Timings 47</p> <p>Selector Channel Timings 49</p> <p>Block-Multiplexer Channel Timings 49</p> <p>Integrated File Adapter (IFA) Timings 49</p> <p>System/370 Model 145 CPU Configuration 50</p> <p>Standard Features 50</p> <p>Optional Features 50</p> <p>Selective Features Required for Minimum System Configuration 51</p> <p>Index 52</p>
---	--




Figure 1. System/370 Model 145 Data Processing System

IBM System/370 Model 145 Functional Characteristics

The System/370 Model 145 is a high-availability general-purpose data processing system that offers significant price/performance improvement and additional functions. It provides the reliability, availability, performance, and convenience demanded by both business and scientific users. The various CPU and I/O configurations allow tailoring computing facilities to match your company's growth.

Each CPU cycle requires from 202.5 to 315.0 nanoseconds, depending upon the operation. The times required for instruction execution are given in the *Timings* section.

The selector and block-multiplexer channels are capable of handling an aggregate data rate of about 5.0 million bytes per second when the Word Buffer feature is installed. Without the word buffer, the maximum aggregate data rate for these channels is about 1.5 million bytes per second.

The maximum byte-multiplexer channel data rates are 50,000 bytes per second in byte mode and 180,000 bytes per second in burst mode. Most input/output devices that can be attached to System/360 can be attached to this system.

The program-storage capacities (163,840 to 524,288 bytes), channel configuration, and other system specifications are given in the *System/370 Model 145 CPU Configurator* section. This system incorporates the following features as *standard*. These facilities are described in other sections of this manual or in the *IBM System/370 Principles of Operation*, GA22-7000.

- Audible Alarm
- Byte-Oriented Operand Feature
- Byte-Multiplexer Channel
- Channel Indirect Data Address
- Channel Retry Information
- Command Retry
- Console File
- Control Registers
- Dynamic Address Translation
- Error Checking and Correction (ECC)
- Extended Channel Logout
- Extended Control
- Extended External Masking
- Extended I/O Masking
- Interval Timer
- Limited Channel Logout
- Machine-Check Handling
- Microprogram Instruction Retry
- OS/DOS Compatibility

- Program Event Recording
- Selector Channel (channel 1 without IFA; channel 2 with IFA)
- Storage Protection (Store and Fetch)
- Store Status
- Time-of-Day Clock

System/370 Commercial Instruction Set, which includes all standard and decimal instructions listed in the *IBM System/370 Principles of Operation*, GA22-7000, and the *IBM System/360 Principles of Operation*, GA22-6821 with the following exception. Because of implementation, the 'store channel ID' instruction cannot set condition codes 1 and 2.

The following features are *optional* on the System/370 Model 145. Refer to the *System/370 Model 145 CPU Configurator* section for more information.

- Additional Byte-Multiplexer Channel Subchannels
- Block-Multiplexer Channels (up to 4)
- Channel-to-Channel Adapter
- Clock Comparator and CPU Timer
- Direct Control
- System/370 Floating-Point Instruction Set and Floating-Point Feature (includes extended precision)
- Integrated File Adapter (IFA)
- Integrated Storage Control Feature
- Selector Channels (channels 2, 3, and 4 without IFA; channel 3 with IFA)
- Word Buffer (Selector and Block-Multiplexer Channels)
- 1401/1460, 1440 Emulator
- 1401/1460, 1440, and 1410/7010 Emulator
- 3046 Power Unit (required for 3345)
- 3210 Console Printer-Keyboard Models 1 and 2
- 3215 Console Printer-Keyboard Model 1
- 3345 Storage and Control Frame Model 1 or 4 (for 384K systems)
- 3345 Storage and Control Frame Model 2 or 5 (for 512K systems)

This publication is intended as a reference for users of the System/370 Model 145; only items that are unique to the Model 145 are discussed in detail. For this reason, a comprehensive understanding of the information in the *IBM System/370 Principles of Operation*, GA22-7000, and the *IBM System/360 Principles of Operation*, GA22-6821, is necessary for effective use of this publication.

Several programming support systems are available for use with the Model 145. These include the Operating System (OS) and the Disk Operating System (DOS). Refer to the *IBM System/360 and System/370 Bibliography*, GA22-6822, for abstracts of IBM programming publications that apply to this system.

Data Representation

This system is both character- and word-oriented: the basic addressable unit is an 8-bit byte (a character, two decimal digits, or eight binary bits). This provides for more efficient use of storage, and for high effective input/output rates for decimal data, variable field lengths, broad and flexible code conversion, decimal arithmetic, 32-bit words and 16-bit halfwords for fixed-point arithmetic, 32-bit words and 64-bit doublewords for floating-point arithmetic, and powerful instructions for such functions as translate and edit.

Compatibility Between This System, Other System/370 Models, and System/360

Within the storage capacity, internal and input/output channel processing rates, and type of input/output devices that can be attached, compatibility is maintained with other System/370 and System/360 models, with the following exceptions.

1. Programs using machine-dependent data (for example, machine logouts).
2. Programs using the ASCII bit (PSW bit 12).
3. Programs that depend upon features or I/O devices that are not implemented on this system (such as special instructions for the System/360 Model 44).
4. Programs that depend upon validity of data after the system power has been turned off and restored.

Programs written for other System/370 or System/360 models that contain the following conditions or requirements should be evaluated on an individual basis to ensure proper operation.

1. Time-dependent programs.
2. Programs written to cause deliberate program checks.
3. Programs that depend upon model-dependent features of other System/370 and System/360 models.
4. Programs that use storage locations between address 128 (decimal) and 704 after a diagnostic logout into program storage. *However*, such programs may be executed:
 - a. if the check-control switch is set to Stop After Log position. In this case, processing stops after the diagnostic logout into program storage takes place.
 - b. if program-storage locations that are overlaid by the diagnostic logout are restored with the program requirements followed by an appropriate program restart procedure.

Any attempt to continue processing after a diagnostic logout to program storage *without* restoring your program information to the logout area will have unpredictable results.

The 705-byte extent (the permanently assigned program-storage locations) can be reduced to 512 bytes by moving the 192 bytes (between locations 512 and 704) into another program-storage area. The technique used to accomplish this relocation depends upon your application.

SYSTEM RESIDENCE AND MAINTENANCE-STORAGE REQUIREMENTS

Optimum performance and maximum system availability are maintained when a disk-storage facility is provided for residence of the operating system and the application-program files, storage of diagnostic tests, and storage for error-logout information. In the remainder of this manual, these storage requirements are assumed to be contained in an IBM 2319 Disk Storage Facility (DSF) attached through the Integrated File Adapter (IFA) feature, Integrated Storage Control (ISC) feature with an IBM 3333 Model 1 Disk Storage, or a similar disk-storage device attached through a selector channel. For this reason, either the IFA feature with 2319, ISC feature with a 3333 Model 1, or selector-channel 1 with a DSF is listed as a *Selective Feature Required for Minimum System Configuration*. However, the user has the option of:

1. Using the IFA with a 2319 DSF,
2. Using a selector or block-multiplexer channel with a disk-storage device (selector or block-multiplexer channel 1 with a 2314-type DSF is assumed hereafter).
3. Using the ISC with a 3333 Model 1 Disk Storage, or
4. Electing not to use the Recovery Management Support (RMS) package as described in the *IBM System/360 DOS Program Planning Guide for MCAR/CCH Function for IBM System/370 Model 145*, GC24-5078 and *A Guide to the IBM System/370 Model 145*, GC20-1734. When this option is chosen, the user loses the ability to perform many of the diagnostic tests that provide information to assist in the location and correction of system failures.

CENTRAL PROCESSING UNIT (CPU)

The IBM 3145 Central Processing Unit contains from 163,840 (160K) to 262,114 (256K) bytes of program storage (depending upon the model). The CPU includes control storage, the system control panel, and other facilities necessary to perform arithmetic functions and logical processing of data. The CPU also contains the input/output channel circuitry for control of data transfers between the CPU and I/O devices. The manner in which the various system data-flow elements interact depends upon the microprogram loaded into control storage for that application (such as System/370 operation and 1401 emulation).

See the *Program and Control Storage* section.

Program and Control Storage

At least 32K bytes of control storage, and up to 256K bytes of program storage, are housed in the CPU. For systems with 384K bytes of program storage, the IBM 3345 Model 1 or 4 is required. Systems with 512K bytes of program storage require the IBM 3345 Model 2 or 5. (The IBM 3046 Power Unit is required with the 3345 Model 1, 2, 4, or 5.)

The system is equipped with a movable control-storage boundary that allows for up to 64K bytes of control storage, depending upon the mix of features installed for the system configuration. Control-storage requirements beyond 32K bytes are at the expense of program storage. The storage boundary is determined when the microprogram is compiled by IBM. Refer to the *Control-Storage Requirements* section for an understanding of how this boundary is established.

Control storage contains the microprogram upon which all system operations depend. Control storage is not available to the user and should not be modified. To do so could make application results unpredictable.

Application-program data is read out of (or into) storage four bytes (a fullword) at a time. To increase system performance, however, program instructions are read out eight bytes (a doubleword) at a time.

Error checking and correction (ECC) on processor storage provides automatic single-bit error detection and correction. It also detects all double-bit errors and most multiple-bit storage errors but does not correct them. Parity checking is used to verify other data in the system that is not contained in program or control storage.

Program-storage addressing begins at location 0 and continues up through the highest installed program-storage byte location. Fixed program-storage allocations for all configurations to ensure compatibility between System/370 and System/360 models are:

<i>Decimal</i>			
<i>Word Addr</i>	<i>Length</i>		<i>Purpose</i>
0	2 wds		Initial program-loading PSW (also Restart New PSW)
8	2 wds		Initial program-loading CCW1 (also Restart Old PSW)
16	2 wds		Initial program-loading CCW2
24	2 wds		External old PSW
32	2 wds		Supervisor-call old PSW
40	2 wds		Program old PSW
48	2 wds		Machine-check old PSW
56	2 wds		Input/output old PSW
64	2 wds		Channel status word

<i>Decimal</i>			
<i>Word Addr</i>	<i>Length</i>		<i>Purpose</i>
72	1 wd		Channel address word
76	1 wd		---
80	1 wd		Timer
84	1 wd		---
88	2 wds		External new PSW
96	2 wds		Supervisor-call new PSW
104	2 wds		Program new PSW
112	2 wds		Machine-check new PSW
120	2 wds		Input/output new PSW
128	8 wds		Reserved
160	8 wds		I/O communications area
192	10 wds		Reserved
232	2 wds		Machine-check interruption code
240	2 wds		Reserved
248-704	110 wds		Diagnostic logout area.

The remaining byte locations of program storage are available for programming functions.

Note: When the IBM 3345 Model 1, 2, 4, or 5 is included, the low-order storage addresses are in that unit.

Control-Storage Requirements

At least 32K bytes of storage are reserved for control storage; it may be as much as 64K bytes (in 2K-byte increments). However, the amount of program storage is varied by the control-storage requirements of the features mix specified for a given microprogram load. Thus, depending upon the features actually needed for a particular application, the decrease in available program storage is from 0 bytes to 32K bytes in 2K increments.

The address boundary between control and program storage is assigned when the microprogram is compiled (before writing the console file disk). The boundary is established at the upper limit of program storage. If any program instruction or I/O operation attempts to access a storage location at or above this boundary, an address check results and no storage access is made. Similarly, if a control-storage access is attempted below the boundary, a machine check occurs.

Most System/360 Programming Systems, such as Disk Operating System (DOS), Tape Operating System (TOS), and Operating System (OS), support program-storage sizes in 2,048-byte increments. Other System/360 Programming Systems run on this model, but the amount of program storage available after control-storage requirements have been met must be equal to (or larger than) the program-storage size supported by that programming system.

the applicable programming publications for the IBM operating system you use. These are listed in the *IBM System/360 and System/370 Bibliography*, GA22-6822.

If a failure occurs within the CPU or an I/O unit, provisions are made to retry the failing operation. Error-logout facilities are incorporated into the system to record any such failures. (This is in addition to any provisions made by the operating system for error retry and error logging.)

Microprogram instruction retry, limited and extended channel logout, storage validation (Error Checking and Correction -- ECC) for program and control storage, and other error-detection and error-handling provisions are standard.

Microprogram Instruction Retry

The ability to recover from most intermittent failures is provided by retry techniques. CPU retry is done by microprogram routines that save the source data before it is altered by the operation. When an error is detected, a microprogram routine returns the CPU to the beginning of the operation (or to a point during the operation that was executed correctly), and the operation is repeated up to eight times.

Error Checking and Correction (ECC)

Error checking and correction circuitry for program and control storage automatically corrects single-bit errors. Automatic detection of double-bit errors is also provided.

Channel Retry Information

Channel retry information is provided in the extended channel status word (ECSW). This information may be used with channel check handler (CCH) routines in the retry of failing I/O operations. Where possible, channel microprogram instructions are retried using the existing CPU-retry machine logic. When an uncorrectable channel-CPU error occurs, the channel affected by the error provides a channel status word (CSW), an extended channel status word (ECSW), and a logout via an interruption or a condition code 1 store operation.

Command Retry

Command retry is a control-unit initiated procedure between the channel and the control unit. (Not all control units have this capability.) No I/O interruption is required. The number of retries is device-dependent.

INTEGRATED INPUT/OUTPUT ADAPTERS

The following three I/O devices are attached directly to the central processing unit through integrated adapters. These are described in detail in other sections of this manual. In

addition, a wide variety of input/output devices can be attached through the input/output channels.

Console File: This device is used to load control storage with either the normal microprogram or with diagnostic microprograms.

Console Printer-Keyboard: This unit serves as the on-line input/output device for operator/system communication. It is used to enter or display programming-systems control parameters, responses to system messages, and display or alteration of application data, general and floating-point registers, etc.

Integrated File Adapter (with DSF): The IBM 2319 Disk Storage Facility (DSF) is attached through the integrated file adapter (IFA) feature. The 2319 includes three access mechanisms. Refer to the *IFA Characteristics* section for information about additional access mechanisms (up to eight).

The IFA (with 2319 DSF) is used to contain portions of the programming operating system. It also contains system tests and the error-logout storage areas for minimum system-maintenance support that require one cylinder. The remaining capacity of the device is available for problem-program use.

If the IFA is *not* installed, selector channel 1 with a direct-access storage device is required to satisfy this minimum system-configuration support.

Integrated Storage Control (ISC) Feature: The Integrated Storage Control feature is physically integrated in the 3345 Storage and Control Frame Models 3, 4, or 5. It is attached to a selector or block-multiplex channel, and is counted as one of the eight possible control units on the channel. This feature is explained in more detail in the Features Descriptions Section of this manual.

INPUT/OUTPUT CHANNELS

This section is an introduction to the input/output channels. Refer to the *Input/Output Channel Characteristics* section for detailed information.

The byte-multiplexer, block-multiplexer, and selector channels operate with the same I/O instructions and command formats used for other System/370 models and for System/360 models 25 and up. In addition, a new instruction, halt device, has been added.

Selector channels operate with attached I/O control units by using signal sequences defined in *IBM System/360 and System/370 I/O Interface - Channel to Control Unit Original Equipment Manufacturers' Information*, GA22-6974. Block

multiplex mode, and additional control lines (data-in, data-out, and disconnect-in) are described in the *Input/Output Channel Characteristics* section. Refer also to the *Integrated File Adapter* section.

With the *byte-multiplexer* channel, a maximum of 256 subchannels are available to address up to 256 devices. Sixteen subchannels are provided in the basic machine with the option of 32, 64, 128 and 256. If subchannels are shared, the number of unshared subchannels is reduced accordingly. The definition and addressing of shared and unshared subchannels is discussed in the *Input/Output Channel Characteristics* section.

With each selector channel, up to 256 I/O devices can be addressed. When the block-multiplexer channel feature is installed on a selector channel, that channel becomes a *block-multiplexer* channel with a *pool* of unit control words (UCW's) available for that channel. The size of this pool is optional (in increments of 16) and the number allocated per channel is flexible and may be varied from job to job through the dynamic assignment capability. The maximum size of the pool is 512 unshared UCW's. Refer to the *Block-Multiplexer Channel UCW Assignments* section for a discussion of the factors to be considered in selecting the optimum number of UCW's for a particular installation.

Channel Interface

A standard input/output interface is provided for attachment of a wide range of I/O devices. This interface is a set of standard electrical connections through which data and control signals are exchanged between the CPU and attached I/O devices.

For selector channel and block-multiplexer channel operation, the standard interface is *extended* to include the data-in, data-out, mark 0-in, and disconnect-in lines.

Data-in/data-out, used with service-in/service-out, permits data transfers to take place faster than when using only the service-in/service-out tags. Or, these facilities can be utilized to permit the placement of a control unit at a greater distance from the channel.

Mark 0-in is used in the interface sequence when a control unit signals a command retry.

Disconnect-In provides control units with the ability to alert the system of a malfunction that prevents the control unit from signaling properly over the I/O interface.

Byte-Multiplexer Channel

One byte-multiplexer channel is included as part of the basic system. The channel data rate is 50,000 bytes per second. This data rate allows for typical interface delays but does not include selector-channel interference. The byte-multiplexer channel normally operates in byte mode. In

this mode, the single data path of the channel can be time-shared by a number of low-speed I/O devices operating simultaneously. The channel, on demand, handles data to or from these devices (one device at a time) in groups of bytes as determined and specified by the device being serviced. Such interleaved segments of information can consist of a single byte, several bytes, or status or control information used to initiate a new sequence.

Certain I/O devices may force the byte-multiplexer channel to operate in burst mode. The burst can consist of a few bytes, a whole block of data, or a sequence of data blocks with associated control and status information. The data rate in burst mode is 180,000 bytes per second. This data rate allows for typical interface delays but does not include selector-channel interference.

Selector Channel

Up to four selector channels are available. Average data rates are dependent upon whether the word-buffer feature is installed, the number of channels in use, the interface cable lengths, and the number of I/O units attached. The maximum data rate possible for a selector channel with the buffer installed is 1,850,000 bytes per second. The maximum data rate without the word-buffer feature is 820,000 bytes per second.

Block-Multiplexer Channel

Block-multiplexing channels (defined in the *IBM System/360 Principles of Operation*) are available instead of any of the installed selector channels 1, 2, 3, and/or 4 (only channels 2 and 3 when the IFA is installed). This channel is optimized for relatively high-speed burst operations and is designed to multiplex complete blocks of data, permitting the device to disconnect *only* after channel end or upon execution of a halt I/O instruction.

The multiplexing facility of the block-multiplexer channel allows the interleaved execution of several channel programs by the same channel.

Block-Multiplexing Control (defined in the *IBM System/370 Principles of Operation*) allows operation of the block-multiplexer channel as a selector channel.

Attachable Input/Output Devices

The I/O devices that can be attached to Model 145 are listed in the *IBM System/370 Input/Output Configurator*, GA22-7002.

The console file is the initial microprogram loading (IMPL) device for the system. It provides, on removable disks, all microprograms for the system. Each disk contains a full control-storage load of system microcode customized for each individual system configuration. The several disks supplied with the system supply the microprograms required for System/370 operation, emulators, diagnostics, etc, to be loaded into control storage.

Power to the file is normally off. An IMPL (automatic with power on) or diagnostic operation initiated from the system console turns console-file power on, and loading of data from the file occurs. Power to the console file is turned off automatically when loading is complete.

The console file is located under the operator's console table. Room to store a number of disks is provided inside the cover (adjacent to the file mechanism).

Instructions for using the console file are included in the *Operator's Library: IBM System/370 Model 145 Operating Procedures*, GC38-0015.

Initial Microprogram Loading (IMPL)

An IMPL occurs automatically when system power is applied or when the console file start key is pressed. In either case, the IMPL indicator is turned on and power is applied to the console file. When the console file attains operating speed, reading is started (CPU console switches must be set to their normal operating positions).

The microprogram is loaded from the console file into control storage. The amount of control storage depends upon the configuration of features installed in the system, as outlined in the *Control Storage Requirements* section). When loading is complete, console-file power is turned off, and a system reset routine is executed.

After the system reset routine is executed, the IMPL indicator is turned off, and the CPU enters the stopped state until some external action is taken (such as IPL).

Console Printer-Keyboard

The console printer-keyboard (PR-KB) is an input/output device that provides for manual entry into storage, alter/display functions, and printing of program-generated messages. The device consists of a printer and keyboard, which are linked to attachment circuitry in the CPU.

Configurations

System/370 Model 145 offers three console printer-keyboard options.

Option 1 - An IBM 3210 Console Printer-Keyboard Model 1 (Figure 2).

Option 2 - An IBM 3215 Console Printer-Keyboard (Figure 3).

Option 3 - In combination with either option 1 or 2, a pedestal-mounted, remotely attached auxiliary IBM 3210 Console Printer-Keyboard Model 2 may be specified (Figure 4).

This section assumes the presence of the 3210 Model 1. Differences between the 3210 Model 1, the 3210 Model 2, and the 3215 are given where applicable.

The 3210 Model 2 is functionally identical to the 3210 Model 1, except that it has no alter/display capability, has its own ac power cord, and its own power-on and power-off switches (for the printer drive motor). Refer to the *IBM 3210 Console Printer-Keyboard Model 2 Component Description, GA24-3552*, for additional information.




Figure 2. IBM 3210 Console Printer-Keyboard Model 1



Figure 3. IBM 3215 Console Printer-Keyboard




Figure 4. IBM 3210 Console Printer-Keyboard Model 2

Both the 3210 and the 3215 accept the same I/O commands, perform the same functions, and (except for the 3210 Model 2) have the same keys and indicators. The 3210 Model 2 has no alter/display capabilities, or alter/display lights or switches. Instead it has an ac power-on and power-off switch. Both units print serially (one character at a time). The 3210 units print about 15.5 characters per second. The 3215 prints about 85 characters per second. When the 3210 Model 2 is included, it can be located up to 75 feet from the CPU, such as near an I/O device that requires supervision by the operator.

Options 1 and 3 -- IBM 3210 PR-KB: The printer uses a spherical print element having 88 graphic characters, any of which may be printed either from the system or manually from the keyboard. The characters have an optimized arrangement on the print element that provides a faster response. Carrier return speed is about 15 inches per second.

Option 2 -- IBM 3215 PR-KB: The characters are formed in a dot matrix as the print element (containing seven print wires in a vertical row) drives the wires against the ribbon, paper, and platen. For additional information on this printer, refer to *IBM 3215 Console Printer-Keyboard Component Description*, GA24-3550.

Printer Functions

Both printers have fixed margins and, in addition to printing, both perform the following functions.

Space: Advance the print element one space to the right.

New Line: Provide a powered return of the print element to the left margin accompanied by a vertical line-feed operation.

Forms Carriage

Each printer uses a pin-feed platen for positive feeding of continuous forms having a hole-to-hole width of 13-1/8 inches. For additional information on forms specifications, refer to *Form-Design Reference Guide for Printers*, GA24-3488.

Vertical line spacing is six lines per inch. The horizontal print line is 12.5 inches long, or a maximum of 125 character spaces (ten character spaces to the inch).

Keyboard

The keyboard with either PR-KB option contains 44 character keys along with shift, shift lock, and return keys, as well as the space bar. The tab and backspace keys are not used.

Each of the graphic character keys represents two characters. The character to be entered is selected by using the shift key. Figure 5 shows the arrangement of the character and function keys as well as the control keys and indicator lights.

Detailed information on the function of each of the non-graphic (control) keys is found in the *Operator's Library: IBM System/370 Model 145 Operating Procedures*, GC38-0015.

EBCDIC Graphic Code Set

Representations of the EBCDIC graphic set and associated code bits are shown in Figure 6.

Manual Operations

With Model 145 in manual mode, pressing the alter/display key on the 3210 Model 1, or on the 3215 Console Printer-Keyboard, places the system in the alter/display mode. In alter/display mode, data can be placed in or printed from:

Main storage	Control registers
General registers	Current PSW
Floating-point registers	Storage key.

A mnemonic is entered to indicate the function to be performed. Storage addresses and data must be entered in hexadecimal format. Either uppercase or lowercase characters may be used.

When alter/display-virtual mnemonics are used, only those portions of virtual storage which at that moment are in main storage can be altered or displayed. Furthermore, the translate tables must be valid for the alter/display operation to work. If the translate tables are invalid, an invalid address response occurs even though the referenced area is in main storage.

Detailed procedures for manual operations are in the *Operator's Library: IBM System/370 Model 145 Operating Procedures*, GC38-0015.

PROGRAMMING INFORMATION FOR PRINTER KEYBOARD

Except for transfer-in-channel, printer-keyboard operations written for the 3210 and 3215 are compatible with programs written for the 1052 Model 7 Printer-Keyboard. (Transfer-in-channel is not defined for the 1052 Model 7.)

Except as specifically noted, system operation with either PR-KB configuration is as follows:

To the programmer, the printer-keyboard appears to be attached to the multiplexer channel with a device address of 01F or 009 for the first console PR-KB, and 01E or 008 for the second. A multiplexer-channel UCW is used for printer-keyboard program-controlled operations. The printer-keyboard does *not* use any of the eight control-unit positions on the multiplexer channel:

Besides program-controlled operations, microprogram-controlled alter/display functions are provided by the 3210 Model 1 or the 3215 PR-KB (not by the 3210 Model 2 remote unit). The alter/display function may be requested by pressing the alter/display key (3210 Model 1 or 3215 only). The primary function of this operation is to provide a means of altering or displaying main storage, general-purpose registers, floating-point registers, and certain other facilities. These facilities are described in the section on "Alter Display Operations" in the *Operator's Library: IBM System/370 Model 145 Operating Procedures*, GC38-0015.

Status or sense information is not applicable to alter/display functions. However, the alter/display function is not executed until any current program-controlled operation is completed to the point at which status for the operation is presented to the CPU.

If an alter/display operation is started, any CPU instruction execution is delayed until after the alter/display operation is completed. Therefore, initial selection status for an I/O instruction cannot be obtained while the alter/display operation is in progress, because the I/O instruction cannot be executed.

Channel Commands For Printer-Keyboard

Valid channel commands for the console printer-keyboards are:

Command Code Bits

0	1	2	3	4	5	6	7	Command Name
0	0	0	0	0	0	0	1	Write (without Automatic Carrier Return)
0	0	0	0	0	0	1	1	No Op
0	0	0	0	0	1	0	0	Sense
x	x	x	x	1	0	0	0	TIC
0	0	0	0	1	0	0	1	Write with ACR (Automatic Carrier Return)
0	0	0	0	1	0	1	0	Read
0	0	0	0	1	0	1	1	Alarm (Audible)

Any command code issued to the documentary console with a bit structure that does not conform to those listed here causes a unit check (bit-6) to be set in the status byte, and a command reject (bit-0) to be set in the sense byte.

Status and sense information is stored for the program-controlled operations when applicable.

Write (without Automatic Carrier Return)

The write command is accepted by the PR-KB attachment, only if:

1. The PR-KB is operational (ready).
2. The write command has a valid format (that is, data count is not 0, data address valid, etc), and
3. The PR-KB is not performing some other operation.

If the PR-KB is not ready, condition-code 1 is set, intervention required (bit 1) is set in the PR-KB sense byte and unit check status in the channel status word (CSW) is:

1. Stored for the start I/O initiating the write command, or
2. Stored on a subsequent I/O interruption (or a test I/O) if chaining to the write command was performed.

If the write command is accepted, a console service request occurs and the character prints, or the function is performed.

The CCW data address (now in the PR-KB UCW) is incremented by one, and the data count is correspondingly decremented, for both function and data characters.

A share-reset condition is developed to reset the share-request control. Another share-cycle request cannot occur until the attachment determines that the printer has completed the character or function. As soon as the print or function (space or new line) operation has been accepted by the printer, another share-cycle request is initiated by the attachment. The entire cycle is then repeated.

At the end of each write operation (count zero, or end), the printer operational line is tested. If the printer is not operational, any chaining called for is not allowed. Unit check, channel end, and device end are set on in the PR-KB status byte (in control storage) and intervention required is set on in the PR-KB sense byte (in control storage). Unit check, channel end, and device end are set into the multiplexer channel IB (interrupt buffer) if no other device already has status pending in the IB. A subsequent I/O interruption operation (or test I/O instruction that addresses the PR-KB) stores the status in the CSW. If, however, another device already has status in the IB, the PR-KB attachment circuits are conditioned to cause a share request when the IB becomes available.

A zero-count condition is checked for, during each write share-cycle after data is transferred and address and count updates are performed. If a zero-count condition is detected and data chaining is indicated, a branch is made to the multiplexer chain-data microprogram to load the new CCW.

If data chaining is not indicated:

1. A zero-count condition is set in the PR-KB UCW.
2. Channel end and device end are set on in the PR-KB unit status in the *next* share cycle.

If command chaining is indicated, the unit status byte is set to 00 and a branch is made to the multiplexer chain-command microprogram to load the new CCW.

An incorrect length (IL) indication is given if the SLI flag is off for *any* write command except a write command that has the chain-data flag on. This IL indication occurs because the DC requests one more share cycle after the data count (for a write command) has been decremented to zero.

If the end-of-line switch is activated, a new-line function is automatically initiated. In this case another share cycle is not requested until after the new-line function is completed.

The keyboard is blocked during a write operation.

Operation of the end key terminates any write command operation that is in progress (in the same manner as for a read command). When the write command is terminated, an asterisk is printed, and a new-line operation takes place.

No Op (No Operation)

No Op is an immediate command. This command is processed whether or not the PR-KB is operational. The unit check and intervention required bits are *not* set on when a no op is executed.

Channel end and device end are set in a CSW stored for a start I/O that indicates a no op (if command chaining is not indicated).

Sense

The sense command is processed whether or not the PR-KB is operational. The sense byte is read from control storage and placed in the main storage location specified by the address in the sense command. If not operational, unit check and intervention required are *not* set on when a sense command is executed. The data count in the sense command should equal one. If the count is greater than one, an incorrect length (IL) indication results if the suppress length indication (SLI) flag is off in the sense command.

Channel-end and device-end status are presented in the CSW stored by a subsequent I/O interruption (or cleared by a test I/O) for the sense operation.

Transfer in Channel (TIC)

This command is included here only for sake of compatibility with the 1052 Printer-Keyboard Model 7. It functions in the usual manner as described in the Systems Library manual *IBM System/360 Principles of Operation*, GA22-6821.

Write with ACR

The write with ACR (automatic carrier return) command functions in the same basic manner as a write command. However, a new-line function (carrier return and line feed) is performed after the data count reaches zero.

The new-line function is performed as follows:

1. In the share cycle that occurs after the last character has been sent to the printer, a N/L (new line) character is automatically generated and sent to the printer by the microprogram, and channel end is set on in the PR-KB status byte.
2. The new-line function is performed by the printer.
3. On completion of the ACR, another share cycle is requested to set device end in the unit status.

If the end-of-line switch is operated after the last character is printed, two new-line functions occur: one for the end-of-line switch indication, the second for the write-with-ACR command.

Read

The read command is accepted by the attachment, only if:

1. The PR-KB is ready, and
2. The PR-KB is not performing some other operation.
3. The read command has a valid format.

If the PR-KB is not ready, unit-check status set in the CSW is:

1. Stored for the start I/O initiating the command, or
2. Stored on a subsequent I/O interruption (or a test I/O) if chaining to the read command was performed (condition-code 1 is set).

If the read command is accepted, the proceed indicator (on the PR-KB console) lights.

If the end-of-line switch is operated after a character is printed, a new-line function occurs but the new-line-character bit pattern is not sent to main storage. The proceed light is off until the new-line function is completed.

If the end key is pressed, the read operation is ended. (If the count is not 0 and the SLI flag is off, IL is indicated in the CSW stored for the operation.) The end-character bit pattern is not sent to main storage, and nothing is printed as a result of an end-key operation.

If the cancel key is pressed, unit exception status is set on. (If the data count is not 0 and the SLI flag is off, IL is indicated in the CSW stored for the operation.) A bit pattern is not sent to program storage, but an asterisk is printed and the carrier returns.

If the data count equals zero, the operation is ended the next time any key is operated. The character bit pattern is not sent to main storage, and nothing is printed. If any key other than the end or cancel key is operated, IL is indicated in the CSW stored when the SLI flag is off.

At the end of each read operation (count zero, or end of data), the printer-ready condition is tested. If the printer is not ready, chaining is not allowed. Unit check, channel end, and device end are set on as ending status in the PR-KB sense byte.

Alarm (Audible)

This control command is an immediate command and functions in the same manner as a no-op, except that an alarm sounds in the CPU when the control command is executed.

Under program control, the audible alarm signals the operator when the system requires manual attention. When the program issues the alarm command, the feature emits an audio tone and turns on the alarm indicator on the printer-keyboard. The tone sounds for about 1.5 seconds, but the indicator remains lighted until the operator presses the alarm reset key on the printer-keyboard. The alarm intensity is adjustable.

An alarm command will be executed even if the PR-KB is in the not-ready state.

CHANNEL STATUS BYTE FOR PRINTER-KEYBOARD

The channel status byte for PR-KB operations is set up in the UCW used for the PR-KB. The channel status byte portion of the CSW is stored as a result of processing a test I/O instruction, only if an interruption condition is outstanding for the PR-KB, or as a result of an I/O interruption executed for the PR-KB.

Program-Controlled Interruption (PCI)—(CSW Bit 40)

The following are characteristics of the PCI.

1. The PCI does not affect the progress of the current operation.
2. PCI's are not stacked. If one or more PCI's in a chain have not been processed (prevented by the system mask), only the latest PCI will be processed.
3. A PCI bit in a CCW causes the PCI to remain pending (until processed) throughout the chain if the PCI cannot be taken when first detected.

Incorrect Length (IL)—(CSW Bit 41)

1. IL is set in the CSW (stored by a test I/O or I/O interruption) as a result of a *read* command during which the end or cancel key is operated, or a result of a *write* command during which the end key (not cancel) is operated, when the count does not equal zero and the SLI flag is off. Any chain is terminated.

2. IL is set in the CSW (stored by a test I/O or I/O interruption) as a result of a *read* command during which the count equals zero and any key other than the end or cancel is operated and the SLI flag is off. Any chaining is terminated.
3. An intervention-required condition occurs (out-of-forms or not-ready switch is operated), and the count does not equal zero when either:
 - a. The SLI flag is off, or
 - b. The SLI flag is on *and* data chaining is also specified. Any chaining is terminated.
4. IL is set for any *write* command if the SLI flag is off for that operation. This results from the fact that the PR-KB attachment requests one more data cycle after the CCW data count has decremented to zero. Any chaining is terminated if the IL indication occurs. If, however, the chain-data flag is on in the current write command, the IL indication will not occur for that write command. But, the last write command in the data chain should have its SLI flag on in order to avoid the IL indication.
5. IL is set for a sense command if the data count specified is greater than 1 and the SLI flag is off.

Program Check and Protection Check (CSW Bits 42 and 43)

Program check and protection check are set as defined for the byte multiplexer channel.

Channel Data Check (CSW Bit 44)

This bit does not apply to PR-KB operations.

Channel Control Check (CSW Bit 45)

This bit is set as defined for the byte multiplexer channel.

Interface Control Check (CSW Bit 46)

A share request is received and *none* of the following conditions exist.

1. A not-ready-to-ready sequence has not been performed, or
2. The request key has not been operated, or
3. No program-controlled operation is in progress, or
4. No status is outstanding for the PR-KB.

Chaining Check (CSW Bit 47)

This bit does not apply to PR-KB operations.

STATUS BYTE FOR PRINTER-KEYBOARD

The status byte for the printer-keyboard is kept in control storage. Status is presented in the CSW, only for not-ready-to-ready, device-end, channel-initiated, and attention-status operations (that is, *not* for alter/display functions).

Attention (Status Bit 0)

This bit is set when the request key is pressed if no other operation is in progress. If another operation is in progress, pressing of the request key causes the attention status bit to be turned on after status for the other operation has been cleared (that is, accepted by the CPU program). If the other operation is an alter/display operation (for which operations status is not presented), attention is not set on until the alter/display is completed.

When the attention bit (status bit 0) is on, bit 32 of the CSW will be set on for the following.

1. If an I/O interruption for the PR-KB is processed.
2. If a start I/O is executed before the I/O interruption can be processed. Busy (bit 35) is also set on.
3. If a test I/O is executed before the I/O interruption can be processed.

The preceding Items 1, 2, and 3 clear the status at the PR-KB.

Status Modifier (Status Bit 1) and Control-Unit End (Status Bit 2)

Unit status bits 1 and 2 are not used for PR-KB operations.

Busy (Status Bit 3)

Busy is set in the CSW (bit 35) stored as a result of execution of a start I/O, only for the following conditions.

1. A program operation (other than a no-op or alarm command) has been completed to the point at which channel end has been accepted by the CPU (and I/O interruption or test I/O instruction has been processed to store the channel end in a CSW), but device end is not outstanding. Device end (CSW bit 37) accompanies busy in the CSW for the start I/O, and the status at the PR-KB is cleared.
2. Attention status (resulting from a request-key operation) is outstanding for the PR-KB (that is, the attention has not yet been cleared by an I/O interruption or test I/O operation). Attention (CSW bit 32) accompanies the busy bit in the CSW stored for the start I/O.
3. A device end for a not-ready-to-ready sequence (the ready switch has been operated) is outstanding at the PR-KB. Device end (CSW bit 37) accompanies busy in the CSW stored for the start I/O.

4. A program operation has been completed to the point at which channel end has been accepted by the CPU (an I/O interruption or test I/O instruction has been processed to store the channel end in the CSW), but device end is not yet available. The busy bit alone is presented in the CSW for the start I/O, and the PR-KB status is not affected.

Busy is stored as a result of a test I/O instruction, only if it is executed after channel end for a command is accepted, but before device end for that same command occurs.

Channel End (Status Bit 4)

Channel end is set on in the PR-KB attachment for any of the following conditions.

1. A zero data count has occurred for a write, write-with-ACR, read, or sense command.
(For write or write-with-ACR, channel end is set on during the share cycle after the one in which the zero data count is detected.)
2. At initial selection during execution of a no-op or alarm command when that command is accepted by the PR-KB attachment.
3. The end key or the cancel key has been operated during a read command.
4. The end key is operated during a write command.
5. If a count of greater than 1 is specified in a sense command, the operation is terminated after one byte is transferred.

If channel end alone is in the multiplexer-channel interruption buffer (IB) or has been stacked at the PR-KB, it is cleared by an I/O interruption (or by a test I/O) and stored in the CSW.

Device End (Status Bit 5)

Device end is set on for any of the following.

1. When carrier-return motion has begun for a read or write-with-ACR command.
2. On the service request (share cycle) following the one in which a zero-count condition occurs for a write (with no ACR) command.
3. When the PR-KB attachment accepts a no-op or alarm command.
4. When the ready key is pressed while the PR-KB is in the not-ready condition. (The key must produce a ready condition to set device end.)
5. During the service request in which a sense byte is sent to the CPU.

If a device end has been generated or stacked at the PR-KB, it is cleared by initial selection for a start I/O, only if channel end (as a result of the operation) has already been stored in the CSW by an I/O interruption or test I/O. Busy accompanies device end in the CSW stored for the start I/O.

Test I/O clears any outstanding device end at the PR-KB. A halt I/O does not clear a device end at the PR-KB.

Unit Check (Status Bit 6)

Unit check is set for any of the following reasons.

1. When a character with even parity is sent from the keyboard to the CPU during a read command operation. Equipment check, sense bit 3, is also set on for this condition.
2. If a parity error is detected on data during a write operation with the 3215, a check condition is indicated in the same manner as for other multiplexer-channel operations.
3. If the PR-KB goes not-ready because the cover is open, or the printer is out of forms, or the not ready key is operated.
 - a. At initial selection for a read or write (with or without ACR) command, or
 - b. During execution of a test I/O instruction to the PR-KB.
 - c. At the end of a printing operation. (Intervention required, sense bit 1, is also set on for this condition.)
4. If a command byte not defined for the PR-KB is sent to the PR-KB. (Command reject, sense bit 0, is also set for this condition.)
5. If the printer fails to print within approximately two seconds, equipment check (sense bit 3) is also set.
6. If the 3215 printer has a print-sync check. Equipment check (sense bit 3) is also set.

Unit Exception (Status Bit 7)

This bit is set on if the cancel key is operated *during* a read command operation. The read operation is terminated (channel-end status is set on). If the count is not zero and the SLI flag is off for the read command, the incorrect-length indication (CSW bit 41) is also given during a subsequent I/O interruption or test I/O operation.

SENSE BYTE FOR PRINTER-KEYBOARD

The PR-KB sense byte is kept in control storage. Unit check status is set whenever any one or more of the following bits are set.

Command Reject (Sense Bit 0)

This bit is set on if a command not defined for the PR-KB is issued.

Intervention Required (Sense Bit 1)

This bit is set on, only for a read or write command in which:

1. The not-ready switch has been operated to place the PR-KB in a not-ready condition, or

2. The forms switch indicates that the PR-KB requires forms.
3. The PR-KB cover is open.
4. AC power is off in the 3210 Model 2.
5. The 3215 is in CE mode (printing H's offline).

Bus Out Check (Sense Bit 2)

This bit is not set for PR-KB read operations.

Equipment Check (Sense Bit 3)

This bit is set on:

1. When *even* parity is detected on a character code sent from the keyboard to the CPU during a read operation.
2. If the printer fails to print.
3. If the 3215 printer had a print-sync check or incorrect data from the keyboard.

If equipment check is set because of bad parity from the keyboard, the operation is not terminated until its normal ending point.

If equipment check is set because the printer fails to print (during a read or write operation), the operation is terminated.

Sense Bits 4-7

These bits are not set for PR-KB operations.

SUGGESTED RESTART PROCEDURES FOR PRINTER-KEYBOARD

An I/O error causes an interruption condition, which is indicated in the CSW. The CSW is located in main-storage locations 40 through 47 (hexadecimal). Bit 38 of the CSW, when on, indicates a unit-check condition. This is bit 6 of the byte at main storage address 44 (hexadecimal).

When a PR-KB unit check is detected by the program, a sense command should be executed for the PR-KB. Sense information sent from the attachment provides more detailed information concerning the cause of the unit check. As a result of program analysis of the sense information, an error message should be made available to the operator to indicate the condition.

The following information describes the actions that should be performed when the program detects unit-check status in the CSW. The actions are related to particular sense indications that can occur. These bits are analyzed by the program.

Command Reject (Sense Bit 0)

Provide an operator message and exit from this error-recovery procedure. Command reject indicates that an invalid command was received at the PR-KB attachment.

Intervention Required (Sense Bit 1)

The PR-KB enters a not-ready condition (intervention-required light on) because one of the following has occurred:

1. The not-ready key was operated to place the PR-KB in a not-ready condition.
2. The PR-KB has run out of forms.
3. The PR-KB cover is open.
4. The ac power switch in the 3210 Model 2 is off.
5. The 3215 is in CE mode (offline).

Programs should include an operator message to remedy the problem. If possible, provide a message to instruct the operator to:

1. Check that paper is in the printer.
2. Close the printer cover.
3. Make sure that the ac power switch for the 3210 Model 2 is on.
4. Make sure that the printer is not in CE mode (printing H's).
5. Press the Ready key on the PR-KB Console.

Even if it is not possible to provide a message, the INTVN REQ'D light will be on.

Equipment Check (Sense Bit 3)

Provide an operator message to indicate failure to read the input message and do one of the following:

1. Provide for at least one retry of the command that resulted in the equipment check.
2. If there is no additional error-recovery procedure, continue operation but consider the PR-KB inoperative.
3. If there is an additional error-recovery procedure defined, exit to it. If the additional error-recovery procedure fails, continue the operation but consider the PR-KB inoperative.

If equipment check is set because of bad parity from the keyboard, the operation is not terminated until its normal ending point.

Refer to the *IBM System/360 Principles of Operation*, GA22-6821, the *IBM System/370 Principles of Operation*, GA22-7000, or other sections of this manual, for system features not described here. For example, the 1401/1440/1460 Emulator feature is described in a separate section and new instructions are included in the *IBM System/370 Principles of Operation*.

BYTE-ORIENTED OPERAND FEATURE

The byte-oriented operand feature allows the main-storage operands of non-privileged instructions to appear on any byte boundary without causing a specification exception and a program interruption. When operands for word operations are not on word boundaries, or operands for halfword operations are not on halfword boundaries, performance degradation can be expected. This feature does *not* apply to the alignment of instructions or channel command words (CCW's).

CHANNEL-TO-CHANNEL ADAPTER

The channel-to-channel adapter (CTCA) feature allows the establishment of a loosely coupled multisystem via two control-unit positions on the respective channels of the individual systems. The adapter may be attached to the byte-multiplex, block-multiplex, or selector channel of the Model 145. The other system may be any 360/370 system, provided the standard 360/370 I/O interface signal sequences are adhered to. The CTCA occupies two control-unit positions on each of the respective channels. For information concerning the I/O interface, see *IBM System/360 and System/370 I/O Interface Channel to Control Unit OEMI*, GA22-6974.

The adapter operates in burst mode and transmits data at the rate of the lower-speed channel. It is selected and responds the same as any control unit. The adapter accepts and decodes commands from the channel; however, it differs from a control unit in that it does not use these commands to operate and control input/output devices. The adapter instead uses the commands to open a path between the two channels it connects and then synchronizes the operations performed between the two channels. Additional information can be found in the *IBM System/360 Special Feature Channel-to-Channel Adapter, SRL*, GA22-6892.

The Model 145 channel-to-channel adapter provides features in addition to those offered on the System/360 adapter. Under program control, the channel-to-channel adapter can operate as two independent control units with six additional commands available to the programmer. Expanded checking

facilities are also provided. Programs written for the System/36 adapter may be run if the additional features are not enabled.

The additional commands and a brief description of each follow:

Test I/O 1XXXXX01	A test I/O command in the CTCA may be used to determine the status of the adapter any time the channel is free.
Write-end-of-file 1XXXXX01	The write-end-of-file command is used to signal a read or read backward on the other side of the adapter when no more data is to be sent. This command is useful when trying to stop an operation where individual writes are being issued to chained reads.
No-operation 00XXX011	The no-op command in the CTCA is always an immediate command. The contents of the adapter latches are not affected by this command.
Sense-adapter-status XXX00100	This command is used to interrogate the condition of the adapter to determine the cause of a unit check. No change is made at the adapter by the execution of this command. The unit-check status bit is ignored, and the initial status will be all zeros; then the sense byte is sent as data to the channel.
Modified no-op (Compatibility mode) 01XXX011	This command when issued forces the adapter to run in System/360 mode.
Modified no-op (Expanded mode) 11XXX011	This command when issued forces the adapter to run in System/370 mode. This makes available to the programmer the test I/O, write-end-of-file, no-op, and sense adapter status commands. In addition, it allows the adapter to be made not ready. An interface disconnect (halt I/O), selective reset, system reset, or equipment check will cause that side of the adapter to go not ready. Any command to that side of the adapter (except test I/O or sense-adapter-status) makes the adapter ready.

EXTENDED EXTERNAL MASKING

The extended external masking feature provides for selective masking of interruptions that are caused by timer, interrupt key, and external signals 2 through 7.

Masking is controlled by three subclass mask bits in control register 0, defined as follows.

Timer Mask (T): Bit 24 of control register 0 controls whether the CPU is enabled for a timer interruption. An external interruption caused by the timer value's becoming negative can occur only when both the external mask bit in the PSW and the timer mask bit in control register 0 are one. (The T-bit is unaffected by system reset.)

Key Mask (K): Bit 25 of control register 0 controls whether the CPU is enabled for interruptions due to a signal from the interrupt key.

An interruption from this source can occur only when both the external mask bit in the PSW and the key mask bit in control register 0 are one. (The K-bit is unaffected by system reset.)

Signal Mask (S): Bit 26 of control register 0 controls whether the CPU is enabled for interruption by external signals 2-7. An external interruption resulting from the presence of external signals 2-7 can occur only when the external mask bit in the PSW and the signal mask bit in control register 0 are one. (The S-bit is unaffected by system reset.)

DIRECT CONTROL

The direct control feature includes two instructions (read direct and write direct) and six external interruption lines. The read and write instructions transfer a single byte of information between an external device and main storage. Each of the six external signal lines, when active, sets up the conditions for an external interruption. Additional information can be found in the *IBM System/360 Direct Control and External Interrupt Feature, Original Equipment Manufacturers' Information*, GA22-6845.

FLOATING-POINT FEATURE

Both the System/360 floating-point feature instructions and the extended-precision instructions are included in the System/370 floating-point feature. The extended-precision instructions can handle extended-precision (28-hexadecimal-digit) floating-point operands. Extended-

precision operands can also be rounded to long-precision format, and long-precision operands can be rounded to short-precision format. See the *IBM System/360 Principles of Operation*, GA22-6821, for further information.

STORAGE PROTECTION (STORE AND FETCH)

Storage protection (during both storage and retrieval of data and instructions) is standard on the Model 145. The storage-protection feature makes it possible to protect the contents of storage from misuse or inadvertent destruction.

OS/DOS COMPATIBILITY

The OS/DOS compatibility feature allows execution of DOS programs by emulation while the OS supervisor is controlling the system operation. Refer to the *IBM System/360 OS Program Planning Guide for the DOS Emulator on the System/370*, GC24-5076.

The emulated environment must be a single contiguous block in main storage.

Special instructions are provided to assist the emulation process. The basic operation of the instructions is performed through a microprogram in conjunction with a group of address-associative hardware registers. These instructions are unique to the OS/DOS compatibility feature and are intended and supported only for use by the integrated emulator program.

INTERVAL TIMER

The interval timer provides program interruptions on a program-controlled time basis. Uses of the interval timer include:

- Job accounting
- Monitoring for perpetual program loops
- Time stamping
- Polling at timed intervals.

The storage word at program-storage locations 80-83 (decimal) is reserved for the interval timer feature. Any value stored at this location is automatically reduced by decrementing bit 23 every 3.3 milliseconds, provided the interval-timer switch is in the NORMAL position.

The program in process can be automatically interrupted by an external interruption (if PSW system-mask bit 7 and bit 24 in control register 0 is on) when the interval-timer word goes from a *positive* value to a *negative* value. The interruption is identified by setting the appropriate bit on in the interruption code.

The high-order 24 bits of the interval-timer word are used to provide a full cycle of about 15.5 hours.

Interval Timer Switch

When the interval-timer switch is set to the NORMAL position, the value stored in the interval-timer word is automatically decremented immediately after being stored.

When the switch is in the DISABLE position, no decrementing of the interval-timer word takes place. The four bytes may be used for normal program applications. Displaying program-storage location 80 (hexadecimal 52) under this condition displays the last information stored. This information could be either the interval timer setting or other program information.

TIME-OF-DAY CLOCK FEATURE

The time-of-day clock provides an accurate measure of time, independent of system events or activities (except power-off), and makes measurement available for programming applications. When system power is turned off, the clock value is lost. Once the time-of-day clock has been made operational through the set clock instruction and the TOD CLK switch, it maintains a constant rate of increase. The full cycle of the clock is about 143 years. This timing operation is *not* affected by:

- Any normal activity or event in the system
- Wait state
- Stopped state
- Instruction-step mode
- Single-cycle mode
- Test mode*
- System reset
- Initial program load procedure.

*The clock value is lost when the time-of-day clock micro-diagnostic tests are being performed, or when system power is turned off.

The time-of-day clock is an internal doubleword binary counter. Time is measured by incrementing bit position 51 by one every microsecond, following the rules for fixed-point arithmetic. When the clock is being set, bits 52 through 63 of the designated doubleword value are ignored and are not used as part of the clock value. When the clock value is stored, bits 52 through 63 of the clock value are automatically zeroed.

Time-of-day Clock Instructions

The clock value can be accessed by the store clock instruction. It causes the current clock value to be

stored in a program-storage location specified by the instruction.

The clock can be set to a specific value by the privileged set clock instruction. It causes the current clock value to be replaced by the value specified in the instruction. The set clock instruction changes the clock value only when the TOD CLK switch is in the ENABLE SET position.

WORD BUFFER

The channel word-buffer feature increases the efficiency of the system because it permits the assembly of up to four bytes of data before requiring a share cycle to transfer the data. Thus the channel speeds and the CPU throughput are greatly improved.

Note: Data transfers on the interface are still one byte at a time, but the number of data accesses to main storage are fewer.

The word-buffer feature, if ordered, is effective on all attached selector and block-multiplexer channels.

INTEGRATED STORAGE CONTROL FEATURE

The Integrated Storage Control (ISC) feature incorporates a file control unit into the IBM 3345 Storage and Control Frame, Models 3, 4, or 5. The storage and control frame provides the housing for the integrated storage control along with its associated microprogram facilities, CE panel, and power supplies.

The ISC feature connects to the IBM 3333 Model 1 Disk Storage Unit. The 3333 Model 1 can accommodate up to three additional IBM 3330 Model 1 Disk Storage Units.

The 3333 Model 1 and the 3330 Model 1 Disk Drives use 3336 Model 1 Disk Packs.

The ISC feature can be connected to as many as two 3333 Model 1s. Each 3333 Model 1 may service as many as eight spindles.

The integrated storage control is attached to either a selector or block-multiplexer channel through the standard System/370 I/O channel interface. It is counted as one of the eight possible connections to the channel, and should be given the highest priority on the channel to which it is attached.

ISC Features

The integrated storage control provides or supports the following standard features:

- Command Retry
- Multiple Requesting
- Multiple Track Operation
- Record Overflow
- End-of-File

and the following special feature:

- Two-Channel Switch.

Command Retry

Command retry is a channel-storage control procedure that causes an improperly executed command to be automatically retried. The re-execution does not cause an I/O interrupt, and programmed error recovery procedures are not required.

Multiple Requesting

The use of block-multiplex channels and disk drives with rotational position sensing capabilities allows the ISC and its attached drives to disconnect from the channel during mechanical delays resulting from execution of arm positioning seek, or set sector commands. Reconnection is attempted when the access mechanism is positioned at the desired track or when the specified rotational position has been reached.

During the time the channel and the ISC are disconnected, the CPU is free to initiate I/O operations on other drives attached to the ISC even though the disconnected channel program is not completed. Thus, separate channel programs may be operating simultaneously on each drive attached to the ISC.

Multiple Track Operation

On all search, and most read commands, the ISC can automatically select the next sequentially numbered head on a drive. This eliminates the need for seek head commands in a chain of read or search commands.

Record Overflow

The record overflow function provides a means of processing logical records that exceed the capacity of a track. When using overflow records, the factor limiting the size of the record is the cylinder boundary.

A special channel command ('write special count, key, and data') is used to format the disk pack for record overflow operations.

End-of-File

An end-of-file record, used to define the end of a logical group of records, is written by executing a 'write count, key, and data' command with a data length of zero. Execution of this command causes the ISC to direct the addressed drive to write a data area consisting of one byte of zeros.

When the end-of-file record is processed, detection of the zero data length causes a unit exception status to be generated.

Two-Channel Switch

A two-channel switch feature is available for the ISC. It allows the ISC to be switched from one channel to another via program control. The channels may be attached to the same or different CPUs. The individual drives on the disk storage units may be reserved for the exclusive use of either of the channels. Channel switching and device reservations are controlled by the channel program. Two special commands are associated with the two-channel switch operation: 'device reserve', and 'device release'.

Statistical Usage/Error Recording

The ISC maintains a statistical data record of usage and error information for each attached logical device. The usage information provides an accumulated count of the total number of access motions, and the total number of seek errors, correctable data errors, and uncorrectable data errors which were recovered by the storage control retry procedure. Also included in the error information is the total number of command and data overrun conditions that were retried by the storage control.

Usage/error information is sent to the system log area periodically. The transfer takes place on the next 'start I/O' issued to the device having outstanding usage/error information. Each of the usage/error counters is reset to zero after the counter information is transferred to the channel.

Storage Control Diagnostics

To provide maximum facility availability, the ISC can execute diagnostic tests on a drive concurrent with normal system operation on the remaining drives. This mode of operation allows the service representative to diagnose and repair most drive failures while the facility continues to operate other attached drives. The ISC provides a transient block of 512 bytes (128 words) of control storage to allow temporary residence for a specific diagnostic test.

The transient area is loaded by the system under control of the On-Line Test Executive Program (OLTEP). A special command ('diagnostic write') loads a selected test into control storage and instructs the storage control to execute the test. This loading and execution may also be initiated from the CE panel.

After the test, error message information or test results are transferred from the ISC to main storage by a 'read diagnostic status 1' command. If the CE panel is used, the test results are displayed on the CE panel indicators.

Unit Selection and Device Addressing

The I/O address of the ISC and its attached drives are designated by an eight-bit binary number in an I/O instruction. The address consists of two parts:

1. The ISC address in bits 0 through 3 (determined by the customer at installation time).
2. The addresses of the attached disk drives in bits 4 through 7 (determined by address plugs).

The ISC accepts any drive address from 0000 to 1111. If less than the maximum configuration of sixteen drives is attached, all sixteen addresses (bits 4 through 7) must still be reserved for the drives. Unused addresses cannot be assigned to other devices. If the specified drive is either not attached or off-line, the attempted operation is terminated with a unit check status. Multiple responses to an address, due to duplicate logical address plugs or hardware failures, also cause the operation to be terminated.

Channel Commands

The command set used to perform operations with the ISC is as follows:

Sense Commands

- Sense I/O
- Read and Reset Buffered Log
- Read Diagnostic Status 1
- Device Reserve*
- Device Release*

*Used only with the Two-Channel Switch feature.

Control Commands

- No-Operation
- Seek
- Seek Cylinder
- Seek Head
- Recalibrate
- Restore (executed as a no-operation)
- Set File Mask
- Space Count
- Set Sector
- Diagnostic Write
- Diagnostic Load

Read Commands

- Read Data
- Read Key and Data
- Read Count, Key, and Data
- Read Home Address
- Read Count
- Read Initial Program Load
- Read Sector
- Read Record Zero

Write Commands

- Write Home Address
- Write Record Zero
- Write Count, Key, and Data
- Write Special Count, Key, and Data
- Erase
- Write Data
- Write Key and Data

Search Commands

- Search ID Equal
- Search Key Equal
- Search Home Address Equal
- Search ID High
- Search Key High
- Search ID Equal or High
- Search Key Equal or High

System/370 Extended Control

EXTENDED CONTROL FEATURE

The extended control (EC) feature provides a means of initiating and reporting a number of System/370 functions. However, the system can still operate in basic control (BC) mode to accommodate programs written for System/360.

A new PSW format, control registers, and an extension to the permanently assigned storage area comprise the EC mode. Bit 12 of both the old (BC mode) and the new (EC mode) formats of the PSW has a common notation for identification. When bit 12 is set to 0, the PSW is identified as BC mode. When bit 12 is set to 1, the PSW is identified as EC mode. The change from one mode to another can be made with any PSW interchange. For example, an I/O operation can be started in one mode and continued to an ending in another mode. EC mode is required for most System/370 functions.

Mask bits for System/370 features replace the system mask of the BC PSW. The system mask is moved to the control registers. The condition code (CC) and the program mask (PM) fields are moved to the interruption code area of the BC PSW. The instruction length code (ILC) and the interruption codes are moved to an area of permanently assigned storage.

EC mode provides mask bits for the following functions:

- Program-Event Recording (Bit 1). This feature allows the programmer to debug his program through identification of instructions that could cause trouble in operation. These include branch instructions, fetch instructions, storage alterations, and general register alterations. The recognition of one of these conditions causes a program interruption with the instruction address and code posted in a permanent storage location.
- Dynamic Address Translation (Bit 5). This feature allows the conversion of programs expressed in virtual addresses to real addresses in processor storage. The translation does not occur for I/O addresses or permanently assigned addresses used by the CPU. The I/O counterpart for this feature is the channel-indirect-data-addressing feature that is not masked and is allowed in either BC or EC mode.
- Input/Output Mask (Bit 6). The I/O mask that allows interruptions for I/O channels selectively is located in control register two. The mask bit in the EC PSW represents a master mask.
- External Mask (Bit 7). The external mask that allows interruptions for external devices selectively is located in control register zero. The mask bit in the EC PSW represents a master mask.

Figure 7 shows the related mask bits, features, and control registers associated with extended control mode. Further details about these features can be found in other sections of this manual or in the *IBM System/370 Principles of Operations, GA22-7000*.

The extended control feature also adds two new instructions that can change the mask bits in the EC PSW. The 'store then AND system mask' instruction permits the program to turn off selected bits in the system mask while retaining the original contents for later restoration. For example, in EC mode it may be necessary for a program, which is not aware of the present status, to disable program-event recording for a few instructions.

The 'store then OR system mask' instruction permits the program to turn on selected bits in the system mask while retaining the original contents for later restoration. For example, in EC mode the program may want to enable priority interrupts and yet may not know the current status of the I/O and external mask bits.

When the 'set system mask suppression' facility is employed, the execution of the 'set system mask' instruction is subject to the 'set system mask suppression' bit, bit 1 of control register 0. When this bit is set to zero, the instruction is executed normally. When this bit is set to one, the operation is suppressed, and a special-operation exception is recognized.

STORE STATUS

The store status feature includes an operator-initiated function called store status, and a modification to some system reset conditions. The store status function places the contents of the programmable registers in fixed locations within the first 512 bytes of processor storage. The programmable registers are stored in absolute locations as shown in the following table.

<i>Register</i>	<i>Length in Bytes</i>	<i>Absolute Address (Decimal) of First Byte Stored</i>
CPU Timer	8	216
Clock comparator	8	224
Current PSW	8	256
Floating-point registers 0-6	32	352
General registers 0-15	64	384
Control registers 0-15	64	448




Figure 7. Extended Control PSW

The store-status function is performed by the alter/display facilities of the console printer-keyboard. Detailed instructions to perform this function are found in the *Operator's Library: IBM System/370 Model 145 Operating Procedures, GC38-0015*.

A change to system reset was made to permit removing the CPU from hangup conditions without losing these key items of system status. Some of the hangups unique to System/370 include:

- a. Endless program interruptions due to invalid bits in the EC mode program-interruption-new PSW. (*Note:* System/360 invalid PSW loops could be broken by the stop key.)
- b. Endless external interruptions due to clock comparator or CPU timer. (*Note:* System/360 external and I/O interrupts will exhaust themselves permitting the stop key to operate.)

Detailed effects of the various reset functions are shown in the following table.

Area Affected	Reset Functions			
	Power On	Enable System Clear with System Reset or Load	Initial Program Load	System Reset
Control Storage	L	V	V	V
TOD Clock	C	U	U	U
Processor Storage	C	C	U	U
Keys in Storage	C	C	U	U
General Registers	C	C	U	U
Floating-Point Registers	C	C	U	U
Control Registers	I	I	I	U
Current PSW	C	C	C	U
CPU Timer	C	C	C	U
Clock Comparator	C	C	C	U
CPU State	S	S	S	S
Attached Channels	R	R	R	R

- C Contents are set to zeros with valid parity.
- I Contents are set to initial state.
- L The initial program load function is performed.
- R The channel is reset, the channel signals system reset on, the I/O interface by dropping operational-out.
- S Execution of the current CPU operation, if any, is terminated, pending interruptions and machine check conditions are cleared. The CPU enters the stopped state.
- U Contents including parity are unchanged.
- V Contents are unchanged except for parity, which may be changed to valid parity.

PROGRAM EVENT RECORDING

The purpose of the program-event-recording (PER) feature is to assist in debugging programs. It permits the program to be alerted to:

- Successful execution of a branch instruction.
- Alterations of the contents of designated general registers.

- Fetching of an instruction from designated processor storage locations.
- Alterations of the contents of designated processor storage locations.

The program has control over the conditions that are considered events for recording purposes and that can specify selectively one or more events to be monitored. Information concerning a program event is provided to the program by means of a program interruption, with the cause of the interruption being identified in the interruption code.

Information for controlling program-event recording resides in control registers 9, 10, and 11. Control register 9 specifies which events are to be monitored. Control register 10 designates the beginning of the monitored processor storage area. Control register 11 designates the end of the monitored processor storage area.

Program-event recording is available only in EC mode and is under the control of PSW bit 1, the PER mask. When the mask is 0, no program event can cause an interruption. When the mask is 1, interruptions are permitted subject to the PER control bits in control register 9. In BC mode, the PER mask has, in effect, a value of zero and program-event-recording is disabled.

When a designated program event occurs, with the CPU enabled for program-event recording, a program interrupt occurs. The cause of the interruption is identified by setting bit 8 of the interruption code to 1, and by the information placed in locations 150-155 of processor storage.

This feature should be used only for program debugging purposes because PER causes significant internal performance degradation.

DYNAMIC ADDRESS TRANSLATION

The dynamic-address-translation (DAT) feature provides for more efficient storage management. This feature allows a program to be written starting at a virtual address of zero and containing up to 16,777,215 bytes. The DAT feature also helps to solve storage fragmentation problems because adjacent storage location blocks are no longer necessary.

The 24-bit virtual (or logical) address consists of three parts: segment, page, and offset. The segment may contain 1,048,576 bytes, or 65,536 bytes depending on control register settings. The page may contain 4,096 bytes, or 2,048 bytes depending on control register settings. The offset denotes a particular byte within the page.

Control register 0 specifies page size and segment size. Control register 1 designates the origin and the length of the segment table.

The segment table defines the origin and the length of the page table and denotes the availability of the page table.

The page table contains the high-order bits of the real address of the page, and denotes the availability of the page.

The control registers, segment table, and page table are maintained by the control program.

The conversion of a virtual address to a real address is done by a translation process. In the Model 145, this translation process is performed by microcode with the aid of translation logic. The results of the translation (as many as eight virtual addresses) are stored in a set of associative registers called the translation-lookaside-buffer (TLB). The translation-lookaside-buffer contains the results of the last eight translations. There is no performance loss due to the translation process as long as one of the pages contained in the TLB is accessed by the program.

The dynamic-address-translation feature also contains the following new instructions:

- 'Load real address'
- 'Reset reference bit'
- 'Purge TLB'.

These instructions are explained in detail in *IBM/370 Principles of Operation, GA22-7000*.

CHANNEL INDIRECT DATA ADDRESS

The channel-indirect-data-addressing (CIDA) feature provides the means of extending the address adjustment of the dynamic-address-translation feature to the I/O channels. A contiguous set of virtual addresses can be mapped into a non-contiguous set of pages in real storage. Because only a single data address need be in effect at a time for a channel, it is not necessary for the DAT hardware to handle the adjustment with each access. The adjustment factor is applied by the program and the real address is stored for the CIDA controls.

These adjusted addresses are stored as an indirect-data-address list (IDAL) for each CCW. Each word of the list is referred to as an indirect-data-address list word (IDALW).

The operation of the CIDA feature is selective and can be used in either BC or EC mode. An IDA flag in the flag byte of the channel CCW functions as the indirect addressing switch. When the IDA flag = 1, the normal data address of the CCW is the real address of an IDAL in processor storage. This list contains one or more addresses of processor storage on page boundaries that can be used in the operation.

For the byte-multiplex channel the CIDA feature requires a fourth word in each assigned UCW. This word holds the IDAL address for the assigned device.

CLOCK COMPARATOR AND CPU TIMER

The clock comparator and CPU timer is an optional feature available on IBM System/370 Model 145.

The clock comparator provides for an interrupt when the time-of-day clock reaches a value specified by the programmer. The interrupt is allowed by setting bit 20 in control register 0, and the external mask bit in the PSW.

The CPU timer provides a high resolution (1 microsecond) timer which causes an interrupt whenever its value is zero or negative. The timer value is set by the programmer using the 'set CPU timer' instruction. The interrupt is allowed by setting bit 21 in control register 0, and the external mask bit in the PSW.

Four new instructions are provided with this feature:

- 'Set clock comparator'
- 'Store clock comparator'
- 'Set CPU timer'
- 'Store CPU timer'.

Further details of these instructions are found in the *IBM System/370 Principles of Operation, GA22-7000*.

Integrated File Adapter (IFA)

When operating with the recommended IBM operating system programs, the system requires disk-file storage for handling its programming sequences. Because of the data-handling speed of the system, the disk files should have the capability of the IBM 2314 A-Series Direct Access Storage Facility (DASF). As an alternative to placing a 2314 A-Series on the selector channel, the Integrated File Adapter (IFA) feature with the IBM 2319 Disk Storage Facility is available for the system. Three access mechanisms are included. Up to five additional access mechanisms (combinations of IBM 2312, 2313, and 2318 units) may be attached (for a total of eight).

For simplicity, the term *IFA* has been used in this manual to mean both the IFA control and the attached access mechanisms.

The IFA feature is assigned exclusive use of selector channel 1 addresses, such as 13x (x = disk drive number). Only selector channels 2 and 3 are available when the IFA feature is installed.

This manual covers only the highlights of the IFA and the attached DSF units. Details of the disk-storage record formatting, the commands, and the general operation for the IFA are the same as for the 2314 A-Series. These are given in the *IBM System/360 Component Descriptions, IBM 2314 Direct Access Storage Facility and IBM 2844 Auxiliary Storage Control, GA26-3599*.

IFA CHARACTERISTICS

Capacity

The IFA control can accommodate from one to five disk-storage access mechanisms in addition to the first three (which are included as part of the IBM 2319). No provision is made for the ninth or spare access mechanism provided by the 2314 Model A1. When fewer than eight access mechanisms are required for operation, one access mechanism may be made a spare by setting the address plug for on-line servicing. On-line service provisions are the same as for the 2314 Model A1. The IFA DSF's (after the first three) may be any combination of the following:

- 2312 Disk Storage Model A1 – 1 access mechanism
- 2313 Disk Storage Model A1 – 4 access mechanisms
- 2318 Disk Storage Model A1 – 2 access mechanisms
- 2319 Disk Storage Model A2 – 3 access mechanisms

Data Rates

The IFA data-transfer rate is 312,000 bytes per second. See the integrated file adapter information in the *Timings* section.

IFA Compared to 2314 A-Series

The IFA offers a more compact system than the use of the 2314 connected to a channel. This should offer great advantage when the application-program requirements for selector-channel connection of other I/O equipment do not exceed the capability of channels 2 and 3. The same restrictions that apply to the 2314 Model A1 apply to the IFA operation. Only one of the disk-storage modules can be operated at a time.

IFA Limitations

The disk-storage units connected to the IFA are limited to the single control unit and single channel operation. The IBM 2844 Auxiliary Storage Control, the word buffer feature, the channel-to-channel adapter, the block multiplexer channel feature, and the two channel switch feature do not apply to the IFA.

The scan feature and the record overflow feature are standard with the IFA feature. In disk-storage-oriented application programs where other features are required, a 2314 A-Series should be connected to a selector channel.

The IFA control unit makes use of the CPU controls on a high-priority basis for sequencing the disk-storage operations. The time required for this control is in part offset by the fact that the IFA does not require time for the channel interface sequence.

Data operations that involve more than one record field (area) can use chained data commands to execute so long as each CCW covers a complete field. The IFA cannot handle a chained data condition within a record field (area).

DISK-STORAGE CHARACTERISTICS

Disk Pack Storage

Disk-storage devices allow either sequential or random access to records that are stored either sequentially or randomly. The records may be of any length, the only requirements being that the tracks are formatted for the length of records to be stored (and the track and cylinder byte-capacity limits are not exceeded). The length information is stored with the location identifier at the start

of each record for use in subsequent operations. The disk packs may be interchanged between the access mechanisms connected through the IFA and any other 2314 for either reading or writing.

The stored data can be protected during an operation by setting a mask byte with the file-mask command. One portion of the mask defines to what extent seek commands to select different areas of the file may be executed. The second portion of the mask defines to what extent write commands may be performed.

The disk pack used with the IFA has 20 recording surfaces each with 200 tracks for record storage, plus three alternate tracks per recording surface. Each track has a capacity of 7,294 bytes. To locate a specific track, a seek command is executed to place the access arm on one of the 200 tracks and to select one of the 20 heads on the access arm. In one position of the access arm, a cylinder of 20 tracks can be processed by changing only the head selection. Each cylinder (20 tracks) has a capacity of 145,880 bytes. In multi-track operations the sequence can advance from track to track without an additional seek command.

Track Format

All reference to positions on the track is from a common index point (Figure 8). A home-address identification of the track is written first. Following the home address, record zero (R0) is written with operating system information in IBM-recommended programs. In other programming systems this area can also contain an application record. The remainder of the track contains application records numbered R1 through Rn. The start of each record is identified with an address marker.

Each record consists of at least a count field and a data field (area). It may also contain a key field between the count and data fields. The count field contains the track flags, the location identifier, and the formatted length of the key and data fields (area). The key field (when used) normally contains record-oriented identification information that may serve to identify the record. The data field contains the actual application record information. Each of the fields is followed by computed data-check information that is used to prove the accuracy of the data in subsequent operations.




Figure 8. Track Format

IFA OPERATION

The response to disk-storage instructions and commands is identical to that expected from the same condition with the 2314 A-Series.

Addressing

The IFA is assigned the channel-1 address and is operated through channel instructions and commands. The control-unit and device address normally transmitted to the channel to select the channel-connected disk-storage unit is now sent to the IFA. The control-unit address is compared to a stored address to determine that the selection is correct. The device address is used to select the specified module after determining that the module is part of the connected configuration.

Operation Initiation

The channel start I/O instruction defines the channel, control-unit, and unit addresses for all control and data-transfer operations. The channel address word (CAW) provides the address of the first channel command. The IFA determines whether the unit is available and free of pending status conditions before allowing the command to be entered. If the command is invalid or is presented in an improper sequence, the operation is ended immediately with appropriate status indication.

The test I/O, halt I/O, and halt device instructions can be used with the IFA. These operations are performed and reported in the same manner as for a device on channel.

Data Transfer

Data transfer for the IFA makes use of the share-cycle principle used by the selector channels. A storage cycle is taken between cycles of the current CPU operation for each transfer. The IFA control transfers one byte of data at a time the same as an unbuffered channel.

Command Chaining

Most disk-storage operations are performed as a sequence of steps defined by a chain of commands in channel command words (CCW's). New commands are obtained from their chained sequences through interruption of the CPU operation the same as for selector channel. A request from the IFA has higher priority than a similar request from either selector or multiplexer channels. In its function as the control unit for the disk-storage modules, the IFA may request more than one interruption for each command.

Ending Status

The final status conditions for an IFA operation are reported through the channel status word (CSW) and the condition code of the program status word (PSW). If a unit-check status is reported, the control unit remains busy until a sense command is executed to obtain the error information. The sense information provides a means of defining the error condition and determining the method of correction. The operating program transmits a message to the operator if the trouble cannot be remedied by its retry sequences. Operations that cannot be initiated because of busy or not-ready conditions are reported through the condition code.

Sense Information

The IFA provides sense definitions equivalent to those of the 2314 except for four bits. Two of the exception bits are sense byte 4, bits 0 and 1. These bits provide buffer feature information in the 2314. The IFA does not have a buffer

and therefore bits 0 and 1 are not used. The other two bits are byte 2, bits 3 and 4. Bit 3 is defined as "Selected Status" by the IFA and means that an error trap has been taken for an unknown reason. Bit 4 is labeled "CC Check" and indicates that the cyclic-code check bytes did not compare to the data.

IFA FEATURES

The IFA is capable of the following 2314 A-Series operating features, thus making it compatible in normal operation. The nature of the channel control and the disk-storage interface prohibits the use of dual channel or dual control-unit arrangements.

Scan Feature

The scan feature of the 2314 is a standard feature on the IFA. This feature allows selectively searching the key and data fields of the stored records. The search argument in main storage is compared with the next record for a possible equal or high condition. Chained commands and the multi-track control allow searching all of the records in a cylinder.

Record Overflow Feature

The record overflow feature of the 2314 is a standard feature on the IFA. This feature allows writing a record that extends beyond the end of a track by continuing it on the next track within the cylinder. It can be used for writing records that are longer than the track length or for filling in the areas at the end of the tracks to obtain more storage.

The I/O channels for this System/370 model are, with a few variations, identical to those of System/360 models. For a description of some channel operations, refer to the *IBM System/370 Principles of Operation*, GA22-7000. For details of the standard channel interface, refer to the *IBM System/360 I/O Interface--Channel to Control Unit Original Equipment Manufacturers' Information*, GA22-6843.

For information about I/O devices attaching to the Model 145 interface, refer to *IBM System/370 I/O Configurator*, GA22-7002.

This section covers the basic characteristics and defines the limitations and additional capabilities of the I/O channels. The additional capabilities include new and redefined instructions, new interface lines, the block-multiplexer channel, and other extensions to System/360 provided by System/370.

This system offers the following channel configurations.

1. A single byte-multiplexer channel.
2. Selector channel 1 or integrated file adapter (IFA) with 2319 Disk Storage Facility (DSF) addressed as selector channel 1. The IFA, and selector channels 1 and 4, are mutually exclusive.
3. Selector channels 2, 3, and 4 for non-IFA configurations; selector channels 2 and 3 for IFA configurations; a block-multiplexer channel in place of any installed selector channel; and the word buffer feature on all (non-IFA) selector or block-multiplexer channels. (Also refer to the *Channel-to-Channel Adapter* section.)

The byte-multiplexer channel can operate in either byte or burst mode. The mode is determined by the characteristics of the device operating on the channel. When a device on the byte-multiplexer channel forces burst mode, no other device can operate with the byte-multiplexer channel until the burst-mode operation is completed.

In the byte mode, the single data path of the byte-multiplexer channel can be shared by a number of low-speed I/O devices operating simultaneously. The channel multiplexes data to or from these devices (one device at a time) in groups of bytes as required by the I/O device being serviced.

Selector channels are designed to be used primarily for devices with higher data rates. Operations between a selector channel and an operating I/O unit can be overlapped with CPU processing cycles. The selector channel operates in burst mode only. Only one I/O unit per selector channel can be engaged in the transfer of data at one time. Selector channel accesses to main storage during

a data transfer cycle are on a byte basis or, if the word buffer feature is present, on a word basis.

Block multiplexer channels are available instead of selector channels 1, 2, 3, or 4 (only channels 2 and 3 when the IFA feature is installed). The block-multiplexer channel is optimized for relatively high-speed burst operations and can multiplex complete blocks of data. It is particularly suited to buffered or cyclic devices with high data rates (such as disk-storage devices). The multiplexing facility of the block-multiplexer channel allows the interleaved execution of several channel programs by the same channel.

The byte-multiplexer, selector, and block-multiplexer channels operate from the same I/O instruction and command formats used for other System/370 models.

STANDARD I/O INTERFACE

The standard System/360 I/O interface is used to connect the CPU channel to I/O devices or control units. In addition to the standard System/360 I/O interface, extensions to the I/O interface operations are provided.

High-Speed Transfer: This extension to the I/O interface enables data transfer to take place (on selector and block-multiplexer channels) faster than the data rates that would be obtained with service-in and service-out alone. It may also be used by some control units to permit the placement of a control unit at a greater distance from the channel than would otherwise be possible. This extension includes two additional tag lines: data-in and data-out.

Data-in may be alternated with service-in tag line to enable transfer of data at a higher rate than is possible if service-in alone is used. In this case, data-out is alternated with service-out as the response to data-in. Data-out is the response to data-in as service-out is the response to service-in.

I/O Error Alert: A new tag line, disconnect-in, provides (on selector, block-multiplexer, and byte multiplexer channels) control units with the ability to alert the system of a malfunction that prevents the control unit from signaling correctly over the I/O interface.

Disconnect-in can be activated by a control unit only when it is connected to the channel (has operational-in up). The channel performs a selective reset in response to disconnect-in and indicates to the program the occurrence of disconnect-in by causing an I/O interruption.

Command Retry: Command retry is a combined channel-control unit procedure that can cause a command to be retried without requiring an I/O interruption.

It is a function of the control unit to determine whether the last command can be retried, based on factors such as whether operator intervention or program re-orientation is required before retry.

Command retry applies only to selector and block-multiplexer channels, and requires an additional line in the interface called mark 0-in.

INPUT/OUTPUT INTERRUPTIONS

The input/output interruption definition is extended by the addition of a new interruption condition.

Channel-Available Interruption Condition: A channel-available interruption condition is generated by a channel to signify that a previously indicated channel-busy condition no longer exists. Its purpose is to inform the CPU program that the instruction that received a channel-busy indication (condition code 2) can now be expected to be successful.

The channel-available interruption condition is meaningful only for the block-multiplexer channel because a selector channel always terminates a channel-busy condition with an interruption or an interruption-pending condition.

BYTE-MULTIPLEXER CHANNEL

The maximum byte-multiplexer-channel byte-mode data rate is 50,000 bytes per second. The maximum burst-mode data rate is 180,000 bytes per second. Any IFA, selector-channel, or block-multiplexer channel activity reduces the data rate for the byte-multiplexer channel.

The byte-multiplexer channel operations with attached I/O units are implemented under microprogram control. A particular status, data, or control communication with a device is coordinated by the standard-interface signal sequences between the device and the byte-multiplexer channel. Data transfer to or from main storage is on a byte basis only.

The byte-multiplexer microprograms control data flow to and from the CPU, and the functions performed by specific registers that are used for byte-multiplexer channel operations only.

The byte-multiplexer channel contains a number of subchannels, each of which is capable of controlling one I/O device. Each subchannel has its functional control information stored in a four-word unit control word (UCW) that is contained in control storage.

When a byte-multiplexer-channel operation requires use of the information in a UCW, that UCW (identified by the address of the I/O unit involved in the operation) is read from control storage. The operation specified by the UCW

is then performed under microprogram control. The UCW is used, updated, and returned to control storage when the operation is completed. Hence the UCW carries a dynamic record of the operation for the I/O device assigned.

There is *one* assigned byte-multiplexer channel area in local storage for use in processing a *single* UCW. Therefore, when the UCW is being set up in that area during execution of an I/O instruction (or I/O interruption operation), service requests from other units on the byte-multiplexer channel are blocked.

Byte-Multiplexer Subchannel Capacity

A maximum of 256 UCW's are available for the byte-multiplexer channel. Sixteen UCW's are provided in the basic machine. At system order time, the number of units on the byte-multiplexer channel is specified for the control-storage (microprogram) load so that an adequate amount of control-storage is reserved. The number of available byte-multiplexer channel UCW's is 16, 32, 64, 128, or 256.

An *unshared* subchannel has a UCW that is reserved for one specified device only. For example, some devices require a UCW for exclusive use; each unit attached to a 2821 Control Unit requires a single UCW for its use. If a 2821 services two 1403 Printers and a 2540 Reader-Punch, four UCW's are required: two for the printers; one for the reader; and one for the punch. Each of these units has its own unique unit address.

A *shared* subchannel has a UCW that can contain operating information for any one of a number of devices, all of which are serviced by the same control unit. The 2821 previously described is in reality four separate control units and is not a shared control unit. An example of a shared control unit is a tape control unit, which can service the requirements of several tape drive mechanisms.

The UCW address in control storage is derived from the unit address.

For most effective use of control storage, and in recognition of the average needs of most applications, UCW's are available in the following configurations:

Standard	-	16 UCW	-	MUA Folding SUA Folding*
Options	-	32 UCW	-	MUA Folding SUA Folding
	-	64 UCW	-	MUA Folding SUA Folding
	-	128 UCW	-	MUA Folding
	-	256 UCW	-	No Folding

MUA: Multi-unit address.

SUA: Single-unit address.

* Folding is discussed under *Device Addressing*.

Device Addressing

Before a command for operation of an I/O device can be sent to its control unit, the device must be addressed. The address is derived from the I/O instruction and consists of the three low-order bytes of the developed address. The interface address (if applicable) is in the high-order byte, the channel address is next, and the device address is in the low-order byte.

MUA (multi-unit addressing) refers to shared subchannels. SUA (single-unit addressing) refers to unshared subchannels. Address folding is done to allow maximum addressing flexibility while using a minimum amount of control storage. *Folding* means that certain bits in the address byte are ignored; thus several address values are assumed by the system to be identical. Because of folding, assigning addresses requires discretion to avoid mutually exclusive addresses. The same UCW is addressed by addressing 0F (0000 1111) or 1F (0001 1111) if the number of subchannels is 16.

The following is an example of mutually exclusive addressing. Assume that there are two 1403 printers installed on a system that has 16 UCW's. The address of one printer is 0E (0000 1110). For convenient identification, the programmer may address the second printer as 2E (0010 1110). However, because there are only 16 UCW's on the system and address folding automatically takes place, both printers would use the same UCW. This, of course, is not allowable. The address of the second printer must contain a unique hexadecimal character, other than E, in the units position of the address, such as 0A (0000 1010). When 16 UCW's are installed, bits 0-3 of the device address are ignored.

For a unit-address byte of $A^0A^1A^2A^3A^4A^5A^6A^7$, the addressing scheme is shown in Figure 9.

Number of UCW's	Address Bits	UCW Addressing Scheme				
		Unshared Unit Addresses		Shared Unit Addresses		
16	A^0	Must be 0	0	Must be 1	1	
	A^1-A^3	Not significant ; folding permitted	x	Provides 8 unique control-unit/ UCW addresses (0-7)	A^1	
			x			
			x			
	A^4-A^7	Provides 16 unique addresses (00-0F)	A^4	x		
		A^5	x			
		A^6	x			
		A^7	x			
32	A^0	Must be 0	0	Same as for 16 UCW's		
	A^1-A^2	Not significant; folding permitted	x			
			x			
			A^3			
	A^3-A^7	Provides 32 unique addresses (00-1F)	A^4			
		A^5				
		A^7				
64	A^0	Must be 0	0	Same as for 16 UCW's		
	A^1	Not significant; folding permitted	x			
			A^2			
	A^2-A^7	Provides 64 unique addresses (00-3F)	A^3			
			A^4			
			A^5			
			A^6			
		A^7				
128	A^0	Must be 0	0	Same as for 16 UCW's		
	A^1-A^7	Provides 128 unique addresses (00-7F), no folding	A^1			
			A^2			
			A^3			
			A^4			
			A^5			
			A^6			
		A^7				
256	A^0-A^7	Provides 256 unique addresses (00-FF), no folding, no shared unit address	A^0	None		
			A^1			
			A^2			
			A^3			
			A^4			
			A^5			
			A^6			
			A^7			

Figure 9. Unit Addressing Scheme

If any *shared* subchannel is assigned, no unit using an *unshared* subchannel can have its high-order address bit set to a 1. The byte-multiplexer channel microprogram routines recognize the high-order 1 as specifying a unit on a shared subchannel. In this case, any unit address of the form 1xxxxxxx is recognized as a shared subchannel.

When a unit address specifying a shared subchannel is recognized by the byte-multiplexer-channel microprogram routines, these routines force the high-order bit to access one of UCW's 0 through 7.

Therefore, as far as UCW usage for shared subchannels is concerned, only bits 1-3 of the unit address are used to specify the UCW. For example, the shared control unit address 1000xxxx pertains only to UCW zero. (The x's specify the particular unit being controlled by the shared control unit.) A maximum of eight shared subchannels (UCW's 0 through 7) can be assigned.

In Summary:

1. If shared subchannels *are* used, unshared subchannels are restricted to:
 - a. UCW's 0 through 7 that are *not* used as shared subchannels, and
 - b. UCW's that are specified by unit addresses in which the high-order bit is at a value of 0.
2. If shared subchannels *are not* used, the number of unshared subchannels can be a maximum of 256 (0 through 255), but the actual number and types used must be established during ordering so that the microprogram can be set up properly.

The number of subchannels used is also dependent upon the characteristics of the devices on the channel, as pointed out in the following description.

The electrical characteristics of the channel allow for up to eight I/O control-unit positions, connected serially. Positions for units on the I/O interface can be thought of in three ways, depending upon the units involved:

1. A single control unit that controls one I/O unit can be connected to the channel. An example of this type of unit is the IBM 1443 Printer Model N1. One control-unit position is needed.
2. A single unit that contains several control units can be connected to the channel. An example is the 2821 control unit, which has separate control units for each attached 1403 printer, one for the 2540 reader section, and one for the 2540 punch section. One control unit position is needed.
3. A single control unit that services the requirements of several I/O units (one at a time) can be connected to the channel. An example is a tape control unit that controls several tape drives. One control-unit position is needed.

Assume, for example, that eight 1443 Model N1 printers are attached to the byte-multiplexer channel. All eight positions are then used, and no other unit can be attached

to the channel. Any eight of the subchannels could then be used for the printers, according to the device address.

As a second example, assume that eight shared control units, each controlling eight I/O units, are connected to the byte-multiplexer channel:

1. Eight positions are required for the eight control units.
2. Eight UCW's (0-7) are required, one for each shared control unit.
3. No other positions are then available.

SELECTOR CHANNELS

The selector channels are designed primarily for use with devices that have high data rates, such as magnetic tape, drum storage, and disk-storage units. From one to four selector channels are available.

Average data rates are dependent upon whether or not the word buffer feature is installed, and upon the number of channels in use. The maximum data rate possible with the word buffer installed is 1.85 million bytes per second. The maximum data rate without the word buffer feature is 820,000 bytes per second.

Selector channels 1, 2, 3, and 4 are available for non-IFA configurations, and selector channels 2 and 3 are available for IFA configurations.

Selector channels are capable of controlling one operation at a time. Each operation is performed in burst mode; the other devices on a selector channel cannot be operated during this period. (See the *Block Multiplexer Channels* section for expansions of selector-channel capability.)

Circuitry registers, and special microprogram routines in control storage, are used to perform selector-channel operations. The selector channels do not require a group of UCW's to retain channel-operating data because only one operation can be performed at a time. The operating data remains in the operating registers in local storage. This results in a faster data access for data on selector channels than on the byte-multiplexer channel.

When a selector channel is operating, the data is transferred byte by byte as requested by the device. When a selector channel is operating within its maximum speed, there is time between byte transfers to allow for CPU processing and operating the integrated I/O devices.

Selector-channel service requests are used for data-transfer and skip operations but are not used for status transfer. A service-request operation is initiated by a request from the channel that required service.

The four selector-channel service-request operations provide for the following functions (non-IFA or word buffer options).

1. *Skip (Read)*: The current CCW count is decremented by 1 for each skip service request. The address portion of the CCW is not changed, and no data is transferred into or from main storage.

2. *Input Backward (Read Backward)*: The current CCW count is decremented by 1, and the address portion of the current CCW is decremented by 1 for each input-backward service request. A data byte is placed into storage at the location specified by the current CCW address before the address update is performed.
3. *Input Forward (Read)*: The current CCW count is decremented by 1, and the address portion of the current CCW is incremented by 1, for each input-forward service request. A data byte is placed into storage at the location specified by the current CCW address before the address update is performed.
4. *Output (Write)*: The current CCW count is decremented by 1, and the address portion of the current CCW is incremented by one for each output service request. A data byte is taken from the main-storage location specified by the current CCW address before the address update is performed.

Only one service request can be in progress at a time. The channel obtaining service determines which area will be accessed for protect key, count, and data-address information.

No selector channel can obtain action for a service request in the machine cycle immediately following a service request for that same channel. Also, each channel is guaranteed that no other channel may have more than one request serviced when a service request is outstanding for another channel. For example, suppose channels 2, 3, and 4 simultaneously request service. Channel 2 is serviced first because it has the highest priority. Channel 3 is serviced next, but during the channel 3 activity, channel 2 initiates another service request. The channel 4 request will be serviced next because its request has been pending the longest time. Channel 2's second request is now serviced.

Device Addressing

The selector-channel addresses are 01-04. Device addressing on the selector channel may be any of the 256 possible bit combinations of a byte and may be assigned as required by the program for the selector-channel devices.

BLOCK-MULTIPLEXER CHANNELS

A block-multiplexer channel is available instead of an installed selector channel. The block-multiplex feature allows concurrent operation of many I/O devices on a channel by multiplexing blocks of data on the channel's single data path.

Although only one device may actually be transmitting data at any given instant, multiple channel programs may be concurrently active.

Block multiplexing involves temporarily disconnecting an operation in a sequence of chained channel commands. This frees the channel during non-data transfer activity of the device, thereby allowing other devices access to the channel during this time. The block-multiplexer channels would normally attach I/O equipment that has high data rates.

Block-Multiplexer Channel UCW Assignments

The 256 possible device addresses on a block-multiplexer channel are divided into 16 groups of 16 device addresses. Each block-multiplexer channel has a UCW address table with a halfword entry for each device address group. The halfword entry in the table translates the actual UCW addresses from the device addresses as needed.

Each device address group is one of three types according to the UCW requirements of the devices that are to be attached. All devices in a group *must* have the same UCW requirements. The three types are as follows.

Type 1: *Each* device of the group requires an *unshared* UCW,

Type 2: *All* the devices of the group use the same *shared* UCW, or

Type 3: A UCW is *not* to be assigned for *any* device address of the group, and the devices are not allowed to operate in block-multiplexer mode.

All the devices on a shared control unit *must* use the same UCW and *may* require several type 2 device address groups. Because each shared UCW requires a UCW plus one byte, an array of 8 UCW's provides 7 shared UCW's. The eighth UCW in the array provides the extra bytes required for the 7 shared UCW's. Thus, in theory, one channel could operate with up to 256 devices on one shared UCW, or 256 unshared UCW's could be used to operate 256 devices. These are not intended as typical examples but are given merely to illustrate the flexibility of UCW assignment.

A UCW card in each block-multiplex channel is plugged by the service representative at installation time to indicate the device type for each device address group.

An estimate of the number of UCW's required is necessary so that the size of the UCW pool can be set realistically. Unshared UCW's are assigned dynamically during the first successful start I/O operation to any device of the group, if there are UCW's available to be assigned. This assignment remains until the next IMPL or other action that results in a system reset. Type 2 UCW assignments are made during the system-reset routine using the information plugged in the UCW card.

If a start I/O with a type 1 device address that has not had a UCW assigned is attempted on an available channel and no UCW's are available, the result is a condition code 3 setting.

The method used for dynamic UCW allocation of type 1 devices allows flexibility in reassignment of a device from

one channel to another. A type 2 device may also be moved to another channel by altering the UCW card.

Address Tables

For a device address of $A^0A^1A^2A^3A^4A^5A^6A^7$, the 5 high-order bits are manipulated by the microprogram to access a particular table entry address. Because only the 5 high-order bits are significant, 32 unique table entries result from a possible 256 device addresses. This gives 32 groups of 8 device addresses per group. Each channel has an address table.

1401/1460, 1440 Emulation Feature

1401/1460, 1440, and 1410/7010 Emulation Feature

To execute programs written for the IBM 1401, 1440, and 1460 systems, or the 1410 and 7010 systems, this system uses both the emulator programming support (in OS or DOS) and the applicable emulator feature. Programs for the emulated system normally can be executed without modification, provided the original program was written in accordance with established IBM procedures and practices.

In the following text the term *1400* refers to the 1401/1460, 1440 systems, and the term *1410* refers to the 1410/7010 systems.

EMULATOR PROGRAMMING SUPPORT

The emulator programming support for 1400/1410 emulation depends upon:

- The user's operating system (OS or DOS).
- The system being emulated (1401/1460, 1440, or 1410/7010).

The emulator programming support has the following characteristics.

- It requires the host (emulating) system to have the applicable version of the emulator feature installed.
- It uses the standard System/370 instruction set, plus the special instructions of the emulator feature (which are defined in the emulator program publications).

All phases of 1400/1410 emulation are controlled by the emulator programming support, including:

- All 1400/1410 CPU operations.
- All 1400/1410 input/output operations.
- 1400/1410 operator console operations.
- Error handling.
- System operator messages.

This System/370 model has two emulator features available:

- IBM 1401/1460, 1440 Emulator Feature—for use with the OS or DOS emulator program in the emulation of a 1401, 1440, or 1460 system.
- IBM 1401/1460, 1440, and IBM 1410/7010 Emulator Feature—for use with the OS or DOS emulator program in the emulation of a 1401, 1440, 1460, 1410, or 7010 system.

The corresponding emulator feature is required for the execution of the emulator programming support. It con-

sists of a set of special instructions that perform some of the most frequent and more complex functions of the system being emulated. These instructions are supported only for use with these programs. The instructions do not require that the CPU be in a special emulation mode.

Emulator Feature Instructions

Each of the emulator features consist of the following instructions. The difference is in the instruction's ability to perform the functions described for the 1401/1460, and 1440 systems only or for both the 1401/1460, 1440 and the 1410/7010 systems.

- Do interpretive loop (DIL): fetches the 1400/1410 instruction, updates the simulated A- and B-storage address registers, indexes addresses if needed, verifies addresses, updates the simulated I-storage address register, and returns control to the emulator program at a routine to execute the 1400/1410 instruction.
- Branch and do interpretive loop (BDIL): places the address from the simulated A-storage address register into the simulated I-storage address register and then enters into the DIL routine.
- Add numeric (ANUM): performs the 1400/1410 decimal add or subtract. All arithmetic functions are performed except multiply and divide.
- Compare (COMP): executes the 1400/1410 compare function and sets simulated high, low, and equal indicators.
- Move data in CPU (MCPU): moves data in simulated 1400/1410 storage.
- Move data for input/output (MIO): moves data from simulated 1400/1410 storage to the buffer area and vice versa for input/output operations. Data is translated to EBCDIC for output or to internal code on input.
- Branch if address flagged (BIFLAG): tests whether the simulated B- and A-storage address registers contain valid addresses. An invalid address returns control to the emulator program at an error routine. Valid addresses cause processing to continue at the next sequential System/370 instruction.

Note: Abbreviations within parentheses (such as MIO) are *not mnemonics* for coding the instructions but are used as easy reference to the instructions in emulation publications.

INSTRUCTION TIMINGS

The accompanying tables give average instruction timings in microseconds for CPU and input/output operations. All timings for instructions that include reference to main storage include the time required for base-register addition in the address formation.

Note that the instruction timings are dependent upon a number of factors: storage-unit timing capabilities; circuit timings; and logic optimization. Changes to any of these areas can result in a change in the instruction timings listed in this section.

Interference attributable to operations of channels or the integrated file adapter is not included in these timings.

If timings for index-register addition are desired (for RX formats), 0.248 microsecond must be added to the compute time.

These instruction times have been obtained by assuming that on the average the instruction buffer must be filled half the time for the next sequential instruction (NSI). The timings, in effect, assume that the average NSI is 4 bytes in length. The actual times for the instruction buffer loading are as follows:

	<i>Actual Time</i>	<i>Time Included in Average</i>
1. Branches		
A. Branch Unsuccessful		
(All of NSI in buffer):	None	.422
(part of NSI in buffer):	.743	.422
(none of NSI in buffer):	.945	.422
B. Branch Successful		
(Double Fetch Required):	.743	.183
2. Other Operations		
A. All RR Format:	.540	.270
B. RX (No operand fetch):	.293	.147
RX (operand fetch):	.090	.045
C. All RS or SI format:	.293	.147
D. SS (Not followed by another SS on a word boundary internal to doubleword):	.293	.147
SS (<i>Does</i> end on a word boundary internal to doubleword; followed by another SS):	.743	None

For the decimal instructions, the first-operand field length (N^1) is assumed to be greater than, or equal to, the length of the second operand field (N^2).

Instruction Timing Formula Legend

<i>Symbol</i>	<i>Definition</i>
D	Number of digits shifted.
CR	Number of control registers loaded or stored.
E	Time for the subject instruction that is executed by the execute instruction.
F ¹	1 if the branch operation is successful; 0 otherwise.
F ²	0 if the R ² field specified in the RR formatted branch instruction is zero (that is, the branch is suppressed); 1 otherwise.
GI	Number of interruptions that occur during instruction execution.
GR	Number of general-purpose registers loaded or stored.
H ⁵	Number of high-order leading zero bytes in the decimal field (that is, source or resulting destination)
H ⁶	Number of high-order leading zero bytes in the binary field.
K	Constant depending upon mask M3:

M3 Constant

0000	0.5
xxx1	4
xx10	3
x100	2
1000	1

In compare logical, the value of these constants is the maximum value. When an unequal comparison occurs before all bits are examined, the constant is equal to the number of bits that had been examined when the unequal comparison occurred.

MK	Number of times the mark address is stored in the edit and mark instruction.
N	Total number of bytes in the first operand for those instructions with a single length field.
N ¹	Total number of bytes in the first operand (destination).
N ²	Total number of bytes in the second operand (source).
N ⁴	Total number of field-separator characters in the edit pattern.
N ⁷	Total number of significance starter characters in the edit pattern.
N ⁸	Total number of digit-select characters in the edit pattern.
N ⁹	Total number of bytes of the first operand that lie outside that part of the field bounded by words.
NB	Absolute value of (NM+NP)/256, which is the total number of bytes moved or compared, divided by 256. Any remainder is ignored.
NM	Number of bytes (not pad characters) moved or compared.
NP	Number of pad characters moved or compared.
NWBL ¹	Number of word-boundary crossovers for the first operand.
NWBL ²	Number of word-boundary crossovers for the second operand.
SG	Number of signs in the field to be edited.
T ¹	1 if the result field is recomplemented (that is, changes sign); 0 otherwise.
TI	Time taken by interruptions.
V ⁵ -V ⁸	Legends V ⁵ through V ⁸ are for use in the timing formula of the move instruction, depending upon the locations of the operand fields.
V ⁵	Use if the first and second operand fields start and end on word boundaries.
V ⁶	Use if the first and second operand fields start at corresponding byte addresses within words but do not lie on word boundaries.
V ⁷	Use if the first and second operand fields do not start at corresponding byte addresses within words.
V ⁸	Use if the first and second operand fields start on word boundaries but do not end on word boundaries.

N must be greater than 4 to use this case.

Note: A byte address of a word can have a value of 0, 1, 2, or 3.

EC = 1 if in extended control mode. Otherwise, EC = 0.

* Indicates that the instruction has a double indexing capability.

Indicates that timings have been weighted to provide realistic estimates for actual values that could be expected in typical applications.

<i>Instruction</i>	<i>Format</i>	<i>Op Code</i>	<i>Mnemonic</i>	<i>Time in Microseconds</i>
add	RR	1A	AR	1.373
add*	RX	5A	A	2.385
add decimal	SS	FA	AP	$8.757 + 0.744 N^1 + 1.375 NWBL^1 + 0.540 NWBL^2 + T^1$ ($3.044 + 0.451 N^1 + 1.127 NWBL^1$)
add halfword*	RX	4A	AH	2.949
add logical	RR	1E	ALR	1.373
add logical*	RX	5E	AL	2.138
add normalized (extended)	RR	36	AXR	12.134#
add normalized (long)	RR	2A	ADR	7.162
add normalized* (long)	RX	6A	AD	8.265
add normalized (short)	RR	3A	AER	5.663#
add normalized* (short)	RX	7A	AE	6.737
add unnormalized (long)	RR	2E	AWR	6.524
add unnormalized* (long)	RX	6E	AW	7.627
add unnormalized (short)	RR	3E	AUR	5.513
add unnormalized* (short)	RX	7E	AU	5.342#
and	RR	14	NR	1.935
and*	RX	54	N	2.700
and	SI	94	NI	2.397
and	SS	D4	NC	$N \leq 4 = 6.437 + 1.148NWBL^1 + 0.540 NWBL^2 + 0.405N$ $N > 4 = 6.740 + 1.148NWBL^1 + 0.540 NWBL^2 + 0.203N$
branch and link	RR	05	BALR	$1.682 + 0.874F^1$
branch and link*	RX	45	BAL	2.399
branch on condition	RR	07	BCR	$0.872 + 0.875F^1$
branch on condition*	RX	47	BC	$0.917 + 0.875F^1$
branch on count	RR	06	BCTR	$1.074 + 1.078F^1$
branch on count	RX	46	BCT	$1.369 + 0.873F^1$
branch on index high	RS	86	BXH	$2.469 + 0.875F^1$
branch on index low or equal	RS	87	BXLE	$2.469 + 0.875F^1$
compare	RR	19	CR	1.578
compare*	RX	59	C	2.441
compare decimal	SS	F9	CP	$8.577 + 0.451N^1 + 0.789NWBL^1$
compare halfword*	RX	49	CH	2.949
compare logical	RR	15	CLR	1.373
compare logical*	RX	55	CL	2.138
compare logical	SI	95	CLI	1.992
compare logical	SS	D5	CLC	$N \leq 4 = 3.494 + 0.540 (NWBL^1 + NWBL^2) + 0.405N$ $N > 4 = 3.994 + 0.540 (NWBL^1 + NWBL^2) + 0.203N$
compare logical characters under mask	RS	BD	CLM	$2.036 + 0.608K + 0.540 NWBL^2$
compare logical (long)	RR	0F	CLCL	$12.916 + 2.093 (NM/4) + 1.553 (NP/4) + 8.314 NB + 8.764 NS$ ($NS=1$ if both NM and NP are non-zero; $=0$ otherwise)
compare (long)	RR	29	CDR	7.000#
compare (long)*	RX	69	CD	7.869#
compare (short)	RR	39	CER	5.803#
compare (short)*	RX	79	CE	5.992#
convert to binary*	RX	4F	CVB	$37.542 - 3.85H^5$
convert to decimal*	RX	4E	CVD	$55.914 - 11.925H^6$
diagnose	SI	83	—	Varies depending upon function

<i>Instruction</i>	<i>Format</i>	<i>Op Code</i>	<i>Mnemonic</i>	<i>Time in Microseconds</i>
divide	RR	1D	DR	34.183
divide*	RX	5D	D	34.771
divide decimal	SS	FD	DP	$11.044 + 1.110N^1 - 2.550N^2 + (N^1 - N^2) [28.500 + 6.378(N^2 + 1)]$
divide (long)	RR	2D	DDR	88.190
divide (long)*	RX	6D	DD	89.565
divide (short)	RR	3D	DER	27.862
divide (short)*	RX	7D	DE	28.702
edit	SS	DE	ED	$3.116 + 4.050N + 1.710N_4 + 6.337N_7 + 5.032N_8$
edit and mark	SS	DF	EDMK	ED + 0.608 MK
exclusive or	RR	17	XR	1.935
exclusive or*	RX	57	X	2.700
exclusive or	SI	97	XI	2.397
exclusive or	SS	D7	XC	$N \leq 4 = 6.437 + 1.148NWBL^1 + 0.540NWBL^2 + 0.405N$ $N > 4 = 6.740 + 1.148NWBL^1 + 0.540NWBL^2 + 0.203N$
execute*	RX	44	EX	2.979+E
halt device	SI	9E	HDV	See Channels, IFA, and PR-KB timings at the end of this section.
halt I/O	SI	9E	HIO	See Channels, IFA, and PR-KB timings at the end of this section.
halve (long)	RR	24	HDR	6.924
halve (short)	RR	34	HER	4.682
insert character*	RX	43	IC	1.384
insert characters under mask	RS	BF	ICM	$2.800 + 0.405K + 0.540NWBL^2$
insert storage key	RR	09	ISK	3.698
load	RR	18	LR	0.923
load*	RX	58	L	1.688
load address	RX	41	LA	1.452
load and test	RR	12	LTR	1.373
load and test (long)	RR	22	LTDR	2.210
load and test (short)	RR	32	LTER	1.980
load complement	RR	13	LCR	1.575
load complement (long)	RR	23	LCDR	2.210
load complement (short)	RR	33	LCER	1.980
load control	RS	B7	LCTL	$4.071 + 2.205CR + \text{factor from load control register table.}$
load halfword*	RX	48	LH	2.295
load (long)	RR	28	LDR	1.779
load (long)*	RX	68	LD	2.633
load multiple	RS	98	LM	$3.621 + 0.945GR$
load negative	RR	11	LNR	1.676
load negative (long)	RR	21	LNDR	2.210
load negative (short)	RR	31	LNER	1.980
load positive	RR	10	LPR	1.676
load positive (long)	RR	20	LPDR	2.210
load positive (short)	RR	30	LPER	1.980
load PSW	SI	82	LPSW	$9.762 + 2.273EC$
load real address	RX	B1	LRA	8.696
load rounded (extended operands, long result)	RR	25	LRDR	4.140
load rounded (long operands, short result)	RR	35	LRER	3.488
load (short)	RR	38	LER	0.923
load (short)*	RX	78	LE	1.688

<i>Instruction</i>	<i>Format</i>	<i>Op Code</i>	<i>Mnemonic</i>	<i>Time in Microseconds</i>
monitor call	SI	AF	MC	2.835
move	SI	92	MVI	1.452
move	SS	D2	MVC	$N \leq 4 = 5.728 + 0.608NWBL^1 + 0.540NWBL^2 + 0.681N$ $N > 4, V^5 = 6.500 + 0.287N$ $N > 4, V^6 = 6.028 + 0.608NWBL^1 + 0.540NWBL^2 + 0.203N^9$ $N > 4, V^7 = 6.028 + 0.608NWBL^1 + 0.540NWBL^2 + 0.203N$ $N > 4, V^8 = 6.838 + 0.608NWBL^1 + 0.540NWBL^2 + 0.203N^9$
move long	RR	0E	MVCL	$7.153 + 1.750(NM/4) + 1.400(NP/4) + 4.850NB + 7.850GI + TI$
move numerics	SS	D1	MVN	$N \leq 4 = 6.032 + 1.103NWBL^1 + 0.540NWBL^2 + 0.405N$ $N > 4 = 6.335 + 1.102NWBL^1 + 0.540NWBL^2 + 0.203N$
move with offset	SS	F1	MVO	$2.609 + 1.000N^1 + 0.750N^2$
move zones	SS	D3	MVZ	$N \leq 4 = 6.032 + 1.148NWBL^1 + 0.540NWBL^2 + 0.405N$ $N > 4 = 6.335 + 1.148NWBL^1 + 0.540NWBL^2 + 0.203N$
multiply	RR	1C	MR	19.929
multiply*	RX	5C	M	20.077
multiply decimal	SS	FC	MP	$18.955 + (N^1 - N^2) [16.000 + 4.444(N^2 + 1)]$
multiply halfword*	RX	4C	MH	10.508
multiply (extended operands, extended result)	RR	26	MXR	181.645
multiply (long)	RR	2C	MDR	44.864
multiply (long)*	RX	6C	MD	45.673
multiply (long operands, extended result)	RR	27	MXDR	51.795
multiply (long operands, extended result)*	RX	67	MXD	52.769
multiply (short)	RR	3C	MER	16.071
multiply (short)*	RX	7C	ME	16.795
or	RR	16	OR	1.935
or	RX	56	O	2.700
or	SI	96	OI	2.397
or	SS	D6	OC	$N \leq 4 = 6.437 + 1.148NWBL^1 + 0.540NWBL^2 + 0.405N$ $N > 4 = 6.740 + 1.148NWBL^1 + 0.540NWBL^2 + 0.203N$
pack	SS	F2	PACK	$2.609 + 0.99N^1 + 0.619N^2$
purge TLB	S	B20D	PTLB	4.315
read direct	SI	85	RDD	3.742
reset reference bit	S	B213	RRB	3.820
set clock	SI	B204	SCK	7.546
set clock comparator	S	B206	SCKC	20.655
set CPU timer	S	B208	SPT	14.013
set program mask	RR	04	SPM	1.125
set storage key	RR	08	SSK	4.170
set system mask	SI	80	SSM	$7.616 + 1.665EC$
shift and round decimal	SS	F0	SRP	Left Shift: $47.428 + 0.904N - 0.861D$ Right Shift: $26.423 + 0.904N + 2.295D$
shift left double	RS	8F	SLDA	See shift tables
shift left double logical	RS	8D	SLDL	See shift tables
shift left single	RS	8B	SLA	See shift tables
shift left single logical	RS	89	SLL	See shift tables
shift right double	RS	8E	SRDA	See shift tables
shift right double logical	RS	8C	SRDL	See shift tables
shift right single	RS	8A	SRA	See shift tables
shift right single logical	RS	88	SRL	See shift tables
start I/O	SI	9C	SIO	See Channel, IFA, and PR-KB timings at the end of this section.

<i>Instruction</i>	<i>Format</i>	<i>Op Code</i>	<i>Mnemonic</i>	<i>Time in Microseconds</i>
start I/O fast release	SI	9C	SIOF	Executed as start I/O.
store*	RX	50	ST	1.497
store channel ID	SI	B203	STIDC	6.580
store character*	RX	42	STC	1.452
store characters under mask	RS	BE	STCM	$3.274 + 0.603K + 0.608NWBL^2$
store clock	SI	B205	STCK	9.498
store clock comparator	S	B207	STCKC	6.581
store control	RS	B6	STCTL	$4.071 + 1.957CR$
store CPU ID	SI	B202	STIDP	5.750
store CPU timer	S	B209	STPT	9.224
store halfword*	RX	40	STH	1.498
store (long)*	RX	60	STD	3.386
store multiple	RS	90	STM	$3.566 + 1.013GR$
store (short)*	RX	70	STE	1.497
store then AND system mask	SI	AC	STNSM	$6.986 + 1.665EC$
store then OR system mask	SI	AD	STOSM	$6.986 + 1.665EC$
subtract	RR	1B	SR	1.575
subtract	RX	5B	S	2.340
subtract decimal	SS	FB	SP	$8.757 + 0.744N^1 + 1.375NWBL^1 + 0.540NWBL^2 + T^1$ $(3.044 + 0.451N^1 + 1.127NWBL^2)$
subtract halfword*	RX	4B	SH	2.949
subtract logical	RR	1F	SLR	1.373
subtract logical*	RX	5F	SL	2.138
subtract normalized (extended)	RR	37	SXR	12.134#
subtract normalized (long)	RR	2B	SDR	7.467
subtract normalized (long)*	RX	6B	SD	8.570
subtract normalized (short)	RR	3B	SER	6.276
subtract normalized (short)*	RX	7B	SE	7.041
subtract unnormalized (long)	RR	2F	SWR	6.199#
subtract unnormalized (long)*	RX	6F	SW	6.473#
subtract unnormalized (short)	RR	3F	SUR	5.817
subtract unnormalized (short)*	RX	7F	SU	5.342#
supervisor call	RR	0A	SVC	$13.497 + 3.668EC$
test and set	SI	93	TS	3.822
test channel	SI	9F	TCH	See Channel, IFA, and PR-KB timings at the end of this section.
test I/O	SI	9D	TIO	See Channel, IFA, and PR-KB timings at the end of this section.
test under mask	SI	91	TM	1.992
translate	SS	DC	TR	$3.086 + 2.897N$
translate and test	SS	DD	TRT	$3.755 + 2.678N$
unpack	SS	F3	UNPK	$3.591 + 0.788N^1 + 0.923N^2$
write direct	SI	84	WRD	3.372
zero and add	SS	F8	ZAP	$8.966 + 0.495N + 1.598NWBL^1 + 0.540NWBL^2$

Byte-Oriented-Operand Timing Considerations

The foregoing timings assume that operands are on word boundaries for fullword operations (or halfword boundaries for halfword operations). When the operands are *not* on these boundaries, add the following factors to the times given.

<i>Operand Length</i>	<i>Read Operation</i>	<i>Store Operation</i>
Halfword	0.990	1.553
Fullword	1.350	2.363
Doubleword	2.565	3.523

For load and store multiple functions, the adjustment factors must be added once for each general register involved.

For store and store halfword operations, an additional factor of 0.765 microsecond must be added if the operand address is not on a word or halfword boundary, respectively.

CONSOLE PRINTER-KEYBOARD INSTRUCTION TIMINGS

<i>Operation</i>	<i>Function</i>	<i>Condition Code</i>	<i>Time (Microseconds)</i>
Start I/O	Write	0	20.154
	Read	0	20.648
	Read/Write	1	18.981
	Read/Write	2	8.162
Test I/O	Available	0	13.044
	Channel-end has occurred but has not been accepted by the CPU input buffer	1	18.310
	Channel-end has been stacked in the device	1	23.038
	Channel-end has been accepted by the CPU	1	17.072
	Working	2	8.027
Halt I/O	Interruption pending	0	8.229
	Channel-end has not yet occurred	1	19.884
	Not operational	3	14.057

Load Control Register Table

The following timings (in microseconds), required for the complete load operation, must be added to the load control op-code timing for the specified control register.

<i>Control Register</i>	<i>Complete Load Operation</i>
0	0.608
1-14	0
15	0.810

BYTE-MULTIPLEXER CHANNEL TIMINGS

Maximum byte-multiplexer channel service-request timings (in microseconds) are as follows. These timings do not include the effect of delays due to other system operations.

Byte Mode	14.30*
Burst Mode	5.30*
Command Chain, Burst	19.20*
Command Chain, Byte	31.00*
Data Chain	6.25
Transfer in Channel	2.00

*To these timings, add the appropriate time required for interface delays (refer to the *IBM System/360 I/O Interface-Channel to Control Unit Original Equipment Manufacturers' Information, GA22-6843*). Data-transfer modes are described in the *IBM System/360 Principles of Operation*.

The following chart gives maximum byte-multiplexer channel timings (in microseconds) for error-free channel operations for given condition-code settings.

	<i>Condition Code</i>			
	<i>0</i>	<i>1</i>	<i>2</i>	<i>3</i>
Start I/O	28.28*	26.68*	10.93	20.48*
Test I/O	18.63*	27.23*	13.38	13.93*
Halt I/O	10.78	21.13*	-----	13.93*
Halt Device	11.78	21.13*	11.98	13.93*
Test Channel	4.28	4.28	-----	-----

*To these timings, add the appropriate time required for interface delays.

Shift Tables (Timings in Microseconds)

Bits	SLDA	SLA	SLDL	SLL
0	5.300	5.000	2.950	2.900
1	6.050	5.500	3.700	3.400
2	6.800	6.000	4.450	3.900
3	7.550	7.500	5.200	4.400
4	8.750	7.450	6.400	5.350
5	9.500	7.950	7.150	5.850
6	10.250	8.450	7.900	6.350
7	11.000	8.950	8.650	6.850
8	7.100	6.000	4.750	2.900
9	7.850	6.500	5.500	4.400
10	8.600	7.000	6.250	4.900
11	9.350	7.500	7.000	5.400
12	10.550	8.450	8.200	6.350
13	11.300	8.950	8.950	6.850
14	12.050	9.450	9.700	7.350
15	12.800	9.950	10.450	7.850
16	7.100	6.000	4.750	3.900
17	7.850	6.500	5.500	4.400
18	8.600	7.000	6.250	4.900
19	9.350	7.500	7.000	5.400
20	10.500	8.450	8.200	6.350
21	11.300	8.950	8.950	6.850
22	12.050	9.450	9.700	7.350
23	12.800	9.950	10.450	7.850
24	7.100	6.000	4.750	3.900
25	7.850	6.500	5.500	4.400
26	8.600	7.000	6.250	4.900
27	9.350	7.500	7.000	5.400
28	10.550	8.450	8.200	6.350
29	11.300	8.950	8.950	6.850
30	12.050	9.450	9.700	7.350
31	12.800	9.950	10.450	7.450
32	6.200	5.650	3.850	3.550
33	6.950	6.150	4.600	4.050
34	7.700	6.850	5.350	4.550
35	8.450	7.150	6.100	5.050
36	9.650	8.100	7.300	6.000
37	10.400	8.600	8.050	6.500
38	11.150	9.100	8.800	7.000
39	11.900	9.800	9.550	7.500
40	8.000	6.650	5.650	4.550
41	8.750	7.150	6.400	5.050
42	9.500	7.650	7.150	5.550
43	10.250	8.150	7.900	6.050
44	11.450	9.100	9.100	7.000
45	12.200	9.600	9.850	7.500
46	12.950	10.100	10.600	8.000
47	13.700	10.600	11.350	8.500
48	8.000	6.650	5.650	4.550
49	8.750	7.150	6.400	5.000
50	9.500	7.650	7.150	5.550
51	10.250	8.150	7.900	6.050
52	11.450	9.100	9.100	7.000
53	12.200	9.600	9.850	7.500
54	12.950	10.100	10.600	8.000
55	13.700	10.600	11.350	8.500
56	8.000	6.650	5.650	4.550
57	8.750	7.150	6.400	5.050
58	9.500	7.650	7.150	5.550
59	10.250	8.150	7.900	6.050
60	11.450	9.100	9.100	7.000
61	12.200	9.600	9.850	7.500
62	12.950	10.100	10.600	8.000
63	13.700	10.600	11.350	8.500

Bits	SRDA	SRA	SRDL	SRL
0	4.800	4.500	3.200	3.150
1	7.400	6.100	5.800	4.750
2	6.700	5.650	5.100	4.300
3	6.000	5.200	4.400	3.850
4	5.300	4.750	3.700	3.400
5	7.900	6.350	6.300	5.000
6	7.200	5.900	5.600	4.550
7	6.500	5.450	4.900	4.100
8	5.800	5.000	4.200	3.650
9	8.900	6.600	6.800	5.150
10	7.700	6.150	6.100	4.800
11	7.000	5.700	5.400	4.350
12	6.300	5.250	4.700	3.900
13	8.900	6.850	7.300	5.500
14	8.200	6.400	6.600	5.050
15	7.500	5.950	5.900	5.600
16	6.800	5.500	5.200	4.150
17	9.400	7.100	7.800	5.750
18	8.700	6.650	7.100	5.300
19	8.000	6.200	6.400	4.850
20	7.300	5.750	5.700	4.400
21	9.900	7.350	8.300	6.000
22	9.200	6.900	7.600	5.550
23	8.500	6.450	6.900	5.100
24	7.800	6.000	6.200	4.650
25	10.400	7.600	8.800	6.250
26	9.700	7.150	8.100	5.800
27	9.000	6.700	7.400	5.350
28	8.300	6.250	6.700	4.900
29	10.900	7.850	9.300	6.500
30	10.200	7.400	8.600	6.050
31	9.500	6.900	7.900	5.600
32	5.300	4.500	3.700	3.150
33	7.900	6.100	6.300	4.750
34	7.200	5.650	5.600	4.300
35	6.500	5.200	4.900	3.850
36	5.800	4.750	4.200	3.400
37	8.400	6.350	6.800	5.000
38	7.700	5.900	6.100	4.550
39	7.000	5.450	5.400	4.100
40	6.300	5.000	4.700	3.650
41	8.900	6.600	7.300	5.250
42	8.200	6.150	6.600	4.800
43	7.500	5.700	5.900	4.350
44	6.800	5.250	5.200	3.900
45	9.400	6.850	7.800	5.500
46	8.700	6.400	7.100	5.050
47	8.000	5.950	6.400	4.600
48	7.300	5.500	5.700	4.150
49	9.900	7.100	8.300	5.750
50	9.200	6.650	7.600	5.300
51	8.500	6.200	6.900	4.850
52	7.800	5.750	6.200	4.400
53	10.400	7.350	8.800	6.000
54	9.700	6.900	8.100	5.550
55	9.000	6.450	7.400	5.100
56	8.300	6.000	6.700	4.650
57	10.900	7.600	9.300	6.250
58	10.200	7.150	8.600	5.800
59	9.500	6.700	7.900	5.350
60	8.800	6.350	7.200	4.900
61	11.400	7.850	9.800	6.500
62	10.700	7.400	9.100	6.050
63	10.000	6.950	8.400	5.600

SELECTOR-CHANNEL TIMINGS

Selector-Channel Data Rates

Average selector-channel data rates are dependent upon whether or not the word buffer is installed, the number of channels in use, the interface cable lengths, and the number of attached I/O units. These timings ignore any delays due to other system operations. The maximum data rate with the word buffer is 1.85 million bytes per second. The maximum rate without the word buffer is 820,000 bytes per second.

Maximum selector-channel data-transfer rates are given below. (*KB* stands for thousands of bytes per second; *MB* stands for millions of bytes per second.)

<i>Selector Channels without Word Buffer</i>			
<i>IFA</i>	<i>Chnl 2</i>	<i>Chnl 3</i>	
312KB	----	----	
312KB	820KB	----	
312KB	540KB	410KB	
<i>Chnl 1</i>	<i>Chnl 2</i>	<i>Chnl 3</i>	<i>Chnl 4</i>
820KB	----	----	----
820KB	540KB	----	----
540KB	540KB	410KB	----
410KB	410KB	410KB	315 KB

<i>Selector Channels with Word Buffer</i>			
<i>IFA</i>	<i>Chnl 2</i>	<i>Chnl 3</i>	
312KB	----	----	
312KB	1.85MB	----	
312KB	1.85MB	1.2MB	
<i>Chnl 1</i>	<i>Chnl 2</i>	<i>Chnl 3</i>	<i>Chnl 4</i>
1.85MB	----	----	----
1.85MB	1.45MB	----	----
1.85MB	1.45MB	1.2MB	----
1.64MB	1.45MB	1.2MB	1.0MB

Maximum selector-channel service-request timings (in microseconds) are as follows.

Command Chain	8.178
Data Chain	7.228
Load UCW	7.600
Store UCW	6.000
Interrupt Condition	7.000

Selector-Channel Timings

The following chart gives maximum selector-channel timings (in microseconds) for condition codes 0 through 3.

	<i>Condition Code</i>			
	<i>0</i>	<i>1</i>	<i>2</i>	<i>3</i>
Start I/O	16.31*	18.01*	7.08	15.80*
Test I/O	10.58*	13.33*	7.33	10.33*
Halt I/O	9.03*	14.08*	10.23*	39.28*
Halt Device	4.30	9.85*	9.70*	6.05*
Test Channel	5.53	5.33*	5.53	3.58

*To these timings, add the appropriate time required for interface delays.

BLOCK-MULTIPLEXER CHANNEL TIMINGS

The following chart gives maximum block-multiplexer channel timings (in microseconds) for condition codes 0 through 3. These timings do not include the effect of delays due to other system operations.

	<i>Condition Code</i>			
	<i>0</i>	<i>1</i>	<i>2</i>	<i>3</i>
Start I/O	19.86*	25.36*	7.48	17.86*
Test I/O	14.83*	19.03*	7.58	14.03*
Halt I/O	9.03*	15.33*	13.63*	41.43*
Halt Device	12.83	22.10*	10.30	12.00*
Test Channel	5.53	5.33	5.53	3.48

*To these timings, add the appropriate time required for interface delays.

INTEGRATED FILE ADAPTER (IFA) TIMINGS

The following chart gives maximum IFA timings (in microseconds) for given condition-code settings.

	<i>Condition Code</i>			
	<i>0</i>	<i>1</i>	<i>2</i>	<i>3</i>
Start I/O	27.4	44.1	8.8	7.8
Test I/O	14.4	25.4	11.4	7.8
Halt I/O	10.2	18.1	10.0	7.8
Halt Device	7.6	18.1	10.0	7.8
Test Channel	7.4	8.6	8.8	-----

System/370 Model 145 CPU Configurator

STANDARD FEATURES

3145 Processing Unit (with Main Power Frame)
 160K to 512K Bytes of Program Storage
 32K Bytes of Control Storage
 Audible Alarm
 Byte-Multiplexer Channel
 Byte-Oriented Operand
 Channel Indirect Data Address
 Channel Retry Information
 Command Retry
 Console File
 Control Registers
 Dynamic Address Translation
 Error Checking and Correction (ECC)
 Extended Channel Logout
 Extended Control
 Extended External Masking
 Extended I/O Masking
 Interval Timer
 Limited Channel Logout
 Machine-Check Handling
 Microprogram Instruction Retry
 OS/DOS Compatibility
 Program Event Recording
 Selector Channel 1 (without IFA) or Selector Channel 2
 with (IFA)
 Storage Protection (Store and Fetch)
 Store Status
 System/370 Commercial Instruction Set
 Time of Day Clock

OPTIONAL FEATURES

Additional Byte-Multiplexer-Channel Subchannels (Note 3)
 Block-Multiplexer Channels (up to four) (Note 4)
 Channel-to-Channel Adapter
 Direct Control (with External Interrupt)
 System/370 Floating-Point Instruction Set and
 Floating-Point Feature (includes extended precision)
 Integrated File Adapter (IFA) (Note 6)
 Integrated Storage Control Feature
 Selector Channels 2, 3, and 4 (without IFA) or Selector
 Channel 3 (with IFA) (Note 6)
 Word Buffer (Note 7)
 1401/1460, 1440 Emulation
 1401/1460, 1440 and 1410/7010 Emulation
 3210 Console Printer-Keyboard Model 1 (Note 5)
 3210 Console Printer-Keyboard Model 2 (Note 5)
 3215 Console Printer-Keyboard Model 1 (Note 5)
 3345 Storage and Control Frame Model 1 or 4 (Note 2)
 3345 Storage and Control Frame Model 2 or 5 (Note 2)

Model	Program-Storage	Control-Storage
3145GE	163,840 bytes (160K)	See Note 1
3145GFD	212,992 bytes (208K)	
3145H	262,114 bytes (256K)	
3145HG*	393,216 bytes (384K)	
3145I*	524,288 bytes (512K)	

*See Note 2

Note 1: The standard control-storage is 32,768 bytes (32K). The system is equipped with a movable control-storage boundary that allows up to 64K bytes of control storage, depending upon the mix of features installed. These additional control-storage requirements are at the expense of processor storage. The storage boundary is set automatically as a function of the initial microprogram load (IMPL) function. Refer to *Control Storage Requirements* for additional information.

Both program and control-storage are equipped with error checking and correction (ECC).

Note 2: Program storage above 256K bytes is contained in the 3345 Storage and Control Frame Model 1 or 4 (128K additional bytes for 384K bytes total) or the 3345 Storage and Control Frame Model 2 or 5 (256K additional bytes for 512K total). When any of these units is included, it contains the low-order storage addresses. The 3046 Power Unit is required for these models.

Note 3: The byte-multiplexer channel has 16 subchannels that address up to 136 I/O devices (eight shared UCW's can address up to 16 devices each; eight unshared UCW's can address one device each). Up to eight control units can be attached. Configurations with 32, 64, 128, or 256 subchannels are available.

Note 4: A block-multiplexer channel can be ordered in place of any selector channel. Block-multiplexer channels cannot replace selector channels 1 and 4 when integrated file adapter is installed.

Note 5: The 3210 Model 1 and the 3215 are mutually exclusive; one is required. The 3210 Model 2 can be used as an auxiliary printer-keyboard (except for alter/display functions).

Note 6: The integrated file adapter, and selector channels 1 and 4, are mutually exclusive. Each selector channel addresses up to 256 I/O devices. Up to eight control units can be attached.

Note 7: The word buffer feature is installed on all selector or block-multiplexer channels or none. The word buffer feature is not available for the integrated file adapter feature.

SELECTIVE FEATURES REQUIRED FOR MINIMUM SYSTEM CONFIGURATION

The minimum system configuration for practical applications should include a card reader (or card reader/punch), a 3210 Console Printer-Keyboard Model 1, or 3215 Console Printer-Keyboard Model 1, a line printer, and either two direct access devices, or one direct access device and two magnetic tape units, or three magnetic tape units.

Index

A

- adapters, input/output 9
- additional control storage 8
- address
 - boundary 7
 - check 7
 - dynamic translation 28
 - tables, block-multiplexer channel 39
 - virtual 28
- addressing, IFA 30
- allocations, fixed program storage 7
- alter/display, PR-KB 13
- ASCII 6
- attention, PR-KB 18
- audible alarm, PR-KB 17

B

- basic system microcode 8
- block-multiplexer channels 9, 10, 38
 - address tables 39
 - shared subchannels 37
 - timings 49
 - UCW assignments 37
 - unshared subchannels 37
- boundary, address 7
- burst mode 33
- bus-out check, PR-KB 19
- busy, PR-KB 18
- byte mode 33
- byte-multiplexer channel 9, 10, 33
 - addressing example 35
 - data rate 10
 - data rate in burst mode 10
 - device addressing 35
 - folding 34
 - multi-unit addressing 34
 - shared subchannels 34
 - single-unit addressing 34
 - subchannel capacity 34
 - subchannels 34
 - timings 47
 - UCW
 - address 34
 - options 34
 - unit control word 34
 - unshared subchannels 34
- byte-oriented operand
 - feature 21
 - timing considerations 47

C

- capacity, IFA 30
- CAW, IFA 31
- CCH 9
- CCW1 7
- CCW2 7
- central processing unit 6
- chaining check, PR-KB 17
- channel
 - address word, IFA 31
 - block-multiplexer 10
 - byte-multiplexer 9, 10
 - characteristics, input/output 33
 - check handler 9
 - command retry 9, 34
 - command words, PR-KB 15
 - configurations 32
 - control check, PR-KB 17

- channel (continued)
 - data check, PR-KB 17
 - end, PR-KB 18
 - indirect data address 29
 - input/output devices 10
 - interface 10
 - logout, extended 9
 - logout, limited 9
 - retry 9
 - retry information 9
 - selector 10
 - status byte, PR-KB 18
- channel-available interruption conditions 34
- channel-to-channel adapter 21
- channels
 - block multiplexer 9, 38
 - input/output 9
 - selector 9, 10, 37
- characteristics
 - IFA 30
 - input/output channel 33
- checks
 - address 7
 - machine 7
- clock comparator 29
- command
 - chaining, IFA 32
 - reject, PR-KB 19
 - retry 9, 34
- commercial instruction set 5
- compatibility 6, 22
- conditions, channel available interruption 34
- configurations, printer-keyboard 12
- configurator, CPU 50
- console file 9, 11
- console printer-keyboard 9, 12
 - configurations 12
 - instructions timings 47
- control registers 9, 10 and 11 28
- control registers 0 and 1 28
- control storage 7
 - additional 8
 - reloadable 8
 - requirements 7
- CPU 6
 - configurator 50
 - retry 9
 - timer 29
- cylinder capacity IFA 30

D

- data-in 9, 10, 33
- data-out 9, 10, 33
- data rates
 - byte-multiplexer channel 10
 - IFA 30
 - selector channel 10, 37, 49
- data representation 6
- data transfer, IFA 31
- device
 - address, PR-KB 15
 - addressing
 - byte-multiplexer channel 35
 - selector channel 38
 - end, PR-KB 18

- diagnostic logout 6
- direct control feature 22
- disconnect-in 9, 10, 33
- disk-pack storage, IFA 30
- disk-storage characteristics, IFA 30
- double-bit errors 9
- dynamic address translation 28

E

- EBCDIC, PR-KB 13
- ECC 7, 9
- ECSW 9
- emulation features, 1401/1460, 1440 and 1410/7010 40
- emulator
 - feature instructions 40
 - programming support 40
- ending status, IFA 32
- equipment check, PR-KB 19
- error
 - checking and correction 7, 9
 - handling 8
 - logging 9
 - logout 9
 - retry 9
 - single bit 9
- exceptions, compatibility 6
- extended
 - channel logout 9
 - channel status word 9
 - control 26
 - external masking feature 22

F

- failures, intermittent 9
- features 21
 - byte-oriented operand 21
 - channel-to-channel adapter 21
 - direct control 22
 - extended external masking 22
 - floating-point 22
 - integrated file adapter 30
 - interval timer 22
 - optional 5
 - OS/DOS compatibility 22
 - record overflow, IFA 32
 - scan, IFA 32
 - standard 5
 - storage protection 22
 - time-of-day clock 23
 - word buffer 10, 37
- file, console 9
- fixed program-storage allocations 7
- floating-point
 - feature 22
 - registers 8
- folding, byte-multiplexer channel 34
- forms carriage, PR-KB 13

G

- general registers 8

H

- halt device instruction 9
- halt I/O instruction 9, 10
- high-speed transfer 33
- horizontal print spacing, PR-KB 13

I

- I/O error alert 33
- IFA (*see* integrated file adapter)
- IL, PR-KB 17
- IMPL 8, 11
- incorrect length, PR-KB 17
- indirect data address, channel 29
- information, channel retry 9
- initial
 - microprogram loading 8, 11
 - selection, PR-KB 15
- input/output
 - adapters 9
 - channel characteristics 33
 - channels 9
 - devices, channel 10
 - interruptions 34
- instruction counter 8
- instructions
 - emulator 40
 - floating point 22
 - halt device 9
 - halt I/O 9, 10
 - load real address 29
 - purge TLB 29
 - read direct 22
 - reset reference bit 29
 - set, commercial 5
 - set clock comparator 29
 - set CPU timer 29
 - set system mask suppression 26
 - store clock comparator 29
 - store CPU timer 29
 - store then AND system mask 26
 - store then OR system mask 26
 - time-of-day clock 23
 - timings 41
 - write direct 22
- integrated file adapter (IFA) 6, 9, 30
 - access mechanism 30
 - addressing 31
 - capacity 30
 - CCW 32
 - channel address word 31
 - characteristics 30
 - command chaining 32
 - compared to 2314 A-series 30
 - cylinder capacity 31
 - data rates 30
 - data transfer 31
 - disk-pack storage 30
 - disk-storage characteristics 30
 - ending status 32
 - features 32
 - limitations 30
 - operation 31
 - operation initiation 31
 - record overflow feature 32
 - scan feature 32
 - share cycle 31
 - storage facility 30
 - timings 49
 - track
 - capacity 31
 - format 31
 - 2312 disk storage 30
 - 2313 disk storage 30
 - 2318 disk storage 30
 - 2319 disk storage facility 30
- integrated input/output adapters 9

- integrated storage control 23
 - channel commands 25
 - command retry 24
 - device addressing 23
 - disk packs 23
 - end-of-file 24
 - multiple requesting 24
 - multiple track operation 24
 - record overflow 24
 - statistical usage/error recording 24
 - storage control diagnostics 24
 - two-channel switch 24
 - unit selection 25
- interface
 - channel 10
 - control check, PR-KB 17
 - standard I/O 33
- intermittent failures 9
- interruptions, input/output 34
- interval timer
 - feature 22
 - switch 23
- intervention required, PR-KB 20

K

- key mask 22
- keyboard, PR-KB 13

L

- limitations, IFA 30
- limited channel logout 9
- line spacing, PR-KB 13
- load control register table 47
- loading, initial microprogram 11
- local storage 8
- logging error 9
- logout
 - diagnostic 6
 - error 9

M

- machine check 7
- maintenance storage requirements 6
- manual operations, PR-KB 13
- microcode
 - system 8, 11
 - system, optional 8
- microprogram
 - instruction retry 9
 - loading, initial 8
- multi-unit addressing, byte-multiplexer channel 35
- multiplexer channel, byte 34
- multiplexer channels, block 38

N

- new line, PR-KB 13
- no-op, PR-KB 16

O

- operation
 - IFA 31
 - initiation, IFA 31
- optional features 5
- OS/DOS compatibility feature 22

P

- page table 28
- parity checking 7
- PCI, PR-KB 17
- PR-KB (see printer-keyboard)
- printer functions 13
- printer keyboard 9, 12
 - alter/display 13, 15
 - audible alarm CCW 17
 - CCW's 15
 - channel command words 15
 - channel status byte 17
 - chaining check 17
 - control check 17
 - data check 17
 - IL 17
 - interface check 17
 - PCI 17
 - program check 17
- command reject 19
- device address 15
- EBCDIC graphic code set 13
- equipment check 20
- forms carriage 13
- horizontal print line 13
- initial selection status 15
- instruction-timings 41
- intervention required 19
- keyboard 13
- manual operations 13
- printer keyboard (continued)
 - new line 13
 - no-op CCW 15
 - programming information 15
 - read CCW 16
 - restart procedures 19
 - sense byte 19
 - bus-out check 19
 - CCW 15
 - command reject 19
 - equipment check 19
 - information 15
 - intervention required 19
 - space 13
 - status byte 18
 - attention 18
 - busy 18
 - channel end 18
 - device end 18
 - information 15
 - status modifier 18
 - unit check 19
 - unit exception 19
 - transfer in channel
 - CCW 15
 - vertical line spacing 13
 - write with ACR CCW 16
 - write without ACR CCW 15
 - 3210 12, 13
 - 3215 12, 13
- procedures, restart PR-KB 19
- processor storage 6
- program
 - and control storage 7
 - check, PR-KB 17
 - controlled interruption PR-KB 17
 - event recording 28
 - storage 7
 - storage allocations 7
 - support systems 6
- programming
 - PR-KB 15

programming (continued)
 support, emulator 40
protection check, PR-KB 17
PSW
 extended control (EC) 26
 new restart 7
 old restart 7

R

read direct instruction 22
read, PR-KB 16
record overflow feature, IFA 32
registers
 floating-point 8
 general 8
reloadable control storage 8
requirements
 maintenance storage 6
 system residence 6
restart
 new PSW 7
 old PSW 7
 procedures, PR-KB 19
reset conditions 28
retry
 channel 9
 channel command 34
 command 9
 CPU 9
 error 9
 microprogram instruction 9

S

scan feature, IFA 32
segment table 28
selector channels 9, 10, 37
 data rates 10, 37, 49
 device addressing 38
 service request operations 38
 timings 49
sense
 byte, PR-KB 18
 information, PR-KB 15
 PR-KB 15
service-in 10
service-out 10
share cycle, IFA 31
shared subchannels 10
 block-multiplexer channels 38
 byte-multiplexer channel 34, 35
signal mask 22
single-bit errors 9
single-unit addressing, byte-multiplexer channel 34
space, PR-KB 13
spare access mechanisms, IFA 30
standard features 5
standard I/O interface 33
status byte PR-KB 18
 control unit end 18
status
 information, PR-KB 15
 modifier, PR-KB 18
storage
 control 7
 local 8
 processor 7
 program 7
 protection feature 22
 reloadable control 8

store status 26
subchannels 10
 shared 10, 34, 38
 unshared 10, 34, 38
switch
 interval timer 22
 time-of-day clock 23
system
 reset 11
 residence requirements 6
system microcode 11
 basic 8
 optional 8
systems, program support 6

T

table
 page 28
 segment 28
time-of-day clock feature 23
 instructions 23
timer mask 22
timing considerations byte-oriented operand 47
timings 41
 block-multiplexer channel 49
 byte-multiplexer channel 47
 console printer-keyboard instructions 47
 instructions 41
 integrated file adapter 49
 selector channel 49
track
 capacity, IFA 31
 format, IFA 31
transfer-in-channel, PR-KB 15
translation lookaside buffer (TLB) 29

U

UCW
 assignments, block-multiplexer channel 38
 options, byte-multiplexer channel 34
unit
 check, PR-KB 19
 exception, PR-KB 19
unshared subchannels 10
 block-multiplexer channels 3
 byte-multiplexer channel 34

W

word buffer feature 10
write direct instruction 22
write with ACR, PR-KB 16
write without ACR 15

NUMERICAL INDEX

1401/1460, 1440 and 1410/7010 emulation feature 40
2312 disk storage, IFA 30
2313 disk storage, IFA 30
2316 disk pack, IFA 30
2318 disk storage, IFA 30
2319 disk storage facility, IFA 30
3145 processing unit 6
3210 Model 1 12, 13
3210 Model 2 12, 13
3210 printer-keyboard 12, 13
3215 printer-keyboard 12, 13
3333 Model 1 23
3336 disk pack 23



International Business Machines Corporation
Data Processing Division
1133 Westchester Avenue, White Plains, New York 10604
(U.S.A. only)

IBM World Trade Corporation
821 United Nations Plaza, New York, New York 10017
(International)

READER'S COMMENT FORM

IBM System/370 Model 145 Functional Characteristics

Order No. GA24-3557-3

- Are you able to find information in this publication easily?
- Are the illustrations adequate, clear, and concise?
- Which of the following are included in your occupational responsibilities?
 - System operating
 - Programming
 - Supervising
 - Instructing
 - Maintaining
 - Other
- We would appreciate your comments; please give specific page and line references where appropriate.

Reply Requested?

Yes

No

NAME

STREET

CITY

STATE ZIP CODE

GA24-3557-3

YOUR COMMENTS, PLEASE

Your answers to the questions on the back of this form, together with your comments, will help us produce better publications for your use. Each reply will be carefully reviewed by the persons responsible for writing and publishing this material. All comments and suggestions become the property of IBM.

Please note: Requests for copies of publications and for assistance in utilizing your IBM system should be directed to your IBM representative or to the IBM branch office serving your locality.

Cut Along Line

Fold

Fold

FIRST CLASS
PERMIT NO. 170
ENDICOTT, N.Y.

BUSINESS REPLY MAIL
NO POSTAGE STAMP NECESSARY IF MAILED IN THE UNITED STATES



POSTAGE WILL BE PAID BY

IBM Corporation
Product Publications, Dept. K10
P.O. Box 6
Endicott, N.Y. 13760

Fold

Fold

IBM System/370 Model 145 Functional Characteristics Printed in U.S.A. GA24-3557-3



International Business Machines Corporation
Data Processing Division
1133 Westchester Avenue, White Plains, New York 10604
(U.S.A. only)

IBM World Trade Corporation
821 United Nations Plaza, New York, New York 10017
(International)